
cube_for_new_genera_brain4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000add8  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00089680  0800b070  0800b070  0001b070  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080946f0  080946f0  000b00d8  2**0
                  CONTENTS
  4 .ARM          00000000  080946f0  080946f0  000b00d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080946f0  080946f0  000b00d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080946f0  080946f0  000a46f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080946f4  080946f4  000a46f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  080946f8  000b0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00014e2c  200000d8  080947d0  000b00d8  2**2
                  ALLOC
 10 ._user_heap_stack 00006004  20014f04  080947d0  000b4f04  2**0
                  ALLOC
 11 .RAM_D1       0007eb58  24000000  24000000  000c0000  2**5
                  ALLOC
 12 .RAM_D2       00000434  30000000  30000000  000c0000  2**5
                  ALLOC
 13 .SDRAM        02000000  60000000  60000000  000c0000  2**5
                  ALLOC
 14 .ARM.attributes 0000002e  00000000  00000000  000b00d8  2**0
                  CONTENTS, READONLY
 15 .debug_info   00064b50  00000000  00000000  000b0106  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_abbrev 00009532  00000000  00000000  00114c56  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00032d2e  00000000  00000000  0011e188  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_aranges 00002920  00000000  00000000  00150eb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_ranges 00008a10  00000000  00000000  001537d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_macro  0003e927  00000000  00000000  0015c1e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_line   0002b6c8  00000000  00000000  0019ab0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_str    00167158  00000000  00000000  001c61d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .comment      0000007b  00000000  00000000  0032d32f  2**0
                  CONTENTS, READONLY
 24 .debug_frame  000090e0  00000000  00000000  0032d3ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	200000d8 	.word	0x200000d8
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800b058 	.word	0x0800b058

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	200000dc 	.word	0x200000dc
 80002d4:	0800b058 	.word	0x0800b058

080002d8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80002d8:	4b0f      	ldr	r3, [pc, #60]	; (8000318 <HAL_InitTick+0x40>)
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	b90b      	cbnz	r3, 80002e2 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80002de:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80002e0:	4770      	bx	lr
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80002e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002e6:	490d      	ldr	r1, [pc, #52]	; (800031c <HAL_InitTick+0x44>)
 80002e8:	fbb2 f3f3 	udiv	r3, r2, r3
{
 80002ec:	b510      	push	{r4, lr}
 80002ee:	4604      	mov	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80002f0:	6808      	ldr	r0, [r1, #0]
 80002f2:	fbb0 f0f3 	udiv	r0, r0, r3
 80002f6:	f000 f8d3 	bl	80004a0 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80002fa:	2c0f      	cmp	r4, #15
 80002fc:	d800      	bhi.n	8000300 <HAL_InitTick+0x28>
 80002fe:	b108      	cbz	r0, 8000304 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8000300:	2001      	movs	r0, #1
}
 8000302:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000304:	2200      	movs	r2, #0
 8000306:	4621      	mov	r1, r4
 8000308:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800030c:	f000 f884 	bl	8000418 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000310:	4b03      	ldr	r3, [pc, #12]	; (8000320 <HAL_InitTick+0x48>)
 8000312:	2000      	movs	r0, #0
 8000314:	601c      	str	r4, [r3, #0]
}
 8000316:	bd10      	pop	{r4, pc}
 8000318:	20000000 	.word	0x20000000
 800031c:	20000068 	.word	0x20000068
 8000320:	20000004 	.word	0x20000004

08000324 <HAL_Init>:
{
 8000324:	b530      	push	{r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000326:	2003      	movs	r0, #3
{
 8000328:	b083      	sub	sp, #12
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800032a:	f000 f861 	bl	80003f0 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800032e:	4c12      	ldr	r4, [pc, #72]	; (8000378 <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000330:	f002 faf2 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 8000334:	4a11      	ldr	r2, [pc, #68]	; (800037c <HAL_Init+0x58>)
 8000336:	4912      	ldr	r1, [pc, #72]	; (8000380 <HAL_Init+0x5c>)
 8000338:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800033a:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800033c:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 8000340:	4d10      	ldr	r5, [pc, #64]	; (8000384 <HAL_Init+0x60>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000342:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000346:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000348:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800034a:	f003 031f 	and.w	r3, r3, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800034e:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000352:	fa20 f303 	lsr.w	r3, r0, r3
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000356:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000358:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 800035c:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800035e:	6022      	str	r2, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000360:	f7ff ffba 	bl	80002d8 <HAL_InitTick>
 8000364:	b110      	cbz	r0, 800036c <HAL_Init+0x48>
    return HAL_ERROR;
 8000366:	2001      	movs	r0, #1
}
 8000368:	b003      	add	sp, #12
 800036a:	bd30      	pop	{r4, r5, pc}
 800036c:	9001      	str	r0, [sp, #4]
  HAL_MspInit();
 800036e:	f009 fbe3 	bl	8009b38 <HAL_MspInit>
  return HAL_OK;
 8000372:	9801      	ldr	r0, [sp, #4]
}
 8000374:	b003      	add	sp, #12
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	2000006c 	.word	0x2000006c
 800037c:	58024400 	.word	0x58024400
 8000380:	08094094 	.word	0x08094094
 8000384:	20000068 	.word	0x20000068

08000388 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000388:	4a03      	ldr	r2, [pc, #12]	; (8000398 <HAL_IncTick+0x10>)
 800038a:	4b04      	ldr	r3, [pc, #16]	; (800039c <HAL_IncTick+0x14>)
 800038c:	6811      	ldr	r1, [r2, #0]
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	440b      	add	r3, r1
 8000392:	6013      	str	r3, [r2, #0]
}
 8000394:	4770      	bx	lr
 8000396:	bf00      	nop
 8000398:	20000110 	.word	0x20000110
 800039c:	20000000 	.word	0x20000000

080003a0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80003a0:	4b01      	ldr	r3, [pc, #4]	; (80003a8 <HAL_GetTick+0x8>)
 80003a2:	6818      	ldr	r0, [r3, #0]
}
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	20000110 	.word	0x20000110

080003ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80003ac:	b538      	push	{r3, r4, r5, lr}
 80003ae:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80003b0:	f7ff fff6 	bl	80003a0 <HAL_GetTick>
 80003b4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80003b6:	1c63      	adds	r3, r4, #1
 80003b8:	d002      	beq.n	80003c0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80003ba:	4b04      	ldr	r3, [pc, #16]	; (80003cc <HAL_Delay+0x20>)
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80003c0:	f7ff ffee 	bl	80003a0 <HAL_GetTick>
 80003c4:	1b40      	subs	r0, r0, r5
 80003c6:	42a0      	cmp	r0, r4
 80003c8:	d3fa      	bcc.n	80003c0 <HAL_Delay+0x14>
  {
  }
}
 80003ca:	bd38      	pop	{r3, r4, r5, pc}
 80003cc:	20000000 	.word	0x20000000

080003d0 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80003d0:	4b01      	ldr	r3, [pc, #4]	; (80003d8 <HAL_GetREVID+0x8>)
 80003d2:	6818      	ldr	r0, [r3, #0]
}
 80003d4:	0c00      	lsrs	r0, r0, #16
 80003d6:	4770      	bx	lr
 80003d8:	5c001000 	.word	0x5c001000

080003dc <HAL_SetFMCMemorySwappingConfig>:
  */
void HAL_SetFMCMemorySwappingConfig(uint32_t BankMapConfig)
{
  /* Check the parameter */
  assert_param(IS_FMC_SWAPBMAP_MODE(BankMapConfig));
  MODIFY_REG(FMC_Bank1_R->BTCR[0], FMC_BCR1_BMAP, BankMapConfig);
 80003dc:	4a03      	ldr	r2, [pc, #12]	; (80003ec <HAL_SetFMCMemorySwappingConfig+0x10>)
 80003de:	6813      	ldr	r3, [r2, #0]
 80003e0:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80003e4:	4318      	orrs	r0, r3
 80003e6:	6010      	str	r0, [r2, #0]
}
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	52004000 	.word	0x52004000

080003f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80003f0:	4907      	ldr	r1, [pc, #28]	; (8000410 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80003f2:	0200      	lsls	r0, r0, #8
 80003f4:	4b07      	ldr	r3, [pc, #28]	; (8000414 <HAL_NVIC_SetPriorityGrouping+0x24>)
 80003f6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003fa:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80003fc:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000400:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000402:	4022      	ands	r2, r4
 8000404:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000406:	4318      	orrs	r0, r3
  SCB->AIRCR =  reg_value;
 8000408:	60c8      	str	r0, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800040a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800040e:	4770      	bx	lr
 8000410:	e000ed00 	.word	0xe000ed00
 8000414:	05fa0000 	.word	0x05fa0000

08000418 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000418:	4b17      	ldr	r3, [pc, #92]	; (8000478 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800041a:	b430      	push	{r4, r5}
 800041c:	68db      	ldr	r3, [r3, #12]
 800041e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000422:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000426:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000428:	2d04      	cmp	r5, #4
 800042a:	bf28      	it	cs
 800042c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800042e:	2c06      	cmp	r4, #6
 8000430:	d918      	bls.n	8000464 <HAL_NVIC_SetPriority+0x4c>
 8000432:	3b03      	subs	r3, #3
 8000434:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000438:	409c      	lsls	r4, r3
 800043a:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800043e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  if ((int32_t)(IRQn) >= 0)
 8000442:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000444:	fa02 f205 	lsl.w	r2, r2, r5
 8000448:	ea21 0102 	bic.w	r1, r1, r2
 800044c:	fa01 f203 	lsl.w	r2, r1, r3
 8000450:	ea42 0204 	orr.w	r2, r2, r4
 8000454:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8000458:	b2d2      	uxtb	r2, r2
  if ((int32_t)(IRQn) >= 0)
 800045a:	db06      	blt.n	800046a <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800045c:	4b07      	ldr	r3, [pc, #28]	; (800047c <HAL_NVIC_SetPriority+0x64>)
 800045e:	541a      	strb	r2, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000460:	bc30      	pop	{r4, r5}
 8000462:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000464:	2400      	movs	r4, #0
 8000466:	4623      	mov	r3, r4
 8000468:	e7e9      	b.n	800043e <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800046a:	f000 000f 	and.w	r0, r0, #15
 800046e:	4b04      	ldr	r3, [pc, #16]	; (8000480 <HAL_NVIC_SetPriority+0x68>)
 8000470:	541a      	strb	r2, [r3, r0]
 8000472:	bc30      	pop	{r4, r5}
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	e000ed00 	.word	0xe000ed00
 800047c:	e000e400 	.word	0xe000e400
 8000480:	e000ed14 	.word	0xe000ed14

08000484 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000484:	2800      	cmp	r0, #0
 8000486:	db07      	blt.n	8000498 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000488:	f000 011f 	and.w	r1, r0, #31
 800048c:	2301      	movs	r3, #1
 800048e:	0940      	lsrs	r0, r0, #5
 8000490:	4a02      	ldr	r2, [pc, #8]	; (800049c <HAL_NVIC_EnableIRQ+0x18>)
 8000492:	408b      	lsls	r3, r1
 8000494:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop
 800049c:	e000e100 	.word	0xe000e100

080004a0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80004a0:	3801      	subs	r0, #1
 80004a2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80004a6:	d20d      	bcs.n	80004c4 <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004a8:	4b07      	ldr	r3, [pc, #28]	; (80004c8 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004aa:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004ac:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80004ae:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b0:	25f0      	movs	r5, #240	; 0xf0
 80004b2:	4c06      	ldr	r4, [pc, #24]	; (80004cc <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80004b4:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80004b6:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004b8:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80004bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80004be:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 80004c0:	bc30      	pop	{r4, r5}
 80004c2:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80004c4:	2001      	movs	r0, #1
 80004c6:	4770      	bx	lr
 80004c8:	e000e010 	.word	0xe000e010
 80004cc:	e000ed00 	.word	0xe000ed00

080004d0 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80004d0:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80004d4:	4a04      	ldr	r2, [pc, #16]	; (80004e8 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80004d6:	2000      	movs	r0, #0
 80004d8:	4904      	ldr	r1, [pc, #16]	; (80004ec <HAL_MPU_Disable+0x1c>)
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80004da:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80004dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004e0:	6253      	str	r3, [r2, #36]	; 0x24
  MPU->CTRL = 0;
 80004e2:	6048      	str	r0, [r1, #4]
}
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop
 80004e8:	e000ed00 	.word	0xe000ed00
 80004ec:	e000ed90 	.word	0xe000ed90

080004f0 <HAL_MPU_Enable>:
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80004f0:	4a06      	ldr	r2, [pc, #24]	; (800050c <HAL_MPU_Enable+0x1c>)
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80004f2:	f040 0001 	orr.w	r0, r0, #1
 80004f6:	4b06      	ldr	r3, [pc, #24]	; (8000510 <HAL_MPU_Enable+0x20>)
 80004f8:	6058      	str	r0, [r3, #4]
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80004fa:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80004fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000500:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000502:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000506:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800050a:	4770      	bx	lr
 800050c:	e000ed00 	.word	0xe000ed00
 8000510:	e000ed90 	.word	0xe000ed90

08000514 <HAL_MPU_ConfigRegion>:
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000514:	7843      	ldrb	r3, [r0, #1]
 8000516:	4a13      	ldr	r2, [pc, #76]	; (8000564 <HAL_MPU_ConfigRegion+0x50>)
 8000518:	6093      	str	r3, [r2, #8]

  if ((MPU_Init->Enable) != 0UL)
 800051a:	7803      	ldrb	r3, [r0, #0]
 800051c:	b913      	cbnz	r3, 8000524 <HAL_MPU_ConfigRegion+0x10>
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
  }
  else
  {
    MPU->RBAR = 0x00;
 800051e:	60d3      	str	r3, [r2, #12]
    MPU->RASR = 0x00;
 8000520:	6113      	str	r3, [r2, #16]
 8000522:	4770      	bx	lr
    MPU->RBAR = MPU_Init->BaseAddress;
 8000524:	6843      	ldr	r3, [r0, #4]
{
 8000526:	b470      	push	{r4, r5, r6}
    MPU->RBAR = MPU_Init->BaseAddress;
 8000528:	60d3      	str	r3, [r2, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800052a:	7ac3      	ldrb	r3, [r0, #11]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800052c:	7b01      	ldrb	r1, [r0, #12]
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800052e:	061b      	lsls	r3, r3, #24
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000530:	7805      	ldrb	r5, [r0, #0]
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000532:	7a84      	ldrb	r4, [r0, #10]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000534:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000538:	7b41      	ldrb	r1, [r0, #13]
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800053a:	7b86      	ldrb	r6, [r0, #14]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800053c:	432b      	orrs	r3, r5
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800053e:	7bc5      	ldrb	r5, [r0, #15]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000540:	ea43 43c4 	orr.w	r3, r3, r4, lsl #19
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000544:	7a44      	ldrb	r4, [r0, #9]
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000546:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800054a:	7a01      	ldrb	r1, [r0, #8]
 800054c:	ea43 4346 	orr.w	r3, r3, r6, lsl #17
 8000550:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8000554:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8000558:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800055c:	6113      	str	r3, [r2, #16]
  }
}
 800055e:	bc70      	pop	{r4, r5, r6}
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	e000ed90 	.word	0xe000ed90

08000568 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000568:	4b35      	ldr	r3, [pc, #212]	; (8000640 <DMA_CalcBaseAndBitshift+0xd8>)
{
 800056a:	4601      	mov	r1, r0
 800056c:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800056e:	4c35      	ldr	r4, [pc, #212]	; (8000644 <DMA_CalcBaseAndBitshift+0xdc>)
 8000570:	6802      	ldr	r2, [r0, #0]
 8000572:	4835      	ldr	r0, [pc, #212]	; (8000648 <DMA_CalcBaseAndBitshift+0xe0>)
 8000574:	42a2      	cmp	r2, r4
 8000576:	bf18      	it	ne
 8000578:	429a      	cmpne	r2, r3
 800057a:	4d34      	ldr	r5, [pc, #208]	; (800064c <DMA_CalcBaseAndBitshift+0xe4>)
 800057c:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8000580:	bf0c      	ite	eq
 8000582:	2301      	moveq	r3, #1
 8000584:	2300      	movne	r3, #0
 8000586:	4282      	cmp	r2, r0
 8000588:	bf08      	it	eq
 800058a:	f043 0301 	orreq.w	r3, r3, #1
 800058e:	3048      	adds	r0, #72	; 0x48
 8000590:	42aa      	cmp	r2, r5
 8000592:	bf08      	it	eq
 8000594:	f043 0301 	orreq.w	r3, r3, #1
 8000598:	3548      	adds	r5, #72	; 0x48
 800059a:	42a2      	cmp	r2, r4
 800059c:	bf08      	it	eq
 800059e:	f043 0301 	orreq.w	r3, r3, #1
 80005a2:	3448      	adds	r4, #72	; 0x48
 80005a4:	4282      	cmp	r2, r0
 80005a6:	bf08      	it	eq
 80005a8:	f043 0301 	orreq.w	r3, r3, #1
 80005ac:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80005b0:	42aa      	cmp	r2, r5
 80005b2:	bf08      	it	eq
 80005b4:	f043 0301 	orreq.w	r3, r3, #1
 80005b8:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80005bc:	42a2      	cmp	r2, r4
 80005be:	bf08      	it	eq
 80005c0:	f043 0301 	orreq.w	r3, r3, #1
 80005c4:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80005c8:	4282      	cmp	r2, r0
 80005ca:	bf08      	it	eq
 80005cc:	f043 0301 	orreq.w	r3, r3, #1
 80005d0:	3048      	adds	r0, #72	; 0x48
 80005d2:	42aa      	cmp	r2, r5
 80005d4:	bf08      	it	eq
 80005d6:	f043 0301 	orreq.w	r3, r3, #1
 80005da:	3548      	adds	r5, #72	; 0x48
 80005dc:	42a2      	cmp	r2, r4
 80005de:	bf08      	it	eq
 80005e0:	f043 0301 	orreq.w	r3, r3, #1
 80005e4:	3448      	adds	r4, #72	; 0x48
 80005e6:	4282      	cmp	r2, r0
 80005e8:	bf08      	it	eq
 80005ea:	f043 0301 	orreq.w	r3, r3, #1
 80005ee:	3048      	adds	r0, #72	; 0x48
 80005f0:	42aa      	cmp	r2, r5
 80005f2:	bf08      	it	eq
 80005f4:	f043 0301 	orreq.w	r3, r3, #1
 80005f8:	42a2      	cmp	r2, r4
 80005fa:	bf08      	it	eq
 80005fc:	f043 0301 	orreq.w	r3, r3, #1
 8000600:	4282      	cmp	r2, r0
 8000602:	bf08      	it	eq
 8000604:	f043 0301 	orreq.w	r3, r3, #1
 8000608:	b913      	cbnz	r3, 8000610 <DMA_CalcBaseAndBitshift+0xa8>
 800060a:	4b11      	ldr	r3, [pc, #68]	; (8000650 <DMA_CalcBaseAndBitshift+0xe8>)
 800060c:	429a      	cmp	r2, r3
 800060e:	d112      	bne.n	8000636 <DMA_CalcBaseAndBitshift+0xce>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8000610:	b2d3      	uxtb	r3, r2
 8000612:	4d10      	ldr	r5, [pc, #64]	; (8000654 <DMA_CalcBaseAndBitshift+0xec>)
 8000614:	4810      	ldr	r0, [pc, #64]	; (8000658 <DMA_CalcBaseAndBitshift+0xf0>)
 8000616:	3b10      	subs	r3, #16

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8000618:	4c10      	ldr	r4, [pc, #64]	; (800065c <DMA_CalcBaseAndBitshift+0xf4>)
 800061a:	4010      	ands	r0, r2
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800061c:	fba5 5303 	umull	r5, r3, r5, r3
 8000620:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8000622:	f003 0207 	and.w	r2, r3, #7

    if (stream_number > 3U)
 8000626:	2b03      	cmp	r3, #3
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8000628:	5ca2      	ldrb	r2, [r4, r2]
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800062a:	bf88      	it	hi
 800062c:	3004      	addhi	r0, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800062e:	65ca      	str	r2, [r1, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8000630:	6588      	str	r0, [r1, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8000632:	bc30      	pop	{r4, r5}
 8000634:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8000636:	f022 00ff 	bic.w	r0, r2, #255	; 0xff
 800063a:	6588      	str	r0, [r1, #88]	; 0x58
 800063c:	e7f9      	b.n	8000632 <DMA_CalcBaseAndBitshift+0xca>
 800063e:	bf00      	nop
 8000640:	40020010 	.word	0x40020010
 8000644:	40020028 	.word	0x40020028
 8000648:	40020040 	.word	0x40020040
 800064c:	40020058 	.word	0x40020058
 8000650:	400204b8 	.word	0x400204b8
 8000654:	aaaaaaab 	.word	0xaaaaaaab
 8000658:	fffffc00 	.word	0xfffffc00
 800065c:	0800b070 	.word	0x0800b070

08000660 <HAL_DMA_Init>:
{
 8000660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000664:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000666:	f7ff fe9b 	bl	80003a0 <HAL_GetTick>
  if(hdma == NULL)
 800066a:	2c00      	cmp	r4, #0
 800066c:	f000 81ab 	beq.w	80009c6 <HAL_DMA_Init+0x366>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000670:	6822      	ldr	r2, [r4, #0]
 8000672:	4605      	mov	r5, r0
 8000674:	4b56      	ldr	r3, [pc, #344]	; (80007d0 <HAL_DMA_Init+0x170>)
 8000676:	429a      	cmp	r2, r3
 8000678:	d049      	beq.n	800070e <HAL_DMA_Init+0xae>
 800067a:	3318      	adds	r3, #24
 800067c:	429a      	cmp	r2, r3
 800067e:	d046      	beq.n	800070e <HAL_DMA_Init+0xae>
 8000680:	3330      	adds	r3, #48	; 0x30
 8000682:	4854      	ldr	r0, [pc, #336]	; (80007d4 <HAL_DMA_Init+0x174>)
 8000684:	4954      	ldr	r1, [pc, #336]	; (80007d8 <HAL_DMA_Init+0x178>)
 8000686:	4282      	cmp	r2, r0
 8000688:	bf18      	it	ne
 800068a:	429a      	cmpne	r2, r3
 800068c:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000690:	bf0c      	ite	eq
 8000692:	2301      	moveq	r3, #1
 8000694:	2300      	movne	r3, #0
 8000696:	428a      	cmp	r2, r1
 8000698:	bf08      	it	eq
 800069a:	f043 0301 	orreq.w	r3, r3, #1
 800069e:	3130      	adds	r1, #48	; 0x30
 80006a0:	4282      	cmp	r2, r0
 80006a2:	bf08      	it	eq
 80006a4:	f043 0301 	orreq.w	r3, r3, #1
 80006a8:	3030      	adds	r0, #48	; 0x30
 80006aa:	428a      	cmp	r2, r1
 80006ac:	bf08      	it	eq
 80006ae:	f043 0301 	orreq.w	r3, r3, #1
 80006b2:	f501 715c 	add.w	r1, r1, #880	; 0x370
 80006b6:	4282      	cmp	r2, r0
 80006b8:	bf08      	it	eq
 80006ba:	f043 0301 	orreq.w	r3, r3, #1
 80006be:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80006c2:	428a      	cmp	r2, r1
 80006c4:	bf08      	it	eq
 80006c6:	f043 0301 	orreq.w	r3, r3, #1
 80006ca:	3130      	adds	r1, #48	; 0x30
 80006cc:	4282      	cmp	r2, r0
 80006ce:	bf08      	it	eq
 80006d0:	f043 0301 	orreq.w	r3, r3, #1
 80006d4:	3030      	adds	r0, #48	; 0x30
 80006d6:	428a      	cmp	r2, r1
 80006d8:	bf08      	it	eq
 80006da:	f043 0301 	orreq.w	r3, r3, #1
 80006de:	3130      	adds	r1, #48	; 0x30
 80006e0:	4282      	cmp	r2, r0
 80006e2:	bf08      	it	eq
 80006e4:	f043 0301 	orreq.w	r3, r3, #1
 80006e8:	3030      	adds	r0, #48	; 0x30
 80006ea:	428a      	cmp	r2, r1
 80006ec:	bf08      	it	eq
 80006ee:	f043 0301 	orreq.w	r3, r3, #1
 80006f2:	3130      	adds	r1, #48	; 0x30
 80006f4:	4282      	cmp	r2, r0
 80006f6:	bf08      	it	eq
 80006f8:	f043 0301 	orreq.w	r3, r3, #1
 80006fc:	428a      	cmp	r2, r1
 80006fe:	bf08      	it	eq
 8000700:	f043 0301 	orreq.w	r3, r3, #1
 8000704:	b91b      	cbnz	r3, 800070e <HAL_DMA_Init+0xae>
 8000706:	4b35      	ldr	r3, [pc, #212]	; (80007dc <HAL_DMA_Init+0x17c>)
 8000708:	429a      	cmp	r2, r3
 800070a:	f040 81eb 	bne.w	8000ae4 <HAL_DMA_Init+0x484>
    hdma->State = HAL_DMA_STATE_BUSY;
 800070e:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 8000710:	2100      	movs	r1, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8000712:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8000716:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 800071a:	6813      	ldr	r3, [r2, #0]
 800071c:	f023 0301 	bic.w	r3, r3, #1
 8000720:	6013      	str	r3, [r2, #0]
 8000722:	e005      	b.n	8000730 <HAL_DMA_Init+0xd0>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000724:	f7ff fe3c 	bl	80003a0 <HAL_GetTick>
 8000728:	1b40      	subs	r0, r0, r5
 800072a:	2805      	cmp	r0, #5
 800072c:	f200 8143 	bhi.w	80009b6 <HAL_DMA_Init+0x356>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000730:	6823      	ldr	r3, [r4, #0]
 8000732:	681a      	ldr	r2, [r3, #0]
 8000734:	07d0      	lsls	r0, r2, #31
 8000736:	d4f5      	bmi.n	8000724 <HAL_DMA_Init+0xc4>
    registerValue |=  hdma->Init.Direction           |
 8000738:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800073c:	6921      	ldr	r1, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 800073e:	4302      	orrs	r2, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000740:	e9d4 5005 	ldrd	r5, r0, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000744:	430a      	orrs	r2, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000746:	69e1      	ldr	r1, [r4, #28]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000748:	432a      	orrs	r2, r5
            hdma->Init.Mode                | hdma->Init.Priority;
 800074a:	6a25      	ldr	r5, [r4, #32]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800074c:	4302      	orrs	r2, r0
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800074e:	6818      	ldr	r0, [r3, #0]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000750:	430a      	orrs	r2, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000752:	4923      	ldr	r1, [pc, #140]	; (80007e0 <HAL_DMA_Init+0x180>)
 8000754:	4001      	ands	r1, r0
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000756:	6a60      	ldr	r0, [r4, #36]	; 0x24
            hdma->Init.Mode                | hdma->Init.Priority;
 8000758:	432a      	orrs	r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800075a:	2804      	cmp	r0, #4
    registerValue |=  hdma->Init.Direction           |
 800075c:	ea42 0201 	orr.w	r2, r2, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000760:	d103      	bne.n	800076a <HAL_DMA_Init+0x10a>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000762:	e9d4 100b 	ldrd	r1, r0, [r4, #44]	; 0x2c
 8000766:	4301      	orrs	r1, r0
 8000768:	430a      	orrs	r2, r1
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800076a:	481e      	ldr	r0, [pc, #120]	; (80007e4 <HAL_DMA_Init+0x184>)
 800076c:	491e      	ldr	r1, [pc, #120]	; (80007e8 <HAL_DMA_Init+0x188>)
 800076e:	6800      	ldr	r0, [r0, #0]
 8000770:	4001      	ands	r1, r0
 8000772:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8000776:	d30a      	bcc.n	800078e <HAL_DMA_Init+0x12e>
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000778:	6860      	ldr	r0, [r4, #4]
 800077a:	f1a0 0529 	sub.w	r5, r0, #41	; 0x29
 800077e:	2d1f      	cmp	r5, #31
 8000780:	f240 8124 	bls.w	80009cc <HAL_DMA_Init+0x36c>
 8000784:	384f      	subs	r0, #79	; 0x4f
 8000786:	2803      	cmp	r0, #3
 8000788:	d801      	bhi.n	800078e <HAL_DMA_Init+0x12e>
        registerValue |= DMA_SxCR_TRBUFF;
 800078a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800078e:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000790:	6821      	ldr	r1, [r4, #0]
    registerValue |= hdma->Init.FIFOMode;
 8000792:	6a62      	ldr	r2, [r4, #36]	; 0x24
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000794:	694b      	ldr	r3, [r1, #20]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000796:	2a04      	cmp	r2, #4
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000798:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 800079c:	ea43 0302 	orr.w	r3, r3, r2
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80007a0:	d12a      	bne.n	80007f8 <HAL_DMA_Init+0x198>
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80007a2:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	; 0x28
      registerValue |= hdma->Init.FIFOThreshold;
 80007a6:	4313      	orrs	r3, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80007a8:	b330      	cbz	r0, 80007f8 <HAL_DMA_Init+0x198>
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80007aa:	69a5      	ldr	r5, [r4, #24]
 80007ac:	b1f5      	cbz	r5, 80007ec <HAL_DMA_Init+0x18c>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80007ae:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
 80007b2:	f000 81fb 	beq.w	8000bac <HAL_DMA_Init+0x54c>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80007b6:	2a02      	cmp	r2, #2
 80007b8:	d903      	bls.n	80007c2 <HAL_DMA_Init+0x162>
 80007ba:	2a03      	cmp	r2, #3
 80007bc:	d11c      	bne.n	80007f8 <HAL_DMA_Init+0x198>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;

      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80007be:	01c2      	lsls	r2, r0, #7
 80007c0:	d51a      	bpl.n	80007f8 <HAL_DMA_Init+0x198>
          hdma->State = HAL_DMA_STATE_READY;
 80007c2:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80007c4:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 80007c6:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80007c8:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80007ca:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          return HAL_ERROR;
 80007ce:	e0f0      	b.n	80009b2 <HAL_DMA_Init+0x352>
 80007d0:	40020010 	.word	0x40020010
 80007d4:	40020040 	.word	0x40020040
 80007d8:	40020070 	.word	0x40020070
 80007dc:	400204b8 	.word	0x400204b8
 80007e0:	fe10803f 	.word	0xfe10803f
 80007e4:	5c001000 	.word	0x5c001000
 80007e8:	ffff0000 	.word	0xffff0000
    switch (hdma->Init.FIFOThreshold)
 80007ec:	2a01      	cmp	r2, #1
 80007ee:	f000 81d8 	beq.w	8000ba2 <HAL_DMA_Init+0x542>
 80007f2:	d3e4      	bcc.n	80007be <HAL_DMA_Init+0x15e>
 80007f4:	2a02      	cmp	r2, #2
 80007f6:	d0e2      	beq.n	80007be <HAL_DMA_Init+0x15e>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80007f8:	614b      	str	r3, [r1, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80007fa:	4620      	mov	r0, r4
 80007fc:	f7ff feb4 	bl	8000568 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000800:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000802:	233f      	movs	r3, #63	; 0x3f
 8000804:	f002 021f 	and.w	r2, r2, #31
 8000808:	4093      	lsls	r3, r2
 800080a:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800080c:	6822      	ldr	r2, [r4, #0]
 800080e:	4b9d      	ldr	r3, [pc, #628]	; (8000a84 <HAL_DMA_Init+0x424>)
 8000810:	489d      	ldr	r0, [pc, #628]	; (8000a88 <HAL_DMA_Init+0x428>)
 8000812:	499e      	ldr	r1, [pc, #632]	; (8000a8c <HAL_DMA_Init+0x42c>)
 8000814:	4282      	cmp	r2, r0
 8000816:	bf18      	it	ne
 8000818:	429a      	cmpne	r2, r3
 800081a:	4e9d      	ldr	r6, [pc, #628]	; (8000a90 <HAL_DMA_Init+0x430>)
 800081c:	4d9d      	ldr	r5, [pc, #628]	; (8000a94 <HAL_DMA_Init+0x434>)
 800081e:	f100 0060 	add.w	r0, r0, #96	; 0x60
 8000822:	bf0c      	ite	eq
 8000824:	2301      	moveq	r3, #1
 8000826:	2300      	movne	r3, #0
 8000828:	f8df e2a8 	ldr.w	lr, [pc, #680]	; 8000ad4 <HAL_DMA_Init+0x474>
 800082c:	428a      	cmp	r2, r1
 800082e:	bf08      	it	eq
 8000830:	f043 0301 	orreq.w	r3, r3, #1
 8000834:	3160      	adds	r1, #96	; 0x60
 8000836:	f8df c2a0 	ldr.w	ip, [pc, #672]	; 8000ad8 <HAL_DMA_Init+0x478>
 800083a:	42b2      	cmp	r2, r6
 800083c:	bf08      	it	eq
 800083e:	f043 0301 	orreq.w	r3, r3, #1
 8000842:	4f95      	ldr	r7, [pc, #596]	; (8000a98 <HAL_DMA_Init+0x438>)
 8000844:	f506 767a 	add.w	r6, r6, #1000	; 0x3e8
 8000848:	f8df 8290 	ldr.w	r8, [pc, #656]	; 8000adc <HAL_DMA_Init+0x47c>
 800084c:	42aa      	cmp	r2, r5
 800084e:	bf08      	it	eq
 8000850:	f043 0301 	orreq.w	r3, r3, #1
 8000854:	f505 757a 	add.w	r5, r5, #1000	; 0x3e8
 8000858:	f8df a258 	ldr.w	sl, [pc, #600]	; 8000ab4 <HAL_DMA_Init+0x454>
 800085c:	4282      	cmp	r2, r0
 800085e:	bf08      	it	eq
 8000860:	f043 0301 	orreq.w	r3, r3, #1
 8000864:	f500 707a 	add.w	r0, r0, #1000	; 0x3e8
 8000868:	f8df 9274 	ldr.w	r9, [pc, #628]	; 8000ae0 <HAL_DMA_Init+0x480>
 800086c:	428a      	cmp	r2, r1
 800086e:	bf08      	it	eq
 8000870:	f043 0301 	orreq.w	r3, r3, #1
 8000874:	f501 717a 	add.w	r1, r1, #1000	; 0x3e8
 8000878:	4572      	cmp	r2, lr
 800087a:	bf08      	it	eq
 800087c:	f043 0301 	orreq.w	r3, r3, #1
 8000880:	f8df e228 	ldr.w	lr, [pc, #552]	; 8000aac <HAL_DMA_Init+0x44c>
 8000884:	4562      	cmp	r2, ip
 8000886:	bf08      	it	eq
 8000888:	f043 0301 	orreq.w	r3, r3, #1
 800088c:	eba2 0e0e 	sub.w	lr, r2, lr
 8000890:	f8df c21c 	ldr.w	ip, [pc, #540]	; 8000ab0 <HAL_DMA_Init+0x450>
 8000894:	42ba      	cmp	r2, r7
 8000896:	bf08      	it	eq
 8000898:	f043 0301 	orreq.w	r3, r3, #1
 800089c:	fabe fe8e 	clz	lr, lr
 80008a0:	eba2 070c 	sub.w	r7, r2, ip
 80008a4:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 80008a8:	42b2      	cmp	r2, r6
 80008aa:	bf08      	it	eq
 80008ac:	f043 0301 	orreq.w	r3, r3, #1
 80008b0:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80008b4:	eba2 060a 	sub.w	r6, r2, sl
 80008b8:	fab7 f787 	clz	r7, r7
 80008bc:	42aa      	cmp	r2, r5
 80008be:	bf08      	it	eq
 80008c0:	f043 0301 	orreq.w	r3, r3, #1
 80008c4:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
 80008c8:	eba2 050c 	sub.w	r5, r2, ip
 80008cc:	097f      	lsrs	r7, r7, #5
 80008ce:	4282      	cmp	r2, r0
 80008d0:	bf08      	it	eq
 80008d2:	f043 0301 	orreq.w	r3, r3, #1
 80008d6:	fab6 f686 	clz	r6, r6
 80008da:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 80008de:	fab5 f585 	clz	r5, r5
 80008e2:	428a      	cmp	r2, r1
 80008e4:	bf08      	it	eq
 80008e6:	f043 0301 	orreq.w	r3, r3, #1
 80008ea:	0976      	lsrs	r6, r6, #5
 80008ec:	eba2 000a 	sub.w	r0, r2, sl
 80008f0:	eba2 010c 	sub.w	r1, r2, ip
 80008f4:	4542      	cmp	r2, r8
 80008f6:	bf08      	it	eq
 80008f8:	f043 0301 	orreq.w	r3, r3, #1
 80008fc:	096d      	lsrs	r5, r5, #5
 80008fe:	fab0 f080 	clz	r0, r0
 8000902:	f10c 0c14 	add.w	ip, ip, #20
 8000906:	454a      	cmp	r2, r9
 8000908:	bf08      	it	eq
 800090a:	f043 0301 	orreq.w	r3, r3, #1
 800090e:	fab1 f181 	clz	r1, r1
 8000912:	0940      	lsrs	r0, r0, #5
 8000914:	eba2 0c0c 	sub.w	ip, r2, ip
 8000918:	ea4e 0303 	orr.w	r3, lr, r3
 800091c:	0949      	lsrs	r1, r1, #5
 800091e:	f8df 8198 	ldr.w	r8, [pc, #408]	; 8000ab8 <HAL_DMA_Init+0x458>
 8000922:	fabc fc8c 	clz	ip, ip
 8000926:	433b      	orrs	r3, r7
 8000928:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800092c:	eba2 0808 	sub.w	r8, r2, r8
 8000930:	4333      	orrs	r3, r6
 8000932:	fab8 f888 	clz	r8, r8
 8000936:	432b      	orrs	r3, r5
 8000938:	ea4f 1858 	mov.w	r8, r8, lsr #5
 800093c:	4303      	orrs	r3, r0
 800093e:	430b      	orrs	r3, r1
 8000940:	ea5c 0303 	orrs.w	r3, ip, r3
 8000944:	d102      	bne.n	800094c <HAL_DMA_Init+0x2ec>
 8000946:	f1b8 0f00 	cmp.w	r8, #0
 800094a:	d02d      	beq.n	80009a8 <HAL_DMA_Init+0x348>
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800094c:	ea47 070e 	orr.w	r7, r7, lr
 8000950:	b2d3      	uxtb	r3, r2
 8000952:	433e      	orrs	r6, r7
 8000954:	4335      	orrs	r5, r6
 8000956:	4328      	orrs	r0, r5
 8000958:	4301      	orrs	r1, r0
 800095a:	ea5c 0101 	orrs.w	r1, ip, r1
 800095e:	d102      	bne.n	8000966 <HAL_DMA_Init+0x306>
 8000960:	f1b8 0f00 	cmp.w	r8, #0
 8000964:	d076      	beq.n	8000a54 <HAL_DMA_Init+0x3f4>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8000966:	484d      	ldr	r0, [pc, #308]	; (8000a9c <HAL_DMA_Init+0x43c>)
 8000968:	3b08      	subs	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800096a:	4a4d      	ldr	r2, [pc, #308]	; (8000aa0 <HAL_DMA_Init+0x440>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800096c:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800096e:	fba0 0303 	umull	r0, r3, r0, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8000972:	484c      	ldr	r0, [pc, #304]	; (8000aa4 <HAL_DMA_Init+0x444>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8000974:	091b      	lsrs	r3, r3, #4
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8000976:	6660      	str	r0, [r4, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8000978:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800097a:	f003 031f 	and.w	r3, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800097e:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8000980:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8000984:	6622      	str	r2, [r4, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8000986:	66a3      	str	r3, [r4, #104]	; 0x68
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000988:	68a3      	ldr	r3, [r4, #8]
 800098a:	2b80      	cmp	r3, #128	; 0x80
 800098c:	d026      	beq.n	80009dc <HAL_DMA_Init+0x37c>
 800098e:	7923      	ldrb	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000990:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000992:	e9d4 3219 	ldrd	r3, r2, [r4, #100]	; 0x64
 8000996:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8000998:	6860      	ldr	r0, [r4, #4]
 800099a:	1e41      	subs	r1, r0, #1
 800099c:	2907      	cmp	r1, #7
 800099e:	d921      	bls.n	80009e4 <HAL_DMA_Init+0x384>
      hdma->DMAmuxRequestGen = 0U;
 80009a0:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 80009a2:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80009a6:	6763      	str	r3, [r4, #116]	; 0x74
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009a8:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80009aa:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009ac:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80009ae:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80009b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80009b6:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80009b8:	2303      	movs	r3, #3
        return HAL_ERROR;
 80009ba:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80009bc:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 80009be:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80009c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 80009c6:	2001      	movs	r0, #1
}
 80009c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80009cc:	4936      	ldr	r1, [pc, #216]	; (8000aa8 <HAL_DMA_Init+0x448>)
 80009ce:	40e9      	lsrs	r1, r5
 80009d0:	07c9      	lsls	r1, r1, #31
 80009d2:	f57f aed7 	bpl.w	8000784 <HAL_DMA_Init+0x124>
        registerValue |= DMA_SxCR_TRBUFF;
 80009d6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80009da:	e6d8      	b.n	800078e <HAL_DMA_Init+0x12e>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80009dc:	2100      	movs	r1, #0
 80009de:	460b      	mov	r3, r1
 80009e0:	6061      	str	r1, [r4, #4]
 80009e2:	e7d5      	b.n	8000990 <HAL_DMA_Init+0x330>
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80009e4:	6822      	ldr	r2, [r4, #0]
 80009e6:	4b31      	ldr	r3, [pc, #196]	; (8000aac <HAL_DMA_Init+0x44c>)
 80009e8:	4e31      	ldr	r6, [pc, #196]	; (8000ab0 <HAL_DMA_Init+0x450>)
 80009ea:	4d32      	ldr	r5, [pc, #200]	; (8000ab4 <HAL_DMA_Init+0x454>)
 80009ec:	42b2      	cmp	r2, r6
 80009ee:	bf18      	it	ne
 80009f0:	429a      	cmpne	r2, r3
 80009f2:	f106 0628 	add.w	r6, r6, #40	; 0x28
 80009f6:	bf0c      	ite	eq
 80009f8:	2301      	moveq	r3, #1
 80009fa:	2300      	movne	r3, #0
 80009fc:	42aa      	cmp	r2, r5
 80009fe:	bf08      	it	eq
 8000a00:	f043 0301 	orreq.w	r3, r3, #1
 8000a04:	3528      	adds	r5, #40	; 0x28
 8000a06:	42b2      	cmp	r2, r6
 8000a08:	bf08      	it	eq
 8000a0a:	f043 0301 	orreq.w	r3, r3, #1
 8000a0e:	3628      	adds	r6, #40	; 0x28
 8000a10:	42aa      	cmp	r2, r5
 8000a12:	bf08      	it	eq
 8000a14:	f043 0301 	orreq.w	r3, r3, #1
 8000a18:	3528      	adds	r5, #40	; 0x28
 8000a1a:	42b2      	cmp	r2, r6
 8000a1c:	bf08      	it	eq
 8000a1e:	f043 0301 	orreq.w	r3, r3, #1
 8000a22:	42aa      	cmp	r2, r5
 8000a24:	bf08      	it	eq
 8000a26:	f043 0301 	orreq.w	r3, r3, #1
 8000a2a:	b91b      	cbnz	r3, 8000a34 <HAL_DMA_Init+0x3d4>
 8000a2c:	4b22      	ldr	r3, [pc, #136]	; (8000ab8 <HAL_DMA_Init+0x458>)
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	f040 80ca 	bne.w	8000bc8 <HAL_DMA_Init+0x568>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8000a34:	4b21      	ldr	r3, [pc, #132]	; (8000abc <HAL_DMA_Init+0x45c>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8000a36:	4d22      	ldr	r5, [pc, #136]	; (8000ac0 <HAL_DMA_Init+0x460>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8000a38:	4403      	add	r3, r0
 8000a3a:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8000a3c:	2201      	movs	r2, #1
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8000a3e:	2000      	movs	r0, #0
 8000a40:	6725      	str	r5, [r4, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8000a42:	fa02 f101 	lsl.w	r1, r2, r1
 8000a46:	66e3      	str	r3, [r4, #108]	; 0x6c
 8000a48:	6761      	str	r1, [r4, #116]	; 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8000a4a:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000a4c:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	; 0x70
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	e7a9      	b.n	80009a8 <HAL_DMA_Init+0x348>
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8000a54:	491b      	ldr	r1, [pc, #108]	; (8000ac4 <HAL_DMA_Init+0x464>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8000a56:	3b10      	subs	r3, #16
 8000a58:	481b      	ldr	r0, [pc, #108]	; (8000ac8 <HAL_DMA_Init+0x468>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8000a5a:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8000a5c:	fba0 0303 	umull	r0, r3, r0, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8000a60:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8000a62:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8000a66:	d800      	bhi.n	8000a6a <HAL_DMA_Init+0x40a>
      stream_number += 8U;
 8000a68:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8000a6a:	4a18      	ldr	r2, [pc, #96]	; (8000acc <HAL_DMA_Init+0x46c>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8000a6c:	f003 051f 	and.w	r5, r3, #31
 8000a70:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8000a72:	4817      	ldr	r0, [pc, #92]	; (8000ad0 <HAL_DMA_Init+0x470>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8000a74:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8000a76:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8000a78:	6660      	str	r0, [r4, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8000a7a:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8000a7c:	66a1      	str	r1, [r4, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8000a7e:	6622      	str	r2, [r4, #96]	; 0x60
 8000a80:	e782      	b.n	8000988 <HAL_DMA_Init+0x328>
 8000a82:	bf00      	nop
 8000a84:	40020010 	.word	0x40020010
 8000a88:	40020028 	.word	0x40020028
 8000a8c:	40020040 	.word	0x40020040
 8000a90:	40020058 	.word	0x40020058
 8000a94:	40020070 	.word	0x40020070
 8000a98:	40020428 	.word	0x40020428
 8000a9c:	cccccccd 	.word	0xcccccccd
 8000aa0:	16009600 	.word	0x16009600
 8000aa4:	58025880 	.word	0x58025880
 8000aa8:	c3c0003f 	.word	0xc3c0003f
 8000aac:	58025408 	.word	0x58025408
 8000ab0:	5802541c 	.word	0x5802541c
 8000ab4:	58025430 	.word	0x58025430
 8000ab8:	58025494 	.word	0x58025494
 8000abc:	1600963f 	.word	0x1600963f
 8000ac0:	58025940 	.word	0x58025940
 8000ac4:	bffdfbf0 	.word	0xbffdfbf0
 8000ac8:	aaaaaaab 	.word	0xaaaaaaab
 8000acc:	10008200 	.word	0x10008200
 8000ad0:	40020880 	.word	0x40020880
 8000ad4:	400200b8 	.word	0x400200b8
 8000ad8:	40020410 	.word	0x40020410
 8000adc:	400204a0 	.word	0x400204a0
 8000ae0:	400204b8 	.word	0x400204b8
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000ae4:	4b3f      	ldr	r3, [pc, #252]	; (8000be4 <HAL_DMA_Init+0x584>)
 8000ae6:	4940      	ldr	r1, [pc, #256]	; (8000be8 <HAL_DMA_Init+0x588>)
 8000ae8:	4840      	ldr	r0, [pc, #256]	; (8000bec <HAL_DMA_Init+0x58c>)
 8000aea:	428a      	cmp	r2, r1
 8000aec:	bf18      	it	ne
 8000aee:	429a      	cmpne	r2, r3
 8000af0:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8000af4:	4d3e      	ldr	r5, [pc, #248]	; (8000bf0 <HAL_DMA_Init+0x590>)
 8000af6:	bf0c      	ite	eq
 8000af8:	2301      	moveq	r3, #1
 8000afa:	2300      	movne	r3, #0
 8000afc:	4282      	cmp	r2, r0
 8000afe:	bf08      	it	eq
 8000b00:	f043 0301 	orreq.w	r3, r3, #1
 8000b04:	303c      	adds	r0, #60	; 0x3c
 8000b06:	428a      	cmp	r2, r1
 8000b08:	bf08      	it	eq
 8000b0a:	f043 0301 	orreq.w	r3, r3, #1
 8000b0e:	313c      	adds	r1, #60	; 0x3c
 8000b10:	42aa      	cmp	r2, r5
 8000b12:	bf08      	it	eq
 8000b14:	f043 0301 	orreq.w	r3, r3, #1
 8000b18:	4282      	cmp	r2, r0
 8000b1a:	bf08      	it	eq
 8000b1c:	f043 0301 	orreq.w	r3, r3, #1
 8000b20:	428a      	cmp	r2, r1
 8000b22:	bf08      	it	eq
 8000b24:	f043 0301 	orreq.w	r3, r3, #1
 8000b28:	b913      	cbnz	r3, 8000b30 <HAL_DMA_Init+0x4d0>
 8000b2a:	4b32      	ldr	r3, [pc, #200]	; (8000bf4 <HAL_DMA_Init+0x594>)
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d152      	bne.n	8000bd6 <HAL_DMA_Init+0x576>
    hdma->State = HAL_DMA_STATE_BUSY;
 8000b30:	2302      	movs	r3, #2
    __HAL_UNLOCK(hdma);
 8000b32:	2100      	movs	r1, #0
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000b34:	4f30      	ldr	r7, [pc, #192]	; (8000bf8 <HAL_DMA_Init+0x598>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8000b36:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000b3a:	68a3      	ldr	r3, [r4, #8]
    __HAL_UNLOCK(hdma);
 8000b3c:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000b40:	2b40      	cmp	r3, #64	; 0x40
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000b42:	6811      	ldr	r1, [r2, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000b44:	ea07 0701 	and.w	r7, r7, r1
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000b48:	d043      	beq.n	8000bd2 <HAL_DMA_Init+0x572>
 8000b4a:	2b80      	cmp	r3, #128	; 0x80
 8000b4c:	bf14      	ite	ne
 8000b4e:	2100      	movne	r1, #0
 8000b50:	f44f 4180 	moveq.w	r1, #16384	; 0x4000
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000b54:	6923      	ldr	r3, [r4, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000b56:	4620      	mov	r0, r4
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000b58:	68e5      	ldr	r5, [r4, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000b5a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000b5c:	6966      	ldr	r6, [r4, #20]
 8000b5e:	ea43 03d5 	orr.w	r3, r3, r5, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000b62:	69a5      	ldr	r5, [r4, #24]
 8000b64:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000b68:	69e6      	ldr	r6, [r4, #28]
 8000b6a:	ea43 03d5 	orr.w	r3, r3, r5, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000b6e:	6a25      	ldr	r5, [r4, #32]
 8000b70:	ea43 03d6 	orr.w	r3, r3, r6, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000b74:	4e21      	ldr	r6, [pc, #132]	; (8000bfc <HAL_DMA_Init+0x59c>)
 8000b76:	ea43 1315 	orr.w	r3, r3, r5, lsr #4
 8000b7a:	4d21      	ldr	r5, [pc, #132]	; (8000c00 <HAL_DMA_Init+0x5a0>)
 8000b7c:	433b      	orrs	r3, r7
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000b7e:	430b      	orrs	r3, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000b80:	6013      	str	r3, [r2, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000b82:	6823      	ldr	r3, [r4, #0]
 8000b84:	441e      	add	r6, r3
 8000b86:	fba5 2306 	umull	r2, r3, r5, r6
 8000b8a:	091b      	lsrs	r3, r3, #4
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	65e3      	str	r3, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000b90:	f7ff fcea 	bl	8000568 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8000b94:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000b96:	2301      	movs	r3, #1
 8000b98:	f002 021f 	and.w	r2, r2, #31
 8000b9c:	4093      	lsls	r3, r2
 8000b9e:	6043      	str	r3, [r0, #4]
 8000ba0:	e634      	b.n	800080c <HAL_DMA_Init+0x1ac>
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000ba2:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8000ba6:	f47f ae27 	bne.w	80007f8 <HAL_DMA_Init+0x198>
 8000baa:	e60a      	b.n	80007c2 <HAL_DMA_Init+0x162>
    switch (hdma->Init.FIFOThreshold)
 8000bac:	2a03      	cmp	r2, #3
 8000bae:	f63f ae23 	bhi.w	80007f8 <HAL_DMA_Init+0x198>
 8000bb2:	a501      	add	r5, pc, #4	; (adr r5, 8000bb8 <HAL_DMA_Init+0x558>)
 8000bb4:	f855 f022 	ldr.w	pc, [r5, r2, lsl #2]
 8000bb8:	080007c3 	.word	0x080007c3
 8000bbc:	080007bf 	.word	0x080007bf
 8000bc0:	080007c3 	.word	0x080007c3
 8000bc4:	08000ba3 	.word	0x08000ba3
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8000bc8:	4b0e      	ldr	r3, [pc, #56]	; (8000c04 <HAL_DMA_Init+0x5a4>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000bca:	4d0f      	ldr	r5, [pc, #60]	; (8000c08 <HAL_DMA_Init+0x5a8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8000bcc:	4403      	add	r3, r0
 8000bce:	009b      	lsls	r3, r3, #2
 8000bd0:	e734      	b.n	8000a3c <HAL_DMA_Init+0x3dc>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000bd2:	2110      	movs	r1, #16
 8000bd4:	e7be      	b.n	8000b54 <HAL_DMA_Init+0x4f4>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000bd6:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000bd8:	2303      	movs	r3, #3
    return HAL_ERROR;
 8000bda:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000bdc:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000bde:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    return HAL_ERROR;
 8000be2:	e6e6      	b.n	80009b2 <HAL_DMA_Init+0x352>
 8000be4:	58025408 	.word	0x58025408
 8000be8:	5802541c 	.word	0x5802541c
 8000bec:	58025430 	.word	0x58025430
 8000bf0:	58025458 	.word	0x58025458
 8000bf4:	58025494 	.word	0x58025494
 8000bf8:	fffe000f 	.word	0xfffe000f
 8000bfc:	a7fdabf8 	.word	0xa7fdabf8
 8000c00:	cccccccd 	.word	0xcccccccd
 8000c04:	1000823f 	.word	0x1000823f
 8000c08:	40020940 	.word	0x40020940

08000c0c <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8000c0c:	2800      	cmp	r0, #0
 8000c0e:	f000 8268 	beq.w	80010e2 <HAL_DMA_Start_IT+0x4d6>
{
 8000c12:	b4f0      	push	{r4, r5, r6, r7}
 8000c14:	4605      	mov	r5, r0
  __HAL_LOCK(hdma);
 8000c16:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8000c1a:	2801      	cmp	r0, #1
 8000c1c:	f000 8268 	beq.w	80010f0 <HAL_DMA_Start_IT+0x4e4>
 8000c20:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c22:	f895 4035 	ldrb.w	r4, [r5, #53]	; 0x35
 8000c26:	4284      	cmp	r4, r0
  __HAL_LOCK(hdma);
 8000c28:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c2c:	d007      	beq.n	8000c3e <HAL_DMA_Start_IT+0x32>
    __HAL_UNLOCK(hdma);
 8000c2e:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8000c30:	f44f 6300 	mov.w	r3, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8000c34:	f885 2034 	strb.w	r2, [r5, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8000c38:	656b      	str	r3, [r5, #84]	; 0x54
}
 8000c3a:	bcf0      	pop	{r4, r5, r6, r7}
 8000c3c:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c3e:	2702      	movs	r7, #2
    __HAL_DMA_DISABLE(hdma);
 8000c40:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000c42:	4e9e      	ldr	r6, [pc, #632]	; (8000ebc <HAL_DMA_Start_IT+0x2b0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c44:	f885 7035 	strb.w	r7, [r5, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c48:	2700      	movs	r7, #0
 8000c4a:	656f      	str	r7, [r5, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8000c4c:	6820      	ldr	r0, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000c4e:	4f9c      	ldr	r7, [pc, #624]	; (8000ec0 <HAL_DMA_Start_IT+0x2b4>)
    __HAL_DMA_DISABLE(hdma);
 8000c50:	f020 0001 	bic.w	r0, r0, #1
 8000c54:	6020      	str	r0, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000c56:	489b      	ldr	r0, [pc, #620]	; (8000ec4 <HAL_DMA_Start_IT+0x2b8>)
 8000c58:	682c      	ldr	r4, [r5, #0]
 8000c5a:	42b4      	cmp	r4, r6
 8000c5c:	bf18      	it	ne
 8000c5e:	4284      	cmpne	r4, r0
 8000c60:	f106 0630 	add.w	r6, r6, #48	; 0x30
 8000c64:	bf0c      	ite	eq
 8000c66:	2001      	moveq	r0, #1
 8000c68:	2000      	movne	r0, #0
 8000c6a:	42bc      	cmp	r4, r7
 8000c6c:	bf08      	it	eq
 8000c6e:	f040 0001 	orreq.w	r0, r0, #1
 8000c72:	3730      	adds	r7, #48	; 0x30
 8000c74:	42b4      	cmp	r4, r6
 8000c76:	bf08      	it	eq
 8000c78:	f040 0001 	orreq.w	r0, r0, #1
 8000c7c:	3630      	adds	r6, #48	; 0x30
 8000c7e:	42bc      	cmp	r4, r7
 8000c80:	bf08      	it	eq
 8000c82:	f040 0001 	orreq.w	r0, r0, #1
 8000c86:	3730      	adds	r7, #48	; 0x30
 8000c88:	42b4      	cmp	r4, r6
 8000c8a:	bf08      	it	eq
 8000c8c:	f040 0001 	orreq.w	r0, r0, #1
 8000c90:	3630      	adds	r6, #48	; 0x30
 8000c92:	42bc      	cmp	r4, r7
 8000c94:	bf08      	it	eq
 8000c96:	f040 0001 	orreq.w	r0, r0, #1
 8000c9a:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8000c9e:	42b4      	cmp	r4, r6
 8000ca0:	bf08      	it	eq
 8000ca2:	f040 0001 	orreq.w	r0, r0, #1
 8000ca6:	f506 765c 	add.w	r6, r6, #880	; 0x370
 8000caa:	42bc      	cmp	r4, r7
 8000cac:	bf08      	it	eq
 8000cae:	f040 0001 	orreq.w	r0, r0, #1
 8000cb2:	3730      	adds	r7, #48	; 0x30
 8000cb4:	42b4      	cmp	r4, r6
 8000cb6:	bf08      	it	eq
 8000cb8:	f040 0001 	orreq.w	r0, r0, #1
 8000cbc:	3630      	adds	r6, #48	; 0x30
 8000cbe:	42bc      	cmp	r4, r7
 8000cc0:	bf08      	it	eq
 8000cc2:	f040 0001 	orreq.w	r0, r0, #1
 8000cc6:	3730      	adds	r7, #48	; 0x30
 8000cc8:	42b4      	cmp	r4, r6
 8000cca:	bf08      	it	eq
 8000ccc:	f040 0001 	orreq.w	r0, r0, #1
 8000cd0:	3630      	adds	r6, #48	; 0x30
 8000cd2:	42bc      	cmp	r4, r7
 8000cd4:	bf08      	it	eq
 8000cd6:	f040 0001 	orreq.w	r0, r0, #1
 8000cda:	3730      	adds	r7, #48	; 0x30
 8000cdc:	42b4      	cmp	r4, r6
 8000cde:	bf08      	it	eq
 8000ce0:	f040 0001 	orreq.w	r0, r0, #1
 8000ce4:	3630      	adds	r6, #48	; 0x30
 8000ce6:	42bc      	cmp	r4, r7
 8000ce8:	bf08      	it	eq
 8000cea:	f040 0001 	orreq.w	r0, r0, #1
 8000cee:	4f76      	ldr	r7, [pc, #472]	; (8000ec8 <HAL_DMA_Start_IT+0x2bc>)
 8000cf0:	42b4      	cmp	r4, r6
 8000cf2:	bf08      	it	eq
 8000cf4:	f040 0001 	orreq.w	r0, r0, #1
 8000cf8:	4e74      	ldr	r6, [pc, #464]	; (8000ecc <HAL_DMA_Start_IT+0x2c0>)
 8000cfa:	42bc      	cmp	r4, r7
 8000cfc:	bf08      	it	eq
 8000cfe:	f040 0001 	orreq.w	r0, r0, #1
 8000d02:	3728      	adds	r7, #40	; 0x28
 8000d04:	42b4      	cmp	r4, r6
 8000d06:	bf08      	it	eq
 8000d08:	f040 0001 	orreq.w	r0, r0, #1
 8000d0c:	3628      	adds	r6, #40	; 0x28
 8000d0e:	42bc      	cmp	r4, r7
 8000d10:	bf08      	it	eq
 8000d12:	f040 0001 	orreq.w	r0, r0, #1
 8000d16:	3728      	adds	r7, #40	; 0x28
 8000d18:	42b4      	cmp	r4, r6
 8000d1a:	bf08      	it	eq
 8000d1c:	f040 0001 	orreq.w	r0, r0, #1
 8000d20:	3628      	adds	r6, #40	; 0x28
 8000d22:	42bc      	cmp	r4, r7
 8000d24:	bf08      	it	eq
 8000d26:	f040 0001 	orreq.w	r0, r0, #1
 8000d2a:	3728      	adds	r7, #40	; 0x28
 8000d2c:	42b4      	cmp	r4, r6
 8000d2e:	bf08      	it	eq
 8000d30:	f040 0001 	orreq.w	r0, r0, #1
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000d34:	6dae      	ldr	r6, [r5, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000d36:	42bc      	cmp	r4, r7
 8000d38:	bf08      	it	eq
 8000d3a:	f040 0001 	orreq.w	r0, r0, #1
 8000d3e:	b910      	cbnz	r0, 8000d46 <HAL_DMA_Start_IT+0x13a>
 8000d40:	4863      	ldr	r0, [pc, #396]	; (8000ed0 <HAL_DMA_Start_IT+0x2c4>)
 8000d42:	4284      	cmp	r4, r0
 8000d44:	d108      	bne.n	8000d58 <HAL_DMA_Start_IT+0x14c>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000d46:	e9d5 0419 	ldrd	r0, r4, [r5, #100]	; 0x64
 8000d4a:	6044      	str	r4, [r0, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8000d4c:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
 8000d4e:	b110      	cbz	r0, 8000d56 <HAL_DMA_Start_IT+0x14a>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000d50:	e9d5 041c 	ldrd	r0, r4, [r5, #112]	; 0x70
 8000d54:	6044      	str	r4, [r0, #4]
 8000d56:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000d58:	485a      	ldr	r0, [pc, #360]	; (8000ec4 <HAL_DMA_Start_IT+0x2b8>)
 8000d5a:	f8df c160 	ldr.w	ip, [pc, #352]	; 8000ebc <HAL_DMA_Start_IT+0x2b0>
 8000d5e:	4f58      	ldr	r7, [pc, #352]	; (8000ec0 <HAL_DMA_Start_IT+0x2b4>)
 8000d60:	4564      	cmp	r4, ip
 8000d62:	bf18      	it	ne
 8000d64:	4284      	cmpne	r4, r0
 8000d66:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8000d6a:	bf0c      	ite	eq
 8000d6c:	2001      	moveq	r0, #1
 8000d6e:	2000      	movne	r0, #0
 8000d70:	42bc      	cmp	r4, r7
 8000d72:	bf08      	it	eq
 8000d74:	f040 0001 	orreq.w	r0, r0, #1
 8000d78:	3730      	adds	r7, #48	; 0x30
 8000d7a:	4564      	cmp	r4, ip
 8000d7c:	bf08      	it	eq
 8000d7e:	f040 0001 	orreq.w	r0, r0, #1
 8000d82:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8000d86:	42bc      	cmp	r4, r7
 8000d88:	bf08      	it	eq
 8000d8a:	f040 0001 	orreq.w	r0, r0, #1
 8000d8e:	3730      	adds	r7, #48	; 0x30
 8000d90:	4564      	cmp	r4, ip
 8000d92:	bf08      	it	eq
 8000d94:	f040 0001 	orreq.w	r0, r0, #1
 8000d98:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8000d9c:	42bc      	cmp	r4, r7
 8000d9e:	bf08      	it	eq
 8000da0:	f040 0001 	orreq.w	r0, r0, #1
 8000da4:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8000da8:	4564      	cmp	r4, ip
 8000daa:	bf08      	it	eq
 8000dac:	f040 0001 	orreq.w	r0, r0, #1
 8000db0:	f50c 7c5c 	add.w	ip, ip, #880	; 0x370
 8000db4:	42bc      	cmp	r4, r7
 8000db6:	bf08      	it	eq
 8000db8:	f040 0001 	orreq.w	r0, r0, #1
 8000dbc:	3730      	adds	r7, #48	; 0x30
 8000dbe:	4564      	cmp	r4, ip
 8000dc0:	bf08      	it	eq
 8000dc2:	f040 0001 	orreq.w	r0, r0, #1
 8000dc6:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8000dca:	42bc      	cmp	r4, r7
 8000dcc:	bf08      	it	eq
 8000dce:	f040 0001 	orreq.w	r0, r0, #1
 8000dd2:	3730      	adds	r7, #48	; 0x30
 8000dd4:	4564      	cmp	r4, ip
 8000dd6:	bf08      	it	eq
 8000dd8:	f040 0001 	orreq.w	r0, r0, #1
 8000ddc:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8000de0:	42bc      	cmp	r4, r7
 8000de2:	bf08      	it	eq
 8000de4:	f040 0001 	orreq.w	r0, r0, #1
 8000de8:	3730      	adds	r7, #48	; 0x30
 8000dea:	4564      	cmp	r4, ip
 8000dec:	bf08      	it	eq
 8000dee:	f040 0001 	orreq.w	r0, r0, #1
 8000df2:	42bc      	cmp	r4, r7
 8000df4:	bf08      	it	eq
 8000df6:	f040 0001 	orreq.w	r0, r0, #1
 8000dfa:	b918      	cbnz	r0, 8000e04 <HAL_DMA_Start_IT+0x1f8>
 8000dfc:	4835      	ldr	r0, [pc, #212]	; (8000ed4 <HAL_DMA_Start_IT+0x2c8>)
 8000dfe:	4284      	cmp	r4, r0
 8000e00:	f040 8179 	bne.w	80010f6 <HAL_DMA_Start_IT+0x4ea>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000e04:	6dec      	ldr	r4, [r5, #92]	; 0x5c
 8000e06:	203f      	movs	r0, #63	; 0x3f
 8000e08:	f004 041f 	and.w	r4, r4, #31
 8000e0c:	40a0      	lsls	r0, r4
 8000e0e:	60b0      	str	r0, [r6, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000e10:	682c      	ldr	r4, [r5, #0]
 8000e12:	6820      	ldr	r0, [r4, #0]
 8000e14:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8000e18:	6020      	str	r0, [r4, #0]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8000e1a:	6828      	ldr	r0, [r5, #0]
 8000e1c:	6043      	str	r3, [r0, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000e1e:	68ab      	ldr	r3, [r5, #8]
 8000e20:	2b40      	cmp	r3, #64	; 0x40
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8000e22:	682b      	ldr	r3, [r5, #0]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000e24:	f000 815f 	beq.w	80010e6 <HAL_DMA_Start_IT+0x4da>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8000e28:	6099      	str	r1, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8000e2a:	682b      	ldr	r3, [r5, #0]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	682c      	ldr	r4, [r5, #0]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000e30:	4b24      	ldr	r3, [pc, #144]	; (8000ec4 <HAL_DMA_Start_IT+0x2b8>)
 8000e32:	4922      	ldr	r1, [pc, #136]	; (8000ebc <HAL_DMA_Start_IT+0x2b0>)
 8000e34:	4a22      	ldr	r2, [pc, #136]	; (8000ec0 <HAL_DMA_Start_IT+0x2b4>)
 8000e36:	428c      	cmp	r4, r1
 8000e38:	bf18      	it	ne
 8000e3a:	429c      	cmpne	r4, r3
 8000e3c:	4826      	ldr	r0, [pc, #152]	; (8000ed8 <HAL_DMA_Start_IT+0x2cc>)
 8000e3e:	f101 0148 	add.w	r1, r1, #72	; 0x48
 8000e42:	bf0c      	ite	eq
 8000e44:	2301      	moveq	r3, #1
 8000e46:	2300      	movne	r3, #0
 8000e48:	4294      	cmp	r4, r2
 8000e4a:	bf08      	it	eq
 8000e4c:	f043 0301 	orreq.w	r3, r3, #1
 8000e50:	3248      	adds	r2, #72	; 0x48
 8000e52:	4284      	cmp	r4, r0
 8000e54:	bf08      	it	eq
 8000e56:	f043 0301 	orreq.w	r3, r3, #1
 8000e5a:	3048      	adds	r0, #72	; 0x48
 8000e5c:	428c      	cmp	r4, r1
 8000e5e:	bf08      	it	eq
 8000e60:	f043 0301 	orreq.w	r3, r3, #1
 8000e64:	3148      	adds	r1, #72	; 0x48
 8000e66:	4294      	cmp	r4, r2
 8000e68:	bf08      	it	eq
 8000e6a:	f043 0301 	orreq.w	r3, r3, #1
 8000e6e:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000e72:	4284      	cmp	r4, r0
 8000e74:	bf08      	it	eq
 8000e76:	f043 0301 	orreq.w	r3, r3, #1
 8000e7a:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8000e7e:	428c      	cmp	r4, r1
 8000e80:	bf08      	it	eq
 8000e82:	f043 0301 	orreq.w	r3, r3, #1
 8000e86:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8000e8a:	4294      	cmp	r4, r2
 8000e8c:	bf08      	it	eq
 8000e8e:	f043 0301 	orreq.w	r3, r3, #1
 8000e92:	3248      	adds	r2, #72	; 0x48
 8000e94:	4284      	cmp	r4, r0
 8000e96:	bf08      	it	eq
 8000e98:	f043 0301 	orreq.w	r3, r3, #1
 8000e9c:	3048      	adds	r0, #72	; 0x48
 8000e9e:	428c      	cmp	r4, r1
 8000ea0:	bf08      	it	eq
 8000ea2:	f043 0301 	orreq.w	r3, r3, #1
 8000ea6:	3148      	adds	r1, #72	; 0x48
 8000ea8:	4294      	cmp	r4, r2
 8000eaa:	bf08      	it	eq
 8000eac:	f043 0301 	orreq.w	r3, r3, #1
 8000eb0:	3248      	adds	r2, #72	; 0x48
 8000eb2:	4284      	cmp	r4, r0
 8000eb4:	bf08      	it	eq
 8000eb6:	f043 0301 	orreq.w	r3, r3, #1
 8000eba:	e00f      	b.n	8000edc <HAL_DMA_Start_IT+0x2d0>
 8000ebc:	40020028 	.word	0x40020028
 8000ec0:	40020040 	.word	0x40020040
 8000ec4:	40020010 	.word	0x40020010
 8000ec8:	58025408 	.word	0x58025408
 8000ecc:	5802541c 	.word	0x5802541c
 8000ed0:	58025494 	.word	0x58025494
 8000ed4:	400204b8 	.word	0x400204b8
 8000ed8:	40020058 	.word	0x40020058
 8000edc:	428c      	cmp	r4, r1
 8000ede:	bf08      	it	eq
 8000ee0:	f043 0301 	orreq.w	r3, r3, #1
 8000ee4:	4294      	cmp	r4, r2
 8000ee6:	bf08      	it	eq
 8000ee8:	f043 0301 	orreq.w	r3, r3, #1
 8000eec:	b91b      	cbnz	r3, 8000ef6 <HAL_DMA_Start_IT+0x2ea>
 8000eee:	4b9c      	ldr	r3, [pc, #624]	; (8001160 <HAL_DMA_Start_IT+0x554>)
 8000ef0:	429c      	cmp	r4, r3
 8000ef2:	f040 8149 	bne.w	8001188 <HAL_DMA_Start_IT+0x57c>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8000ef6:	6823      	ldr	r3, [r4, #0]
 8000ef8:	f023 031e 	bic.w	r3, r3, #30
 8000efc:	f043 0316 	orr.w	r3, r3, #22
 8000f00:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8000f02:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8000f04:	b123      	cbz	r3, 8000f10 <HAL_DMA_Start_IT+0x304>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8000f06:	682a      	ldr	r2, [r5, #0]
 8000f08:	6813      	ldr	r3, [r2, #0]
 8000f0a:	f043 0308 	orr.w	r3, r3, #8
 8000f0e:	6013      	str	r3, [r2, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000f10:	682c      	ldr	r4, [r5, #0]
 8000f12:	4b94      	ldr	r3, [pc, #592]	; (8001164 <HAL_DMA_Start_IT+0x558>)
 8000f14:	4a94      	ldr	r2, [pc, #592]	; (8001168 <HAL_DMA_Start_IT+0x55c>)
 8000f16:	4895      	ldr	r0, [pc, #596]	; (800116c <HAL_DMA_Start_IT+0x560>)
 8000f18:	4294      	cmp	r4, r2
 8000f1a:	bf18      	it	ne
 8000f1c:	429c      	cmpne	r4, r3
 8000f1e:	4994      	ldr	r1, [pc, #592]	; (8001170 <HAL_DMA_Start_IT+0x564>)
 8000f20:	f102 0248 	add.w	r2, r2, #72	; 0x48
 8000f24:	bf0c      	ite	eq
 8000f26:	2301      	moveq	r3, #1
 8000f28:	2300      	movne	r3, #0
 8000f2a:	4284      	cmp	r4, r0
 8000f2c:	bf08      	it	eq
 8000f2e:	f043 0301 	orreq.w	r3, r3, #1
 8000f32:	3048      	adds	r0, #72	; 0x48
 8000f34:	428c      	cmp	r4, r1
 8000f36:	bf08      	it	eq
 8000f38:	f043 0301 	orreq.w	r3, r3, #1
 8000f3c:	3148      	adds	r1, #72	; 0x48
 8000f3e:	4294      	cmp	r4, r2
 8000f40:	bf08      	it	eq
 8000f42:	f043 0301 	orreq.w	r3, r3, #1
 8000f46:	3248      	adds	r2, #72	; 0x48
 8000f48:	4284      	cmp	r4, r0
 8000f4a:	bf08      	it	eq
 8000f4c:	f043 0301 	orreq.w	r3, r3, #1
 8000f50:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8000f54:	428c      	cmp	r4, r1
 8000f56:	bf08      	it	eq
 8000f58:	f043 0301 	orreq.w	r3, r3, #1
 8000f5c:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8000f60:	4294      	cmp	r4, r2
 8000f62:	bf08      	it	eq
 8000f64:	f043 0301 	orreq.w	r3, r3, #1
 8000f68:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000f6c:	4284      	cmp	r4, r0
 8000f6e:	bf08      	it	eq
 8000f70:	f043 0301 	orreq.w	r3, r3, #1
 8000f74:	3048      	adds	r0, #72	; 0x48
 8000f76:	428c      	cmp	r4, r1
 8000f78:	bf08      	it	eq
 8000f7a:	f043 0301 	orreq.w	r3, r3, #1
 8000f7e:	3148      	adds	r1, #72	; 0x48
 8000f80:	4294      	cmp	r4, r2
 8000f82:	bf08      	it	eq
 8000f84:	f043 0301 	orreq.w	r3, r3, #1
 8000f88:	3248      	adds	r2, #72	; 0x48
 8000f8a:	4284      	cmp	r4, r0
 8000f8c:	bf08      	it	eq
 8000f8e:	f043 0301 	orreq.w	r3, r3, #1
 8000f92:	3048      	adds	r0, #72	; 0x48
 8000f94:	428c      	cmp	r4, r1
 8000f96:	bf08      	it	eq
 8000f98:	f043 0301 	orreq.w	r3, r3, #1
 8000f9c:	3148      	adds	r1, #72	; 0x48
 8000f9e:	4294      	cmp	r4, r2
 8000fa0:	bf08      	it	eq
 8000fa2:	f043 0301 	orreq.w	r3, r3, #1
 8000fa6:	f102 52c0 	add.w	r2, r2, #402653184	; 0x18000000
 8000faa:	4284      	cmp	r4, r0
 8000fac:	bf08      	it	eq
 8000fae:	f043 0301 	orreq.w	r3, r3, #1
 8000fb2:	f502 429f 	add.w	r2, r2, #20352	; 0x4f80
 8000fb6:	486f      	ldr	r0, [pc, #444]	; (8001174 <HAL_DMA_Start_IT+0x568>)
 8000fb8:	428c      	cmp	r4, r1
 8000fba:	bf08      	it	eq
 8000fbc:	f043 0301 	orreq.w	r3, r3, #1
 8000fc0:	496d      	ldr	r1, [pc, #436]	; (8001178 <HAL_DMA_Start_IT+0x56c>)
 8000fc2:	4294      	cmp	r4, r2
 8000fc4:	bf08      	it	eq
 8000fc6:	f043 0301 	orreq.w	r3, r3, #1
 8000fca:	323c      	adds	r2, #60	; 0x3c
 8000fcc:	4284      	cmp	r4, r0
 8000fce:	bf08      	it	eq
 8000fd0:	f043 0301 	orreq.w	r3, r3, #1
 8000fd4:	303c      	adds	r0, #60	; 0x3c
 8000fd6:	428c      	cmp	r4, r1
 8000fd8:	bf08      	it	eq
 8000fda:	f043 0301 	orreq.w	r3, r3, #1
 8000fde:	313c      	adds	r1, #60	; 0x3c
 8000fe0:	4294      	cmp	r4, r2
 8000fe2:	bf08      	it	eq
 8000fe4:	f043 0301 	orreq.w	r3, r3, #1
 8000fe8:	323c      	adds	r2, #60	; 0x3c
 8000fea:	4284      	cmp	r4, r0
 8000fec:	bf08      	it	eq
 8000fee:	f043 0301 	orreq.w	r3, r3, #1
 8000ff2:	428c      	cmp	r4, r1
 8000ff4:	bf08      	it	eq
 8000ff6:	f043 0301 	orreq.w	r3, r3, #1
 8000ffa:	4294      	cmp	r4, r2
 8000ffc:	bf08      	it	eq
 8000ffe:	f043 0301 	orreq.w	r3, r3, #1
 8001002:	b913      	cbnz	r3, 800100a <HAL_DMA_Start_IT+0x3fe>
 8001004:	4b5d      	ldr	r3, [pc, #372]	; (800117c <HAL_DMA_Start_IT+0x570>)
 8001006:	429c      	cmp	r4, r3
 8001008:	d10e      	bne.n	8001028 <HAL_DMA_Start_IT+0x41c>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800100a:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 800100c:	681a      	ldr	r2, [r3, #0]
 800100e:	03d2      	lsls	r2, r2, #15
 8001010:	d503      	bpl.n	800101a <HAL_DMA_Start_IT+0x40e>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001018:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 800101a:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800101c:	b11b      	cbz	r3, 8001026 <HAL_DMA_Start_IT+0x41a>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	682c      	ldr	r4, [r5, #0]
    __HAL_DMA_ENABLE(hdma);
 8001028:	4b4e      	ldr	r3, [pc, #312]	; (8001164 <HAL_DMA_Start_IT+0x558>)
 800102a:	494f      	ldr	r1, [pc, #316]	; (8001168 <HAL_DMA_Start_IT+0x55c>)
 800102c:	4a4f      	ldr	r2, [pc, #316]	; (800116c <HAL_DMA_Start_IT+0x560>)
 800102e:	428c      	cmp	r4, r1
 8001030:	bf18      	it	ne
 8001032:	429c      	cmpne	r4, r3
 8001034:	4d4e      	ldr	r5, [pc, #312]	; (8001170 <HAL_DMA_Start_IT+0x564>)
 8001036:	4852      	ldr	r0, [pc, #328]	; (8001180 <HAL_DMA_Start_IT+0x574>)
 8001038:	f101 0160 	add.w	r1, r1, #96	; 0x60
 800103c:	bf0c      	ite	eq
 800103e:	2301      	moveq	r3, #1
 8001040:	2300      	movne	r3, #0
 8001042:	4294      	cmp	r4, r2
 8001044:	bf08      	it	eq
 8001046:	f043 0301 	orreq.w	r3, r3, #1
 800104a:	3260      	adds	r2, #96	; 0x60
 800104c:	42ac      	cmp	r4, r5
 800104e:	bf08      	it	eq
 8001050:	f043 0301 	orreq.w	r3, r3, #1
 8001054:	3560      	adds	r5, #96	; 0x60
 8001056:	4284      	cmp	r4, r0
 8001058:	bf08      	it	eq
 800105a:	f043 0301 	orreq.w	r3, r3, #1
 800105e:	f500 7068 	add.w	r0, r0, #928	; 0x3a0
 8001062:	428c      	cmp	r4, r1
 8001064:	bf08      	it	eq
 8001066:	f043 0301 	orreq.w	r3, r3, #1
 800106a:	f501 7168 	add.w	r1, r1, #928	; 0x3a0
 800106e:	4294      	cmp	r4, r2
 8001070:	bf08      	it	eq
 8001072:	f043 0301 	orreq.w	r3, r3, #1
 8001076:	f502 7268 	add.w	r2, r2, #928	; 0x3a0
 800107a:	42ac      	cmp	r4, r5
 800107c:	bf08      	it	eq
 800107e:	f043 0301 	orreq.w	r3, r3, #1
 8001082:	f505 7568 	add.w	r5, r5, #928	; 0x3a0
 8001086:	4284      	cmp	r4, r0
 8001088:	bf08      	it	eq
 800108a:	f043 0301 	orreq.w	r3, r3, #1
 800108e:	3060      	adds	r0, #96	; 0x60
 8001090:	428c      	cmp	r4, r1
 8001092:	bf08      	it	eq
 8001094:	f043 0301 	orreq.w	r3, r3, #1
 8001098:	3160      	adds	r1, #96	; 0x60
 800109a:	4294      	cmp	r4, r2
 800109c:	bf08      	it	eq
 800109e:	f043 0301 	orreq.w	r3, r3, #1
 80010a2:	3260      	adds	r2, #96	; 0x60
 80010a4:	42ac      	cmp	r4, r5
 80010a6:	bf08      	it	eq
 80010a8:	f043 0301 	orreq.w	r3, r3, #1
 80010ac:	4284      	cmp	r4, r0
 80010ae:	bf08      	it	eq
 80010b0:	f043 0301 	orreq.w	r3, r3, #1
 80010b4:	428c      	cmp	r4, r1
 80010b6:	bf08      	it	eq
 80010b8:	f043 0301 	orreq.w	r3, r3, #1
 80010bc:	4294      	cmp	r4, r2
 80010be:	bf08      	it	eq
 80010c0:	f043 0301 	orreq.w	r3, r3, #1
 80010c4:	b933      	cbnz	r3, 80010d4 <HAL_DMA_Start_IT+0x4c8>
 80010c6:	3048      	adds	r0, #72	; 0x48
 80010c8:	1a20      	subs	r0, r4, r0
 80010ca:	fab0 f080 	clz	r0, r0
 80010ce:	0940      	lsrs	r0, r0, #5
 80010d0:	2800      	cmp	r0, #0
 80010d2:	d040      	beq.n	8001156 <HAL_DMA_Start_IT+0x54a>
 80010d4:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80010d6:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6023      	str	r3, [r4, #0]
}
 80010de:	bcf0      	pop	{r4, r5, r6, r7}
 80010e0:	4770      	bx	lr
    return HAL_ERROR;
 80010e2:	2001      	movs	r0, #1
}
 80010e4:	4770      	bx	lr
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80010e6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80010e8:	682b      	ldr	r3, [r5, #0]
 80010ea:	60d9      	str	r1, [r3, #12]
 80010ec:	682c      	ldr	r4, [r5, #0]
 80010ee:	e69f      	b.n	8000e30 <HAL_DMA_Start_IT+0x224>
  __HAL_LOCK(hdma);
 80010f0:	2002      	movs	r0, #2
}
 80010f2:	bcf0      	pop	{r4, r5, r6, r7}
 80010f4:	4770      	bx	lr
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80010f6:	4823      	ldr	r0, [pc, #140]	; (8001184 <HAL_DMA_Start_IT+0x578>)
 80010f8:	f8df c078 	ldr.w	ip, [pc, #120]	; 8001174 <HAL_DMA_Start_IT+0x568>
 80010fc:	4f1e      	ldr	r7, [pc, #120]	; (8001178 <HAL_DMA_Start_IT+0x56c>)
 80010fe:	4564      	cmp	r4, ip
 8001100:	bf18      	it	ne
 8001102:	4284      	cmpne	r4, r0
 8001104:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8001108:	bf0c      	ite	eq
 800110a:	2001      	moveq	r0, #1
 800110c:	2000      	movne	r0, #0
 800110e:	42bc      	cmp	r4, r7
 8001110:	bf08      	it	eq
 8001112:	f040 0001 	orreq.w	r0, r0, #1
 8001116:	3728      	adds	r7, #40	; 0x28
 8001118:	4564      	cmp	r4, ip
 800111a:	bf08      	it	eq
 800111c:	f040 0001 	orreq.w	r0, r0, #1
 8001120:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8001124:	42bc      	cmp	r4, r7
 8001126:	bf08      	it	eq
 8001128:	f040 0001 	orreq.w	r0, r0, #1
 800112c:	3728      	adds	r7, #40	; 0x28
 800112e:	4564      	cmp	r4, ip
 8001130:	bf08      	it	eq
 8001132:	f040 0001 	orreq.w	r0, r0, #1
 8001136:	42bc      	cmp	r4, r7
 8001138:	bf08      	it	eq
 800113a:	f040 0001 	orreq.w	r0, r0, #1
 800113e:	b918      	cbnz	r0, 8001148 <HAL_DMA_Start_IT+0x53c>
 8001140:	480e      	ldr	r0, [pc, #56]	; (800117c <HAL_DMA_Start_IT+0x570>)
 8001142:	4284      	cmp	r4, r0
 8001144:	f47f ae74 	bne.w	8000e30 <HAL_DMA_Start_IT+0x224>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8001148:	6dec      	ldr	r4, [r5, #92]	; 0x5c
 800114a:	2001      	movs	r0, #1
 800114c:	f004 041f 	and.w	r4, r4, #31
 8001150:	40a0      	lsls	r0, r4
 8001152:	6070      	str	r0, [r6, #4]
 8001154:	e661      	b.n	8000e1a <HAL_DMA_Start_IT+0x20e>
    __HAL_DMA_ENABLE(hdma);
 8001156:	6823      	ldr	r3, [r4, #0]
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	6023      	str	r3, [r4, #0]
 800115e:	e56c      	b.n	8000c3a <HAL_DMA_Start_IT+0x2e>
 8001160:	400204b8 	.word	0x400204b8
 8001164:	40020010 	.word	0x40020010
 8001168:	40020028 	.word	0x40020028
 800116c:	40020040 	.word	0x40020040
 8001170:	40020058 	.word	0x40020058
 8001174:	5802541c 	.word	0x5802541c
 8001178:	58025430 	.word	0x58025430
 800117c:	58025494 	.word	0x58025494
 8001180:	40020070 	.word	0x40020070
 8001184:	58025408 	.word	0x58025408
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8001188:	6823      	ldr	r3, [r4, #0]
 800118a:	f023 030e 	bic.w	r3, r3, #14
 800118e:	f043 030a 	orr.w	r3, r3, #10
 8001192:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8001194:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8001196:	2b00      	cmp	r3, #0
 8001198:	f43f aeba 	beq.w	8000f10 <HAL_DMA_Start_IT+0x304>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800119c:	682a      	ldr	r2, [r5, #0]
 800119e:	6813      	ldr	r3, [r2, #0]
 80011a0:	f043 0304 	orr.w	r3, r3, #4
 80011a4:	6013      	str	r3, [r2, #0]
 80011a6:	e6b3      	b.n	8000f10 <HAL_DMA_Start_IT+0x304>

080011a8 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 80011a8:	2800      	cmp	r0, #0
 80011aa:	d06a      	beq.n	8001282 <HAL_DMA_Abort_IT+0xda>
{
 80011ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011b0:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 80011b4:	4603      	mov	r3, r0
 80011b6:	2a02      	cmp	r2, #2
 80011b8:	d004      	beq.n	80011c4 <HAL_DMA_Abort_IT+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011ba:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 80011bc:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011be:	655a      	str	r2, [r3, #84]	; 0x54
}
 80011c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80011c4:	6802      	ldr	r2, [r0, #0]
 80011c6:	4986      	ldr	r1, [pc, #536]	; (80013e0 <HAL_DMA_Abort_IT+0x238>)
 80011c8:	428a      	cmp	r2, r1
 80011ca:	d050      	beq.n	800126e <HAL_DMA_Abort_IT+0xc6>
 80011cc:	4885      	ldr	r0, [pc, #532]	; (80013e4 <HAL_DMA_Abort_IT+0x23c>)
 80011ce:	4282      	cmp	r2, r0
 80011d0:	d04d      	beq.n	800126e <HAL_DMA_Abort_IT+0xc6>
 80011d2:	f8df 8228 	ldr.w	r8, [pc, #552]	; 80013fc <HAL_DMA_Abort_IT+0x254>
 80011d6:	f8df 9220 	ldr.w	r9, [pc, #544]	; 80013f8 <HAL_DMA_Abort_IT+0x250>
 80011da:	f8df e230 	ldr.w	lr, [pc, #560]	; 800140c <HAL_DMA_Abort_IT+0x264>
 80011de:	454a      	cmp	r2, r9
 80011e0:	bf18      	it	ne
 80011e2:	4542      	cmpne	r2, r8
 80011e4:	f8df c228 	ldr.w	ip, [pc, #552]	; 8001410 <HAL_DMA_Abort_IT+0x268>
 80011e8:	4f7f      	ldr	r7, [pc, #508]	; (80013e8 <HAL_DMA_Abort_IT+0x240>)
 80011ea:	bf0c      	ite	eq
 80011ec:	f04f 0a01 	moveq.w	sl, #1
 80011f0:	f04f 0a00 	movne.w	sl, #0
 80011f4:	4c7d      	ldr	r4, [pc, #500]	; (80013ec <HAL_DMA_Abort_IT+0x244>)
 80011f6:	4572      	cmp	r2, lr
 80011f8:	bf08      	it	eq
 80011fa:	f04a 0a01 	orreq.w	sl, sl, #1
 80011fe:	f8df b214 	ldr.w	fp, [pc, #532]	; 8001414 <HAL_DMA_Abort_IT+0x26c>
 8001202:	4e7b      	ldr	r6, [pc, #492]	; (80013f0 <HAL_DMA_Abort_IT+0x248>)
 8001204:	4562      	cmp	r2, ip
 8001206:	bf08      	it	eq
 8001208:	f04a 0a01 	orreq.w	sl, sl, #1
 800120c:	4d79      	ldr	r5, [pc, #484]	; (80013f4 <HAL_DMA_Abort_IT+0x24c>)
 800120e:	42ba      	cmp	r2, r7
 8001210:	bf08      	it	eq
 8001212:	f04a 0a01 	orreq.w	sl, sl, #1
 8001216:	42a2      	cmp	r2, r4
 8001218:	bf08      	it	eq
 800121a:	f04a 0a01 	orreq.w	sl, sl, #1
 800121e:	f504 7456 	add.w	r4, r4, #856	; 0x358
 8001222:	42a2      	cmp	r2, r4
 8001224:	bf08      	it	eq
 8001226:	f04a 0a01 	orreq.w	sl, sl, #1
 800122a:	3418      	adds	r4, #24
 800122c:	42a2      	cmp	r2, r4
 800122e:	bf08      	it	eq
 8001230:	f04a 0a01 	orreq.w	sl, sl, #1
 8001234:	3418      	adds	r4, #24
 8001236:	42a2      	cmp	r2, r4
 8001238:	bf08      	it	eq
 800123a:	f04a 0a01 	orreq.w	sl, sl, #1
 800123e:	3460      	adds	r4, #96	; 0x60
 8001240:	455a      	cmp	r2, fp
 8001242:	bf08      	it	eq
 8001244:	f04a 0a01 	orreq.w	sl, sl, #1
 8001248:	42b2      	cmp	r2, r6
 800124a:	bf08      	it	eq
 800124c:	f04a 0a01 	orreq.w	sl, sl, #1
 8001250:	42aa      	cmp	r2, r5
 8001252:	bf08      	it	eq
 8001254:	f04a 0a01 	orreq.w	sl, sl, #1
 8001258:	42a2      	cmp	r2, r4
 800125a:	bf08      	it	eq
 800125c:	f04a 0a01 	orreq.w	sl, sl, #1
 8001260:	f1ba 0f00 	cmp.w	sl, #0
 8001264:	d103      	bne.n	800126e <HAL_DMA_Abort_IT+0xc6>
 8001266:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 8001418 <HAL_DMA_Abort_IT+0x270>
 800126a:	4552      	cmp	r2, sl
 800126c:	d10b      	bne.n	8001286 <HAL_DMA_Abort_IT+0xde>
      hdma->State = HAL_DMA_STATE_ABORT;
 800126e:	2104      	movs	r1, #4
  return HAL_OK;
 8001270:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8001272:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001276:	6813      	ldr	r3, [r2, #0]
 8001278:	f023 0301 	bic.w	r3, r3, #1
 800127c:	6013      	str	r3, [r2, #0]
}
 800127e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return HAL_ERROR;
 8001282:	2001      	movs	r0, #1
}
 8001284:	4770      	bx	lr
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001286:	6814      	ldr	r4, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001288:	4856      	ldr	r0, [pc, #344]	; (80013e4 <HAL_DMA_Abort_IT+0x23c>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800128a:	f024 040e 	bic.w	r4, r4, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800128e:	4d5a      	ldr	r5, [pc, #360]	; (80013f8 <HAL_DMA_Abort_IT+0x250>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001290:	6014      	str	r4, [r2, #0]
      __HAL_DMA_DISABLE(hdma);
 8001292:	681a      	ldr	r2, [r3, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001294:	4c59      	ldr	r4, [pc, #356]	; (80013fc <HAL_DMA_Abort_IT+0x254>)
      __HAL_DMA_DISABLE(hdma);
 8001296:	6811      	ldr	r1, [r2, #0]
 8001298:	f021 0101 	bic.w	r1, r1, #1
 800129c:	6011      	str	r1, [r2, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800129e:	4a50      	ldr	r2, [pc, #320]	; (80013e0 <HAL_DMA_Abort_IT+0x238>)
 80012a0:	6819      	ldr	r1, [r3, #0]
 80012a2:	4281      	cmp	r1, r0
 80012a4:	bf18      	it	ne
 80012a6:	4291      	cmpne	r1, r2
 80012a8:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80012ac:	bf0c      	ite	eq
 80012ae:	2201      	moveq	r2, #1
 80012b0:	2200      	movne	r2, #0
 80012b2:	42a9      	cmp	r1, r5
 80012b4:	bf08      	it	eq
 80012b6:	f042 0201 	orreq.w	r2, r2, #1
 80012ba:	3548      	adds	r5, #72	; 0x48
 80012bc:	42a1      	cmp	r1, r4
 80012be:	bf08      	it	eq
 80012c0:	f042 0201 	orreq.w	r2, r2, #1
 80012c4:	3448      	adds	r4, #72	; 0x48
 80012c6:	4281      	cmp	r1, r0
 80012c8:	bf08      	it	eq
 80012ca:	f042 0201 	orreq.w	r2, r2, #1
 80012ce:	3048      	adds	r0, #72	; 0x48
 80012d0:	42a9      	cmp	r1, r5
 80012d2:	bf08      	it	eq
 80012d4:	f042 0201 	orreq.w	r2, r2, #1
 80012d8:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80012dc:	42a1      	cmp	r1, r4
 80012de:	bf08      	it	eq
 80012e0:	f042 0201 	orreq.w	r2, r2, #1
 80012e4:	f504 7462 	add.w	r4, r4, #904	; 0x388
 80012e8:	4281      	cmp	r1, r0
 80012ea:	bf08      	it	eq
 80012ec:	f042 0201 	orreq.w	r2, r2, #1
 80012f0:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80012f4:	42a9      	cmp	r1, r5
 80012f6:	bf08      	it	eq
 80012f8:	f042 0201 	orreq.w	r2, r2, #1
 80012fc:	3548      	adds	r5, #72	; 0x48
 80012fe:	42a1      	cmp	r1, r4
 8001300:	bf08      	it	eq
 8001302:	f042 0201 	orreq.w	r2, r2, #1
 8001306:	3448      	adds	r4, #72	; 0x48
 8001308:	4281      	cmp	r1, r0
 800130a:	bf08      	it	eq
 800130c:	f042 0201 	orreq.w	r2, r2, #1
 8001310:	3048      	adds	r0, #72	; 0x48
 8001312:	42a9      	cmp	r1, r5
 8001314:	bf08      	it	eq
 8001316:	f042 0201 	orreq.w	r2, r2, #1
 800131a:	3548      	adds	r5, #72	; 0x48
 800131c:	42a1      	cmp	r1, r4
 800131e:	bf08      	it	eq
 8001320:	f042 0201 	orreq.w	r2, r2, #1
 8001324:	3448      	adds	r4, #72	; 0x48
 8001326:	4281      	cmp	r1, r0
 8001328:	bf08      	it	eq
 800132a:	f042 0201 	orreq.w	r2, r2, #1
 800132e:	f100 50c0 	add.w	r0, r0, #402653184	; 0x18000000
 8001332:	42a9      	cmp	r1, r5
 8001334:	bf08      	it	eq
 8001336:	f042 0201 	orreq.w	r2, r2, #1
 800133a:	f500 409f 	add.w	r0, r0, #20352	; 0x4f80
 800133e:	4d30      	ldr	r5, [pc, #192]	; (8001400 <HAL_DMA_Abort_IT+0x258>)
 8001340:	42a1      	cmp	r1, r4
 8001342:	bf08      	it	eq
 8001344:	f042 0201 	orreq.w	r2, r2, #1
 8001348:	4c2e      	ldr	r4, [pc, #184]	; (8001404 <HAL_DMA_Abort_IT+0x25c>)
 800134a:	4281      	cmp	r1, r0
 800134c:	bf08      	it	eq
 800134e:	f042 0201 	orreq.w	r2, r2, #1
 8001352:	303c      	adds	r0, #60	; 0x3c
 8001354:	42a9      	cmp	r1, r5
 8001356:	bf08      	it	eq
 8001358:	f042 0201 	orreq.w	r2, r2, #1
 800135c:	353c      	adds	r5, #60	; 0x3c
 800135e:	42a1      	cmp	r1, r4
 8001360:	bf08      	it	eq
 8001362:	f042 0201 	orreq.w	r2, r2, #1
 8001366:	343c      	adds	r4, #60	; 0x3c
 8001368:	4281      	cmp	r1, r0
 800136a:	bf08      	it	eq
 800136c:	f042 0201 	orreq.w	r2, r2, #1
 8001370:	303c      	adds	r0, #60	; 0x3c
 8001372:	42a9      	cmp	r1, r5
 8001374:	bf08      	it	eq
 8001376:	f042 0201 	orreq.w	r2, r2, #1
 800137a:	42a1      	cmp	r1, r4
 800137c:	bf08      	it	eq
 800137e:	f042 0201 	orreq.w	r2, r2, #1
 8001382:	4281      	cmp	r1, r0
 8001384:	bf08      	it	eq
 8001386:	f042 0201 	orreq.w	r2, r2, #1
 800138a:	b912      	cbnz	r2, 8001392 <HAL_DMA_Abort_IT+0x1ea>
 800138c:	4a1e      	ldr	r2, [pc, #120]	; (8001408 <HAL_DMA_Abort_IT+0x260>)
 800138e:	4291      	cmp	r1, r2
 8001390:	d117      	bne.n	80013c2 <HAL_DMA_Abort_IT+0x21a>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001392:	6e18      	ldr	r0, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001394:	2201      	movs	r2, #1
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001396:	6801      	ldr	r1, [r0, #0]
 8001398:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800139c:	6001      	str	r1, [r0, #0]
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800139e:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80013a2:	f001 011f 	and.w	r1, r1, #31
 80013a6:	408a      	lsls	r2, r1
 80013a8:	6042      	str	r2, [r0, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80013aa:	e9d3 2119 	ldrd	r2, r1, [r3, #100]	; 0x64
 80013ae:	6051      	str	r1, [r2, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 80013b0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80013b2:	b132      	cbz	r2, 80013c2 <HAL_DMA_Abort_IT+0x21a>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80013b4:	6811      	ldr	r1, [r2, #0]
 80013b6:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80013ba:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80013bc:	e9d3 211c 	ldrd	r2, r1, [r3, #112]	; 0x70
 80013c0:	6051      	str	r1, [r2, #4]
      __HAL_UNLOCK(hdma);
 80013c2:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 80013c4:	2101      	movs	r1, #1
      if(hdma->XferAbortCallback != NULL)
 80013c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 80013c8:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80013cc:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 80013d0:	b11a      	cbz	r2, 80013da <HAL_DMA_Abort_IT+0x232>
 80013d2:	4618      	mov	r0, r3
        hdma->XferAbortCallback(hdma);
 80013d4:	4790      	blx	r2
  return HAL_OK;
 80013d6:	4620      	mov	r0, r4
 80013d8:	e6f2      	b.n	80011c0 <HAL_DMA_Abort_IT+0x18>
 80013da:	4610      	mov	r0, r2
 80013dc:	e6f0      	b.n	80011c0 <HAL_DMA_Abort_IT+0x18>
 80013de:	bf00      	nop
 80013e0:	40020010 	.word	0x40020010
 80013e4:	40020028 	.word	0x40020028
 80013e8:	400200a0 	.word	0x400200a0
 80013ec:	400200b8 	.word	0x400200b8
 80013f0:	40020470 	.word	0x40020470
 80013f4:	40020488 	.word	0x40020488
 80013f8:	40020040 	.word	0x40020040
 80013fc:	40020058 	.word	0x40020058
 8001400:	5802541c 	.word	0x5802541c
 8001404:	58025430 	.word	0x58025430
 8001408:	58025494 	.word	0x58025494
 800140c:	40020070 	.word	0x40020070
 8001410:	40020088 	.word	0x40020088
 8001414:	40020458 	.word	0x40020458
 8001418:	400204b8 	.word	0x400204b8

0800141c <HAL_DMA_IRQHandler>:
{
 800141c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800141e:	4ba5      	ldr	r3, [pc, #660]	; (80016b4 <HAL_DMA_IRQHandler+0x298>)
{
 8001420:	b083      	sub	sp, #12
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001422:	6804      	ldr	r4, [r0, #0]
  __IO uint32_t count = 0U;
 8001424:	2100      	movs	r1, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8001426:	4aa4      	ldr	r2, [pc, #656]	; (80016b8 <HAL_DMA_IRQHandler+0x29c>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001428:	6d85      	ldr	r5, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800142a:	429c      	cmp	r4, r3
  __IO uint32_t count = 0U;
 800142c:	9101      	str	r1, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800142e:	6816      	ldr	r6, [r2, #0]
  tmpisr_dma  = regs_dma->ISR;
 8001430:	682f      	ldr	r7, [r5, #0]
  tmpisr_bdma = regs_bdma->ISR;
 8001432:	682a      	ldr	r2, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001434:	d04d      	beq.n	80014d2 <HAL_DMA_IRQHandler+0xb6>
 8001436:	3318      	adds	r3, #24
 8001438:	429c      	cmp	r4, r3
 800143a:	d04a      	beq.n	80014d2 <HAL_DMA_IRQHandler+0xb6>
 800143c:	3330      	adds	r3, #48	; 0x30
 800143e:	f8df c284 	ldr.w	ip, [pc, #644]	; 80016c4 <HAL_DMA_IRQHandler+0x2a8>
 8001442:	499e      	ldr	r1, [pc, #632]	; (80016bc <HAL_DMA_IRQHandler+0x2a0>)
 8001444:	4564      	cmp	r4, ip
 8001446:	bf18      	it	ne
 8001448:	429c      	cmpne	r4, r3
 800144a:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 800144e:	bf0c      	ite	eq
 8001450:	2301      	moveq	r3, #1
 8001452:	2300      	movne	r3, #0
 8001454:	428c      	cmp	r4, r1
 8001456:	bf08      	it	eq
 8001458:	f043 0301 	orreq.w	r3, r3, #1
 800145c:	3130      	adds	r1, #48	; 0x30
 800145e:	4564      	cmp	r4, ip
 8001460:	bf08      	it	eq
 8001462:	f043 0301 	orreq.w	r3, r3, #1
 8001466:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800146a:	428c      	cmp	r4, r1
 800146c:	bf08      	it	eq
 800146e:	f043 0301 	orreq.w	r3, r3, #1
 8001472:	f501 715c 	add.w	r1, r1, #880	; 0x370
 8001476:	4564      	cmp	r4, ip
 8001478:	bf08      	it	eq
 800147a:	f043 0301 	orreq.w	r3, r3, #1
 800147e:	f50c 7c5c 	add.w	ip, ip, #880	; 0x370
 8001482:	428c      	cmp	r4, r1
 8001484:	bf08      	it	eq
 8001486:	f043 0301 	orreq.w	r3, r3, #1
 800148a:	3130      	adds	r1, #48	; 0x30
 800148c:	4564      	cmp	r4, ip
 800148e:	bf08      	it	eq
 8001490:	f043 0301 	orreq.w	r3, r3, #1
 8001494:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001498:	428c      	cmp	r4, r1
 800149a:	bf08      	it	eq
 800149c:	f043 0301 	orreq.w	r3, r3, #1
 80014a0:	3130      	adds	r1, #48	; 0x30
 80014a2:	4564      	cmp	r4, ip
 80014a4:	bf08      	it	eq
 80014a6:	f043 0301 	orreq.w	r3, r3, #1
 80014aa:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80014ae:	428c      	cmp	r4, r1
 80014b0:	bf08      	it	eq
 80014b2:	f043 0301 	orreq.w	r3, r3, #1
 80014b6:	3130      	adds	r1, #48	; 0x30
 80014b8:	4564      	cmp	r4, ip
 80014ba:	bf08      	it	eq
 80014bc:	f043 0301 	orreq.w	r3, r3, #1
 80014c0:	428c      	cmp	r4, r1
 80014c2:	bf08      	it	eq
 80014c4:	f043 0301 	orreq.w	r3, r3, #1
 80014c8:	b91b      	cbnz	r3, 80014d2 <HAL_DMA_IRQHandler+0xb6>
 80014ca:	4b7d      	ldr	r3, [pc, #500]	; (80016c0 <HAL_DMA_IRQHandler+0x2a4>)
 80014cc:	429c      	cmp	r4, r3
 80014ce:	f040 821e 	bne.w	800190e <HAL_DMA_IRQHandler+0x4f2>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80014d2:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 80014d4:	2308      	movs	r3, #8
 80014d6:	f001 021f 	and.w	r2, r1, #31
 80014da:	4093      	lsls	r3, r2
 80014dc:	423b      	tst	r3, r7
 80014de:	f040 81fb 	bne.w	80018d8 <HAL_DMA_IRQHandler+0x4bc>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80014e2:	fa27 f302 	lsr.w	r3, r7, r2
 80014e6:	07dc      	lsls	r4, r3, #31
 80014e8:	d563      	bpl.n	80015b2 <HAL_DMA_IRQHandler+0x196>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80014ea:	6801      	ldr	r1, [r0, #0]
 80014ec:	4b71      	ldr	r3, [pc, #452]	; (80016b4 <HAL_DMA_IRQHandler+0x298>)
 80014ee:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 80016c8 <HAL_DMA_IRQHandler+0x2ac>
 80014f2:	4c74      	ldr	r4, [pc, #464]	; (80016c4 <HAL_DMA_IRQHandler+0x2a8>)
 80014f4:	4561      	cmp	r1, ip
 80014f6:	bf18      	it	ne
 80014f8:	4299      	cmpne	r1, r3
 80014fa:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80014fe:	bf0c      	ite	eq
 8001500:	2301      	moveq	r3, #1
 8001502:	2300      	movne	r3, #0
 8001504:	42a1      	cmp	r1, r4
 8001506:	bf08      	it	eq
 8001508:	f043 0301 	orreq.w	r3, r3, #1
 800150c:	3430      	adds	r4, #48	; 0x30
 800150e:	4561      	cmp	r1, ip
 8001510:	bf08      	it	eq
 8001512:	f043 0301 	orreq.w	r3, r3, #1
 8001516:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800151a:	42a1      	cmp	r1, r4
 800151c:	bf08      	it	eq
 800151e:	f043 0301 	orreq.w	r3, r3, #1
 8001522:	3430      	adds	r4, #48	; 0x30
 8001524:	4561      	cmp	r1, ip
 8001526:	bf08      	it	eq
 8001528:	f043 0301 	orreq.w	r3, r3, #1
 800152c:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001530:	42a1      	cmp	r1, r4
 8001532:	bf08      	it	eq
 8001534:	f043 0301 	orreq.w	r3, r3, #1
 8001538:	f504 745c 	add.w	r4, r4, #880	; 0x370
 800153c:	4561      	cmp	r1, ip
 800153e:	bf08      	it	eq
 8001540:	f043 0301 	orreq.w	r3, r3, #1
 8001544:	f50c 7c5c 	add.w	ip, ip, #880	; 0x370
 8001548:	42a1      	cmp	r1, r4
 800154a:	bf08      	it	eq
 800154c:	f043 0301 	orreq.w	r3, r3, #1
 8001550:	3430      	adds	r4, #48	; 0x30
 8001552:	4561      	cmp	r1, ip
 8001554:	bf08      	it	eq
 8001556:	f043 0301 	orreq.w	r3, r3, #1
 800155a:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800155e:	42a1      	cmp	r1, r4
 8001560:	bf08      	it	eq
 8001562:	f043 0301 	orreq.w	r3, r3, #1
 8001566:	3430      	adds	r4, #48	; 0x30
 8001568:	4561      	cmp	r1, ip
 800156a:	bf08      	it	eq
 800156c:	f043 0301 	orreq.w	r3, r3, #1
 8001570:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001574:	42a1      	cmp	r1, r4
 8001576:	bf08      	it	eq
 8001578:	f043 0301 	orreq.w	r3, r3, #1
 800157c:	3430      	adds	r4, #48	; 0x30
 800157e:	4561      	cmp	r1, ip
 8001580:	bf08      	it	eq
 8001582:	f043 0301 	orreq.w	r3, r3, #1
 8001586:	42a1      	cmp	r1, r4
 8001588:	bf08      	it	eq
 800158a:	f043 0301 	orreq.w	r3, r3, #1
 800158e:	b91b      	cbnz	r3, 8001598 <HAL_DMA_IRQHandler+0x17c>
 8001590:	4b4b      	ldr	r3, [pc, #300]	; (80016c0 <HAL_DMA_IRQHandler+0x2a4>)
 8001592:	4299      	cmp	r1, r3
 8001594:	f040 8285 	bne.w	8001aa2 <HAL_DMA_IRQHandler+0x686>
 8001598:	694b      	ldr	r3, [r1, #20]
 800159a:	0619      	lsls	r1, r3, #24
 800159c:	d509      	bpl.n	80015b2 <HAL_DMA_IRQHandler+0x196>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800159e:	2101      	movs	r1, #1
 80015a0:	4091      	lsls	r1, r2
 80015a2:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80015a4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80015a6:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 80015a8:	f043 0302 	orr.w	r3, r3, #2
 80015ac:	f001 021f 	and.w	r2, r1, #31
 80015b0:	6543      	str	r3, [r0, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80015b2:	2404      	movs	r4, #4
 80015b4:	4094      	lsls	r4, r2
 80015b6:	423c      	tst	r4, r7
 80015b8:	d067      	beq.n	800168a <HAL_DMA_IRQHandler+0x26e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80015ba:	6801      	ldr	r1, [r0, #0]
 80015bc:	4b3d      	ldr	r3, [pc, #244]	; (80016b4 <HAL_DMA_IRQHandler+0x298>)
 80015be:	f8df e108 	ldr.w	lr, [pc, #264]	; 80016c8 <HAL_DMA_IRQHandler+0x2ac>
 80015c2:	f8df c100 	ldr.w	ip, [pc, #256]	; 80016c4 <HAL_DMA_IRQHandler+0x2a8>
 80015c6:	4571      	cmp	r1, lr
 80015c8:	bf18      	it	ne
 80015ca:	4299      	cmpne	r1, r3
 80015cc:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80015d0:	bf0c      	ite	eq
 80015d2:	2301      	moveq	r3, #1
 80015d4:	2300      	movne	r3, #0
 80015d6:	4561      	cmp	r1, ip
 80015d8:	bf08      	it	eq
 80015da:	f043 0301 	orreq.w	r3, r3, #1
 80015de:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80015e2:	4571      	cmp	r1, lr
 80015e4:	bf08      	it	eq
 80015e6:	f043 0301 	orreq.w	r3, r3, #1
 80015ea:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80015ee:	4561      	cmp	r1, ip
 80015f0:	bf08      	it	eq
 80015f2:	f043 0301 	orreq.w	r3, r3, #1
 80015f6:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80015fa:	4571      	cmp	r1, lr
 80015fc:	bf08      	it	eq
 80015fe:	f043 0301 	orreq.w	r3, r3, #1
 8001602:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8001606:	4561      	cmp	r1, ip
 8001608:	bf08      	it	eq
 800160a:	f043 0301 	orreq.w	r3, r3, #1
 800160e:	f50c 7c5c 	add.w	ip, ip, #880	; 0x370
 8001612:	4571      	cmp	r1, lr
 8001614:	bf08      	it	eq
 8001616:	f043 0301 	orreq.w	r3, r3, #1
 800161a:	f50e 7e5c 	add.w	lr, lr, #880	; 0x370
 800161e:	4561      	cmp	r1, ip
 8001620:	bf08      	it	eq
 8001622:	f043 0301 	orreq.w	r3, r3, #1
 8001626:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800162a:	4571      	cmp	r1, lr
 800162c:	bf08      	it	eq
 800162e:	f043 0301 	orreq.w	r3, r3, #1
 8001632:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8001636:	4561      	cmp	r1, ip
 8001638:	bf08      	it	eq
 800163a:	f043 0301 	orreq.w	r3, r3, #1
 800163e:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001642:	4571      	cmp	r1, lr
 8001644:	bf08      	it	eq
 8001646:	f043 0301 	orreq.w	r3, r3, #1
 800164a:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 800164e:	4561      	cmp	r1, ip
 8001650:	bf08      	it	eq
 8001652:	f043 0301 	orreq.w	r3, r3, #1
 8001656:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800165a:	4571      	cmp	r1, lr
 800165c:	bf08      	it	eq
 800165e:	f043 0301 	orreq.w	r3, r3, #1
 8001662:	4561      	cmp	r1, ip
 8001664:	bf08      	it	eq
 8001666:	f043 0301 	orreq.w	r3, r3, #1
 800166a:	b91b      	cbnz	r3, 8001674 <HAL_DMA_IRQHandler+0x258>
 800166c:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <HAL_DMA_IRQHandler+0x2a4>)
 800166e:	4299      	cmp	r1, r3
 8001670:	f040 8215 	bne.w	8001a9e <HAL_DMA_IRQHandler+0x682>
 8001674:	680b      	ldr	r3, [r1, #0]
 8001676:	079b      	lsls	r3, r3, #30
 8001678:	d507      	bpl.n	800168a <HAL_DMA_IRQHandler+0x26e>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800167a:	60ac      	str	r4, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800167c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800167e:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8001680:	f043 0304 	orr.w	r3, r3, #4
 8001684:	f001 021f 	and.w	r2, r1, #31
 8001688:	6543      	str	r3, [r0, #84]	; 0x54
 800168a:	4604      	mov	r4, r0
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800168c:	2010      	movs	r0, #16
 800168e:	4090      	lsls	r0, r2
 8001690:	4238      	tst	r0, r7
 8001692:	f000 8086 	beq.w	80017a2 <HAL_DMA_IRQHandler+0x386>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001696:	6821      	ldr	r1, [r4, #0]
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <HAL_DMA_IRQHandler+0x298>)
 800169a:	f8df e02c 	ldr.w	lr, [pc, #44]	; 80016c8 <HAL_DMA_IRQHandler+0x2ac>
 800169e:	f8df c024 	ldr.w	ip, [pc, #36]	; 80016c4 <HAL_DMA_IRQHandler+0x2a8>
 80016a2:	4571      	cmp	r1, lr
 80016a4:	bf18      	it	ne
 80016a6:	4299      	cmpne	r1, r3
 80016a8:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80016ac:	bf08      	it	eq
 80016ae:	2301      	moveq	r3, #1
 80016b0:	e00c      	b.n	80016cc <HAL_DMA_IRQHandler+0x2b0>
 80016b2:	bf00      	nop
 80016b4:	40020010 	.word	0x40020010
 80016b8:	20000068 	.word	0x20000068
 80016bc:	40020070 	.word	0x40020070
 80016c0:	400204b8 	.word	0x400204b8
 80016c4:	40020040 	.word	0x40020040
 80016c8:	40020028 	.word	0x40020028
 80016cc:	bf18      	it	ne
 80016ce:	2300      	movne	r3, #0
 80016d0:	4561      	cmp	r1, ip
 80016d2:	bf08      	it	eq
 80016d4:	f043 0301 	orreq.w	r3, r3, #1
 80016d8:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80016dc:	4571      	cmp	r1, lr
 80016de:	bf08      	it	eq
 80016e0:	f043 0301 	orreq.w	r3, r3, #1
 80016e4:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 80016e8:	4561      	cmp	r1, ip
 80016ea:	bf08      	it	eq
 80016ec:	f043 0301 	orreq.w	r3, r3, #1
 80016f0:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80016f4:	4571      	cmp	r1, lr
 80016f6:	bf08      	it	eq
 80016f8:	f043 0301 	orreq.w	r3, r3, #1
 80016fc:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8001700:	4561      	cmp	r1, ip
 8001702:	bf08      	it	eq
 8001704:	f043 0301 	orreq.w	r3, r3, #1
 8001708:	f50c 7c5c 	add.w	ip, ip, #880	; 0x370
 800170c:	4571      	cmp	r1, lr
 800170e:	bf08      	it	eq
 8001710:	f043 0301 	orreq.w	r3, r3, #1
 8001714:	f50e 7e5c 	add.w	lr, lr, #880	; 0x370
 8001718:	4561      	cmp	r1, ip
 800171a:	bf08      	it	eq
 800171c:	f043 0301 	orreq.w	r3, r3, #1
 8001720:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001724:	4571      	cmp	r1, lr
 8001726:	bf08      	it	eq
 8001728:	f043 0301 	orreq.w	r3, r3, #1
 800172c:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8001730:	4561      	cmp	r1, ip
 8001732:	bf08      	it	eq
 8001734:	f043 0301 	orreq.w	r3, r3, #1
 8001738:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800173c:	4571      	cmp	r1, lr
 800173e:	bf08      	it	eq
 8001740:	f043 0301 	orreq.w	r3, r3, #1
 8001744:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8001748:	4561      	cmp	r1, ip
 800174a:	bf08      	it	eq
 800174c:	f043 0301 	orreq.w	r3, r3, #1
 8001750:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8001754:	4571      	cmp	r1, lr
 8001756:	bf08      	it	eq
 8001758:	f043 0301 	orreq.w	r3, r3, #1
 800175c:	4561      	cmp	r1, ip
 800175e:	bf08      	it	eq
 8001760:	f043 0301 	orreq.w	r3, r3, #1
 8001764:	b91b      	cbnz	r3, 800176e <HAL_DMA_IRQHandler+0x352>
 8001766:	4b9f      	ldr	r3, [pc, #636]	; (80019e4 <HAL_DMA_IRQHandler+0x5c8>)
 8001768:	4299      	cmp	r1, r3
 800176a:	f040 8194 	bne.w	8001a96 <HAL_DMA_IRQHandler+0x67a>
 800176e:	680b      	ldr	r3, [r1, #0]
 8001770:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001774:	b1ab      	cbz	r3, 80017a2 <HAL_DMA_IRQHandler+0x386>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001776:	60a8      	str	r0, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8001778:	6823      	ldr	r3, [r4, #0]
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	0350      	lsls	r0, r2, #13
 800177e:	f100 8102 	bmi.w	8001986 <HAL_DMA_IRQHandler+0x56a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	05d2      	lsls	r2, r2, #23
 8001786:	d403      	bmi.n	8001790 <HAL_DMA_IRQHandler+0x374>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	f022 0208 	bic.w	r2, r2, #8
 800178e:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8001790:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001792:	2b00      	cmp	r3, #0
 8001794:	f000 80ff 	beq.w	8001996 <HAL_DMA_IRQHandler+0x57a>
            hdma->XferHalfCpltCallback(hdma);
 8001798:	4620      	mov	r0, r4
 800179a:	4798      	blx	r3
 800179c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800179e:	f001 021f 	and.w	r2, r1, #31
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80017a2:	2120      	movs	r1, #32
 80017a4:	4091      	lsls	r1, r2
 80017a6:	4239      	tst	r1, r7
 80017a8:	d068      	beq.n	800187c <HAL_DMA_IRQHandler+0x460>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80017aa:	6822      	ldr	r2, [r4, #0]
 80017ac:	4b8e      	ldr	r3, [pc, #568]	; (80019e8 <HAL_DMA_IRQHandler+0x5cc>)
 80017ae:	4f8f      	ldr	r7, [pc, #572]	; (80019ec <HAL_DMA_IRQHandler+0x5d0>)
 80017b0:	488f      	ldr	r0, [pc, #572]	; (80019f0 <HAL_DMA_IRQHandler+0x5d4>)
 80017b2:	42ba      	cmp	r2, r7
 80017b4:	bf18      	it	ne
 80017b6:	429a      	cmpne	r2, r3
 80017b8:	f107 0730 	add.w	r7, r7, #48	; 0x30
 80017bc:	bf0c      	ite	eq
 80017be:	2301      	moveq	r3, #1
 80017c0:	2300      	movne	r3, #0
 80017c2:	4282      	cmp	r2, r0
 80017c4:	bf08      	it	eq
 80017c6:	f043 0301 	orreq.w	r3, r3, #1
 80017ca:	3030      	adds	r0, #48	; 0x30
 80017cc:	42ba      	cmp	r2, r7
 80017ce:	bf08      	it	eq
 80017d0:	f043 0301 	orreq.w	r3, r3, #1
 80017d4:	3730      	adds	r7, #48	; 0x30
 80017d6:	4282      	cmp	r2, r0
 80017d8:	bf08      	it	eq
 80017da:	f043 0301 	orreq.w	r3, r3, #1
 80017de:	3030      	adds	r0, #48	; 0x30
 80017e0:	42ba      	cmp	r2, r7
 80017e2:	bf08      	it	eq
 80017e4:	f043 0301 	orreq.w	r3, r3, #1
 80017e8:	3730      	adds	r7, #48	; 0x30
 80017ea:	4282      	cmp	r2, r0
 80017ec:	bf08      	it	eq
 80017ee:	f043 0301 	orreq.w	r3, r3, #1
 80017f2:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80017f6:	42ba      	cmp	r2, r7
 80017f8:	bf08      	it	eq
 80017fa:	f043 0301 	orreq.w	r3, r3, #1
 80017fe:	f507 775c 	add.w	r7, r7, #880	; 0x370
 8001802:	4282      	cmp	r2, r0
 8001804:	bf08      	it	eq
 8001806:	f043 0301 	orreq.w	r3, r3, #1
 800180a:	3030      	adds	r0, #48	; 0x30
 800180c:	42ba      	cmp	r2, r7
 800180e:	bf08      	it	eq
 8001810:	f043 0301 	orreq.w	r3, r3, #1
 8001814:	3730      	adds	r7, #48	; 0x30
 8001816:	4282      	cmp	r2, r0
 8001818:	bf08      	it	eq
 800181a:	f043 0301 	orreq.w	r3, r3, #1
 800181e:	3030      	adds	r0, #48	; 0x30
 8001820:	42ba      	cmp	r2, r7
 8001822:	bf08      	it	eq
 8001824:	f043 0301 	orreq.w	r3, r3, #1
 8001828:	3730      	adds	r7, #48	; 0x30
 800182a:	4282      	cmp	r2, r0
 800182c:	bf08      	it	eq
 800182e:	f043 0301 	orreq.w	r3, r3, #1
 8001832:	3030      	adds	r0, #48	; 0x30
 8001834:	42ba      	cmp	r2, r7
 8001836:	bf08      	it	eq
 8001838:	f043 0301 	orreq.w	r3, r3, #1
 800183c:	4282      	cmp	r2, r0
 800183e:	bf08      	it	eq
 8001840:	f043 0301 	orreq.w	r3, r3, #1
 8001844:	b91b      	cbnz	r3, 800184e <HAL_DMA_IRQHandler+0x432>
 8001846:	4b67      	ldr	r3, [pc, #412]	; (80019e4 <HAL_DMA_IRQHandler+0x5c8>)
 8001848:	429a      	cmp	r2, r3
 800184a:	f040 812c 	bne.w	8001aa6 <HAL_DMA_IRQHandler+0x68a>
 800184e:	6813      	ldr	r3, [r2, #0]
 8001850:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001854:	b193      	cbz	r3, 800187c <HAL_DMA_IRQHandler+0x460>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001856:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8001858:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800185c:	2b04      	cmp	r3, #4
 800185e:	f000 809e 	beq.w	800199e <HAL_DMA_IRQHandler+0x582>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8001862:	6823      	ldr	r3, [r4, #0]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	0357      	lsls	r7, r2, #13
 8001868:	f140 80ce 	bpl.w	8001a08 <HAL_DMA_IRQHandler+0x5ec>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	031d      	lsls	r5, r3, #12
 8001870:	f140 80d9 	bpl.w	8001a26 <HAL_DMA_IRQHandler+0x60a>
          if(hdma->XferCpltCallback != NULL)
 8001874:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001876:	b10b      	cbz	r3, 800187c <HAL_DMA_IRQHandler+0x460>
            hdma->XferCpltCallback(hdma);
 8001878:	4620      	mov	r0, r4
 800187a:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800187c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800187e:	2b00      	cmp	r3, #0
 8001880:	d07f      	beq.n	8001982 <HAL_DMA_IRQHandler+0x566>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8001882:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001884:	07d8      	lsls	r0, r3, #31
 8001886:	d51f      	bpl.n	80018c8 <HAL_DMA_IRQHandler+0x4ac>
        __HAL_DMA_DISABLE(hdma);
 8001888:	6822      	ldr	r2, [r4, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 800188a:	2004      	movs	r0, #4
 800188c:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8001890:	6813      	ldr	r3, [r2, #0]
 8001892:	f023 0301 	bic.w	r3, r3, #1
 8001896:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001898:	4b56      	ldr	r3, [pc, #344]	; (80019f4 <HAL_DMA_IRQHandler+0x5d8>)
 800189a:	6822      	ldr	r2, [r4, #0]
 800189c:	fba3 3606 	umull	r3, r6, r3, r6
 80018a0:	0ab6      	lsrs	r6, r6, #10
 80018a2:	e002      	b.n	80018aa <HAL_DMA_IRQHandler+0x48e>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80018a4:	6813      	ldr	r3, [r2, #0]
 80018a6:	07d9      	lsls	r1, r3, #31
 80018a8:	d504      	bpl.n	80018b4 <HAL_DMA_IRQHandler+0x498>
          if (++count > timeout)
 80018aa:	9b01      	ldr	r3, [sp, #4]
 80018ac:	3301      	adds	r3, #1
 80018ae:	42b3      	cmp	r3, r6
 80018b0:	9301      	str	r3, [sp, #4]
 80018b2:	d9f7      	bls.n	80018a4 <HAL_DMA_IRQHandler+0x488>
        __HAL_UNLOCK(hdma);
 80018b4:	2300      	movs	r3, #0
 80018b6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80018ba:	6813      	ldr	r3, [r2, #0]
 80018bc:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 80018be:	bf4c      	ite	mi
 80018c0:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80018c2:	2301      	movpl	r3, #1
 80018c4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      if(hdma->XferErrorCallback != NULL)
 80018c8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d059      	beq.n	8001982 <HAL_DMA_IRQHandler+0x566>
        hdma->XferErrorCallback(hdma);
 80018ce:	4620      	mov	r0, r4
}
 80018d0:	b003      	add	sp, #12
 80018d2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hdma->XferErrorCallback(hdma);
 80018d6:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80018d8:	6823      	ldr	r3, [r4, #0]
 80018da:	075b      	lsls	r3, r3, #29
 80018dc:	f57f ae01 	bpl.w	80014e2 <HAL_DMA_IRQHandler+0xc6>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80018e0:	6822      	ldr	r2, [r4, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80018e2:	2308      	movs	r3, #8
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80018e4:	f022 0204 	bic.w	r2, r2, #4
 80018e8:	6022      	str	r2, [r4, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80018ea:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80018ec:	f002 021f 	and.w	r2, r2, #31
 80018f0:	4093      	lsls	r3, r2
 80018f2:	60ab      	str	r3, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80018f4:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80018f6:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	f001 021f 	and.w	r2, r1, #31
 8001900:	6543      	str	r3, [r0, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001902:	fa27 f302 	lsr.w	r3, r7, r2
 8001906:	07dc      	lsls	r4, r3, #31
 8001908:	f57f ae53 	bpl.w	80015b2 <HAL_DMA_IRQHandler+0x196>
 800190c:	e5ed      	b.n	80014ea <HAL_DMA_IRQHandler+0xce>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800190e:	4b3a      	ldr	r3, [pc, #232]	; (80019f8 <HAL_DMA_IRQHandler+0x5dc>)
 8001910:	4e3a      	ldr	r6, [pc, #232]	; (80019fc <HAL_DMA_IRQHandler+0x5e0>)
 8001912:	493b      	ldr	r1, [pc, #236]	; (8001a00 <HAL_DMA_IRQHandler+0x5e4>)
 8001914:	42b4      	cmp	r4, r6
 8001916:	bf18      	it	ne
 8001918:	429c      	cmpne	r4, r3
 800191a:	f106 0628 	add.w	r6, r6, #40	; 0x28
 800191e:	bf0c      	ite	eq
 8001920:	2301      	moveq	r3, #1
 8001922:	2300      	movne	r3, #0
 8001924:	428c      	cmp	r4, r1
 8001926:	bf08      	it	eq
 8001928:	f043 0301 	orreq.w	r3, r3, #1
 800192c:	3128      	adds	r1, #40	; 0x28
 800192e:	42b4      	cmp	r4, r6
 8001930:	bf08      	it	eq
 8001932:	f043 0301 	orreq.w	r3, r3, #1
 8001936:	3628      	adds	r6, #40	; 0x28
 8001938:	428c      	cmp	r4, r1
 800193a:	bf08      	it	eq
 800193c:	f043 0301 	orreq.w	r3, r3, #1
 8001940:	3128      	adds	r1, #40	; 0x28
 8001942:	42b4      	cmp	r4, r6
 8001944:	bf08      	it	eq
 8001946:	f043 0301 	orreq.w	r3, r3, #1
 800194a:	428c      	cmp	r4, r1
 800194c:	bf08      	it	eq
 800194e:	f043 0301 	orreq.w	r3, r3, #1
 8001952:	b913      	cbnz	r3, 800195a <HAL_DMA_IRQHandler+0x53e>
 8001954:	4b2b      	ldr	r3, [pc, #172]	; (8001a04 <HAL_DMA_IRQHandler+0x5e8>)
 8001956:	429c      	cmp	r4, r3
 8001958:	d113      	bne.n	8001982 <HAL_DMA_IRQHandler+0x566>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800195a:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 800195c:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800195e:	6823      	ldr	r3, [r4, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8001960:	f001 011f 	and.w	r1, r1, #31
 8001964:	408e      	lsls	r6, r1
 8001966:	4216      	tst	r6, r2
 8001968:	d066      	beq.n	8001a38 <HAL_DMA_IRQHandler+0x61c>
 800196a:	075f      	lsls	r7, r3, #29
 800196c:	d564      	bpl.n	8001a38 <HAL_DMA_IRQHandler+0x61c>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800196e:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8001970:	606e      	str	r6, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001972:	f140 809c 	bpl.w	8001aae <HAL_DMA_IRQHandler+0x692>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8001976:	03da      	lsls	r2, r3, #15
 8001978:	f100 80f1 	bmi.w	8001b5e <HAL_DMA_IRQHandler+0x742>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800197c:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1a6      	bne.n	80018d0 <HAL_DMA_IRQHandler+0x4b4>
}
 8001982:	b003      	add	sp, #12
 8001984:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	0319      	lsls	r1, r3, #12
 800198a:	f57f af01 	bpl.w	8001790 <HAL_DMA_IRQHandler+0x374>
            if(hdma->XferM1HalfCpltCallback != NULL)
 800198e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001990:	2b00      	cmp	r3, #0
 8001992:	f47f af01 	bne.w	8001798 <HAL_DMA_IRQHandler+0x37c>
 8001996:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001998:	f002 021f 	and.w	r2, r2, #31
 800199c:	e701      	b.n	80017a2 <HAL_DMA_IRQHandler+0x386>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800199e:	6822      	ldr	r2, [r4, #0]
 80019a0:	6813      	ldr	r3, [r2, #0]
 80019a2:	f023 0316 	bic.w	r3, r3, #22
 80019a6:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80019a8:	6822      	ldr	r2, [r4, #0]
 80019aa:	6953      	ldr	r3, [r2, #20]
 80019ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80019b0:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d03b      	beq.n	8001a30 <HAL_DMA_IRQHandler+0x614>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80019b8:	6822      	ldr	r2, [r4, #0]
 80019ba:	6813      	ldr	r3, [r2, #0]
 80019bc:	f023 0308 	bic.w	r3, r3, #8
 80019c0:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80019c2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80019c4:	233f      	movs	r3, #63	; 0x3f
          __HAL_UNLOCK(hdma);
 80019c6:	2000      	movs	r0, #0
          hdma->State = HAL_DMA_STATE_READY;
 80019c8:	2101      	movs	r1, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80019ca:	f002 021f 	and.w	r2, r2, #31
 80019ce:	4093      	lsls	r3, r2
 80019d0:	60ab      	str	r3, [r5, #8]
          if(hdma->XferAbortCallback != NULL)
 80019d2:	6d23      	ldr	r3, [r4, #80]	; 0x50
          __HAL_UNLOCK(hdma);
 80019d4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 80019d8:	f884 1035 	strb.w	r1, [r4, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 80019dc:	2b00      	cmp	r3, #0
 80019de:	f47f af76 	bne.w	80018ce <HAL_DMA_IRQHandler+0x4b2>
 80019e2:	e7ce      	b.n	8001982 <HAL_DMA_IRQHandler+0x566>
 80019e4:	400204b8 	.word	0x400204b8
 80019e8:	40020010 	.word	0x40020010
 80019ec:	40020028 	.word	0x40020028
 80019f0:	40020040 	.word	0x40020040
 80019f4:	1b4e81b5 	.word	0x1b4e81b5
 80019f8:	58025408 	.word	0x58025408
 80019fc:	5802541c 	.word	0x5802541c
 8001a00:	58025430 	.word	0x58025430
 8001a04:	58025494 	.word	0x58025494
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8001a08:	681a      	ldr	r2, [r3, #0]
 8001a0a:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001a0e:	f47f af31 	bne.w	8001874 <HAL_DMA_IRQHandler+0x458>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8001a12:	6819      	ldr	r1, [r3, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8001a14:	2001      	movs	r0, #1
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8001a16:	f021 0110 	bic.w	r1, r1, #16
 8001a1a:	6019      	str	r1, [r3, #0]
            __HAL_UNLOCK(hdma);
 8001a1c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8001a20:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8001a24:	e726      	b.n	8001874 <HAL_DMA_IRQHandler+0x458>
            if(hdma->XferM1CpltCallback != NULL)
 8001a26:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	f47f af25 	bne.w	8001878 <HAL_DMA_IRQHandler+0x45c>
 8001a2e:	e725      	b.n	800187c <HAL_DMA_IRQHandler+0x460>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a30:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1c0      	bne.n	80019b8 <HAL_DMA_IRQHandler+0x59c>
 8001a36:	e7c4      	b.n	80019c2 <HAL_DMA_IRQHandler+0x5a6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8001a38:	2602      	movs	r6, #2
 8001a3a:	408e      	lsls	r6, r1
 8001a3c:	4216      	tst	r6, r2
 8001a3e:	d00d      	beq.n	8001a5c <HAL_DMA_IRQHandler+0x640>
 8001a40:	079f      	lsls	r7, r3, #30
 8001a42:	d50b      	bpl.n	8001a5c <HAL_DMA_IRQHandler+0x640>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001a44:	041c      	lsls	r4, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8001a46:	606e      	str	r6, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8001a48:	f140 808e 	bpl.w	8001b68 <HAL_DMA_IRQHandler+0x74c>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8001a4c:	03d9      	lsls	r1, r3, #15
 8001a4e:	f100 80e9 	bmi.w	8001c24 <HAL_DMA_IRQHandler+0x808>
          if(hdma->XferM1CpltCallback != NULL)
 8001a52:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	f47f af3b 	bne.w	80018d0 <HAL_DMA_IRQHandler+0x4b4>
 8001a5a:	e792      	b.n	8001982 <HAL_DMA_IRQHandler+0x566>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8001a5c:	2608      	movs	r6, #8
 8001a5e:	fa06 f101 	lsl.w	r1, r6, r1
 8001a62:	4211      	tst	r1, r2
 8001a64:	d08d      	beq.n	8001982 <HAL_DMA_IRQHandler+0x566>
 8001a66:	071b      	lsls	r3, r3, #28
 8001a68:	d58b      	bpl.n	8001982 <HAL_DMA_IRQHandler+0x566>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a6a:	6823      	ldr	r3, [r4, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8001a6c:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8001a6e:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a70:	f023 030e 	bic.w	r3, r3, #14
 8001a74:	6023      	str	r3, [r4, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8001a76:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8001a78:	f003 031f 	and.w	r3, r3, #31
 8001a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a80:	606b      	str	r3, [r5, #4]
      if (hdma->XferErrorCallback != NULL)
 8001a82:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a84:	6542      	str	r2, [r0, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 8001a86:	f880 1034 	strb.w	r1, [r0, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001a8a:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f47f af1e 	bne.w	80018d0 <HAL_DMA_IRQHandler+0x4b4>
 8001a94:	e775      	b.n	8001982 <HAL_DMA_IRQHandler+0x566>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8001a96:	680b      	ldr	r3, [r1, #0]
 8001a98:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001a9c:	e66a      	b.n	8001774 <HAL_DMA_IRQHandler+0x358>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8001a9e:	680b      	ldr	r3, [r1, #0]
 8001aa0:	e5f3      	b.n	800168a <HAL_DMA_IRQHandler+0x26e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001aa2:	680b      	ldr	r3, [r1, #0]
 8001aa4:	e585      	b.n	80015b2 <HAL_DMA_IRQHandler+0x196>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8001aa6:	6813      	ldr	r3, [r2, #0]
 8001aa8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001aac:	e6d2      	b.n	8001854 <HAL_DMA_IRQHandler+0x438>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8001aae:	069b      	lsls	r3, r3, #26
 8001ab0:	d455      	bmi.n	8001b5e <HAL_DMA_IRQHandler+0x742>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ab2:	6802      	ldr	r2, [r0, #0]
 8001ab4:	4b63      	ldr	r3, [pc, #396]	; (8001c44 <HAL_DMA_IRQHandler+0x828>)
 8001ab6:	4c64      	ldr	r4, [pc, #400]	; (8001c48 <HAL_DMA_IRQHandler+0x82c>)
 8001ab8:	4964      	ldr	r1, [pc, #400]	; (8001c4c <HAL_DMA_IRQHandler+0x830>)
 8001aba:	42a2      	cmp	r2, r4
 8001abc:	bf18      	it	ne
 8001abe:	429a      	cmpne	r2, r3
 8001ac0:	4d63      	ldr	r5, [pc, #396]	; (8001c50 <HAL_DMA_IRQHandler+0x834>)
 8001ac2:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8001ac6:	bf0c      	ite	eq
 8001ac8:	2301      	moveq	r3, #1
 8001aca:	2300      	movne	r3, #0
 8001acc:	428a      	cmp	r2, r1
 8001ace:	bf08      	it	eq
 8001ad0:	f043 0301 	orreq.w	r3, r3, #1
 8001ad4:	3148      	adds	r1, #72	; 0x48
 8001ad6:	42aa      	cmp	r2, r5
 8001ad8:	bf08      	it	eq
 8001ada:	f043 0301 	orreq.w	r3, r3, #1
 8001ade:	3548      	adds	r5, #72	; 0x48
 8001ae0:	42a2      	cmp	r2, r4
 8001ae2:	bf08      	it	eq
 8001ae4:	f043 0301 	orreq.w	r3, r3, #1
 8001ae8:	3448      	adds	r4, #72	; 0x48
 8001aea:	428a      	cmp	r2, r1
 8001aec:	bf08      	it	eq
 8001aee:	f043 0301 	orreq.w	r3, r3, #1
 8001af2:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8001af6:	42aa      	cmp	r2, r5
 8001af8:	bf08      	it	eq
 8001afa:	f043 0301 	orreq.w	r3, r3, #1
 8001afe:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8001b02:	42a2      	cmp	r2, r4
 8001b04:	bf08      	it	eq
 8001b06:	f043 0301 	orreq.w	r3, r3, #1
 8001b0a:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8001b0e:	428a      	cmp	r2, r1
 8001b10:	bf08      	it	eq
 8001b12:	f043 0301 	orreq.w	r3, r3, #1
 8001b16:	3148      	adds	r1, #72	; 0x48
 8001b18:	42aa      	cmp	r2, r5
 8001b1a:	bf08      	it	eq
 8001b1c:	f043 0301 	orreq.w	r3, r3, #1
 8001b20:	3548      	adds	r5, #72	; 0x48
 8001b22:	42a2      	cmp	r2, r4
 8001b24:	bf08      	it	eq
 8001b26:	f043 0301 	orreq.w	r3, r3, #1
 8001b2a:	3448      	adds	r4, #72	; 0x48
 8001b2c:	428a      	cmp	r2, r1
 8001b2e:	bf08      	it	eq
 8001b30:	f043 0301 	orreq.w	r3, r3, #1
 8001b34:	3148      	adds	r1, #72	; 0x48
 8001b36:	42aa      	cmp	r2, r5
 8001b38:	bf08      	it	eq
 8001b3a:	f043 0301 	orreq.w	r3, r3, #1
 8001b3e:	42a2      	cmp	r2, r4
 8001b40:	bf08      	it	eq
 8001b42:	f043 0301 	orreq.w	r3, r3, #1
 8001b46:	428a      	cmp	r2, r1
 8001b48:	bf08      	it	eq
 8001b4a:	f043 0301 	orreq.w	r3, r3, #1
 8001b4e:	b913      	cbnz	r3, 8001b56 <HAL_DMA_IRQHandler+0x73a>
 8001b50:	4b40      	ldr	r3, [pc, #256]	; (8001c54 <HAL_DMA_IRQHandler+0x838>)
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d16b      	bne.n	8001c2e <HAL_DMA_IRQHandler+0x812>
 8001b56:	6813      	ldr	r3, [r2, #0]
 8001b58:	f023 0308 	bic.w	r3, r3, #8
 8001b5c:	6013      	str	r3, [r2, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8001b5e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	f47f aeb5 	bne.w	80018d0 <HAL_DMA_IRQHandler+0x4b4>
 8001b66:	e70c      	b.n	8001982 <HAL_DMA_IRQHandler+0x566>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8001b68:	069a      	lsls	r2, r3, #26
 8001b6a:	d45b      	bmi.n	8001c24 <HAL_DMA_IRQHandler+0x808>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001b6c:	6802      	ldr	r2, [r0, #0]
 8001b6e:	4b35      	ldr	r3, [pc, #212]	; (8001c44 <HAL_DMA_IRQHandler+0x828>)
 8001b70:	4c35      	ldr	r4, [pc, #212]	; (8001c48 <HAL_DMA_IRQHandler+0x82c>)
 8001b72:	4936      	ldr	r1, [pc, #216]	; (8001c4c <HAL_DMA_IRQHandler+0x830>)
 8001b74:	42a2      	cmp	r2, r4
 8001b76:	bf18      	it	ne
 8001b78:	429a      	cmpne	r2, r3
 8001b7a:	4d35      	ldr	r5, [pc, #212]	; (8001c50 <HAL_DMA_IRQHandler+0x834>)
 8001b7c:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8001b80:	bf0c      	ite	eq
 8001b82:	2301      	moveq	r3, #1
 8001b84:	2300      	movne	r3, #0
 8001b86:	428a      	cmp	r2, r1
 8001b88:	bf08      	it	eq
 8001b8a:	f043 0301 	orreq.w	r3, r3, #1
 8001b8e:	3148      	adds	r1, #72	; 0x48
 8001b90:	42aa      	cmp	r2, r5
 8001b92:	bf08      	it	eq
 8001b94:	f043 0301 	orreq.w	r3, r3, #1
 8001b98:	3548      	adds	r5, #72	; 0x48
 8001b9a:	42a2      	cmp	r2, r4
 8001b9c:	bf08      	it	eq
 8001b9e:	f043 0301 	orreq.w	r3, r3, #1
 8001ba2:	3448      	adds	r4, #72	; 0x48
 8001ba4:	428a      	cmp	r2, r1
 8001ba6:	bf08      	it	eq
 8001ba8:	f043 0301 	orreq.w	r3, r3, #1
 8001bac:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8001bb0:	42aa      	cmp	r2, r5
 8001bb2:	bf08      	it	eq
 8001bb4:	f043 0301 	orreq.w	r3, r3, #1
 8001bb8:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8001bbc:	42a2      	cmp	r2, r4
 8001bbe:	bf08      	it	eq
 8001bc0:	f043 0301 	orreq.w	r3, r3, #1
 8001bc4:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8001bc8:	428a      	cmp	r2, r1
 8001bca:	bf08      	it	eq
 8001bcc:	f043 0301 	orreq.w	r3, r3, #1
 8001bd0:	3148      	adds	r1, #72	; 0x48
 8001bd2:	42aa      	cmp	r2, r5
 8001bd4:	bf08      	it	eq
 8001bd6:	f043 0301 	orreq.w	r3, r3, #1
 8001bda:	3548      	adds	r5, #72	; 0x48
 8001bdc:	42a2      	cmp	r2, r4
 8001bde:	bf08      	it	eq
 8001be0:	f043 0301 	orreq.w	r3, r3, #1
 8001be4:	3448      	adds	r4, #72	; 0x48
 8001be6:	428a      	cmp	r2, r1
 8001be8:	bf08      	it	eq
 8001bea:	f043 0301 	orreq.w	r3, r3, #1
 8001bee:	3148      	adds	r1, #72	; 0x48
 8001bf0:	42aa      	cmp	r2, r5
 8001bf2:	bf08      	it	eq
 8001bf4:	f043 0301 	orreq.w	r3, r3, #1
 8001bf8:	42a2      	cmp	r2, r4
 8001bfa:	bf08      	it	eq
 8001bfc:	f043 0301 	orreq.w	r3, r3, #1
 8001c00:	428a      	cmp	r2, r1
 8001c02:	bf08      	it	eq
 8001c04:	f043 0301 	orreq.w	r3, r3, #1
 8001c08:	b913      	cbnz	r3, 8001c10 <HAL_DMA_IRQHandler+0x7f4>
 8001c0a:	4b12      	ldr	r3, [pc, #72]	; (8001c54 <HAL_DMA_IRQHandler+0x838>)
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d113      	bne.n	8001c38 <HAL_DMA_IRQHandler+0x81c>
 8001c10:	6813      	ldr	r3, [r2, #0]
 8001c12:	f023 0314 	bic.w	r3, r3, #20
 8001c16:	6013      	str	r3, [r2, #0]
          __HAL_UNLOCK(hdma);
 8001c18:	2200      	movs	r2, #0
          hdma->State = HAL_DMA_STATE_READY;
 8001c1a:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001c1c:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001c20:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001c24:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f47f ae52 	bne.w	80018d0 <HAL_DMA_IRQHandler+0x4b4>
 8001c2c:	e6a9      	b.n	8001982 <HAL_DMA_IRQHandler+0x566>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c2e:	6813      	ldr	r3, [r2, #0]
 8001c30:	f023 0304 	bic.w	r3, r3, #4
 8001c34:	6013      	str	r3, [r2, #0]
 8001c36:	e792      	b.n	8001b5e <HAL_DMA_IRQHandler+0x742>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001c38:	6813      	ldr	r3, [r2, #0]
 8001c3a:	f023 030a 	bic.w	r3, r3, #10
 8001c3e:	6013      	str	r3, [r2, #0]
 8001c40:	e7ea      	b.n	8001c18 <HAL_DMA_IRQHandler+0x7fc>
 8001c42:	bf00      	nop
 8001c44:	40020010 	.word	0x40020010
 8001c48:	40020028 	.word	0x40020028
 8001c4c:	40020040 	.word	0x40020040
 8001c50:	40020058 	.word	0x40020058
 8001c54:	400204b8 	.word	0x400204b8

08001c58 <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8001c58:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8001c5a:	4770      	bx	lr

08001c5c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001c5c:	680b      	ldr	r3, [r1, #0]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	f000 80e8 	beq.w	8001e34 <HAL_GPIO_Init+0x1d8>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c64:	f8df c224 	ldr.w	ip, [pc, #548]	; 8001e8c <HAL_GPIO_Init+0x230>
{
 8001c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 8001c6c:	2500      	movs	r5, #0
{
 8001c6e:	b083      	sub	sp, #12
 8001c70:	f8df e21c 	ldr.w	lr, [pc, #540]	; 8001e90 <HAL_GPIO_Init+0x234>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001c74:	4f7f      	ldr	r7, [pc, #508]	; (8001e74 <HAL_GPIO_Init+0x218>)
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001c76:	2201      	movs	r2, #1
 8001c78:	40aa      	lsls	r2, r5
    if (iocurrent != 0x00U)
 8001c7a:	ea12 0603 	ands.w	r6, r2, r3
 8001c7e:	f000 80bf 	beq.w	8001e00 <HAL_GPIO_Init+0x1a4>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c82:	684b      	ldr	r3, [r1, #4]
 8001c84:	ea4f 0845 	mov.w	r8, r5, lsl #1
 8001c88:	2403      	movs	r4, #3
 8001c8a:	f023 0910 	bic.w	r9, r3, #16
 8001c8e:	fa04 f408 	lsl.w	r4, r4, r8
 8001c92:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8001c96:	43e4      	mvns	r4, r4
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c98:	f1b9 0f01 	cmp.w	r9, #1
 8001c9c:	d814      	bhi.n	8001cc8 <HAL_GPIO_Init+0x6c>
        temp = GPIOx->OSPEEDR;
 8001c9e:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001ca0:	ea03 0904 	and.w	r9, r3, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ca4:	68cb      	ldr	r3, [r1, #12]
 8001ca6:	fa03 f308 	lsl.w	r3, r3, r8
 8001caa:	ea43 0309 	orr.w	r3, r3, r9
        GPIOx->OSPEEDR = temp;
 8001cae:	6083      	str	r3, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001cb0:	684b      	ldr	r3, [r1, #4]
        temp = GPIOx->OTYPER;
 8001cb2:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001cb6:	f3c3 1300 	ubfx	r3, r3, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cba:	ea29 0902 	bic.w	r9, r9, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001cbe:	fa03 f205 	lsl.w	r2, r3, r5
 8001cc2:	ea42 0209 	orr.w	r2, r2, r9
        GPIOx->OTYPER = temp;
 8001cc6:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8001cc8:	68c2      	ldr	r2, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cca:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ccc:	4022      	ands	r2, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cce:	fa03 f308 	lsl.w	r3, r3, r8
 8001cd2:	4313      	orrs	r3, r2
      GPIOx->PUPDR = temp;
 8001cd4:	60c3      	str	r3, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cd6:	684b      	ldr	r3, [r1, #4]
 8001cd8:	f023 0210 	bic.w	r2, r3, #16
 8001cdc:	2a02      	cmp	r2, #2
 8001cde:	d115      	bne.n	8001d0c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3U];
 8001ce0:	08ea      	lsrs	r2, r5, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001ce2:	f005 0907 	and.w	r9, r5, #7
 8001ce6:	f04f 0b0f 	mov.w	fp, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001cea:	690b      	ldr	r3, [r1, #16]
 8001cec:	eb00 0282 	add.w	r2, r0, r2, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001cf0:	ea4f 0989 	mov.w	r9, r9, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 8001cf4:	f8d2 a020 	ldr.w	sl, [r2, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001cf8:	fa0b fb09 	lsl.w	fp, fp, r9
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001cfc:	fa03 f309 	lsl.w	r3, r3, r9
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001d00:	ea2a 0a0b 	bic.w	sl, sl, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001d04:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3U] = temp;
 8001d08:	6213      	str	r3, [r2, #32]
 8001d0a:	684b      	ldr	r3, [r1, #4]
      temp = GPIOx->MODER;
 8001d0c:	6802      	ldr	r2, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d0e:	f003 0303 	and.w	r3, r3, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001d12:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d14:	fa03 f308 	lsl.w	r3, r3, r8
 8001d18:	4323      	orrs	r3, r4
      GPIOx->MODER = temp;
 8001d1a:	6003      	str	r3, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d1c:	684b      	ldr	r3, [r1, #4]
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	d56d      	bpl.n	8001dfe <HAL_GPIO_Init+0x1a2>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d22:	f8dc 40f4 	ldr.w	r4, [ip, #244]	; 0xf4
 8001d26:	f025 0903 	bic.w	r9, r5, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d2a:	f005 0303 	and.w	r3, r5, #3
 8001d2e:	220f      	movs	r2, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d30:	f044 0802 	orr.w	r8, r4, #2
 8001d34:	eb09 040e 	add.w	r4, r9, lr
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d38:	ea4f 0983 	mov.w	r9, r3, lsl #2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d3c:	4b4e      	ldr	r3, [pc, #312]	; (8001e78 <HAL_GPIO_Init+0x21c>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d3e:	f8cc 80f4 	str.w	r8, [ip, #244]	; 0xf4
 8001d42:	f8dc 80f4 	ldr.w	r8, [ip, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d46:	fa02 f209 	lsl.w	r2, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d4a:	4298      	cmp	r0, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d4c:	f008 0802 	and.w	r8, r8, #2
 8001d50:	f8cd 8004 	str.w	r8, [sp, #4]
 8001d54:	f8dd 8004 	ldr.w	r8, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001d58:	f8d4 8008 	ldr.w	r8, [r4, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d5c:	ea28 0202 	bic.w	r2, r8, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d60:	d026      	beq.n	8001db0 <HAL_GPIO_Init+0x154>
 8001d62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d66:	4298      	cmp	r0, r3
 8001d68:	d058      	beq.n	8001e1c <HAL_GPIO_Init+0x1c0>
 8001d6a:	4b44      	ldr	r3, [pc, #272]	; (8001e7c <HAL_GPIO_Init+0x220>)
 8001d6c:	4298      	cmp	r0, r3
 8001d6e:	d04f      	beq.n	8001e10 <HAL_GPIO_Init+0x1b4>
 8001d70:	4b43      	ldr	r3, [pc, #268]	; (8001e80 <HAL_GPIO_Init+0x224>)
 8001d72:	4298      	cmp	r0, r3
 8001d74:	d05f      	beq.n	8001e36 <HAL_GPIO_Init+0x1da>
 8001d76:	4b43      	ldr	r3, [pc, #268]	; (8001e84 <HAL_GPIO_Init+0x228>)
 8001d78:	4298      	cmp	r0, r3
 8001d7a:	d062      	beq.n	8001e42 <HAL_GPIO_Init+0x1e6>
 8001d7c:	4b42      	ldr	r3, [pc, #264]	; (8001e88 <HAL_GPIO_Init+0x22c>)
 8001d7e:	4298      	cmp	r0, r3
 8001d80:	d052      	beq.n	8001e28 <HAL_GPIO_Init+0x1cc>
 8001d82:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8001e94 <HAL_GPIO_Init+0x238>
 8001d86:	4540      	cmp	r0, r8
 8001d88:	d061      	beq.n	8001e4e <HAL_GPIO_Init+0x1f2>
 8001d8a:	f8df 810c 	ldr.w	r8, [pc, #268]	; 8001e98 <HAL_GPIO_Init+0x23c>
 8001d8e:	4540      	cmp	r0, r8
 8001d90:	d063      	beq.n	8001e5a <HAL_GPIO_Init+0x1fe>
 8001d92:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8001e9c <HAL_GPIO_Init+0x240>
 8001d96:	4540      	cmp	r0, r8
 8001d98:	d065      	beq.n	8001e66 <HAL_GPIO_Init+0x20a>
 8001d9a:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8001ea0 <HAL_GPIO_Init+0x244>
 8001d9e:	4540      	cmp	r0, r8
 8001da0:	bf0c      	ite	eq
 8001da2:	f04f 0809 	moveq.w	r8, #9
 8001da6:	f04f 080a 	movne.w	r8, #10
 8001daa:	fa08 f309 	lsl.w	r3, r8, r9
 8001dae:	431a      	orrs	r2, r3
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001db0:	60a2      	str	r2, [r4, #8]
        temp &= ~(iocurrent);
 8001db2:	43f2      	mvns	r2, r6
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db4:	684c      	ldr	r4, [r1, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8001db6:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp = EXTI_CurrentCPU->IMR1;
 8001dba:	683b      	ldr	r3, [r7, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001dbc:	03e4      	lsls	r4, r4, #15
          temp |= iocurrent;
 8001dbe:	bf4c      	ite	mi
 8001dc0:	4333      	orrmi	r3, r6
        temp &= ~(iocurrent);
 8001dc2:	4013      	andpl	r3, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8001dc4:	603b      	str	r3, [r7, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dc6:	684c      	ldr	r4, [r1, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8001dc8:	687b      	ldr	r3, [r7, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dca:	03a4      	lsls	r4, r4, #14
          temp |= iocurrent;
 8001dcc:	bf4c      	ite	mi
 8001dce:	4333      	orrmi	r3, r6
        temp &= ~(iocurrent);
 8001dd0:	4013      	andpl	r3, r2
        EXTI_CurrentCPU->EMR1 = temp;
 8001dd2:	607b      	str	r3, [r7, #4]
        temp = EXTI->RTSR1;
 8001dd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001dd8:	684c      	ldr	r4, [r1, #4]
        temp = EXTI->RTSR1;
 8001dda:	681b      	ldr	r3, [r3, #0]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ddc:	02e4      	lsls	r4, r4, #11
          temp |= iocurrent;
 8001dde:	bf4c      	ite	mi
 8001de0:	4333      	orrmi	r3, r6
        temp &= ~(iocurrent);
 8001de2:	4013      	andpl	r3, r2
        EXTI->RTSR1 = temp;
 8001de4:	f8c8 3000 	str.w	r3, [r8]

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001de8:	684c      	ldr	r4, [r1, #4]
        temp = EXTI->FTSR1;
 8001dea:	f8d8 3004 	ldr.w	r3, [r8, #4]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001dee:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 8001df0:	bf54      	ite	pl
 8001df2:	ea02 0603 	andpl.w	r6, r2, r3
        {
          temp |= iocurrent;
 8001df6:	431e      	orrmi	r6, r3
        }
        EXTI->FTSR1 = temp;
 8001df8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dfc:	605e      	str	r6, [r3, #4]
 8001dfe:	680b      	ldr	r3, [r1, #0]
      }
    }

    position++;
 8001e00:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e02:	fa33 f205 	lsrs.w	r2, r3, r5
 8001e06:	f47f af36 	bne.w	8001c76 <HAL_GPIO_Init+0x1a>
  }
}
 8001e0a:	b003      	add	sp, #12
 8001e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e10:	f04f 0802 	mov.w	r8, #2
 8001e14:	fa08 f309 	lsl.w	r3, r8, r9
 8001e18:	431a      	orrs	r2, r3
 8001e1a:	e7c9      	b.n	8001db0 <HAL_GPIO_Init+0x154>
 8001e1c:	f04f 0801 	mov.w	r8, #1
 8001e20:	fa08 f309 	lsl.w	r3, r8, r9
 8001e24:	431a      	orrs	r2, r3
 8001e26:	e7c3      	b.n	8001db0 <HAL_GPIO_Init+0x154>
 8001e28:	f04f 0805 	mov.w	r8, #5
 8001e2c:	fa08 f309 	lsl.w	r3, r8, r9
 8001e30:	431a      	orrs	r2, r3
 8001e32:	e7bd      	b.n	8001db0 <HAL_GPIO_Init+0x154>
 8001e34:	4770      	bx	lr
 8001e36:	f04f 0803 	mov.w	r8, #3
 8001e3a:	fa08 f309 	lsl.w	r3, r8, r9
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	e7b6      	b.n	8001db0 <HAL_GPIO_Init+0x154>
 8001e42:	f04f 0804 	mov.w	r8, #4
 8001e46:	fa08 f309 	lsl.w	r3, r8, r9
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	e7b0      	b.n	8001db0 <HAL_GPIO_Init+0x154>
 8001e4e:	f04f 0806 	mov.w	r8, #6
 8001e52:	fa08 f309 	lsl.w	r3, r8, r9
 8001e56:	431a      	orrs	r2, r3
 8001e58:	e7aa      	b.n	8001db0 <HAL_GPIO_Init+0x154>
 8001e5a:	f04f 0807 	mov.w	r8, #7
 8001e5e:	fa08 f309 	lsl.w	r3, r8, r9
 8001e62:	431a      	orrs	r2, r3
 8001e64:	e7a4      	b.n	8001db0 <HAL_GPIO_Init+0x154>
 8001e66:	f04f 0808 	mov.w	r8, #8
 8001e6a:	fa08 f309 	lsl.w	r3, r8, r9
 8001e6e:	431a      	orrs	r2, r3
 8001e70:	e79e      	b.n	8001db0 <HAL_GPIO_Init+0x154>
 8001e72:	bf00      	nop
 8001e74:	58000080 	.word	0x58000080
 8001e78:	58020000 	.word	0x58020000
 8001e7c:	58020800 	.word	0x58020800
 8001e80:	58020c00 	.word	0x58020c00
 8001e84:	58021000 	.word	0x58021000
 8001e88:	58021400 	.word	0x58021400
 8001e8c:	58024400 	.word	0x58024400
 8001e90:	58000400 	.word	0x58000400
 8001e94:	58021800 	.word	0x58021800
 8001e98:	58021c00 	.word	0x58021c00
 8001e9c:	58022000 	.word	0x58022000
 8001ea0:	58022400 	.word	0x58022400

08001ea4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001ea4:	6903      	ldr	r3, [r0, #16]
 8001ea6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001ea8:	bf14      	ite	ne
 8001eaa:	2001      	movne	r0, #1
 8001eac:	2000      	moveq	r0, #0
 8001eae:	4770      	bx	lr

08001eb0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001eb0:	b902      	cbnz	r2, 8001eb4 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001eb2:	0409      	lsls	r1, r1, #16
 8001eb4:	6181      	str	r1, [r0, #24]
  }
}
 8001eb6:	4770      	bx	lr

08001eb8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001eb8:	b570      	push	{r4, r5, r6, lr}
 8001eba:	4604      	mov	r4, r0
 8001ebc:	460d      	mov	r5, r1
 8001ebe:	4616      	mov	r6, r2
 8001ec0:	1c6b      	adds	r3, r5, #1
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ec2:	6822      	ldr	r2, [r4, #0]
 8001ec4:	d12e      	bne.n	8001f24 <I2C_WaitOnTXISFlagUntilTimeout+0x6c>
 8001ec6:	6993      	ldr	r3, [r2, #24]
 8001ec8:	0798      	lsls	r0, r3, #30
 8001eca:	d42e      	bmi.n	8001f2a <I2C_WaitOnTXISFlagUntilTimeout+0x72>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ecc:	6993      	ldr	r3, [r2, #24]
 8001ece:	06d9      	lsls	r1, r3, #27
 8001ed0:	d5f9      	bpl.n	8001ec6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ed2:	6993      	ldr	r3, [r2, #24]
 8001ed4:	069d      	lsls	r5, r3, #26
 8001ed6:	d5fc      	bpl.n	8001ed2 <I2C_WaitOnTXISFlagUntilTimeout+0x1a>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ed8:	2310      	movs	r3, #16

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001eda:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001edc:	61d3      	str	r3, [r2, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ede:	6823      	ldr	r3, [r4, #0]
 8001ee0:	61d9      	str	r1, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001ee2:	6823      	ldr	r3, [r4, #0]
 8001ee4:	699a      	ldr	r2, [r3, #24]
 8001ee6:	0791      	lsls	r1, r2, #30
 8001ee8:	d502      	bpl.n	8001ef0 <I2C_WaitOnTXISFlagUntilTimeout+0x38>
    hi2c->Instance->TXDR = 0x00U;
 8001eea:	2200      	movs	r2, #0
 8001eec:	629a      	str	r2, [r3, #40]	; 0x28
 8001eee:	6823      	ldr	r3, [r4, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ef0:	699a      	ldr	r2, [r3, #24]
 8001ef2:	07d2      	lsls	r2, r2, #31
 8001ef4:	d404      	bmi.n	8001f00 <I2C_WaitOnTXISFlagUntilTimeout+0x48>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001ef6:	699a      	ldr	r2, [r3, #24]
 8001ef8:	f042 0201 	orr.w	r2, r2, #1
 8001efc:	619a      	str	r2, [r3, #24]
 8001efe:	6823      	ldr	r3, [r4, #0]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f00:	685a      	ldr	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
    hi2c->State = HAL_I2C_STATE_READY;
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f02:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 8001f04:	4e1b      	ldr	r6, [pc, #108]	; (8001f74 <I2C_WaitOnTXISFlagUntilTimeout+0xbc>)
    hi2c->State = HAL_I2C_STATE_READY;
 8001f06:	2520      	movs	r5, #32
      return HAL_ERROR;
 8001f08:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8001f0a:	4032      	ands	r2, r6
 8001f0c:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001f0e:	6c63      	ldr	r3, [r4, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f10:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001f14:	f043 0304 	orr.w	r3, r3, #4
 8001f18:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001f1a:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f1e:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 8001f22:	bd70      	pop	{r4, r5, r6, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f24:	6993      	ldr	r3, [r2, #24]
 8001f26:	079b      	lsls	r3, r3, #30
 8001f28:	d501      	bpl.n	8001f2e <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  return HAL_OK;
 8001f2a:	2000      	movs	r0, #0
}
 8001f2c:	bd70      	pop	{r4, r5, r6, pc}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f2e:	6993      	ldr	r3, [r2, #24]
 8001f30:	06db      	lsls	r3, r3, #27
 8001f32:	d407      	bmi.n	8001f44 <I2C_WaitOnTXISFlagUntilTimeout+0x8c>
 8001f34:	e00a      	b.n	8001f4c <I2C_WaitOnTXISFlagUntilTimeout+0x94>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f36:	f7fe fa33 	bl	80003a0 <HAL_GetTick>
 8001f3a:	1b80      	subs	r0, r0, r6
 8001f3c:	4285      	cmp	r5, r0
 8001f3e:	d30c      	bcc.n	8001f5a <I2C_WaitOnTXISFlagUntilTimeout+0xa2>
 8001f40:	b15d      	cbz	r5, 8001f5a <I2C_WaitOnTXISFlagUntilTimeout+0xa2>
 8001f42:	6822      	ldr	r2, [r4, #0]
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f44:	6993      	ldr	r3, [r2, #24]
 8001f46:	0698      	lsls	r0, r3, #26
 8001f48:	d5f5      	bpl.n	8001f36 <I2C_WaitOnTXISFlagUntilTimeout+0x7e>
 8001f4a:	e7c5      	b.n	8001ed8 <I2C_WaitOnTXISFlagUntilTimeout+0x20>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f4c:	f7fe fa28 	bl	80003a0 <HAL_GetTick>
 8001f50:	1b80      	subs	r0, r0, r6
 8001f52:	42a8      	cmp	r0, r5
 8001f54:	d801      	bhi.n	8001f5a <I2C_WaitOnTXISFlagUntilTimeout+0xa2>
 8001f56:	2d00      	cmp	r5, #0
 8001f58:	d1b2      	bne.n	8001ec0 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f5a:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f5c:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f5e:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8001f60:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f62:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8001f64:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f68:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f6a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f6e:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 8001f72:	bd70      	pop	{r4, r5, r6, pc}
 8001f74:	fe00e800 	.word	0xfe00e800

08001f78 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001f78:	b570      	push	{r4, r5, r6, lr}
 8001f7a:	4604      	mov	r4, r0
 8001f7c:	460d      	mov	r5, r1
 8001f7e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f80:	6822      	ldr	r2, [r4, #0]
 8001f82:	6993      	ldr	r3, [r2, #24]
 8001f84:	069b      	lsls	r3, r3, #26
 8001f86:	d44d      	bmi.n	8002024 <I2C_WaitOnSTOPFlagUntilTimeout+0xac>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f88:	6993      	ldr	r3, [r2, #24]
 8001f8a:	06d9      	lsls	r1, r3, #27
 8001f8c:	d52a      	bpl.n	8001fe4 <I2C_WaitOnSTOPFlagUntilTimeout+0x6c>
 8001f8e:	1c6b      	adds	r3, r5, #1
 8001f90:	d13c      	bne.n	800200c <I2C_WaitOnSTOPFlagUntilTimeout+0x94>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f92:	6993      	ldr	r3, [r2, #24]
 8001f94:	069d      	lsls	r5, r3, #26
 8001f96:	d5fc      	bpl.n	8001f92 <I2C_WaitOnSTOPFlagUntilTimeout+0x1a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f98:	2310      	movs	r3, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f9a:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f9c:	61d3      	str	r3, [r2, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f9e:	6823      	ldr	r3, [r4, #0]
 8001fa0:	61d9      	str	r1, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001fa2:	6823      	ldr	r3, [r4, #0]
 8001fa4:	699a      	ldr	r2, [r3, #24]
 8001fa6:	0791      	lsls	r1, r2, #30
 8001fa8:	d502      	bpl.n	8001fb0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
    hi2c->Instance->TXDR = 0x00U;
 8001faa:	2200      	movs	r2, #0
 8001fac:	629a      	str	r2, [r3, #40]	; 0x28
 8001fae:	6823      	ldr	r3, [r4, #0]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fb0:	699a      	ldr	r2, [r3, #24]
 8001fb2:	07d2      	lsls	r2, r2, #31
 8001fb4:	d404      	bmi.n	8001fc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001fb6:	699a      	ldr	r2, [r3, #24]
 8001fb8:	f042 0201 	orr.w	r2, r2, #1
 8001fbc:	619a      	str	r2, [r3, #24]
 8001fbe:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8001fc0:	685a      	ldr	r2, [r3, #4]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fc2:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 8001fc4:	4e18      	ldr	r6, [pc, #96]	; (8002028 <I2C_WaitOnSTOPFlagUntilTimeout+0xb0>)
    hi2c->State = HAL_I2C_STATE_READY;
 8001fc6:	2520      	movs	r5, #32
      return HAL_ERROR;
 8001fc8:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8001fca:	4032      	ands	r2, r6
 8001fcc:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fce:	6c63      	ldr	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8001fd0:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fd4:	f043 0304 	orr.w	r3, r3, #4
 8001fd8:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001fda:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fde:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
}
 8001fe2:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fe4:	f7fe f9dc 	bl	80003a0 <HAL_GetTick>
 8001fe8:	1b80      	subs	r0, r0, r6
 8001fea:	42a8      	cmp	r0, r5
 8001fec:	d801      	bhi.n	8001ff2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7a>
 8001fee:	2d00      	cmp	r5, #0
 8001ff0:	d1c6      	bne.n	8001f80 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ff2:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001ff4:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ff6:	2200      	movs	r2, #0
        __HAL_UNLOCK(hi2c);
 8001ff8:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ffa:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8001ffc:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002000:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002002:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002006:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800200a:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800200c:	6993      	ldr	r3, [r2, #24]
 800200e:	0698      	lsls	r0, r3, #26
 8002010:	d4c2      	bmi.n	8001f98 <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002012:	f7fe f9c5 	bl	80003a0 <HAL_GetTick>
 8002016:	1b80      	subs	r0, r0, r6
 8002018:	4285      	cmp	r5, r0
 800201a:	d3ea      	bcc.n	8001ff2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7a>
 800201c:	2d00      	cmp	r5, #0
 800201e:	d0e8      	beq.n	8001ff2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7a>
 8002020:	6822      	ldr	r2, [r4, #0]
 8002022:	e7b4      	b.n	8001f8e <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8002024:	2000      	movs	r0, #0
}
 8002026:	bd70      	pop	{r4, r5, r6, pc}
 8002028:	fe00e800 	.word	0xfe00e800

0800202c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800202c:	2800      	cmp	r0, #0
 800202e:	d056      	beq.n	80020de <HAL_I2C_Init+0xb2>
{
 8002030:	b538      	push	{r3, r4, r5, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002032:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002036:	4604      	mov	r4, r0
 8002038:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800203c:	2b00      	cmp	r3, #0
 800203e:	d049      	beq.n	80020d4 <HAL_I2C_Init+0xa8>
  __HAL_I2C_DISABLE(hi2c);
 8002040:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002042:	2324      	movs	r3, #36	; 0x24
 8002044:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002048:	6813      	ldr	r3, [r2, #0]
 800204a:	f023 0301 	bic.w	r3, r3, #1
 800204e:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002050:	e9d4 2300 	ldrd	r2, r3, [r4]
 8002054:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8002058:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800205a:	6822      	ldr	r2, [r4, #0]
 800205c:	6893      	ldr	r3, [r2, #8]
 800205e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002062:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002064:	68e3      	ldr	r3, [r4, #12]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002066:	6822      	ldr	r2, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002068:	2b01      	cmp	r3, #1
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800206a:	68a3      	ldr	r3, [r4, #8]
 800206c:	bf0c      	ite	eq
 800206e:	f443 4300 	orreq.w	r3, r3, #32768	; 0x8000
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002072:	f443 4304 	orrne.w	r3, r3, #33792	; 0x8400
 8002076:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002078:	68e3      	ldr	r3, [r4, #12]
 800207a:	6825      	ldr	r5, [r4, #0]
 800207c:	2b02      	cmp	r3, #2
 800207e:	d024      	beq.n	80020ca <HAL_I2C_Init+0x9e>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002080:	6868      	ldr	r0, [r5, #4]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002082:	2200      	movs	r2, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002084:	4b17      	ldr	r3, [pc, #92]	; (80020e4 <HAL_I2C_Init+0xb8>)
  hi2c->State = HAL_I2C_STATE_READY;
 8002086:	2120      	movs	r1, #32
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002088:	4303      	orrs	r3, r0
  return HAL_OK;
 800208a:	4610      	mov	r0, r2
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800208c:	606b      	str	r3, [r5, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800208e:	6825      	ldr	r5, [r4, #0]
 8002090:	68eb      	ldr	r3, [r5, #12]
 8002092:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002096:	60eb      	str	r3, [r5, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002098:	e9d4 3504 	ldrd	r3, r5, [r4, #16]
 800209c:	432b      	orrs	r3, r5
 800209e:	69a5      	ldr	r5, [r4, #24]
 80020a0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80020a4:	6825      	ldr	r5, [r4, #0]
 80020a6:	60eb      	str	r3, [r5, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020a8:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 80020ac:	432b      	orrs	r3, r5
 80020ae:	6825      	ldr	r5, [r4, #0]
 80020b0:	602b      	str	r3, [r5, #0]
  __HAL_I2C_ENABLE(hi2c);
 80020b2:	6825      	ldr	r5, [r4, #0]
 80020b4:	682b      	ldr	r3, [r5, #0]
 80020b6:	f043 0301 	orr.w	r3, r3, #1
 80020ba:	602b      	str	r3, [r5, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020bc:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020be:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020c2:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020c4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 80020c8:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80020ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020ce:	606b      	str	r3, [r5, #4]
 80020d0:	6825      	ldr	r5, [r4, #0]
 80020d2:	e7d5      	b.n	8002080 <HAL_I2C_Init+0x54>
    hi2c->Lock = HAL_UNLOCKED;
 80020d4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80020d8:	f006 ffea 	bl	80090b0 <HAL_I2C_MspInit>
 80020dc:	e7b0      	b.n	8002040 <HAL_I2C_Init+0x14>
    return HAL_ERROR;
 80020de:	2001      	movs	r0, #1
}
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	02008000 	.word	0x02008000

080020e8 <HAL_I2C_Master_Transmit>:
{
 80020e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020ec:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 80020f0:	9e08      	ldr	r6, [sp, #32]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020f2:	2c20      	cmp	r4, #32
 80020f4:	d170      	bne.n	80021d8 <HAL_I2C_Master_Transmit+0xf0>
    __HAL_LOCK(hi2c);
 80020f6:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 80020fa:	2c01      	cmp	r4, #1
 80020fc:	d06c      	beq.n	80021d8 <HAL_I2C_Master_Transmit+0xf0>
 80020fe:	4698      	mov	r8, r3
 8002100:	2301      	movs	r3, #1
 8002102:	4691      	mov	r9, r2
 8002104:	460f      	mov	r7, r1
 8002106:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 800210a:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 800210c:	f7fe f948 	bl	80003a0 <HAL_GetTick>
 8002110:	4605      	mov	r5, r0
 8002112:	e004      	b.n	800211e <HAL_I2C_Master_Transmit+0x36>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002114:	f7fe f944 	bl	80003a0 <HAL_GetTick>
 8002118:	1b40      	subs	r0, r0, r5
 800211a:	2819      	cmp	r0, #25
 800211c:	d873      	bhi.n	8002206 <HAL_I2C_Master_Transmit+0x11e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800211e:	6823      	ldr	r3, [r4, #0]
 8002120:	6998      	ldr	r0, [r3, #24]
 8002122:	f410 4000 	ands.w	r0, r0, #32768	; 0x8000
 8002126:	d1f5      	bne.n	8002114 <HAL_I2C_Master_Transmit+0x2c>
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002128:	2210      	movs	r2, #16
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800212a:	2121      	movs	r1, #33	; 0x21
    hi2c->pBuffPtr  = pData;
 800212c:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 8002130:	f3c7 0709 	ubfx	r7, r7, #0, #10
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002134:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002138:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800213c:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800213e:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002142:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002144:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002146:	2aff      	cmp	r2, #255	; 0xff
 8002148:	d849      	bhi.n	80021de <HAL_I2C_Master_Transmit+0xf6>
      hi2c->XferSize = hi2c->XferCount;
 800214a:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800214c:	4a47      	ldr	r2, [pc, #284]	; (800226c <HAL_I2C_Master_Transmit+0x184>)
      hi2c->XferSize = hi2c->XferCount;
 800214e:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002150:	f8df c11c 	ldr.w	ip, [pc, #284]	; 8002270 <HAL_I2C_Master_Transmit+0x188>
 8002154:	433a      	orrs	r2, r7
      hi2c->XferSize = hi2c->XferCount;
 8002156:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002158:	b2c9      	uxtb	r1, r1
 800215a:	6858      	ldr	r0, [r3, #4]
 800215c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002160:	ea00 010c 	and.w	r1, r0, ip
 8002164:	430a      	orrs	r2, r1
 8002166:	605a      	str	r2, [r3, #4]
 8002168:	f8df 8110 	ldr.w	r8, [pc, #272]	; 800227c <HAL_I2C_Master_Transmit+0x194>
 800216c:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8002280 <HAL_I2C_Master_Transmit+0x198>
 8002170:	ea47 0808 	orr.w	r8, r7, r8
    while (hi2c->XferCount > 0U)
 8002174:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002176:	462a      	mov	r2, r5
 8002178:	4631      	mov	r1, r6
 800217a:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 800217c:	b29b      	uxth	r3, r3
 800217e:	2b00      	cmp	r3, #0
 8002180:	d060      	beq.n	8002244 <HAL_I2C_Master_Transmit+0x15c>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002182:	f7ff fe99 	bl	8001eb8 <I2C_WaitOnTXISFlagUntilTimeout>
 8002186:	2800      	cmp	r0, #0
 8002188:	d159      	bne.n	800223e <HAL_I2C_Master_Transmit+0x156>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800218a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800218c:	6823      	ldr	r3, [r4, #0]
 800218e:	7812      	ldrb	r2, [r2, #0]
 8002190:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002192:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002194:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002196:	3901      	subs	r1, #1
      hi2c->pBuffPtr++;
 8002198:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800219a:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800219c:	b289      	uxth	r1, r1
      hi2c->pBuffPtr++;
 800219e:	3201      	adds	r2, #1
      hi2c->XferSize--;
 80021a0:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 80021a2:	8561      	strh	r1, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021a4:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80021a6:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021a8:	b289      	uxth	r1, r1
      hi2c->pBuffPtr++;
 80021aa:	6262      	str	r2, [r4, #36]	; 0x24
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80021ac:	2900      	cmp	r1, #0
 80021ae:	d0e1      	beq.n	8002174 <HAL_I2C_Master_Transmit+0x8c>
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d1df      	bne.n	8002174 <HAL_I2C_Master_Transmit+0x8c>
 80021b4:	1c70      	adds	r0, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021b6:	6822      	ldr	r2, [r4, #0]
 80021b8:	d11b      	bne.n	80021f2 <HAL_I2C_Master_Transmit+0x10a>
 80021ba:	6993      	ldr	r3, [r2, #24]
 80021bc:	0619      	lsls	r1, r3, #24
 80021be:	d5fc      	bpl.n	80021ba <HAL_I2C_Master_Transmit+0xd2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021c0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80021c2:	2bff      	cmp	r3, #255	; 0xff
 80021c4:	d92d      	bls.n	8002222 <HAL_I2C_Master_Transmit+0x13a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021c6:	23ff      	movs	r3, #255	; 0xff
 80021c8:	8523      	strh	r3, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80021ca:	6853      	ldr	r3, [r2, #4]
 80021cc:	ea03 0309 	and.w	r3, r3, r9
 80021d0:	ea43 0308 	orr.w	r3, r3, r8
 80021d4:	6053      	str	r3, [r2, #4]
 80021d6:	e7cd      	b.n	8002174 <HAL_I2C_Master_Transmit+0x8c>
    return HAL_BUSY;
 80021d8:	2002      	movs	r0, #2
}
 80021da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80021de:	22ff      	movs	r2, #255	; 0xff
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80021e0:	4823      	ldr	r0, [pc, #140]	; (8002270 <HAL_I2C_Master_Transmit+0x188>)
 80021e2:	4924      	ldr	r1, [pc, #144]	; (8002274 <HAL_I2C_Master_Transmit+0x18c>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80021e4:	8522      	strh	r2, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80021e6:	685a      	ldr	r2, [r3, #4]
 80021e8:	4339      	orrs	r1, r7
 80021ea:	4002      	ands	r2, r0
 80021ec:	430a      	orrs	r2, r1
 80021ee:	605a      	str	r2, [r3, #4]
 80021f0:	e7ba      	b.n	8002168 <HAL_I2C_Master_Transmit+0x80>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021f2:	6993      	ldr	r3, [r2, #24]
 80021f4:	061b      	lsls	r3, r3, #24
 80021f6:	d4e3      	bmi.n	80021c0 <HAL_I2C_Master_Transmit+0xd8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021f8:	f7fe f8d2 	bl	80003a0 <HAL_GetTick>
 80021fc:	1b40      	subs	r0, r0, r5
 80021fe:	4286      	cmp	r6, r0
 8002200:	d301      	bcc.n	8002206 <HAL_I2C_Master_Transmit+0x11e>
 8002202:	2e00      	cmp	r6, #0
 8002204:	d1d6      	bne.n	80021b4 <HAL_I2C_Master_Transmit+0xcc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002206:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002208:	2120      	movs	r1, #32
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800220a:	2200      	movs	r2, #0
          return HAL_ERROR;
 800220c:	2001      	movs	r0, #1
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800220e:	430b      	orrs	r3, r1
        __HAL_UNLOCK(hi2c);
 8002210:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002214:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002216:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800221a:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
}
 800221e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
          hi2c->XferSize = hi2c->XferCount;
 8002222:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002224:	f047 7300 	orr.w	r3, r7, #33554432	; 0x2000000
          hi2c->XferSize = hi2c->XferCount;
 8002228:	b289      	uxth	r1, r1
 800222a:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800222c:	b2c9      	uxtb	r1, r1
 800222e:	6850      	ldr	r0, [r2, #4]
 8002230:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002234:	ea00 0109 	and.w	r1, r0, r9
 8002238:	430b      	orrs	r3, r1
 800223a:	6053      	str	r3, [r2, #4]
 800223c:	e79a      	b.n	8002174 <HAL_I2C_Master_Transmit+0x8c>
        return HAL_ERROR;
 800223e:	2001      	movs	r0, #1
}
 8002240:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002244:	f7ff fe98 	bl	8001f78 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002248:	2800      	cmp	r0, #0
 800224a:	d1f8      	bne.n	800223e <HAL_I2C_Master_Transmit+0x156>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800224c:	6823      	ldr	r3, [r4, #0]
 800224e:	2220      	movs	r2, #32
    I2C_RESET_CR2(hi2c);
 8002250:	4d09      	ldr	r5, [pc, #36]	; (8002278 <HAL_I2C_Master_Transmit+0x190>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002252:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002254:	6821      	ldr	r1, [r4, #0]
 8002256:	684b      	ldr	r3, [r1, #4]
 8002258:	402b      	ands	r3, r5
 800225a:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800225c:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002260:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002264:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002268:	e7b7      	b.n	80021da <HAL_I2C_Master_Transmit+0xf2>
 800226a:	bf00      	nop
 800226c:	82002000 	.word	0x82002000
 8002270:	fc009800 	.word	0xfc009800
 8002274:	81ff2000 	.word	0x81ff2000
 8002278:	fe00e800 	.word	0xfe00e800
 800227c:	01ff0000 	.word	0x01ff0000
 8002280:	fc009c00 	.word	0xfc009c00

08002284 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002284:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002288:	b2d2      	uxtb	r2, r2
 800228a:	2a20      	cmp	r2, #32
 800228c:	d126      	bne.n	80022dc <HAL_I2CEx_ConfigAnalogFilter+0x58>
 800228e:	4603      	mov	r3, r0
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002290:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8002294:	2801      	cmp	r0, #1
 8002296:	d021      	beq.n	80022dc <HAL_I2CEx_ConfigAnalogFilter+0x58>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002298:	2024      	movs	r0, #36	; 0x24
{
 800229a:	b470      	push	{r4, r5, r6}
    __HAL_LOCK(hi2c);
 800229c:	2401      	movs	r4, #1

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800229e:	681e      	ldr	r6, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80022a0:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022a4:	2500      	movs	r5, #0
    __HAL_LOCK(hi2c);
 80022a6:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 80022aa:	6834      	ldr	r4, [r6, #0]

    return HAL_OK;
 80022ac:	4628      	mov	r0, r5
    __HAL_I2C_DISABLE(hi2c);
 80022ae:	f024 0401 	bic.w	r4, r4, #1
 80022b2:	6034      	str	r4, [r6, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80022b4:	681e      	ldr	r6, [r3, #0]
 80022b6:	6834      	ldr	r4, [r6, #0]
 80022b8:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80022bc:	6034      	str	r4, [r6, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80022be:	681e      	ldr	r6, [r3, #0]
 80022c0:	6834      	ldr	r4, [r6, #0]
 80022c2:	4321      	orrs	r1, r4
 80022c4:	6031      	str	r1, [r6, #0]
    __HAL_I2C_ENABLE(hi2c);
 80022c6:	681c      	ldr	r4, [r3, #0]
 80022c8:	6821      	ldr	r1, [r4, #0]
 80022ca:	f041 0101 	orr.w	r1, r1, #1
 80022ce:	6021      	str	r1, [r4, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80022d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80022d4:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 80022d8:	bc70      	pop	{r4, r5, r6}
 80022da:	4770      	bx	lr
    return HAL_BUSY;
 80022dc:	2002      	movs	r0, #2
}
 80022de:	4770      	bx	lr

080022e0 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022e0:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80022e4:	b2d2      	uxtb	r2, r2
 80022e6:	2a20      	cmp	r2, #32
 80022e8:	d124      	bne.n	8002334 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80022ea:	4603      	mov	r3, r0
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ec:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 80022f0:	2801      	cmp	r0, #1
 80022f2:	d01f      	beq.n	8002334 <HAL_I2CEx_ConfigDigitalFilter+0x54>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022f4:	2024      	movs	r0, #36	; 0x24
{
 80022f6:	b470      	push	{r4, r5, r6}
    __HAL_LOCK(hi2c);
 80022f8:	2401      	movs	r4, #1

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80022fa:	681e      	ldr	r6, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80022fc:	f883 0041 	strb.w	r0, [r3, #65]	; 0x41
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002300:	2500      	movs	r5, #0
    __HAL_LOCK(hi2c);
 8002302:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 8002306:	6834      	ldr	r4, [r6, #0]

    return HAL_OK;
 8002308:	4628      	mov	r0, r5
    __HAL_I2C_DISABLE(hi2c);
 800230a:	f024 0401 	bic.w	r4, r4, #1
 800230e:	6034      	str	r4, [r6, #0]
    tmpreg = hi2c->Instance->CR1;
 8002310:	681e      	ldr	r6, [r3, #0]
 8002312:	6834      	ldr	r4, [r6, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8002314:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 8002318:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 800231c:	6031      	str	r1, [r6, #0]
    __HAL_I2C_ENABLE(hi2c);
 800231e:	681c      	ldr	r4, [r3, #0]
 8002320:	6821      	ldr	r1, [r4, #0]
 8002322:	f041 0101 	orr.w	r1, r1, #1
 8002326:	6021      	str	r1, [r4, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002328:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800232c:	f883 5040 	strb.w	r5, [r3, #64]	; 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002330:	bc70      	pop	{r4, r5, r6}
 8002332:	4770      	bx	lr
    return HAL_BUSY;
 8002334:	2002      	movs	r0, #2
}
 8002336:	4770      	bx	lr

08002338 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002338:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800233a:	4b11      	ldr	r3, [pc, #68]	; (8002380 <HAL_PWREx_ConfigSupply+0x48>)
 800233c:	68da      	ldr	r2, [r3, #12]
 800233e:	0752      	lsls	r2, r2, #29
 8002340:	d406      	bmi.n	8002350 <HAL_PWREx_ConfigSupply+0x18>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002348:	1a18      	subs	r0, r3, r0
 800234a:	bf18      	it	ne
 800234c:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800234e:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002350:	68da      	ldr	r2, [r3, #12]
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002352:	461c      	mov	r4, r3
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002354:	f022 0207 	bic.w	r2, r2, #7
 8002358:	4310      	orrs	r0, r2
 800235a:	60d8      	str	r0, [r3, #12]
  tickstart = HAL_GetTick ();
 800235c:	f7fe f820 	bl	80003a0 <HAL_GetTick>
 8002360:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002362:	e005      	b.n	8002370 <HAL_PWREx_ConfigSupply+0x38>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002364:	f7fe f81c 	bl	80003a0 <HAL_GetTick>
 8002368:	1b40      	subs	r0, r0, r5
 800236a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800236e:	d804      	bhi.n	800237a <HAL_PWREx_ConfigSupply+0x42>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002370:	6863      	ldr	r3, [r4, #4]
 8002372:	049b      	lsls	r3, r3, #18
 8002374:	d5f6      	bpl.n	8002364 <HAL_PWREx_ConfigSupply+0x2c>
  return HAL_OK;
 8002376:	2000      	movs	r0, #0
}
 8002378:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800237a:	2001      	movs	r0, #1
}
 800237c:	bd38      	pop	{r3, r4, r5, pc}
 800237e:	bf00      	nop
 8002380:	58024800 	.word	0x58024800

08002384 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002384:	2800      	cmp	r0, #0
 8002386:	f000 8188 	beq.w	800269a <HAL_RCC_OscConfig+0x316>
{
 800238a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800238c:	6803      	ldr	r3, [r0, #0]
 800238e:	4604      	mov	r4, r0
 8002390:	07d9      	lsls	r1, r3, #31
 8002392:	d52e      	bpl.n	80023f2 <HAL_RCC_OscConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002394:	49b2      	ldr	r1, [pc, #712]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 8002396:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002398:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800239a:	f002 0238 	and.w	r2, r2, #56	; 0x38
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800239e:	2a10      	cmp	r2, #16
 80023a0:	f000 8102 	beq.w	80025a8 <HAL_RCC_OscConfig+0x224>
 80023a4:	2a18      	cmp	r2, #24
 80023a6:	f000 80fa 	beq.w	800259e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023aa:	6863      	ldr	r3, [r4, #4]
 80023ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023b0:	f000 8122 	beq.w	80025f8 <HAL_RCC_OscConfig+0x274>
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f040 8198 	bne.w	80026ea <HAL_RCC_OscConfig+0x366>
 80023ba:	4ba9      	ldr	r3, [pc, #676]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80023ca:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023cc:	6863      	ldr	r3, [r4, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	f000 8155 	beq.w	800267e <HAL_RCC_OscConfig+0x2fa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d4:	f7fd ffe4 	bl	80003a0 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023d8:	4da1      	ldr	r5, [pc, #644]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
        tickstart = HAL_GetTick();
 80023da:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023dc:	e005      	b.n	80023ea <HAL_RCC_OscConfig+0x66>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023de:	f7fd ffdf 	bl	80003a0 <HAL_GetTick>
 80023e2:	1b80      	subs	r0, r0, r6
 80023e4:	2864      	cmp	r0, #100	; 0x64
 80023e6:	f200 8148 	bhi.w	800267a <HAL_RCC_OscConfig+0x2f6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023ea:	682b      	ldr	r3, [r5, #0]
 80023ec:	039f      	lsls	r7, r3, #14
 80023ee:	d5f6      	bpl.n	80023de <HAL_RCC_OscConfig+0x5a>
 80023f0:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023f2:	0799      	lsls	r1, r3, #30
 80023f4:	f100 808a 	bmi.w	800250c <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80023f8:	06d9      	lsls	r1, r3, #27
 80023fa:	d530      	bpl.n	800245e <HAL_RCC_OscConfig+0xda>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023fc:	4a98      	ldr	r2, [pc, #608]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 80023fe:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002400:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002402:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002406:	2b08      	cmp	r3, #8
 8002408:	f000 80de 	beq.w	80025c8 <HAL_RCC_OscConfig+0x244>
 800240c:	2b18      	cmp	r3, #24
 800240e:	f000 80d6 	beq.w	80025be <HAL_RCC_OscConfig+0x23a>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002412:	69e3      	ldr	r3, [r4, #28]
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 8176 	beq.w	8002706 <HAL_RCC_OscConfig+0x382>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800241a:	4b91      	ldr	r3, [pc, #580]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 800241c:	681a      	ldr	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800241e:	461d      	mov	r5, r3
        __HAL_RCC_CSI_ENABLE();
 8002420:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002424:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002426:	f7fd ffbb 	bl	80003a0 <HAL_GetTick>
 800242a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800242c:	e005      	b.n	800243a <HAL_RCC_OscConfig+0xb6>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800242e:	f7fd ffb7 	bl	80003a0 <HAL_GetTick>
 8002432:	1b80      	subs	r0, r0, r6
 8002434:	2802      	cmp	r0, #2
 8002436:	f200 8120 	bhi.w	800267a <HAL_RCC_OscConfig+0x2f6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800243a:	682b      	ldr	r3, [r5, #0]
 800243c:	05db      	lsls	r3, r3, #23
 800243e:	d5f6      	bpl.n	800242e <HAL_RCC_OscConfig+0xaa>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002440:	f7fd ffc6 	bl	80003d0 <HAL_GetREVID>
 8002444:	f241 0303 	movw	r3, #4099	; 0x1003
 8002448:	4298      	cmp	r0, r3
 800244a:	f200 823c 	bhi.w	80028c6 <HAL_RCC_OscConfig+0x542>
 800244e:	686b      	ldr	r3, [r5, #4]
 8002450:	6a22      	ldr	r2, [r4, #32]
 8002452:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002456:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 800245a:	606b      	str	r3, [r5, #4]
 800245c:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800245e:	071d      	lsls	r5, r3, #28
 8002460:	d517      	bpl.n	8002492 <HAL_RCC_OscConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002462:	6963      	ldr	r3, [r4, #20]
 8002464:	2b00      	cmp	r3, #0
 8002466:	f000 811a 	beq.w	800269e <HAL_RCC_OscConfig+0x31a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800246a:	4b7d      	ldr	r3, [pc, #500]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 800246c:	6f5a      	ldr	r2, [r3, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800246e:	461d      	mov	r5, r3
      __HAL_RCC_LSI_ENABLE();
 8002470:	f042 0201 	orr.w	r2, r2, #1
 8002474:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8002476:	f7fd ff93 	bl	80003a0 <HAL_GetTick>
 800247a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800247c:	e005      	b.n	800248a <HAL_RCC_OscConfig+0x106>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800247e:	f7fd ff8f 	bl	80003a0 <HAL_GetTick>
 8002482:	1b80      	subs	r0, r0, r6
 8002484:	2802      	cmp	r0, #2
 8002486:	f200 80f8 	bhi.w	800267a <HAL_RCC_OscConfig+0x2f6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800248a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800248c:	0798      	lsls	r0, r3, #30
 800248e:	d5f6      	bpl.n	800247e <HAL_RCC_OscConfig+0xfa>
 8002490:	6823      	ldr	r3, [r4, #0]
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002492:	069a      	lsls	r2, r3, #26
 8002494:	d517      	bpl.n	80024c6 <HAL_RCC_OscConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002496:	69a3      	ldr	r3, [r4, #24]
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 8113 	beq.w	80026c4 <HAL_RCC_OscConfig+0x340>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800249e:	4b70      	ldr	r3, [pc, #448]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 80024a0:	681a      	ldr	r2, [r3, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80024a2:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_ENABLE();
 80024a4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80024a8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80024aa:	f7fd ff79 	bl	80003a0 <HAL_GetTick>
 80024ae:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80024b0:	e005      	b.n	80024be <HAL_RCC_OscConfig+0x13a>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80024b2:	f7fd ff75 	bl	80003a0 <HAL_GetTick>
 80024b6:	1b80      	subs	r0, r0, r6
 80024b8:	2802      	cmp	r0, #2
 80024ba:	f200 80de 	bhi.w	800267a <HAL_RCC_OscConfig+0x2f6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80024be:	682b      	ldr	r3, [r5, #0]
 80024c0:	049f      	lsls	r7, r3, #18
 80024c2:	d5f6      	bpl.n	80024b2 <HAL_RCC_OscConfig+0x12e>
 80024c4:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024c6:	0759      	lsls	r1, r3, #29
 80024c8:	f100 809c 	bmi.w	8002604 <HAL_RCC_OscConfig+0x280>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024cc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80024ce:	b1d8      	cbz	r0, 8002508 <HAL_RCC_OscConfig+0x184>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80024d0:	4b63      	ldr	r3, [pc, #396]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 80024d2:	691a      	ldr	r2, [r3, #16]
 80024d4:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80024d8:	2a18      	cmp	r2, #24
 80024da:	f000 81b5 	beq.w	8002848 <HAL_RCC_OscConfig+0x4c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024de:	2802      	cmp	r0, #2
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024e0:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024e2:	f000 8147 	beq.w	8002774 <HAL_RCC_OscConfig+0x3f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024e6:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80024ea:	461c      	mov	r4, r3
        __HAL_RCC_PLL_DISABLE();
 80024ec:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80024ee:	f7fd ff57 	bl	80003a0 <HAL_GetTick>
 80024f2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80024f4:	e005      	b.n	8002502 <HAL_RCC_OscConfig+0x17e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024f6:	f7fd ff53 	bl	80003a0 <HAL_GetTick>
 80024fa:	1b40      	subs	r0, r0, r5
 80024fc:	2802      	cmp	r0, #2
 80024fe:	f200 80bc 	bhi.w	800267a <HAL_RCC_OscConfig+0x2f6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002502:	6823      	ldr	r3, [r4, #0]
 8002504:	019b      	lsls	r3, r3, #6
 8002506:	d4f6      	bmi.n	80024f6 <HAL_RCC_OscConfig+0x172>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8002508:	2000      	movs	r0, #0
}
 800250a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800250c:	4a54      	ldr	r2, [pc, #336]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 800250e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002510:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002512:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 8002516:	d02b      	beq.n	8002570 <HAL_RCC_OscConfig+0x1ec>
 8002518:	2b18      	cmp	r3, #24
 800251a:	d027      	beq.n	800256c <HAL_RCC_OscConfig+0x1e8>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800251c:	68e2      	ldr	r2, [r4, #12]
 800251e:	2a00      	cmp	r2, #0
 8002520:	f000 8105 	beq.w	800272e <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002524:	494e      	ldr	r1, [pc, #312]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 8002526:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002528:	460d      	mov	r5, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800252a:	f023 0319 	bic.w	r3, r3, #25
 800252e:	4313      	orrs	r3, r2
 8002530:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8002532:	f7fd ff35 	bl	80003a0 <HAL_GetTick>
 8002536:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002538:	e005      	b.n	8002546 <HAL_RCC_OscConfig+0x1c2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800253a:	f7fd ff31 	bl	80003a0 <HAL_GetTick>
 800253e:	1b80      	subs	r0, r0, r6
 8002540:	2802      	cmp	r0, #2
 8002542:	f200 809a 	bhi.w	800267a <HAL_RCC_OscConfig+0x2f6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002546:	682b      	ldr	r3, [r5, #0]
 8002548:	075f      	lsls	r7, r3, #29
 800254a:	d5f6      	bpl.n	800253a <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254c:	f7fd ff40 	bl	80003d0 <HAL_GetREVID>
 8002550:	f241 0303 	movw	r3, #4099	; 0x1003
 8002554:	6922      	ldr	r2, [r4, #16]
 8002556:	4298      	cmp	r0, r3
 8002558:	686b      	ldr	r3, [r5, #4]
 800255a:	f200 81bd 	bhi.w	80028d8 <HAL_RCC_OscConfig+0x554>
 800255e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002562:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002566:	606b      	str	r3, [r5, #4]
 8002568:	6823      	ldr	r3, [r4, #0]
 800256a:	e745      	b.n	80023f8 <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800256c:	0792      	lsls	r2, r2, #30
 800256e:	d1d5      	bne.n	800251c <HAL_RCC_OscConfig+0x198>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002570:	4b3b      	ldr	r3, [pc, #236]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	075b      	lsls	r3, r3, #29
 8002576:	d501      	bpl.n	800257c <HAL_RCC_OscConfig+0x1f8>
 8002578:	68e3      	ldr	r3, [r4, #12]
 800257a:	b1f3      	cbz	r3, 80025ba <HAL_RCC_OscConfig+0x236>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800257c:	f7fd ff28 	bl	80003d0 <HAL_GetREVID>
 8002580:	f241 0303 	movw	r3, #4099	; 0x1003
 8002584:	4a36      	ldr	r2, [pc, #216]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 8002586:	4298      	cmp	r0, r3
 8002588:	6921      	ldr	r1, [r4, #16]
 800258a:	6853      	ldr	r3, [r2, #4]
 800258c:	f200 80e3 	bhi.w	8002756 <HAL_RCC_OscConfig+0x3d2>
 8002590:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002594:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8002598:	6053      	str	r3, [r2, #4]
 800259a:	6823      	ldr	r3, [r4, #0]
 800259c:	e72c      	b.n	80023f8 <HAL_RCC_OscConfig+0x74>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800259e:	f001 0103 	and.w	r1, r1, #3
 80025a2:	2902      	cmp	r1, #2
 80025a4:	f47f af01 	bne.w	80023aa <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a8:	4a2d      	ldr	r2, [pc, #180]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 80025aa:	6812      	ldr	r2, [r2, #0]
 80025ac:	0392      	lsls	r2, r2, #14
 80025ae:	f57f af20 	bpl.w	80023f2 <HAL_RCC_OscConfig+0x6e>
 80025b2:	6862      	ldr	r2, [r4, #4]
 80025b4:	2a00      	cmp	r2, #0
 80025b6:	f47f af1c 	bne.w	80023f2 <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 80025ba:	2001      	movs	r0, #1
}
 80025bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80025be:	f002 0203 	and.w	r2, r2, #3
 80025c2:	2a01      	cmp	r2, #1
 80025c4:	f47f af25 	bne.w	8002412 <HAL_RCC_OscConfig+0x8e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025c8:	4b25      	ldr	r3, [pc, #148]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	05da      	lsls	r2, r3, #23
 80025ce:	d502      	bpl.n	80025d6 <HAL_RCC_OscConfig+0x252>
 80025d0:	69e3      	ldr	r3, [r4, #28]
 80025d2:	2b80      	cmp	r3, #128	; 0x80
 80025d4:	d1f1      	bne.n	80025ba <HAL_RCC_OscConfig+0x236>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025d6:	f7fd fefb 	bl	80003d0 <HAL_GetREVID>
 80025da:	f241 0303 	movw	r3, #4099	; 0x1003
 80025de:	4a20      	ldr	r2, [pc, #128]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 80025e0:	4298      	cmp	r0, r3
 80025e2:	6a21      	ldr	r1, [r4, #32]
 80025e4:	f200 80be 	bhi.w	8002764 <HAL_RCC_OscConfig+0x3e0>
 80025e8:	6853      	ldr	r3, [r2, #4]
 80025ea:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80025ee:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
 80025f2:	6053      	str	r3, [r2, #4]
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	e732      	b.n	800245e <HAL_RCC_OscConfig+0xda>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f8:	4a19      	ldr	r2, [pc, #100]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 80025fa:	6813      	ldr	r3, [r2, #0]
 80025fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	e6e3      	b.n	80023cc <HAL_RCC_OscConfig+0x48>
    PWR->CR1 |= PWR_CR1_DBP;
 8002604:	4b17      	ldr	r3, [pc, #92]	; (8002664 <HAL_RCC_OscConfig+0x2e0>)
 8002606:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002608:	461d      	mov	r5, r3
    PWR->CR1 |= PWR_CR1_DBP;
 800260a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800260e:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002610:	f7fd fec6 	bl	80003a0 <HAL_GetTick>
 8002614:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002616:	e004      	b.n	8002622 <HAL_RCC_OscConfig+0x29e>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002618:	f7fd fec2 	bl	80003a0 <HAL_GetTick>
 800261c:	1b80      	subs	r0, r0, r6
 800261e:	2864      	cmp	r0, #100	; 0x64
 8002620:	d82b      	bhi.n	800267a <HAL_RCC_OscConfig+0x2f6>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002622:	682b      	ldr	r3, [r5, #0]
 8002624:	05da      	lsls	r2, r3, #23
 8002626:	d5f7      	bpl.n	8002618 <HAL_RCC_OscConfig+0x294>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002628:	68a3      	ldr	r3, [r4, #8]
 800262a:	2b01      	cmp	r3, #1
 800262c:	f000 815b 	beq.w	80028e6 <HAL_RCC_OscConfig+0x562>
 8002630:	2b00      	cmp	r3, #0
 8002632:	f040 815e 	bne.w	80028f2 <HAL_RCC_OscConfig+0x56e>
 8002636:	4b0a      	ldr	r3, [pc, #40]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
 8002638:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800263a:	f022 0201 	bic.w	r2, r2, #1
 800263e:	671a      	str	r2, [r3, #112]	; 0x70
 8002640:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002642:	f022 0204 	bic.w	r2, r2, #4
 8002646:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002648:	68a3      	ldr	r3, [r4, #8]
 800264a:	2b00      	cmp	r3, #0
 800264c:	f000 812a 	beq.w	80028a4 <HAL_RCC_OscConfig+0x520>
      tickstart = HAL_GetTick();
 8002650:	f7fd fea6 	bl	80003a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002654:	4d02      	ldr	r5, [pc, #8]	; (8002660 <HAL_RCC_OscConfig+0x2dc>)
      tickstart = HAL_GetTick();
 8002656:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002658:	f241 3688 	movw	r6, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800265c:	e009      	b.n	8002672 <HAL_RCC_OscConfig+0x2ee>
 800265e:	bf00      	nop
 8002660:	58024400 	.word	0x58024400
 8002664:	58024800 	.word	0x58024800
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002668:	f7fd fe9a 	bl	80003a0 <HAL_GetTick>
 800266c:	1bc0      	subs	r0, r0, r7
 800266e:	42b0      	cmp	r0, r6
 8002670:	d803      	bhi.n	800267a <HAL_RCC_OscConfig+0x2f6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002672:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002674:	079b      	lsls	r3, r3, #30
 8002676:	d5f7      	bpl.n	8002668 <HAL_RCC_OscConfig+0x2e4>
 8002678:	e728      	b.n	80024cc <HAL_RCC_OscConfig+0x148>
            return HAL_TIMEOUT;
 800267a:	2003      	movs	r0, #3
}
 800267c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tickstart = HAL_GetTick();
 800267e:	f7fd fe8f 	bl	80003a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002682:	4da2      	ldr	r5, [pc, #648]	; (800290c <HAL_RCC_OscConfig+0x588>)
        tickstart = HAL_GetTick();
 8002684:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002686:	e004      	b.n	8002692 <HAL_RCC_OscConfig+0x30e>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002688:	f7fd fe8a 	bl	80003a0 <HAL_GetTick>
 800268c:	1b80      	subs	r0, r0, r6
 800268e:	2864      	cmp	r0, #100	; 0x64
 8002690:	d8f3      	bhi.n	800267a <HAL_RCC_OscConfig+0x2f6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002692:	682b      	ldr	r3, [r5, #0]
 8002694:	0398      	lsls	r0, r3, #14
 8002696:	d4f7      	bmi.n	8002688 <HAL_RCC_OscConfig+0x304>
 8002698:	e6aa      	b.n	80023f0 <HAL_RCC_OscConfig+0x6c>
    return HAL_ERROR;
 800269a:	2001      	movs	r0, #1
}
 800269c:	4770      	bx	lr
      __HAL_RCC_LSI_DISABLE();
 800269e:	4b9b      	ldr	r3, [pc, #620]	; (800290c <HAL_RCC_OscConfig+0x588>)
 80026a0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026a2:	461d      	mov	r5, r3
      __HAL_RCC_LSI_DISABLE();
 80026a4:	f022 0201 	bic.w	r2, r2, #1
 80026a8:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80026aa:	f7fd fe79 	bl	80003a0 <HAL_GetTick>
 80026ae:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026b0:	e004      	b.n	80026bc <HAL_RCC_OscConfig+0x338>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026b2:	f7fd fe75 	bl	80003a0 <HAL_GetTick>
 80026b6:	1b80      	subs	r0, r0, r6
 80026b8:	2802      	cmp	r0, #2
 80026ba:	d8de      	bhi.n	800267a <HAL_RCC_OscConfig+0x2f6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026bc:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80026be:	0799      	lsls	r1, r3, #30
 80026c0:	d4f7      	bmi.n	80026b2 <HAL_RCC_OscConfig+0x32e>
 80026c2:	e6e5      	b.n	8002490 <HAL_RCC_OscConfig+0x10c>
      __HAL_RCC_HSI48_DISABLE();
 80026c4:	4b91      	ldr	r3, [pc, #580]	; (800290c <HAL_RCC_OscConfig+0x588>)
 80026c6:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026c8:	461d      	mov	r5, r3
      __HAL_RCC_HSI48_DISABLE();
 80026ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026ce:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80026d0:	f7fd fe66 	bl	80003a0 <HAL_GetTick>
 80026d4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026d6:	e004      	b.n	80026e2 <HAL_RCC_OscConfig+0x35e>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80026d8:	f7fd fe62 	bl	80003a0 <HAL_GetTick>
 80026dc:	1b80      	subs	r0, r0, r6
 80026de:	2802      	cmp	r0, #2
 80026e0:	d8cb      	bhi.n	800267a <HAL_RCC_OscConfig+0x2f6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80026e2:	682b      	ldr	r3, [r5, #0]
 80026e4:	0498      	lsls	r0, r3, #18
 80026e6:	d4f7      	bmi.n	80026d8 <HAL_RCC_OscConfig+0x354>
 80026e8:	e6ec      	b.n	80024c4 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026ea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026ee:	4b87      	ldr	r3, [pc, #540]	; (800290c <HAL_RCC_OscConfig+0x588>)
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	f47f ae64 	bne.w	80023be <HAL_RCC_OscConfig+0x3a>
 80026f6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	e662      	b.n	80023cc <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_CSI_DISABLE();
 8002706:	4b81      	ldr	r3, [pc, #516]	; (800290c <HAL_RCC_OscConfig+0x588>)
 8002708:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800270a:	461d      	mov	r5, r3
        __HAL_RCC_CSI_DISABLE();
 800270c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002710:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002712:	f7fd fe45 	bl	80003a0 <HAL_GetTick>
 8002716:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002718:	e004      	b.n	8002724 <HAL_RCC_OscConfig+0x3a0>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800271a:	f7fd fe41 	bl	80003a0 <HAL_GetTick>
 800271e:	1b80      	subs	r0, r0, r6
 8002720:	2802      	cmp	r0, #2
 8002722:	d8aa      	bhi.n	800267a <HAL_RCC_OscConfig+0x2f6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002724:	682b      	ldr	r3, [r5, #0]
 8002726:	05df      	lsls	r7, r3, #23
 8002728:	d4f7      	bmi.n	800271a <HAL_RCC_OscConfig+0x396>
 800272a:	6823      	ldr	r3, [r4, #0]
 800272c:	e697      	b.n	800245e <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_HSI_DISABLE();
 800272e:	4b77      	ldr	r3, [pc, #476]	; (800290c <HAL_RCC_OscConfig+0x588>)
 8002730:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002732:	461d      	mov	r5, r3
        __HAL_RCC_HSI_DISABLE();
 8002734:	f022 0201 	bic.w	r2, r2, #1
 8002738:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800273a:	f7fd fe31 	bl	80003a0 <HAL_GetTick>
 800273e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002740:	e004      	b.n	800274c <HAL_RCC_OscConfig+0x3c8>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002742:	f7fd fe2d 	bl	80003a0 <HAL_GetTick>
 8002746:	1b80      	subs	r0, r0, r6
 8002748:	2802      	cmp	r0, #2
 800274a:	d896      	bhi.n	800267a <HAL_RCC_OscConfig+0x2f6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800274c:	682b      	ldr	r3, [r5, #0]
 800274e:	0758      	lsls	r0, r3, #29
 8002750:	d4f7      	bmi.n	8002742 <HAL_RCC_OscConfig+0x3be>
 8002752:	6823      	ldr	r3, [r4, #0]
 8002754:	e650      	b.n	80023f8 <HAL_RCC_OscConfig+0x74>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002756:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800275a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800275e:	6053      	str	r3, [r2, #4]
 8002760:	6823      	ldr	r3, [r4, #0]
 8002762:	e649      	b.n	80023f8 <HAL_RCC_OscConfig+0x74>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002764:	68d3      	ldr	r3, [r2, #12]
 8002766:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800276a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800276e:	60d3      	str	r3, [r2, #12]
 8002770:	6823      	ldr	r3, [r4, #0]
 8002772:	e674      	b.n	800245e <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_PLL_DISABLE();
 8002774:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002778:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 800277a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800277c:	f7fd fe10 	bl	80003a0 <HAL_GetTick>
 8002780:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002782:	e005      	b.n	8002790 <HAL_RCC_OscConfig+0x40c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002784:	f7fd fe0c 	bl	80003a0 <HAL_GetTick>
 8002788:	1b80      	subs	r0, r0, r6
 800278a:	2802      	cmp	r0, #2
 800278c:	f63f af75 	bhi.w	800267a <HAL_RCC_OscConfig+0x2f6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002790:	682b      	ldr	r3, [r5, #0]
 8002792:	0199      	lsls	r1, r3, #6
 8002794:	d4f6      	bmi.n	8002784 <HAL_RCC_OscConfig+0x400>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002796:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8002798:	4b5d      	ldr	r3, [pc, #372]	; (8002910 <HAL_RCC_OscConfig+0x58c>)
 800279a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800279c:	4013      	ands	r3, r2
 800279e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80027a0:	495c      	ldr	r1, [pc, #368]	; (8002914 <HAL_RCC_OscConfig+0x590>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027a2:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80027a4:	4e59      	ldr	r6, [pc, #356]	; (800290c <HAL_RCC_OscConfig+0x588>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027a6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80027aa:	62ab      	str	r3, [r5, #40]	; 0x28
 80027ac:	6b27      	ldr	r7, [r4, #48]	; 0x30
 80027ae:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 80027b2:	3f01      	subs	r7, #1
 80027b4:	1e50      	subs	r0, r2, #1
 80027b6:	3b01      	subs	r3, #1
 80027b8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80027ba:	f3c7 0708 	ubfx	r7, r7, #0, #9
 80027be:	025b      	lsls	r3, r3, #9
 80027c0:	0400      	lsls	r0, r0, #16
 80027c2:	3a01      	subs	r2, #1
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 80027ca:	0612      	lsls	r2, r2, #24
 80027cc:	4303      	orrs	r3, r0
 80027ce:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80027d2:	433b      	orrs	r3, r7
 80027d4:	4313      	orrs	r3, r2
 80027d6:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 80027d8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80027da:	f023 0301 	bic.w	r3, r3, #1
 80027de:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80027e0:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80027e2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80027e4:	4011      	ands	r1, r2
 80027e6:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80027ea:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80027ec:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80027ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80027f0:	f023 030c 	bic.w	r3, r3, #12
 80027f4:	4313      	orrs	r3, r2
 80027f6:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80027f8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80027fa:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80027fc:	f023 0302 	bic.w	r3, r3, #2
 8002800:	4313      	orrs	r3, r2
 8002802:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002804:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002806:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800280a:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800280c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800280e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002812:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002814:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002816:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800281a:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 800281c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800281e:	f043 0301 	orr.w	r3, r3, #1
 8002822:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002824:	682b      	ldr	r3, [r5, #0]
 8002826:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800282a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800282c:	f7fd fdb8 	bl	80003a0 <HAL_GetTick>
 8002830:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002832:	e005      	b.n	8002840 <HAL_RCC_OscConfig+0x4bc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002834:	f7fd fdb4 	bl	80003a0 <HAL_GetTick>
 8002838:	1b00      	subs	r0, r0, r4
 800283a:	2802      	cmp	r0, #2
 800283c:	f63f af1d 	bhi.w	800267a <HAL_RCC_OscConfig+0x2f6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002840:	6833      	ldr	r3, [r6, #0]
 8002842:	019a      	lsls	r2, r3, #6
 8002844:	d5f6      	bpl.n	8002834 <HAL_RCC_OscConfig+0x4b0>
 8002846:	e65f      	b.n	8002508 <HAL_RCC_OscConfig+0x184>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002848:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800284a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800284c:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800284e:	f43f ae5c 	beq.w	800250a <HAL_RCC_OscConfig+0x186>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002852:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002856:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002858:	428b      	cmp	r3, r1
 800285a:	f47f aeae 	bne.w	80025ba <HAL_RCC_OscConfig+0x236>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800285e:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002862:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002864:	429a      	cmp	r2, r3
 8002866:	f47f aea8 	bne.w	80025ba <HAL_RCC_OscConfig+0x236>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800286a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800286c:	f3c5 0208 	ubfx	r2, r5, #0, #9
 8002870:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002872:	429a      	cmp	r2, r3
 8002874:	f47f aea1 	bne.w	80025ba <HAL_RCC_OscConfig+0x236>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002878:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800287a:	f3c5 2246 	ubfx	r2, r5, #9, #7
 800287e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002880:	429a      	cmp	r2, r3
 8002882:	f47f ae9a 	bne.w	80025ba <HAL_RCC_OscConfig+0x236>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002886:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002888:	f3c5 4206 	ubfx	r2, r5, #16, #7
 800288c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800288e:	429a      	cmp	r2, r3
 8002890:	f47f ae93 	bne.w	80025ba <HAL_RCC_OscConfig+0x236>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002894:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002896:	f3c5 6506 	ubfx	r5, r5, #24, #7
 800289a:	3801      	subs	r0, #1
    return HAL_ERROR;
 800289c:	1a28      	subs	r0, r5, r0
 800289e:	bf18      	it	ne
 80028a0:	2001      	movne	r0, #1
 80028a2:	e632      	b.n	800250a <HAL_RCC_OscConfig+0x186>
      tickstart = HAL_GetTick();
 80028a4:	f7fd fd7c 	bl	80003a0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028a8:	4d18      	ldr	r5, [pc, #96]	; (800290c <HAL_RCC_OscConfig+0x588>)
      tickstart = HAL_GetTick();
 80028aa:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028ac:	f241 3688 	movw	r6, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028b0:	e005      	b.n	80028be <HAL_RCC_OscConfig+0x53a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028b2:	f7fd fd75 	bl	80003a0 <HAL_GetTick>
 80028b6:	1bc0      	subs	r0, r0, r7
 80028b8:	42b0      	cmp	r0, r6
 80028ba:	f63f aede 	bhi.w	800267a <HAL_RCC_OscConfig+0x2f6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028be:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80028c0:	0798      	lsls	r0, r3, #30
 80028c2:	d4f6      	bmi.n	80028b2 <HAL_RCC_OscConfig+0x52e>
 80028c4:	e602      	b.n	80024cc <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028c6:	68eb      	ldr	r3, [r5, #12]
 80028c8:	6a22      	ldr	r2, [r4, #32]
 80028ca:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80028ce:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80028d2:	60eb      	str	r3, [r5, #12]
 80028d4:	6823      	ldr	r3, [r4, #0]
 80028d6:	e5c2      	b.n	800245e <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028d8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80028dc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80028e0:	606b      	str	r3, [r5, #4]
 80028e2:	6823      	ldr	r3, [r4, #0]
 80028e4:	e588      	b.n	80023f8 <HAL_RCC_OscConfig+0x74>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028e6:	4a09      	ldr	r2, [pc, #36]	; (800290c <HAL_RCC_OscConfig+0x588>)
 80028e8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80028ea:	f043 0301 	orr.w	r3, r3, #1
 80028ee:	6713      	str	r3, [r2, #112]	; 0x70
 80028f0:	e6aa      	b.n	8002648 <HAL_RCC_OscConfig+0x2c4>
 80028f2:	2b05      	cmp	r3, #5
 80028f4:	4b05      	ldr	r3, [pc, #20]	; (800290c <HAL_RCC_OscConfig+0x588>)
 80028f6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80028f8:	f47f ae9f 	bne.w	800263a <HAL_RCC_OscConfig+0x2b6>
 80028fc:	f042 0204 	orr.w	r2, r2, #4
 8002900:	671a      	str	r2, [r3, #112]	; 0x70
 8002902:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002904:	f042 0201 	orr.w	r2, r2, #1
 8002908:	671a      	str	r2, [r3, #112]	; 0x70
 800290a:	e69d      	b.n	8002648 <HAL_RCC_OscConfig+0x2c4>
 800290c:	58024400 	.word	0x58024400
 8002910:	fffffc0c 	.word	0xfffffc0c
 8002914:	ffff0007 	.word	0xffff0007

08002918 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002918:	4a3e      	ldr	r2, [pc, #248]	; (8002a14 <HAL_RCC_GetSysClockFreq+0xfc>)
 800291a:	6913      	ldr	r3, [r2, #16]
 800291c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002920:	2b10      	cmp	r3, #16
 8002922:	d04f      	beq.n	80029c4 <HAL_RCC_GetSysClockFreq+0xac>
 8002924:	2b18      	cmp	r3, #24
 8002926:	d00b      	beq.n	8002940 <HAL_RCC_GetSysClockFreq+0x28>
 8002928:	b10b      	cbz	r3, 800292e <HAL_RCC_GetSysClockFreq+0x16>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800292a:	483b      	ldr	r0, [pc, #236]	; (8002a18 <HAL_RCC_GetSysClockFreq+0x100>)
 800292c:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800292e:	6813      	ldr	r3, [r2, #0]
 8002930:	0699      	lsls	r1, r3, #26
 8002932:	d549      	bpl.n	80029c8 <HAL_RCC_GetSysClockFreq+0xb0>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002934:	6813      	ldr	r3, [r2, #0]
 8002936:	4839      	ldr	r0, [pc, #228]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x104>)
 8002938:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800293c:	40d8      	lsrs	r0, r3
 800293e:	4770      	bx	lr
{
 8002940:	b410      	push	{r4}
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002942:	6a91      	ldr	r1, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002944:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002946:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002948:	f3c0 1005 	ubfx	r0, r0, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800294c:	6b54      	ldr	r4, [r2, #52]	; 0x34

    if (pllm != 0U)
 800294e:	b3b0      	cbz	r0, 80029be <HAL_RCC_GetSysClockFreq+0xa6>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002950:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002954:	f003 0301 	and.w	r3, r3, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002958:	f001 0103 	and.w	r1, r1, #3
 800295c:	ee07 0a90 	vmov	s15, r0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002960:	fb03 f304 	mul.w	r3, r3, r4
    {
      switch (pllsource)
 8002964:	2901      	cmp	r1, #1
 8002966:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800296a:	ee07 3a10 	vmov	s14, r3
 800296e:	eeba 7ae9 	vcvt.f32.s32	s14, s14, #13
      switch (pllsource)
 8002972:	d002      	beq.n	800297a <HAL_RCC_GetSysClockFreq+0x62>
 8002974:	d32d      	bcc.n	80029d2 <HAL_RCC_GetSysClockFreq+0xba>
 8002976:	2902      	cmp	r1, #2
 8002978:	d028      	beq.n	80029cc <HAL_RCC_GetSysClockFreq+0xb4>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800297a:	eddf 5a29 	vldr	s11, [pc, #164]	; 8002a20 <HAL_RCC_GetSysClockFreq+0x108>
 800297e:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8002982:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002988:	ee07 3a90 	vmov	s15, r3
 800298c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002990:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002994:	ee77 7a86 	vadd.f32	s15, s15, s12
 8002998:	ee37 7a87 	vadd.f32	s14, s15, s14
 800299c:	ee27 7a26 	vmul.f32	s14, s14, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80029a0:	4b1c      	ldr	r3, [pc, #112]	; (8002a14 <HAL_RCC_GetSysClockFreq+0xfc>)
 80029a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80029a8:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80029aa:	ee07 3a90 	vmov	s15, r3
 80029ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80029b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029ba:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 80029be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80029c2:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80029c4:	4817      	ldr	r0, [pc, #92]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x10c>)
 80029c6:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 80029c8:	4814      	ldr	r0, [pc, #80]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x104>)
}
 80029ca:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80029cc:	eddf 5a16 	vldr	s11, [pc, #88]	; 8002a28 <HAL_RCC_GetSysClockFreq+0x110>
 80029d0:	e7d5      	b.n	800297e <HAL_RCC_GetSysClockFreq+0x66>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80029d2:	6813      	ldr	r3, [r2, #0]
 80029d4:	069b      	lsls	r3, r3, #26
 80029d6:	d51a      	bpl.n	8002a0e <HAL_RCC_GetSysClockFreq+0xf6>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80029d8:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80029da:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80029de:	490f      	ldr	r1, [pc, #60]	; (8002a1c <HAL_RCC_GetSysClockFreq+0x104>)
 80029e0:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80029e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80029e6:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80029e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029ec:	ee06 1a90 	vmov	s13, r1
 80029f0:	eef8 5ae6 	vcvt.f32.s32	s11, s13
 80029f4:	ee06 3a90 	vmov	s13, r3
 80029f8:	eeb8 6ae6 	vcvt.f32.s32	s12, s13
 80029fc:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8002a00:	ee76 7a05 	vadd.f32	s15, s12, s10
 8002a04:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a08:	ee26 7a87 	vmul.f32	s14, s13, s14
 8002a0c:	e7c8      	b.n	80029a0 <HAL_RCC_GetSysClockFreq+0x88>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002a0e:	eddf 5a07 	vldr	s11, [pc, #28]	; 8002a2c <HAL_RCC_GetSysClockFreq+0x114>
 8002a12:	e7b4      	b.n	800297e <HAL_RCC_GetSysClockFreq+0x66>
 8002a14:	58024400 	.word	0x58024400
 8002a18:	003d0900 	.word	0x003d0900
 8002a1c:	03d09000 	.word	0x03d09000
 8002a20:	4a742400 	.word	0x4a742400
 8002a24:	017d7840 	.word	0x017d7840
 8002a28:	4bbebc20 	.word	0x4bbebc20
 8002a2c:	4c742400 	.word	0x4c742400

08002a30 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002a30:	b178      	cbz	r0, 8002a52 <HAL_RCC_ClockConfig+0x22>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a32:	4a91      	ldr	r2, [pc, #580]	; (8002c78 <HAL_RCC_ClockConfig+0x248>)
 8002a34:	6813      	ldr	r3, [r2, #0]
 8002a36:	f003 030f 	and.w	r3, r3, #15
 8002a3a:	428b      	cmp	r3, r1
 8002a3c:	d20b      	bcs.n	8002a56 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3e:	6813      	ldr	r3, [r2, #0]
 8002a40:	f023 030f 	bic.w	r3, r3, #15
 8002a44:	430b      	orrs	r3, r1
 8002a46:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a48:	6813      	ldr	r3, [r2, #0]
 8002a4a:	f003 030f 	and.w	r3, r3, #15
 8002a4e:	428b      	cmp	r3, r1
 8002a50:	d001      	beq.n	8002a56 <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8002a52:	2001      	movs	r0, #1
}
 8002a54:	4770      	bx	lr
{
 8002a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002a5a:	6803      	ldr	r3, [r0, #0]
 8002a5c:	075f      	lsls	r7, r3, #29
 8002a5e:	d50c      	bpl.n	8002a7a <HAL_RCC_ClockConfig+0x4a>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002a60:	4c86      	ldr	r4, [pc, #536]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002a62:	6905      	ldr	r5, [r0, #16]
 8002a64:	69a2      	ldr	r2, [r4, #24]
 8002a66:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8002a6a:	4295      	cmp	r5, r2
 8002a6c:	d905      	bls.n	8002a7a <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002a6e:	69a3      	ldr	r3, [r4, #24]
 8002a70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a74:	432b      	orrs	r3, r5
 8002a76:	61a3      	str	r3, [r4, #24]
 8002a78:	6803      	ldr	r3, [r0, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a7a:	071e      	lsls	r6, r3, #28
 8002a7c:	d50c      	bpl.n	8002a98 <HAL_RCC_ClockConfig+0x68>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002a7e:	4c7f      	ldr	r4, [pc, #508]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002a80:	6945      	ldr	r5, [r0, #20]
 8002a82:	69e2      	ldr	r2, [r4, #28]
 8002a84:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8002a88:	4295      	cmp	r5, r2
 8002a8a:	d905      	bls.n	8002a98 <HAL_RCC_ClockConfig+0x68>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002a8c:	69e3      	ldr	r3, [r4, #28]
 8002a8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a92:	432b      	orrs	r3, r5
 8002a94:	61e3      	str	r3, [r4, #28]
 8002a96:	6803      	ldr	r3, [r0, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a98:	06dd      	lsls	r5, r3, #27
 8002a9a:	d50c      	bpl.n	8002ab6 <HAL_RCC_ClockConfig+0x86>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002a9c:	4c77      	ldr	r4, [pc, #476]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002a9e:	6985      	ldr	r5, [r0, #24]
 8002aa0:	69e2      	ldr	r2, [r4, #28]
 8002aa2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002aa6:	4295      	cmp	r5, r2
 8002aa8:	d905      	bls.n	8002ab6 <HAL_RCC_ClockConfig+0x86>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002aaa:	69e3      	ldr	r3, [r4, #28]
 8002aac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002ab0:	432b      	orrs	r3, r5
 8002ab2:	61e3      	str	r3, [r4, #28]
 8002ab4:	6803      	ldr	r3, [r0, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ab6:	069c      	lsls	r4, r3, #26
 8002ab8:	d50c      	bpl.n	8002ad4 <HAL_RCC_ClockConfig+0xa4>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002aba:	4c70      	ldr	r4, [pc, #448]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002abc:	69c5      	ldr	r5, [r0, #28]
 8002abe:	6a22      	ldr	r2, [r4, #32]
 8002ac0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8002ac4:	4295      	cmp	r5, r2
 8002ac6:	d905      	bls.n	8002ad4 <HAL_RCC_ClockConfig+0xa4>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002ac8:	6a23      	ldr	r3, [r4, #32]
 8002aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ace:	432b      	orrs	r3, r5
 8002ad0:	6223      	str	r3, [r4, #32]
 8002ad2:	6803      	ldr	r3, [r0, #0]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ad4:	079a      	lsls	r2, r3, #30
 8002ad6:	4604      	mov	r4, r0
 8002ad8:	460d      	mov	r5, r1
 8002ada:	d512      	bpl.n	8002b02 <HAL_RCC_ClockConfig+0xd2>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002adc:	4867      	ldr	r0, [pc, #412]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002ade:	68e1      	ldr	r1, [r4, #12]
 8002ae0:	6982      	ldr	r2, [r0, #24]
 8002ae2:	f002 020f 	and.w	r2, r2, #15
 8002ae6:	4291      	cmp	r1, r2
 8002ae8:	d93d      	bls.n	8002b66 <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aea:	6983      	ldr	r3, [r0, #24]
 8002aec:	f023 030f 	bic.w	r3, r3, #15
 8002af0:	4319      	orrs	r1, r3
 8002af2:	6181      	str	r1, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002af4:	6823      	ldr	r3, [r4, #0]
 8002af6:	07df      	lsls	r7, r3, #31
 8002af8:	d405      	bmi.n	8002b06 <HAL_RCC_ClockConfig+0xd6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002afa:	079f      	lsls	r7, r3, #30
 8002afc:	d540      	bpl.n	8002b80 <HAL_RCC_ClockConfig+0x150>
 8002afe:	68e1      	ldr	r1, [r4, #12]
 8002b00:	e033      	b.n	8002b6a <HAL_RCC_ClockConfig+0x13a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b02:	07db      	lsls	r3, r3, #31
 8002b04:	d53c      	bpl.n	8002b80 <HAL_RCC_ClockConfig+0x150>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002b06:	4a5d      	ldr	r2, [pc, #372]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002b08:	68a1      	ldr	r1, [r4, #8]
 8002b0a:	6993      	ldr	r3, [r2, #24]
 8002b0c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002b10:	430b      	orrs	r3, r1
 8002b12:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b14:	6863      	ldr	r3, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b16:	6812      	ldr	r2, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	f000 809e 	beq.w	8002c5a <HAL_RCC_ClockConfig+0x22a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b1e:	2b03      	cmp	r3, #3
 8002b20:	f000 80a1 	beq.w	8002c66 <HAL_RCC_ClockConfig+0x236>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	f000 80a2 	beq.w	8002c6e <HAL_RCC_ClockConfig+0x23e>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b2a:	0752      	lsls	r2, r2, #29
 8002b2c:	d538      	bpl.n	8002ba0 <HAL_RCC_ClockConfig+0x170>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b2e:	4953      	ldr	r1, [pc, #332]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b30:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b34:	690a      	ldr	r2, [r1, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b36:	460e      	mov	r6, r1
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b38:	f022 0207 	bic.w	r2, r2, #7
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	610b      	str	r3, [r1, #16]
      tickstart = HAL_GetTick();
 8002b40:	f7fd fc2e 	bl	80003a0 <HAL_GetTick>
 8002b44:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b46:	e005      	b.n	8002b54 <HAL_RCC_ClockConfig+0x124>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b48:	f7fd fc2a 	bl	80003a0 <HAL_GetTick>
 8002b4c:	1bc0      	subs	r0, r0, r7
 8002b4e:	4540      	cmp	r0, r8
 8002b50:	f200 8087 	bhi.w	8002c62 <HAL_RCC_ClockConfig+0x232>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b54:	6933      	ldr	r3, [r6, #16]
 8002b56:	6862      	ldr	r2, [r4, #4]
 8002b58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002b5c:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8002b60:	d1f2      	bne.n	8002b48 <HAL_RCC_ClockConfig+0x118>
 8002b62:	6823      	ldr	r3, [r4, #0]
 8002b64:	e7c9      	b.n	8002afa <HAL_RCC_ClockConfig+0xca>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b66:	07da      	lsls	r2, r3, #31
 8002b68:	d4cd      	bmi.n	8002b06 <HAL_RCC_ClockConfig+0xd6>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b6a:	4a44      	ldr	r2, [pc, #272]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002b6c:	6993      	ldr	r3, [r2, #24]
 8002b6e:	f003 030f 	and.w	r3, r3, #15
 8002b72:	428b      	cmp	r3, r1
 8002b74:	d904      	bls.n	8002b80 <HAL_RCC_ClockConfig+0x150>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b76:	6993      	ldr	r3, [r2, #24]
 8002b78:	f023 030f 	bic.w	r3, r3, #15
 8002b7c:	4319      	orrs	r1, r3
 8002b7e:	6191      	str	r1, [r2, #24]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b80:	4a3d      	ldr	r2, [pc, #244]	; (8002c78 <HAL_RCC_ClockConfig+0x248>)
 8002b82:	6813      	ldr	r3, [r2, #0]
 8002b84:	f003 030f 	and.w	r3, r3, #15
 8002b88:	42ab      	cmp	r3, r5
 8002b8a:	d90c      	bls.n	8002ba6 <HAL_RCC_ClockConfig+0x176>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b8c:	6813      	ldr	r3, [r2, #0]
 8002b8e:	f023 030f 	bic.w	r3, r3, #15
 8002b92:	432b      	orrs	r3, r5
 8002b94:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b96:	6813      	ldr	r3, [r2, #0]
 8002b98:	f003 030f 	and.w	r3, r3, #15
 8002b9c:	42ab      	cmp	r3, r5
 8002b9e:	d002      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0x176>
    return HAL_ERROR;
 8002ba0:	2001      	movs	r0, #1
}
 8002ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ba6:	6823      	ldr	r3, [r4, #0]
 8002ba8:	075e      	lsls	r6, r3, #29
 8002baa:	d50c      	bpl.n	8002bc6 <HAL_RCC_ClockConfig+0x196>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002bac:	4933      	ldr	r1, [pc, #204]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002bae:	6920      	ldr	r0, [r4, #16]
 8002bb0:	698a      	ldr	r2, [r1, #24]
 8002bb2:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8002bb6:	4290      	cmp	r0, r2
 8002bb8:	d205      	bcs.n	8002bc6 <HAL_RCC_ClockConfig+0x196>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002bba:	698b      	ldr	r3, [r1, #24]
 8002bbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bc0:	4303      	orrs	r3, r0
 8002bc2:	618b      	str	r3, [r1, #24]
 8002bc4:	6823      	ldr	r3, [r4, #0]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bc6:	071d      	lsls	r5, r3, #28
 8002bc8:	d50c      	bpl.n	8002be4 <HAL_RCC_ClockConfig+0x1b4>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002bca:	492c      	ldr	r1, [pc, #176]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002bcc:	6960      	ldr	r0, [r4, #20]
 8002bce:	69ca      	ldr	r2, [r1, #28]
 8002bd0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8002bd4:	4290      	cmp	r0, r2
 8002bd6:	d205      	bcs.n	8002be4 <HAL_RCC_ClockConfig+0x1b4>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002bd8:	69cb      	ldr	r3, [r1, #28]
 8002bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bde:	4303      	orrs	r3, r0
 8002be0:	61cb      	str	r3, [r1, #28]
 8002be2:	6823      	ldr	r3, [r4, #0]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002be4:	06d8      	lsls	r0, r3, #27
 8002be6:	d50c      	bpl.n	8002c02 <HAL_RCC_ClockConfig+0x1d2>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002be8:	4924      	ldr	r1, [pc, #144]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002bea:	69a0      	ldr	r0, [r4, #24]
 8002bec:	69ca      	ldr	r2, [r1, #28]
 8002bee:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002bf2:	4290      	cmp	r0, r2
 8002bf4:	d205      	bcs.n	8002c02 <HAL_RCC_ClockConfig+0x1d2>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002bf6:	69cb      	ldr	r3, [r1, #28]
 8002bf8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002bfc:	4303      	orrs	r3, r0
 8002bfe:	61cb      	str	r3, [r1, #28]
 8002c00:	6823      	ldr	r3, [r4, #0]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002c02:	0699      	lsls	r1, r3, #26
 8002c04:	d50b      	bpl.n	8002c1e <HAL_RCC_ClockConfig+0x1ee>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002c06:	4a1d      	ldr	r2, [pc, #116]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002c08:	69e1      	ldr	r1, [r4, #28]
 8002c0a:	6a13      	ldr	r3, [r2, #32]
 8002c0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002c10:	4299      	cmp	r1, r3
 8002c12:	d204      	bcs.n	8002c1e <HAL_RCC_ClockConfig+0x1ee>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002c14:	6a13      	ldr	r3, [r2, #32]
 8002c16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c1a:	430b      	orrs	r3, r1
 8002c1c:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c1e:	f7ff fe7b 	bl	8002918 <HAL_RCC_GetSysClockFreq>
 8002c22:	4a16      	ldr	r2, [pc, #88]	; (8002c7c <HAL_RCC_ClockConfig+0x24c>)
 8002c24:	4916      	ldr	r1, [pc, #88]	; (8002c80 <HAL_RCC_ClockConfig+0x250>)
 8002c26:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c28:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c2a:	f3c3 2303 	ubfx	r3, r3, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 8002c2e:	4d15      	ldr	r5, [pc, #84]	; (8002c84 <HAL_RCC_ClockConfig+0x254>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c30:	f002 020f 	and.w	r2, r2, #15
 8002c34:	4c14      	ldr	r4, [pc, #80]	; (8002c88 <HAL_RCC_ClockConfig+0x258>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c36:	5ccb      	ldrb	r3, [r1, r3]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c38:	5c8a      	ldrb	r2, [r1, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c3a:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 8002c3e:	4913      	ldr	r1, [pc, #76]	; (8002c8c <HAL_RCC_ClockConfig+0x25c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c40:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c44:	fa20 f303 	lsr.w	r3, r0, r3
  halstatus = HAL_InitTick (uwTickPrio);
 8002c48:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c4a:	fa23 f202 	lsr.w	r2, r3, r2
  SystemCoreClock = common_system_clock;
 8002c4e:	600b      	str	r3, [r1, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c50:	6022      	str	r2, [r4, #0]
}
 8002c52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8002c56:	f7fd bb3f 	b.w	80002d8 <HAL_InitTick>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c5a:	0396      	lsls	r6, r2, #14
 8002c5c:	f53f af67 	bmi.w	8002b2e <HAL_RCC_ClockConfig+0xfe>
 8002c60:	e79e      	b.n	8002ba0 <HAL_RCC_ClockConfig+0x170>
            return HAL_TIMEOUT;
 8002c62:	2003      	movs	r0, #3
 8002c64:	e79d      	b.n	8002ba2 <HAL_RCC_ClockConfig+0x172>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c66:	0190      	lsls	r0, r2, #6
 8002c68:	f53f af61 	bmi.w	8002b2e <HAL_RCC_ClockConfig+0xfe>
 8002c6c:	e798      	b.n	8002ba0 <HAL_RCC_ClockConfig+0x170>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c6e:	05d1      	lsls	r1, r2, #23
 8002c70:	f53f af5d 	bmi.w	8002b2e <HAL_RCC_ClockConfig+0xfe>
 8002c74:	e794      	b.n	8002ba0 <HAL_RCC_ClockConfig+0x170>
 8002c76:	bf00      	nop
 8002c78:	52002000 	.word	0x52002000
 8002c7c:	58024400 	.word	0x58024400
 8002c80:	08094094 	.word	0x08094094
 8002c84:	20000004 	.word	0x20000004
 8002c88:	2000006c 	.word	0x2000006c
 8002c8c:	20000068 	.word	0x20000068

08002c90 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c90:	4a49      	ldr	r2, [pc, #292]	; (8002db8 <HAL_RCC_GetHCLKFreq+0x128>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c92:	b430      	push	{r4, r5}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c94:	6913      	ldr	r3, [r2, #16]
 8002c96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002c9a:	2b10      	cmp	r3, #16
 8002c9c:	d064      	beq.n	8002d68 <HAL_RCC_GetHCLKFreq+0xd8>
 8002c9e:	2b18      	cmp	r3, #24
 8002ca0:	d022      	beq.n	8002ce8 <HAL_RCC_GetHCLKFreq+0x58>
 8002ca2:	b1bb      	cbz	r3, 8002cd4 <HAL_RCC_GetHCLKFreq+0x44>
    sysclockfreq = CSI_VALUE;
 8002ca4:	4b45      	ldr	r3, [pc, #276]	; (8002dbc <HAL_RCC_GetHCLKFreq+0x12c>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002ca6:	4944      	ldr	r1, [pc, #272]	; (8002db8 <HAL_RCC_GetHCLKFreq+0x128>)
 8002ca8:	4845      	ldr	r0, [pc, #276]	; (8002dc0 <HAL_RCC_GetHCLKFreq+0x130>)
 8002caa:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002cac:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002cae:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002cb2:	4c44      	ldr	r4, [pc, #272]	; (8002dc4 <HAL_RCC_GetHCLKFreq+0x134>)
 8002cb4:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002cb8:	4d43      	ldr	r5, [pc, #268]	; (8002dc8 <HAL_RCC_GetHCLKFreq+0x138>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002cba:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002cbc:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002cbe:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002cc2:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002cc6:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002cc8:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8002ccc:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002cce:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8002cd0:	bc30      	pop	{r4, r5}
 8002cd2:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002cd4:	6813      	ldr	r3, [r2, #0]
 8002cd6:	0699      	lsls	r1, r3, #26
 8002cd8:	d548      	bpl.n	8002d6c <HAL_RCC_GetHCLKFreq+0xdc>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002cda:	6813      	ldr	r3, [r2, #0]
 8002cdc:	4a3b      	ldr	r2, [pc, #236]	; (8002dcc <HAL_RCC_GetHCLKFreq+0x13c>)
 8002cde:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce6:	e7de      	b.n	8002ca6 <HAL_RCC_GetHCLKFreq+0x16>
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002ce8:	6a90      	ldr	r0, [r2, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002cea:	6a93      	ldr	r3, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002cec:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002cee:	f3c3 1305 	ubfx	r3, r3, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002cf2:	6b54      	ldr	r4, [r2, #52]	; 0x34
    if (pllm != 0U)
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d0d6      	beq.n	8002ca6 <HAL_RCC_GetHCLKFreq+0x16>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002cf8:	f3c4 04cc 	ubfx	r4, r4, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002cfc:	f001 0101 	and.w	r1, r1, #1
 8002d00:	ee07 3a90 	vmov	s15, r3
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002d04:	f000 0003 	and.w	r0, r0, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002d08:	fb01 f304 	mul.w	r3, r1, r4
 8002d0c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
      switch (pllsource)
 8002d10:	2801      	cmp	r0, #1
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002d12:	ee07 3a90 	vmov	s15, r3
 8002d16:	eefa 7ae9 	vcvt.f32.s32	s15, s15, #13
      switch (pllsource)
 8002d1a:	d002      	beq.n	8002d22 <HAL_RCC_GetHCLKFreq+0x92>
 8002d1c:	d32b      	bcc.n	8002d76 <HAL_RCC_GetHCLKFreq+0xe6>
 8002d1e:	2802      	cmp	r0, #2
 8002d20:	d026      	beq.n	8002d70 <HAL_RCC_GetHCLKFreq+0xe0>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002d22:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002dd0 <HAL_RCC_GetHCLKFreq+0x140>
 8002d26:	ee87 6a26 	vdiv.f32	s12, s14, s13
 8002d2a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d30:	ee07 3a10 	vmov	s14, r3
 8002d34:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8002d38:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002d3c:	ee37 7a25 	vadd.f32	s14, s14, s11
 8002d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d44:	ee67 7a86 	vmul.f32	s15, s15, s12
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8002d48:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <HAL_RCC_GetHCLKFreq+0x128>)
 8002d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002d50:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8002d52:	ee07 3a10 	vmov	s14, r3
 8002d56:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002d5a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002d5e:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8002d62:	ee17 3a90 	vmov	r3, s15
 8002d66:	e79e      	b.n	8002ca6 <HAL_RCC_GetHCLKFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8002d68:	4b1a      	ldr	r3, [pc, #104]	; (8002dd4 <HAL_RCC_GetHCLKFreq+0x144>)
 8002d6a:	e79c      	b.n	8002ca6 <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002d6c:	4b17      	ldr	r3, [pc, #92]	; (8002dcc <HAL_RCC_GetHCLKFreq+0x13c>)
 8002d6e:	e79a      	b.n	8002ca6 <HAL_RCC_GetHCLKFreq+0x16>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002d70:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002dd8 <HAL_RCC_GetHCLKFreq+0x148>
 8002d74:	e7d7      	b.n	8002d26 <HAL_RCC_GetHCLKFreq+0x96>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d76:	6813      	ldr	r3, [r2, #0]
 8002d78:	069b      	lsls	r3, r3, #26
 8002d7a:	d51a      	bpl.n	8002db2 <HAL_RCC_GetHCLKFreq+0x122>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002d7c:	6810      	ldr	r0, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002d7e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002d82:	4912      	ldr	r1, [pc, #72]	; (8002dcc <HAL_RCC_GetHCLKFreq+0x13c>)
 8002d84:	f3c0 00c1 	ubfx	r0, r0, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002d88:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002d8a:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002d8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d90:	ee07 1a10 	vmov	s14, r1
 8002d94:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8002d98:	ee07 3a10 	vmov	s14, r3
 8002d9c:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8002da0:	ee85 7aa6 	vdiv.f32	s14, s11, s13
 8002da4:	ee76 6a05 	vadd.f32	s13, s12, s10
 8002da8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002dac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002db0:	e7ca      	b.n	8002d48 <HAL_RCC_GetHCLKFreq+0xb8>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002db2:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002ddc <HAL_RCC_GetHCLKFreq+0x14c>
 8002db6:	e7b6      	b.n	8002d26 <HAL_RCC_GetHCLKFreq+0x96>
 8002db8:	58024400 	.word	0x58024400
 8002dbc:	003d0900 	.word	0x003d0900
 8002dc0:	08094094 	.word	0x08094094
 8002dc4:	2000006c 	.word	0x2000006c
 8002dc8:	20000068 	.word	0x20000068
 8002dcc:	03d09000 	.word	0x03d09000
 8002dd0:	4a742400 	.word	0x4a742400
 8002dd4:	017d7840 	.word	0x017d7840
 8002dd8:	4bbebc20 	.word	0x4bbebc20
 8002ddc:	4c742400 	.word	0x4c742400

08002de0 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002de0:	4a3b      	ldr	r2, [pc, #236]	; (8002ed0 <RCCEx_PLL2_Config+0xf0>)
{
 8002de2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002de4:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002de6:	f003 0303 	and.w	r3, r3, #3
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d067      	beq.n	8002ebe <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8002dee:	6813      	ldr	r3, [r2, #0]
 8002df0:	460f      	mov	r7, r1
 8002df2:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002df4:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 8002df6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002dfa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002dfc:	f7fd fad0 	bl	80003a0 <HAL_GetTick>
 8002e00:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002e02:	e004      	b.n	8002e0e <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002e04:	f7fd facc 	bl	80003a0 <HAL_GetTick>
 8002e08:	1b80      	subs	r0, r0, r6
 8002e0a:	2802      	cmp	r0, #2
 8002e0c:	d859      	bhi.n	8002ec2 <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	011a      	lsls	r2, r3, #4
 8002e12:	d4f7      	bmi.n	8002e04 <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8002e14:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002e16:	682a      	ldr	r2, [r5, #0]
 8002e18:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8002e1c:	492d      	ldr	r1, [pc, #180]	; (8002ed4 <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8002e1e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002e22:	62a3      	str	r3, [r4, #40]	; 0x28
 8002e24:	686e      	ldr	r6, [r5, #4]
 8002e26:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8002e2a:	3e01      	subs	r6, #1
 8002e2c:	1e50      	subs	r0, r2, #1
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	692a      	ldr	r2, [r5, #16]
 8002e32:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8002e36:	025b      	lsls	r3, r3, #9
 8002e38:	0400      	lsls	r0, r0, #16
 8002e3a:	3a01      	subs	r2, #1
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8002e42:	0612      	lsls	r2, r2, #24
 8002e44:	4303      	orrs	r3, r0
 8002e46:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8002e4a:	4333      	orrs	r3, r6
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8002e50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002e52:	696a      	ldr	r2, [r5, #20]
 8002e54:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8002e5c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002e5e:	69aa      	ldr	r2, [r5, #24]
 8002e60:	f023 0320 	bic.w	r3, r3, #32
 8002e64:	4313      	orrs	r3, r2
 8002e66:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8002e68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002e6a:	f023 0310 	bic.w	r3, r3, #16
 8002e6e:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8002e70:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002e72:	69eb      	ldr	r3, [r5, #28]
 8002e74:	4011      	ands	r1, r2
 8002e76:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8002e7a:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8002e7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002e7e:	f043 0310 	orr.w	r3, r3, #16
 8002e82:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8002e84:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8002e86:	b1f7      	cbz	r7, 8002ec6 <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8002e88:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8002e8a:	bf0c      	ite	eq
 8002e8c:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8002e90:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8002e94:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8002e96:	4b0e      	ldr	r3, [pc, #56]	; (8002ed0 <RCCEx_PLL2_Config+0xf0>)
 8002e98:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002e9a:	461c      	mov	r4, r3
    __HAL_RCC_PLL2_ENABLE();
 8002e9c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002ea0:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002ea2:	f7fd fa7d 	bl	80003a0 <HAL_GetTick>
 8002ea6:	4605      	mov	r5, r0
 8002ea8:	e004      	b.n	8002eb4 <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002eaa:	f7fd fa79 	bl	80003a0 <HAL_GetTick>
 8002eae:	1b40      	subs	r0, r0, r5
 8002eb0:	2802      	cmp	r0, #2
 8002eb2:	d806      	bhi.n	8002ec2 <RCCEx_PLL2_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002eb4:	6823      	ldr	r3, [r4, #0]
 8002eb6:	011b      	lsls	r3, r3, #4
 8002eb8:	d5f7      	bpl.n	8002eaa <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 8002eba:	2000      	movs	r0, #0
}
 8002ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002ebe:	2001      	movs	r0, #1
}
 8002ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8002ec2:	2003      	movs	r0, #3
}
 8002ec4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8002ec6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002eca:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002ecc:	e7e3      	b.n	8002e96 <RCCEx_PLL2_Config+0xb6>
 8002ece:	bf00      	nop
 8002ed0:	58024400 	.word	0x58024400
 8002ed4:	ffff0007 	.word	0xffff0007

08002ed8 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002ed8:	4a3b      	ldr	r2, [pc, #236]	; (8002fc8 <RCCEx_PLL3_Config+0xf0>)
{
 8002eda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002edc:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	2b03      	cmp	r3, #3
 8002ee4:	d067      	beq.n	8002fb6 <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8002ee6:	6813      	ldr	r3, [r2, #0]
 8002ee8:	460f      	mov	r7, r1
 8002eea:	4605      	mov	r5, r0

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002eec:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 8002eee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ef2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002ef4:	f7fd fa54 	bl	80003a0 <HAL_GetTick>
 8002ef8:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002efa:	e004      	b.n	8002f06 <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8002efc:	f7fd fa50 	bl	80003a0 <HAL_GetTick>
 8002f00:	1b80      	subs	r0, r0, r6
 8002f02:	2802      	cmp	r0, #2
 8002f04:	d859      	bhi.n	8002fba <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002f06:	6823      	ldr	r3, [r4, #0]
 8002f08:	009a      	lsls	r2, r3, #2
 8002f0a:	d4f7      	bmi.n	8002efc <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8002f0c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002f0e:	682a      	ldr	r2, [r5, #0]
 8002f10:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8002f14:	492d      	ldr	r1, [pc, #180]	; (8002fcc <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8002f16:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8002f1a:	62a3      	str	r3, [r4, #40]	; 0x28
 8002f1c:	686e      	ldr	r6, [r5, #4]
 8002f1e:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8002f22:	3e01      	subs	r6, #1
 8002f24:	1e50      	subs	r0, r2, #1
 8002f26:	3b01      	subs	r3, #1
 8002f28:	692a      	ldr	r2, [r5, #16]
 8002f2a:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8002f2e:	025b      	lsls	r3, r3, #9
 8002f30:	0400      	lsls	r0, r0, #16
 8002f32:	3a01      	subs	r2, #1
 8002f34:	b29b      	uxth	r3, r3
 8002f36:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8002f3a:	0612      	lsls	r2, r2, #24
 8002f3c:	4303      	orrs	r3, r0
 8002f3e:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8002f42:	4333      	orrs	r3, r6
 8002f44:	4313      	orrs	r3, r2
 8002f46:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8002f48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002f4a:	696a      	ldr	r2, [r5, #20]
 8002f4c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002f50:	4313      	orrs	r3, r2
 8002f52:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8002f54:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002f56:	69aa      	ldr	r2, [r5, #24]
 8002f58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8002f60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002f62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f66:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8002f68:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002f6a:	69eb      	ldr	r3, [r5, #28]
 8002f6c:	4011      	ands	r1, r2
 8002f6e:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8002f72:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8002f74:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002f76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f7a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8002f7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8002f7e:	b1f7      	cbz	r7, 8002fbe <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8002f80:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8002f82:	bf0c      	ite	eq
 8002f84:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8002f88:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8002f8c:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8002f8e:	4b0e      	ldr	r3, [pc, #56]	; (8002fc8 <RCCEx_PLL3_Config+0xf0>)
 8002f90:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8002f92:	461c      	mov	r4, r3
    __HAL_RCC_PLL3_ENABLE();
 8002f94:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f98:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002f9a:	f7fd fa01 	bl	80003a0 <HAL_GetTick>
 8002f9e:	4605      	mov	r5, r0
 8002fa0:	e004      	b.n	8002fac <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8002fa2:	f7fd f9fd 	bl	80003a0 <HAL_GetTick>
 8002fa6:	1b40      	subs	r0, r0, r5
 8002fa8:	2802      	cmp	r0, #2
 8002faa:	d806      	bhi.n	8002fba <RCCEx_PLL3_Config+0xe2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8002fac:	6823      	ldr	r3, [r4, #0]
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	d5f7      	bpl.n	8002fa2 <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 8002fb2:	2000      	movs	r0, #0
}
 8002fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002fb6:	2001      	movs	r0, #1
}
 8002fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8002fba:	2003      	movs	r0, #3
}
 8002fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8002fbe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002fc2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002fc4:	e7e3      	b.n	8002f8e <RCCEx_PLL3_Config+0xb6>
 8002fc6:	bf00      	nop
 8002fc8:	58024400 	.word	0x58024400
 8002fcc:	ffff0007 	.word	0xffff0007

08002fd0 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002fd4:	6803      	ldr	r3, [r0, #0]
{
 8002fd6:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002fd8:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8002fdc:	d016      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8002fde:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8002fe0:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8002fe4:	f000 8446 	beq.w	8003874 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8002fe8:	f240 8510 	bls.w	8003a0c <HAL_RCCEx_PeriphCLKConfig+0xa3c>
 8002fec:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8002ff0:	f000 8480 	beq.w	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8002ff4:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 8002ff8:	f040 852e 	bne.w	8003a58 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002ffc:	499d      	ldr	r1, [pc, #628]	; (8003274 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8002ffe:	2600      	movs	r6, #0
 8003000:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8003002:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003006:	431a      	orrs	r2, r3
 8003008:	650a      	str	r2, [r1, #80]	; 0x50
 800300a:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800300c:	05dd      	lsls	r5, r3, #23
 800300e:	d50a      	bpl.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x56>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003010:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003012:	2a04      	cmp	r2, #4
 8003014:	d806      	bhi.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003016:	e8df f012 	tbh	[pc, r2, lsl #1]
 800301a:	03e0      	.short	0x03e0
 800301c:	03cf03e7 	.word	0x03cf03e7
 8003020:	039c039c 	.word	0x039c039c
      ret = HAL_ERROR;
 8003024:	2601      	movs	r6, #1
 8003026:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003028:	0598      	lsls	r0, r3, #22
 800302a:	d515      	bpl.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x88>
    switch(PeriphClkInit->Sai23ClockSelection)
 800302c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800302e:	2a80      	cmp	r2, #128	; 0x80
 8003030:	f000 843f 	beq.w	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003034:	f200 84d3 	bhi.w	80039de <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8003038:	2a00      	cmp	r2, #0
 800303a:	f000 844d 	beq.w	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x908>
 800303e:	2a40      	cmp	r2, #64	; 0x40
 8003040:	f040 84d4 	bne.w	80039ec <HAL_RCCEx_PeriphCLKConfig+0xa1c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003044:	2100      	movs	r1, #0
 8003046:	1d20      	adds	r0, r4, #4
 8003048:	f7ff feca 	bl	8002de0 <RCCEx_PLL2_Config>
 800304c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800304e:	2d00      	cmp	r5, #0
 8003050:	f000 8438 	beq.w	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8003054:	6823      	ldr	r3, [r4, #0]
 8003056:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003058:	0559      	lsls	r1, r3, #21
 800305a:	d518      	bpl.n	800308e <HAL_RCCEx_PeriphCLKConfig+0xbe>
    switch(PeriphClkInit->Sai4AClockSelection)
 800305c:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 8003060:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8003064:	f000 8411 	beq.w	800388a <HAL_RCCEx_PeriphCLKConfig+0x8ba>
 8003068:	f200 84e5 	bhi.w	8003a36 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 800306c:	2a00      	cmp	r2, #0
 800306e:	f000 8447 	beq.w	8003900 <HAL_RCCEx_PeriphCLKConfig+0x930>
 8003072:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8003076:	f040 84e6 	bne.w	8003a46 <HAL_RCCEx_PeriphCLKConfig+0xa76>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800307a:	2100      	movs	r1, #0
 800307c:	1d20      	adds	r0, r4, #4
 800307e:	f7ff feaf 	bl	8002de0 <RCCEx_PLL2_Config>
 8003082:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003084:	2d00      	cmp	r5, #0
 8003086:	f000 8409 	beq.w	800389c <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 800308a:	6823      	ldr	r3, [r4, #0]
 800308c:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800308e:	051a      	lsls	r2, r3, #20
 8003090:	d518      	bpl.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    switch(PeriphClkInit->Sai4BClockSelection)
 8003092:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 8003096:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 800309a:	f000 83c3 	beq.w	8003824 <HAL_RCCEx_PeriphCLKConfig+0x854>
 800309e:	f200 84be 	bhi.w	8003a1e <HAL_RCCEx_PeriphCLKConfig+0xa4e>
 80030a2:	2a00      	cmp	r2, #0
 80030a4:	f000 841f 	beq.w	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x916>
 80030a8:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 80030ac:	f040 84bf 	bne.w	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80030b0:	2100      	movs	r1, #0
 80030b2:	1d20      	adds	r0, r4, #4
 80030b4:	f7ff fe94 	bl	8002de0 <RCCEx_PLL2_Config>
 80030b8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80030ba:	2d00      	cmp	r5, #0
 80030bc:	f000 83bb 	beq.w	8003836 <HAL_RCCEx_PeriphCLKConfig+0x866>
 80030c0:	6823      	ldr	r3, [r4, #0]
 80030c2:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80030c4:	019f      	lsls	r7, r3, #6
 80030c6:	d50d      	bpl.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    switch(PeriphClkInit->QspiClockSelection)
 80030c8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80030ca:	2a10      	cmp	r2, #16
 80030cc:	f000 832d 	beq.w	800372a <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80030d0:	f240 84bd 	bls.w	8003a4e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80030d4:	2a20      	cmp	r2, #32
 80030d6:	f000 835f 	beq.w	8003798 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 80030da:	2a30      	cmp	r2, #48	; 0x30
 80030dc:	f000 832a 	beq.w	8003734 <HAL_RCCEx_PeriphCLKConfig+0x764>
      ret = HAL_ERROR;
 80030e0:	2601      	movs	r6, #1
 80030e2:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80030e4:	04d8      	lsls	r0, r3, #19
 80030e6:	d517      	bpl.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x148>
    switch(PeriphClkInit->Spi123ClockSelection)
 80030e8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80030ea:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80030ee:	f000 83ac 	beq.w	800384a <HAL_RCCEx_PeriphCLKConfig+0x87a>
 80030f2:	f200 847f 	bhi.w	80039f4 <HAL_RCCEx_PeriphCLKConfig+0xa24>
 80030f6:	2a00      	cmp	r2, #0
 80030f8:	f000 8409 	beq.w	800390e <HAL_RCCEx_PeriphCLKConfig+0x93e>
 80030fc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003100:	f040 8480 	bne.w	8003a04 <HAL_RCCEx_PeriphCLKConfig+0xa34>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003104:	2100      	movs	r1, #0
 8003106:	1d20      	adds	r0, r4, #4
 8003108:	f7ff fe6a 	bl	8002de0 <RCCEx_PLL2_Config>
 800310c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800310e:	2d00      	cmp	r5, #0
 8003110:	f000 83a4 	beq.w	800385c <HAL_RCCEx_PeriphCLKConfig+0x88c>
 8003114:	6823      	ldr	r3, [r4, #0]
 8003116:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003118:	0499      	lsls	r1, r3, #18
 800311a:	d51b      	bpl.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x184>
    switch(PeriphClkInit->Spi45ClockSelection)
 800311c:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800311e:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8003122:	f000 8326 	beq.w	8003772 <HAL_RCCEx_PeriphCLKConfig+0x7a2>
 8003126:	f200 844a 	bhi.w	80039be <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 800312a:	b142      	cbz	r2, 800313e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800312c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003130:	f040 8451 	bne.w	80039d6 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003134:	2101      	movs	r1, #1
 8003136:	1d20      	adds	r0, r4, #4
 8003138:	f7ff fe52 	bl	8002de0 <RCCEx_PLL2_Config>
 800313c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800313e:	2d00      	cmp	r5, #0
 8003140:	f040 827d 	bne.w	800363e <HAL_RCCEx_PeriphCLKConfig+0x66e>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003144:	4a4b      	ldr	r2, [pc, #300]	; (8003274 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003146:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003148:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800314a:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800314e:	430b      	orrs	r3, r1
 8003150:	6513      	str	r3, [r2, #80]	; 0x50
 8003152:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003154:	045a      	lsls	r2, r3, #17
 8003156:	d51d      	bpl.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    switch(PeriphClkInit->Spi6ClockSelection)
 8003158:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 800315c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8003160:	f000 82d9 	beq.w	8003716 <HAL_RCCEx_PeriphCLKConfig+0x746>
 8003164:	f200 83ef 	bhi.w	8003946 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8003168:	b142      	cbz	r2, 800317c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800316a:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800316e:	f040 83f6 	bne.w	800395e <HAL_RCCEx_PeriphCLKConfig+0x98e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003172:	2101      	movs	r1, #1
 8003174:	1d20      	adds	r0, r4, #4
 8003176:	f7ff fe33 	bl	8002de0 <RCCEx_PLL2_Config>
 800317a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800317c:	2d00      	cmp	r5, #0
 800317e:	f040 825b 	bne.w	8003638 <HAL_RCCEx_PeriphCLKConfig+0x668>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003182:	4a3c      	ldr	r2, [pc, #240]	; (8003274 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8003184:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8003188:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800318a:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 800318e:	430b      	orrs	r3, r1
 8003190:	6593      	str	r3, [r2, #88]	; 0x58
 8003192:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003194:	041f      	lsls	r7, r3, #16
 8003196:	d50d      	bpl.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->FdcanClockSelection)
 8003198:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800319a:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 800319e:	f000 82f2 	beq.w	8003786 <HAL_RCCEx_PeriphCLKConfig+0x7b6>
 80031a2:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80031a6:	f000 81f7 	beq.w	8003598 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80031aa:	2a00      	cmp	r2, #0
 80031ac:	f000 81f9 	beq.w	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
      ret = HAL_ERROR;
 80031b0:	2601      	movs	r6, #1
 80031b2:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80031b4:	01d8      	lsls	r0, r3, #7
 80031b6:	d50a      	bpl.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    switch(PeriphClkInit->FmcClockSelection)
 80031b8:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80031ba:	2a03      	cmp	r2, #3
 80031bc:	d805      	bhi.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80031be:	e8df f012 	tbh	[pc, r2, lsl #1]
 80031c2:	0181      	.short	0x0181
 80031c4:	017c026b 	.word	0x017c026b
 80031c8:	0181      	.short	0x0181
      ret = HAL_ERROR;
 80031ca:	2601      	movs	r6, #1
 80031cc:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031ce:	0259      	lsls	r1, r3, #9
 80031d0:	f100 8186 	bmi.w	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x510>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80031d4:	07df      	lsls	r7, r3, #31
 80031d6:	d52f      	bpl.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x268>
    switch(PeriphClkInit->Usart16ClockSelection)
 80031d8:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80031da:	2a28      	cmp	r2, #40	; 0x28
 80031dc:	d82a      	bhi.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80031de:	e8df f012 	tbh	[pc, r2, lsl #1]
 80031e2:	01cb      	.short	0x01cb
 80031e4:	00290029 	.word	0x00290029
 80031e8:	00290029 	.word	0x00290029
 80031ec:	00290029 	.word	0x00290029
 80031f0:	02760029 	.word	0x02760029
 80031f4:	00290029 	.word	0x00290029
 80031f8:	00290029 	.word	0x00290029
 80031fc:	00290029 	.word	0x00290029
 8003200:	01c50029 	.word	0x01c50029
 8003204:	00290029 	.word	0x00290029
 8003208:	00290029 	.word	0x00290029
 800320c:	00290029 	.word	0x00290029
 8003210:	01cb0029 	.word	0x01cb0029
 8003214:	00290029 	.word	0x00290029
 8003218:	00290029 	.word	0x00290029
 800321c:	00290029 	.word	0x00290029
 8003220:	01cb0029 	.word	0x01cb0029
 8003224:	00290029 	.word	0x00290029
 8003228:	00290029 	.word	0x00290029
 800322c:	00290029 	.word	0x00290029
 8003230:	01cb0029 	.word	0x01cb0029
      ret = HAL_ERROR;
 8003234:	2601      	movs	r6, #1
 8003236:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003238:	0798      	lsls	r0, r3, #30
 800323a:	d50c      	bpl.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x286>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800323c:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800323e:	2a05      	cmp	r2, #5
 8003240:	d807      	bhi.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x282>
 8003242:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003246:	012e      	.short	0x012e
 8003248:	0128023b 	.word	0x0128023b
 800324c:	012e012e 	.word	0x012e012e
 8003250:	012e      	.short	0x012e
      ret = HAL_ERROR;
 8003252:	2601      	movs	r6, #1
 8003254:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003256:	0759      	lsls	r1, r3, #29
 8003258:	d510      	bpl.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800325a:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800325e:	2a05      	cmp	r2, #5
 8003260:	d80a      	bhi.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003262:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003266:	010b      	.short	0x010b
 8003268:	01050222 	.word	0x01050222
 800326c:	010b010b 	.word	0x010b010b
 8003270:	010b      	.short	0x010b
 8003272:	bf00      	nop
 8003274:	58024400 	.word	0x58024400
      ret = HAL_ERROR;
 8003278:	2601      	movs	r6, #1
 800327a:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800327c:	069a      	lsls	r2, r3, #26
 800327e:	d51d      	bpl.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003280:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003284:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8003288:	f000 8259 	beq.w	800373e <HAL_RCCEx_PeriphCLKConfig+0x76e>
 800328c:	f200 8379 	bhi.w	8003982 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8003290:	b142      	cbz	r2, 80032a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8003292:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8003296:	f040 8380 	bne.w	800399a <HAL_RCCEx_PeriphCLKConfig+0x9ca>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800329a:	2100      	movs	r1, #0
 800329c:	1d20      	adds	r0, r4, #4
 800329e:	f7ff fd9f 	bl	8002de0 <RCCEx_PLL2_Config>
 80032a2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80032a4:	2d00      	cmp	r5, #0
 80032a6:	f040 81c4 	bne.w	8003632 <HAL_RCCEx_PeriphCLKConfig+0x662>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032aa:	4ab9      	ldr	r2, [pc, #740]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 80032ac:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80032b0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80032b2:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80032b6:	430b      	orrs	r3, r1
 80032b8:	6553      	str	r3, [r2, #84]	; 0x54
 80032ba:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80032bc:	065f      	lsls	r7, r3, #25
 80032be:	d51d      	bpl.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x32c>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80032c0:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 80032c4:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80032c8:	f000 8249 	beq.w	800375e <HAL_RCCEx_PeriphCLKConfig+0x78e>
 80032cc:	f200 8368 	bhi.w	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80032d0:	b142      	cbz	r2, 80032e4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80032d2:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80032d6:	f040 836f 	bne.w	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80032da:	2100      	movs	r1, #0
 80032dc:	1d20      	adds	r0, r4, #4
 80032de:	f7ff fd7f 	bl	8002de0 <RCCEx_PLL2_Config>
 80032e2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80032e4:	2d00      	cmp	r5, #0
 80032e6:	f040 81b0 	bne.w	800364a <HAL_RCCEx_PeriphCLKConfig+0x67a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80032ea:	4aa9      	ldr	r2, [pc, #676]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 80032ec:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 80032f0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80032f2:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80032f6:	430b      	orrs	r3, r1
 80032f8:	6593      	str	r3, [r2, #88]	; 0x58
 80032fa:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80032fc:	0618      	lsls	r0, r3, #24
 80032fe:	d51d      	bpl.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003300:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8003304:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003308:	f000 81fb 	beq.w	8003702 <HAL_RCCEx_PeriphCLKConfig+0x732>
 800330c:	f200 832a 	bhi.w	8003964 <HAL_RCCEx_PeriphCLKConfig+0x994>
 8003310:	b142      	cbz	r2, 8003324 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003312:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003316:	f040 8331 	bne.w	800397c <HAL_RCCEx_PeriphCLKConfig+0x9ac>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800331a:	2100      	movs	r1, #0
 800331c:	1d20      	adds	r0, r4, #4
 800331e:	f7ff fd5f 	bl	8002de0 <RCCEx_PLL2_Config>
 8003322:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003324:	2d00      	cmp	r5, #0
 8003326:	f040 8193 	bne.w	8003650 <HAL_RCCEx_PeriphCLKConfig+0x680>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800332a:	4a99      	ldr	r2, [pc, #612]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 800332c:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 8003330:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003332:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003336:	430b      	orrs	r3, r1
 8003338:	6593      	str	r3, [r2, #88]	; 0x58
 800333a:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800333c:	0719      	lsls	r1, r3, #28
 800333e:	d50c      	bpl.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x38a>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003340:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8003344:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003348:	f000 8254 	beq.w	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800334c:	4990      	ldr	r1, [pc, #576]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 800334e:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 8003350:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003354:	4313      	orrs	r3, r2
 8003356:	654b      	str	r3, [r1, #84]	; 0x54
 8003358:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800335a:	06da      	lsls	r2, r3, #27
 800335c:	d50c      	bpl.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800335e:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
 8003362:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8003366:	f000 8251 	beq.w	800380c <HAL_RCCEx_PeriphCLKConfig+0x83c>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800336a:	4989      	ldr	r1, [pc, #548]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 800336c:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800336e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003372:	4313      	orrs	r3, r2
 8003374:	658b      	str	r3, [r1, #88]	; 0x58
 8003376:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003378:	031f      	lsls	r7, r3, #12
 800337a:	d50e      	bpl.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    switch(PeriphClkInit->AdcClockSelection)
 800337c:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8003380:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8003384:	f000 8118 	beq.w	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8003388:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800338c:	f000 811a 	beq.w	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8003390:	2900      	cmp	r1, #0
 8003392:	f000 82c3 	beq.w	800391c <HAL_RCCEx_PeriphCLKConfig+0x94c>
      ret = HAL_ERROR;
 8003396:	2601      	movs	r6, #1
 8003398:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800339a:	0358      	lsls	r0, r3, #13
 800339c:	d50f      	bpl.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    switch(PeriphClkInit->UsbClockSelection)
 800339e:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80033a2:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80033a6:	f000 8119 	beq.w	80035dc <HAL_RCCEx_PeriphCLKConfig+0x60c>
 80033aa:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80033ae:	f000 811b 	beq.w	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x618>
 80033b2:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80033b6:	f000 82b9 	beq.w	800392c <HAL_RCCEx_PeriphCLKConfig+0x95c>
      ret = HAL_ERROR;
 80033ba:	2601      	movs	r6, #1
 80033bc:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80033be:	03d9      	lsls	r1, r3, #15
 80033c0:	d511      	bpl.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x416>
    switch(PeriphClkInit->SdmmcClockSelection)
 80033c2:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80033c4:	2a00      	cmp	r2, #0
 80033c6:	f000 8156 	beq.w	8003676 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 80033ca:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80033ce:	f040 8145 	bne.w	800365c <HAL_RCCEx_PeriphCLKConfig+0x68c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80033d2:	2102      	movs	r1, #2
 80033d4:	1d20      	adds	r0, r4, #4
 80033d6:	f7ff fd03 	bl	8002de0 <RCCEx_PLL2_Config>
 80033da:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80033dc:	2d00      	cmp	r5, #0
 80033de:	f000 8152 	beq.w	8003686 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80033e6:	009a      	lsls	r2, r3, #2
 80033e8:	f100 8109 	bmi.w	80035fe <HAL_RCCEx_PeriphCLKConfig+0x62e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80033ec:	039f      	lsls	r7, r3, #14
 80033ee:	d42e      	bmi.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x47e>
 80033f0:	1c30      	adds	r0, r6, #0
 80033f2:	bf18      	it	ne
 80033f4:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80033f6:	02dd      	lsls	r5, r3, #11
 80033f8:	d507      	bpl.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80033fa:	4a65      	ldr	r2, [pc, #404]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 80033fc:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80033fe:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003400:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003404:	430b      	orrs	r3, r1
 8003406:	6513      	str	r3, [r2, #80]	; 0x50
 8003408:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800340a:	0299      	lsls	r1, r3, #10
 800340c:	d507      	bpl.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x44e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800340e:	4a60      	ldr	r2, [pc, #384]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 8003410:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003412:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003414:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003418:	430b      	orrs	r3, r1
 800341a:	6513      	str	r3, [r2, #80]	; 0x50
 800341c:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800341e:	005a      	lsls	r2, r3, #1
 8003420:	d50a      	bpl.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x468>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003422:	4b5b      	ldr	r3, [pc, #364]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 8003424:	691a      	ldr	r2, [r3, #16]
 8003426:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800342a:	611a      	str	r2, [r3, #16]
 800342c:	691a      	ldr	r2, [r3, #16]
 800342e:	f8d4 10b8 	ldr.w	r1, [r4, #184]	; 0xb8
 8003432:	430a      	orrs	r2, r1
 8003434:	611a      	str	r2, [r3, #16]
 8003436:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003438:	2b00      	cmp	r3, #0
 800343a:	da06      	bge.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x47a>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800343c:	4a54      	ldr	r2, [pc, #336]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 800343e:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003440:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003442:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003446:	430b      	orrs	r3, r1
 8003448:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 800344a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 800344e:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8003450:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8003454:	f000 8105 	beq.w	8003662 <HAL_RCCEx_PeriphCLKConfig+0x692>
 8003458:	f240 8142 	bls.w	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x710>
 800345c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8003460:	f000 8104 	beq.w	800366c <HAL_RCCEx_PeriphCLKConfig+0x69c>
 8003464:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8003468:	f000 8100 	beq.w	800366c <HAL_RCCEx_PeriphCLKConfig+0x69c>
 800346c:	2001      	movs	r0, #1
 800346e:	e7c2      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x426>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003470:	2101      	movs	r1, #1
 8003472:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003476:	f7ff fd2f 	bl	8002ed8 <RCCEx_PLL3_Config>
 800347a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800347c:	2d00      	cmp	r5, #0
 800347e:	f040 80d5 	bne.w	800362c <HAL_RCCEx_PeriphCLKConfig+0x65c>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003482:	4a43      	ldr	r2, [pc, #268]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 8003484:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8003488:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800348a:	f023 0307 	bic.w	r3, r3, #7
 800348e:	430b      	orrs	r3, r1
 8003490:	6593      	str	r3, [r2, #88]	; 0x58
 8003492:	6823      	ldr	r3, [r4, #0]
 8003494:	e6f2      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003496:	2101      	movs	r1, #1
 8003498:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800349c:	f7ff fd1c 	bl	8002ed8 <RCCEx_PLL3_Config>
 80034a0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80034a2:	2d00      	cmp	r5, #0
 80034a4:	f040 80bf 	bne.w	8003626 <HAL_RCCEx_PeriphCLKConfig+0x656>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80034a8:	4a39      	ldr	r2, [pc, #228]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 80034aa:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80034ac:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80034ae:	f023 0307 	bic.w	r3, r3, #7
 80034b2:	430b      	orrs	r3, r1
 80034b4:	6553      	str	r3, [r2, #84]	; 0x54
 80034b6:	6823      	ldr	r3, [r4, #0]
 80034b8:	e6cd      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x286>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80034ba:	2102      	movs	r1, #2
 80034bc:	1d20      	adds	r0, r4, #4
 80034be:	f7ff fc8f 	bl	8002de0 <RCCEx_PLL2_Config>
 80034c2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80034c4:	2d00      	cmp	r5, #0
 80034c6:	f040 80ab 	bne.w	8003620 <HAL_RCCEx_PeriphCLKConfig+0x650>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80034ca:	4a31      	ldr	r2, [pc, #196]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 80034cc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80034ce:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80034d0:	f023 0303 	bic.w	r3, r3, #3
 80034d4:	430b      	orrs	r3, r1
 80034d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034d8:	6823      	ldr	r3, [r4, #0]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034da:	0259      	lsls	r1, r3, #9
 80034dc:	f57f ae7a 	bpl.w	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x204>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034e0:	4b2c      	ldr	r3, [pc, #176]	; (8003594 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80034e2:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034e4:	461f      	mov	r7, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034ea:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80034ec:	f7fc ff58 	bl	80003a0 <HAL_GetTick>
 80034f0:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034f2:	e006      	b.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x532>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034f4:	f7fc ff54 	bl	80003a0 <HAL_GetTick>
 80034f8:	eba0 0008 	sub.w	r0, r0, r8
 80034fc:	2864      	cmp	r0, #100	; 0x64
 80034fe:	f200 821e 	bhi.w	800393e <HAL_RCCEx_PeriphCLKConfig+0x96e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	05da      	lsls	r2, r3, #23
 8003506:	d5f5      	bpl.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    if(ret == HAL_OK)
 8003508:	2d00      	cmp	r5, #0
 800350a:	f040 82c6 	bne.w	8003a9a <HAL_RCCEx_PeriphCLKConfig+0xaca>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800350e:	4b20      	ldr	r3, [pc, #128]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 8003510:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8003514:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8003516:	4051      	eors	r1, r2
 8003518:	f411 7f40 	tst.w	r1, #768	; 0x300
 800351c:	d00d      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x56a>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800351e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8003520:	6f19      	ldr	r1, [r3, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003522:	f422 7240 	bic.w	r2, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8003526:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800352a:	6719      	str	r1, [r3, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800352c:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800352e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003532:	6719      	str	r1, [r3, #112]	; 0x70
        RCC->BDCR = tmpreg;
 8003534:	671a      	str	r2, [r3, #112]	; 0x70
 8003536:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800353a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800353e:	f000 828e 	beq.w	8003a5e <HAL_RCCEx_PeriphCLKConfig+0xa8e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003542:	f402 7340 	and.w	r3, r2, #768	; 0x300
 8003546:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800354a:	f000 829c 	beq.w	8003a86 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 800354e:	4a10      	ldr	r2, [pc, #64]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 8003550:	6913      	ldr	r3, [r2, #16]
 8003552:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003556:	6113      	str	r3, [r2, #16]
 8003558:	4a0d      	ldr	r2, [pc, #52]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 800355a:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 800355e:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8003560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003564:	430b      	orrs	r3, r1
 8003566:	6713      	str	r3, [r2, #112]	; 0x70
 8003568:	6823      	ldr	r3, [r4, #0]
 800356a:	e633      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x204>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800356c:	2101      	movs	r1, #1
 800356e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003572:	f7ff fcb1 	bl	8002ed8 <RCCEx_PLL3_Config>
 8003576:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003578:	2d00      	cmp	r5, #0
 800357a:	d14e      	bne.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x64a>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800357c:	4a04      	ldr	r2, [pc, #16]	; (8003590 <HAL_RCCEx_PeriphCLKConfig+0x5c0>)
 800357e:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8003580:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003582:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8003586:	430b      	orrs	r3, r1
 8003588:	6553      	str	r3, [r2, #84]	; 0x54
 800358a:	6823      	ldr	r3, [r4, #0]
 800358c:	e654      	b.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x268>
 800358e:	bf00      	nop
 8003590:	58024400 	.word	0x58024400
 8003594:	58024800 	.word	0x58024800
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003598:	2101      	movs	r1, #1
 800359a:	1d20      	adds	r0, r4, #4
 800359c:	f7ff fc20 	bl	8002de0 <RCCEx_PLL2_Config>
 80035a0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80035a2:	2d00      	cmp	r5, #0
 80035a4:	d14e      	bne.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x674>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80035a6:	4ab2      	ldr	r2, [pc, #712]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 80035a8:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80035aa:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80035ac:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80035b0:	430b      	orrs	r3, r1
 80035b2:	6513      	str	r3, [r2, #80]	; 0x50
 80035b4:	6823      	ldr	r3, [r4, #0]
 80035b6:	e5fd      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80035b8:	2102      	movs	r1, #2
 80035ba:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80035be:	f7ff fc8b 	bl	8002ed8 <RCCEx_PLL3_Config>
 80035c2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80035c4:	2d00      	cmp	r5, #0
 80035c6:	d146      	bne.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x686>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80035c8:	4aa9      	ldr	r2, [pc, #676]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 80035ca:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 80035ce:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80035d0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80035d4:	430b      	orrs	r3, r1
 80035d6:	6593      	str	r3, [r2, #88]	; 0x58
 80035d8:	6823      	ldr	r3, [r4, #0]
 80035da:	e6de      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80035dc:	2101      	movs	r1, #1
 80035de:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80035e2:	f7ff fc79 	bl	8002ed8 <RCCEx_PLL3_Config>
 80035e6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80035e8:	b9a5      	cbnz	r5, 8003614 <HAL_RCCEx_PeriphCLKConfig+0x644>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035ea:	4aa1      	ldr	r2, [pc, #644]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 80035ec:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 80035f0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80035f2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80035f6:	430b      	orrs	r3, r1
 80035f8:	6553      	str	r3, [r2, #84]	; 0x54
 80035fa:	6823      	ldr	r3, [r4, #0]
 80035fc:	e6df      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80035fe:	2102      	movs	r1, #2
 8003600:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003604:	f7ff fc68 	bl	8002ed8 <RCCEx_PLL3_Config>
 8003608:	6823      	ldr	r3, [r4, #0]
 800360a:	2800      	cmp	r0, #0
 800360c:	f43f aeee 	beq.w	80033ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
      status=HAL_ERROR;
 8003610:	2601      	movs	r6, #1
 8003612:	e6eb      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003614:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003616:	462e      	mov	r6, r5
 8003618:	e6d1      	b.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x3ee>
 800361a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800361c:	462e      	mov	r6, r5
 800361e:	e60b      	b.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x268>
 8003620:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003622:	462e      	mov	r6, r5
 8003624:	e5d3      	b.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8003626:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003628:	462e      	mov	r6, r5
 800362a:	e614      	b.n	8003256 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800362c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800362e:	462e      	mov	r6, r5
 8003630:	e624      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8003632:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003634:	462e      	mov	r6, r5
 8003636:	e641      	b.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
 8003638:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800363a:	462e      	mov	r6, r5
 800363c:	e5aa      	b.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
 800363e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003640:	462e      	mov	r6, r5
 8003642:	e587      	b.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x184>
 8003644:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003646:	462e      	mov	r6, r5
 8003648:	e5b4      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800364a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800364c:	462e      	mov	r6, r5
 800364e:	e655      	b.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x32c>
 8003650:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003652:	462e      	mov	r6, r5
 8003654:	e672      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8003656:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003658:	462e      	mov	r6, r5
 800365a:	e69e      	b.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
      ret = HAL_ERROR;
 800365c:	2601      	movs	r6, #1
 800365e:	4635      	mov	r5, r6
 8003660:	e6c1      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x416>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003662:	4a83      	ldr	r2, [pc, #524]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 8003664:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003666:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800366a:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 800366c:	2d00      	cmp	r5, #0
 800366e:	d03c      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x71a>
 8003670:	6823      	ldr	r3, [r4, #0]
 8003672:	2001      	movs	r0, #1
 8003674:	e6bf      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x426>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003676:	4a7e      	ldr	r2, [pc, #504]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 8003678:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800367a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800367e:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8003680:	2d00      	cmp	r5, #0
 8003682:	f47f aeae 	bne.w	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003686:	4a7a      	ldr	r2, [pc, #488]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 8003688:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800368a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800368c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003690:	430b      	orrs	r3, r1
 8003692:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003694:	6823      	ldr	r3, [r4, #0]
 8003696:	e6a6      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x416>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003698:	4a75      	ldr	r2, [pc, #468]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 800369a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800369c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036a0:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 80036a2:	2d00      	cmp	r5, #0
 80036a4:	f43f af11 	beq.w	80034ca <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 80036a8:	e7ba      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x650>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80036aa:	2101      	movs	r1, #1
 80036ac:	1d20      	adds	r0, r4, #4
 80036ae:	f7ff fb97 	bl	8002de0 <RCCEx_PLL2_Config>
 80036b2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80036b4:	2d00      	cmp	r5, #0
 80036b6:	f43f aee4 	beq.w	8003482 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 80036ba:	e7b7      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x65c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80036bc:	2101      	movs	r1, #1
 80036be:	1d20      	adds	r0, r4, #4
 80036c0:	f7ff fb8e 	bl	8002de0 <RCCEx_PLL2_Config>
 80036c4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80036c6:	2d00      	cmp	r5, #0
 80036c8:	f43f aeee 	beq.w	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 80036cc:	e7ab      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x656>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80036ce:	2101      	movs	r1, #1
 80036d0:	1d20      	adds	r0, r4, #4
 80036d2:	f7ff fb85 	bl	8002de0 <RCCEx_PLL2_Config>
 80036d6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80036d8:	2d00      	cmp	r5, #0
 80036da:	f43f af4f 	beq.w	800357c <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80036de:	e79c      	b.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x64a>
    switch(PeriphClkInit->RngClockSelection)
 80036e0:	2a00      	cmp	r2, #0
 80036e2:	f47f aec3 	bne.w	800346c <HAL_RCCEx_PeriphCLKConfig+0x49c>
    if(ret == HAL_OK)
 80036e6:	2d00      	cmp	r5, #0
 80036e8:	d1c2      	bne.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036ea:	4a61      	ldr	r2, [pc, #388]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 80036ec:	1c30      	adds	r0, r6, #0
 80036ee:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80036f0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80036f2:	bf18      	it	ne
 80036f4:	2001      	movne	r0, #1
 80036f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036fa:	430b      	orrs	r3, r1
 80036fc:	6553      	str	r3, [r2, #84]	; 0x54
 80036fe:	6823      	ldr	r3, [r4, #0]
 8003700:	e679      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x426>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003702:	2102      	movs	r1, #2
 8003704:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003708:	f7ff fbe6 	bl	8002ed8 <RCCEx_PLL3_Config>
 800370c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800370e:	2d00      	cmp	r5, #0
 8003710:	f43f ae0b 	beq.w	800332a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8003714:	e79c      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x680>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003716:	2101      	movs	r1, #1
 8003718:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800371c:	f7ff fbdc 	bl	8002ed8 <RCCEx_PLL3_Config>
 8003720:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003722:	2d00      	cmp	r5, #0
 8003724:	f43f ad2d 	beq.w	8003182 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8003728:	e786      	b.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x668>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800372a:	4a51      	ldr	r2, [pc, #324]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 800372c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800372e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003732:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8003734:	2d00      	cmp	r5, #0
 8003736:	d036      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x7d6>
 8003738:	6823      	ldr	r3, [r4, #0]
 800373a:	462e      	mov	r6, r5
 800373c:	e4d2      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800373e:	2102      	movs	r1, #2
 8003740:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003744:	f7ff fbc8 	bl	8002ed8 <RCCEx_PLL3_Config>
 8003748:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800374a:	2d00      	cmp	r5, #0
 800374c:	f43f adad 	beq.w	80032aa <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003750:	e76f      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x662>
    switch(PeriphClkInit->Sai1ClockSelection)
 8003752:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 8003754:	2d00      	cmp	r5, #0
 8003756:	d037      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 8003758:	6823      	ldr	r3, [r4, #0]
 800375a:	462e      	mov	r6, r5
 800375c:	e464      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x58>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800375e:	2102      	movs	r1, #2
 8003760:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003764:	f7ff fbb8 	bl	8002ed8 <RCCEx_PLL3_Config>
 8003768:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800376a:	2d00      	cmp	r5, #0
 800376c:	f43f adbd 	beq.w	80032ea <HAL_RCCEx_PeriphCLKConfig+0x31a>
 8003770:	e76b      	b.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x67a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003772:	2101      	movs	r1, #1
 8003774:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003778:	f7ff fbae 	bl	8002ed8 <RCCEx_PLL3_Config>
 800377c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800377e:	2d00      	cmp	r5, #0
 8003780:	f43f ace0 	beq.w	8003144 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8003784:	e75b      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x66e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003786:	4a3a      	ldr	r2, [pc, #232]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 8003788:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800378a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800378e:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8003790:	2d00      	cmp	r5, #0
 8003792:	f43f af08 	beq.w	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
 8003796:	e755      	b.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x674>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003798:	2102      	movs	r1, #2
 800379a:	1d20      	adds	r0, r4, #4
 800379c:	f7ff fb20 	bl	8002de0 <RCCEx_PLL2_Config>
 80037a0:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80037a2:	2d00      	cmp	r5, #0
 80037a4:	d1c8      	bne.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x768>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80037a6:	4a32      	ldr	r2, [pc, #200]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 80037a8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80037aa:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80037ac:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80037b0:	430b      	orrs	r3, r1
 80037b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037b4:	6823      	ldr	r3, [r4, #0]
 80037b6:	e495      	b.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80037b8:	2100      	movs	r1, #0
 80037ba:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80037be:	f7ff fb8b 	bl	8002ed8 <RCCEx_PLL3_Config>
 80037c2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80037c4:	2d00      	cmp	r5, #0
 80037c6:	d1c7      	bne.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x788>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037c8:	4a29      	ldr	r2, [pc, #164]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 80037ca:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80037cc:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80037ce:	f023 0307 	bic.w	r3, r3, #7
 80037d2:	430b      	orrs	r3, r1
 80037d4:	6513      	str	r3, [r2, #80]	; 0x50
 80037d6:	6823      	ldr	r3, [r4, #0]
 80037d8:	e426      	b.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037da:	4a25      	ldr	r2, [pc, #148]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
      break;
 80037dc:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037de:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80037e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037e4:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80037e6:	e7b5      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x784>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80037e8:	2100      	movs	r1, #0
 80037ea:	1d20      	adds	r0, r4, #4
 80037ec:	f7ff faf8 	bl	8002de0 <RCCEx_PLL2_Config>
 80037f0:	4605      	mov	r5, r0
      break;
 80037f2:	e7af      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x784>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80037f4:	2102      	movs	r1, #2
 80037f6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80037fa:	f7ff fb6d 	bl	8002ed8 <RCCEx_PLL3_Config>
 80037fe:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8003802:	2800      	cmp	r0, #0
 8003804:	f43f ada2 	beq.w	800334c <HAL_RCCEx_PeriphCLKConfig+0x37c>
          status = HAL_ERROR;
 8003808:	2601      	movs	r6, #1
 800380a:	e59f      	b.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x37c>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800380c:	2102      	movs	r1, #2
 800380e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003812:	f7ff fb61 	bl	8002ed8 <RCCEx_PLL3_Config>
 8003816:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
 800381a:	2800      	cmp	r0, #0
 800381c:	f43f ada5 	beq.w	800336a <HAL_RCCEx_PeriphCLKConfig+0x39a>
        status = HAL_ERROR;
 8003820:	2601      	movs	r6, #1
 8003822:	e5a2      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x39a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003824:	2100      	movs	r1, #0
 8003826:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800382a:	f7ff fb55 	bl	8002ed8 <RCCEx_PLL3_Config>
 800382e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003830:	2d00      	cmp	r5, #0
 8003832:	f47f ac45 	bne.w	80030c0 <HAL_RCCEx_PeriphCLKConfig+0xf0>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003836:	4a0e      	ldr	r2, [pc, #56]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 8003838:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 800383c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800383e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003842:	430b      	orrs	r3, r1
 8003844:	6593      	str	r3, [r2, #88]	; 0x58
 8003846:	6823      	ldr	r3, [r4, #0]
 8003848:	e43c      	b.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800384a:	2100      	movs	r1, #0
 800384c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003850:	f7ff fb42 	bl	8002ed8 <RCCEx_PLL3_Config>
 8003854:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003856:	2d00      	cmp	r5, #0
 8003858:	f47f ac5c 	bne.w	8003114 <HAL_RCCEx_PeriphCLKConfig+0x144>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800385c:	4a04      	ldr	r2, [pc, #16]	; (8003870 <HAL_RCCEx_PeriphCLKConfig+0x8a0>)
 800385e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003860:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003862:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003866:	430b      	orrs	r3, r1
 8003868:	6513      	str	r3, [r2, #80]	; 0x50
 800386a:	6823      	ldr	r3, [r4, #0]
 800386c:	e454      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x148>
 800386e:	bf00      	nop
 8003870:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003874:	2102      	movs	r1, #2
 8003876:	3004      	adds	r0, #4
 8003878:	f7ff fab2 	bl	8002de0 <RCCEx_PLL2_Config>
 800387c:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800387e:	2e00      	cmp	r6, #0
 8003880:	f47f abc3 	bne.w	800300a <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8003884:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003886:	f7ff bbb9 	b.w	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x2c>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800388a:	2100      	movs	r1, #0
 800388c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003890:	f7ff fb22 	bl	8002ed8 <RCCEx_PLL3_Config>
 8003894:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003896:	2d00      	cmp	r5, #0
 8003898:	f47f abf7 	bne.w	800308a <HAL_RCCEx_PeriphCLKConfig+0xba>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800389c:	4a81      	ldr	r2, [pc, #516]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800389e:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 80038a2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80038a4:	f423 0360 	bic.w	r3, r3, #14680064	; 0xe00000
 80038a8:	430b      	orrs	r3, r1
 80038aa:	6593      	str	r3, [r2, #88]	; 0x58
 80038ac:	6823      	ldr	r3, [r4, #0]
 80038ae:	f7ff bbee 	b.w	800308e <HAL_RCCEx_PeriphCLKConfig+0xbe>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80038b2:	2100      	movs	r1, #0
 80038b4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80038b8:	f7ff fb0e 	bl	8002ed8 <RCCEx_PLL3_Config>
 80038bc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80038be:	2d00      	cmp	r5, #0
 80038c0:	f47f abc8 	bne.w	8003054 <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80038c4:	4a77      	ldr	r2, [pc, #476]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80038c6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80038c8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80038ca:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
 80038ce:	430b      	orrs	r3, r1
 80038d0:	6513      	str	r3, [r2, #80]	; 0x50
 80038d2:	6823      	ldr	r3, [r4, #0]
 80038d4:	f7ff bbc0 	b.w	8003058 <HAL_RCCEx_PeriphCLKConfig+0x88>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038d8:	4a72      	ldr	r2, [pc, #456]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80038da:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80038dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038e0:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80038e2:	f7ff bbb4 	b.w	800304e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038e6:	4a6f      	ldr	r2, [pc, #444]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80038e8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80038ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038ee:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 80038f0:	f7ff bbe3 	b.w	80030ba <HAL_RCCEx_PeriphCLKConfig+0xea>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80038f4:	2102      	movs	r1, #2
 80038f6:	3024      	adds	r0, #36	; 0x24
 80038f8:	f7ff faee 	bl	8002ed8 <RCCEx_PLL3_Config>
 80038fc:	4606      	mov	r6, r0
      break;
 80038fe:	e7be      	b.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003900:	4a68      	ldr	r2, [pc, #416]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8003902:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003908:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 800390a:	f7ff bbbb 	b.w	8003084 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800390e:	4a65      	ldr	r2, [pc, #404]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8003910:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003912:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003916:	62d3      	str	r3, [r2, #44]	; 0x2c
      break;
 8003918:	f7ff bbf9 	b.w	800310e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800391c:	1d20      	adds	r0, r4, #4
 800391e:	f7ff fa5f 	bl	8002de0 <RCCEx_PLL2_Config>
 8003922:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8003924:	2d00      	cmp	r5, #0
 8003926:	f43f ae4f 	beq.w	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 800392a:	e694      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x686>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800392c:	4a5d      	ldr	r2, [pc, #372]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800392e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003934:	62d3      	str	r3, [r2, #44]	; 0x2c
    if(ret == HAL_OK)
 8003936:	2d00      	cmp	r5, #0
 8003938:	f43f ae57 	beq.w	80035ea <HAL_RCCEx_PeriphCLKConfig+0x61a>
 800393c:	e66a      	b.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x644>
            ret = HAL_TIMEOUT;
 800393e:	2603      	movs	r6, #3
 8003940:	6823      	ldr	r3, [r4, #0]
 8003942:	4635      	mov	r5, r6
 8003944:	e446      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x204>
    switch(PeriphClkInit->Spi6ClockSelection)
 8003946:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800394a:	f43f ac17 	beq.w	800317c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800394e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003952:	f43f ac13 	beq.w	800317c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8003956:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 800395a:	f43f ac0f 	beq.w	800317c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      ret = HAL_ERROR;
 800395e:	2601      	movs	r6, #1
 8003960:	4635      	mov	r5, r6
 8003962:	e417      	b.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003964:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003968:	f43f acdc 	beq.w	8003324 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800396c:	f5b2 4f20 	cmp.w	r2, #40960	; 0xa000
 8003970:	f43f acd8 	beq.w	8003324 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003974:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8003978:	f43f acd4 	beq.w	8003324 <HAL_RCCEx_PeriphCLKConfig+0x354>
      ret = HAL_ERROR;
 800397c:	2601      	movs	r6, #1
 800397e:	4635      	mov	r5, r6
 8003980:	e4dc      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003982:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003986:	f43f ac8d 	beq.w	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800398a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800398e:	f43f ac89 	beq.w	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8003992:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8003996:	f43f ac85 	beq.w	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      ret = HAL_ERROR;
 800399a:	2601      	movs	r6, #1
 800399c:	4635      	mov	r5, r6
 800399e:	e48d      	b.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80039a0:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80039a4:	f43f ac9e 	beq.w	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80039a8:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 80039ac:	f43f ac9a 	beq.w	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80039b0:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80039b4:	f43f ac96 	beq.w	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = HAL_ERROR;
 80039b8:	2601      	movs	r6, #1
 80039ba:	4635      	mov	r5, r6
 80039bc:	e49e      	b.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x32c>
    switch(PeriphClkInit->Spi45ClockSelection)
 80039be:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80039c2:	f43f abbc 	beq.w	800313e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80039c6:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80039ca:	f43f abb8 	beq.w	800313e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80039ce:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 80039d2:	f43f abb4 	beq.w	800313e <HAL_RCCEx_PeriphCLKConfig+0x16e>
      ret = HAL_ERROR;
 80039d6:	2601      	movs	r6, #1
 80039d8:	4635      	mov	r5, r6
 80039da:	f7ff bbbb 	b.w	8003154 <HAL_RCCEx_PeriphCLKConfig+0x184>
    switch(PeriphClkInit->Sai23ClockSelection)
 80039de:	2ac0      	cmp	r2, #192	; 0xc0
 80039e0:	f43f ab35 	beq.w	800304e <HAL_RCCEx_PeriphCLKConfig+0x7e>
 80039e4:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80039e8:	f43f ab31 	beq.w	800304e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      ret = HAL_ERROR;
 80039ec:	2601      	movs	r6, #1
 80039ee:	4635      	mov	r5, r6
 80039f0:	f7ff bb32 	b.w	8003058 <HAL_RCCEx_PeriphCLKConfig+0x88>
    switch(PeriphClkInit->Spi123ClockSelection)
 80039f4:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 80039f8:	f43f ab89 	beq.w	800310e <HAL_RCCEx_PeriphCLKConfig+0x13e>
 80039fc:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003a00:	f43f ab85 	beq.w	800310e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      ret = HAL_ERROR;
 8003a04:	2601      	movs	r6, #1
 8003a06:	4635      	mov	r5, r6
 8003a08:	f7ff bb86 	b.w	8003118 <HAL_RCCEx_PeriphCLKConfig+0x148>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8003a0c:	bb22      	cbnz	r2, 8003a58 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a0e:	4a25      	ldr	r2, [pc, #148]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8003a10:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003a12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a16:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003a18:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8003a1a:	f7ff baef 	b.w	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x2c>
    switch(PeriphClkInit->Sai4BClockSelection)
 8003a1e:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8003a22:	f43f ab4a 	beq.w	80030ba <HAL_RCCEx_PeriphCLKConfig+0xea>
 8003a26:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8003a2a:	f43f ab46 	beq.w	80030ba <HAL_RCCEx_PeriphCLKConfig+0xea>
      ret = HAL_ERROR;
 8003a2e:	2601      	movs	r6, #1
 8003a30:	4635      	mov	r5, r6
 8003a32:	f7ff bb47 	b.w	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    switch(PeriphClkInit->Sai4AClockSelection)
 8003a36:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 8003a3a:	f43f ab23 	beq.w	8003084 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8003a3e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8003a42:	f43f ab1f 	beq.w	8003084 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = HAL_ERROR;
 8003a46:	2601      	movs	r6, #1
 8003a48:	4635      	mov	r5, r6
 8003a4a:	f7ff bb20 	b.w	800308e <HAL_RCCEx_PeriphCLKConfig+0xbe>
    switch(PeriphClkInit->QspiClockSelection)
 8003a4e:	2a00      	cmp	r2, #0
 8003a50:	f43f ae70 	beq.w	8003734 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8003a54:	f7ff bb44 	b.w	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      ret = HAL_ERROR;
 8003a58:	2601      	movs	r6, #1
 8003a5a:	f7ff bad7 	b.w	800300c <HAL_RCCEx_PeriphCLKConfig+0x3c>
        tickstart = HAL_GetTick();
 8003a5e:	f7fc fc9f 	bl	80003a0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a62:	4f10      	ldr	r7, [pc, #64]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
        tickstart = HAL_GetTick();
 8003a64:	4681      	mov	r9, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a66:	f241 3888 	movw	r8, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a6a:	e006      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0xaaa>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a6c:	f7fc fc98 	bl	80003a0 <HAL_GetTick>
 8003a70:	eba0 0009 	sub.w	r0, r0, r9
 8003a74:	4540      	cmp	r0, r8
 8003a76:	f63f af62 	bhi.w	800393e <HAL_RCCEx_PeriphCLKConfig+0x96e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a7a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a7c:	079b      	lsls	r3, r3, #30
 8003a7e:	d5f5      	bpl.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0xa9c>
 8003a80:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 8003a84:	e55d      	b.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x572>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a86:	4807      	ldr	r0, [pc, #28]	; (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8003a88:	4b07      	ldr	r3, [pc, #28]	; (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0xad8>)
 8003a8a:	6901      	ldr	r1, [r0, #16]
 8003a8c:	ea03 1312 	and.w	r3, r3, r2, lsr #4
 8003a90:	f421 527c 	bic.w	r2, r1, #16128	; 0x3f00
 8003a94:	4313      	orrs	r3, r2
 8003a96:	6103      	str	r3, [r0, #16]
 8003a98:	e55e      	b.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003a9a:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8003a9c:	462e      	mov	r6, r5
 8003a9e:	f7ff bb99 	b.w	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8003aa2:	bf00      	nop
 8003aa4:	58024400 	.word	0x58024400
 8003aa8:	00ffffcf 	.word	0x00ffffcf

08003aac <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003aac:	4a46      	ldr	r2, [pc, #280]	; (8003bc8 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
{
 8003aae:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ab0:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8003ab2:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003ab4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8003ab6:	f3c3 3305 	ubfx	r3, r3, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003aba:	6bd5      	ldr	r5, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d059      	beq.n	8003b74 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003ac0:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003ac4:	f3c1 1100 	ubfx	r1, r1, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ac8:	f004 0403 	and.w	r4, r4, #3
 8003acc:	ee07 3a90 	vmov	s15, r3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8003ad0:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8003ad4:	2c01      	cmp	r4, #1
 8003ad6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003ada:	ee06 1a90 	vmov	s13, r1
 8003ade:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8003ae2:	d002      	beq.n	8003aea <HAL_RCCEx_GetPLL2ClockFreq+0x3e>
 8003ae4:	d34e      	bcc.n	8003b84 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 8003ae6:	2c02      	cmp	r4, #2
 8003ae8:	d049      	beq.n	8003b7e <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003aea:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8003bcc <HAL_RCCEx_GetPLL2ClockFreq+0x120>
 8003aee:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8003af2:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003af4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003af8:	ee07 3a10 	vmov	s14, r3
 8003afc:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8003b00:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003b04:	ee37 7a25 	vadd.f32	s14, s14, s11
 8003b08:	ee77 7a26 	vadd.f32	s15, s14, s13
 8003b0c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8003b10:	4a2d      	ldr	r2, [pc, #180]	; (8003bc8 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>)
 8003b12:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8003b16:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003b18:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003b1c:	ee06 3a90 	vmov	s13, r3
 8003b20:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8003b24:	bc30      	pop	{r4, r5}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8003b26:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003b2a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003b2e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003b32:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8003b36:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003b38:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8003b3c:	ee06 3a90 	vmov	s13, r3
 8003b40:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003b44:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003b48:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003b4c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003b50:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8003b54:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8003b56:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003b5a:	ee07 3a10 	vmov	s14, r3
 8003b5e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003b62:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003b66:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003b6a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003b6e:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8003b72:	4770      	bx	lr
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003b74:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003b78:	6083      	str	r3, [r0, #8]
}
 8003b7a:	bc30      	pop	{r4, r5}
 8003b7c:	4770      	bx	lr
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003b7e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003bd0 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8003b82:	e7b4      	b.n	8003aee <HAL_RCCEx_GetPLL2ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b84:	6813      	ldr	r3, [r2, #0]
 8003b86:	069b      	lsls	r3, r3, #26
 8003b88:	d51a      	bpl.n	8003bc0 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003b8a:	6814      	ldr	r4, [r2, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003b8c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003b90:	4910      	ldr	r1, [pc, #64]	; (8003bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8003b92:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003b96:	6b93      	ldr	r3, [r2, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003b98:	40e1      	lsrs	r1, r4
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b9e:	ee07 1a10 	vmov	s14, r1
 8003ba2:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8003ba6:	ee07 3a10 	vmov	s14, r3
 8003baa:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8003bae:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8003bb2:	ee76 7a05 	vadd.f32	s15, s12, s10
 8003bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bbe:	e7a7      	b.n	8003b10 <HAL_RCCEx_GetPLL2ClockFreq+0x64>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003bc0:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8003bd8 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8003bc4:	e793      	b.n	8003aee <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8003bc6:	bf00      	nop
 8003bc8:	58024400 	.word	0x58024400
 8003bcc:	4a742400 	.word	0x4a742400
 8003bd0:	4bbebc20 	.word	0x4bbebc20
 8003bd4:	03d09000 	.word	0x03d09000
 8003bd8:	4c742400 	.word	0x4c742400

08003bdc <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003bdc:	4a46      	ldr	r2, [pc, #280]	; (8003cf8 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
{
 8003bde:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003be0:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003be2:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003be4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003be6:	f3c3 5305 	ubfx	r3, r3, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003bea:	6c55      	ldr	r5, [r2, #68]	; 0x44
  if (pll3m != 0U)
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d059      	beq.n	8003ca4 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003bf0:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003bf4:	f3c1 2100 	ubfx	r1, r1, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003bf8:	f004 0403 	and.w	r4, r4, #3
 8003bfc:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003c00:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8003c04:	2c01      	cmp	r4, #1
 8003c06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c0a:	ee06 1a90 	vmov	s13, r1
 8003c0e:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8003c12:	d002      	beq.n	8003c1a <HAL_RCCEx_GetPLL3ClockFreq+0x3e>
 8003c14:	d34e      	bcc.n	8003cb4 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 8003c16:	2c02      	cmp	r4, #2
 8003c18:	d049      	beq.n	8003cae <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003c1a:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8003cfc <HAL_RCCEx_GetPLL3ClockFreq+0x120>
 8003c1e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8003c22:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c28:	ee07 3a10 	vmov	s14, r3
 8003c2c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8003c30:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003c34:	ee37 7a25 	vadd.f32	s14, s14, s11
 8003c38:	ee77 7a26 	vadd.f32	s15, s14, s13
 8003c3c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003c40:	4a2d      	ldr	r2, [pc, #180]	; (8003cf8 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>)
 8003c42:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8003c46:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003c48:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003c4c:	ee06 3a90 	vmov	s13, r3
 8003c50:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8003c54:	bc30      	pop	{r4, r5}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003c56:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003c5a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003c5e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003c62:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8003c66:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003c68:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8003c6c:	ee06 3a90 	vmov	s13, r3
 8003c70:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003c74:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003c78:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003c7c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003c80:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8003c84:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003c86:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003c8a:	ee07 3a10 	vmov	s14, r3
 8003c8e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003c92:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003c96:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003c9a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003c9e:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8003ca2:	4770      	bx	lr
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003ca4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003ca8:	6083      	str	r3, [r0, #8]
}
 8003caa:	bc30      	pop	{r4, r5}
 8003cac:	4770      	bx	lr
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003cae:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003d00 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8003cb2:	e7b4      	b.n	8003c1e <HAL_RCCEx_GetPLL3ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003cb4:	6813      	ldr	r3, [r2, #0]
 8003cb6:	069b      	lsls	r3, r3, #26
 8003cb8:	d51a      	bpl.n	8003cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003cba:	6814      	ldr	r4, [r2, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003cbc:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003cc0:	4910      	ldr	r1, [pc, #64]	; (8003d04 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8003cc2:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003cc6:	6c13      	ldr	r3, [r2, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003cc8:	40e1      	lsrs	r1, r4
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003cca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cce:	ee07 1a10 	vmov	s14, r1
 8003cd2:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8003cd6:	ee07 3a10 	vmov	s14, r3
 8003cda:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8003cde:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8003ce2:	ee76 7a05 	vadd.f32	s15, s12, s10
 8003ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cee:	e7a7      	b.n	8003c40 <HAL_RCCEx_GetPLL3ClockFreq+0x64>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003cf0:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8003d08 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8003cf4:	e793      	b.n	8003c1e <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8003cf6:	bf00      	nop
 8003cf8:	58024400 	.word	0x58024400
 8003cfc:	4a742400 	.word	0x4a742400
 8003d00:	4bbebc20 	.word	0x4bbebc20
 8003d04:	03d09000 	.word	0x03d09000
 8003d08:	4c742400 	.word	0x4c742400

08003d0c <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d0c:	4a46      	ldr	r2, [pc, #280]	; (8003e28 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>)
{
 8003d0e:	b430      	push	{r4, r5}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d10:	6a94      	ldr	r4, [r2, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8003d12:	6a93      	ldr	r3, [r2, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8003d14:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8003d16:	f3c3 1305 	ubfx	r3, r3, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003d1a:	6b55      	ldr	r5, [r2, #52]	; 0x34
  if (pll1m != 0U)
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d059      	beq.n	8003dd4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003d20:	f3c5 05cc 	ubfx	r5, r5, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8003d24:	f001 0101 	and.w	r1, r1, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003d28:	f004 0403 	and.w	r4, r4, #3
 8003d2c:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003d30:	fb01 f105 	mul.w	r1, r1, r5
    switch (pllsource)
 8003d34:	2c01      	cmp	r4, #1
 8003d36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d3a:	ee06 1a90 	vmov	s13, r1
 8003d3e:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
 8003d42:	d002      	beq.n	8003d4a <HAL_RCCEx_GetPLL1ClockFreq+0x3e>
 8003d44:	d34e      	bcc.n	8003de4 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 8003d46:	2c02      	cmp	r4, #2
 8003d48:	d049      	beq.n	8003dde <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003d4a:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8003e2c <HAL_RCCEx_GetPLL1ClockFreq+0x120>
 8003d4e:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8003d52:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003d54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d58:	ee07 3a10 	vmov	s14, r3
 8003d5c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8003d60:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003d64:	ee37 7a25 	vadd.f32	s14, s14, s11
 8003d68:	ee77 7a26 	vadd.f32	s15, s14, s13
 8003d6c:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8003d70:	4a2d      	ldr	r2, [pc, #180]	; (8003e28 <HAL_RCCEx_GetPLL1ClockFreq+0x11c>)
 8003d72:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8003d76:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003d78:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003d7c:	ee06 3a90 	vmov	s13, r3
 8003d80:	eef8 6ae6 	vcvt.f32.s32	s13, s13
}
 8003d84:	bc30      	pop	{r4, r5}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8003d86:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003d8a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003d8e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003d92:	ed80 7a00 	vstr	s14, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8003d96:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003d98:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8003d9c:	ee06 3a90 	vmov	s13, r3
 8003da0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003da4:	ee76 6a86 	vadd.f32	s13, s13, s12
 8003da8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003dac:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8003db0:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8003db4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003db6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8003dba:	ee07 3a10 	vmov	s14, r3
 8003dbe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003dc2:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003dc6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003dca:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8003dce:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8003dd2:	4770      	bx	lr
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003dd4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8003dd8:	6083      	str	r3, [r0, #8]
}
 8003dda:	bc30      	pop	{r4, r5}
 8003ddc:	4770      	bx	lr
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003dde:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003e30 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 8003de2:	e7b4      	b.n	8003d4e <HAL_RCCEx_GetPLL1ClockFreq+0x42>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003de4:	6813      	ldr	r3, [r2, #0]
 8003de6:	069b      	lsls	r3, r3, #26
 8003de8:	d51a      	bpl.n	8003e20 <HAL_RCCEx_GetPLL1ClockFreq+0x114>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003dea:	6814      	ldr	r4, [r2, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003dec:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003df0:	4910      	ldr	r1, [pc, #64]	; (8003e34 <HAL_RCCEx_GetPLL1ClockFreq+0x128>)
 8003df2:	f3c4 04c1 	ubfx	r4, r4, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003df6:	6b13      	ldr	r3, [r2, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003df8:	40e1      	lsrs	r1, r4
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003dfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dfe:	ee07 1a10 	vmov	s14, r1
 8003e02:	eef8 5ac7 	vcvt.f32.s32	s11, s14
 8003e06:	ee07 3a10 	vmov	s14, r3
 8003e0a:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
 8003e0e:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8003e12:	ee76 7a05 	vadd.f32	s15, s12, s10
 8003e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e1e:	e7a7      	b.n	8003d70 <HAL_RCCEx_GetPLL1ClockFreq+0x64>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003e20:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8003e38 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>
 8003e24:	e793      	b.n	8003d4e <HAL_RCCEx_GetPLL1ClockFreq+0x42>
 8003e26:	bf00      	nop
 8003e28:	58024400 	.word	0x58024400
 8003e2c:	4a742400 	.word	0x4a742400
 8003e30:	4bbebc20 	.word	0x4bbebc20
 8003e34:	03d09000 	.word	0x03d09000
 8003e38:	4c742400 	.word	0x4c742400

08003e3c <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8003e3c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 8003e40:	b500      	push	{lr}
 8003e42:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8003e44:	d02d      	beq.n	8003ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x66>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8003e46:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8003e4a:	d018      	beq.n	8003e7e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8003e4c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8003e50:	d04e      	beq.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8003e52:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8003e56:	d037      	beq.n	8003ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8003e58:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8003e5c:	f000 808b 	beq.w	8003f76 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8003e60:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 8003e64:	f000 80ac 	beq.w	8003fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8003e68:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8003e6c:	f000 80b6 	beq.w	8003fdc <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8003e70:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8003e74:	d062      	beq.n	8003f3c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
          frequency = 0;
 8003e76:	2000      	movs	r0, #0
}
 8003e78:	b005      	add	sp, #20
 8003e7a:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8003e7e:	4a70      	ldr	r2, [pc, #448]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8003e80:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003e82:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 8003e86:	2b80      	cmp	r3, #128	; 0x80
 8003e88:	d043      	beq.n	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003e8a:	d86a      	bhi.n	8003f62 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d039      	beq.n	8003f04 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8003e90:	2b40      	cmp	r3, #64	; 0x40
 8003e92:	d1f0      	bne.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003e94:	a801      	add	r0, sp, #4
 8003e96:	f7ff fe09 	bl	8003aac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8003e9a:	9801      	ldr	r0, [sp, #4]
}
 8003e9c:	b005      	add	sp, #20
 8003e9e:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8003ea2:	4b67      	ldr	r3, [pc, #412]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8003ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ea6:	f003 0307 	and.w	r3, r3, #7
      switch (saiclocksource)
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	d8e3      	bhi.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8003eae:	a201      	add	r2, pc, #4	; (adr r2, 8003eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>)
 8003eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb4:	08003f05 	.word	0x08003f05
 8003eb8:	08003e95 	.word	0x08003e95
 8003ebc:	08003f13 	.word	0x08003f13
 8003ec0:	08003ee9 	.word	0x08003ee9
 8003ec4:	08003f21 	.word	0x08003f21
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8003ec8:	4a5d      	ldr	r2, [pc, #372]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8003eca:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003ecc:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8003ed0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ed4:	d01d      	beq.n	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003ed6:	d85c      	bhi.n	8003f92 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
 8003ed8:	b1a3      	cbz	r3, 8003f04 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8003eda:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ede:	d0d9      	beq.n	8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 8003ee0:	e7c9      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 8003ee2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003ee6:	d15b      	bne.n	8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
          frequency = EXTERNAL_CLOCK_VALUE;
 8003ee8:	4856      	ldr	r0, [pc, #344]	; (8004044 <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
}
 8003eea:	b005      	add	sp, #20
 8003eec:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8003ef0:	4a53      	ldr	r2, [pc, #332]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8003ef2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003ef4:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 8003ef8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003efc:	d009      	beq.n	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003efe:	d8f0      	bhi.n	8003ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d151      	bne.n	8003fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8003f04:	a801      	add	r0, sp, #4
 8003f06:	f7ff ff01 	bl	8003d0c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8003f0a:	9802      	ldr	r0, [sp, #8]
}
 8003f0c:	b005      	add	sp, #20
 8003f0e:	f85d fb04 	ldr.w	pc, [sp], #4
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003f12:	a801      	add	r0, sp, #4
 8003f14:	f7ff fe62 	bl	8003bdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8003f18:	9801      	ldr	r0, [sp, #4]
}
 8003f1a:	b005      	add	sp, #20
 8003f1c:	f85d fb04 	ldr.w	pc, [sp], #4
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8003f20:	4b47      	ldr	r3, [pc, #284]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8003f22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8003f24:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8003f28:	d019      	beq.n	8003f5e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8003f2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f2e:	d062      	beq.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
            frequency = HSE_VALUE;
 8003f30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f34:	4844      	ldr	r0, [pc, #272]	; (8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>)
 8003f36:	bf18      	it	ne
 8003f38:	2000      	movne	r0, #0
 8003f3a:	e79d      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8003f3c:	4b40      	ldr	r3, [pc, #256]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8003f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f40:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 8003f44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f48:	d068      	beq.n	800401c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8003f4a:	d95b      	bls.n	8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>
 8003f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f50:	d051      	beq.n	8003ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba>
 8003f52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f56:	d05f      	beq.n	8004018 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 8003f58:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003f5c:	d18b      	bne.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
            frequency = HSI_VALUE;
 8003f5e:	483b      	ldr	r0, [pc, #236]	; (800404c <HAL_RCCEx_GetPeriphCLKFreq+0x210>)
 8003f60:	e78a      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      switch (saiclocksource)
 8003f62:	2bc0      	cmp	r3, #192	; 0xc0
 8003f64:	d0c0      	beq.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 8003f66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f6a:	d184      	bne.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8003f6c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8003f6e:	f013 5340 	ands.w	r3, r3, #805306368	; 0x30000000
 8003f72:	d1da      	bne.n	8003f2a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
 8003f74:	e7f3      	b.n	8003f5e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8003f76:	4a32      	ldr	r2, [pc, #200]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8003f78:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003f7a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 8003f7e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f82:	d0c6      	beq.n	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003f84:	d815      	bhi.n	8003fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d0bc      	beq.n	8003f04 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8003f8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f8e:	d081      	beq.n	8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 8003f90:	e771      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 8003f92:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003f96:	d0a7      	beq.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 8003f98:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f9c:	d0e6      	beq.n	8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8003f9e:	e76a      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (saiclocksource)
 8003fa0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003fa4:	d0e2      	beq.n	8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8003fa6:	e766      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8003fa8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003fac:	f43f af72 	beq.w	8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 8003fb0:	e761      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      switch (srcclk)
 8003fb2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003fb6:	d097      	beq.n	8003ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 8003fb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fbc:	d0d6      	beq.n	8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8003fbe:	e75a      	b.n	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8003fc0:	4a1f      	ldr	r2, [pc, #124]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8003fc2:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003fc4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 8003fc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fcc:	d015      	beq.n	8003ffa <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8003fce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003fd2:	d0cb      	beq.n	8003f6c <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f47f af4e 	bne.w	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8003fda:	e75b      	b.n	8003e94 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8003fdc:	4b18      	ldr	r3, [pc, #96]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8003fde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      switch (srcclk)
 8003fe0:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8003fe4:	d08e      	beq.n	8003f04 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	f43f af45 	beq.w	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003fec:	a801      	add	r0, sp, #4
 8003fee:	f7ff fd5d 	bl	8003aac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003ff2:	9803      	ldr	r0, [sp, #12]
          break;
 8003ff4:	e740      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
            frequency = CSI_VALUE;
 8003ff6:	4816      	ldr	r0, [pc, #88]	; (8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x214>)
 8003ff8:	e73e      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003ffa:	a801      	add	r0, sp, #4
 8003ffc:	f7ff fdee 	bl	8003bdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004000:	9803      	ldr	r0, [sp, #12]
          break;
 8004002:	e739      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
      switch (srcclk)
 8004004:	b17b      	cbz	r3, 8004026 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8004006:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800400a:	f47f af34 	bne.w	8003e76 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800400e:	a801      	add	r0, sp, #4
 8004010:	f7ff fd4c 	bl	8003aac <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004014:	9802      	ldr	r0, [sp, #8]
          break;
 8004016:	e72f      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          frequency = HSE_VALUE;
 8004018:	480b      	ldr	r0, [pc, #44]	; (8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>)
          break;
 800401a:	e72d      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800401c:	a801      	add	r0, sp, #4
 800401e:	f7ff fddd 	bl	8003bdc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004022:	9802      	ldr	r0, [sp, #8]
          break;
 8004024:	e728      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004026:	f7fe fe33 	bl	8002c90 <HAL_RCC_GetHCLKFreq>
 800402a:	4b05      	ldr	r3, [pc, #20]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 800402c:	4a09      	ldr	r2, [pc, #36]	; (8004054 <HAL_RCCEx_GetPeriphCLKFreq+0x218>)
 800402e:	6a1b      	ldr	r3, [r3, #32]
 8004030:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004034:	5cd3      	ldrb	r3, [r2, r3]
 8004036:	f003 031f 	and.w	r3, r3, #31
 800403a:	40d8      	lsrs	r0, r3
          break;
 800403c:	e71c      	b.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800403e:	bf00      	nop
 8004040:	58024400 	.word	0x58024400
 8004044:	00bb8000 	.word	0x00bb8000
 8004048:	017d7840 	.word	0x017d7840
 800404c:	03d09000 	.word	0x03d09000
 8004050:	003d0900 	.word	0x003d0900
 8004054:	08094094 	.word	0x08094094

08004058 <HAL_RNG_Init>:
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004058:	b390      	cbz	r0, 80040c0 <HAL_RNG_Init+0x68>
{
 800405a:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800405c:	7a43      	ldrb	r3, [r0, #9]
 800405e:	4604      	mov	r4, r0
 8004060:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004064:	b343      	cbz	r3, 80040b8 <HAL_RNG_Init+0x60>
    HAL_RNG_MspInit(hrng);
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004066:	2302      	movs	r3, #2
      return HAL_ERROR;
    }
  }
#else
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8004068:	e9d4 2100 	ldrd	r2, r1, [r4]
  hrng->State = HAL_RNG_STATE_BUSY;
 800406c:	7263      	strb	r3, [r4, #9]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800406e:	6813      	ldr	r3, [r2, #0]
 8004070:	f023 0320 	bic.w	r3, r3, #32
 8004074:	430b      	orrs	r3, r1
 8004076:	6013      	str	r3, [r2, #0]
#endif /* end of RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8004078:	6822      	ldr	r2, [r4, #0]
 800407a:	6813      	ldr	r3, [r2, #0]
 800407c:	f043 0304 	orr.w	r3, r3, #4
 8004080:	6013      	str	r3, [r2, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8004082:	6823      	ldr	r3, [r4, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	065b      	lsls	r3, r3, #25
 8004088:	d503      	bpl.n	8004092 <HAL_RNG_Init+0x3a>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 800408a:	2304      	movs	r3, #4
    return HAL_ERROR;
 800408c:	2001      	movs	r0, #1
    hrng->State = HAL_RNG_STATE_ERROR;
 800408e:	7263      	strb	r3, [r4, #9]
  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;

  /* Return function status */
  return HAL_OK;
}
 8004090:	bd38      	pop	{r3, r4, r5, pc}
  tickstart = HAL_GetTick();
 8004092:	f7fc f985 	bl	80003a0 <HAL_GetTick>
 8004096:	4605      	mov	r5, r0
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8004098:	e004      	b.n	80040a4 <HAL_RNG_Init+0x4c>
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800409a:	f7fc f981 	bl	80003a0 <HAL_GetTick>
 800409e:	1b40      	subs	r0, r0, r5
 80040a0:	2802      	cmp	r0, #2
 80040a2:	d80f      	bhi.n	80040c4 <HAL_RNG_Init+0x6c>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80040a4:	6823      	ldr	r3, [r4, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f013 0304 	ands.w	r3, r3, #4
 80040ac:	d1f5      	bne.n	800409a <HAL_RNG_Init+0x42>
  hrng->State = HAL_RNG_STATE_READY;
 80040ae:	2201      	movs	r2, #1
  return HAL_OK;
 80040b0:	4618      	mov	r0, r3
  hrng->State = HAL_RNG_STATE_READY;
 80040b2:	7262      	strb	r2, [r4, #9]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80040b4:	60e3      	str	r3, [r4, #12]
}
 80040b6:	bd38      	pop	{r3, r4, r5, pc}
    hrng->Lock = HAL_UNLOCKED;
 80040b8:	7202      	strb	r2, [r0, #8]
    HAL_RNG_MspInit(hrng);
 80040ba:	f005 f9f1 	bl	80094a0 <HAL_RNG_MspInit>
 80040be:	e7d2      	b.n	8004066 <HAL_RNG_Init+0xe>
    return HAL_ERROR;
 80040c0:	2001      	movs	r0, #1
}
 80040c2:	4770      	bx	lr
      hrng->State = HAL_RNG_STATE_ERROR;
 80040c4:	2204      	movs	r2, #4
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80040c6:	2302      	movs	r3, #2
      return HAL_ERROR;
 80040c8:	2001      	movs	r0, #1
      hrng->State = HAL_RNG_STATE_ERROR;
 80040ca:	7262      	strb	r2, [r4, #9]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80040cc:	60e3      	str	r3, [r4, #12]
}
 80040ce:	bd38      	pop	{r3, r4, r5, pc}

080040d0 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80040d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  /* Process Locked */
  __HAL_LOCK(hrng);
 80040d2:	7a03      	ldrb	r3, [r0, #8]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d00b      	beq.n	80040f0 <HAL_RNG_GenerateRandomNumber+0x20>
 80040d8:	4604      	mov	r4, r0
 80040da:	2001      	movs	r0, #1
 80040dc:	460e      	mov	r6, r1

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80040de:	7a63      	ldrb	r3, [r4, #9]
  __HAL_LOCK(hrng);
 80040e0:	7220      	strb	r0, [r4, #8]
  if (hrng->State == HAL_RNG_STATE_READY)
 80040e2:	4283      	cmp	r3, r0
 80040e4:	d006      	beq.n	80040f4 <HAL_RNG_GenerateRandomNumber+0x24>

    hrng->State = HAL_RNG_STATE_READY;
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 80040e6:	2304      	movs	r3, #4
 80040e8:	60e3      	str	r3, [r4, #12]
    status = HAL_ERROR;
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80040ea:	2300      	movs	r3, #0
 80040ec:	7223      	strb	r3, [r4, #8]

  return status;
}
 80040ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrng);
 80040f0:	2002      	movs	r0, #2
}
 80040f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrng->State = HAL_RNG_STATE_BUSY;
 80040f4:	2302      	movs	r3, #2
 80040f6:	7263      	strb	r3, [r4, #9]
    tickstart = HAL_GetTick();
 80040f8:	f7fc f952 	bl	80003a0 <HAL_GetTick>
 80040fc:	4607      	mov	r7, r0
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80040fe:	e004      	b.n	800410a <HAL_RNG_GenerateRandomNumber+0x3a>
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004100:	f7fc f94e 	bl	80003a0 <HAL_GetTick>
 8004104:	1bc0      	subs	r0, r0, r7
 8004106:	2802      	cmp	r0, #2
 8004108:	d80b      	bhi.n	8004122 <HAL_RNG_GenerateRandomNumber+0x52>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800410a:	6822      	ldr	r2, [r4, #0]
 800410c:	6855      	ldr	r5, [r2, #4]
 800410e:	f015 0501 	ands.w	r5, r5, #1
 8004112:	d0f5      	beq.n	8004100 <HAL_RNG_GenerateRandomNumber+0x30>
    hrng->RandomNumber = hrng->Instance->DR;
 8004114:	6893      	ldr	r3, [r2, #8]
    hrng->State = HAL_RNG_STATE_READY;
 8004116:	2201      	movs	r2, #1
  HAL_StatusTypeDef status = HAL_OK;
 8004118:	2000      	movs	r0, #0
    hrng->RandomNumber = hrng->Instance->DR;
 800411a:	6123      	str	r3, [r4, #16]
    *random32bit = hrng->RandomNumber;
 800411c:	6033      	str	r3, [r6, #0]
    hrng->State = HAL_RNG_STATE_READY;
 800411e:	7262      	strb	r2, [r4, #9]
 8004120:	e7e3      	b.n	80040ea <HAL_RNG_GenerateRandomNumber+0x1a>
        hrng->State = HAL_RNG_STATE_READY;
 8004122:	2001      	movs	r0, #1
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004124:	2302      	movs	r3, #2
        __HAL_UNLOCK(hrng);
 8004126:	7225      	strb	r5, [r4, #8]
        hrng->State = HAL_RNG_STATE_READY;
 8004128:	7260      	strb	r0, [r4, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800412a:	60e3      	str	r3, [r4, #12]
}
 800412c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800412e:	bf00      	nop

08004130 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8004130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8004132:	2904      	cmp	r1, #4
 8004134:	d813      	bhi.n	800415e <HAL_SAI_InitProtocol+0x2e>
 8004136:	e8df f001 	tbb	[pc, r1]
 800413a:	3535      	.short	0x3535
 800413c:	1435      	.short	0x1435
 800413e:	14          	.byte	0x14
 800413f:	00          	.byte	0x00
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8004140:	4a8b      	ldr	r2, [pc, #556]	; (8004370 <HAL_SAI_InitProtocol+0x240>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d005      	beq.n	8004152 <HAL_SAI_InitProtocol+0x22>
 8004146:	f102 52c0 	add.w	r2, r2, #402653184	; 0x18000000
 800414a:	f5a2 3282 	sub.w	r2, r2, #66560	; 0x10400
 800414e:	4293      	cmp	r3, r2
 8004150:	d105      	bne.n	800415e <HAL_SAI_InitProtocol+0x2e>
 8004152:	6862      	ldr	r2, [r4, #4]
 8004154:	2a01      	cmp	r2, #1
 8004156:	d102      	bne.n	800415e <HAL_SAI_InitProtocol+0x2e>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8004158:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800415a:	2a00      	cmp	r2, #0
 800415c:	d053      	beq.n	8004206 <HAL_SAI_InitProtocol+0xd6>
  hsai->SlotInit.SlotNumber      = nbslot;

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
  {
    return HAL_ERROR;
 800415e:	2001      	movs	r0, #1
}
 8004160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  HAL_StatusTypeDef status = HAL_OK;

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004162:	6845      	ldr	r5, [r0, #4]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004164:	2400      	movs	r4, #0
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8004166:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
  hsai->SlotInit.FirstBitOffset  = 0;
  hsai->SlotInit.SlotNumber      = nbslot;
 800416a:	6703      	str	r3, [r0, #112]	; 0x70
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800416c:	f035 0502 	bics.w	r5, r5, #2
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8004170:	f44f 2580 	mov.w	r5, #262144	; 0x40000
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8004174:	6444      	str	r4, [r0, #68]	; 0x44
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004176:	bf0c      	ite	eq
 8004178:	2701      	moveq	r7, #1
 800417a:	4627      	movne	r7, r4
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;

  if (protocol == SAI_PCM_SHORT)
  {
      hsai->FrameInit.ActiveFrameLength = 1;
 800417c:	2904      	cmp	r1, #4
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800417e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004182:	6507      	str	r7, [r0, #80]	; 0x50
      hsai->FrameInit.ActiveFrameLength = 1;
 8004184:	bf14      	ite	ne
 8004186:	270d      	movne	r7, #13
 8004188:	2701      	moveq	r7, #1
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800418a:	64c4      	str	r4, [r0, #76]	; 0x4c
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800418c:	65c4      	str	r4, [r0, #92]	; 0x5c
 800418e:	6587      	str	r7, [r0, #88]	; 0x58
  hsai->SlotInit.FirstBitOffset  = 0;
 8004190:	6684      	str	r4, [r0, #104]	; 0x68
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8004192:	6741      	str	r1, [r0, #116]	; 0x74
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8004194:	e9c0 6518 	strd	r6, r5, [r0, #96]	; 0x60
  {
    /* SAI_PCM_LONG */
      hsai->FrameInit.ActiveFrameLength = 13;
  }

  switch (datasize)
 8004198:	2a03      	cmp	r2, #3
 800419a:	d8e0      	bhi.n	800415e <HAL_SAI_InitProtocol+0x2e>
 800419c:	e8df f002 	tbb	[pc, r2]
 80041a0:	259e9197 	.word	0x259e9197
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80041a4:	6845      	ldr	r5, [r0, #4]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80041a6:	2400      	movs	r4, #0
  hsai->SlotInit.SlotNumber      = nbslot;
 80041a8:	6703      	str	r3, [r0, #112]	; 0x70
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80041aa:	f035 0502 	bics.w	r5, r5, #2
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80041ae:	6444      	str	r4, [r0, #68]	; 0x44
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80041b0:	64c4      	str	r4, [r0, #76]	; 0x4c
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80041b2:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80041b6:	bf08      	it	eq
 80041b8:	4626      	moveq	r6, r4
  hsai->SlotInit.FirstBitOffset  = 0;
 80041ba:	6684      	str	r4, [r0, #104]	; 0x68
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80041bc:	f64f 74ff 	movw	r4, #65535	; 0xffff
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80041c0:	bf18      	it	ne
 80041c2:	2601      	movne	r6, #1
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 80041c4:	65c5      	str	r5, [r0, #92]	; 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80041c6:	6744      	str	r4, [r0, #116]	; 0x74
  if ((nbslot & 0x1U) != 0U)
 80041c8:	f013 0401 	ands.w	r4, r3, #1
 80041cc:	6506      	str	r6, [r0, #80]	; 0x50
 80041ce:	d1c6      	bne.n	800415e <HAL_SAI_InitProtocol+0x2e>
  if (protocol == SAI_I2S_STANDARD)
 80041d0:	2900      	cmp	r1, #0
 80041d2:	f000 808a 	beq.w	80042ea <HAL_SAI_InitProtocol+0x1ba>
 80041d6:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 80041da:	e9c0 5418 	strd	r5, r4, [r0, #96]	; 0x60
  switch (datasize)
 80041de:	2a03      	cmp	r2, #3
 80041e0:	d8bd      	bhi.n	800415e <HAL_SAI_InitProtocol+0x2e>
 80041e2:	e8df f002 	tbb	[pc, r2]
 80041e6:	a0b0      	.short	0xa0b0
 80041e8:	ba8f      	.short	0xba8f
      hsai->FrameInit.FrameLength = 32U * nbslot;
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
      break;
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80041ea:	015b      	lsls	r3, r3, #5
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80041ec:	21e0      	movs	r1, #224	; 0xe0
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80041ee:	2280      	movs	r2, #128	; 0x80
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80041f0:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80041f2:	6481      	str	r1, [r0, #72]	; 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80041f4:	66c2      	str	r2, [r0, #108]	; 0x6c
 80041f6:	4604      	mov	r4, r0
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80041f8:	f7fc f8ea 	bl	80003d0 <HAL_GetREVID>
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80041fc:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8004200:	2b01      	cmp	r3, #1
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8004202:	6823      	ldr	r3, [r4, #0]
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8004204:	d09c      	beq.n	8004140 <HAL_SAI_InitProtocol+0x10>
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004206:	4a5a      	ldr	r2, [pc, #360]	; (8004370 <HAL_SAI_InitProtocol+0x240>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d079      	beq.n	8004300 <HAL_SAI_InitProtocol+0x1d0>
 800420c:	3220      	adds	r2, #32
 800420e:	4293      	cmp	r3, r2
 8004210:	d076      	beq.n	8004300 <HAL_SAI_InitProtocol+0x1d0>
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8004212:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 8004216:	4293      	cmp	r3, r2
 8004218:	f000 8195 	beq.w	8004546 <HAL_SAI_InitProtocol+0x416>
 800421c:	3220      	adds	r2, #32
 800421e:	4293      	cmp	r3, r2
 8004220:	f000 8191 	beq.w	8004546 <HAL_SAI_InitProtocol+0x416>
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8004224:	f502 7278 	add.w	r2, r2, #992	; 0x3e0
 8004228:	4293      	cmp	r3, r2
 800422a:	f000 81bd 	beq.w	80045a8 <HAL_SAI_InitProtocol+0x478>
 800422e:	3220      	adds	r2, #32
 8004230:	4293      	cmp	r3, r2
 8004232:	f000 81b9 	beq.w	80045a8 <HAL_SAI_InitProtocol+0x478>
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8004236:	4a4f      	ldr	r2, [pc, #316]	; (8004374 <HAL_SAI_InitProtocol+0x244>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d002      	beq.n	8004242 <HAL_SAI_InitProtocol+0x112>
 800423c:	3220      	adds	r2, #32
 800423e:	4293      	cmp	r3, r2
 8004240:	d18d      	bne.n	800415e <HAL_SAI_InitProtocol+0x2e>
    SaiBaseAddress = SAI4;
 8004242:	4d4d      	ldr	r5, [pc, #308]	; (8004378 <HAL_SAI_InitProtocol+0x248>)
  if (hsai->State == HAL_SAI_STATE_RESET)
 8004244:	f894 2091 	ldrb.w	r2, [r4, #145]	; 0x91
 8004248:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 800424c:	2a00      	cmp	r2, #0
 800424e:	f000 8173 	beq.w	8004538 <HAL_SAI_InitProtocol+0x408>
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004252:	4a4a      	ldr	r2, [pc, #296]	; (800437c <HAL_SAI_InitProtocol+0x24c>)
 8004254:	484a      	ldr	r0, [pc, #296]	; (8004380 <HAL_SAI_InitProtocol+0x250>)
 8004256:	6812      	ldr	r2, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004258:	6819      	ldr	r1, [r3, #0]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800425a:	fba0 0202 	umull	r0, r2, r0, r2
  __HAL_SAI_DISABLE(hsai);
 800425e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004262:	0b12      	lsrs	r2, r2, #12
  __HAL_SAI_DISABLE(hsai);
 8004264:	6019      	str	r1, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004266:	0093      	lsls	r3, r2, #2
 8004268:	2a00      	cmp	r2, #0
 800426a:	f000 815d 	beq.w	8004528 <HAL_SAI_InitProtocol+0x3f8>
      status = HAL_TIMEOUT;
      break;
    }
    count--;
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800426e:	6821      	ldr	r1, [r4, #0]
    count--;
 8004270:	3b01      	subs	r3, #1
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004272:	680a      	ldr	r2, [r1, #0]
 8004274:	03d7      	lsls	r7, r2, #15
 8004276:	d506      	bpl.n	8004286 <HAL_SAI_InitProtocol+0x156>
    if (count == 0U)
 8004278:	2b00      	cmp	r3, #0
 800427a:	f000 8155 	beq.w	8004528 <HAL_SAI_InitProtocol+0x3f8>
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800427e:	680a      	ldr	r2, [r1, #0]
    count--;
 8004280:	3b01      	subs	r3, #1
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004282:	03d2      	lsls	r2, r2, #15
 8004284:	d4f8      	bmi.n	8004278 <HAL_SAI_InitProtocol+0x148>
  switch (hsai->Init.SynchroExt)
 8004286:	68e3      	ldr	r3, [r4, #12]
  hsai->State = HAL_SAI_STATE_BUSY;
 8004288:	2202      	movs	r2, #2
  switch (hsai->Init.SynchroExt)
 800428a:	2b01      	cmp	r3, #1
  hsai->State = HAL_SAI_STATE_BUSY;
 800428c:	f884 2091 	strb.w	r2, [r4, #145]	; 0x91
  switch (hsai->Init.SynchroExt)
 8004290:	f000 8185 	beq.w	800459e <HAL_SAI_InitProtocol+0x46e>
 8004294:	4293      	cmp	r3, r2
 8004296:	bf15      	itete	ne
 8004298:	4610      	movne	r0, r2
 800429a:	2123      	moveq	r1, #35	; 0x23
 800429c:	2103      	movne	r1, #3
 800429e:	2022      	moveq	r0, #34	; 0x22
 80042a0:	bf0b      	itete	eq
 80042a2:	2621      	moveq	r6, #33	; 0x21
 80042a4:	2601      	movne	r6, #1
 80042a6:	2220      	moveq	r2, #32
 80042a8:	2200      	movne	r2, #0
  switch (hsai->Init.Synchro)
 80042aa:	68a3      	ldr	r3, [r4, #8]
 80042ac:	3b01      	subs	r3, #1
 80042ae:	2b04      	cmp	r3, #4
 80042b0:	f200 8138 	bhi.w	8004524 <HAL_SAI_InitProtocol+0x3f4>
 80042b4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80042b8:	0069012f 	.word	0x0069012f
 80042bc:	00680132 	.word	0x00680132
 80042c0:	0180      	.short	0x0180
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80042c2:	2280      	movs	r2, #128	; 0x80
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80042c4:	015b      	lsls	r3, r3, #5
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80042c6:	6482      	str	r2, [r0, #72]	; 0x48
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80042c8:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80042ca:	66c2      	str	r2, [r0, #108]	; 0x6c
 80042cc:	e793      	b.n	80041f6 <HAL_SAI_InitProtocol+0xc6>
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80042ce:	011b      	lsls	r3, r3, #4
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80042d0:	2180      	movs	r1, #128	; 0x80
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80042d2:	2240      	movs	r2, #64	; 0x40
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80042d4:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80042d6:	6481      	str	r1, [r0, #72]	; 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80042d8:	66c2      	str	r2, [r0, #108]	; 0x6c
 80042da:	e78c      	b.n	80041f6 <HAL_SAI_InitProtocol+0xc6>
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80042dc:	015b      	lsls	r3, r3, #5
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80042de:	21c0      	movs	r1, #192	; 0xc0
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80042e0:	2280      	movs	r2, #128	; 0x80
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80042e2:	6543      	str	r3, [r0, #84]	; 0x54
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80042e4:	6481      	str	r1, [r0, #72]	; 0x48
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80042e6:	66c2      	str	r2, [r0, #108]	; 0x6c
 80042e8:	e785      	b.n	80041f6 <HAL_SAI_InitProtocol+0xc6>
 80042ea:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 80042ee:	e9c0 1418 	strd	r1, r4, [r0, #96]	; 0x60
  switch (datasize)
 80042f2:	2a03      	cmp	r2, #3
 80042f4:	f63f af33 	bhi.w	800415e <HAL_SAI_InitProtocol+0x2e>
 80042f8:	e8df f002 	tbb	[pc, r2]
 80042fc:	2f041525 	.word	0x2f041525
    SaiBaseAddress = SAI1;
 8004300:	4d20      	ldr	r5, [pc, #128]	; (8004384 <HAL_SAI_InitProtocol+0x254>)
 8004302:	e79f      	b.n	8004244 <HAL_SAI_InitProtocol+0x114>
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004304:	085b      	lsrs	r3, r3, #1
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004306:	25c0      	movs	r5, #192	; 0xc0
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004308:	2480      	movs	r4, #128	; 0x80
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800430a:	2902      	cmp	r1, #2
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800430c:	ea4f 1283 	mov.w	r2, r3, lsl #6
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004310:	6485      	str	r5, [r0, #72]	; 0x48
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004312:	ea4f 1343 	mov.w	r3, r3, lsl #5
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004316:	66c4      	str	r4, [r0, #108]	; 0x6c
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004318:	e9c0 2315 	strd	r2, r3, [r0, #84]	; 0x54
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800431c:	f47f af6b 	bne.w	80041f6 <HAL_SAI_InitProtocol+0xc6>
      hsai->SlotInit.FirstBitOffset = 8;
 8004320:	2308      	movs	r3, #8
 8004322:	6683      	str	r3, [r0, #104]	; 0x68
 8004324:	e767      	b.n	80041f6 <HAL_SAI_InitProtocol+0xc6>
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004326:	085b      	lsrs	r3, r3, #1
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004328:	2280      	movs	r2, #128	; 0x80
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800432a:	2902      	cmp	r1, #2
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800432c:	ea4f 1483 	mov.w	r4, r3, lsl #6
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004330:	6482      	str	r2, [r0, #72]	; 0x48
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004332:	ea4f 1343 	mov.w	r3, r3, lsl #5
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004336:	66c2      	str	r2, [r0, #108]	; 0x6c
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004338:	e9c0 4315 	strd	r4, r3, [r0, #84]	; 0x54
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800433c:	f47f af5b 	bne.w	80041f6 <HAL_SAI_InitProtocol+0xc6>
      hsai->SlotInit.FirstBitOffset = 16;
 8004340:	2310      	movs	r3, #16
 8004342:	6683      	str	r3, [r0, #104]	; 0x68
 8004344:	e757      	b.n	80041f6 <HAL_SAI_InitProtocol+0xc6>
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8004346:	085b      	lsrs	r3, r3, #1
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004348:	2480      	movs	r4, #128	; 0x80
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800434a:	2140      	movs	r1, #64	; 0x40
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 800434c:	015a      	lsls	r2, r3, #5
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800434e:	6484      	str	r4, [r0, #72]	; 0x48
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8004350:	011b      	lsls	r3, r3, #4
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8004352:	66c1      	str	r1, [r0, #108]	; 0x6c
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8004354:	e9c0 2315 	strd	r2, r3, [r0, #84]	; 0x54
 8004358:	e74d      	b.n	80041f6 <HAL_SAI_InitProtocol+0xc6>
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 800435a:	085b      	lsrs	r3, r3, #1
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800435c:	24e0      	movs	r4, #224	; 0xe0
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800435e:	2180      	movs	r1, #128	; 0x80
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8004360:	019a      	lsls	r2, r3, #6
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004362:	6484      	str	r4, [r0, #72]	; 0x48
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004364:	015b      	lsls	r3, r3, #5
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004366:	66c1      	str	r1, [r0, #108]	; 0x6c
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8004368:	e9c0 2315 	strd	r2, r3, [r0, #84]	; 0x54
 800436c:	e743      	b.n	80041f6 <HAL_SAI_InitProtocol+0xc6>
 800436e:	bf00      	nop
 8004370:	40015804 	.word	0x40015804
 8004374:	58005404 	.word	0x58005404
 8004378:	58005400 	.word	0x58005400
 800437c:	20000068 	.word	0x20000068
 8004380:	95cbec1b 	.word	0x95cbec1b
 8004384:	40015800 	.word	0x40015800
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8004388:	4602      	mov	r2, r0
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800438a:	f44f 6600 	mov.w	r6, #2048	; 0x800
  SaiBaseAddress->GCR = tmpregisterGCR;
 800438e:	602a      	str	r2, [r5, #0]
  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004390:	6a23      	ldr	r3, [r4, #32]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d045      	beq.n	8004422 <HAL_SAI_InitProtocol+0x2f2>
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004396:	6823      	ldr	r3, [r4, #0]
 8004398:	4a98      	ldr	r2, [pc, #608]	; (80045fc <HAL_SAI_InitProtocol+0x4cc>)
 800439a:	4293      	cmp	r3, r2
 800439c:	f000 811c 	beq.w	80045d8 <HAL_SAI_InitProtocol+0x4a8>
 80043a0:	4897      	ldr	r0, [pc, #604]	; (8004600 <HAL_SAI_InitProtocol+0x4d0>)
 80043a2:	1a18      	subs	r0, r3, r0
 80043a4:	fab0 f080 	clz	r0, r0
 80043a8:	0940      	lsrs	r0, r0, #5
 80043aa:	2800      	cmp	r0, #0
 80043ac:	f040 8114 	bne.w	80045d8 <HAL_SAI_InitProtocol+0x4a8>
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 80043b0:	4a94      	ldr	r2, [pc, #592]	; (8004604 <HAL_SAI_InitProtocol+0x4d4>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	f000 810a 	beq.w	80045cc <HAL_SAI_InitProtocol+0x49c>
 80043b8:	3220      	adds	r2, #32
 80043ba:	4293      	cmp	r3, r2
 80043bc:	f000 8106 	beq.w	80045cc <HAL_SAI_InitProtocol+0x49c>
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 80043c0:	4a91      	ldr	r2, [pc, #580]	; (8004608 <HAL_SAI_InitProtocol+0x4d8>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	f000 80fc 	beq.w	80045c0 <HAL_SAI_InitProtocol+0x490>
 80043c8:	3220      	adds	r2, #32
 80043ca:	4293      	cmp	r3, r2
 80043cc:	f000 80f8 	beq.w	80045c0 <HAL_SAI_InitProtocol+0x490>
    if (hsai->Instance == SAI4_Block_A)
 80043d0:	4a8e      	ldr	r2, [pc, #568]	; (800460c <HAL_SAI_InitProtocol+0x4dc>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	f000 810b 	beq.w	80045ee <HAL_SAI_InitProtocol+0x4be>
    if (hsai->Instance == SAI4_Block_B)
 80043d8:	4a8d      	ldr	r2, [pc, #564]	; (8004610 <HAL_SAI_InitProtocol+0x4e0>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	f000 8102 	beq.w	80045e4 <HAL_SAI_InitProtocol+0x4b4>
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80043e0:	69a2      	ldr	r2, [r4, #24]
 80043e2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043e6:	6a23      	ldr	r3, [r4, #32]
 80043e8:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 80043ec:	ea4f 0040 	mov.w	r0, r0, lsl #1
 80043f0:	f000 80dc 	beq.w	80045ac <HAL_SAI_InitProtocol+0x47c>
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80043f4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 80043f6:	021b      	lsls	r3, r3, #8
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 80043f8:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 80043fc:	bf14      	ite	ne
 80043fe:	2201      	movne	r2, #1
 8004400:	2202      	moveq	r2, #2
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8004402:	fb02 f303 	mul.w	r3, r2, r3
 8004406:	fbb0 f3f3 	udiv	r3, r0, r3
    hsai->Init.Mckdiv = tmpval / 10U;
 800440a:	4a82      	ldr	r2, [pc, #520]	; (8004614 <HAL_SAI_InitProtocol+0x4e4>)
 800440c:	fba2 1203 	umull	r1, r2, r2, r3
 8004410:	08d2      	lsrs	r2, r2, #3
    if ((tmpval % 10U) > 8U)
 8004412:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8004416:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 800441a:	2b09      	cmp	r3, #9
      hsai->Init.Mckdiv += 1U;
 800441c:	bf08      	it	eq
 800441e:	3201      	addeq	r2, #1
 8004420:	6262      	str	r2, [r4, #36]	; 0x24
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004422:	6863      	ldr	r3, [r4, #4]
 8004424:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004426:	f033 0702 	bics.w	r7, r3, #2
 800442a:	f040 80b2 	bne.w	8004592 <HAL_SAI_InitProtocol+0x462>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800442e:	2a01      	cmp	r2, #1
 8004430:	bf18      	it	ne
 8004432:	f44f 7700 	movne.w	r7, #512	; 0x200
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8004436:	f7fb ffcb 	bl	80003d0 <HAL_GetREVID>
 800443a:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800443e:	6822      	ldr	r2, [r4, #0]
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8004440:	f0c0 8096 	bcc.w	8004570 <HAL_SAI_InitProtocol+0x440>
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004444:	6811      	ldr	r1, [r2, #0]
 8004446:	4b74      	ldr	r3, [pc, #464]	; (8004618 <HAL_SAI_InitProtocol+0x4e8>)
 8004448:	400b      	ands	r3, r1
 800444a:	6013      	str	r3, [r2, #0]
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800444c:	6863      	ldr	r3, [r4, #4]
 800444e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8004450:	e9d4 1211 	ldrd	r1, r2, [r4, #68]	; 0x44
 8004454:	430b      	orrs	r3, r1
 8004456:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004458:	4313      	orrs	r3, r2
 800445a:	6962      	ldr	r2, [r4, #20]
 800445c:	4303      	orrs	r3, r0
 800445e:	69a0      	ldr	r0, [r4, #24]
 8004460:	430b      	orrs	r3, r1
 8004462:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004464:	4313      	orrs	r3, r2
 8004466:	6922      	ldr	r2, [r4, #16]
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004468:	4303      	orrs	r3, r0
 800446a:	6820      	ldr	r0, [r4, #0]
 800446c:	430b      	orrs	r3, r1
 800446e:	6801      	ldr	r1, [r0, #0]
 8004470:	4313      	orrs	r3, r2
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8004472:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004474:	430b      	orrs	r3, r1
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004476:	f24f 0120 	movw	r1, #61472	; 0xf020
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800447a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800447e:	4333      	orrs	r3, r6
 8004480:	433b      	orrs	r3, r7
 8004482:	6003      	str	r3, [r0, #0]
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004484:	6826      	ldr	r6, [r4, #0]
 8004486:	4b65      	ldr	r3, [pc, #404]	; (800461c <HAL_SAI_InitProtocol+0x4ec>)
 8004488:	6872      	ldr	r2, [r6, #4]
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800448a:	4865      	ldr	r0, [pc, #404]	; (8004620 <HAL_SAI_InitProtocol+0x4f0>)
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800448c:	4013      	ands	r3, r2
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800448e:	4a5b      	ldr	r2, [pc, #364]	; (80045fc <HAL_SAI_InitProtocol+0x4cc>)
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004490:	6073      	str	r3, [r6, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004492:	69e3      	ldr	r3, [r4, #28]
 8004494:	e9d4 760c 	ldrd	r7, r6, [r4, #48]	; 0x30
 8004498:	433b      	orrs	r3, r7
 800449a:	6827      	ldr	r7, [r4, #0]
 800449c:	4333      	orrs	r3, r6
 800449e:	687e      	ldr	r6, [r7, #4]
 80044a0:	4333      	orrs	r3, r6
 80044a2:	607b      	str	r3, [r7, #4]
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80044a4:	6823      	ldr	r3, [r4, #0]
 80044a6:	689e      	ldr	r6, [r3, #8]
 80044a8:	4030      	ands	r0, r6
 80044aa:	6098      	str	r0, [r3, #8]
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80044ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80044ae:	6827      	ldr	r7, [r4, #0]
 80044b0:	e9d4 6017 	ldrd	r6, r0, [r4, #92]	; 0x5c
 80044b4:	4333      	orrs	r3, r6
 80044b6:	6d66      	ldr	r6, [r4, #84]	; 0x54
 80044b8:	4303      	orrs	r3, r0
 80044ba:	68b8      	ldr	r0, [r7, #8]
 80044bc:	3e01      	subs	r6, #1
 80044be:	4303      	orrs	r3, r0
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80044c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80044c2:	4333      	orrs	r3, r6
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80044c4:	3801      	subs	r0, #1
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80044c6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80044ca:	60bb      	str	r3, [r7, #8]
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80044cc:	6820      	ldr	r0, [r4, #0]
 80044ce:	68c3      	ldr	r3, [r0, #12]
 80044d0:	400b      	ands	r3, r1
 80044d2:	60c3      	str	r3, [r0, #12]
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80044d4:	6820      	ldr	r0, [r4, #0]
 80044d6:	e9d4 361a 	ldrd	r3, r6, [r4, #104]	; 0x68
 80044da:	68c1      	ldr	r1, [r0, #12]
 80044dc:	4333      	orrs	r3, r6
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80044de:	6f66      	ldr	r6, [r4, #116]	; 0x74
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80044e0:	430b      	orrs	r3, r1
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80044e2:	6f21      	ldr	r1, [r4, #112]	; 0x70
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80044e4:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80044e8:	3901      	subs	r1, #1
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80044ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80044ee:	60c3      	str	r3, [r0, #12]
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 80044f0:	6823      	ldr	r3, [r4, #0]
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d029      	beq.n	800454a <HAL_SAI_InitProtocol+0x41a>
 80044f6:	f102 52c0 	add.w	r2, r2, #402653184	; 0x18000000
 80044fa:	f5a2 3282 	sub.w	r2, r2, #66560	; 0x10400
 80044fe:	4293      	cmp	r3, r2
 8004500:	d023      	beq.n	800454a <HAL_SAI_InitProtocol+0x41a>
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004502:	2300      	movs	r3, #0
  hsai->State = HAL_SAI_STATE_READY;
 8004504:	2201      	movs	r2, #1
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004506:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  return HAL_OK;
 800450a:	4618      	mov	r0, r3
  __HAL_UNLOCK(hsai);
 800450c:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
  hsai->State = HAL_SAI_STATE_READY;
 8004510:	f884 2091 	strb.w	r2, [r4, #145]	; 0x91
}
 8004514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004516:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800451a:	e738      	b.n	800438e <HAL_SAI_InitProtocol+0x25e>
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800451c:	4632      	mov	r2, r6
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800451e:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8004522:	e734      	b.n	800438e <HAL_SAI_InitProtocol+0x25e>
      syncen_bits = 0;
 8004524:	2600      	movs	r6, #0
 8004526:	e732      	b.n	800438e <HAL_SAI_InitProtocol+0x25e>
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004528:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
    return HAL_ERROR;
 800452c:	2001      	movs	r0, #1
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800452e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004532:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
}
 8004536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hsai->Lock = HAL_UNLOCKED;
 8004538:	f884 1090 	strb.w	r1, [r4, #144]	; 0x90
    HAL_SAI_MspInit(hsai);
 800453c:	4620      	mov	r0, r4
 800453e:	f005 f807 	bl	8009550 <HAL_SAI_MspInit>
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	e685      	b.n	8004252 <HAL_SAI_InitProtocol+0x122>
    SaiBaseAddress = SAI2;
 8004546:	4d37      	ldr	r5, [pc, #220]	; (8004624 <HAL_SAI_InitProtocol+0x4f4>)
 8004548:	e67c      	b.n	8004244 <HAL_SAI_InitProtocol+0x114>
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800454a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800454c:	f023 0301 	bic.w	r3, r3, #1
 8004550:	646b      	str	r3, [r5, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8004552:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8004556:	2b01      	cmp	r3, #1
 8004558:	d1d3      	bne.n	8004502 <HAL_SAI_InitProtocol+0x3d2>
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800455a:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	; 0x3c
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800455e:	3a01      	subs	r2, #1
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8004560:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004564:	646b      	str	r3, [r5, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8004566:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8004568:	f043 0301 	orr.w	r3, r3, #1
 800456c:	646b      	str	r3, [r5, #68]	; 0x44
 800456e:	e7c8      	b.n	8004502 <HAL_SAI_InitProtocol+0x3d2>
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004570:	6811      	ldr	r1, [r2, #0]
 8004572:	4b2d      	ldr	r3, [pc, #180]	; (8004628 <HAL_SAI_InitProtocol+0x4f8>)
 8004574:	400b      	ands	r3, r1
 8004576:	6013      	str	r3, [r2, #0]
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004578:	6863      	ldr	r3, [r4, #4]
 800457a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800457c:	e9d4 2011 	ldrd	r2, r0, [r4, #68]	; 0x44
 8004580:	4313      	orrs	r3, r2
 8004582:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004584:	4303      	orrs	r3, r0
 8004586:	6960      	ldr	r0, [r4, #20]
 8004588:	430b      	orrs	r3, r1
 800458a:	69a1      	ldr	r1, [r4, #24]
 800458c:	4313      	orrs	r3, r2
 800458e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004590:	e76a      	b.n	8004468 <HAL_SAI_InitProtocol+0x338>
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004592:	2a01      	cmp	r2, #1
 8004594:	bf14      	ite	ne
 8004596:	2700      	movne	r7, #0
 8004598:	f44f 7700 	moveq.w	r7, #512	; 0x200
 800459c:	e74b      	b.n	8004436 <HAL_SAI_InitProtocol+0x306>
  switch (hsai->Init.SynchroExt)
 800459e:	2113      	movs	r1, #19
 80045a0:	2012      	movs	r0, #18
 80045a2:	2611      	movs	r6, #17
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80045a4:	2210      	movs	r2, #16
 80045a6:	e680      	b.n	80042aa <HAL_SAI_InitProtocol+0x17a>
    SaiBaseAddress = SAI3;
 80045a8:	4d20      	ldr	r5, [pc, #128]	; (800462c <HAL_SAI_InitProtocol+0x4fc>)
 80045aa:	e64b      	b.n	8004244 <HAL_SAI_InitProtocol+0x114>
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * hsai->FrameInit.FrameLength);
 80045ac:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80045ae:	fb02 f303 	mul.w	r3, r2, r3
 80045b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80045b6:	e728      	b.n	800440a <HAL_SAI_InitProtocol+0x2da>
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 80045b8:	460a      	mov	r2, r1
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80045ba:	f44f 6600 	mov.w	r6, #2048	; 0x800
 80045be:	e6e6      	b.n	800438e <HAL_SAI_InitProtocol+0x25e>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 80045c0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80045c4:	f7ff fc3a 	bl	8003e3c <HAL_RCCEx_GetPeriphCLKFreq>
 80045c8:	6823      	ldr	r3, [r4, #0]
 80045ca:	e701      	b.n	80043d0 <HAL_SAI_InitProtocol+0x2a0>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80045cc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80045d0:	f7ff fc34 	bl	8003e3c <HAL_RCCEx_GetPeriphCLKFreq>
 80045d4:	6823      	ldr	r3, [r4, #0]
 80045d6:	e6f3      	b.n	80043c0 <HAL_SAI_InitProtocol+0x290>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80045d8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80045dc:	f7ff fc2e 	bl	8003e3c <HAL_RCCEx_GetPeriphCLKFreq>
 80045e0:	6823      	ldr	r3, [r4, #0]
 80045e2:	e6e5      	b.n	80043b0 <HAL_SAI_InitProtocol+0x280>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 80045e4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80045e8:	f7ff fc28 	bl	8003e3c <HAL_RCCEx_GetPeriphCLKFreq>
 80045ec:	e6f8      	b.n	80043e0 <HAL_SAI_InitProtocol+0x2b0>
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 80045ee:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80045f2:	f7ff fc23 	bl	8003e3c <HAL_RCCEx_GetPeriphCLKFreq>
 80045f6:	6823      	ldr	r3, [r4, #0]
 80045f8:	e6ee      	b.n	80043d8 <HAL_SAI_InitProtocol+0x2a8>
 80045fa:	bf00      	nop
 80045fc:	40015804 	.word	0x40015804
 8004600:	40015824 	.word	0x40015824
 8004604:	40015c04 	.word	0x40015c04
 8004608:	40016004 	.word	0x40016004
 800460c:	58005404 	.word	0x58005404
 8004610:	58005424 	.word	0x58005424
 8004614:	cccccccd 	.word	0xcccccccd
 8004618:	f005c010 	.word	0xf005c010
 800461c:	ffff1ff0 	.word	0xffff1ff0
 8004620:	fff88000 	.word	0xfff88000
 8004624:	40015c00 	.word	0x40015c00
 8004628:	f805c010 	.word	0xf805c010
 800462c:	40016000 	.word	0x40016000

08004630 <HAL_SAI_Transmit_DMA>:
{
 8004630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004634:	460f      	mov	r7, r1
 8004636:	4604      	mov	r4, r0
 8004638:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 800463a:	f7fb feb1 	bl	80003a0 <HAL_GetTick>
  if ((pData == NULL) || (Size == 0U))
 800463e:	2f00      	cmp	r7, #0
 8004640:	d064      	beq.n	800470c <HAL_SAI_Transmit_DMA+0xdc>
 8004642:	fab8 f588 	clz	r5, r8
 8004646:	096d      	lsrs	r5, r5, #5
 8004648:	2d00      	cmp	r5, #0
 800464a:	d15f      	bne.n	800470c <HAL_SAI_Transmit_DMA+0xdc>
  if (hsai->State == HAL_SAI_STATE_READY)
 800464c:	f894 6091 	ldrb.w	r6, [r4, #145]	; 0x91
 8004650:	b2f6      	uxtb	r6, r6
 8004652:	2e01      	cmp	r6, #1
 8004654:	d156      	bne.n	8004704 <HAL_SAI_Transmit_DMA+0xd4>
    __HAL_LOCK(hsai);
 8004656:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
 800465a:	2b01      	cmp	r3, #1
 800465c:	d052      	beq.n	8004704 <HAL_SAI_Transmit_DMA+0xd4>
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800465e:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8004662:	2112      	movs	r1, #18
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8004664:	4a37      	ldr	r2, [pc, #220]	; (8004744 <HAL_SAI_Transmit_DMA+0x114>)
 8004666:	4681      	mov	r9, r0
    hsai->pBuffPtr = pData;
 8004668:	67a7      	str	r7, [r4, #120]	; 0x78
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800466a:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
    hsai->XferSize = Size;
 800466e:	f8a4 807c 	strh.w	r8, [r4, #124]	; 0x7c
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8004672:	f884 1091 	strb.w	r1, [r4, #145]	; 0x91
    __HAL_LOCK(hsai);
 8004676:	f884 6090 	strb.w	r6, [r4, #144]	; 0x90
    hsai->XferCount = Size;
 800467a:	f8a4 807e 	strh.w	r8, [r4, #126]	; 0x7e
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800467e:	4932      	ldr	r1, [pc, #200]	; (8004748 <HAL_SAI_Transmit_DMA+0x118>)
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8004680:	641a      	str	r2, [r3, #64]	; 0x40
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8004682:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8004686:	4a31      	ldr	r2, [pc, #196]	; (800474c <HAL_SAI_Transmit_DMA+0x11c>)
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8004688:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800468a:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 800468e:	64da      	str	r2, [r3, #76]	; 0x4c
    hsai->hdmatx->XferAbortCallback = NULL;
 8004690:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8004694:	651d      	str	r5, [r3, #80]	; 0x50
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8004696:	6822      	ldr	r2, [r4, #0]
 8004698:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 800469c:	321c      	adds	r2, #28
 800469e:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 80046a0:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80046a4:	f7fc fab2 	bl	8000c0c <HAL_DMA_Start_IT>
 80046a8:	4607      	mov	r7, r0
 80046aa:	2800      	cmp	r0, #0
 80046ac:	d132      	bne.n	8004714 <HAL_SAI_Transmit_DMA+0xe4>
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80046ae:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80046b0:	6863      	ldr	r3, [r4, #4]
 80046b2:	2a08      	cmp	r2, #8
 80046b4:	d03c      	beq.n	8004730 <HAL_SAI_Transmit_DMA+0x100>
 80046b6:	2005      	movs	r0, #5
 80046b8:	2261      	movs	r2, #97	; 0x61
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80046ba:	6821      	ldr	r1, [r4, #0]
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80046bc:	3b02      	subs	r3, #2
    tmpIT |= SAI_IT_WCKCFG;
 80046be:	2b01      	cmp	r3, #1
 80046c0:	bf88      	it	hi
 80046c2:	4602      	movhi	r2, r0
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80046c4:	690b      	ldr	r3, [r1, #16]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	610b      	str	r3, [r1, #16]
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80046ca:	6822      	ldr	r2, [r4, #0]
 80046cc:	6813      	ldr	r3, [r2, #0]
 80046ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046d2:	6013      	str	r3, [r2, #0]
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80046d4:	e006      	b.n	80046e4 <HAL_SAI_Transmit_DMA+0xb4>
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80046d6:	f7fb fe63 	bl	80003a0 <HAL_GetTick>
 80046da:	eba0 0009 	sub.w	r0, r0, r9
 80046de:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80046e2:	d81b      	bhi.n	800471c <HAL_SAI_Transmit_DMA+0xec>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80046e4:	6822      	ldr	r2, [r4, #0]
 80046e6:	6955      	ldr	r5, [r2, #20]
 80046e8:	f415 25e0 	ands.w	r5, r5, #458752	; 0x70000
 80046ec:	d0f3      	beq.n	80046d6 <HAL_SAI_Transmit_DMA+0xa6>
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80046ee:	6813      	ldr	r3, [r2, #0]
 80046f0:	03db      	lsls	r3, r3, #15
 80046f2:	d403      	bmi.n	80046fc <HAL_SAI_Transmit_DMA+0xcc>
      __HAL_SAI_ENABLE(hsai);
 80046f4:	6813      	ldr	r3, [r2, #0]
 80046f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046fa:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hsai);
 80046fc:	2300      	movs	r3, #0
 80046fe:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
    return HAL_OK;
 8004702:	e000      	b.n	8004706 <HAL_SAI_Transmit_DMA+0xd6>
    return HAL_BUSY;
 8004704:	2702      	movs	r7, #2
}
 8004706:	4638      	mov	r0, r7
 8004708:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return  HAL_ERROR;
 800470c:	2701      	movs	r7, #1
}
 800470e:	4638      	mov	r0, r7
 8004710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      __HAL_UNLOCK(hsai);
 8004714:	f884 5090 	strb.w	r5, [r4, #144]	; 0x90
      return  HAL_ERROR;
 8004718:	4637      	mov	r7, r6
 800471a:	e7f4      	b.n	8004706 <HAL_SAI_Transmit_DMA+0xd6>
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800471c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
        return HAL_TIMEOUT;
 8004720:	2703      	movs	r7, #3
        __HAL_UNLOCK(hsai);
 8004722:	f884 5090 	strb.w	r5, [r4, #144]	; 0x90
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800472a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
        return HAL_TIMEOUT;
 800472e:	e7ea      	b.n	8004706 <HAL_SAI_Transmit_DMA+0xd6>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004730:	f023 0202 	bic.w	r2, r3, #2
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004734:	2a01      	cmp	r2, #1
 8004736:	bf0b      	itete	eq
 8004738:	2015      	moveq	r0, #21
 800473a:	2005      	movne	r0, #5
 800473c:	2271      	moveq	r2, #113	; 0x71
 800473e:	2261      	movne	r2, #97	; 0x61
 8004740:	e7bb      	b.n	80046ba <HAL_SAI_Transmit_DMA+0x8a>
 8004742:	bf00      	nop
 8004744:	08004895 	.word	0x08004895
 8004748:	08004831 	.word	0x08004831
 800474c:	08004911 	.word	0x08004911

08004750 <HAL_SAI_Receive_DMA>:
  if ((pData == NULL) || (Size == 0U))
 8004750:	2900      	cmp	r1, #0
 8004752:	d057      	beq.n	8004804 <HAL_SAI_Receive_DMA+0xb4>
{
 8004754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((pData == NULL) || (Size == 0U))
 8004756:	fab2 f582 	clz	r5, r2
 800475a:	096d      	lsrs	r5, r5, #5
 800475c:	2d00      	cmp	r5, #0
 800475e:	d14f      	bne.n	8004800 <HAL_SAI_Receive_DMA+0xb0>
  if (hsai->State == HAL_SAI_STATE_READY)
 8004760:	f890 6091 	ldrb.w	r6, [r0, #145]	; 0x91
 8004764:	b2f6      	uxtb	r6, r6
 8004766:	2e01      	cmp	r6, #1
 8004768:	d148      	bne.n	80047fc <HAL_SAI_Receive_DMA+0xac>
    __HAL_LOCK(hsai);
 800476a:	f890 3090 	ldrb.w	r3, [r0, #144]	; 0x90
 800476e:	2b01      	cmp	r3, #1
 8004770:	d044      	beq.n	80047fc <HAL_SAI_Receive_DMA+0xac>
 8004772:	4604      	mov	r4, r0
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8004774:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8004778:	2722      	movs	r7, #34	; 0x22
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800477a:	482a      	ldr	r0, [pc, #168]	; (8004824 <HAL_SAI_Receive_DMA+0xd4>)
    hsai->pBuffPtr = pData;
 800477c:	67a1      	str	r1, [r4, #120]	; 0x78
    hsai->XferSize = Size;
 800477e:	f8a4 207c 	strh.w	r2, [r4, #124]	; 0x7c
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004782:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
    hsai->XferCount = Size;
 8004786:	f8a4 207e 	strh.w	r2, [r4, #126]	; 0x7e
    __HAL_LOCK(hsai);
 800478a:	f884 6090 	strb.w	r6, [r4, #144]	; 0x90
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800478e:	f884 7091 	strb.w	r7, [r4, #145]	; 0x91
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8004792:	4925      	ldr	r1, [pc, #148]	; (8004828 <HAL_SAI_Receive_DMA+0xd8>)
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8004794:	6418      	str	r0, [r3, #64]	; 0x40
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8004796:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800479a:	4a24      	ldr	r2, [pc, #144]	; (800482c <HAL_SAI_Receive_DMA+0xdc>)
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800479c:	63d9      	str	r1, [r3, #60]	; 0x3c
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800479e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80047a2:	64da      	str	r2, [r3, #76]	; 0x4c
    hsai->hdmarx->XferAbortCallback = NULL;
 80047a4:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80047a8:	651d      	str	r5, [r3, #80]	; 0x50
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 80047aa:	6821      	ldr	r1, [r4, #0]
 80047ac:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 80047b0:	311c      	adds	r1, #28
 80047b2:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80047b4:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 80047b8:	f7fc fa28 	bl	8000c0c <HAL_DMA_Start_IT>
 80047bc:	bb20      	cbnz	r0, 8004808 <HAL_SAI_Receive_DMA+0xb8>
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80047be:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80047c0:	6863      	ldr	r3, [r4, #4]
 80047c2:	2a08      	cmp	r2, #8
 80047c4:	d024      	beq.n	8004810 <HAL_SAI_Receive_DMA+0xc0>
 80047c6:	2505      	movs	r5, #5
 80047c8:	2261      	movs	r2, #97	; 0x61
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80047ca:	6821      	ldr	r1, [r4, #0]
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80047cc:	3b02      	subs	r3, #2
    tmpIT |= SAI_IT_WCKCFG;
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	bf88      	it	hi
 80047d2:	462a      	movhi	r2, r5
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80047d4:	690b      	ldr	r3, [r1, #16]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	610b      	str	r3, [r1, #16]
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80047da:	6822      	ldr	r2, [r4, #0]
 80047dc:	6813      	ldr	r3, [r2, #0]
 80047de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047e2:	6013      	str	r3, [r2, #0]
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 80047e4:	6823      	ldr	r3, [r4, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	03d2      	lsls	r2, r2, #15
 80047ea:	d403      	bmi.n	80047f4 <HAL_SAI_Receive_DMA+0xa4>
      __HAL_SAI_ENABLE(hsai);
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80047f2:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(hsai);
 80047f4:	2300      	movs	r3, #0
 80047f6:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
}
 80047fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80047fc:	2002      	movs	r0, #2
}
 80047fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return  HAL_ERROR;
 8004800:	2001      	movs	r0, #1
}
 8004802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return  HAL_ERROR;
 8004804:	2001      	movs	r0, #1
}
 8004806:	4770      	bx	lr
      __HAL_UNLOCK(hsai);
 8004808:	f884 5090 	strb.w	r5, [r4, #144]	; 0x90
      return  HAL_ERROR;
 800480c:	4630      	mov	r0, r6
}
 800480e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004810:	f023 0202 	bic.w	r2, r3, #2
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004814:	2a01      	cmp	r2, #1
 8004816:	bf0b      	itete	eq
 8004818:	2515      	moveq	r5, #21
 800481a:	2505      	movne	r5, #5
 800481c:	2271      	moveq	r2, #113	; 0x71
 800481e:	2261      	movne	r2, #97	; 0x61
 8004820:	e7d3      	b.n	80047ca <HAL_SAI_Receive_DMA+0x7a>
 8004822:	bf00      	nop
 8004824:	08004905 	.word	0x08004905
 8004828:	080048a1 	.word	0x080048a1
 800482c:	08004911 	.word	0x08004911

08004830 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8004830:	b538      	push	{r3, r4, r5, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004832:	69c3      	ldr	r3, [r0, #28]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004834:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004836:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800483a:	d01a      	beq.n	8004872 <SAI_DMATxCplt+0x42>
  {
    hsai->XferCount = 0;
 800483c:	2300      	movs	r3, #0

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800483e:	6802      	ldr	r2, [r0, #0]
    hsai->XferCount = 0;
 8004840:	f8a0 307e 	strh.w	r3, [r0, #126]	; 0x7e
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8004844:	6813      	ldr	r3, [r2, #0]
 8004846:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800484a:	6013      	str	r3, [r2, #0]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800484c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800484e:	2b08      	cmp	r3, #8
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004850:	6843      	ldr	r3, [r0, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8004852:	d011      	beq.n	8004878 <SAI_DMATxCplt+0x48>
 8004854:	f06f 0261 	mvn.w	r2, #97	; 0x61
 8004858:	f06f 0505 	mvn.w	r5, #5
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800485c:	3b02      	subs	r3, #2

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800485e:	6801      	ldr	r1, [r0, #0]

    hsai->State = HAL_SAI_STATE_READY;
 8004860:	2401      	movs	r4, #1
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004862:	42a3      	cmp	r3, r4
 8004864:	bf88      	it	hi
 8004866:	462a      	movhi	r2, r5
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8004868:	690b      	ldr	r3, [r1, #16]
 800486a:	4013      	ands	r3, r2
 800486c:	610b      	str	r3, [r1, #16]
    hsai->State = HAL_SAI_STATE_READY;
 800486e:	f880 4091 	strb.w	r4, [r0, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8004872:	f004 f877 	bl	8008964 <HAL_SAI_TxCpltCallback>
#endif
}
 8004876:	bd38      	pop	{r3, r4, r5, pc}
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004878:	f023 0202 	bic.w	r2, r3, #2
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800487c:	2a01      	cmp	r2, #1
 800487e:	bf0b      	itete	eq
 8004880:	f06f 0271 	mvneq.w	r2, #113	; 0x71
 8004884:	f06f 0261 	mvnne.w	r2, #97	; 0x61
 8004888:	f06f 0515 	mvneq.w	r5, #21
 800488c:	f06f 0505 	mvnne.w	r5, #5
 8004890:	e7e4      	b.n	800485c <SAI_DMATxCplt+0x2c>
 8004892:	bf00      	nop

08004894 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004894:	b508      	push	{r3, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8004896:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004898:	f004 f866 	bl	8008968 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800489c:	bd08      	pop	{r3, pc}
 800489e:	bf00      	nop

080048a0 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80048a0:	b538      	push	{r3, r4, r5, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80048a2:	69c3      	ldr	r3, [r0, #28]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048a4:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80048a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048aa:	d01a      	beq.n	80048e2 <SAI_DMARxCplt+0x42>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80048ac:	6802      	ldr	r2, [r0, #0]
    hsai->XferCount = 0;
 80048ae:	2100      	movs	r1, #0
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80048b0:	6813      	ldr	r3, [r2, #0]
 80048b2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80048b6:	6013      	str	r3, [r2, #0]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80048b8:	6c43      	ldr	r3, [r0, #68]	; 0x44
    hsai->XferCount = 0;
 80048ba:	f8a0 107e 	strh.w	r1, [r0, #126]	; 0x7e
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80048be:	2b08      	cmp	r3, #8
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80048c0:	6843      	ldr	r3, [r0, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80048c2:	d011      	beq.n	80048e8 <SAI_DMARxCplt+0x48>
 80048c4:	f06f 0261 	mvn.w	r2, #97	; 0x61
 80048c8:	f06f 0505 	mvn.w	r5, #5
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80048cc:	3b02      	subs	r3, #2

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80048ce:	6801      	ldr	r1, [r0, #0]

    hsai->State = HAL_SAI_STATE_READY;
 80048d0:	2401      	movs	r4, #1
  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80048d2:	42a3      	cmp	r3, r4
 80048d4:	bf88      	it	hi
 80048d6:	462a      	movhi	r2, r5
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80048d8:	690b      	ldr	r3, [r1, #16]
 80048da:	4013      	ands	r3, r2
 80048dc:	610b      	str	r3, [r1, #16]
    hsai->State = HAL_SAI_STATE_READY;
 80048de:	f880 4091 	strb.w	r4, [r0, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 80048e2:	f004 f843 	bl	800896c <HAL_SAI_RxCpltCallback>
#endif
}
 80048e6:	bd38      	pop	{r3, r4, r5, pc}
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80048e8:	f023 0202 	bic.w	r2, r3, #2
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80048ec:	2a01      	cmp	r2, #1
 80048ee:	bf0b      	itete	eq
 80048f0:	f06f 0271 	mvneq.w	r2, #113	; 0x71
 80048f4:	f06f 0261 	mvnne.w	r2, #97	; 0x61
 80048f8:	f06f 0515 	mvneq.w	r5, #21
 80048fc:	f06f 0505 	mvnne.w	r5, #5
 8004900:	e7e4      	b.n	80048cc <SAI_DMARxCplt+0x2c>
 8004902:	bf00      	nop

08004904 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004904:	b508      	push	{r3, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8004906:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8004908:	f004 f872 	bl	80089f0 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800490c:	bd08      	pop	{r3, pc}
 800490e:	bf00      	nop

08004910 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004910:	b538      	push	{r3, r4, r5, lr}
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004912:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004914:	f7fd f9a0 	bl	8001c58 <HAL_DMA_GetError>
 8004918:	2802      	cmp	r0, #2
 800491a:	d02a      	beq.n	8004972 <SAI_DMAError+0x62>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800491c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8004920:	6821      	ldr	r1, [r4, #0]
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8004922:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004926:	4a17      	ldr	r2, [pc, #92]	; (8004984 <SAI_DMAError+0x74>)
 8004928:	4d17      	ldr	r5, [pc, #92]	; (8004988 <SAI_DMAError+0x78>)
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800492a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800492e:	680b      	ldr	r3, [r1, #0]
 8004930:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004934:	600b      	str	r3, [r1, #0]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004936:	6812      	ldr	r2, [r2, #0]
  __HAL_SAI_DISABLE(hsai);
 8004938:	6820      	ldr	r0, [r4, #0]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800493a:	fba5 3202 	umull	r3, r2, r5, r2
  __HAL_SAI_DISABLE(hsai);
 800493e:	6801      	ldr	r1, [r0, #0]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004940:	0b12      	lsrs	r2, r2, #12
  __HAL_SAI_DISABLE(hsai);
 8004942:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
    if (count == 0U)
 8004946:	0093      	lsls	r3, r2, #2
  __HAL_SAI_DISABLE(hsai);
 8004948:	6001      	str	r1, [r0, #0]
    if (count == 0U)
 800494a:	b19a      	cbz	r2, 8004974 <SAI_DMAError+0x64>
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800494c:	6821      	ldr	r1, [r4, #0]
    count--;
 800494e:	3b01      	subs	r3, #1
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004950:	680a      	ldr	r2, [r1, #0]
 8004952:	03d0      	lsls	r0, r2, #15
 8004954:	d504      	bpl.n	8004960 <SAI_DMAError+0x50>
    if (count == 0U)
 8004956:	b16b      	cbz	r3, 8004974 <SAI_DMAError+0x64>
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004958:	680a      	ldr	r2, [r1, #0]
    count--;
 800495a:	3b01      	subs	r3, #1
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800495c:	03d2      	lsls	r2, r2, #15
 800495e:	d4fa      	bmi.n	8004956 <SAI_DMAError+0x46>
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8004960:	2201      	movs	r2, #1

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8004962:	2300      	movs	r3, #0

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8004964:	4620      	mov	r0, r4
    hsai->State = HAL_SAI_STATE_READY;
 8004966:	f884 2091 	strb.w	r2, [r4, #145]	; 0x91
    hsai->XferCount = 0U;
 800496a:	f8a4 307e 	strh.w	r3, [r4, #126]	; 0x7e
    HAL_SAI_ErrorCallback(hsai);
 800496e:	f003 fff7 	bl	8008960 <HAL_SAI_ErrorCallback>
#endif
  }
}
 8004972:	bd38      	pop	{r3, r4, r5, pc}
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004974:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8004978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800497c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
 8004980:	e7ee      	b.n	8004960 <SAI_DMAError+0x50>
 8004982:	bf00      	nop
 8004984:	20000068 	.word	0x20000068
 8004988:	95cbec1b 	.word	0x95cbec1b

0800498c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800498c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004990:	4605      	mov	r5, r0
 8004992:	b087      	sub	sp, #28
 8004994:	460f      	mov	r7, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004996:	f7fb fd03 	bl	80003a0 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800499a:	2108      	movs	r1, #8
  uint32_t tickstart = HAL_GetTick();
 800499c:	4606      	mov	r6, r0
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800499e:	6828      	ldr	r0, [r5, #0]
 80049a0:	f001 fd3c 	bl	800641c <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 80049a4:	4604      	mov	r4, r0
 80049a6:	b118      	cbz	r0, 80049b0 <SD_FindSCR+0x24>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));

  }

  return HAL_SD_ERROR_NONE;
}
 80049a8:	4620      	mov	r0, r4
 80049aa:	b007      	add	sp, #28
 80049ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80049b0:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 80049b2:	6828      	ldr	r0, [r5, #0]
 80049b4:	0409      	lsls	r1, r1, #16
 80049b6:	f001 ff9d 	bl	80068f4 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 80049ba:	4604      	mov	r4, r0
 80049bc:	2800      	cmp	r0, #0
 80049be:	d1f3      	bne.n	80049a8 <SD_FindSCR+0x1c>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80049c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  config.DataLength    = 8U;
 80049c4:	2308      	movs	r3, #8
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80049c6:	2130      	movs	r1, #48	; 0x30
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80049c8:	9004      	str	r0, [sp, #16]
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80049ca:	9200      	str	r2, [sp, #0]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80049cc:	2202      	movs	r2, #2
  config.DataLength    = 8U;
 80049ce:	9301      	str	r3, [sp, #4]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80049d0:	2301      	movs	r3, #1
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80049d2:	9102      	str	r1, [sp, #8]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80049d4:	4669      	mov	r1, sp
 80049d6:	6828      	ldr	r0, [r5, #0]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80049d8:	9203      	str	r2, [sp, #12]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80049da:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80049dc:	f001 fd08 	bl	80063f0 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80049e0:	6828      	ldr	r0, [r5, #0]
 80049e2:	f002 f843 	bl	8006a6c <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 80049e6:	4604      	mov	r4, r0
 80049e8:	2800      	cmp	r0, #0
 80049ea:	d1dd      	bne.n	80049a8 <SD_FindSCR+0x1c>
  uint32_t index = 0U;
 80049ec:	4681      	mov	r9, r0
  uint32_t tempscr[2U] = {0UL, 0UL};
 80049ee:	4683      	mov	fp, r0
 80049f0:	4682      	mov	sl, r0
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 80049f2:	f240 582a 	movw	r8, #1322	; 0x52a
 80049f6:	e004      	b.n	8004a02 <SD_FindSCR+0x76>
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80049f8:	f7fb fcd2 	bl	80003a0 <HAL_GetTick>
 80049fc:	1b80      	subs	r0, r0, r6
 80049fe:	3001      	adds	r0, #1
 8004a00:	d025      	beq.n	8004a4e <SD_FindSCR+0xc2>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 8004a02:	6828      	ldr	r0, [r5, #0]
 8004a04:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004a06:	ea13 0f08 	tst.w	r3, r8
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8004a0a:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 8004a0c:	d10e      	bne.n	8004a2c <SD_FindSCR+0xa0>
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8004a0e:	031b      	lsls	r3, r3, #12
 8004a10:	d4f2      	bmi.n	80049f8 <SD_FindSCR+0x6c>
 8004a12:	f1b9 0f00 	cmp.w	r9, #0
 8004a16:	d1ef      	bne.n	80049f8 <SD_FindSCR+0x6c>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8004a18:	f001 fcd0 	bl	80063bc <SDMMC_ReadFIFO>
 8004a1c:	4682      	mov	sl, r0
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8004a1e:	6828      	ldr	r0, [r5, #0]
      index++;
 8004a20:	f04f 0901 	mov.w	r9, #1
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8004a24:	f001 fcca 	bl	80063bc <SDMMC_ReadFIFO>
 8004a28:	4683      	mov	fp, r0
 8004a2a:	e7e5      	b.n	80049f8 <SD_FindSCR+0x6c>
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8004a2c:	0719      	lsls	r1, r3, #28
 8004a2e:	d411      	bmi.n	8004a54 <SD_FindSCR+0xc8>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8004a30:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004a32:	079a      	lsls	r2, r3, #30
 8004a34:	d411      	bmi.n	8004a5a <SD_FindSCR+0xce>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8004a36:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004a38:	069b      	lsls	r3, r3, #26
 8004a3a:	d411      	bmi.n	8004a60 <SD_FindSCR+0xd4>
 8004a3c:	fa9b f28b 	rev.w	r2, fp
 8004a40:	fa9a f38a 	rev.w	r3, sl
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004a44:	4908      	ldr	r1, [pc, #32]	; (8004a68 <SD_FindSCR+0xdc>)
 8004a46:	6381      	str	r1, [r0, #56]	; 0x38
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004a48:	e9c7 2300 	strd	r2, r3, [r7]
  return HAL_SD_ERROR_NONE;
 8004a4c:	e7ac      	b.n	80049a8 <SD_FindSCR+0x1c>
      return HAL_SD_ERROR_TIMEOUT;
 8004a4e:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8004a52:	e7a9      	b.n	80049a8 <SD_FindSCR+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8004a54:	2408      	movs	r4, #8
 8004a56:	6384      	str	r4, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004a58:	e7a6      	b.n	80049a8 <SD_FindSCR+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8004a5a:	2402      	movs	r4, #2
 8004a5c:	6384      	str	r4, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004a5e:	e7a3      	b.n	80049a8 <SD_FindSCR+0x1c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8004a60:	2420      	movs	r4, #32
 8004a62:	6384      	str	r4, [r0, #56]	; 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8004a64:	e7a0      	b.n	80049a8 <SD_FindSCR+0x1c>
 8004a66:	bf00      	nop
 8004a68:	18000f3a 	.word	0x18000f3a

08004a6c <HAL_SD_ReadBlocks>:
{
 8004a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a70:	460d      	mov	r5, r1
 8004a72:	b086      	sub	sp, #24
 8004a74:	4604      	mov	r4, r0
 8004a76:	4690      	mov	r8, r2
 8004a78:	461e      	mov	r6, r3
  uint32_t tickstart = HAL_GetTick();
 8004a7a:	f7fb fc91 	bl	80003a0 <HAL_GetTick>
  if(NULL == pData)
 8004a7e:	2d00      	cmp	r5, #0
 8004a80:	d070      	beq.n	8004b64 <HAL_SD_ReadBlocks+0xf8>
 8004a82:	4607      	mov	r7, r0
  if(hsd->State == HAL_SD_STATE_READY)
 8004a84:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8004a88:	b2c0      	uxtb	r0, r0
 8004a8a:	2801      	cmp	r0, #1
 8004a8c:	d007      	beq.n	8004a9e <HAL_SD_ReadBlocks+0x32>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004a8e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8004a90:	2001      	movs	r0, #1
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004a92:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004a96:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8004a98:	b006      	add	sp, #24
 8004a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004a9e:	eb08 0306 	add.w	r3, r8, r6
 8004aa2:	6d62      	ldr	r2, [r4, #84]	; 0x54
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004aa4:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004aa6:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004aa8:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004aaa:	d863      	bhi.n	8004b74 <HAL_SD_ReadBlocks+0x108>
    hsd->Instance->DCTRL = 0U;
 8004aac:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 8004aae:	2203      	movs	r2, #3
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8004ab0:	f04f 0902 	mov.w	r9, #2
    hsd->State = HAL_SD_STATE_BUSY;
 8004ab4:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8004ab8:	2290      	movs	r2, #144	; 0x90
    hsd->Instance->DCTRL = 0U;
 8004aba:	62d9      	str	r1, [r3, #44]	; 0x2c
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004abc:	0271      	lsls	r1, r6, #9
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004abe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004ac0:	9101      	str	r1, [sp, #4]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8004ac2:	4669      	mov	r1, sp
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004ac4:	2b01      	cmp	r3, #1
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004ac6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8004aca:	6820      	ldr	r0, [r4, #0]
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004acc:	9300      	str	r3, [sp, #0]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004ace:	f04f 0300 	mov.w	r3, #0
      add *= 512U;
 8004ad2:	bf18      	it	ne
 8004ad4:	ea4f 2848 	movne.w	r8, r8, lsl #9
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8004ad8:	9202      	str	r2, [sp, #8]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8004ada:	9305      	str	r3, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004adc:	e9cd 9303 	strd	r9, r3, [sp, #12]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8004ae0:	f001 fc86 	bl	80063f0 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8004ae4:	6822      	ldr	r2, [r4, #0]
    if(NumberOfBlocks > 1U)
 8004ae6:	2e01      	cmp	r6, #1
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8004ae8:	68d3      	ldr	r3, [r2, #12]
 8004aea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004aee:	60d3      	str	r3, [r2, #12]
    if(NumberOfBlocks > 1U)
 8004af0:	d953      	bls.n	8004b9a <HAL_SD_ReadBlocks+0x12e>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8004af2:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8004af6:	4641      	mov	r1, r8
 8004af8:	6820      	ldr	r0, [r4, #0]
 8004afa:	f001 fd17 	bl	800652c <SDMMC_CmdReadMultiBlock>
 8004afe:	4603      	mov	r3, r0
 8004b00:	6820      	ldr	r0, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d13d      	bne.n	8004b82 <HAL_SD_ReadBlocks+0x116>
    dataremaining = config.DataLength;
 8004b06:	f8dd 9004 	ldr.w	r9, [sp, #4]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8004b0a:	e006      	b.n	8004b1a <HAL_SD_ReadBlocks+0xae>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004b0c:	f7fb fc48 	bl	80003a0 <HAL_GetTick>
 8004b10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b12:	1bc0      	subs	r0, r0, r7
 8004b14:	4298      	cmp	r0, r3
 8004b16:	d274      	bcs.n	8004c02 <HAL_SD_ReadBlocks+0x196>
 8004b18:	6820      	ldr	r0, [r4, #0]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8004b1a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004b1c:	f413 7f95 	tst.w	r3, #298	; 0x12a
 8004b20:	d143      	bne.n	8004baa <HAL_SD_ReadBlocks+0x13e>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 8004b22:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004b24:	0419      	lsls	r1, r3, #16
 8004b26:	d5f1      	bpl.n	8004b0c <HAL_SD_ReadBlocks+0xa0>
 8004b28:	f1b9 0f1f 	cmp.w	r9, #31
 8004b2c:	d9ee      	bls.n	8004b0c <HAL_SD_ReadBlocks+0xa0>
 8004b2e:	f105 0a04 	add.w	sl, r5, #4
 8004b32:	f105 0824 	add.w	r8, r5, #36	; 0x24
 8004b36:	e000      	b.n	8004b3a <HAL_SD_ReadBlocks+0xce>
 8004b38:	6820      	ldr	r0, [r4, #0]
          data = SDMMC_ReadFIFO(hsd->Instance);
 8004b3a:	f001 fc3f 	bl	80063bc <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)(data & 0xFFU);
 8004b3e:	f80a 0c04 	strb.w	r0, [sl, #-4]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004b42:	0a02      	lsrs	r2, r0, #8
 8004b44:	f10a 0a04 	add.w	sl, sl, #4
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004b48:	0c03      	lsrs	r3, r0, #16
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004b4a:	0e00      	lsrs	r0, r0, #24
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004b4c:	f80a 2c07 	strb.w	r2, [sl, #-7]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004b50:	f80a 3c06 	strb.w	r3, [sl, #-6]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004b54:	f80a 0c05 	strb.w	r0, [sl, #-5]
        for(count = 0U; count < 8U; count++)
 8004b58:	45c2      	cmp	sl, r8
 8004b5a:	d1ed      	bne.n	8004b38 <HAL_SD_ReadBlocks+0xcc>
 8004b5c:	3520      	adds	r5, #32
        dataremaining -= 32U;
 8004b5e:	f1a9 0920 	sub.w	r9, r9, #32
 8004b62:	e7d3      	b.n	8004b0c <HAL_SD_ReadBlocks+0xa0>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004b64:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8004b66:	2001      	movs	r0, #1
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004b68:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004b6c:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8004b6e:	b006      	add	sp, #24
 8004b70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004b74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004b76:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004b7a:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8004b7c:	b006      	add	sp, #24
 8004b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004b82:	4a39      	ldr	r2, [pc, #228]	; (8004c68 <HAL_SD_ReadBlocks+0x1fc>)
      hsd->State = HAL_SD_STATE_READY;
 8004b84:	2101      	movs	r1, #1
      hsd->Context = SD_CONTEXT_NONE;
 8004b86:	2500      	movs	r5, #0
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004b88:	6382      	str	r2, [r0, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004b8a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          return HAL_ERROR;
 8004b8c:	4608      	mov	r0, r1
          hsd->ErrorCode |= errorstate;
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	63a3      	str	r3, [r4, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004b92:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004b96:	6325      	str	r5, [r4, #48]	; 0x30
          return HAL_ERROR;
 8004b98:	e77e      	b.n	8004a98 <HAL_SD_ReadBlocks+0x2c>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8004b9a:	2301      	movs	r3, #1
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004b9c:	4641      	mov	r1, r8
 8004b9e:	6820      	ldr	r0, [r4, #0]
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8004ba0:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004ba2:	f001 fc7f 	bl	80064a4 <SDMMC_CmdReadSingleBlock>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	e7aa      	b.n	8004b00 <HAL_SD_ReadBlocks+0x94>
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8004baa:	68c3      	ldr	r3, [r0, #12]
 8004bac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bb0:	60c3      	str	r3, [r0, #12]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bb6:	05d2      	lsls	r2, r2, #23
 8004bb8:	d50b      	bpl.n	8004bd2 <HAL_SD_ReadBlocks+0x166>
 8004bba:	2e01      	cmp	r6, #1
 8004bbc:	d909      	bls.n	8004bd2 <HAL_SD_ReadBlocks+0x166>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004bbe:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004bc0:	2a03      	cmp	r2, #3
 8004bc2:	d006      	beq.n	8004bd2 <HAL_SD_ReadBlocks+0x166>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f001 fd7d 	bl	80066c4 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2800      	cmp	r0, #0
 8004bce:	d145      	bne.n	8004c5c <HAL_SD_ReadBlocks+0x1f0>
 8004bd0:	6823      	ldr	r3, [r4, #0]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8004bd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bd4:	f012 0208 	ands.w	r2, r2, #8
 8004bd8:	d121      	bne.n	8004c1e <HAL_SD_ReadBlocks+0x1b2>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8004bda:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004bdc:	f011 0102 	ands.w	r1, r1, #2
 8004be0:	d12a      	bne.n	8004c38 <HAL_SD_ReadBlocks+0x1cc>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8004be2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004be4:	f010 0020 	ands.w	r0, r0, #32
 8004be8:	d032      	beq.n	8004c50 <HAL_SD_ReadBlocks+0x1e4>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004bea:	481f      	ldr	r0, [pc, #124]	; (8004c68 <HAL_SD_ReadBlocks+0x1fc>)
      hsd->State = HAL_SD_STATE_READY;
 8004bec:	2201      	movs	r2, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004bee:	6398      	str	r0, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004bf0:	4610      	mov	r0, r2
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004bf2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004bf4:	f043 0320 	orr.w	r3, r3, #32
 8004bf8:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004bfa:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004bfe:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 8004c00:	e74a      	b.n	8004a98 <HAL_SD_ReadBlocks+0x2c>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004c02:	6823      	ldr	r3, [r4, #0]
        hsd->State= HAL_SD_STATE_READY;
 8004c04:	2101      	movs	r1, #1
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004c06:	4d18      	ldr	r5, [pc, #96]	; (8004c68 <HAL_SD_ReadBlocks+0x1fc>)
        hsd->Context = SD_CONTEXT_NONE;
 8004c08:	2200      	movs	r2, #0
        return HAL_TIMEOUT;
 8004c0a:	2003      	movs	r0, #3
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004c0c:	639d      	str	r5, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004c0e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004c10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004c14:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8004c16:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004c1a:	6322      	str	r2, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8004c1c:	e73c      	b.n	8004a98 <HAL_SD_ReadBlocks+0x2c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004c1e:	4812      	ldr	r0, [pc, #72]	; (8004c68 <HAL_SD_ReadBlocks+0x1fc>)
      hsd->State = HAL_SD_STATE_READY;
 8004c20:	2201      	movs	r2, #1
      hsd->Context = SD_CONTEXT_NONE;
 8004c22:	2100      	movs	r1, #0
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004c24:	6398      	str	r0, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004c26:	4610      	mov	r0, r2
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004c28:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004c2a:	f043 0308 	orr.w	r3, r3, #8
 8004c2e:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004c30:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004c34:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 8004c36:	e72f      	b.n	8004a98 <HAL_SD_ReadBlocks+0x2c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004c38:	480b      	ldr	r0, [pc, #44]	; (8004c68 <HAL_SD_ReadBlocks+0x1fc>)
      hsd->State = HAL_SD_STATE_READY;
 8004c3a:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004c3c:	6398      	str	r0, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004c3e:	4608      	mov	r0, r1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004c40:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004c42:	f043 0302 	orr.w	r3, r3, #2
 8004c46:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004c48:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004c4c:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 8004c4e:	e723      	b.n	8004a98 <HAL_SD_ReadBlocks+0x2c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004c50:	4906      	ldr	r1, [pc, #24]	; (8004c6c <HAL_SD_ReadBlocks+0x200>)
    hsd->State = HAL_SD_STATE_READY;
 8004c52:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004c54:	6399      	str	r1, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004c56:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_OK;
 8004c5a:	e71d      	b.n	8004a98 <HAL_SD_ReadBlocks+0x2c>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004c5c:	6822      	ldr	r2, [r4, #0]
          hsd->State = HAL_SD_STATE_READY;
 8004c5e:	2101      	movs	r1, #1
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004c60:	4801      	ldr	r0, [pc, #4]	; (8004c68 <HAL_SD_ReadBlocks+0x1fc>)
          hsd->Context = SD_CONTEXT_NONE;
 8004c62:	2500      	movs	r5, #0
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004c64:	6390      	str	r0, [r2, #56]	; 0x38
 8004c66:	e790      	b.n	8004b8a <HAL_SD_ReadBlocks+0x11e>
 8004c68:	1fe00fff 	.word	0x1fe00fff
 8004c6c:	18000f3a 	.word	0x18000f3a

08004c70 <HAL_SD_WriteBlocks>:
{
 8004c70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c74:	460d      	mov	r5, r1
 8004c76:	b089      	sub	sp, #36	; 0x24
 8004c78:	4604      	mov	r4, r0
 8004c7a:	4616      	mov	r6, r2
 8004c7c:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8004c7e:	f7fb fb8f 	bl	80003a0 <HAL_GetTick>
  if(NULL == pData)
 8004c82:	2d00      	cmp	r5, #0
 8004c84:	d05d      	beq.n	8004d42 <HAL_SD_WriteBlocks+0xd2>
 8004c86:	4680      	mov	r8, r0
  if(hsd->State == HAL_SD_STATE_READY)
 8004c88:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8004c8c:	b2c0      	uxtb	r0, r0
 8004c8e:	2801      	cmp	r0, #1
 8004c90:	d007      	beq.n	8004ca2 <HAL_SD_WriteBlocks+0x32>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004c92:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8004c94:	2001      	movs	r0, #1
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004c96:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004c9a:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8004c9c:	b009      	add	sp, #36	; 0x24
 8004c9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004ca2:	19f3      	adds	r3, r6, r7
 8004ca4:	6d62      	ldr	r2, [r4, #84]	; 0x54
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004ca6:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004ca8:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004caa:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004cac:	d851      	bhi.n	8004d52 <HAL_SD_WriteBlocks+0xe2>
    hsd->Instance->DCTRL = 0U;
 8004cae:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_BUSY;
 8004cb0:	2203      	movs	r2, #3
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004cb2:	0278      	lsls	r0, r7, #9
    hsd->State = HAL_SD_STATE_BUSY;
 8004cb4:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8004cb8:	2290      	movs	r2, #144	; 0x90
    hsd->Instance->DCTRL = 0U;
 8004cba:	62d9      	str	r1, [r3, #44]	; 0x2c
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004cbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004cc0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004cc2:	9102      	str	r1, [sp, #8]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8004cc4:	a902      	add	r1, sp, #8
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004cc6:	2b01      	cmp	r3, #1
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8004cc8:	f04f 0300 	mov.w	r3, #0
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8004ccc:	e9cd 0203 	strd	r0, r2, [sp, #12]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8004cd0:	6820      	ldr	r0, [r4, #0]
      add *= 512U;
 8004cd2:	bf18      	it	ne
 8004cd4:	0276      	lslne	r6, r6, #9
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8004cd6:	9307      	str	r3, [sp, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004cd8:	e9cd 3305 	strd	r3, r3, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8004cdc:	f001 fb88 	bl	80063f0 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8004ce0:	6822      	ldr	r2, [r4, #0]
    if(NumberOfBlocks > 1U)
 8004ce2:	2f01      	cmp	r7, #1
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8004ce4:	68d3      	ldr	r3, [r2, #12]
 8004ce6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cea:	60d3      	str	r3, [r2, #12]
    if(NumberOfBlocks > 1U)
 8004cec:	d944      	bls.n	8004d78 <HAL_SD_WriteBlocks+0x108>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8004cee:	2320      	movs	r3, #32
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8004cf0:	4631      	mov	r1, r6
 8004cf2:	6820      	ldr	r0, [r4, #0]
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8004cf4:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8004cf6:	f001 fca1 	bl	800663c <SDMMC_CmdWriteMultiBlock>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	6820      	ldr	r0, [r4, #0]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004cfe:	bb7b      	cbnz	r3, 8004d60 <HAL_SD_WriteBlocks+0xf0>
    dataremaining = config.DataLength;
 8004d00:	9e03      	ldr	r6, [sp, #12]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8004d02:	e007      	b.n	8004d14 <HAL_SD_WriteBlocks+0xa4>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004d04:	f7fb fb4c 	bl	80003a0 <HAL_GetTick>
 8004d08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004d0a:	eba0 0008 	sub.w	r0, r0, r8
 8004d0e:	4298      	cmp	r0, r3
 8004d10:	d266      	bcs.n	8004de0 <HAL_SD_WriteBlocks+0x170>
 8004d12:	6820      	ldr	r0, [r4, #0]
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8004d14:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004d16:	f413 7f8d 	tst.w	r3, #282	; 0x11a
 8004d1a:	d135      	bne.n	8004d88 <HAL_SD_WriteBlocks+0x118>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 8004d1c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004d1e:	0459      	lsls	r1, r3, #17
 8004d20:	d5f0      	bpl.n	8004d04 <HAL_SD_WriteBlocks+0x94>
 8004d22:	2e1f      	cmp	r6, #31
 8004d24:	d9ee      	bls.n	8004d04 <HAL_SD_WriteBlocks+0x94>
 8004d26:	f105 0920 	add.w	r9, r5, #32
 8004d2a:	e000      	b.n	8004d2e <HAL_SD_WriteBlocks+0xbe>
 8004d2c:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 8004d2e:	f855 3b04 	ldr.w	r3, [r5], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8004d32:	a901      	add	r1, sp, #4
          data |= ((uint32_t)(*tempbuff) << 24U);
 8004d34:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8004d36:	f001 fb45 	bl	80063c4 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8004d3a:	454d      	cmp	r5, r9
 8004d3c:	d1f6      	bne.n	8004d2c <HAL_SD_WriteBlocks+0xbc>
        dataremaining -= 32U;
 8004d3e:	3e20      	subs	r6, #32
 8004d40:	e7e0      	b.n	8004d04 <HAL_SD_WriteBlocks+0x94>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004d42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8004d44:	2001      	movs	r0, #1
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004d46:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004d4a:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8004d4c:	b009      	add	sp, #36	; 0x24
 8004d4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004d52:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004d58:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8004d5a:	b009      	add	sp, #36	; 0x24
 8004d5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004d60:	4a38      	ldr	r2, [pc, #224]	; (8004e44 <HAL_SD_WriteBlocks+0x1d4>)
      hsd->State = HAL_SD_STATE_READY;
 8004d62:	2101      	movs	r1, #1
      hsd->Context = SD_CONTEXT_NONE;
 8004d64:	2500      	movs	r5, #0
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004d66:	6382      	str	r2, [r0, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004d68:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          return HAL_ERROR;
 8004d6a:	4608      	mov	r0, r1
          hsd->ErrorCode |= errorstate;
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	63a3      	str	r3, [r4, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004d70:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004d74:	6325      	str	r5, [r4, #48]	; 0x30
          return HAL_ERROR;
 8004d76:	e791      	b.n	8004c9c <HAL_SD_WriteBlocks+0x2c>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8004d78:	2310      	movs	r3, #16
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004d7a:	4631      	mov	r1, r6
 8004d7c:	6820      	ldr	r0, [r4, #0]
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8004d7e:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004d80:	f001 fc18 	bl	80065b4 <SDMMC_CmdWriteSingleBlock>
 8004d84:	4603      	mov	r3, r0
 8004d86:	e7b9      	b.n	8004cfc <HAL_SD_WriteBlocks+0x8c>
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8004d88:	68c3      	ldr	r3, [r0, #12]
 8004d8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d8e:	60c3      	str	r3, [r0, #12]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004d90:	6823      	ldr	r3, [r4, #0]
 8004d92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d94:	05d2      	lsls	r2, r2, #23
 8004d96:	d50b      	bpl.n	8004db0 <HAL_SD_WriteBlocks+0x140>
 8004d98:	2f01      	cmp	r7, #1
 8004d9a:	d909      	bls.n	8004db0 <HAL_SD_WriteBlocks+0x140>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004d9c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004d9e:	2a03      	cmp	r2, #3
 8004da0:	d006      	beq.n	8004db0 <HAL_SD_WriteBlocks+0x140>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004da2:	4618      	mov	r0, r3
 8004da4:	f001 fc8e 	bl	80066c4 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8004da8:	4603      	mov	r3, r0
 8004daa:	2800      	cmp	r0, #0
 8004dac:	d143      	bne.n	8004e36 <HAL_SD_WriteBlocks+0x1c6>
 8004dae:	6823      	ldr	r3, [r4, #0]
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8004db0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004db2:	f012 0208 	ands.w	r2, r2, #8
 8004db6:	d11f      	bne.n	8004df8 <HAL_SD_WriteBlocks+0x188>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8004db8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004dba:	f011 0102 	ands.w	r1, r1, #2
 8004dbe:	d128      	bne.n	8004e12 <HAL_SD_WriteBlocks+0x1a2>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8004dc0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004dc2:	f010 0010 	ands.w	r0, r0, #16
 8004dc6:	d030      	beq.n	8004e2a <HAL_SD_WriteBlocks+0x1ba>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004dc8:	481e      	ldr	r0, [pc, #120]	; (8004e44 <HAL_SD_WriteBlocks+0x1d4>)
      hsd->State = HAL_SD_STATE_READY;
 8004dca:	2201      	movs	r2, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004dcc:	6398      	str	r0, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004dce:	4610      	mov	r0, r2
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004dd0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004dd2:	f043 0310 	orr.w	r3, r3, #16
 8004dd6:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004dd8:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004ddc:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 8004dde:	e75d      	b.n	8004c9c <HAL_SD_WriteBlocks+0x2c>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004de0:	6821      	ldr	r1, [r4, #0]
        hsd->State = HAL_SD_STATE_READY;
 8004de2:	2201      	movs	r2, #1
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004de4:	4d17      	ldr	r5, [pc, #92]	; (8004e44 <HAL_SD_WriteBlocks+0x1d4>)
        hsd->Context = SD_CONTEXT_NONE;
 8004de6:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8004de8:	2003      	movs	r0, #3
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004dea:	638d      	str	r5, [r1, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004dec:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004dee:	63a1      	str	r1, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004df0:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004df4:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8004df6:	e751      	b.n	8004c9c <HAL_SD_WriteBlocks+0x2c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004df8:	4812      	ldr	r0, [pc, #72]	; (8004e44 <HAL_SD_WriteBlocks+0x1d4>)
      hsd->State = HAL_SD_STATE_READY;
 8004dfa:	2201      	movs	r2, #1
      hsd->Context = SD_CONTEXT_NONE;
 8004dfc:	2100      	movs	r1, #0
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004dfe:	6398      	str	r0, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004e00:	4610      	mov	r0, r2
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004e02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004e04:	f043 0308 	orr.w	r3, r3, #8
 8004e08:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004e0a:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004e0e:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 8004e10:	e744      	b.n	8004c9c <HAL_SD_WriteBlocks+0x2c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004e12:	480c      	ldr	r0, [pc, #48]	; (8004e44 <HAL_SD_WriteBlocks+0x1d4>)
      hsd->State = HAL_SD_STATE_READY;
 8004e14:	2101      	movs	r1, #1
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004e16:	6398      	str	r0, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004e18:	4608      	mov	r0, r1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004e1a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004e1c:	f043 0302 	orr.w	r3, r3, #2
 8004e20:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004e22:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004e26:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 8004e28:	e738      	b.n	8004c9c <HAL_SD_WriteBlocks+0x2c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004e2a:	4907      	ldr	r1, [pc, #28]	; (8004e48 <HAL_SD_WriteBlocks+0x1d8>)
    hsd->State = HAL_SD_STATE_READY;
 8004e2c:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004e2e:	6399      	str	r1, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004e30:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_OK;
 8004e34:	e732      	b.n	8004c9c <HAL_SD_WriteBlocks+0x2c>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004e36:	6822      	ldr	r2, [r4, #0]
          hsd->State = HAL_SD_STATE_READY;
 8004e38:	2101      	movs	r1, #1
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004e3a:	4802      	ldr	r0, [pc, #8]	; (8004e44 <HAL_SD_WriteBlocks+0x1d4>)
          hsd->Context = SD_CONTEXT_NONE;
 8004e3c:	2500      	movs	r5, #0
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004e3e:	6390      	str	r0, [r2, #56]	; 0x38
 8004e40:	e792      	b.n	8004d68 <HAL_SD_WriteBlocks+0xf8>
 8004e42:	bf00      	nop
 8004e44:	1fe00fff 	.word	0x1fe00fff
 8004e48:	18000f3a 	.word	0x18000f3a

08004e4c <HAL_SD_DriveTransceiver_1_8V_Callback>:
}
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop

08004e50 <HAL_SD_GetCardCSD>:
{
 8004e50:	4603      	mov	r3, r0
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004e52:	2000      	movs	r0, #0
{
 8004e54:	b430      	push	{r4, r5}
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004e56:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e58:	0f92      	lsrs	r2, r2, #30
 8004e5a:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004e5c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e5e:	f3c2 6283 	ubfx	r2, r2, #26, #4
 8004e62:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004e64:	f893 2063 	ldrb.w	r2, [r3, #99]	; 0x63
 8004e68:	f002 0203 	and.w	r2, r2, #3
 8004e6c:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004e6e:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 8004e72:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004e74:	f893 2061 	ldrb.w	r2, [r3, #97]	; 0x61
 8004e78:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004e7a:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 8004e7e:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004e80:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004e82:	0d12      	lsrs	r2, r2, #20
 8004e84:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004e86:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8004e8a:	f002 020f 	and.w	r2, r2, #15
 8004e8e:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004e90:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004e92:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8004e96:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004e98:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004e9a:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8004e9e:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004ea0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004ea2:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8004ea6:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004ea8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004eaa:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8004eae:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004eb0:	7348      	strb	r0, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 8004eb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004eb4:	2a00      	cmp	r2, #0
 8004eb6:	f040 8086 	bne.w	8004fc6 <HAL_SD_GetCardCSD+0x176>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004eba:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8004ebc:	f640 72fc 	movw	r2, #4092	; 0xffc
 8004ec0:	6e98      	ldr	r0, [r3, #104]	; 0x68
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004ec2:	2401      	movs	r4, #1
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004ec4:	ea02 0285 	and.w	r2, r2, r5, lsl #2
    hsd->SdCard.LogBlockSize = 512U;
 8004ec8:	f44f 7500 	mov.w	r5, #512	; 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004ecc:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 8004ed0:	610a      	str	r2, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004ed2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004ed4:	f3c2 62c2 	ubfx	r2, r2, #27, #3
 8004ed8:	750a      	strb	r2, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004eda:	f893 206b 	ldrb.w	r2, [r3, #107]	; 0x6b
 8004ede:	f002 0207 	and.w	r2, r2, #7
 8004ee2:	754a      	strb	r2, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004ee4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004ee6:	f3c2 5242 	ubfx	r2, r2, #21, #3
 8004eea:	758a      	strb	r2, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004eec:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004eee:	f3c2 4282 	ubfx	r2, r2, #18, #3
 8004ef2:	75ca      	strb	r2, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004ef4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004ef6:	f3c2 32c2 	ubfx	r2, r2, #15, #3
 8004efa:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004efc:	690a      	ldr	r2, [r1, #16]
 8004efe:	4422      	add	r2, r4
 8004f00:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004f02:	7e08      	ldrb	r0, [r1, #24]
 8004f04:	f000 0007 	and.w	r0, r0, #7
 8004f08:	3002      	adds	r0, #2
 8004f0a:	4082      	lsls	r2, r0
 8004f0c:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004f0e:	7a08      	ldrb	r0, [r1, #8]
    hsd->SdCard.LogBlockSize = 512U;
 8004f10:	659d      	str	r5, [r3, #88]	; 0x58
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004f12:	f000 000f 	and.w	r0, r0, #15
 8004f16:	fa04 f000 	lsl.w	r0, r4, r0
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004f1a:	0a44      	lsrs	r4, r0, #9
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004f1c:	6518      	str	r0, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004f1e:	fb02 f204 	mul.w	r2, r2, r4
 8004f22:	655a      	str	r2, [r3, #84]	; 0x54
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004f24:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  pCSD->Reserved3 = 0;
 8004f26:	2500      	movs	r5, #0
  pCSD->Reserved4 = 1;
 8004f28:	2401      	movs	r4, #1
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004f2a:	f3c2 3280 	ubfx	r2, r2, #14, #1
  return HAL_OK;
 8004f2e:	4628      	mov	r0, r5
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004f30:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004f32:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004f34:	f3c2 12c6 	ubfx	r2, r2, #7, #7
 8004f38:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004f3a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004f3c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004f40:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004f42:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004f44:	0fd2      	lsrs	r2, r2, #31
 8004f46:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004f48:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004f4a:	f3c2 7241 	ubfx	r2, r2, #29, #2
 8004f4e:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004f50:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004f52:	f3c2 6282 	ubfx	r2, r2, #26, #3
 8004f56:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004f58:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004f5a:	f3c2 5283 	ubfx	r2, r2, #22, #4
 8004f5e:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004f60:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004f62:	f3c2 5240 	ubfx	r2, r2, #21, #1
 8004f66:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8004f6a:	f881 5021 	strb.w	r5, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004f6e:	f8b3 206e 	ldrh.w	r2, [r3, #110]	; 0x6e
 8004f72:	4022      	ands	r2, r4
 8004f74:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004f78:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004f7a:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8004f7e:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004f82:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004f84:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8004f88:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004f8c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004f8e:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8004f92:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004f96:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004f98:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8004f9c:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004fa0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004fa2:	f3c2 2281 	ubfx	r2, r2, #10, #2
 8004fa6:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004faa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004fac:	f3c2 2201 	ubfx	r2, r2, #8, #2
 8004fb0:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004fb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fb6:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8004fba:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8004fbe:	f881 402a 	strb.w	r4, [r1, #42]	; 0x2a
}
 8004fc2:	bc30      	pop	{r4, r5}
 8004fc4:	4770      	bx	lr
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004fc6:	2a01      	cmp	r2, #1
 8004fc8:	d00c      	beq.n	8004fe4 <HAL_SD_GetCardCSD+0x194>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004fca:	681a      	ldr	r2, [r3, #0]
    hsd->State = HAL_SD_STATE_READY;
 8004fcc:	2101      	movs	r1, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004fce:	4c0e      	ldr	r4, [pc, #56]	; (8005008 <HAL_SD_GetCardCSD+0x1b8>)
    return HAL_ERROR;
 8004fd0:	4608      	mov	r0, r1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004fd2:	6394      	str	r4, [r2, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004fd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fd6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004fda:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004fdc:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
}
 8004fe0:	bc30      	pop	{r4, r5}
 8004fe2:	4770      	bx	lr
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004fe4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
    hsd->SdCard.BlockSize = 512U;
 8004fe6:	f44f 7000 	mov.w	r0, #512	; 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004fea:	f8b3 406a 	ldrh.w	r4, [r3, #106]	; 0x6a
 8004fee:	0412      	lsls	r2, r2, #16
 8004ff0:	f402 127c 	and.w	r2, r2, #4128768	; 0x3f0000
 8004ff4:	4322      	orrs	r2, r4
 8004ff6:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004ff8:	690a      	ldr	r2, [r1, #16]
    hsd->SdCard.BlockSize = 512U;
 8004ffa:	6518      	str	r0, [r3, #80]	; 0x50
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004ffc:	3201      	adds	r2, #1
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004ffe:	6598      	str	r0, [r3, #88]	; 0x58
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005000:	0292      	lsls	r2, r2, #10
 8005002:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005004:	655a      	str	r2, [r3, #84]	; 0x54
 8005006:	e78d      	b.n	8004f24 <HAL_SD_GetCardCSD+0xd4>
 8005008:	1fe00fff 	.word	0x1fe00fff

0800500c <HAL_SD_InitCard>:
{
 800500c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8005010:	6982      	ldr	r2, [r0, #24]
{
 8005012:	b098      	sub	sp, #96	; 0x60
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8005014:	2300      	movs	r3, #0
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8005016:	21fa      	movs	r1, #250	; 0xfa
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8005018:	2a02      	cmp	r2, #2
{
 800501a:	4604      	mov	r4, r0
 800501c:	6805      	ldr	r5, [r0, #0]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800501e:	910b      	str	r1, [sp, #44]	; 0x2c
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8005020:	e9cd 3307 	strd	r3, r3, [sp, #28]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8005024:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8005028:	d104      	bne.n	8005034 <HAL_SD_InitCard+0x28>
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800502a:	682b      	ldr	r3, [r5, #0]
 800502c:	f043 0310 	orr.w	r3, r3, #16
 8005030:	602b      	str	r3, [r5, #0]
 8005032:	6805      	ldr	r5, [r0, #0]
  (void)SDMMC_Init(hsd->Instance, Init);
 8005034:	aa0a      	add	r2, sp, #40	; 0x28
 8005036:	ab07      	add	r3, sp, #28
 8005038:	ca07      	ldmia	r2, {r0, r1, r2}
 800503a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800503e:	4628      	mov	r0, r5
 8005040:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005042:	f001 f9a1 	bl	8006388 <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8005046:	6820      	ldr	r0, [r4, #0]
 8005048:	f001 f9c2 	bl	80063d0 <SDMMC_PowerState_ON>
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC)/(2U*SDMMC_INIT_CLK_DIV);
 800504c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8005050:	f7fe fef4 	bl	8003e3c <HAL_RCCEx_GetPeriphCLKFreq>
 8005054:	4ba3      	ldr	r3, [pc, #652]	; (80052e4 <HAL_SD_InitCard+0x2d8>)
 8005056:	fba3 3000 	umull	r3, r0, r3, r0
  if(sdmmc_clk != 0U)
 800505a:	0940      	lsrs	r0, r0, #5
 800505c:	d019      	beq.n	8005092 <HAL_SD_InitCard+0x86>
    HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 800505e:	4ba2      	ldr	r3, [pc, #648]	; (80052e8 <HAL_SD_InitCard+0x2dc>)
 8005060:	fbb3 f0f0 	udiv	r0, r3, r0
 8005064:	3001      	adds	r0, #1
 8005066:	f7fb f9a1 	bl	80003ac <HAL_Delay>
  __IO uint32_t count = 0U;
 800506a:	2300      	movs	r3, #0
 800506c:	9306      	str	r3, [sp, #24]
  uint32_t tickstart = HAL_GetTick();
 800506e:	f7fb f997 	bl	80003a0 <HAL_GetTick>
 8005072:	4680      	mov	r8, r0
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005074:	6820      	ldr	r0, [r4, #0]
 8005076:	f001 fbcf 	bl	8006818 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 800507a:	4605      	mov	r5, r0
 800507c:	b168      	cbz	r0, 800509a <HAL_SD_InitCard+0x8e>
    hsd->State = HAL_SD_STATE_READY;
 800507e:	2601      	movs	r6, #1
 8005080:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005084:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005086:	431d      	orrs	r5, r3
 8005088:	63a5      	str	r5, [r4, #56]	; 0x38
}
 800508a:	4630      	mov	r0, r6
 800508c:	b018      	add	sp, #96	; 0x60
 800508e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_Delay(2U);
 8005092:	2002      	movs	r0, #2
 8005094:	f7fb f98a 	bl	80003ac <HAL_Delay>
 8005098:	e7e7      	b.n	800506a <HAL_SD_InitCard+0x5e>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800509a:	6820      	ldr	r0, [r4, #0]
 800509c:	f001 fbea 	bl	8006874 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 80050a0:	2800      	cmp	r0, #0
 80050a2:	d179      	bne.n	8005198 <HAL_SD_InitCard+0x18c>
    hsd->SdCard.CardVersion = CARD_V2_X;
 80050a4:	2301      	movs	r3, #1
 80050a6:	6423      	str	r3, [r4, #64]	; 0x40
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80050a8:	2100      	movs	r1, #0
 80050aa:	6820      	ldr	r0, [r4, #0]
 80050ac:	f001 fc22 	bl	80068f4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80050b0:	bb08      	cbnz	r0, 80050f6 <HAL_SD_InitCard+0xea>
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80050b2:	9b06      	ldr	r3, [sp, #24]
 80050b4:	f64f 76fe 	movw	r6, #65534	; 0xfffe
 80050b8:	42b3      	cmp	r3, r6
 80050ba:	f200 8109 	bhi.w	80052d0 <HAL_SD_InitCard+0x2c4>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80050be:	4f8b      	ldr	r7, [pc, #556]	; (80052ec <HAL_SD_InitCard+0x2e0>)
 80050c0:	e00c      	b.n	80050dc <HAL_SD_InitCard+0xd0>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80050c2:	4601      	mov	r1, r0
 80050c4:	6820      	ldr	r0, [r4, #0]
 80050c6:	f001 f98f 	bl	80063e8 <SDMMC_GetResponse>
    count++;
 80050ca:	9b06      	ldr	r3, [sp, #24]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80050cc:	1e02      	subs	r2, r0, #0
    count++;
 80050ce:	f103 0301 	add.w	r3, r3, #1
 80050d2:	9306      	str	r3, [sp, #24]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80050d4:	9b06      	ldr	r3, [sp, #24]
 80050d6:	db11      	blt.n	80050fc <HAL_SD_InitCard+0xf0>
 80050d8:	42b3      	cmp	r3, r6
 80050da:	d80f      	bhi.n	80050fc <HAL_SD_InitCard+0xf0>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80050dc:	2100      	movs	r1, #0
 80050de:	6820      	ldr	r0, [r4, #0]
 80050e0:	f001 fc08 	bl	80068f4 <SDMMC_CmdAppCommand>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80050e4:	4639      	mov	r1, r7
    if(errorstate != HAL_SD_ERROR_NONE)
 80050e6:	4605      	mov	r5, r0
 80050e8:	2800      	cmp	r0, #0
 80050ea:	d1c8      	bne.n	800507e <HAL_SD_InitCard+0x72>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80050ec:	6820      	ldr	r0, [r4, #0]
 80050ee:	f001 fc45 	bl	800697c <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80050f2:	2800      	cmp	r0, #0
 80050f4:	d0e5      	beq.n	80050c2 <HAL_SD_InitCard+0xb6>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80050f6:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80050fa:	e7c0      	b.n	800507e <HAL_SD_InitCard+0x72>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80050fc:	9906      	ldr	r1, [sp, #24]
 80050fe:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005102:	4299      	cmp	r1, r3
 8005104:	f200 809d 	bhi.w	8005242 <HAL_SD_InitCard+0x236>
  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005108:	0057      	lsls	r7, r2, #1
 800510a:	6820      	ldr	r0, [r4, #0]
 800510c:	d504      	bpl.n	8005118 <HAL_SD_InitCard+0x10c>
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 800510e:	69a3      	ldr	r3, [r4, #24]
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005110:	2101      	movs	r1, #1
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8005112:	2b02      	cmp	r3, #2
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005114:	63e1      	str	r1, [r4, #60]	; 0x3c
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8005116:	d051      	beq.n	80051bc <HAL_SD_InitCard+0x1b0>
  uint16_t sd_rca = 1U;
 8005118:	2301      	movs	r3, #1
 800511a:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800511e:	f001 f95f 	bl	80063e0 <SDMMC_GetPowerState>
 8005122:	2800      	cmp	r0, #0
 8005124:	d044      	beq.n	80051b0 <HAL_SD_InitCard+0x1a4>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005126:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005128:	6823      	ldr	r3, [r4, #0]
 800512a:	2a03      	cmp	r2, #3
 800512c:	d125      	bne.n	800517a <HAL_SD_InitCard+0x16e>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800512e:	4618      	mov	r0, r3
 8005130:	2104      	movs	r1, #4
 8005132:	f001 f959 	bl	80063e8 <SDMMC_GetResponse>
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005136:	a90d      	add	r1, sp, #52	; 0x34
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8005138:	0d03      	lsrs	r3, r0, #20
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800513a:	4620      	mov	r0, r4
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800513c:	6463      	str	r3, [r4, #68]	; 0x44
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800513e:	f7ff fe87 	bl	8004e50 <HAL_SD_GetCardCSD>
 8005142:	4606      	mov	r6, r0
 8005144:	2800      	cmp	r0, #0
 8005146:	d136      	bne.n	80051b6 <HAL_SD_InitCard+0x1aa>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005148:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800514a:	4603      	mov	r3, r0
 800514c:	6820      	ldr	r0, [r4, #0]
 800514e:	0412      	lsls	r2, r2, #16
 8005150:	f001 fb1e 	bl	8006790 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005154:	b9b0      	cbnz	r0, 8005184 <HAL_SD_InitCard+0x178>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005156:	f44f 7100 	mov.w	r1, #512	; 0x200
 800515a:	6820      	ldr	r0, [r4, #0]
 800515c:	f001 f95e 	bl	800641c <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005160:	2800      	cmp	r0, #0
 8005162:	d092      	beq.n	800508a <HAL_SD_InitCard+0x7e>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005164:	6823      	ldr	r3, [r4, #0]
    hsd->State = HAL_SD_STATE_READY;
 8005166:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005168:	4961      	ldr	r1, [pc, #388]	; (80052f0 <HAL_SD_InitCard+0x2e4>)
    return HAL_ERROR;
 800516a:	4616      	mov	r6, r2
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800516c:	6399      	str	r1, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800516e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005170:	4318      	orrs	r0, r3
 8005172:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005174:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_ERROR;
 8005178:	e787      	b.n	800508a <HAL_SD_InitCard+0x7e>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800517a:	4618      	mov	r0, r3
 800517c:	f001 fcbc 	bl	8006af8 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005180:	2800      	cmp	r0, #0
 8005182:	d061      	beq.n	8005248 <HAL_SD_InitCard+0x23c>
    hsd->State = HAL_SD_STATE_READY;
 8005184:	2601      	movs	r6, #1
 8005186:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800518a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800518c:	4308      	orrs	r0, r1
 800518e:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8005190:	4630      	mov	r0, r6
 8005192:	b018      	add	sp, #96	; 0x60
 8005194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005198:	6425      	str	r5, [r4, #64]	; 0x40
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800519a:	6820      	ldr	r0, [r4, #0]
 800519c:	f001 fb3c 	bl	8006818 <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 80051a0:	4605      	mov	r5, r0
 80051a2:	2800      	cmp	r0, #0
 80051a4:	f47f af6b 	bne.w	800507e <HAL_SD_InitCard+0x72>
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80051a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d181      	bne.n	80050b2 <HAL_SD_InitCard+0xa6>
 80051ae:	e77b      	b.n	80050a8 <HAL_SD_InitCard+0x9c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80051b0:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80051b4:	e7e6      	b.n	8005184 <HAL_SD_InitCard+0x178>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80051b6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80051ba:	e7e3      	b.n	8005184 <HAL_SD_InitCard+0x178>
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 80051bc:	01d6      	lsls	r6, r2, #7
 80051be:	d5ab      	bpl.n	8005118 <HAL_SD_InitCard+0x10c>
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80051c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051c4:	65e3      	str	r3, [r4, #92]	; 0x5c
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 80051c6:	6803      	ldr	r3, [r0, #0]
 80051c8:	f043 0308 	orr.w	r3, r3, #8
 80051cc:	6003      	str	r3, [r0, #0]
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 80051ce:	6820      	ldr	r0, [r4, #0]
 80051d0:	f001 fde8 	bl	8006da4 <SDMMC_CmdVoltageSwitch>
        if(errorstate != HAL_SD_ERROR_NONE)
 80051d4:	4605      	mov	r5, r0
 80051d6:	b130      	cbz	r0, 80051e6 <HAL_SD_InitCard+0x1da>
 80051d8:	e751      	b.n	800507e <HAL_SD_InitCard+0x72>
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80051da:	f7fb f8e1 	bl	80003a0 <HAL_GetTick>
 80051de:	eba0 0008 	sub.w	r0, r0, r8
 80051e2:	3001      	adds	r0, #1
 80051e4:	d079      	beq.n	80052da <HAL_SD_InitCard+0x2ce>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 80051e6:	6823      	ldr	r3, [r4, #0]
 80051e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051ea:	0155      	lsls	r5, r2, #5
 80051ec:	d5f5      	bpl.n	80051da <HAL_SD_InitCard+0x1ce>
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 80051ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80051f2:	639a      	str	r2, [r3, #56]	; 0x38
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 80051f4:	6823      	ldr	r3, [r4, #0]
 80051f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051f8:	02d8      	lsls	r0, r3, #11
 80051fa:	f57f af7c 	bpl.w	80050f6 <HAL_SD_InitCard+0xea>
          HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 80051fe:	2001      	movs	r0, #1
 8005200:	f7ff fe24 	bl	8004e4c <HAL_SD_DriveTransceiver_1_8V_Callback>
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8005204:	6822      	ldr	r2, [r4, #0]
 8005206:	6813      	ldr	r3, [r2, #0]
 8005208:	f043 0304 	orr.w	r3, r3, #4
 800520c:	6013      	str	r3, [r2, #0]
 800520e:	e005      	b.n	800521c <HAL_SD_InitCard+0x210>
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8005210:	f7fb f8c6 	bl	80003a0 <HAL_GetTick>
 8005214:	eba0 0008 	sub.w	r0, r0, r8
 8005218:	3001      	adds	r0, #1
 800521a:	d05e      	beq.n	80052da <HAL_SD_InitCard+0x2ce>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800521c:	6823      	ldr	r3, [r4, #0]
 800521e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005220:	0191      	lsls	r1, r2, #6
 8005222:	d5f5      	bpl.n	8005210 <HAL_SD_InitCard+0x204>
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 8005224:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005228:	639a      	str	r2, [r3, #56]	; 0x38
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800522a:	6823      	ldr	r3, [r4, #0]
 800522c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800522e:	02d2      	lsls	r2, r2, #11
 8005230:	d407      	bmi.n	8005242 <HAL_SD_InitCard+0x236>
          hsd->Instance->POWER = 0x13U;
 8005232:	2113      	movs	r1, #19
          hsd->Instance->ICR = 0xFFFFFFFFU;
 8005234:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
          hsd->Instance->POWER = 0x13U;
 8005238:	6019      	str	r1, [r3, #0]
          hsd->Instance->ICR = 0xFFFFFFFFU;
 800523a:	6823      	ldr	r3, [r4, #0]
 800523c:	639a      	str	r2, [r3, #56]	; 0x38
 800523e:	6820      	ldr	r0, [r4, #0]
 8005240:	e76a      	b.n	8005118 <HAL_SD_InitCard+0x10c>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005242:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
 8005246:	e71a      	b.n	800507e <HAL_SD_InitCard+0x72>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005248:	4601      	mov	r1, r0
 800524a:	6820      	ldr	r0, [r4, #0]
 800524c:	f001 f8cc 	bl	80063e8 <SDMMC_GetResponse>
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8005250:	2104      	movs	r1, #4
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005252:	6720      	str	r0, [r4, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8005254:	6820      	ldr	r0, [r4, #0]
 8005256:	f001 f8c7 	bl	80063e8 <SDMMC_GetResponse>
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800525a:	2108      	movs	r1, #8
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800525c:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800525e:	6820      	ldr	r0, [r4, #0]
 8005260:	f001 f8c2 	bl	80063e8 <SDMMC_GetResponse>
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8005264:	210c      	movs	r1, #12
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8005266:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8005268:	6820      	ldr	r0, [r4, #0]
 800526a:	f001 f8bd 	bl	80063e8 <SDMMC_GetResponse>
  if(hsd->SdCard.CardType != CARD_SECURED)
 800526e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8005270:	67e0      	str	r0, [r4, #124]	; 0x7c
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005272:	2b03      	cmp	r3, #3
 8005274:	d034      	beq.n	80052e0 <HAL_SD_InitCard+0x2d4>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005276:	f10d 0116 	add.w	r1, sp, #22
 800527a:	6820      	ldr	r0, [r4, #0]
 800527c:	f001 fcb4 	bl	8006be8 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005280:	2800      	cmp	r0, #0
 8005282:	f47f af7f 	bne.w	8005184 <HAL_SD_InitCard+0x178>
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005286:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005288:	6823      	ldr	r3, [r4, #0]
 800528a:	2a03      	cmp	r2, #3
 800528c:	f43f af4f 	beq.w	800512e <HAL_SD_InitCard+0x122>
    hsd->SdCard.RelCardAdd = sd_rca;
 8005290:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005294:	4618      	mov	r0, r3
    hsd->SdCard.RelCardAdd = sd_rca;
 8005296:	64a1      	str	r1, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005298:	0409      	lsls	r1, r1, #16
 800529a:	f001 fc69 	bl	8006b70 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 800529e:	2800      	cmp	r0, #0
 80052a0:	f47f af70 	bne.w	8005184 <HAL_SD_InitCard+0x178>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80052a4:	4601      	mov	r1, r0
 80052a6:	6820      	ldr	r0, [r4, #0]
 80052a8:	f001 f89e 	bl	80063e8 <SDMMC_GetResponse>
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80052ac:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80052ae:	6620      	str	r0, [r4, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80052b0:	6820      	ldr	r0, [r4, #0]
 80052b2:	f001 f899 	bl	80063e8 <SDMMC_GetResponse>
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80052b6:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80052b8:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80052ba:	6820      	ldr	r0, [r4, #0]
 80052bc:	f001 f894 	bl	80063e8 <SDMMC_GetResponse>
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80052c0:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80052c2:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80052c4:	6820      	ldr	r0, [r4, #0]
 80052c6:	f001 f88f 	bl	80063e8 <SDMMC_GetResponse>
 80052ca:	6823      	ldr	r3, [r4, #0]
 80052cc:	66e0      	str	r0, [r4, #108]	; 0x6c
 80052ce:	e72e      	b.n	800512e <HAL_SD_InitCard+0x122>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80052d0:	9b06      	ldr	r3, [sp, #24]
 80052d2:	42b3      	cmp	r3, r6
 80052d4:	d8b5      	bhi.n	8005242 <HAL_SD_InitCard+0x236>
 80052d6:	6820      	ldr	r0, [r4, #0]
 80052d8:	e71e      	b.n	8005118 <HAL_SD_InitCard+0x10c>
            return HAL_SD_ERROR_TIMEOUT;
 80052da:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 80052de:	e6ce      	b.n	800507e <HAL_SD_InitCard+0x72>
 80052e0:	6823      	ldr	r3, [r4, #0]
 80052e2:	e724      	b.n	800512e <HAL_SD_InitCard+0x122>
 80052e4:	10624dd3 	.word	0x10624dd3
 80052e8:	00012110 	.word	0x00012110
 80052ec:	c1100000 	.word	0xc1100000
 80052f0:	1fe00fff 	.word	0x1fe00fff

080052f4 <HAL_SD_GetCardStatus>:
{
 80052f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80052f8:	4604      	mov	r4, r0
 80052fa:	b097      	sub	sp, #92	; 0x5c
 80052fc:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 80052fe:	f7fb f84f 	bl	80003a0 <HAL_GetTick>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005302:	2100      	movs	r1, #0
  uint32_t tickstart = HAL_GetTick();
 8005304:	4680      	mov	r8, r0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005306:	6820      	ldr	r0, [r4, #0]
 8005308:	f001 f86e 	bl	80063e8 <SDMMC_GetResponse>
 800530c:	0187      	lsls	r7, r0, #6
 800530e:	d422      	bmi.n	8005356 <HAL_SD_GetCardStatus+0x62>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8005310:	2140      	movs	r1, #64	; 0x40
 8005312:	6820      	ldr	r0, [r4, #0]
 8005314:	f001 f882 	bl	800641c <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005318:	b308      	cbz	r0, 800535e <HAL_SD_GetCardStatus+0x6a>
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800531a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800531c:	63a3      	str	r3, [r4, #56]	; 0x38
 800531e:	6823      	ldr	r3, [r4, #0]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005320:	495b      	ldr	r1, [pc, #364]	; (8005490 <HAL_SD_GetCardStatus+0x19c>)
    hsd->State = HAL_SD_STATE_READY;
 8005322:	2201      	movs	r2, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005324:	6399      	str	r1, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8005326:	4616      	mov	r6, r2
    hsd->ErrorCode |= errorstate;
 8005328:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800532a:	4318      	orrs	r0, r3
 800532c:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800532e:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005332:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005336:	6820      	ldr	r0, [r4, #0]
 8005338:	f001 f870 	bl	800641c <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800533c:	b138      	cbz	r0, 800534e <HAL_SD_GetCardStatus+0x5a>
    hsd->State = HAL_SD_STATE_READY;
 800533e:	2301      	movs	r3, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005340:	6822      	ldr	r2, [r4, #0]
 8005342:	4953      	ldr	r1, [pc, #332]	; (8005490 <HAL_SD_GetCardStatus+0x19c>)
    status = HAL_ERROR;
 8005344:	461e      	mov	r6, r3
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005346:	6391      	str	r1, [r2, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 8005348:	63a0      	str	r0, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800534a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800534e:	4630      	mov	r0, r6
 8005350:	b017      	add	sp, #92	; 0x5c
 8005352:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005356:	6823      	ldr	r3, [r4, #0]
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005358:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800535c:	e7e0      	b.n	8005320 <HAL_SD_GetCardStatus+0x2c>
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800535e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005360:	6820      	ldr	r0, [r4, #0]
 8005362:	0409      	lsls	r1, r1, #16
 8005364:	f001 fac6 	bl	80068f4 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005368:	2800      	cmp	r0, #0
 800536a:	d1d6      	bne.n	800531a <HAL_SD_GetCardStatus+0x26>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800536c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  config.DataLength    = 64U;
 8005370:	2340      	movs	r3, #64	; 0x40
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8005372:	2160      	movs	r1, #96	; 0x60
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005374:	9004      	str	r0, [sp, #16]
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005376:	9200      	str	r2, [sp, #0]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005378:	2202      	movs	r2, #2
  config.DataLength    = 64U;
 800537a:	9301      	str	r3, [sp, #4]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800537c:	2301      	movs	r3, #1
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800537e:	9102      	str	r1, [sp, #8]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005380:	4669      	mov	r1, sp
 8005382:	6820      	ldr	r0, [r4, #0]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005384:	9203      	str	r2, [sp, #12]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8005386:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005388:	f001 f832 	bl	80063f0 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800538c:	6820      	ldr	r0, [r4, #0]
 800538e:	f001 fcc3 	bl	8006d18 <SDMMC_CmdStatusRegister>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005392:	2800      	cmp	r0, #0
 8005394:	d1c1      	bne.n	800531a <HAL_SD_GetCardStatus+0x26>
  uint32_t *pData = pSDstatus;
 8005396:	af06      	add	r7, sp, #24
 8005398:	e005      	b.n	80053a6 <HAL_SD_GetCardStatus+0xb2>
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800539a:	f7fb f801 	bl	80003a0 <HAL_GetTick>
 800539e:	eba0 0008 	sub.w	r0, r0, r8
 80053a2:	3001      	adds	r0, #1
 80053a4:	d013      	beq.n	80053ce <HAL_SD_GetCardStatus+0xda>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80053a6:	6823      	ldr	r3, [r4, #0]
 80053a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053aa:	f412 7f95 	tst.w	r2, #298	; 0x12a
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80053ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80053b0:	d110      	bne.n	80053d4 <HAL_SD_GetCardStatus+0xe0>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80053b2:	0416      	lsls	r6, r2, #16
 80053b4:	d5f1      	bpl.n	800539a <HAL_SD_GetCardStatus+0xa6>
 80053b6:	f107 0620 	add.w	r6, r7, #32
 80053ba:	e000      	b.n	80053be <HAL_SD_GetCardStatus+0xca>
 80053bc:	6823      	ldr	r3, [r4, #0]
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 80053be:	4618      	mov	r0, r3
 80053c0:	f000 fffc 	bl	80063bc <SDMMC_ReadFIFO>
 80053c4:	f847 0b04 	str.w	r0, [r7], #4
      for(count = 0U; count < 8U; count++)
 80053c8:	42b7      	cmp	r7, r6
 80053ca:	d1f7      	bne.n	80053bc <HAL_SD_GetCardStatus+0xc8>
 80053cc:	e7e5      	b.n	800539a <HAL_SD_GetCardStatus+0xa6>
      return HAL_SD_ERROR_TIMEOUT;
 80053ce:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80053d2:	e7a4      	b.n	800531e <HAL_SD_GetCardStatus+0x2a>
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80053d4:	0710      	lsls	r0, r2, #28
 80053d6:	d455      	bmi.n	8005484 <HAL_SD_GetCardStatus+0x190>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80053d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053da:	0791      	lsls	r1, r2, #30
 80053dc:	d454      	bmi.n	8005488 <HAL_SD_GetCardStatus+0x194>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80053de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053e0:	0692      	lsls	r2, r2, #26
 80053e2:	d50b      	bpl.n	80053fc <HAL_SD_GetCardStatus+0x108>
 80053e4:	e052      	b.n	800548c <HAL_SD_GetCardStatus+0x198>
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 80053e6:	f000 ffe9 	bl	80063bc <SDMMC_ReadFIFO>
 80053ea:	f847 0b04 	str.w	r0, [r7], #4
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80053ee:	f7fa ffd7 	bl	80003a0 <HAL_GetTick>
 80053f2:	eba0 0008 	sub.w	r0, r0, r8
 80053f6:	3001      	adds	r0, #1
 80053f8:	d0e9      	beq.n	80053ce <HAL_SD_GetCardStatus+0xda>
 80053fa:	6823      	ldr	r3, [r4, #0]
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 80053fc:	6b5e      	ldr	r6, [r3, #52]	; 0x34
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 80053fe:	4618      	mov	r0, r3
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8005400:	f416 5680 	ands.w	r6, r6, #4096	; 0x1000
 8005404:	d1ef      	bne.n	80053e6 <HAL_SD_GetCardStatus+0xf2>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8005406:	9f06      	ldr	r7, [sp, #24]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8005408:	9808      	ldr	r0, [sp, #32]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800540a:	0a39      	lsrs	r1, r7, #8
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800540c:	f3c7 1e81 	ubfx	lr, r7, #6, #2
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8005410:	ea4f 4810 	mov.w	r8, r0, lsr #16
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8005414:	f3c7 1c40 	ubfx	ip, r7, #5, #1
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8005418:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800541c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800541e:	ea41 6117 	orr.w	r1, r1, r7, lsr #24
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8005422:	f028 07ff 	bic.w	r7, r8, #255	; 0xff
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005426:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8005494 <HAL_SD_GetCardStatus+0x1a0>
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800542a:	fa5f f982 	uxtb.w	r9, r2
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800542e:	b289      	uxth	r1, r1
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005430:	f8c3 8038 	str.w	r8, [r3, #56]	; 0x38
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8005434:	fa5f f880 	uxtb.w	r8, r0
 8005438:	9b07      	ldr	r3, [sp, #28]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800543a:	ea47 0709 	orr.w	r7, r7, r9
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800543e:	f885 e000 	strb.w	lr, [r5]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8005442:	f885 c001 	strb.w	ip, [r5, #1]
 8005446:	fa93 fe83 	rev.w	lr, r3
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800544a:	8069      	strh	r1, [r5, #2]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800544c:	f3c0 5303 	ubfx	r3, r0, #20, #4
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8005450:	f3c0 2107 	ubfx	r1, r0, #8, #8
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005454:	f8c5 e004 	str.w	lr, [r5, #4]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8005458:	f3c2 2c85 	ubfx	ip, r2, #10, #6
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800545c:	f885 8008 	strb.w	r8, [r5, #8]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8005460:	f3c2 2001 	ubfx	r0, r2, #8, #2
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8005464:	7269      	strb	r1, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8005466:	72ab      	strb	r3, [r5, #10]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8005468:	f3c2 1103 	ubfx	r1, r2, #4, #4
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800546c:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8005470:	f002 020f 	and.w	r2, r2, #15
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8005474:	81af      	strh	r7, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8005476:	f885 c00e 	strb.w	ip, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800547a:	73e8      	strb	r0, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800547c:	7429      	strb	r1, [r5, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800547e:	746a      	strb	r2, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8005480:	74ab      	strb	r3, [r5, #18]
 8005482:	e756      	b.n	8005332 <HAL_SD_GetCardStatus+0x3e>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005484:	2008      	movs	r0, #8
 8005486:	e74b      	b.n	8005320 <HAL_SD_GetCardStatus+0x2c>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005488:	2002      	movs	r0, #2
 800548a:	e749      	b.n	8005320 <HAL_SD_GetCardStatus+0x2c>
    return HAL_SD_ERROR_RX_OVERRUN;
 800548c:	2020      	movs	r0, #32
 800548e:	e747      	b.n	8005320 <HAL_SD_GetCardStatus+0x2c>
 8005490:	1fe00fff 	.word	0x1fe00fff
 8005494:	18000f3a 	.word	0x18000f3a

08005498 <HAL_SD_GetCardInfo>:
{
 8005498:	4603      	mov	r3, r0
}
 800549a:	2000      	movs	r0, #0
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800549c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800549e:	600a      	str	r2, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80054a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054a2:	604a      	str	r2, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80054a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054a6:	608a      	str	r2, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80054a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80054aa:	60ca      	str	r2, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80054ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054ae:	610a      	str	r2, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80054b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80054b2:	614a      	str	r2, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80054b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80054b6:	618a      	str	r2, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80054b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ba:	61cb      	str	r3, [r1, #28]
}
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop

080054c0 <HAL_SD_ConfigWideBusOperation>:
{
 80054c0:	b570      	push	{r4, r5, r6, lr}
  if(hsd->SdCard.CardType != CARD_SECURED)
 80054c2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  hsd->State = HAL_SD_STATE_BUSY;
 80054c4:	2303      	movs	r3, #3
{
 80054c6:	b08a      	sub	sp, #40	; 0x28
 80054c8:	4604      	mov	r4, r0
  if(hsd->SdCard.CardType != CARD_SECURED)
 80054ca:	2a03      	cmp	r2, #3
  hsd->State = HAL_SD_STATE_BUSY;
 80054cc:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
{
 80054d0:	460d      	mov	r5, r1
 80054d2:	6803      	ldr	r3, [r0, #0]
  if(hsd->SdCard.CardType != CARD_SECURED)
 80054d4:	d025      	beq.n	8005522 <HAL_SD_ConfigWideBusOperation+0x62>
    if(WideMode == SDMMC_BUS_WIDE_8B)
 80054d6:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80054da:	d022      	beq.n	8005522 <HAL_SD_ConfigWideBusOperation+0x62>
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 80054dc:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 80054e0:	d064      	beq.n	80055ac <HAL_SD_ConfigWideBusOperation+0xec>
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80054e2:	2900      	cmp	r1, #0
 80054e4:	d043      	beq.n	800556e <HAL_SD_ConfigWideBusOperation+0xae>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80054e6:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80054e8:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80054ec:	6382      	str	r2, [r0, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80054ee:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80054f0:	b9f2      	cbnz	r2, 8005530 <HAL_SD_ConfigWideBusOperation+0x70>
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 80054f2:	6962      	ldr	r2, [r4, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80054f4:	6921      	ldr	r1, [r4, #16]
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 80054f6:	2a03      	cmp	r2, #3
    Init.BusWide             = WideMode;
 80054f8:	9506      	str	r5, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80054fa:	9107      	str	r1, [sp, #28]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80054fc:	e9d4 6001 	ldrd	r6, r0, [r4, #4]
 8005500:	e9cd 6004 	strd	r6, r0, [sp, #16]
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 8005504:	d92a      	bls.n	800555c <HAL_SD_ConfigWideBusOperation+0x9c>
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 8005506:	9208      	str	r2, [sp, #32]
    (void)SDMMC_Init(hsd->Instance, Init);
 8005508:	aa0a      	add	r2, sp, #40	; 0x28
 800550a:	ae04      	add	r6, sp, #16
  HAL_StatusTypeDef status = HAL_OK;
 800550c:	2500      	movs	r5, #0
    (void)SDMMC_Init(hsd->Instance, Init);
 800550e:	e912 0007 	ldmdb	r2, {r0, r1, r2}
 8005512:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8005516:	4618      	mov	r0, r3
 8005518:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800551c:	f000 ff34 	bl	8006388 <SDMMC_Init>
 8005520:	e009      	b.n	8005536 <HAL_SD_ConfigWideBusOperation+0x76>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005522:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005524:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005528:	63a2      	str	r2, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800552a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800552c:	2a00      	cmp	r2, #0
 800552e:	d0e0      	beq.n	80054f2 <HAL_SD_ConfigWideBusOperation+0x32>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005530:	4a33      	ldr	r2, [pc, #204]	; (8005600 <HAL_SD_ConfigWideBusOperation+0x140>)
    status = HAL_ERROR;
 8005532:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005534:	639a      	str	r2, [r3, #56]	; 0x38
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005536:	f44f 7100 	mov.w	r1, #512	; 0x200
 800553a:	6820      	ldr	r0, [r4, #0]
 800553c:	f000 ff6e 	bl	800641c <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005540:	b130      	cbz	r0, 8005550 <HAL_SD_ConfigWideBusOperation+0x90>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005542:	6823      	ldr	r3, [r4, #0]
    status = HAL_ERROR;
 8005544:	2501      	movs	r5, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005546:	4a2e      	ldr	r2, [pc, #184]	; (8005600 <HAL_SD_ConfigWideBusOperation+0x140>)
 8005548:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800554a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800554c:	4318      	orrs	r0, r3
 800554e:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 8005550:	2301      	movs	r3, #1
}
 8005552:	4628      	mov	r0, r5
  hsd->State = HAL_SD_STATE_READY;
 8005554:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8005558:	b00a      	add	sp, #40	; 0x28
 800555a:	bd70      	pop	{r4, r5, r6, pc}
    else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800555c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800555e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005562:	d0d0      	beq.n	8005506 <HAL_SD_ConfigWideBusOperation+0x46>
    else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8005564:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005568:	d02d      	beq.n	80055c6 <HAL_SD_ConfigWideBusOperation+0x106>
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 800556a:	2204      	movs	r2, #4
 800556c:	e7cb      	b.n	8005506 <HAL_SD_ConfigWideBusOperation+0x46>
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800556e:	4618      	mov	r0, r3
  uint32_t scr[2U] = {0UL, 0UL};
 8005570:	e9cd 1104 	strd	r1, r1, [sp, #16]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005574:	f000 ff38 	bl	80063e8 <SDMMC_GetResponse>
 8005578:	0181      	lsls	r1, r0, #6
 800557a:	d420      	bmi.n	80055be <HAL_SD_ConfigWideBusOperation+0xfe>
  errorstate = SD_FindSCR(hsd, scr);
 800557c:	a904      	add	r1, sp, #16
 800557e:	4620      	mov	r0, r4
 8005580:	f7ff fa04 	bl	800498c <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005584:	b968      	cbnz	r0, 80055a2 <HAL_SD_ConfigWideBusOperation+0xe2>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005586:	9a05      	ldr	r2, [sp, #20]
 8005588:	6823      	ldr	r3, [r4, #0]
 800558a:	03d2      	lsls	r2, r2, #15
 800558c:	d534      	bpl.n	80055f8 <HAL_SD_ConfigWideBusOperation+0x138>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800558e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005590:	4618      	mov	r0, r3
 8005592:	0409      	lsls	r1, r1, #16
 8005594:	f001 f9ae 	bl	80068f4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005598:	b918      	cbnz	r0, 80055a2 <HAL_SD_ConfigWideBusOperation+0xe2>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800559a:	4601      	mov	r1, r0
 800559c:	6820      	ldr	r0, [r4, #0]
 800559e:	f001 fa21 	bl	80069e4 <SDMMC_CmdBusWidth>
 80055a2:	6823      	ldr	r3, [r4, #0]
      hsd->ErrorCode |= errorstate;
 80055a4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80055a6:	4310      	orrs	r0, r2
 80055a8:	63a0      	str	r0, [r4, #56]	; 0x38
 80055aa:	e7be      	b.n	800552a <HAL_SD_ConfigWideBusOperation+0x6a>
  uint32_t scr[2U] = {0UL, 0UL};
 80055ac:	2200      	movs	r2, #0
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80055ae:	4618      	mov	r0, r3
 80055b0:	4611      	mov	r1, r2
  uint32_t scr[2U] = {0UL, 0UL};
 80055b2:	e9cd 2204 	strd	r2, r2, [sp, #16]
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80055b6:	f000 ff17 	bl	80063e8 <SDMMC_GetResponse>
 80055ba:	0186      	lsls	r6, r0, #6
 80055bc:	d506      	bpl.n	80055cc <HAL_SD_ConfigWideBusOperation+0x10c>
 80055be:	6823      	ldr	r3, [r4, #0]
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80055c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80055c4:	e7ee      	b.n	80055a4 <HAL_SD_ConfigWideBusOperation+0xe4>
      Init.ClockDiv = SDMMC_HSpeed_CLK_DIV;
 80055c6:	2202      	movs	r2, #2
 80055c8:	9208      	str	r2, [sp, #32]
 80055ca:	e79d      	b.n	8005508 <HAL_SD_ConfigWideBusOperation+0x48>
  errorstate = SD_FindSCR(hsd, scr);
 80055cc:	a904      	add	r1, sp, #16
 80055ce:	4620      	mov	r0, r4
 80055d0:	f7ff f9dc 	bl	800498c <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 80055d4:	2800      	cmp	r0, #0
 80055d6:	d1e4      	bne.n	80055a2 <HAL_SD_ConfigWideBusOperation+0xe2>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80055d8:	9a05      	ldr	r2, [sp, #20]
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	0350      	lsls	r0, r2, #13
 80055de:	d50b      	bpl.n	80055f8 <HAL_SD_ConfigWideBusOperation+0x138>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80055e0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80055e2:	4618      	mov	r0, r3
 80055e4:	0409      	lsls	r1, r1, #16
 80055e6:	f001 f985 	bl	80068f4 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 80055ea:	2800      	cmp	r0, #0
 80055ec:	d1d9      	bne.n	80055a2 <HAL_SD_ConfigWideBusOperation+0xe2>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80055ee:	2102      	movs	r1, #2
 80055f0:	6820      	ldr	r0, [r4, #0]
 80055f2:	f001 f9f7 	bl	80069e4 <SDMMC_CmdBusWidth>
 80055f6:	e7d4      	b.n	80055a2 <HAL_SD_ConfigWideBusOperation+0xe2>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80055f8:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80055fc:	e7d2      	b.n	80055a4 <HAL_SD_ConfigWideBusOperation+0xe4>
 80055fe:	bf00      	nop
 8005600:	1fe00fff 	.word	0x1fe00fff

08005604 <HAL_SD_Init>:
{
 8005604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005606:	b087      	sub	sp, #28
  if(hsd == NULL)
 8005608:	b1a0      	cbz	r0, 8005634 <HAL_SD_Init+0x30>
  if(hsd->State == HAL_SD_STATE_RESET)
 800560a:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 800560e:	4604      	mov	r4, r0
 8005610:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005614:	b93b      	cbnz	r3, 8005626 <HAL_SD_Init+0x22>
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 8005616:	6983      	ldr	r3, [r0, #24]
    hsd->Lock = HAL_UNLOCKED;
 8005618:	7702      	strb	r2, [r0, #28]
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 800561a:	b90b      	cbnz	r3, 8005620 <HAL_SD_Init+0x1c>
      hsd->Init.TranceiverPresent = SDMMC_TRANSCEIVER_PRESENT;
 800561c:	2302      	movs	r3, #2
 800561e:	6183      	str	r3, [r0, #24]
    HAL_SD_MspInit(hsd);
 8005620:	4620      	mov	r0, r4
 8005622:	f004 f8d7 	bl	80097d4 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8005626:	2303      	movs	r3, #3
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005628:	4620      	mov	r0, r4
  hsd->State = HAL_SD_STATE_BUSY;
 800562a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800562e:	f7ff fced 	bl	800500c <HAL_SD_InitCard>
 8005632:	b118      	cbz	r0, 800563c <HAL_SD_Init+0x38>
    return HAL_ERROR;
 8005634:	2501      	movs	r5, #1
}
 8005636:	4628      	mov	r0, r5
 8005638:	b007      	add	sp, #28
 800563a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800563c:	a901      	add	r1, sp, #4
 800563e:	4620      	mov	r0, r4
 8005640:	f7ff fe58 	bl	80052f4 <HAL_SD_GetCardStatus>
 8005644:	2800      	cmp	r0, #0
 8005646:	d1f5      	bne.n	8005634 <HAL_SD_Init+0x30>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8005648:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  speedgrade = CardStatus.UhsSpeedGrade;
 800564a:	f89d 2014 	ldrb.w	r2, [sp, #20]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800564e:	2901      	cmp	r1, #1
  unitsize = CardStatus.UhsAllocationUnitSize;
 8005650:	f89d 3015 	ldrb.w	r3, [sp, #21]
  speedgrade = CardStatus.UhsSpeedGrade;
 8005654:	b2d2      	uxtb	r2, r2
  unitsize = CardStatus.UhsAllocationUnitSize;
 8005656:	b2db      	uxtb	r3, r3
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8005658:	d029      	beq.n	80056ae <HAL_SD_Init+0xaa>
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800565a:	65e0      	str	r0, [r4, #92]	; 0x5c
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800565c:	68e1      	ldr	r1, [r4, #12]
 800565e:	4620      	mov	r0, r4
 8005660:	f7ff ff2e 	bl	80054c0 <HAL_SD_ConfigWideBusOperation>
 8005664:	4605      	mov	r5, r0
 8005666:	2800      	cmp	r0, #0
 8005668:	d1e4      	bne.n	8005634 <HAL_SD_Init+0x30>
  tickstart = HAL_GetTick();
 800566a:	f7fa fe99 	bl	80003a0 <HAL_GetTick>
 800566e:	4607      	mov	r7, r0
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8005670:	e007      	b.n	8005682 <HAL_SD_Init+0x7e>
    hsd->ErrorCode |= errorstate;
 8005672:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005674:	431e      	orrs	r6, r3
 8005676:	63a6      	str	r6, [r4, #56]	; 0x38
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 8005678:	f7fa fe92 	bl	80003a0 <HAL_GetTick>
 800567c:	1bc0      	subs	r0, r0, r7
 800567e:	3001      	adds	r0, #1
 8005680:	d01d      	beq.n	80056be <HAL_SD_Init+0xba>
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005682:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8005684:	6820      	ldr	r0, [r4, #0]
 8005686:	0409      	lsls	r1, r1, #16
 8005688:	f001 fb02 	bl	8006c90 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 800568c:	4606      	mov	r6, r0
 800568e:	2800      	cmp	r0, #0
 8005690:	d1ef      	bne.n	8005672 <HAL_SD_Init+0x6e>
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005692:	4601      	mov	r1, r0
 8005694:	6820      	ldr	r0, [r4, #0]
 8005696:	f000 fea7 	bl	80063e8 <SDMMC_GetResponse>
  cardstate = ((resp1 >> 9U) & 0x0FU);
 800569a:	f3c0 2043 	ubfx	r0, r0, #9, #4
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800569e:	2804      	cmp	r0, #4
 80056a0:	d1ea      	bne.n	8005678 <HAL_SD_Init+0x74>
  hsd->State = HAL_SD_STATE_READY;
 80056a2:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80056a4:	63a6      	str	r6, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 80056a6:	6326      	str	r6, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 80056a8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 80056ac:	e7c3      	b.n	8005636 <HAL_SD_Init+0x32>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80056ae:	4313      	orrs	r3, r2
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80056b0:	bf14      	ite	ne
 80056b2:	f44f 7300 	movne.w	r3, #512	; 0x200
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80056b6:	f44f 7380 	moveq.w	r3, #256	; 0x100
 80056ba:	65e3      	str	r3, [r4, #92]	; 0x5c
 80056bc:	e7ce      	b.n	800565c <HAL_SD_Init+0x58>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80056be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
      hsd->State= HAL_SD_STATE_READY;
 80056c2:	2301      	movs	r3, #1
      return HAL_TIMEOUT;
 80056c4:	2503      	movs	r5, #3
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80056c6:	63a2      	str	r2, [r4, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 80056c8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_TIMEOUT;
 80056cc:	e7b3      	b.n	8005636 <HAL_SD_Init+0x32>
 80056ce:	bf00      	nop

080056d0 <HAL_SD_GetCardState>:
{
 80056d0:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80056d2:	6c81      	ldr	r1, [r0, #72]	; 0x48
{
 80056d4:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80056d6:	6800      	ldr	r0, [r0, #0]
 80056d8:	0409      	lsls	r1, r1, #16
 80056da:	f001 fad9 	bl	8006c90 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 80056de:	4601      	mov	r1, r0
 80056e0:	b120      	cbz	r0, 80056ec <HAL_SD_GetCardState+0x1c>
    hsd->ErrorCode |= errorstate;
 80056e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80056e4:	2000      	movs	r0, #0
 80056e6:	4319      	orrs	r1, r3
 80056e8:	63a1      	str	r1, [r4, #56]	; 0x38
}
 80056ea:	bd10      	pop	{r4, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80056ec:	6820      	ldr	r0, [r4, #0]
 80056ee:	f000 fe7b 	bl	80063e8 <SDMMC_GetResponse>
 80056f2:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 80056f6:	bd10      	pop	{r4, pc}

080056f8 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80056f8:	b310      	cbz	r0, 8005740 <HAL_SDRAM_Init+0x48>
{
 80056fa:	b538      	push	{r3, r4, r5, lr}
  {
    return HAL_ERROR;
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80056fc:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8005700:	4604      	mov	r4, r0
 8005702:	460d      	mov	r5, r1
 8005704:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005708:	b1ab      	cbz	r3, 8005736 <HAL_SDRAM_Init+0x3e>
    HAL_SDRAM_MspInit(hsdram);
#endif
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800570a:	2302      	movs	r3, #2

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800570c:	1d21      	adds	r1, r4, #4
 800570e:	6820      	ldr	r0, [r4, #0]
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005710:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8005714:	f000 fd36 	bl	8006184 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8005718:	4629      	mov	r1, r5
 800571a:	e9d4 0200 	ldrd	r0, r2, [r4]
 800571e:	f000 fd69 	bl	80061f4 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8005722:	4a08      	ldr	r2, [pc, #32]	; (8005744 <HAL_SDRAM_Init+0x4c>)
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005724:	2101      	movs	r1, #1

  return HAL_OK;
 8005726:	2000      	movs	r0, #0
  __FMC_ENABLE();
 8005728:	6813      	ldr	r3, [r2, #0]
 800572a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800572e:	6013      	str	r3, [r2, #0]
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005730:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
}
 8005734:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8005736:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 800573a:	f003 fb19 	bl	8008d70 <HAL_SDRAM_MspInit>
 800573e:	e7e4      	b.n	800570a <HAL_SDRAM_Init+0x12>
    return HAL_ERROR;
 8005740:	2001      	movs	r0, #1
}
 8005742:	4770      	bx	lr
 8005744:	52004000 	.word	0x52004000

08005748 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8005748:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800574c:	b2db      	uxtb	r3, r3
  
  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800574e:	2b02      	cmp	r3, #2
 8005750:	d015      	beq.n	800577e <HAL_SDRAM_SendCommand+0x36>
{
 8005752:	b570      	push	{r4, r5, r6, lr}
  {
    return HAL_BUSY;
  }
  else if((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8005754:	f003 04fb 	and.w	r4, r3, #251	; 0xfb
 8005758:	2c01      	cmp	r4, #1
 800575a:	d001      	beq.n	8005760 <HAL_SDRAM_SendCommand+0x18>
      hsdram->State = HAL_SDRAM_STATE_READY;
    }
  }
  else
  {
    return HAL_ERROR;
 800575c:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 800575e:	bd70      	pop	{r4, r5, r6, pc}
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005760:	2302      	movs	r3, #2
 8005762:	4605      	mov	r5, r0
 8005764:	460e      	mov	r6, r1
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8005766:	6800      	ldr	r0, [r0, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005768:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800576c:	f000 fd88 	bl	8006280 <FMC_SDRAM_SendCommand>
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005770:	6833      	ldr	r3, [r6, #0]
 8005772:	2b02      	cmp	r3, #2
 8005774:	d005      	beq.n	8005782 <HAL_SDRAM_SendCommand+0x3a>
      hsdram->State = HAL_SDRAM_STATE_READY;
 8005776:	f885 402c 	strb.w	r4, [r5, #44]	; 0x2c
  return HAL_OK;
 800577a:	2000      	movs	r0, #0
}
 800577c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800577e:	4618      	mov	r0, r3
}
 8005780:	4770      	bx	lr
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8005782:	2305      	movs	r3, #5
  return HAL_OK;
 8005784:	2000      	movs	r0, #0
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8005786:	f885 302c 	strb.w	r3, [r5, #44]	; 0x2c
}
 800578a:	bd70      	pop	{r4, r5, r6, pc}

0800578c <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800578c:	b538      	push	{r3, r4, r5, lr}
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800578e:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8005792:	b2db      	uxtb	r3, r3
 8005794:	2b02      	cmp	r3, #2
 8005796:	d006      	beq.n	80057a6 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8005798:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 800579c:	b2ed      	uxtb	r5, r5
 800579e:	2d01      	cmp	r5, #1
 80057a0:	d003      	beq.n	80057aa <HAL_SDRAM_ProgramRefreshRate+0x1e>
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
  }
  else
  {
    return HAL_ERROR;
 80057a2:	2001      	movs	r0, #1
  }

  return HAL_OK;
}
 80057a4:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 80057a6:	4618      	mov	r0, r3
}
 80057a8:	bd38      	pop	{r3, r4, r5, pc}
 80057aa:	4604      	mov	r4, r0
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80057ac:	2302      	movs	r3, #2
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80057ae:	6800      	ldr	r0, [r0, #0]
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80057b0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80057b4:	f000 fd76 	bl	80062a4 <FMC_SDRAM_ProgramRefreshRate>
    hsdram->State = HAL_SDRAM_STATE_READY;
 80057b8:	f884 502c 	strb.w	r5, [r4, #44]	; 0x2c
  return HAL_OK;
 80057bc:	2000      	movs	r0, #0
}
 80057be:	bd38      	pop	{r3, r4, r5, pc}

080057c0 <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 80057c0:	6801      	ldr	r1, [r0, #0]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 80057c2:	4a30      	ldr	r2, [pc, #192]	; (8005884 <SPI_CloseTransfer+0xc4>)
{
 80057c4:	b410      	push	{r4}
  uint32_t itflag = hspi->Instance->SR;
 80057c6:	694b      	ldr	r3, [r1, #20]
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80057c8:	698c      	ldr	r4, [r1, #24]
 80057ca:	f044 0408 	orr.w	r4, r4, #8
 80057ce:	618c      	str	r4, [r1, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80057d0:	6804      	ldr	r4, [r0, #0]
 80057d2:	69a1      	ldr	r1, [r4, #24]
 80057d4:	f041 0110 	orr.w	r1, r1, #16
 80057d8:	61a1      	str	r1, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 80057da:	6804      	ldr	r4, [r0, #0]
 80057dc:	6821      	ldr	r1, [r4, #0]
 80057de:	f021 0101 	bic.w	r1, r1, #1
 80057e2:	6021      	str	r1, [r4, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 80057e4:	6801      	ldr	r1, [r0, #0]
 80057e6:	690c      	ldr	r4, [r1, #16]
 80057e8:	4022      	ands	r2, r4
 80057ea:	610a      	str	r2, [r1, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80057ec:	6801      	ldr	r1, [r0, #0]
 80057ee:	688a      	ldr	r2, [r1, #8]
 80057f0:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80057f4:	608a      	str	r2, [r1, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80057f6:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 80057fa:	2a04      	cmp	r2, #4
 80057fc:	d001      	beq.n	8005802 <SPI_CloseTransfer+0x42>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80057fe:	069c      	lsls	r4, r3, #26
 8005800:	d433      	bmi.n	800586a <SPI_CloseTransfer+0xaa>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005802:	f890 2081 	ldrb.w	r2, [r0, #129]	; 0x81
 8005806:	2a03      	cmp	r2, #3
 8005808:	d001      	beq.n	800580e <SPI_CloseTransfer+0x4e>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800580a:	0659      	lsls	r1, r3, #25
 800580c:	d421      	bmi.n	8005852 <SPI_CloseTransfer+0x92>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800580e:	059a      	lsls	r2, r3, #22
 8005810:	d50a      	bpl.n	8005828 <SPI_CloseTransfer+0x68>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005812:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005816:	6801      	ldr	r1, [r0, #0]
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005818:	f042 0201 	orr.w	r2, r2, #1
 800581c:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005820:	698a      	ldr	r2, [r1, #24]
 8005822:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005826:	618a      	str	r2, [r1, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005828:	05db      	lsls	r3, r3, #23
 800582a:	d50a      	bpl.n	8005842 <SPI_CloseTransfer+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800582c:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005830:	6802      	ldr	r2, [r0, #0]
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005832:	f043 0308 	orr.w	r3, r3, #8
 8005836:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800583a:	6993      	ldr	r3, [r2, #24]
 800583c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005840:	6193      	str	r3, [r2, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005842:	2300      	movs	r3, #0
  hspi->RxXferCount = (uint16_t)0UL;
}
 8005844:	f85d 4b04 	ldr.w	r4, [sp], #4
  hspi->TxXferCount = (uint16_t)0UL;
 8005848:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800584c:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
}
 8005850:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005852:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005856:	6801      	ldr	r1, [r0, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005858:	f042 0204 	orr.w	r2, r2, #4
 800585c:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005860:	698a      	ldr	r2, [r1, #24]
 8005862:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005866:	618a      	str	r2, [r1, #24]
 8005868:	e7d1      	b.n	800580e <SPI_CloseTransfer+0x4e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800586a:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800586e:	6801      	ldr	r1, [r0, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005870:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005874:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005878:	698a      	ldr	r2, [r1, #24]
 800587a:	f042 0220 	orr.w	r2, r2, #32
 800587e:	618a      	str	r2, [r1, #24]
 8005880:	e7bf      	b.n	8005802 <SPI_CloseTransfer+0x42>
 8005882:	bf00      	nop
 8005884:	fffffc90 	.word	0xfffffc90

08005888 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005888:	2800      	cmp	r0, #0
 800588a:	f000 809b 	beq.w	80059c4 <HAL_SPI_Init+0x13c>
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800588e:	4955      	ldr	r1, [pc, #340]	; (80059e4 <HAL_SPI_Init+0x15c>)
{
 8005890:	b538      	push	{r3, r4, r5, lr}
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005892:	6802      	ldr	r2, [r0, #0]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005894:	2300      	movs	r3, #0
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005896:	428a      	cmp	r2, r1
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005898:	6283      	str	r3, [r0, #40]	; 0x28
 800589a:	68c3      	ldr	r3, [r0, #12]
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800589c:	d013      	beq.n	80058c6 <HAL_SPI_Init+0x3e>
 800589e:	f5a1 4178 	sub.w	r1, r1, #63488	; 0xf800
 80058a2:	428a      	cmp	r2, r1
 80058a4:	d00f      	beq.n	80058c6 <HAL_SPI_Init+0x3e>
 80058a6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80058aa:	428a      	cmp	r2, r1
 80058ac:	d075      	beq.n	800599a <HAL_SPI_Init+0x112>
 80058ae:	2b0f      	cmp	r3, #15
 80058b0:	d807      	bhi.n	80058c2 <HAL_SPI_Init+0x3a>
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80058b2:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80058b4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 80058b6:	08db      	lsrs	r3, r3, #3
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80058b8:	0949      	lsrs	r1, r1, #5

  return data_size * fifo_threashold;
 80058ba:	fb01 3303 	mla	r3, r1, r3, r3
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80058be:	2b08      	cmp	r3, #8
 80058c0:	d907      	bls.n	80058d2 <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 80058c2:	2001      	movs	r0, #1
}
 80058c4:	bd38      	pop	{r3, r4, r5, pc}
  data_size = (data_size + 7UL) / 8UL;
 80058c6:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80058c8:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 80058ca:	08db      	lsrs	r3, r3, #3
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80058cc:	0949      	lsrs	r1, r1, #5
  return data_size * fifo_threashold;
 80058ce:	fb01 3303 	mla	r3, r1, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80058d2:	4c44      	ldr	r4, [pc, #272]	; (80059e4 <HAL_SPI_Init+0x15c>)
 80058d4:	4944      	ldr	r1, [pc, #272]	; (80059e8 <HAL_SPI_Init+0x160>)
 80058d6:	428a      	cmp	r2, r1
 80058d8:	bf18      	it	ne
 80058da:	42a2      	cmpne	r2, r4
 80058dc:	d063      	beq.n	80059a6 <HAL_SPI_Init+0x11e>
 80058de:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80058e2:	428a      	cmp	r2, r1
 80058e4:	d05f      	beq.n	80059a6 <HAL_SPI_Init+0x11e>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80058e6:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 80058ea:	4604      	mov	r4, r0
 80058ec:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d061      	beq.n	80059b8 <HAL_SPI_Init+0x130>
  hspi->State = HAL_SPI_STATE_BUSY;
 80058f4:	2302      	movs	r3, #2
 80058f6:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  __HAL_SPI_DISABLE(hspi);
 80058fa:	6813      	ldr	r3, [r2, #0]
 80058fc:	f023 0301 	bic.w	r3, r3, #1
 8005900:	6013      	str	r3, [r2, #0]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8005902:	69a3      	ldr	r3, [r4, #24]
 8005904:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005908:	d05e      	beq.n	80059c8 <HAL_SPI_Init+0x140>
 800590a:	6822      	ldr	r2, [r4, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800590c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800590e:	69e3      	ldr	r3, [r4, #28]
 8005910:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005912:	430b      	orrs	r3, r1
 8005914:	68e1      	ldr	r1, [r4, #12]
 8005916:	4303      	orrs	r3, r0
 8005918:	430b      	orrs	r3, r1
 800591a:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800591c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800591e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005920:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005922:	4313      	orrs	r3, r2
 8005924:	69a1      	ldr	r1, [r4, #24]
 8005926:	6922      	ldr	r2, [r4, #16]
 8005928:	4303      	orrs	r3, r0
 800592a:	6965      	ldr	r5, [r4, #20]
 800592c:	6a20      	ldr	r0, [r4, #32]
 800592e:	430b      	orrs	r3, r1
 8005930:	6861      	ldr	r1, [r4, #4]
 8005932:	4313      	orrs	r3, r2
 8005934:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8005936:	432b      	orrs	r3, r5
 8005938:	68a5      	ldr	r5, [r4, #8]
 800593a:	4303      	orrs	r3, r0
 800593c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800593e:	430b      	orrs	r3, r1
 8005940:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005942:	4313      	orrs	r3, r2
 8005944:	6822      	ldr	r2, [r4, #0]
 8005946:	432b      	orrs	r3, r5
 8005948:	4303      	orrs	r3, r0
 800594a:	430b      	orrs	r3, r1
 800594c:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800594e:	6863      	ldr	r3, [r4, #4]
 8005950:	b96b      	cbnz	r3, 800596e <HAL_SPI_Init+0xe6>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005952:	6822      	ldr	r2, [r4, #0]
 8005954:	6893      	ldr	r3, [r2, #8]
 8005956:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800595a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800595e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005960:	6822      	ldr	r2, [r4, #0]
 8005962:	6893      	ldr	r3, [r2, #8]
 8005964:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005968:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800596c:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800596e:	6822      	ldr	r2, [r4, #0]
 8005970:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8005972:	f023 0301 	bic.w	r3, r3, #1
 8005976:	6513      	str	r3, [r2, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005978:	6863      	ldr	r3, [r4, #4]
 800597a:	025b      	lsls	r3, r3, #9
 800597c:	d506      	bpl.n	800598c <HAL_SPI_Init+0x104>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800597e:	6822      	ldr	r2, [r4, #0]
 8005980:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8005982:	68d3      	ldr	r3, [r2, #12]
 8005984:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005988:	430b      	orrs	r3, r1
 800598a:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800598c:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800598e:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005990:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005994:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 8005998:	bd38      	pop	{r3, r4, r5, pc}
  data_size = (data_size + 7UL) / 8UL;
 800599a:	3308      	adds	r3, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800599c:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 800599e:	08db      	lsrs	r3, r3, #3
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80059a0:	0949      	lsrs	r1, r1, #5
  return data_size * fifo_threashold;
 80059a2:	fb01 3303 	mla	r3, r1, r3, r3
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80059a6:	2b10      	cmp	r3, #16
 80059a8:	d88b      	bhi.n	80058c2 <HAL_SPI_Init+0x3a>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80059aa:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 80059ae:	4604      	mov	r4, r0
 80059b0:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d19d      	bne.n	80058f4 <HAL_SPI_Init+0x6c>
    hspi->Lock = HAL_UNLOCKED;
 80059b8:	f880 1080 	strb.w	r1, [r0, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 80059bc:	f003 ffb6 	bl	800992c <HAL_SPI_MspInit>
 80059c0:	6822      	ldr	r2, [r4, #0]
 80059c2:	e797      	b.n	80058f4 <HAL_SPI_Init+0x6c>
    return HAL_ERROR;
 80059c4:	2001      	movs	r0, #1
}
 80059c6:	4770      	bx	lr
 80059c8:	e9d4 2300 	ldrd	r2, r3, [r4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 80059cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059d0:	d19c      	bne.n	800590c <HAL_SPI_Init+0x84>
 80059d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d199      	bne.n	800590c <HAL_SPI_Init+0x84>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80059d8:	6813      	ldr	r3, [r2, #0]
 80059da:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80059de:	6013      	str	r3, [r2, #0]
 80059e0:	e793      	b.n	800590a <HAL_SPI_Init+0x82>
 80059e2:	bf00      	nop
 80059e4:	40013000 	.word	0x40013000
 80059e8:	40003800 	.word	0x40003800

080059ec <HAL_SPI_TransmitReceive_DMA>:
{
 80059ec:	b570      	push	{r4, r5, r6, lr}
 80059ee:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 80059f0:	f890 0080 	ldrb.w	r0, [r0, #128]	; 0x80
 80059f4:	2801      	cmp	r0, #1
 80059f6:	d068      	beq.n	8005aca <HAL_SPI_TransmitReceive_DMA+0xde>
  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 80059f8:	6865      	ldr	r5, [r4, #4]
  __HAL_LOCK(hspi);
 80059fa:	2601      	movs	r6, #1
  tmp_state   = hspi->State;
 80059fc:	f894 0081 	ldrb.w	r0, [r4, #129]	; 0x81
  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 8005a00:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
  __HAL_LOCK(hspi);
 8005a04:	f884 6080 	strb.w	r6, [r4, #128]	; 0x80
  tmp_state   = hspi->State;
 8005a08:	b2c0      	uxtb	r0, r0
  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 8005a0a:	d010      	beq.n	8005a2e <HAL_SPI_TransmitReceive_DMA+0x42>
 8005a0c:	2801      	cmp	r0, #1
 8005a0e:	d109      	bne.n	8005a24 <HAL_SPI_TransmitReceive_DMA+0x38>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	bf18      	it	ne
 8005a14:	2a00      	cmpne	r2, #0
 8005a16:	d000      	beq.n	8005a1a <HAL_SPI_TransmitReceive_DMA+0x2e>
 8005a18:	b979      	cbnz	r1, 8005a3a <HAL_SPI_TransmitReceive_DMA+0x4e>
    __HAL_UNLOCK(hspi);
 8005a1a:	2300      	movs	r3, #0
    return errorcode;
 8005a1c:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8005a1e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 8005a22:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hspi);
 8005a24:	2300      	movs	r3, #0
    return errorcode;
 8005a26:	2002      	movs	r0, #2
    __HAL_UNLOCK(hspi);
 8005a28:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 8005a2c:	bd70      	pop	{r4, r5, r6, pc}
  if (!(((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)) || (tmp_state == HAL_SPI_STATE_READY)))
 8005a2e:	68a5      	ldr	r5, [r4, #8]
 8005a30:	2d00      	cmp	r5, #0
 8005a32:	d1eb      	bne.n	8005a0c <HAL_SPI_TransmitReceive_DMA+0x20>
 8005a34:	2804      	cmp	r0, #4
 8005a36:	d1e9      	bne.n	8005a0c <HAL_SPI_TransmitReceive_DMA+0x20>
 8005a38:	e7ea      	b.n	8005a10 <HAL_SPI_TransmitReceive_DMA+0x24>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a3a:	f894 0081 	ldrb.w	r0, [r4, #129]	; 0x81
 8005a3e:	2804      	cmp	r0, #4
 8005a40:	d002      	beq.n	8005a48 <HAL_SPI_TransmitReceive_DMA+0x5c>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a42:	2005      	movs	r0, #5
 8005a44:	f884 0081 	strb.w	r0, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a48:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005a4a:	6825      	ldr	r5, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a4c:	65e1      	str	r1, [r4, #92]	; 0x5c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a4e:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->TxXferSize  = Size;
 8005a52:	f8a4 3060 	strh.w	r3, [r4, #96]	; 0x60
  hspi->TxXferCount = Size;
 8005a56:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a5a:	6662      	str	r2, [r4, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8005a5c:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  hspi->RxXferCount = Size;
 8005a60:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8005a64:	e9c4 001c 	strd	r0, r0, [r4, #112]	; 0x70
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005a68:	68aa      	ldr	r2, [r5, #8]
 8005a6a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005a6e:	60aa      	str	r2, [r5, #8]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8005a70:	68e1      	ldr	r1, [r4, #12]
 8005a72:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8005a74:	290f      	cmp	r1, #15
 8005a76:	d92a      	bls.n	8005ace <HAL_SPI_TransmitReceive_DMA+0xe2>
 8005a78:	6991      	ldr	r1, [r2, #24]
 8005a7a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8005a7e:	d1cc      	bne.n	8005a1a <HAL_SPI_TransmitReceive_DMA+0x2e>
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005a80:	f894 1081 	ldrb.w	r1, [r4, #129]	; 0x81
 8005a84:	2904      	cmp	r1, #4
 8005a86:	d04e      	beq.n	8005b26 <HAL_SPI_TransmitReceive_DMA+0x13a>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005a88:	4858      	ldr	r0, [pc, #352]	; (8005bec <HAL_SPI_TransmitReceive_DMA+0x200>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005a8a:	4959      	ldr	r1, [pc, #356]	; (8005bf0 <HAL_SPI_TransmitReceive_DMA+0x204>)
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005a8c:	6410      	str	r0, [r2, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005a8e:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8005a90:	63d1      	str	r1, [r2, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005a92:	4958      	ldr	r1, [pc, #352]	; (8005bf4 <HAL_SPI_TransmitReceive_DMA+0x208>)
 8005a94:	461d      	mov	r5, r3
 8005a96:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
  hspi->hdmarx->XferAbortCallback = NULL;
 8005a98:	2200      	movs	r2, #0
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005a9a:	64d9      	str	r1, [r3, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 8005a9c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005a9e:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8005aa0:	6821      	ldr	r1, [r4, #0]
 8005aa2:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8005aa6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005aa8:	3130      	adds	r1, #48	; 0x30
 8005aaa:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8005aac:	f7fb f8ae 	bl	8000c0c <HAL_DMA_Start_IT>
 8005ab0:	2800      	cmp	r0, #0
 8005ab2:	d05c      	beq.n	8005b6e <HAL_SPI_TransmitReceive_DMA+0x182>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ab4:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8005ab8:	2201      	movs	r2, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005aba:	f043 0310 	orr.w	r3, r3, #16
    return errorcode;
 8005abe:	4610      	mov	r0, r2
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ac0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8005ac4:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
}
 8005ac8:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hspi);
 8005aca:	2002      	movs	r0, #2
}
 8005acc:	bd70      	pop	{r4, r5, r6, pc}
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8005ace:	2907      	cmp	r1, #7
 8005ad0:	d82f      	bhi.n	8005b32 <HAL_SPI_TransmitReceive_DMA+0x146>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005ad2:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8005ad4:	6981      	ldr	r1, [r0, #24]
 8005ad6:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8005ada:	d106      	bne.n	8005aea <HAL_SPI_TransmitReceive_DMA+0xfe>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8005adc:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 8005ae0:	3101      	adds	r1, #1
 8005ae2:	0849      	lsrs	r1, r1, #1
 8005ae4:	f8a4 1062 	strh.w	r1, [r4, #98]	; 0x62
 8005ae8:	6981      	ldr	r1, [r0, #24]
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005aea:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8005aee:	d105      	bne.n	8005afc <HAL_SPI_TransmitReceive_DMA+0x110>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8005af0:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 8005af4:	3103      	adds	r1, #3
 8005af6:	0889      	lsrs	r1, r1, #2
 8005af8:	f8a4 1062 	strh.w	r1, [r4, #98]	; 0x62
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005afc:	6991      	ldr	r1, [r2, #24]
 8005afe:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8005b02:	d106      	bne.n	8005b12 <HAL_SPI_TransmitReceive_DMA+0x126>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8005b04:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 8005b08:	3101      	adds	r1, #1
 8005b0a:	0849      	lsrs	r1, r1, #1
 8005b0c:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 8005b10:	6991      	ldr	r1, [r2, #24]
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005b12:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8005b16:	d1b3      	bne.n	8005a80 <HAL_SPI_TransmitReceive_DMA+0x94>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 8005b18:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 8005b1c:	3103      	adds	r1, #3
 8005b1e:	0889      	lsrs	r1, r1, #2
 8005b20:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 8005b24:	e7ac      	b.n	8005a80 <HAL_SPI_TransmitReceive_DMA+0x94>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005b26:	4834      	ldr	r0, [pc, #208]	; (8005bf8 <HAL_SPI_TransmitReceive_DMA+0x20c>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005b28:	4934      	ldr	r1, [pc, #208]	; (8005bfc <HAL_SPI_TransmitReceive_DMA+0x210>)
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005b2a:	6410      	str	r0, [r2, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005b2c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8005b2e:	63d1      	str	r1, [r2, #60]	; 0x3c
 8005b30:	e7af      	b.n	8005a92 <HAL_SPI_TransmitReceive_DMA+0xa6>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8005b32:	6991      	ldr	r1, [r2, #24]
 8005b34:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8005b38:	d003      	beq.n	8005b42 <HAL_SPI_TransmitReceive_DMA+0x156>
 8005b3a:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8005b3e:	f47f af6c 	bne.w	8005a1a <HAL_SPI_TransmitReceive_DMA+0x2e>
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005b42:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8005b44:	6980      	ldr	r0, [r0, #24]
 8005b46:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 8005b4a:	d106      	bne.n	8005b5a <HAL_SPI_TransmitReceive_DMA+0x16e>
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8005b4c:	f8b4 1062 	ldrh.w	r1, [r4, #98]	; 0x62
 8005b50:	3101      	adds	r1, #1
 8005b52:	0849      	lsrs	r1, r1, #1
 8005b54:	f8a4 1062 	strh.w	r1, [r4, #98]	; 0x62
 8005b58:	6991      	ldr	r1, [r2, #24]
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005b5a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8005b5e:	d18f      	bne.n	8005a80 <HAL_SPI_TransmitReceive_DMA+0x94>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8005b60:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 8005b64:	3101      	adds	r1, #1
 8005b66:	0849      	lsrs	r1, r1, #1
 8005b68:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 8005b6c:	e788      	b.n	8005a80 <HAL_SPI_TransmitReceive_DMA+0x94>
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8005b6e:	6822      	ldr	r2, [r4, #0]
 8005b70:	6893      	ldr	r3, [r2, #8]
 8005b72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b76:	6093      	str	r3, [r2, #8]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005b78:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005b7a:	6418      	str	r0, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005b7c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005b7e:	63d8      	str	r0, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005b80:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005b82:	64d8      	str	r0, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005b84:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005b86:	6518      	str	r0, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount))
 8005b88:	6822      	ldr	r2, [r4, #0]
 8005b8a:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 8005b8e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005b90:	3220      	adds	r2, #32
 8005b92:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8005b94:	f7fb f83a 	bl	8000c0c <HAL_DMA_Start_IT>
 8005b98:	2800      	cmp	r0, #0
 8005b9a:	d18b      	bne.n	8005ab4 <HAL_SPI_TransmitReceive_DMA+0xc8>
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8005b9c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005b9e:	6822      	ldr	r2, [r4, #0]
 8005ba0:	69db      	ldr	r3, [r3, #28]
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8005ba2:	6851      	ldr	r1, [r2, #4]
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8005ba4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8005ba8:	4b15      	ldr	r3, [pc, #84]	; (8005c00 <HAL_SPI_TransmitReceive_DMA+0x214>)
 8005baa:	ea03 0301 	and.w	r3, r3, r1
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005bae:	bf18      	it	ne
 8005bb0:	432b      	orrne	r3, r5
 8005bb2:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8005bb4:	6822      	ldr	r2, [r4, #0]
 8005bb6:	6893      	ldr	r3, [r2, #8]
 8005bb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bbc:	6093      	str	r3, [r2, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8005bbe:	6822      	ldr	r2, [r4, #0]
 8005bc0:	6913      	ldr	r3, [r2, #16]
 8005bc2:	f443 7358 	orr.w	r3, r3, #864	; 0x360
 8005bc6:	6113      	str	r3, [r2, #16]
  __HAL_SPI_ENABLE(hspi);
 8005bc8:	6822      	ldr	r2, [r4, #0]
 8005bca:	6813      	ldr	r3, [r2, #0]
 8005bcc:	f043 0301 	orr.w	r3, r3, #1
 8005bd0:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bd2:	6863      	ldr	r3, [r4, #4]
 8005bd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005bd8:	d104      	bne.n	8005be4 <HAL_SPI_TransmitReceive_DMA+0x1f8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005bda:	6822      	ldr	r2, [r4, #0]
 8005bdc:	6813      	ldr	r3, [r2, #0]
 8005bde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005be2:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hspi);
 8005be4:	2300      	movs	r3, #0
 8005be6:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 8005bea:	bd70      	pop	{r4, r5, r6, pc}
 8005bec:	08005e29 	.word	0x08005e29
 8005bf0:	08005df1 	.word	0x08005df1
 8005bf4:	08005e39 	.word	0x08005e39
 8005bf8:	08005e19 	.word	0x08005e19
 8005bfc:	08005dc5 	.word	0x08005dc5
 8005c00:	ffff0000 	.word	0xffff0000

08005c04 <HAL_SPI_Receive_DMA>:
{
 8005c04:	b570      	push	{r4, r5, r6, lr}
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005c06:	6885      	ldr	r5, [r0, #8]
{
 8005c08:	4604      	mov	r4, r0
 8005c0a:	460e      	mov	r6, r1
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005c0c:	b925      	cbnz	r5, 8005c18 <HAL_SPI_Receive_DMA+0x14>
 8005c0e:	6843      	ldr	r3, [r0, #4]
 8005c10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c14:	f000 808d 	beq.w	8005d32 <HAL_SPI_Receive_DMA+0x12e>
  __HAL_LOCK(hspi);
 8005c18:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	f000 8097 	beq.w	8005d50 <HAL_SPI_Receive_DMA+0x14c>
 8005c22:	2101      	movs	r1, #1
  if (hspi->State != HAL_SPI_STATE_READY)
 8005c24:	f894 3081 	ldrb.w	r3, [r4, #129]	; 0x81
 8005c28:	428b      	cmp	r3, r1
  __HAL_LOCK(hspi);
 8005c2a:	f884 1080 	strb.w	r1, [r4, #128]	; 0x80
  if (hspi->State != HAL_SPI_STATE_READY)
 8005c2e:	d168      	bne.n	8005d02 <HAL_SPI_Receive_DMA+0xfe>
  if ((pData == NULL) || (Size == 0UL))
 8005c30:	2e00      	cmp	r6, #0
 8005c32:	d073      	beq.n	8005d1c <HAL_SPI_Receive_DMA+0x118>
 8005c34:	fab2 f182 	clz	r1, r2
 8005c38:	0949      	lsrs	r1, r1, #5
 8005c3a:	2900      	cmp	r1, #0
 8005c3c:	d16e      	bne.n	8005d1c <HAL_SPI_Receive_DMA+0x118>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c3e:	2304      	movs	r3, #4
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c40:	f5b5 2fc0 	cmp.w	r5, #393216	; 0x60000
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005c44:	6666      	str	r6, [r4, #100]	; 0x64
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005c46:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  hspi->RxXferSize  = Size;
 8005c4a:	f8a4 2068 	strh.w	r2, [r4, #104]	; 0x68
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c4e:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
  hspi->TxXferSize  = (uint16_t) 0UL;
 8005c52:	f8a4 1060 	strh.w	r1, [r4, #96]	; 0x60
  hspi->RxXferCount = Size;
 8005c56:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8005c5a:	f8a4 1062 	strh.w	r1, [r4, #98]	; 0x62
  hspi->TxISR       = NULL;
 8005c5e:	e9c4 111c 	strd	r1, r1, [r4, #112]	; 0x70
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c62:	d06f      	beq.n	8005d44 <HAL_SPI_Receive_DMA+0x140>
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8005c64:	68e3      	ldr	r3, [r4, #12]
 8005c66:	2b0f      	cmp	r3, #15
 8005c68:	d85d      	bhi.n	8005d26 <HAL_SPI_Receive_DMA+0x122>
 8005c6a:	2b07      	cmp	r3, #7
 8005c6c:	d84e      	bhi.n	8005d0c <HAL_SPI_Receive_DMA+0x108>
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8005c6e:	6821      	ldr	r1, [r4, #0]
 8005c70:	688b      	ldr	r3, [r1, #8]
 8005c72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c76:	608b      	str	r3, [r1, #8]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005c78:	68e1      	ldr	r1, [r4, #12]
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c7a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005c7c:	2907      	cmp	r1, #7
 8005c7e:	d869      	bhi.n	8005d54 <HAL_SPI_Receive_DMA+0x150>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c80:	6999      	ldr	r1, [r3, #24]
 8005c82:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8005c86:	f000 808a 	beq.w	8005d9e <HAL_SPI_Receive_DMA+0x19a>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005c8a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8005c8e:	d07f      	beq.n	8005d90 <HAL_SPI_Receive_DMA+0x18c>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005c90:	4947      	ldr	r1, [pc, #284]	; (8005db0 <HAL_SPI_Receive_DMA+0x1ac>)
 8005c92:	4615      	mov	r5, r2
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005c94:	4847      	ldr	r0, [pc, #284]	; (8005db4 <HAL_SPI_Receive_DMA+0x1b0>)
  hspi->hdmarx->XferAbortCallback = NULL;
 8005c96:	2200      	movs	r2, #0
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005c98:	6419      	str	r1, [r3, #64]	; 0x40
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005c9a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005c9c:	4946      	ldr	r1, [pc, #280]	; (8005db8 <HAL_SPI_Receive_DMA+0x1b4>)
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005c9e:	63d8      	str	r0, [r3, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005ca0:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005ca2:	64d9      	str	r1, [r3, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 8005ca4:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005ca6:	651a      	str	r2, [r3, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8005ca8:	6821      	ldr	r1, [r4, #0]
 8005caa:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8005cae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005cb0:	3130      	adds	r1, #48	; 0x30
 8005cb2:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8005cb4:	f7fa ffaa 	bl	8000c0c <HAL_DMA_Start_IT>
 8005cb8:	2800      	cmp	r0, #0
 8005cba:	d158      	bne.n	8005d6e <HAL_SPI_Receive_DMA+0x16a>
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005cbc:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005cbe:	6822      	ldr	r2, [r4, #0]
 8005cc0:	69db      	ldr	r3, [r3, #28]
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8005cc2:	6851      	ldr	r1, [r2, #4]
  if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005cc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8005cc8:	4b3c      	ldr	r3, [pc, #240]	; (8005dbc <HAL_SPI_Receive_DMA+0x1b8>)
 8005cca:	ea03 0301 	and.w	r3, r3, r1
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8005cce:	bf18      	it	ne
 8005cd0:	432b      	orrne	r3, r5
 8005cd2:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8005cd4:	6822      	ldr	r2, [r4, #0]
 8005cd6:	6893      	ldr	r3, [r2, #8]
 8005cd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005cdc:	6093      	str	r3, [r2, #8]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8005cde:	6822      	ldr	r2, [r4, #0]
 8005ce0:	6913      	ldr	r3, [r2, #16]
 8005ce2:	f443 7350 	orr.w	r3, r3, #832	; 0x340
 8005ce6:	6113      	str	r3, [r2, #16]
  __HAL_SPI_ENABLE(hspi);
 8005ce8:	6822      	ldr	r2, [r4, #0]
 8005cea:	6813      	ldr	r3, [r2, #0]
 8005cec:	f043 0301 	orr.w	r3, r3, #1
 8005cf0:	6013      	str	r3, [r2, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cf2:	6863      	ldr	r3, [r4, #4]
 8005cf4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cf8:	d044      	beq.n	8005d84 <HAL_SPI_Receive_DMA+0x180>
  __HAL_UNLOCK(hspi);
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 8005d00:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hspi);
 8005d02:	2300      	movs	r3, #0
    return errorcode;
 8005d04:	2002      	movs	r0, #2
    __HAL_UNLOCK(hspi);
 8005d06:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 8005d0a:	bd70      	pop	{r4, r5, r6, pc}
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8005d0c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005d0e:	699b      	ldr	r3, [r3, #24]
 8005d10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d14:	d0ab      	beq.n	8005c6e <HAL_SPI_Receive_DMA+0x6a>
 8005d16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d1a:	d0a8      	beq.n	8005c6e <HAL_SPI_Receive_DMA+0x6a>
    __HAL_UNLOCK(hspi);
 8005d1c:	2300      	movs	r3, #0
    return errorcode;
 8005d1e:	2001      	movs	r0, #1
    __HAL_UNLOCK(hspi);
 8005d20:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
}
 8005d24:	bd70      	pop	{r4, r5, r6, pc}
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8005d26:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005d28:	699b      	ldr	r3, [r3, #24]
 8005d2a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d2e:	d1f5      	bne.n	8005d1c <HAL_SPI_Receive_DMA+0x118>
 8005d30:	e79d      	b.n	8005c6e <HAL_SPI_Receive_DMA+0x6a>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005d32:	2504      	movs	r5, #4
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005d34:	4613      	mov	r3, r2
 8005d36:	460a      	mov	r2, r1
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005d38:	f880 5081 	strb.w	r5, [r0, #129]	; 0x81
}
 8005d3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005d40:	f7ff be54 	b.w	80059ec <HAL_SPI_TransmitReceive_DMA>
    SPI_1LINE_RX(hspi);
 8005d44:	6821      	ldr	r1, [r4, #0]
 8005d46:	680b      	ldr	r3, [r1, #0]
 8005d48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d4c:	600b      	str	r3, [r1, #0]
 8005d4e:	e789      	b.n	8005c64 <HAL_SPI_Receive_DMA+0x60>
  __HAL_LOCK(hspi);
 8005d50:	2002      	movs	r0, #2
}
 8005d52:	bd70      	pop	{r4, r5, r6, pc}
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8005d54:	290f      	cmp	r1, #15
 8005d56:	d89b      	bhi.n	8005c90 <HAL_SPI_Receive_DMA+0x8c>
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8005d58:	6999      	ldr	r1, [r3, #24]
 8005d5a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8005d5e:	d197      	bne.n	8005c90 <HAL_SPI_Receive_DMA+0x8c>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8005d60:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 8005d64:	3101      	adds	r1, #1
 8005d66:	0849      	lsrs	r1, r1, #1
 8005d68:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 8005d6c:	e790      	b.n	8005c90 <HAL_SPI_Receive_DMA+0x8c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005d6e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8005d72:	2201      	movs	r2, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005d74:	f043 0310 	orr.w	r3, r3, #16
    return errorcode;
 8005d78:	4610      	mov	r0, r2
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005d7a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8005d7e:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
}
 8005d82:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005d84:	6822      	ldr	r2, [r4, #0]
 8005d86:	6813      	ldr	r3, [r2, #0]
 8005d88:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005d8c:	6013      	str	r3, [r2, #0]
 8005d8e:	e7b4      	b.n	8005cfa <HAL_SPI_Receive_DMA+0xf6>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 8005d90:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 8005d94:	3103      	adds	r1, #3
 8005d96:	0889      	lsrs	r1, r1, #2
 8005d98:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 8005d9c:	e778      	b.n	8005c90 <HAL_SPI_Receive_DMA+0x8c>
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 8005d9e:	f8b4 106a 	ldrh.w	r1, [r4, #106]	; 0x6a
 8005da2:	3101      	adds	r1, #1
 8005da4:	0849      	lsrs	r1, r1, #1
 8005da6:	f8a4 106a 	strh.w	r1, [r4, #106]	; 0x6a
 8005daa:	6999      	ldr	r1, [r3, #24]
 8005dac:	e76d      	b.n	8005c8a <HAL_SPI_Receive_DMA+0x86>
 8005dae:	bf00      	nop
 8005db0:	08005e19 	.word	0x08005e19
 8005db4:	08005dc5 	.word	0x08005dc5
 8005db8:	08005e39 	.word	0x08005e39
 8005dbc:	ffff0000 	.word	0xffff0000

08005dc0 <HAL_SPI_TxCpltCallback>:
 8005dc0:	4770      	bx	lr
 8005dc2:	bf00      	nop

08005dc4 <SPI_DMAReceiveCplt>:
{
 8005dc4:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005dc6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_ABORT)
 8005dc8:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 8005dcc:	2b07      	cmp	r3, #7
 8005dce:	d009      	beq.n	8005de4 <SPI_DMAReceiveCplt+0x20>
    if (hspi->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005dd0:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8005dd2:	69db      	ldr	r3, [r3, #28]
 8005dd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005dd8:	d005      	beq.n	8005de6 <SPI_DMAReceiveCplt+0x22>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8005dda:	6802      	ldr	r2, [r0, #0]
 8005ddc:	6913      	ldr	r3, [r2, #16]
 8005dde:	f043 0308 	orr.w	r3, r3, #8
 8005de2:	6113      	str	r3, [r2, #16]
}
 8005de4:	bd08      	pop	{r3, pc}
      HAL_SPI_RxCpltCallback(hspi);
 8005de6:	f002 fd31 	bl	800884c <HAL_SPI_RxCpltCallback>
}
 8005dea:	bd08      	pop	{r3, pc}

08005dec <HAL_SPI_TxRxCpltCallback>:
 8005dec:	4770      	bx	lr
 8005dee:	bf00      	nop

08005df0 <SPI_DMATransmitReceiveCplt>:
{
 8005df0:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005df2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_ABORT)
 8005df4:	f890 3081 	ldrb.w	r3, [r0, #129]	; 0x81
 8005df8:	2b07      	cmp	r3, #7
 8005dfa:	d009      	beq.n	8005e10 <SPI_DMATransmitReceiveCplt+0x20>
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8005dfc:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005dfe:	69db      	ldr	r3, [r3, #28]
 8005e00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e04:	d005      	beq.n	8005e12 <SPI_DMATransmitReceiveCplt+0x22>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8005e06:	6802      	ldr	r2, [r0, #0]
 8005e08:	6913      	ldr	r3, [r2, #16]
 8005e0a:	f043 0308 	orr.w	r3, r3, #8
 8005e0e:	6113      	str	r3, [r2, #16]
}
 8005e10:	bd08      	pop	{r3, pc}
      HAL_SPI_TxRxCpltCallback(hspi);
 8005e12:	f7ff ffeb 	bl	8005dec <HAL_SPI_TxRxCpltCallback>
}
 8005e16:	bd08      	pop	{r3, pc}

08005e18 <SPI_DMAHalfReceiveCplt>:
{
 8005e18:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005e1a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005e1c:	f002 fd9e 	bl	800895c <HAL_SPI_RxHalfCpltCallback>
}
 8005e20:	bd08      	pop	{r3, pc}
 8005e22:	bf00      	nop

08005e24 <HAL_SPI_TxRxHalfCpltCallback>:
 8005e24:	4770      	bx	lr
 8005e26:	bf00      	nop

08005e28 <SPI_DMAHalfTransmitReceiveCplt>:
{
 8005e28:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005e2a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8005e2c:	f7ff fffa 	bl	8005e24 <HAL_SPI_TxRxHalfCpltCallback>
}
 8005e30:	bd08      	pop	{r3, pc}
 8005e32:	bf00      	nop

08005e34 <HAL_SPI_ErrorCallback>:
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop

08005e38 <SPI_DMAError>:
{
 8005e38:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e3a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005e3c:	f7fb ff0c 	bl	8001c58 <HAL_DMA_GetError>
 8005e40:	2802      	cmp	r0, #2
 8005e42:	d066      	beq.n	8005f12 <SPI_DMAError+0xda>
  uint32_t itflag = hspi->Instance->SR;
 8005e44:	6821      	ldr	r1, [r4, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8005e46:	4a33      	ldr	r2, [pc, #204]	; (8005f14 <SPI_DMAError+0xdc>)
  uint32_t itflag = hspi->Instance->SR;
 8005e48:	694b      	ldr	r3, [r1, #20]
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005e4a:	6988      	ldr	r0, [r1, #24]
 8005e4c:	f040 0008 	orr.w	r0, r0, #8
 8005e50:	6188      	str	r0, [r1, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005e52:	6820      	ldr	r0, [r4, #0]
 8005e54:	6981      	ldr	r1, [r0, #24]
 8005e56:	f041 0110 	orr.w	r1, r1, #16
 8005e5a:	6181      	str	r1, [r0, #24]
  __HAL_SPI_DISABLE(hspi);
 8005e5c:	6820      	ldr	r0, [r4, #0]
 8005e5e:	6801      	ldr	r1, [r0, #0]
 8005e60:	f021 0101 	bic.w	r1, r1, #1
 8005e64:	6001      	str	r1, [r0, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8005e66:	6821      	ldr	r1, [r4, #0]
 8005e68:	6908      	ldr	r0, [r1, #16]
 8005e6a:	4002      	ands	r2, r0
 8005e6c:	610a      	str	r2, [r1, #16]
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005e6e:	6821      	ldr	r1, [r4, #0]
 8005e70:	688a      	ldr	r2, [r1, #8]
 8005e72:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8005e76:	608a      	str	r2, [r1, #8]
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005e78:	f894 2081 	ldrb.w	r2, [r4, #129]	; 0x81
 8005e7c:	2a04      	cmp	r2, #4
 8005e7e:	d00c      	beq.n	8005e9a <SPI_DMAError+0x62>
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005e80:	0698      	lsls	r0, r3, #26
 8005e82:	d50a      	bpl.n	8005e9a <SPI_DMAError+0x62>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005e84:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005e88:	6821      	ldr	r1, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005e8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005e8e:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005e92:	698a      	ldr	r2, [r1, #24]
 8005e94:	f042 0220 	orr.w	r2, r2, #32
 8005e98:	618a      	str	r2, [r1, #24]
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005e9a:	f894 2081 	ldrb.w	r2, [r4, #129]	; 0x81
 8005e9e:	2a03      	cmp	r2, #3
 8005ea0:	d00c      	beq.n	8005ebc <SPI_DMAError+0x84>
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8005ea2:	0659      	lsls	r1, r3, #25
 8005ea4:	d50a      	bpl.n	8005ebc <SPI_DMAError+0x84>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005ea6:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005eaa:	6821      	ldr	r1, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005eac:	f042 0204 	orr.w	r2, r2, #4
 8005eb0:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005eb4:	698a      	ldr	r2, [r1, #24]
 8005eb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005eba:	618a      	str	r2, [r1, #24]
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005ebc:	059a      	lsls	r2, r3, #22
 8005ebe:	d50a      	bpl.n	8005ed6 <SPI_DMAError+0x9e>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005ec0:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005ec4:	6821      	ldr	r1, [r4, #0]
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005ec6:	f042 0201 	orr.w	r2, r2, #1
 8005eca:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005ece:	698a      	ldr	r2, [r1, #24]
 8005ed0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ed4:	618a      	str	r2, [r1, #24]
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8005ed6:	05db      	lsls	r3, r3, #23
 8005ed8:	d50a      	bpl.n	8005ef0 <SPI_DMAError+0xb8>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005eda:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005ede:	6822      	ldr	r2, [r4, #0]
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005ee0:	f043 0308 	orr.w	r3, r3, #8
 8005ee4:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005ee8:	6993      	ldr	r3, [r2, #24]
 8005eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eee:	6193      	str	r3, [r2, #24]
  hspi->TxXferCount = (uint16_t)0UL;
 8005ef0:	2300      	movs	r3, #0
    hspi->State = HAL_SPI_STATE_READY;
 8005ef2:	2201      	movs	r2, #1
    HAL_SPI_ErrorCallback(hspi);
 8005ef4:	4620      	mov	r0, r4
  hspi->TxXferCount = (uint16_t)0UL;
 8005ef6:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8005efa:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005efe:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8005f02:	f043 0310 	orr.w	r3, r3, #16
 8005f06:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8005f0a:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
    HAL_SPI_ErrorCallback(hspi);
 8005f0e:	f7ff ff91 	bl	8005e34 <HAL_SPI_ErrorCallback>
}
 8005f12:	bd10      	pop	{r4, pc}
 8005f14:	fffffc90 	.word	0xfffffc90

08005f18 <HAL_SPI_IRQHandler>:
{
 8005f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t itsource = hspi->Instance->IER;
 8005f1c:	6803      	ldr	r3, [r0, #0]
{
 8005f1e:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->IER;
 8005f20:	6919      	ldr	r1, [r3, #16]
  uint32_t itflag   = hspi->Instance->SR;
 8005f22:	695a      	ldr	r2, [r3, #20]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8005f24:	f8d3 c008 	ldr.w	ip, [r3, #8]
  uint32_t trigger  = itsource & itflag;
 8005f28:	ea01 0502 	and.w	r5, r1, r2
  HAL_SPI_StateTypeDef State = hspi->State;
 8005f2c:	f890 7081 	ldrb.w	r7, [r0, #129]	; 0x81
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8005f30:	f005 0664 	and.w	r6, r5, #100	; 0x64
 8005f34:	2e04      	cmp	r6, #4
 8005f36:	f040 8086 	bne.w	8006046 <HAL_SPI_IRQHandler+0x12e>
    hspi->TxISR(hspi);
 8005f3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8005f3c:	f005 0626 	and.w	r6, r5, #38	; 0x26
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005f40:	f005 0545 	and.w	r5, r5, #69	; 0x45
    hspi->TxISR(hspi);
 8005f44:	4798      	blx	r3
    hspi->RxISR(hspi);
 8005f46:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8005f48:	4620      	mov	r0, r4
 8005f4a:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005f4c:	2d01      	cmp	r5, #1
 8005f4e:	d102      	bne.n	8005f56 <HAL_SPI_IRQHandler+0x3e>
    hspi->RxISR(hspi);
 8005f50:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8005f52:	4620      	mov	r0, r4
 8005f54:	4798      	blx	r3
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8005f56:	2e02      	cmp	r6, #2
 8005f58:	d173      	bne.n	8006042 <HAL_SPI_IRQHandler+0x12a>
    hspi->TxISR(hspi);
 8005f5a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005f5c:	4620      	mov	r0, r4
}
 8005f5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    hspi->TxISR(hspi);
 8005f62:	4718      	bx	r3
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8005f64:	0517      	lsls	r7, r2, #20
 8005f66:	f100 80d9 	bmi.w	800611c <HAL_SPI_IRQHandler+0x204>
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8005f6a:	f415 7f58 	tst.w	r5, #864	; 0x360
 8005f6e:	d068      	beq.n	8006042 <HAL_SPI_IRQHandler+0x12a>
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8005f70:	0668      	lsls	r0, r5, #25
 8005f72:	d509      	bpl.n	8005f88 <HAL_SPI_IRQHandler+0x70>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005f74:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8005f78:	f042 0204 	orr.w	r2, r2, #4
 8005f7c:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f80:	699a      	ldr	r2, [r3, #24]
 8005f82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f86:	619a      	str	r2, [r3, #24]
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8005f88:	05a9      	lsls	r1, r5, #22
 8005f8a:	d50a      	bpl.n	8005fa2 <HAL_SPI_IRQHandler+0x8a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005f8c:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005f90:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005f92:	f043 0301 	orr.w	r3, r3, #1
 8005f96:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005f9a:	6993      	ldr	r3, [r2, #24]
 8005f9c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fa0:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8005fa2:	05ea      	lsls	r2, r5, #23
 8005fa4:	d50a      	bpl.n	8005fbc <HAL_SPI_IRQHandler+0xa4>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005fa6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005faa:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005fac:	f043 0308 	orr.w	r3, r3, #8
 8005fb0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005fb4:	6993      	ldr	r3, [r2, #24]
 8005fb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fba:	6193      	str	r3, [r2, #24]
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8005fbc:	06ab      	lsls	r3, r5, #26
 8005fbe:	d50a      	bpl.n	8005fd6 <HAL_SPI_IRQHandler+0xbe>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005fc0:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005fc4:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005fc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fca:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005fce:	6993      	ldr	r3, [r2, #24]
 8005fd0:	f043 0320 	orr.w	r3, r3, #32
 8005fd4:	6193      	str	r3, [r2, #24]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fd6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d031      	beq.n	8006042 <HAL_SPI_IRQHandler+0x12a>
      __HAL_SPI_DISABLE(hspi);
 8005fde:	6821      	ldr	r1, [r4, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005fe0:	f40c 4c40 	and.w	ip, ip, #49152	; 0xc000
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8005fe4:	4b5e      	ldr	r3, [pc, #376]	; (8006160 <HAL_SPI_IRQHandler+0x248>)
      __HAL_SPI_DISABLE(hspi);
 8005fe6:	680a      	ldr	r2, [r1, #0]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005fe8:	f5bc 4f40 	cmp.w	ip, #49152	; 0xc000
      __HAL_SPI_DISABLE(hspi);
 8005fec:	f022 0201 	bic.w	r2, r2, #1
 8005ff0:	600a      	str	r2, [r1, #0]
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8005ff2:	6822      	ldr	r2, [r4, #0]
 8005ff4:	6911      	ldr	r1, [r2, #16]
 8005ff6:	ea03 0301 	and.w	r3, r3, r1
 8005ffa:	6113      	str	r3, [r2, #16]
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8005ffc:	f040 80a9 	bne.w	8006152 <HAL_SPI_IRQHandler+0x23a>
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8006000:	6822      	ldr	r2, [r4, #0]
 8006002:	6893      	ldr	r3, [r2, #8]
 8006004:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8006008:	6093      	str	r3, [r2, #8]
        if (hspi->hdmarx != NULL)
 800600a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800600c:	b15b      	cbz	r3, 8006026 <HAL_SPI_IRQHandler+0x10e>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800600e:	4a55      	ldr	r2, [pc, #340]	; (8006164 <HAL_SPI_IRQHandler+0x24c>)
 8006010:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006012:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8006014:	f7fb f8c8 	bl	80011a8 <HAL_DMA_Abort_IT>
 8006018:	b128      	cbz	r0, 8006026 <HAL_SPI_IRQHandler+0x10e>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800601a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800601e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006022:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        if (hspi->hdmatx != NULL)
 8006026:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8006028:	b15b      	cbz	r3, 8006042 <HAL_SPI_IRQHandler+0x12a>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800602a:	4a4e      	ldr	r2, [pc, #312]	; (8006164 <HAL_SPI_IRQHandler+0x24c>)
 800602c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800602e:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8006030:	f7fb f8ba 	bl	80011a8 <HAL_DMA_Abort_IT>
 8006034:	b128      	cbz	r0, 8006042 <HAL_SPI_IRQHandler+0x12a>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006036:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800603a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800603e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
}
 8006042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8006046:	f005 0045 	and.w	r0, r5, #69	; 0x45
 800604a:	f005 0626 	and.w	r6, r5, #38	; 0x26
 800604e:	2801      	cmp	r0, #1
 8006050:	f43f af7e 	beq.w	8005f50 <HAL_SPI_IRQHandler+0x38>
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8006054:	2e02      	cmp	r6, #2
 8006056:	d080      	beq.n	8005f5a <HAL_SPI_IRQHandler+0x42>
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8006058:	0728      	lsls	r0, r5, #28
 800605a:	d583      	bpl.n	8005f64 <HAL_SPI_IRQHandler+0x4c>
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800605c:	699a      	ldr	r2, [r3, #24]
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 800605e:	f41c 4f40 	tst.w	ip, #49152	; 0xc000
 8006062:	b2ff      	uxtb	r7, r7
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8006064:	f042 0208 	orr.w	r2, r2, #8
 8006068:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800606a:	6821      	ldr	r1, [r4, #0]
 800606c:	698a      	ldr	r2, [r1, #24]
 800606e:	f042 0210 	orr.w	r2, r2, #16
 8006072:	618a      	str	r2, [r1, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8006074:	6821      	ldr	r1, [r4, #0]
 8006076:	698a      	ldr	r2, [r1, #24]
 8006078:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800607c:	618a      	str	r2, [r1, #24]
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800607e:	6821      	ldr	r1, [r4, #0]
 8006080:	690a      	ldr	r2, [r1, #16]
 8006082:	f022 0208 	bic.w	r2, r2, #8
 8006086:	610a      	str	r2, [r1, #16]
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 8006088:	d00f      	beq.n	80060aa <HAL_SPI_IRQHandler+0x192>
 800608a:	2f04      	cmp	r7, #4
 800608c:	d059      	beq.n	8006142 <HAL_SPI_IRQHandler+0x22a>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 800608e:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8006090:	69d2      	ldr	r2, [r2, #28]
 8006092:	b152      	cbz	r2, 80060aa <HAL_SPI_IRQHandler+0x192>
 8006094:	2f03      	cmp	r7, #3
 8006096:	d03d      	beq.n	8006114 <HAL_SPI_IRQHandler+0x1fc>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 8006098:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800609a:	69d2      	ldr	r2, [r2, #28]
 800609c:	b12a      	cbz	r2, 80060aa <HAL_SPI_IRQHandler+0x192>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800609e:	2f05      	cmp	r7, #5
 80060a0:	d1cf      	bne.n	8006042 <HAL_SPI_IRQHandler+0x12a>
      HAL_SPI_TxRxCpltCallback(hspi);
 80060a2:	4620      	mov	r0, r4
 80060a4:	f7ff fea2 	bl	8005dec <HAL_SPI_TxRxCpltCallback>
 80060a8:	e7cb      	b.n	8006042 <HAL_SPI_IRQHandler+0x12a>
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80060aa:	6822      	ldr	r2, [r4, #0]
 80060ac:	6892      	ldr	r2, [r2, #8]
 80060ae:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 80060b2:	d120      	bne.n	80060f6 <HAL_SPI_IRQHandler+0x1de>
        while (hspi->RxXferCount != 0UL)
 80060b4:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 80060b8:	b292      	uxth	r2, r2
 80060ba:	b1e2      	cbz	r2, 80060f6 <HAL_SPI_IRQHandler+0x1de>
 80060bc:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80060be:	e00f      	b.n	80060e0 <HAL_SPI_IRQHandler+0x1c8>
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80060c0:	6822      	ldr	r2, [r4, #0]
 80060c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80060c4:	600a      	str	r2, [r1, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 80060c6:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80060c8:	3104      	adds	r1, #4
 80060ca:	6661      	str	r1, [r4, #100]	; 0x64
          hspi->RxXferCount--;
 80060cc:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 80060d0:	3a01      	subs	r2, #1
 80060d2:	b292      	uxth	r2, r2
 80060d4:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 80060d8:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 80060dc:	b292      	uxth	r2, r2
 80060de:	b152      	cbz	r2, 80060f6 <HAL_SPI_IRQHandler+0x1de>
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80060e0:	68e2      	ldr	r2, [r4, #12]
 80060e2:	2a0f      	cmp	r2, #15
 80060e4:	d8ec      	bhi.n	80060c0 <HAL_SPI_IRQHandler+0x1a8>
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060e6:	2a07      	cmp	r2, #7
 80060e8:	d923      	bls.n	8006132 <HAL_SPI_IRQHandler+0x21a>
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80060ea:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 80060ec:	800a      	strh	r2, [r1, #0]
            hspi->pRxBuffPtr += sizeof(uint16_t);
 80060ee:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80060f0:	3102      	adds	r1, #2
 80060f2:	6661      	str	r1, [r4, #100]	; 0x64
 80060f4:	e7ea      	b.n	80060cc <HAL_SPI_IRQHandler+0x1b4>
      SPI_CloseTransfer(hspi);
 80060f6:	4620      	mov	r0, r4
 80060f8:	f7ff fb62 	bl	80057c0 <SPI_CloseTransfer>
      hspi->State = HAL_SPI_STATE_READY;
 80060fc:	2301      	movs	r3, #1
 80060fe:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006102:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8006106:	b98b      	cbnz	r3, 800612c <HAL_SPI_IRQHandler+0x214>
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8006108:	2f05      	cmp	r7, #5
 800610a:	d0ca      	beq.n	80060a2 <HAL_SPI_IRQHandler+0x18a>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800610c:	2f04      	cmp	r7, #4
 800610e:	d01c      	beq.n	800614a <HAL_SPI_IRQHandler+0x232>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8006110:	2f03      	cmp	r7, #3
 8006112:	d196      	bne.n	8006042 <HAL_SPI_IRQHandler+0x12a>
      HAL_SPI_TxCpltCallback(hspi);
 8006114:	4620      	mov	r0, r4
 8006116:	f7ff fe53 	bl	8005dc0 <HAL_SPI_TxCpltCallback>
 800611a:	e792      	b.n	8006042 <HAL_SPI_IRQHandler+0x12a>
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800611c:	070e      	lsls	r6, r1, #28
 800611e:	f57f af24 	bpl.w	8005f6a <HAL_SPI_IRQHandler+0x52>
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8006122:	699a      	ldr	r2, [r3, #24]
 8006124:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006128:	619a      	str	r2, [r3, #24]
    return;
 800612a:	e78a      	b.n	8006042 <HAL_SPI_IRQHandler+0x12a>
        HAL_SPI_ErrorCallback(hspi);
 800612c:	f7ff fe82 	bl	8005e34 <HAL_SPI_ErrorCallback>
        return;
 8006130:	e787      	b.n	8006042 <HAL_SPI_IRQHandler+0x12a>
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8006132:	6822      	ldr	r2, [r4, #0]
 8006134:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8006138:	700a      	strb	r2, [r1, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 800613a:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800613c:	3101      	adds	r1, #1
 800613e:	6661      	str	r1, [r4, #100]	; 0x64
 8006140:	e7c4      	b.n	80060cc <HAL_SPI_IRQHandler+0x1b4>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 8006142:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8006144:	69d2      	ldr	r2, [r2, #28]
 8006146:	2a00      	cmp	r2, #0
 8006148:	d0af      	beq.n	80060aa <HAL_SPI_IRQHandler+0x192>
      HAL_SPI_RxCpltCallback(hspi);
 800614a:	4620      	mov	r0, r4
 800614c:	f002 fb7e 	bl	800884c <HAL_SPI_RxCpltCallback>
 8006150:	e777      	b.n	8006042 <HAL_SPI_IRQHandler+0x12a>
        hspi->State = HAL_SPI_STATE_READY;
 8006152:	2301      	movs	r3, #1
        HAL_SPI_ErrorCallback(hspi);
 8006154:	4620      	mov	r0, r4
        hspi->State = HAL_SPI_STATE_READY;
 8006156:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 800615a:	f7ff fe6b 	bl	8005e34 <HAL_SPI_ErrorCallback>
 800615e:	e770      	b.n	8006042 <HAL_SPI_IRQHandler+0x12a>
 8006160:	fffffc94 	.word	0xfffffc94
 8006164:	08006169 	.word	0x08006169

08006168 <SPI_DMAAbortOnError>:
{
 8006168:	b508      	push	{r3, lr}
  hspi->RxXferCount = (uint16_t) 0UL;
 800616a:	2200      	movs	r2, #0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800616c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  hspi->State = HAL_SPI_STATE_READY;
 800616e:	2101      	movs	r1, #1
  hspi->RxXferCount = (uint16_t) 0UL;
 8006170:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  HAL_SPI_ErrorCallback(hspi);
 8006174:	4618      	mov	r0, r3
  hspi->TxXferCount = (uint16_t) 0UL;
 8006176:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->State = HAL_SPI_STATE_READY;
 800617a:	f883 1081 	strb.w	r1, [r3, #129]	; 0x81
  HAL_SPI_ErrorCallback(hspi);
 800617e:	f7ff fe59 	bl	8005e34 <HAL_SPI_ErrorCallback>
}
 8006182:	bd08      	pop	{r3, pc}

08006184 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006184:	b470      	push	{r4, r5, r6}
 8006186:	e9d1 3207 	ldrd	r3, r2, [r1, #28]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800618a:	680c      	ldr	r4, [r1, #0]
 800618c:	6a4d      	ldr	r5, [r1, #36]	; 0x24
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800618e:	4313      	orrs	r3, r2
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8006190:	b1c4      	cbz	r4, 80061c4 <FMC_SDRAM_Init+0x40>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006192:	6804      	ldr	r4, [r0, #0]
 8006194:	432b      	orrs	r3, r5
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006196:	4a16      	ldr	r2, [pc, #88]	; (80061f0 <FMC_SDRAM_Init+0x6c>)
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006198:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
 800619c:	4323      	orrs	r3, r4
 800619e:	6003      	str	r3, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80061a0:	6843      	ldr	r3, [r0, #4]
 80061a2:	684c      	ldr	r4, [r1, #4]
 80061a4:	401a      	ands	r2, r3
 80061a6:	690d      	ldr	r5, [r1, #16]
 80061a8:	e9d1 3602 	ldrd	r3, r6, [r1, #8]
 80061ac:	4322      	orrs	r2, r4
 80061ae:	4313      	orrs	r3, r2
 80061b0:	4333      	orrs	r3, r6
 80061b2:	e9d1 4105 	ldrd	r4, r1, [r1, #20]
 80061b6:	432b      	orrs	r3, r5
 80061b8:	4323      	orrs	r3, r4
 80061ba:	430b      	orrs	r3, r1
 80061bc:	6043      	str	r3, [r0, #4]
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 80061be:	2000      	movs	r0, #0
 80061c0:	bc70      	pop	{r4, r5, r6}
 80061c2:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80061c4:	6804      	ldr	r4, [r0, #0]
 80061c6:	432b      	orrs	r3, r5
 80061c8:	4a09      	ldr	r2, [pc, #36]	; (80061f0 <FMC_SDRAM_Init+0x6c>)
 80061ca:	684d      	ldr	r5, [r1, #4]
 80061cc:	4022      	ands	r2, r4
 80061ce:	688c      	ldr	r4, [r1, #8]
 80061d0:	68ce      	ldr	r6, [r1, #12]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	432b      	orrs	r3, r5
 80061d6:	690d      	ldr	r5, [r1, #16]
 80061d8:	4323      	orrs	r3, r4
 80061da:	4333      	orrs	r3, r6
 80061dc:	e9d1 4205 	ldrd	r4, r2, [r1, #20]
 80061e0:	432b      	orrs	r3, r5
 80061e2:	4323      	orrs	r3, r4
 80061e4:	4313      	orrs	r3, r2
 80061e6:	6003      	str	r3, [r0, #0]
}
 80061e8:	2000      	movs	r0, #0
 80061ea:	bc70      	pop	{r4, r5, r6}
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	ffff8000 	.word	0xffff8000

080061f4 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80061f4:	b4f0      	push	{r4, r5, r6, r7}
 80061f6:	68cb      	ldr	r3, [r1, #12]
 80061f8:	694c      	ldr	r4, [r1, #20]
 80061fa:	3b01      	subs	r3, #1
 80061fc:	3c01      	subs	r4, #1
 80061fe:	031b      	lsls	r3, r3, #12
 8006200:	0524      	lsls	r4, r4, #20
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006202:	b1fa      	cbz	r2, 8006244 <FMC_SDRAM_Timing_Init+0x50>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006204:	6885      	ldr	r5, [r0, #8]
 8006206:	4323      	orrs	r3, r4
 8006208:	4a1c      	ldr	r2, [pc, #112]	; (800627c <FMC_SDRAM_Timing_Init+0x88>)
 800620a:	402a      	ands	r2, r5
 800620c:	4313      	orrs	r3, r2
 800620e:	6083      	str	r3, [r0, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006210:	684c      	ldr	r4, [r1, #4]
 8006212:	68c2      	ldr	r2, [r0, #12]
 8006214:	680d      	ldr	r5, [r1, #0]
 8006216:	1e63      	subs	r3, r4, #1
 8006218:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 800621c:	688c      	ldr	r4, [r1, #8]
 800621e:	1e6e      	subs	r6, r5, #1
 8006220:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 8006224:	1e65      	subs	r5, r4, #1
 8006226:	690c      	ldr	r4, [r1, #16]
 8006228:	4333      	orrs	r3, r6
 800622a:	698a      	ldr	r2, [r1, #24]
 800622c:	1e61      	subs	r1, r4, #1
 800622e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8006232:	3a01      	subs	r2, #1
 8006234:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006238:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800623c:	60c3      	str	r3, [r0, #12]
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
}
 800623e:	2000      	movs	r0, #0
 8006240:	bcf0      	pop	{r4, r5, r6, r7}
 8006242:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006244:	680a      	ldr	r2, [r1, #0]
 8006246:	4323      	orrs	r3, r4
 8006248:	6887      	ldr	r7, [r0, #8]
 800624a:	3a01      	subs	r2, #1
 800624c:	684c      	ldr	r4, [r1, #4]
 800624e:	f007 4770 	and.w	r7, r7, #4026531840	; 0xf0000000
 8006252:	688d      	ldr	r5, [r1, #8]
 8006254:	4313      	orrs	r3, r2
 8006256:	1e66      	subs	r6, r4, #1
 8006258:	3d01      	subs	r5, #1
 800625a:	690c      	ldr	r4, [r1, #16]
 800625c:	433b      	orrs	r3, r7
 800625e:	698a      	ldr	r2, [r1, #24]
 8006260:	1e61      	subs	r1, r4, #1
 8006262:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 8006266:	3a01      	subs	r2, #1
 8006268:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800626c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8006270:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006274:	6083      	str	r3, [r0, #8]
}
 8006276:	2000      	movs	r0, #0
 8006278:	bcf0      	pop	{r4, r5, r6, r7}
 800627a:	4770      	bx	lr
 800627c:	ff0f0fff 	.word	0xff0f0fff

08006280 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006280:	b470      	push	{r4, r5, r6}
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  SET_BIT(Device->SDCMR, ((Command->CommandMode)                                                 |
 8006282:	e9d1 3200 	ldrd	r3, r2, [r1]
{
 8006286:	4604      	mov	r4, r0
                          (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos)   |
                          ((Command->ModeRegisterDefinition)   << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
}
 8006288:	2000      	movs	r0, #0
  SET_BIT(Device->SDCMR, ((Command->CommandMode)                                                 |
 800628a:	4313      	orrs	r3, r2
 800628c:	6926      	ldr	r6, [r4, #16]
 800628e:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8006292:	4333      	orrs	r3, r6
 8006294:	3a01      	subs	r2, #1
 8006296:	ea43 2345 	orr.w	r3, r3, r5, lsl #9
 800629a:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 800629e:	6123      	str	r3, [r4, #16]
}
 80062a0:	bc70      	pop	{r4, r5, r6}
 80062a2:	4770      	bx	lr

080062a4 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80062a4:	4602      	mov	r2, r0
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80062a6:	4b05      	ldr	r3, [pc, #20]	; (80062bc <FMC_SDRAM_ProgramRefreshRate+0x18>)

  return HAL_OK;
}
 80062a8:	2000      	movs	r0, #0
{
 80062aa:	b410      	push	{r4}
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80062ac:	6954      	ldr	r4, [r2, #20]
 80062ae:	4023      	ands	r3, r4
 80062b0:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
 80062b4:	6151      	str	r1, [r2, #20]
}
 80062b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	ffffc001 	.word	0xffffc001

080062c0 <SDMMC_GetCmdResp1.part.2>:
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80062c0:	4b30      	ldr	r3, [pc, #192]	; (8006384 <SDMMC_GetCmdResp1.part.2+0xc4>)
  return (*(__IO uint32_t *) tmp);
 80062c2:	6942      	ldr	r2, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80062c4:	4013      	ands	r3, r2
 80062c6:	b34b      	cbz	r3, 800631c <SDMMC_GetCmdResp1.part.2+0x5c>
  {
    return SDMMC_ERROR_NONE;
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80062c8:	2a00      	cmp	r2, #0
 80062ca:	db29      	blt.n	8006320 <SDMMC_GetCmdResp1.part.2+0x60>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80062cc:	0051      	lsls	r1, r2, #1
 80062ce:	d42d      	bmi.n	800632c <SDMMC_GetCmdResp1.part.2+0x6c>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80062d0:	0093      	lsls	r3, r2, #2
 80062d2:	d42d      	bmi.n	8006330 <SDMMC_GetCmdResp1.part.2+0x70>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80062d4:	00d1      	lsls	r1, r2, #3
 80062d6:	d426      	bmi.n	8006326 <SDMMC_GetCmdResp1.part.2+0x66>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80062d8:	0113      	lsls	r3, r2, #4
 80062da:	d42e      	bmi.n	800633a <SDMMC_GetCmdResp1.part.2+0x7a>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80062dc:	0151      	lsls	r1, r2, #5
 80062de:	d42f      	bmi.n	8006340 <SDMMC_GetCmdResp1.part.2+0x80>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80062e0:	01d3      	lsls	r3, r2, #7
 80062e2:	d427      	bmi.n	8006334 <SDMMC_GetCmdResp1.part.2+0x74>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80062e4:	0211      	lsls	r1, r2, #8
 80062e6:	d42e      	bmi.n	8006346 <SDMMC_GetCmdResp1.part.2+0x86>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80062e8:	0253      	lsls	r3, r2, #9
 80062ea:	d42f      	bmi.n	800634c <SDMMC_GetCmdResp1.part.2+0x8c>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80062ec:	0291      	lsls	r1, r2, #10
 80062ee:	d430      	bmi.n	8006352 <SDMMC_GetCmdResp1.part.2+0x92>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80062f0:	02d3      	lsls	r3, r2, #11
 80062f2:	d431      	bmi.n	8006358 <SDMMC_GetCmdResp1.part.2+0x98>
  {
    return SDMMC_ERROR_CC_ERR;
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80062f4:	0351      	lsls	r1, r2, #13
 80062f6:	d432      	bmi.n	800635e <SDMMC_GetCmdResp1.part.2+0x9e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80062f8:	0393      	lsls	r3, r2, #14
 80062fa:	d433      	bmi.n	8006364 <SDMMC_GetCmdResp1.part.2+0xa4>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80062fc:	03d1      	lsls	r1, r2, #15
 80062fe:	d434      	bmi.n	800636a <SDMMC_GetCmdResp1.part.2+0xaa>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006300:	0413      	lsls	r3, r2, #16
 8006302:	d435      	bmi.n	8006370 <SDMMC_GetCmdResp1.part.2+0xb0>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006304:	0451      	lsls	r1, r2, #17
 8006306:	d436      	bmi.n	8006376 <SDMMC_GetCmdResp1.part.2+0xb6>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006308:	0493      	lsls	r3, r2, #18
 800630a:	d437      	bmi.n	800637c <SDMMC_GetCmdResp1.part.2+0xbc>
  {
    return SDMMC_ERROR_ERASE_RESET;
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800630c:	f012 0f08 	tst.w	r2, #8
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006310:	bf14      	ite	ne
 8006312:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 8006316:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800631a:	4770      	bx	lr
    return SDMMC_ERROR_NONE;
 800631c:	4618      	mov	r0, r3
 800631e:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006320:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8006324:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006326:	f44f 7080 	mov.w	r0, #256	; 0x100
 800632a:	4770      	bx	lr
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800632c:	2040      	movs	r0, #64	; 0x40
 800632e:	4770      	bx	lr
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006330:	2080      	movs	r0, #128	; 0x80
 8006332:	4770      	bx	lr
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006334:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006338:	4770      	bx	lr
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800633a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800633e:	4770      	bx	lr
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006340:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8006344:	4770      	bx	lr
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006346:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800634a:	4770      	bx	lr
    return SDMMC_ERROR_ILLEGAL_CMD;
 800634c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006350:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006352:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006356:	4770      	bx	lr
    return SDMMC_ERROR_CC_ERR;
 8006358:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800635c:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800635e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006362:	4770      	bx	lr
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006364:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006368:	4770      	bx	lr
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800636a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800636e:	4770      	bx	lr
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006370:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006374:	4770      	bx	lr
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006376:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800637a:	4770      	bx	lr
    return SDMMC_ERROR_ERASE_RESET;
 800637c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  }
}
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	fdffe008 	.word	0xfdffe008

08006388 <SDMMC_Init>:
{
 8006388:	b084      	sub	sp, #16
 800638a:	b470      	push	{r4, r5, r6}
 800638c:	ad04      	add	r5, sp, #16
 800638e:	4606      	mov	r6, r0
             Init.BusWide             |\
 8006390:	9c07      	ldr	r4, [sp, #28]
}
 8006392:	2000      	movs	r0, #0
{
 8006394:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 8006398:	460b      	mov	r3, r1
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800639a:	6875      	ldr	r5, [r6, #4]
             Init.ClockPowerSave      |\
 800639c:	e9dd 1205 	ldrd	r1, r2, [sp, #20]
  tmpreg |= (Init.ClockEdge           |\
 80063a0:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 80063a2:	9908      	ldr	r1, [sp, #32]
             Init.ClockPowerSave      |\
 80063a4:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80063a6:	4a04      	ldr	r2, [pc, #16]	; (80063b8 <SDMMC_Init+0x30>)
             Init.BusWide             |\
 80063a8:	4323      	orrs	r3, r4
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80063aa:	402a      	ands	r2, r5
             Init.HardwareFlowControl |\
 80063ac:	430b      	orrs	r3, r1
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80063ae:	4313      	orrs	r3, r2
 80063b0:	6073      	str	r3, [r6, #4]
}
 80063b2:	bc70      	pop	{r4, r5, r6}
 80063b4:	b004      	add	sp, #16
 80063b6:	4770      	bx	lr
 80063b8:	ffc02c00 	.word	0xffc02c00

080063bc <SDMMC_ReadFIFO>:
  return (SDMMCx->FIFO);
 80063bc:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 80063c0:	4770      	bx	lr
 80063c2:	bf00      	nop

080063c4 <SDMMC_WriteFIFO>:
{
 80063c4:	4603      	mov	r3, r0
  SDMMCx->FIFO = *pWriteData;
 80063c6:	680a      	ldr	r2, [r1, #0]
}
 80063c8:	2000      	movs	r0, #0
  SDMMCx->FIFO = *pWriteData;
 80063ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 80063ce:	4770      	bx	lr

080063d0 <SDMMC_PowerState_ON>:
{
 80063d0:	4602      	mov	r2, r0
}
 80063d2:	2000      	movs	r0, #0
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 80063d4:	6813      	ldr	r3, [r2, #0]
 80063d6:	f043 0303 	orr.w	r3, r3, #3
 80063da:	6013      	str	r3, [r2, #0]
}
 80063dc:	4770      	bx	lr
 80063de:	bf00      	nop

080063e0 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80063e0:	6800      	ldr	r0, [r0, #0]
}
 80063e2:	f000 0003 	and.w	r0, r0, #3
 80063e6:	4770      	bx	lr

080063e8 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80063e8:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 80063ea:	5840      	ldr	r0, [r0, r1]
}
 80063ec:	4770      	bx	lr
 80063ee:	bf00      	nop

080063f0 <SDMMC_ConfigData>:
{
 80063f0:	b430      	push	{r4, r5}
 80063f2:	4602      	mov	r2, r0
  SDMMCx->DTIMER = Data->DataTimeOut;
 80063f4:	680b      	ldr	r3, [r1, #0]
}
 80063f6:	2000      	movs	r0, #0
  SDMMCx->DTIMER = Data->DataTimeOut;
 80063f8:	6253      	str	r3, [r2, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 80063fa:	684b      	ldr	r3, [r1, #4]
 80063fc:	6293      	str	r3, [r2, #40]	; 0x28
                       Data->TransferDir   |\
 80063fe:	690d      	ldr	r5, [r1, #16]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006400:	e9d1 3402 	ldrd	r3, r4, [r1, #8]
 8006404:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 8006406:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006408:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
                       Data->TransferDir   |\
 800640a:	432b      	orrs	r3, r5
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800640c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
                       Data->TransferMode  |\
 8006410:	4323      	orrs	r3, r4
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006412:	430b      	orrs	r3, r1
 8006414:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8006416:	bc30      	pop	{r4, r5}
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop

0800641c <SDMMC_CmdBlockLength>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800641c:	4a1c      	ldr	r2, [pc, #112]	; (8006490 <SDMMC_CmdBlockLength+0x74>)
 800641e:	4b1d      	ldr	r3, [pc, #116]	; (8006494 <SDMMC_CmdBlockLength+0x78>)
{
 8006420:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006422:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006424:	f241 1410 	movw	r4, #4368	; 0x1110
  SDMMCx->ARG = Command->Argument;
 8006428:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800642a:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800642e:	68c1      	ldr	r1, [r0, #12]
 8006430:	4d19      	ldr	r5, [pc, #100]	; (8006498 <SDMMC_CmdBlockLength+0x7c>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006432:	f241 3388 	movw	r3, #5000	; 0x1388
 8006436:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006438:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800643a:	4918      	ldr	r1, [pc, #96]	; (800649c <SDMMC_CmdBlockLength+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800643c:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006440:	432c      	orrs	r4, r5
 8006442:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 8006444:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006448:	d312      	bcc.n	8006470 <SDMMC_CmdBlockLength+0x54>
    sta_reg = SDMMCx->STA;
 800644a:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800644c:	420a      	tst	r2, r1
 800644e:	d0f9      	beq.n	8006444 <SDMMC_CmdBlockLength+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006450:	0494      	lsls	r4, r2, #18
 8006452:	d4f7      	bmi.n	8006444 <SDMMC_CmdBlockLength+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006454:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006456:	075a      	lsls	r2, r3, #29
 8006458:	d413      	bmi.n	8006482 <SDMMC_CmdBlockLength+0x66>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800645a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800645c:	07db      	lsls	r3, r3, #31
 800645e:	d40b      	bmi.n	8006478 <SDMMC_CmdBlockLength+0x5c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006460:	4b0f      	ldr	r3, [pc, #60]	; (80064a0 <SDMMC_CmdBlockLength+0x84>)
 8006462:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 8006464:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006466:	b2db      	uxtb	r3, r3
 8006468:	2b10      	cmp	r3, #16
 800646a:	d00e      	beq.n	800648a <SDMMC_CmdBlockLength+0x6e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800646c:	2001      	movs	r0, #1
  return errorstate;
 800646e:	e001      	b.n	8006474 <SDMMC_CmdBlockLength+0x58>
      return SDMMC_ERROR_TIMEOUT;
 8006470:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006474:	bc30      	pop	{r4, r5}
 8006476:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006478:	2301      	movs	r3, #1
 800647a:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800647c:	4618      	mov	r0, r3
}
 800647e:	bc30      	pop	{r4, r5}
 8006480:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006482:	2304      	movs	r3, #4
 8006484:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006486:	4618      	mov	r0, r3
 8006488:	e7f4      	b.n	8006474 <SDMMC_CmdBlockLength+0x58>
}
 800648a:	bc30      	pop	{r4, r5}
 800648c:	f7ff bf18 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 8006490:	20000068 	.word	0x20000068
 8006494:	10624dd3 	.word	0x10624dd3
 8006498:	fffee0c0 	.word	0xfffee0c0
 800649c:	00200045 	.word	0x00200045
 80064a0:	002000c5 	.word	0x002000c5

080064a4 <SDMMC_CmdReadSingleBlock>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80064a4:	4a1c      	ldr	r2, [pc, #112]	; (8006518 <SDMMC_CmdReadSingleBlock+0x74>)
 80064a6:	4b1d      	ldr	r3, [pc, #116]	; (800651c <SDMMC_CmdReadSingleBlock+0x78>)
{
 80064a8:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80064aa:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80064ac:	f241 1411 	movw	r4, #4369	; 0x1111
  SDMMCx->ARG = Command->Argument;
 80064b0:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80064b2:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80064b6:	68c1      	ldr	r1, [r0, #12]
 80064b8:	4d19      	ldr	r5, [pc, #100]	; (8006520 <SDMMC_CmdReadSingleBlock+0x7c>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80064ba:	f241 3388 	movw	r3, #5000	; 0x1388
 80064be:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80064c0:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 80064c2:	4918      	ldr	r1, [pc, #96]	; (8006524 <SDMMC_CmdReadSingleBlock+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80064c4:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80064c8:	432c      	orrs	r4, r5
 80064ca:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 80064cc:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 80064d0:	d312      	bcc.n	80064f8 <SDMMC_CmdReadSingleBlock+0x54>
    sta_reg = SDMMCx->STA;
 80064d2:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80064d4:	420a      	tst	r2, r1
 80064d6:	d0f9      	beq.n	80064cc <SDMMC_CmdReadSingleBlock+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 80064d8:	0494      	lsls	r4, r2, #18
 80064da:	d4f7      	bmi.n	80064cc <SDMMC_CmdReadSingleBlock+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80064dc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80064de:	075a      	lsls	r2, r3, #29
 80064e0:	d413      	bmi.n	800650a <SDMMC_CmdReadSingleBlock+0x66>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80064e2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80064e4:	07db      	lsls	r3, r3, #31
 80064e6:	d40b      	bmi.n	8006500 <SDMMC_CmdReadSingleBlock+0x5c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80064e8:	4b0f      	ldr	r3, [pc, #60]	; (8006528 <SDMMC_CmdReadSingleBlock+0x84>)
 80064ea:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 80064ec:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b11      	cmp	r3, #17
 80064f2:	d00e      	beq.n	8006512 <SDMMC_CmdReadSingleBlock+0x6e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80064f4:	2001      	movs	r0, #1
  return errorstate;
 80064f6:	e001      	b.n	80064fc <SDMMC_CmdReadSingleBlock+0x58>
      return SDMMC_ERROR_TIMEOUT;
 80064f8:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80064fc:	bc30      	pop	{r4, r5}
 80064fe:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006500:	2301      	movs	r3, #1
 8006502:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006504:	4618      	mov	r0, r3
}
 8006506:	bc30      	pop	{r4, r5}
 8006508:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800650a:	2304      	movs	r3, #4
 800650c:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800650e:	4618      	mov	r0, r3
 8006510:	e7f4      	b.n	80064fc <SDMMC_CmdReadSingleBlock+0x58>
}
 8006512:	bc30      	pop	{r4, r5}
 8006514:	f7ff bed4 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 8006518:	20000068 	.word	0x20000068
 800651c:	10624dd3 	.word	0x10624dd3
 8006520:	fffee0c0 	.word	0xfffee0c0
 8006524:	00200045 	.word	0x00200045
 8006528:	002000c5 	.word	0x002000c5

0800652c <SDMMC_CmdReadMultiBlock>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800652c:	4a1c      	ldr	r2, [pc, #112]	; (80065a0 <SDMMC_CmdReadMultiBlock+0x74>)
 800652e:	4b1d      	ldr	r3, [pc, #116]	; (80065a4 <SDMMC_CmdReadMultiBlock+0x78>)
{
 8006530:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006532:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006534:	f241 1412 	movw	r4, #4370	; 0x1112
  SDMMCx->ARG = Command->Argument;
 8006538:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800653a:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800653e:	68c1      	ldr	r1, [r0, #12]
 8006540:	4d19      	ldr	r5, [pc, #100]	; (80065a8 <SDMMC_CmdReadMultiBlock+0x7c>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006542:	f241 3388 	movw	r3, #5000	; 0x1388
 8006546:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006548:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800654a:	4918      	ldr	r1, [pc, #96]	; (80065ac <SDMMC_CmdReadMultiBlock+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800654c:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006550:	432c      	orrs	r4, r5
 8006552:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 8006554:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006558:	d312      	bcc.n	8006580 <SDMMC_CmdReadMultiBlock+0x54>
    sta_reg = SDMMCx->STA;
 800655a:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800655c:	420a      	tst	r2, r1
 800655e:	d0f9      	beq.n	8006554 <SDMMC_CmdReadMultiBlock+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006560:	0494      	lsls	r4, r2, #18
 8006562:	d4f7      	bmi.n	8006554 <SDMMC_CmdReadMultiBlock+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006564:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006566:	075a      	lsls	r2, r3, #29
 8006568:	d413      	bmi.n	8006592 <SDMMC_CmdReadMultiBlock+0x66>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800656a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800656c:	07db      	lsls	r3, r3, #31
 800656e:	d40b      	bmi.n	8006588 <SDMMC_CmdReadMultiBlock+0x5c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006570:	4b0f      	ldr	r3, [pc, #60]	; (80065b0 <SDMMC_CmdReadMultiBlock+0x84>)
 8006572:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 8006574:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006576:	b2db      	uxtb	r3, r3
 8006578:	2b12      	cmp	r3, #18
 800657a:	d00e      	beq.n	800659a <SDMMC_CmdReadMultiBlock+0x6e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800657c:	2001      	movs	r0, #1
  return errorstate;
 800657e:	e001      	b.n	8006584 <SDMMC_CmdReadMultiBlock+0x58>
      return SDMMC_ERROR_TIMEOUT;
 8006580:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006584:	bc30      	pop	{r4, r5}
 8006586:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006588:	2301      	movs	r3, #1
 800658a:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800658c:	4618      	mov	r0, r3
}
 800658e:	bc30      	pop	{r4, r5}
 8006590:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006592:	2304      	movs	r3, #4
 8006594:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006596:	4618      	mov	r0, r3
 8006598:	e7f4      	b.n	8006584 <SDMMC_CmdReadMultiBlock+0x58>
}
 800659a:	bc30      	pop	{r4, r5}
 800659c:	f7ff be90 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 80065a0:	20000068 	.word	0x20000068
 80065a4:	10624dd3 	.word	0x10624dd3
 80065a8:	fffee0c0 	.word	0xfffee0c0
 80065ac:	00200045 	.word	0x00200045
 80065b0:	002000c5 	.word	0x002000c5

080065b4 <SDMMC_CmdWriteSingleBlock>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80065b4:	4a1c      	ldr	r2, [pc, #112]	; (8006628 <SDMMC_CmdWriteSingleBlock+0x74>)
 80065b6:	4b1d      	ldr	r3, [pc, #116]	; (800662c <SDMMC_CmdWriteSingleBlock+0x78>)
{
 80065b8:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80065ba:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80065bc:	f241 1418 	movw	r4, #4376	; 0x1118
  SDMMCx->ARG = Command->Argument;
 80065c0:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80065c2:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80065c6:	68c1      	ldr	r1, [r0, #12]
 80065c8:	4d19      	ldr	r5, [pc, #100]	; (8006630 <SDMMC_CmdWriteSingleBlock+0x7c>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80065ca:	f241 3388 	movw	r3, #5000	; 0x1388
 80065ce:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80065d0:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 80065d2:	4918      	ldr	r1, [pc, #96]	; (8006634 <SDMMC_CmdWriteSingleBlock+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80065d4:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80065d8:	432c      	orrs	r4, r5
 80065da:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 80065dc:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 80065e0:	d312      	bcc.n	8006608 <SDMMC_CmdWriteSingleBlock+0x54>
    sta_reg = SDMMCx->STA;
 80065e2:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80065e4:	420a      	tst	r2, r1
 80065e6:	d0f9      	beq.n	80065dc <SDMMC_CmdWriteSingleBlock+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 80065e8:	0494      	lsls	r4, r2, #18
 80065ea:	d4f7      	bmi.n	80065dc <SDMMC_CmdWriteSingleBlock+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80065ec:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80065ee:	075a      	lsls	r2, r3, #29
 80065f0:	d413      	bmi.n	800661a <SDMMC_CmdWriteSingleBlock+0x66>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80065f2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80065f4:	07db      	lsls	r3, r3, #31
 80065f6:	d40b      	bmi.n	8006610 <SDMMC_CmdWriteSingleBlock+0x5c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80065f8:	4b0f      	ldr	r3, [pc, #60]	; (8006638 <SDMMC_CmdWriteSingleBlock+0x84>)
 80065fa:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 80065fc:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	2b18      	cmp	r3, #24
 8006602:	d00e      	beq.n	8006622 <SDMMC_CmdWriteSingleBlock+0x6e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006604:	2001      	movs	r0, #1
  return errorstate;
 8006606:	e001      	b.n	800660c <SDMMC_CmdWriteSingleBlock+0x58>
      return SDMMC_ERROR_TIMEOUT;
 8006608:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800660c:	bc30      	pop	{r4, r5}
 800660e:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006610:	2301      	movs	r3, #1
 8006612:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006614:	4618      	mov	r0, r3
}
 8006616:	bc30      	pop	{r4, r5}
 8006618:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800661a:	2304      	movs	r3, #4
 800661c:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800661e:	4618      	mov	r0, r3
 8006620:	e7f4      	b.n	800660c <SDMMC_CmdWriteSingleBlock+0x58>
}
 8006622:	bc30      	pop	{r4, r5}
 8006624:	f7ff be4c 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 8006628:	20000068 	.word	0x20000068
 800662c:	10624dd3 	.word	0x10624dd3
 8006630:	fffee0c0 	.word	0xfffee0c0
 8006634:	00200045 	.word	0x00200045
 8006638:	002000c5 	.word	0x002000c5

0800663c <SDMMC_CmdWriteMultiBlock>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800663c:	4a1c      	ldr	r2, [pc, #112]	; (80066b0 <SDMMC_CmdWriteMultiBlock+0x74>)
 800663e:	4b1d      	ldr	r3, [pc, #116]	; (80066b4 <SDMMC_CmdWriteMultiBlock+0x78>)
{
 8006640:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006642:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006644:	f241 1419 	movw	r4, #4377	; 0x1119
  SDMMCx->ARG = Command->Argument;
 8006648:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800664a:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800664e:	68c1      	ldr	r1, [r0, #12]
 8006650:	4d19      	ldr	r5, [pc, #100]	; (80066b8 <SDMMC_CmdWriteMultiBlock+0x7c>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006652:	f241 3388 	movw	r3, #5000	; 0x1388
 8006656:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006658:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 800665a:	4918      	ldr	r1, [pc, #96]	; (80066bc <SDMMC_CmdWriteMultiBlock+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800665c:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006660:	432c      	orrs	r4, r5
 8006662:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 8006664:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006668:	d312      	bcc.n	8006690 <SDMMC_CmdWriteMultiBlock+0x54>
    sta_reg = SDMMCx->STA;
 800666a:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800666c:	420a      	tst	r2, r1
 800666e:	d0f9      	beq.n	8006664 <SDMMC_CmdWriteMultiBlock+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006670:	0494      	lsls	r4, r2, #18
 8006672:	d4f7      	bmi.n	8006664 <SDMMC_CmdWriteMultiBlock+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006674:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006676:	075a      	lsls	r2, r3, #29
 8006678:	d413      	bmi.n	80066a2 <SDMMC_CmdWriteMultiBlock+0x66>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800667a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800667c:	07db      	lsls	r3, r3, #31
 800667e:	d40b      	bmi.n	8006698 <SDMMC_CmdWriteMultiBlock+0x5c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006680:	4b0f      	ldr	r3, [pc, #60]	; (80066c0 <SDMMC_CmdWriteMultiBlock+0x84>)
 8006682:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 8006684:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006686:	b2db      	uxtb	r3, r3
 8006688:	2b19      	cmp	r3, #25
 800668a:	d00e      	beq.n	80066aa <SDMMC_CmdWriteMultiBlock+0x6e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800668c:	2001      	movs	r0, #1
  return errorstate;
 800668e:	e001      	b.n	8006694 <SDMMC_CmdWriteMultiBlock+0x58>
      return SDMMC_ERROR_TIMEOUT;
 8006690:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006694:	bc30      	pop	{r4, r5}
 8006696:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006698:	2301      	movs	r3, #1
 800669a:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800669c:	4618      	mov	r0, r3
}
 800669e:	bc30      	pop	{r4, r5}
 80066a0:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80066a2:	2304      	movs	r3, #4
 80066a4:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80066a6:	4618      	mov	r0, r3
 80066a8:	e7f4      	b.n	8006694 <SDMMC_CmdWriteMultiBlock+0x58>
}
 80066aa:	bc30      	pop	{r4, r5}
 80066ac:	f7ff be08 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 80066b0:	20000068 	.word	0x20000068
 80066b4:	10624dd3 	.word	0x10624dd3
 80066b8:	fffee0c0 	.word	0xfffee0c0
 80066bc:	00200045 	.word	0x00200045
 80066c0:	002000c5 	.word	0x002000c5

080066c4 <SDMMC_CmdStopTransfer>:
{
 80066c4:	b570      	push	{r4, r5, r6, lr}
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80066c6:	68c3      	ldr	r3, [r0, #12]
  SDMMCx->ARG = Command->Argument;
 80066c8:	2600      	movs	r6, #0
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80066ca:	4a2b      	ldr	r2, [pc, #172]	; (8006778 <SDMMC_CmdStopTransfer+0xb4>)
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80066cc:	f241 140c 	movw	r4, #4364	; 0x110c
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80066d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80066d4:	4d29      	ldr	r5, [pc, #164]	; (800677c <SDMMC_CmdStopTransfer+0xb8>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80066d6:	6812      	ldr	r2, [r2, #0]
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80066d8:	60c3      	str	r3, [r0, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80066da:	68c1      	ldr	r1, [r0, #12]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80066dc:	4b28      	ldr	r3, [pc, #160]	; (8006780 <SDMMC_CmdStopTransfer+0xbc>)
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80066de:	f021 0140 	bic.w	r1, r1, #64	; 0x40
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80066e2:	fba3 3202 	umull	r3, r2, r3, r2
 80066e6:	4b27      	ldr	r3, [pc, #156]	; (8006784 <SDMMC_CmdStopTransfer+0xc0>)
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80066e8:	60c1      	str	r1, [r0, #12]
  SDMMCx->ARG = Command->Argument;
 80066ea:	6086      	str	r6, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80066ec:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80066ee:	68c1      	ldr	r1, [r0, #12]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80066f0:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80066f4:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 80066f6:	4924      	ldr	r1, [pc, #144]	; (8006788 <SDMMC_CmdStopTransfer+0xc4>)
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80066f8:	432c      	orrs	r4, r5
 80066fa:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 80066fc:	b1c3      	cbz	r3, 8006730 <SDMMC_CmdStopTransfer+0x6c>
    sta_reg = SDMMCx->STA;
 80066fe:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8006700:	3b01      	subs	r3, #1
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006702:	420a      	tst	r2, r1
 8006704:	d0fa      	beq.n	80066fc <SDMMC_CmdStopTransfer+0x38>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006706:	0492      	lsls	r2, r2, #18
 8006708:	d4f8      	bmi.n	80066fc <SDMMC_CmdStopTransfer+0x38>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800670a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800670c:	075b      	lsls	r3, r3, #29
 800670e:	d41f      	bmi.n	8006750 <SDMMC_CmdStopTransfer+0x8c>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006710:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8006712:	f014 0401 	ands.w	r4, r4, #1
 8006716:	d113      	bne.n	8006740 <SDMMC_CmdStopTransfer+0x7c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006718:	4b1c      	ldr	r3, [pc, #112]	; (800678c <SDMMC_CmdStopTransfer+0xc8>)
 800671a:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800671c:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b0c      	cmp	r3, #12
 8006722:	d01c      	beq.n	800675e <SDMMC_CmdStopTransfer+0x9a>
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8006724:	68c3      	ldr	r3, [r0, #12]
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006726:	2401      	movs	r4, #1
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8006728:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800672c:	60c3      	str	r3, [r0, #12]
 800672e:	e005      	b.n	800673c <SDMMC_CmdStopTransfer+0x78>
 8006730:	68c3      	ldr	r3, [r0, #12]
      return SDMMC_ERROR_TIMEOUT;
 8006732:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8006736:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800673a:	60c3      	str	r3, [r0, #12]
}
 800673c:	4620      	mov	r0, r4
 800673e:	bd70      	pop	{r4, r5, r6, pc}
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006740:	2401      	movs	r4, #1
 8006742:	6384      	str	r4, [r0, #56]	; 0x38
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8006744:	68c3      	ldr	r3, [r0, #12]
 8006746:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800674a:	60c3      	str	r3, [r0, #12]
}
 800674c:	4620      	mov	r0, r4
 800674e:	bd70      	pop	{r4, r5, r6, pc}
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006750:	2404      	movs	r4, #4
 8006752:	6384      	str	r4, [r0, #56]	; 0x38
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8006754:	68c3      	ldr	r3, [r0, #12]
 8006756:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800675a:	60c3      	str	r3, [r0, #12]
 800675c:	e7ee      	b.n	800673c <SDMMC_CmdStopTransfer+0x78>
 800675e:	4605      	mov	r5, r0
 8006760:	f7ff fdae 	bl	80062c0 <SDMMC_GetCmdResp1.part.2>
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8006764:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 8006768:	bf18      	it	ne
 800676a:	4604      	movne	r4, r0
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800676c:	68eb      	ldr	r3, [r5, #12]
 800676e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006772:	60eb      	str	r3, [r5, #12]
 8006774:	e7e2      	b.n	800673c <SDMMC_CmdStopTransfer+0x78>
 8006776:	bf00      	nop
 8006778:	20000068 	.word	0x20000068
 800677c:	fffee0c0 	.word	0xfffee0c0
 8006780:	10624dd3 	.word	0x10624dd3
 8006784:	05f5e100 	.word	0x05f5e100
 8006788:	00200045 	.word	0x00200045
 800678c:	002000c5 	.word	0x002000c5

08006790 <SDMMC_CmdSelDesel>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006790:	4b1c      	ldr	r3, [pc, #112]	; (8006804 <SDMMC_CmdSelDesel+0x74>)
 8006792:	491d      	ldr	r1, [pc, #116]	; (8006808 <SDMMC_CmdSelDesel+0x78>)
{
 8006794:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006796:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006798:	f241 1407 	movw	r4, #4359	; 0x1107
  SDMMCx->ARG = Command->Argument;
 800679c:	6082      	str	r2, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800679e:	4d1b      	ldr	r5, [pc, #108]	; (800680c <SDMMC_CmdSelDesel+0x7c>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80067a0:	fba1 3203 	umull	r3, r2, r1, r3
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80067a4:	68c1      	ldr	r1, [r0, #12]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80067a6:	f241 3388 	movw	r3, #5000	; 0x1388
 80067aa:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80067ac:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 80067ae:	4918      	ldr	r1, [pc, #96]	; (8006810 <SDMMC_CmdSelDesel+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80067b0:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80067b4:	432c      	orrs	r4, r5
 80067b6:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 80067b8:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 80067bc:	d312      	bcc.n	80067e4 <SDMMC_CmdSelDesel+0x54>
    sta_reg = SDMMCx->STA;
 80067be:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80067c0:	420a      	tst	r2, r1
 80067c2:	d0f9      	beq.n	80067b8 <SDMMC_CmdSelDesel+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 80067c4:	0494      	lsls	r4, r2, #18
 80067c6:	d4f7      	bmi.n	80067b8 <SDMMC_CmdSelDesel+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80067c8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80067ca:	075a      	lsls	r2, r3, #29
 80067cc:	d413      	bmi.n	80067f6 <SDMMC_CmdSelDesel+0x66>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80067ce:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80067d0:	07db      	lsls	r3, r3, #31
 80067d2:	d40b      	bmi.n	80067ec <SDMMC_CmdSelDesel+0x5c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80067d4:	4b0f      	ldr	r3, [pc, #60]	; (8006814 <SDMMC_CmdSelDesel+0x84>)
 80067d6:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 80067d8:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	2b07      	cmp	r3, #7
 80067de:	d00e      	beq.n	80067fe <SDMMC_CmdSelDesel+0x6e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80067e0:	2001      	movs	r0, #1
  return errorstate;
 80067e2:	e001      	b.n	80067e8 <SDMMC_CmdSelDesel+0x58>
      return SDMMC_ERROR_TIMEOUT;
 80067e4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80067e8:	bc30      	pop	{r4, r5}
 80067ea:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80067ec:	2301      	movs	r3, #1
 80067ee:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80067f0:	4618      	mov	r0, r3
}
 80067f2:	bc30      	pop	{r4, r5}
 80067f4:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80067f6:	2304      	movs	r3, #4
 80067f8:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80067fa:	4618      	mov	r0, r3
 80067fc:	e7f4      	b.n	80067e8 <SDMMC_CmdSelDesel+0x58>
}
 80067fe:	bc30      	pop	{r4, r5}
 8006800:	f7ff bd5e 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 8006804:	20000068 	.word	0x20000068
 8006808:	10624dd3 	.word	0x10624dd3
 800680c:	fffee0c0 	.word	0xfffee0c0
 8006810:	00200045 	.word	0x00200045
 8006814:	002000c5 	.word	0x002000c5

08006818 <SDMMC_CmdGoIdleState>:
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006818:	4b12      	ldr	r3, [pc, #72]	; (8006864 <SDMMC_CmdGoIdleState+0x4c>)
{
 800681a:	4601      	mov	r1, r0
  SDMMCx->ARG = Command->Argument;
 800681c:	2200      	movs	r2, #0
{
 800681e:	b410      	push	{r4}
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006820:	4c11      	ldr	r4, [pc, #68]	; (8006868 <SDMMC_CmdGoIdleState+0x50>)
 8006822:	6818      	ldr	r0, [r3, #0]
 8006824:	f241 3388 	movw	r3, #5000	; 0x1388
  SDMMCx->ARG = Command->Argument;
 8006828:	608a      	str	r2, [r1, #8]
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800682a:	fba4 4000 	umull	r4, r0, r4, r0
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800682e:	4a0f      	ldr	r2, [pc, #60]	; (800686c <SDMMC_CmdGoIdleState+0x54>)
 8006830:	68cc      	ldr	r4, [r1, #12]
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006832:	0a40      	lsrs	r0, r0, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006834:	4022      	ands	r2, r4
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006836:	fb03 f300 	mul.w	r3, r3, r0
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800683a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800683e:	60ca      	str	r2, [r1, #12]
 8006840:	e002      	b.n	8006848 <SDMMC_CmdGoIdleState+0x30>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8006842:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8006844:	0612      	lsls	r2, r2, #24
 8006846:	d407      	bmi.n	8006858 <SDMMC_CmdGoIdleState+0x40>
    if (count-- == 0U)
 8006848:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 800684c:	d2f9      	bcs.n	8006842 <SDMMC_CmdGoIdleState+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 800684e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006852:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006856:	4770      	bx	lr
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006858:	4b05      	ldr	r3, [pc, #20]	; (8006870 <SDMMC_CmdGoIdleState+0x58>)
  return SDMMC_ERROR_NONE;
 800685a:	2000      	movs	r0, #0
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800685c:	638b      	str	r3, [r1, #56]	; 0x38
}
 800685e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006862:	4770      	bx	lr
 8006864:	20000068 	.word	0x20000068
 8006868:	10624dd3 	.word	0x10624dd3
 800686c:	fffee0c0 	.word	0xfffee0c0
 8006870:	002000c5 	.word	0x002000c5

08006874 <SDMMC_CmdOperCond>:
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006874:	4a1c      	ldr	r2, [pc, #112]	; (80068e8 <SDMMC_CmdOperCond+0x74>)
{
 8006876:	4601      	mov	r1, r0
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006878:	4b1c      	ldr	r3, [pc, #112]	; (80068ec <SDMMC_CmdOperCond+0x78>)
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800687a:	f241 1008 	movw	r0, #4360	; 0x1108
{
 800687e:	b430      	push	{r4, r5}
  SDMMCx->ARG = Command->Argument;
 8006880:	f44f 74d5 	mov.w	r4, #426	; 0x1aa
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006884:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 8006886:	608c      	str	r4, [r1, #8]
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006888:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800688c:	68cd      	ldr	r5, [r1, #12]
 800688e:	4c18      	ldr	r4, [pc, #96]	; (80068f0 <SDMMC_CmdOperCond+0x7c>)
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006890:	f241 3388 	movw	r3, #5000	; 0x1388
 8006894:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006896:	402c      	ands	r4, r5
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006898:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800689c:	4320      	orrs	r0, r4
 800689e:	60c8      	str	r0, [r1, #12]

  do
  {
    if (count-- == 0U)
 80068a0:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 80068a4:	d313      	bcc.n	80068ce <SDMMC_CmdOperCond+0x5a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDMMCx->STA;
 80068a6:	6b4a      	ldr	r2, [r1, #52]	; 0x34
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80068a8:	f012 0f45 	tst.w	r2, #69	; 0x45
 80068ac:	d0f8      	beq.n	80068a0 <SDMMC_CmdOperCond+0x2c>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80068ae:	0492      	lsls	r2, r2, #18
 80068b0:	d4f6      	bmi.n	80068a0 <SDMMC_CmdOperCond+0x2c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80068b2:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80068b4:	075b      	lsls	r3, r3, #29
 80068b6:	d412      	bmi.n	80068de <SDMMC_CmdOperCond+0x6a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80068b8:	6b48      	ldr	r0, [r1, #52]	; 0x34
 80068ba:	f010 0001 	ands.w	r0, r0, #1
 80068be:	d10a      	bne.n	80068d6 <SDMMC_CmdOperCond+0x62>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80068c0:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80068c2:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 80068c6:	d00d      	beq.n	80068e4 <SDMMC_CmdOperCond+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80068c8:	2340      	movs	r3, #64	; 0x40
 80068ca:	638b      	str	r3, [r1, #56]	; 0x38
 80068cc:	e001      	b.n	80068d2 <SDMMC_CmdOperCond+0x5e>
      return SDMMC_ERROR_TIMEOUT;
 80068ce:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80068d2:	bc30      	pop	{r4, r5}
 80068d4:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80068d6:	2001      	movs	r0, #1
 80068d8:	6388      	str	r0, [r1, #56]	; 0x38
}
 80068da:	bc30      	pop	{r4, r5}
 80068dc:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80068de:	2004      	movs	r0, #4
 80068e0:	6388      	str	r0, [r1, #56]	; 0x38
 80068e2:	e7f6      	b.n	80068d2 <SDMMC_CmdOperCond+0x5e>
  }

  return SDMMC_ERROR_NONE;
 80068e4:	4618      	mov	r0, r3
  return errorstate;
 80068e6:	e7f4      	b.n	80068d2 <SDMMC_CmdOperCond+0x5e>
 80068e8:	20000068 	.word	0x20000068
 80068ec:	10624dd3 	.word	0x10624dd3
 80068f0:	fffee0c0 	.word	0xfffee0c0

080068f4 <SDMMC_CmdAppCommand>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80068f4:	4a1c      	ldr	r2, [pc, #112]	; (8006968 <SDMMC_CmdAppCommand+0x74>)
 80068f6:	4b1d      	ldr	r3, [pc, #116]	; (800696c <SDMMC_CmdAppCommand+0x78>)
{
 80068f8:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80068fa:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80068fc:	f241 1437 	movw	r4, #4407	; 0x1137
  SDMMCx->ARG = Command->Argument;
 8006900:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006902:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006906:	68c1      	ldr	r1, [r0, #12]
 8006908:	4d19      	ldr	r5, [pc, #100]	; (8006970 <SDMMC_CmdAppCommand+0x7c>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800690a:	f241 3388 	movw	r3, #5000	; 0x1388
 800690e:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006910:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006912:	4918      	ldr	r1, [pc, #96]	; (8006974 <SDMMC_CmdAppCommand+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006914:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006918:	432c      	orrs	r4, r5
 800691a:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 800691c:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006920:	d312      	bcc.n	8006948 <SDMMC_CmdAppCommand+0x54>
    sta_reg = SDMMCx->STA;
 8006922:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006924:	420a      	tst	r2, r1
 8006926:	d0f9      	beq.n	800691c <SDMMC_CmdAppCommand+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006928:	0494      	lsls	r4, r2, #18
 800692a:	d4f7      	bmi.n	800691c <SDMMC_CmdAppCommand+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800692c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800692e:	075a      	lsls	r2, r3, #29
 8006930:	d413      	bmi.n	800695a <SDMMC_CmdAppCommand+0x66>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006932:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006934:	07db      	lsls	r3, r3, #31
 8006936:	d40b      	bmi.n	8006950 <SDMMC_CmdAppCommand+0x5c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006938:	4b0f      	ldr	r3, [pc, #60]	; (8006978 <SDMMC_CmdAppCommand+0x84>)
 800693a:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 800693c:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b37      	cmp	r3, #55	; 0x37
 8006942:	d00e      	beq.n	8006962 <SDMMC_CmdAppCommand+0x6e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006944:	2001      	movs	r0, #1
  return errorstate;
 8006946:	e001      	b.n	800694c <SDMMC_CmdAppCommand+0x58>
      return SDMMC_ERROR_TIMEOUT;
 8006948:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800694c:	bc30      	pop	{r4, r5}
 800694e:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006950:	2301      	movs	r3, #1
 8006952:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006954:	4618      	mov	r0, r3
}
 8006956:	bc30      	pop	{r4, r5}
 8006958:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800695a:	2304      	movs	r3, #4
 800695c:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800695e:	4618      	mov	r0, r3
 8006960:	e7f4      	b.n	800694c <SDMMC_CmdAppCommand+0x58>
}
 8006962:	bc30      	pop	{r4, r5}
 8006964:	f7ff bcac 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 8006968:	20000068 	.word	0x20000068
 800696c:	10624dd3 	.word	0x10624dd3
 8006970:	fffee0c0 	.word	0xfffee0c0
 8006974:	00200045 	.word	0x00200045
 8006978:	002000c5 	.word	0x002000c5

0800697c <SDMMC_CmdAppOperCommand>:
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800697c:	4a15      	ldr	r2, [pc, #84]	; (80069d4 <SDMMC_CmdAppOperCommand+0x58>)
 800697e:	4b16      	ldr	r3, [pc, #88]	; (80069d8 <SDMMC_CmdAppOperCommand+0x5c>)
{
 8006980:	b430      	push	{r4, r5}
 8006982:	4604      	mov	r4, r0
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006984:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006986:	f241 1029 	movw	r0, #4393	; 0x1129
  SDMMCx->ARG = Command->Argument;
 800698a:	60a1      	str	r1, [r4, #8]
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800698c:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006990:	68e5      	ldr	r5, [r4, #12]
 8006992:	4912      	ldr	r1, [pc, #72]	; (80069dc <SDMMC_CmdAppOperCommand+0x60>)
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006994:	f241 3388 	movw	r3, #5000	; 0x1388
 8006998:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800699a:	4029      	ands	r1, r5
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800699c:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80069a0:	4308      	orrs	r0, r1
 80069a2:	60e0      	str	r0, [r4, #12]
    if (count-- == 0U)
 80069a4:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 80069a8:	d30d      	bcc.n	80069c6 <SDMMC_CmdAppOperCommand+0x4a>
    sta_reg = SDMMCx->STA;
 80069aa:	6b62      	ldr	r2, [r4, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80069ac:	f012 0f45 	tst.w	r2, #69	; 0x45
 80069b0:	d0f8      	beq.n	80069a4 <SDMMC_CmdAppOperCommand+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80069b2:	0492      	lsls	r2, r2, #18
 80069b4:	d4f6      	bmi.n	80069a4 <SDMMC_CmdAppOperCommand+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80069b6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80069b8:	f010 0004 	ands.w	r0, r0, #4
 80069bc:	d107      	bne.n	80069ce <SDMMC_CmdAppOperCommand+0x52>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80069be:	4b08      	ldr	r3, [pc, #32]	; (80069e0 <SDMMC_CmdAppOperCommand+0x64>)
 80069c0:	63a3      	str	r3, [r4, #56]	; 0x38
}
 80069c2:	bc30      	pop	{r4, r5}
 80069c4:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80069c6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80069ca:	bc30      	pop	{r4, r5}
 80069cc:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80069ce:	2004      	movs	r0, #4
 80069d0:	63a0      	str	r0, [r4, #56]	; 0x38
 80069d2:	e7fa      	b.n	80069ca <SDMMC_CmdAppOperCommand+0x4e>
 80069d4:	20000068 	.word	0x20000068
 80069d8:	10624dd3 	.word	0x10624dd3
 80069dc:	fffee0c0 	.word	0xfffee0c0
 80069e0:	002000c5 	.word	0x002000c5

080069e4 <SDMMC_CmdBusWidth>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80069e4:	4a1c      	ldr	r2, [pc, #112]	; (8006a58 <SDMMC_CmdBusWidth+0x74>)
 80069e6:	4b1d      	ldr	r3, [pc, #116]	; (8006a5c <SDMMC_CmdBusWidth+0x78>)
{
 80069e8:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80069ea:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80069ec:	f241 1406 	movw	r4, #4358	; 0x1106
  SDMMCx->ARG = Command->Argument;
 80069f0:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80069f2:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80069f6:	68c1      	ldr	r1, [r0, #12]
 80069f8:	4d19      	ldr	r5, [pc, #100]	; (8006a60 <SDMMC_CmdBusWidth+0x7c>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80069fa:	f241 3388 	movw	r3, #5000	; 0x1388
 80069fe:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006a00:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006a02:	4918      	ldr	r1, [pc, #96]	; (8006a64 <SDMMC_CmdBusWidth+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006a04:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006a08:	432c      	orrs	r4, r5
 8006a0a:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 8006a0c:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006a10:	d312      	bcc.n	8006a38 <SDMMC_CmdBusWidth+0x54>
    sta_reg = SDMMCx->STA;
 8006a12:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006a14:	420a      	tst	r2, r1
 8006a16:	d0f9      	beq.n	8006a0c <SDMMC_CmdBusWidth+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006a18:	0494      	lsls	r4, r2, #18
 8006a1a:	d4f7      	bmi.n	8006a0c <SDMMC_CmdBusWidth+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006a1c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006a1e:	075a      	lsls	r2, r3, #29
 8006a20:	d413      	bmi.n	8006a4a <SDMMC_CmdBusWidth+0x66>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006a22:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006a24:	07db      	lsls	r3, r3, #31
 8006a26:	d40b      	bmi.n	8006a40 <SDMMC_CmdBusWidth+0x5c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006a28:	4b0f      	ldr	r3, [pc, #60]	; (8006a68 <SDMMC_CmdBusWidth+0x84>)
 8006a2a:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 8006a2c:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b06      	cmp	r3, #6
 8006a32:	d00e      	beq.n	8006a52 <SDMMC_CmdBusWidth+0x6e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006a34:	2001      	movs	r0, #1
  return errorstate;
 8006a36:	e001      	b.n	8006a3c <SDMMC_CmdBusWidth+0x58>
      return SDMMC_ERROR_TIMEOUT;
 8006a38:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006a3c:	bc30      	pop	{r4, r5}
 8006a3e:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006a40:	2301      	movs	r3, #1
 8006a42:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006a44:	4618      	mov	r0, r3
}
 8006a46:	bc30      	pop	{r4, r5}
 8006a48:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006a4a:	2304      	movs	r3, #4
 8006a4c:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006a4e:	4618      	mov	r0, r3
 8006a50:	e7f4      	b.n	8006a3c <SDMMC_CmdBusWidth+0x58>
}
 8006a52:	bc30      	pop	{r4, r5}
 8006a54:	f7ff bc34 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 8006a58:	20000068 	.word	0x20000068
 8006a5c:	10624dd3 	.word	0x10624dd3
 8006a60:	fffee0c0 	.word	0xfffee0c0
 8006a64:	00200045 	.word	0x00200045
 8006a68:	002000c5 	.word	0x002000c5

08006a6c <SDMMC_CmdSendSCR>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006a6c:	4a1d      	ldr	r2, [pc, #116]	; (8006ae4 <SDMMC_CmdSendSCR+0x78>)
  SDMMCx->ARG = Command->Argument;
 8006a6e:	2100      	movs	r1, #0
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006a70:	4b1d      	ldr	r3, [pc, #116]	; (8006ae8 <SDMMC_CmdSendSCR+0x7c>)
{
 8006a72:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006a74:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006a76:	f241 1433 	movw	r4, #4403	; 0x1133
  SDMMCx->ARG = Command->Argument;
 8006a7a:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006a7c:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006a80:	68c1      	ldr	r1, [r0, #12]
 8006a82:	4d1a      	ldr	r5, [pc, #104]	; (8006aec <SDMMC_CmdSendSCR+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006a84:	f241 3388 	movw	r3, #5000	; 0x1388
 8006a88:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006a8a:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006a8c:	4918      	ldr	r1, [pc, #96]	; (8006af0 <SDMMC_CmdSendSCR+0x84>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006a8e:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006a92:	432c      	orrs	r4, r5
 8006a94:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 8006a96:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006a9a:	d312      	bcc.n	8006ac2 <SDMMC_CmdSendSCR+0x56>
    sta_reg = SDMMCx->STA;
 8006a9c:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006a9e:	420a      	tst	r2, r1
 8006aa0:	d0f9      	beq.n	8006a96 <SDMMC_CmdSendSCR+0x2a>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006aa2:	0494      	lsls	r4, r2, #18
 8006aa4:	d4f7      	bmi.n	8006a96 <SDMMC_CmdSendSCR+0x2a>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006aa6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006aa8:	075a      	lsls	r2, r3, #29
 8006aaa:	d413      	bmi.n	8006ad4 <SDMMC_CmdSendSCR+0x68>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006aac:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006aae:	07db      	lsls	r3, r3, #31
 8006ab0:	d40b      	bmi.n	8006aca <SDMMC_CmdSendSCR+0x5e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006ab2:	4b10      	ldr	r3, [pc, #64]	; (8006af4 <SDMMC_CmdSendSCR+0x88>)
 8006ab4:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 8006ab6:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b33      	cmp	r3, #51	; 0x33
 8006abc:	d00e      	beq.n	8006adc <SDMMC_CmdSendSCR+0x70>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006abe:	2001      	movs	r0, #1
  return errorstate;
 8006ac0:	e001      	b.n	8006ac6 <SDMMC_CmdSendSCR+0x5a>
      return SDMMC_ERROR_TIMEOUT;
 8006ac2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006ac6:	bc30      	pop	{r4, r5}
 8006ac8:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006aca:	2301      	movs	r3, #1
 8006acc:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ace:	4618      	mov	r0, r3
}
 8006ad0:	bc30      	pop	{r4, r5}
 8006ad2:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006ad4:	2304      	movs	r3, #4
 8006ad6:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006ad8:	4618      	mov	r0, r3
 8006ada:	e7f4      	b.n	8006ac6 <SDMMC_CmdSendSCR+0x5a>
}
 8006adc:	bc30      	pop	{r4, r5}
 8006ade:	f7ff bbef 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 8006ae2:	bf00      	nop
 8006ae4:	20000068 	.word	0x20000068
 8006ae8:	10624dd3 	.word	0x10624dd3
 8006aec:	fffee0c0 	.word	0xfffee0c0
 8006af0:	00200045 	.word	0x00200045
 8006af4:	002000c5 	.word	0x002000c5

08006af8 <SDMMC_CmdSendCID>:
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006af8:	4a19      	ldr	r2, [pc, #100]	; (8006b60 <SDMMC_CmdSendCID+0x68>)
{
 8006afa:	4601      	mov	r1, r0
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006afc:	4b19      	ldr	r3, [pc, #100]	; (8006b64 <SDMMC_CmdSendCID+0x6c>)
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006afe:	f241 3002 	movw	r0, #4866	; 0x1302
{
 8006b02:	b430      	push	{r4, r5}
  SDMMCx->ARG = Command->Argument;
 8006b04:	2400      	movs	r4, #0
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b06:	6812      	ldr	r2, [r2, #0]
  SDMMCx->ARG = Command->Argument;
 8006b08:	608c      	str	r4, [r1, #8]
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b0a:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006b0e:	68cd      	ldr	r5, [r1, #12]
 8006b10:	4c15      	ldr	r4, [pc, #84]	; (8006b68 <SDMMC_CmdSendCID+0x70>)
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b12:	f241 3388 	movw	r3, #5000	; 0x1388
 8006b16:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006b18:	402c      	ands	r4, r5
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b1a:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006b1e:	4320      	orrs	r0, r4
 8006b20:	60c8      	str	r0, [r1, #12]
    if (count-- == 0U)
 8006b22:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006b26:	d310      	bcc.n	8006b4a <SDMMC_CmdSendCID+0x52>
    sta_reg = SDMMCx->STA;
 8006b28:	6b4a      	ldr	r2, [r1, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006b2a:	f012 0f45 	tst.w	r2, #69	; 0x45
 8006b2e:	d0f8      	beq.n	8006b22 <SDMMC_CmdSendCID+0x2a>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006b30:	0492      	lsls	r2, r2, #18
 8006b32:	d4f6      	bmi.n	8006b22 <SDMMC_CmdSendCID+0x2a>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006b34:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8006b36:	075b      	lsls	r3, r3, #29
 8006b38:	d40f      	bmi.n	8006b5a <SDMMC_CmdSendCID+0x62>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006b3a:	6b48      	ldr	r0, [r1, #52]	; 0x34
 8006b3c:	f010 0001 	ands.w	r0, r0, #1
 8006b40:	d107      	bne.n	8006b52 <SDMMC_CmdSendCID+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006b42:	4b0a      	ldr	r3, [pc, #40]	; (8006b6c <SDMMC_CmdSendCID+0x74>)
 8006b44:	638b      	str	r3, [r1, #56]	; 0x38
}
 8006b46:	bc30      	pop	{r4, r5}
 8006b48:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006b4a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006b4e:	bc30      	pop	{r4, r5}
 8006b50:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006b52:	2001      	movs	r0, #1
 8006b54:	6388      	str	r0, [r1, #56]	; 0x38
}
 8006b56:	bc30      	pop	{r4, r5}
 8006b58:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006b5a:	2004      	movs	r0, #4
 8006b5c:	6388      	str	r0, [r1, #56]	; 0x38
 8006b5e:	e7f6      	b.n	8006b4e <SDMMC_CmdSendCID+0x56>
 8006b60:	20000068 	.word	0x20000068
 8006b64:	10624dd3 	.word	0x10624dd3
 8006b68:	fffee0c0 	.word	0xfffee0c0
 8006b6c:	002000c5 	.word	0x002000c5

08006b70 <SDMMC_CmdSendCSD>:
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b70:	4a19      	ldr	r2, [pc, #100]	; (8006bd8 <SDMMC_CmdSendCSD+0x68>)
 8006b72:	4b1a      	ldr	r3, [pc, #104]	; (8006bdc <SDMMC_CmdSendCSD+0x6c>)
{
 8006b74:	b430      	push	{r4, r5}
 8006b76:	4604      	mov	r4, r0
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b78:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006b7a:	f241 3009 	movw	r0, #4873	; 0x1309
  SDMMCx->ARG = Command->Argument;
 8006b7e:	60a1      	str	r1, [r4, #8]
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b80:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006b84:	68e5      	ldr	r5, [r4, #12]
 8006b86:	4916      	ldr	r1, [pc, #88]	; (8006be0 <SDMMC_CmdSendCSD+0x70>)
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b88:	f241 3388 	movw	r3, #5000	; 0x1388
 8006b8c:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006b8e:	4029      	ands	r1, r5
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006b90:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006b94:	4308      	orrs	r0, r1
 8006b96:	60e0      	str	r0, [r4, #12]
    if (count-- == 0U)
 8006b98:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006b9c:	d310      	bcc.n	8006bc0 <SDMMC_CmdSendCSD+0x50>
    sta_reg = SDMMCx->STA;
 8006b9e:	6b62      	ldr	r2, [r4, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006ba0:	f012 0f45 	tst.w	r2, #69	; 0x45
 8006ba4:	d0f8      	beq.n	8006b98 <SDMMC_CmdSendCSD+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006ba6:	0492      	lsls	r2, r2, #18
 8006ba8:	d4f6      	bmi.n	8006b98 <SDMMC_CmdSendCSD+0x28>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006baa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006bac:	075b      	lsls	r3, r3, #29
 8006bae:	d40f      	bmi.n	8006bd0 <SDMMC_CmdSendCSD+0x60>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006bb0:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8006bb2:	f010 0001 	ands.w	r0, r0, #1
 8006bb6:	d107      	bne.n	8006bc8 <SDMMC_CmdSendCSD+0x58>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006bb8:	4b0a      	ldr	r3, [pc, #40]	; (8006be4 <SDMMC_CmdSendCSD+0x74>)
 8006bba:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8006bbc:	bc30      	pop	{r4, r5}
 8006bbe:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006bc0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006bc4:	bc30      	pop	{r4, r5}
 8006bc6:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006bc8:	2001      	movs	r0, #1
 8006bca:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8006bcc:	bc30      	pop	{r4, r5}
 8006bce:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006bd0:	2004      	movs	r0, #4
 8006bd2:	63a0      	str	r0, [r4, #56]	; 0x38
 8006bd4:	e7f6      	b.n	8006bc4 <SDMMC_CmdSendCSD+0x54>
 8006bd6:	bf00      	nop
 8006bd8:	20000068 	.word	0x20000068
 8006bdc:	10624dd3 	.word	0x10624dd3
 8006be0:	fffee0c0 	.word	0xfffee0c0
 8006be4:	002000c5 	.word	0x002000c5

08006be8 <SDMMC_CmdSetRelAdd>:
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006be8:	4b25      	ldr	r3, [pc, #148]	; (8006c80 <SDMMC_CmdSetRelAdd+0x98>)
 8006bea:	4a26      	ldr	r2, [pc, #152]	; (8006c84 <SDMMC_CmdSetRelAdd+0x9c>)
{
 8006bec:	b470      	push	{r4, r5, r6}
  SDMMCx->ARG = Command->Argument;
 8006bee:	2400      	movs	r4, #0
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006bf0:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006bf2:	4d25      	ldr	r5, [pc, #148]	; (8006c88 <SDMMC_CmdSetRelAdd+0xa0>)
  SDMMCx->ARG = Command->Argument;
 8006bf4:	6084      	str	r4, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006bf6:	f241 1403 	movw	r4, #4355	; 0x1103
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006bfa:	fba2 2303 	umull	r2, r3, r2, r3
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006bfe:	68c6      	ldr	r6, [r0, #12]
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c00:	0a5a      	lsrs	r2, r3, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006c02:	4035      	ands	r5, r6
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c04:	f241 3388 	movw	r3, #5000	; 0x1388
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006c08:	432c      	orrs	r4, r5
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006c0a:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006c0e:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 8006c10:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006c14:	d311      	bcc.n	8006c3a <SDMMC_CmdSetRelAdd+0x52>
    sta_reg = SDMMCx->STA;
 8006c16:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006c18:	f012 0f45 	tst.w	r2, #69	; 0x45
 8006c1c:	d0f8      	beq.n	8006c10 <SDMMC_CmdSetRelAdd+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006c1e:	0496      	lsls	r6, r2, #18
 8006c20:	d4f6      	bmi.n	8006c10 <SDMMC_CmdSetRelAdd+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006c22:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006c24:	075d      	lsls	r5, r3, #29
 8006c26:	d411      	bmi.n	8006c4c <SDMMC_CmdSetRelAdd+0x64>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006c28:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006c2a:	07dc      	lsls	r4, r3, #31
 8006c2c:	d409      	bmi.n	8006c42 <SDMMC_CmdSetRelAdd+0x5a>
  return (uint8_t)(SDMMCx->RESPCMD);
 8006c2e:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	2b03      	cmp	r3, #3
 8006c34:	d00e      	beq.n	8006c54 <SDMMC_CmdSetRelAdd+0x6c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006c36:	2001      	movs	r0, #1
 8006c38:	e001      	b.n	8006c3e <SDMMC_CmdSetRelAdd+0x56>
      return SDMMC_ERROR_TIMEOUT;
 8006c3a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006c3e:	bc70      	pop	{r4, r5, r6}
 8006c40:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006c42:	2301      	movs	r3, #1
 8006c44:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006c46:	4618      	mov	r0, r3
}
 8006c48:	bc70      	pop	{r4, r5, r6}
 8006c4a:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006c4c:	2304      	movs	r3, #4
 8006c4e:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006c50:	4618      	mov	r0, r3
 8006c52:	e7f4      	b.n	8006c3e <SDMMC_CmdSetRelAdd+0x56>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006c54:	4b0d      	ldr	r3, [pc, #52]	; (8006c8c <SDMMC_CmdSetRelAdd+0xa4>)
 8006c56:	6383      	str	r3, [r0, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8006c58:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8006c5a:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 8006c5e:	d009      	beq.n	8006c74 <SDMMC_CmdSetRelAdd+0x8c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006c60:	045a      	lsls	r2, r3, #17
 8006c62:	d40a      	bmi.n	8006c7a <SDMMC_CmdSetRelAdd+0x92>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006c64:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006c68:	bf0c      	ite	eq
 8006c6a:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8006c6e:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8006c72:	e7e4      	b.n	8006c3e <SDMMC_CmdSetRelAdd+0x56>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006c74:	0c1b      	lsrs	r3, r3, #16
 8006c76:	800b      	strh	r3, [r1, #0]
 8006c78:	e7e1      	b.n	8006c3e <SDMMC_CmdSetRelAdd+0x56>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006c7a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006c7e:	e7de      	b.n	8006c3e <SDMMC_CmdSetRelAdd+0x56>
 8006c80:	20000068 	.word	0x20000068
 8006c84:	10624dd3 	.word	0x10624dd3
 8006c88:	fffee0c0 	.word	0xfffee0c0
 8006c8c:	002000c5 	.word	0x002000c5

08006c90 <SDMMC_CmdSendStatus>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006c90:	4a1c      	ldr	r2, [pc, #112]	; (8006d04 <SDMMC_CmdSendStatus+0x74>)
 8006c92:	4b1d      	ldr	r3, [pc, #116]	; (8006d08 <SDMMC_CmdSendStatus+0x78>)
{
 8006c94:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006c96:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006c98:	f241 140d 	movw	r4, #4365	; 0x110d
  SDMMCx->ARG = Command->Argument;
 8006c9c:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006c9e:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006ca2:	68c1      	ldr	r1, [r0, #12]
 8006ca4:	4d19      	ldr	r5, [pc, #100]	; (8006d0c <SDMMC_CmdSendStatus+0x7c>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006ca6:	f241 3388 	movw	r3, #5000	; 0x1388
 8006caa:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006cac:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006cae:	4918      	ldr	r1, [pc, #96]	; (8006d10 <SDMMC_CmdSendStatus+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006cb0:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006cb4:	432c      	orrs	r4, r5
 8006cb6:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 8006cb8:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006cbc:	d312      	bcc.n	8006ce4 <SDMMC_CmdSendStatus+0x54>
    sta_reg = SDMMCx->STA;
 8006cbe:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006cc0:	420a      	tst	r2, r1
 8006cc2:	d0f9      	beq.n	8006cb8 <SDMMC_CmdSendStatus+0x28>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006cc4:	0494      	lsls	r4, r2, #18
 8006cc6:	d4f7      	bmi.n	8006cb8 <SDMMC_CmdSendStatus+0x28>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006cc8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006cca:	075a      	lsls	r2, r3, #29
 8006ccc:	d413      	bmi.n	8006cf6 <SDMMC_CmdSendStatus+0x66>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006cce:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006cd0:	07db      	lsls	r3, r3, #31
 8006cd2:	d40b      	bmi.n	8006cec <SDMMC_CmdSendStatus+0x5c>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006cd4:	4b0f      	ldr	r3, [pc, #60]	; (8006d14 <SDMMC_CmdSendStatus+0x84>)
 8006cd6:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 8006cd8:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b0d      	cmp	r3, #13
 8006cde:	d00e      	beq.n	8006cfe <SDMMC_CmdSendStatus+0x6e>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006ce0:	2001      	movs	r0, #1
  return errorstate;
 8006ce2:	e001      	b.n	8006ce8 <SDMMC_CmdSendStatus+0x58>
      return SDMMC_ERROR_TIMEOUT;
 8006ce4:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006ce8:	bc30      	pop	{r4, r5}
 8006cea:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006cec:	2301      	movs	r3, #1
 8006cee:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006cf0:	4618      	mov	r0, r3
}
 8006cf2:	bc30      	pop	{r4, r5}
 8006cf4:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006cf6:	2304      	movs	r3, #4
 8006cf8:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	e7f4      	b.n	8006ce8 <SDMMC_CmdSendStatus+0x58>
}
 8006cfe:	bc30      	pop	{r4, r5}
 8006d00:	f7ff bade 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 8006d04:	20000068 	.word	0x20000068
 8006d08:	10624dd3 	.word	0x10624dd3
 8006d0c:	fffee0c0 	.word	0xfffee0c0
 8006d10:	00200045 	.word	0x00200045
 8006d14:	002000c5 	.word	0x002000c5

08006d18 <SDMMC_CmdStatusRegister>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006d18:	4a1d      	ldr	r2, [pc, #116]	; (8006d90 <SDMMC_CmdStatusRegister+0x78>)
  SDMMCx->ARG = Command->Argument;
 8006d1a:	2100      	movs	r1, #0
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006d1c:	4b1d      	ldr	r3, [pc, #116]	; (8006d94 <SDMMC_CmdStatusRegister+0x7c>)
{
 8006d1e:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006d20:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006d22:	f241 140d 	movw	r4, #4365	; 0x110d
  SDMMCx->ARG = Command->Argument;
 8006d26:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006d28:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006d2c:	68c1      	ldr	r1, [r0, #12]
 8006d2e:	4d1a      	ldr	r5, [pc, #104]	; (8006d98 <SDMMC_CmdStatusRegister+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006d30:	f241 3388 	movw	r3, #5000	; 0x1388
 8006d34:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006d36:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006d38:	4918      	ldr	r1, [pc, #96]	; (8006d9c <SDMMC_CmdStatusRegister+0x84>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006d3a:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006d3e:	432c      	orrs	r4, r5
 8006d40:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 8006d42:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006d46:	d312      	bcc.n	8006d6e <SDMMC_CmdStatusRegister+0x56>
    sta_reg = SDMMCx->STA;
 8006d48:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006d4a:	420a      	tst	r2, r1
 8006d4c:	d0f9      	beq.n	8006d42 <SDMMC_CmdStatusRegister+0x2a>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006d4e:	0494      	lsls	r4, r2, #18
 8006d50:	d4f7      	bmi.n	8006d42 <SDMMC_CmdStatusRegister+0x2a>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006d52:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006d54:	075a      	lsls	r2, r3, #29
 8006d56:	d413      	bmi.n	8006d80 <SDMMC_CmdStatusRegister+0x68>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006d58:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006d5a:	07db      	lsls	r3, r3, #31
 8006d5c:	d40b      	bmi.n	8006d76 <SDMMC_CmdStatusRegister+0x5e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006d5e:	4b10      	ldr	r3, [pc, #64]	; (8006da0 <SDMMC_CmdStatusRegister+0x88>)
 8006d60:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 8006d62:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	2b0d      	cmp	r3, #13
 8006d68:	d00e      	beq.n	8006d88 <SDMMC_CmdStatusRegister+0x70>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d6a:	2001      	movs	r0, #1
  return errorstate;
 8006d6c:	e001      	b.n	8006d72 <SDMMC_CmdStatusRegister+0x5a>
      return SDMMC_ERROR_TIMEOUT;
 8006d6e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006d72:	bc30      	pop	{r4, r5}
 8006d74:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006d76:	2301      	movs	r3, #1
 8006d78:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006d7a:	4618      	mov	r0, r3
}
 8006d7c:	bc30      	pop	{r4, r5}
 8006d7e:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006d80:	2304      	movs	r3, #4
 8006d82:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006d84:	4618      	mov	r0, r3
 8006d86:	e7f4      	b.n	8006d72 <SDMMC_CmdStatusRegister+0x5a>
}
 8006d88:	bc30      	pop	{r4, r5}
 8006d8a:	f7ff ba99 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 8006d8e:	bf00      	nop
 8006d90:	20000068 	.word	0x20000068
 8006d94:	10624dd3 	.word	0x10624dd3
 8006d98:	fffee0c0 	.word	0xfffee0c0
 8006d9c:	00200045 	.word	0x00200045
 8006da0:	002000c5 	.word	0x002000c5

08006da4 <SDMMC_CmdVoltageSwitch>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006da4:	4a1d      	ldr	r2, [pc, #116]	; (8006e1c <SDMMC_CmdVoltageSwitch+0x78>)
  SDMMCx->ARG = Command->Argument;
 8006da6:	2100      	movs	r1, #0
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006da8:	4b1d      	ldr	r3, [pc, #116]	; (8006e20 <SDMMC_CmdVoltageSwitch+0x7c>)
{
 8006daa:	b430      	push	{r4, r5}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006dac:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006dae:	f241 140b 	movw	r4, #4363	; 0x110b
  SDMMCx->ARG = Command->Argument;
 8006db2:	6081      	str	r1, [r0, #8]
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006db4:	fba3 3202 	umull	r3, r2, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006db8:	68c1      	ldr	r1, [r0, #12]
 8006dba:	4d1a      	ldr	r5, [pc, #104]	; (8006e24 <SDMMC_CmdVoltageSwitch+0x80>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006dbc:	f241 3388 	movw	r3, #5000	; 0x1388
 8006dc0:	0a52      	lsrs	r2, r2, #9
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006dc2:	400d      	ands	r5, r1
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006dc4:	4918      	ldr	r1, [pc, #96]	; (8006e28 <SDMMC_CmdVoltageSwitch+0x84>)
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006dc6:	fb03 f302 	mul.w	r3, r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006dca:	432c      	orrs	r4, r5
 8006dcc:	60c4      	str	r4, [r0, #12]
    if (count-- == 0U)
 8006dce:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
 8006dd2:	d312      	bcc.n	8006dfa <SDMMC_CmdVoltageSwitch+0x56>
    sta_reg = SDMMCx->STA;
 8006dd4:	6b42      	ldr	r2, [r0, #52]	; 0x34
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006dd6:	420a      	tst	r2, r1
 8006dd8:	d0f9      	beq.n	8006dce <SDMMC_CmdVoltageSwitch+0x2a>
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8006dda:	0494      	lsls	r4, r2, #18
 8006ddc:	d4f7      	bmi.n	8006dce <SDMMC_CmdVoltageSwitch+0x2a>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006dde:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006de0:	075a      	lsls	r2, r3, #29
 8006de2:	d413      	bmi.n	8006e0c <SDMMC_CmdVoltageSwitch+0x68>
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006de4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006de6:	07db      	lsls	r3, r3, #31
 8006de8:	d40b      	bmi.n	8006e02 <SDMMC_CmdVoltageSwitch+0x5e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006dea:	4b10      	ldr	r3, [pc, #64]	; (8006e2c <SDMMC_CmdVoltageSwitch+0x88>)
 8006dec:	6383      	str	r3, [r0, #56]	; 0x38
  return (uint8_t)(SDMMCx->RESPCMD);
 8006dee:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b0b      	cmp	r3, #11
 8006df4:	d00e      	beq.n	8006e14 <SDMMC_CmdVoltageSwitch+0x70>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006df6:	2001      	movs	r0, #1
  return errorstate;
 8006df8:	e001      	b.n	8006dfe <SDMMC_CmdVoltageSwitch+0x5a>
      return SDMMC_ERROR_TIMEOUT;
 8006dfa:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006dfe:	bc30      	pop	{r4, r5}
 8006e00:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006e02:	2301      	movs	r3, #1
 8006e04:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006e06:	4618      	mov	r0, r3
}
 8006e08:	bc30      	pop	{r4, r5}
 8006e0a:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006e0c:	2304      	movs	r3, #4
 8006e0e:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006e10:	4618      	mov	r0, r3
 8006e12:	e7f4      	b.n	8006dfe <SDMMC_CmdVoltageSwitch+0x5a>
}
 8006e14:	bc30      	pop	{r4, r5}
 8006e16:	f7ff ba53 	b.w	80062c0 <SDMMC_GetCmdResp1.part.2>
 8006e1a:	bf00      	nop
 8006e1c:	20000068 	.word	0x20000068
 8006e20:	10624dd3 	.word	0x10624dd3
 8006e24:	fffee0c0 	.word	0xfffee0c0
 8006e28:	00200045 	.word	0x00200045
 8006e2c:	002000c5 	.word	0x002000c5

08006e30 <tPowerFollower_initToPool>:
{
    tPowerFollower_initToPool(pf, factor, &leaf.mempool);
}

void    tPowerFollower_initToPool   (tPowerFollower* const pf, float factor, tMempool* const mp)
{
 8006e30:	b538      	push	{r3, r4, r5, lr}
 8006e32:	ed2d 8b02 	vpush	{d8}
    _tMempool* m = *mp;
 8006e36:	680c      	ldr	r4, [r1, #0]
{
 8006e38:	4605      	mov	r5, r0
    _tPowerFollower* p = *pf = (_tPowerFollower*) mpool_alloc(sizeof(_tPowerFollower), m);
 8006e3a:	2010      	movs	r0, #16
{
 8006e3c:	eeb0 8a40 	vmov.f32	s16, s0
    _tPowerFollower* p = *pf = (_tPowerFollower*) mpool_alloc(sizeof(_tPowerFollower), m);
 8006e40:	4621      	mov	r1, r4
 8006e42:	f000 ff49 	bl	8007cd8 <mpool_alloc>
    p->mempool = m;
    
    p->curr=0.0f;
    p->factor=factor;
    p->oneminusfactor=1.0f-factor;
 8006e46:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    p->curr=0.0f;
 8006e4a:	2300      	movs	r3, #0
    _tPowerFollower* p = *pf = (_tPowerFollower*) mpool_alloc(sizeof(_tPowerFollower), m);
 8006e4c:	6028      	str	r0, [r5, #0]
    p->mempool = m;
 8006e4e:	6004      	str	r4, [r0, #0]
    p->oneminusfactor=1.0f-factor;
 8006e50:	ee77 7ac8 	vsub.f32	s15, s15, s16
    p->factor=factor;
 8006e54:	ed80 8a01 	vstr	s16, [r0, #4]
    p->curr=0.0f;
 8006e58:	60c3      	str	r3, [r0, #12]
    p->oneminusfactor=1.0f-factor;
 8006e5a:	edc0 7a02 	vstr	s15, [r0, #8]
}
 8006e5e:	ecbd 8b02 	vpop	{d8}
 8006e62:	bd38      	pop	{r3, r4, r5, pc}

08006e64 <tLinearDelay_initToPool>:
{
    tLinearDelay_initToPool(dl, delay, maxDelay, &leaf.mempool);
}

void tLinearDelay_initToPool  (tLinearDelay* const dl, float delay, uint32_t maxDelay, tMempool* const mp)
{
 8006e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e66:	ed2d 8b02 	vpush	{d8}
    _tMempool* m = *mp;
 8006e6a:	6816      	ldr	r6, [r2, #0]
{
 8006e6c:	460d      	mov	r5, r1
 8006e6e:	4607      	mov	r7, r0
    _tLinearDelay* d = *dl = (_tLinearDelay*) mpool_alloc(sizeof(_tLinearDelay), m);
 8006e70:	202c      	movs	r0, #44	; 0x2c
 8006e72:	4631      	mov	r1, r6
{
 8006e74:	eeb0 8a40 	vmov.f32	s16, s0
    _tLinearDelay* d = *dl = (_tLinearDelay*) mpool_alloc(sizeof(_tLinearDelay), m);
 8006e78:	f000 ff2e 	bl	8007cd8 <mpool_alloc>
    d->mempool = m;

    d->maxDelay = maxDelay;

    if (delay > maxDelay)   d->delay = maxDelay;
 8006e7c:	ee07 5a90 	vmov	s15, r5
    _tLinearDelay* d = *dl = (_tLinearDelay*) mpool_alloc(sizeof(_tLinearDelay), m);
 8006e80:	6038      	str	r0, [r7, #0]
 8006e82:	4604      	mov	r4, r0
    if (delay > maxDelay)   d->delay = maxDelay;
 8006e84:	eef8 7a67 	vcvt.f32.u32	s15, s15
    d->mempool = m;
 8006e88:	6006      	str	r6, [r0, #0]
    d->maxDelay = maxDelay;
 8006e8a:	61c5      	str	r5, [r0, #28]
    if (delay > maxDelay)   d->delay = maxDelay;
 8006e8c:	eef4 7ac8 	vcmpe.f32	s15, s16
 8006e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e94:	d457      	bmi.n	8006f46 <tLinearDelay_initToPool+0xe2>
    else if (delay < 0.0f)  d->delay = 0.0f;
 8006e96:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ea0:	bf4c      	ite	mi
 8006ea2:	6203      	strmi	r3, [r0, #32]
    else                    d->delay = delay;
 8006ea4:	ed80 8a08 	vstrpl	s16, [r0, #32]

    d->buff = (float*) mpool_alloc(sizeof(float) * maxDelay, m);
 8006ea8:	4631      	mov	r1, r6
 8006eaa:	00a8      	lsls	r0, r5, #2
 8006eac:	f000 ff14 	bl	8007cd8 <mpool_alloc>

    d->gain = 1.0f;

    d->lastIn = 0.0f;
 8006eb0:	eddf 7a26 	vldr	s15, [pc, #152]	; 8006f4c <tLinearDelay_initToPool+0xe8>
    d->gain = 1.0f;
 8006eb4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    d->lastOut = 0.0f;
    
    d->inPoint = 0;
 8006eb8:	2300      	movs	r3, #0
    d->buff = (float*) mpool_alloc(sizeof(float) * maxDelay, m);
 8006eba:	60a0      	str	r0, [r4, #8]

int     tLinearDelay_setDelay (tLinearDelay* const dl, float delay)
{
    _tLinearDelay* d = *dl;

    d->delay = LEAF_clip(0.0f, delay,  d->maxDelay);
 8006ebc:	eeb0 0a67 	vmov.f32	s0, s15
    d->gain = 1.0f;
 8006ec0:	6062      	str	r2, [r4, #4]
    d->lastIn = 0.0f;
 8006ec2:	edc4 7a04 	vstr	s15, [r4, #16]
    d->lastOut = 0.0f;
 8006ec6:	edc4 7a03 	vstr	s15, [r4, #12]
    d->delay = LEAF_clip(0.0f, delay,  d->maxDelay);
 8006eca:	edd4 0a08 	vldr	s1, [r4, #32]
    d->outPoint = 0;
 8006ece:	e9c4 3305 	strd	r3, r3, [r4, #20]
    _tLinearDelay* d = *dl;
 8006ed2:	683d      	ldr	r5, [r7, #0]
    d->delay = LEAF_clip(0.0f, delay,  d->maxDelay);
 8006ed4:	edd5 7a07 	vldr	s15, [r5, #28]
 8006ed8:	eeb8 1a67 	vcvt.f32.u32	s2, s15
 8006edc:	f000 feb4 	bl	8007c48 <LEAF_clip>

    float outPointer = d->inPoint - d->delay;
 8006ee0:	edd5 7a05 	vldr	s15, [r5, #20]
    d->delay = LEAF_clip(0.0f, delay,  d->maxDelay);
 8006ee4:	ed85 0a08 	vstr	s0, [r5, #32]
    float outPointer = d->inPoint - d->delay;
 8006ee8:	eef8 7a67 	vcvt.f32.u32	s15, s15

    while ( outPointer < 0 )
        outPointer += d->maxDelay; // modulo maximum length
 8006eec:	69ea      	ldr	r2, [r5, #28]
    float outPointer = d->inPoint - d->delay;
 8006eee:	ee37 0ac0 	vsub.f32	s0, s15, s0
    while ( outPointer < 0 )
 8006ef2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006efa:	d50a      	bpl.n	8006f12 <tLinearDelay_initToPool+0xae>
        outPointer += d->maxDelay; // modulo maximum length
 8006efc:	ee07 2a90 	vmov	s15, r2
 8006f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f04:	ee30 0a27 	vadd.f32	s0, s0, s15
    while ( outPointer < 0 )
 8006f08:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f10:	d4f8      	bmi.n	8006f04 <tLinearDelay_initToPool+0xa0>

    d->outPoint = (uint32_t) outPointer;   // integer part
 8006f12:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8006f16:	ee17 3a90 	vmov	r3, s15

    d->alpha = outPointer - d->outPoint; // fractional part
    d->omAlpha = 1.0f - d->alpha;
 8006f1a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    d->alpha = outPointer - d->outPoint; // fractional part
 8006f1e:	ee07 3a10 	vmov	s14, r3

    if ( d->outPoint == d->maxDelay ) d->outPoint = 0;
 8006f22:	4293      	cmp	r3, r2
    d->outPoint = (uint32_t) outPointer;   // integer part
 8006f24:	61ab      	str	r3, [r5, #24]
    d->alpha = outPointer - d->outPoint; // fractional part
 8006f26:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8006f2a:	ee30 0a47 	vsub.f32	s0, s0, s14
    d->omAlpha = 1.0f - d->alpha;
 8006f2e:	ee77 7ac0 	vsub.f32	s15, s15, s0
    d->alpha = outPointer - d->outPoint; // fractional part
 8006f32:	ed85 0a09 	vstr	s0, [r5, #36]	; 0x24
    d->omAlpha = 1.0f - d->alpha;
 8006f36:	edc5 7a0a 	vstr	s15, [r5, #40]	; 0x28
    if ( d->outPoint == d->maxDelay ) d->outPoint = 0;
 8006f3a:	d101      	bne.n	8006f40 <tLinearDelay_initToPool+0xdc>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	61ab      	str	r3, [r5, #24]
}
 8006f40:	ecbd 8b02 	vpop	{d8}
 8006f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (delay > maxDelay)   d->delay = maxDelay;
 8006f46:	edc0 7a08 	vstr	s15, [r0, #32]
 8006f4a:	e7ad      	b.n	8006ea8 <tLinearDelay_initToPool+0x44>
 8006f4c:	00000000 	.word	0x00000000

08006f50 <tLinearDelay_clear>:
    _tLinearDelay* d = *dl;
 8006f50:	6801      	ldr	r1, [r0, #0]
    for (unsigned i = 0; i < d->maxDelay; i++)
 8006f52:	69cb      	ldr	r3, [r1, #28]
 8006f54:	b14b      	cbz	r3, 8006f6a <tLinearDelay_clear+0x1a>
 8006f56:	2300      	movs	r3, #0
        d->buff[i] = 0;
 8006f58:	2000      	movs	r0, #0
 8006f5a:	688a      	ldr	r2, [r1, #8]
 8006f5c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    for (unsigned i = 0; i < d->maxDelay; i++)
 8006f60:	3301      	adds	r3, #1
        d->buff[i] = 0;
 8006f62:	6010      	str	r0, [r2, #0]
    for (unsigned i = 0; i < d->maxDelay; i++)
 8006f64:	69ca      	ldr	r2, [r1, #28]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d8f7      	bhi.n	8006f5a <tLinearDelay_clear+0xa>
}
 8006f6a:	4770      	bx	lr

08006f6c <tFeedbackLeveler_initToPool>:
{
    tFeedbackLeveler_initToPool(fb, targetLevel, factor, strength, mode, &leaf.mempool);
}

void tFeedbackLeveler_initToPool (tFeedbackLeveler* const fb, float targetLevel, float factor, float strength, int mode, tMempool* const mp)
{
 8006f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    _tMempool* m = *mp;
 8006f70:	6815      	ldr	r5, [r2, #0]
{
 8006f72:	4680      	mov	r8, r0
 8006f74:	460f      	mov	r7, r1
    _tFeedbackLeveler* p = *fb = (_tFeedbackLeveler*) mpool_alloc(sizeof(_tFeedbackLeveler), m);
 8006f76:	2018      	movs	r0, #24
 8006f78:	4629      	mov	r1, r5
{
 8006f7a:	4616      	mov	r6, r2
 8006f7c:	ed2d 8b04 	vpush	{d8-d9}
 8006f80:	eef0 8a40 	vmov.f32	s17, s0
 8006f84:	eeb0 9a60 	vmov.f32	s18, s1
 8006f88:	eeb0 8a41 	vmov.f32	s16, s2
    _tFeedbackLeveler* p = *fb = (_tFeedbackLeveler*) mpool_alloc(sizeof(_tFeedbackLeveler), m);
 8006f8c:	f000 fea4 	bl	8007cd8 <mpool_alloc>
    p->mempool = m;
    
    p->curr=0.0f;
 8006f90:	2300      	movs	r3, #0
    _tFeedbackLeveler* p = *fb = (_tFeedbackLeveler*) mpool_alloc(sizeof(_tFeedbackLeveler), m);
 8006f92:	4604      	mov	r4, r0
 8006f94:	f8c8 0000 	str.w	r0, [r8]
    p->targetLevel=targetLevel;
    tPowerFollower_initToPool(&p->pwrFlw,factor, mp);
 8006f98:	eeb0 0a49 	vmov.f32	s0, s18
    p->mempool = m;
 8006f9c:	6005      	str	r5, [r0, #0]
    tPowerFollower_initToPool(&p->pwrFlw,factor, mp);
 8006f9e:	4631      	mov	r1, r6
    p->targetLevel=targetLevel;
 8006fa0:	edc4 8a01 	vstr	s17, [r4, #4]
    tPowerFollower_initToPool(&p->pwrFlw,factor, mp);
 8006fa4:	3014      	adds	r0, #20
    p->curr=0.0f;
 8006fa6:	6123      	str	r3, [r4, #16]
    tPowerFollower_initToPool(&p->pwrFlw,factor, mp);
 8006fa8:	f7ff ff42 	bl	8006e30 <tPowerFollower_initToPool>
    p->mode=mode;
 8006fac:	60e7      	str	r7, [r4, #12]
    p->strength=strength;
 8006fae:	ed84 8a02 	vstr	s16, [r4, #8]
}
 8006fb2:	ecbd 8b04 	vpop	{d8-d9}
 8006fb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fba:	bf00      	nop

08006fbc <tADSR_init>:
    tADSR_initToPool(adsrenv, attack, decay, sustain, release, &leaf.mempool);
}

void    tADSR_initToPool    (tADSR* const adsrenv, float attack, float decay, float sustain, float release, tMempool* const mp)
{
    _tMempool* m = *mp;
 8006fbc:	4b32      	ldr	r3, [pc, #200]	; (8007088 <tADSR_init+0xcc>)
{
 8006fbe:	b570      	push	{r4, r5, r6, lr}
 8006fc0:	ed2d 8b04 	vpush	{d8-d9}
    _tMempool* m = *mp;
 8006fc4:	699c      	ldr	r4, [r3, #24]
{
 8006fc6:	4606      	mov	r6, r0
 8006fc8:	eeb0 9a40 	vmov.f32	s18, s0
    _tADSR* adsr = *adsrenv = (_tADSR*) mpool_alloc(sizeof(_tADSR), m);
 8006fcc:	205c      	movs	r0, #92	; 0x5c
 8006fce:	4621      	mov	r1, r4
{
 8006fd0:	eef0 8a60 	vmov.f32	s17, s1
 8006fd4:	eeb0 8a61 	vmov.f32	s16, s3
    adsr->mempool = m;

    adsr->exp_buff = __leaf_table_exp_decay;
    adsr->inc_buff = __leaf_table_attack_decay_inc;
    adsr->buff_size = sizeof(__leaf_table_exp_decay);
 8006fd8:	f44f 2580 	mov.w	r5, #262144	; 0x40000
{
 8006fdc:	eef0 9a41 	vmov.f32	s19, s2
    _tADSR* adsr = *adsrenv = (_tADSR*) mpool_alloc(sizeof(_tADSR), m);
 8006fe0:	f000 fe7a 	bl	8007cd8 <mpool_alloc>
    if (release > 8192.0f)
        release = 8192.0f;
    if (release < 0.0f)
        release = 0.0f;

    int16_t attackIndex = ((int16_t)(attack * 8.0f))-1;
 8006fe4:	eddf 7a29 	vldr	s15, [pc, #164]	; 800708c <tADSR_init+0xd0>
    adsr->inAttack = 0;
    adsr->inDecay = 0;
    adsr->inSustain = 0;
    adsr->inRelease = 0;

    adsr->sustain = sustain;
 8006fe8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    int16_t attackIndex = ((int16_t)(attack * 8.0f))-1;
 8006fec:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8007090 <tADSR_init+0xd4>
 8006ff0:	fe89 0a27 	vmaxnm.f32	s0, s18, s15
    int16_t decayIndex = ((int16_t)(decay * 8.0f))-1;
 8006ff4:	fec8 0aa7 	vmaxnm.f32	s1, s17, s15
    int16_t attackIndex = ((int16_t)(attack * 8.0f))-1;
 8006ff8:	fe80 0a47 	vminnm.f32	s0, s0, s14
 8006ffc:	eebe 0aee 	vcvt.s32.f32	s0, s0, #3
    int16_t decayIndex = ((int16_t)(decay * 8.0f))-1;
 8007000:	fec0 0ac7 	vminnm.f32	s1, s1, s14
 8007004:	eefe 0aee 	vcvt.s32.f32	s1, s1, #3
    int16_t releaseIndex = ((int16_t)(release * 8.0f))-1;
 8007008:	fec8 1a27 	vmaxnm.f32	s3, s16, s15
 800700c:	fec1 1ac7 	vminnm.f32	s3, s3, s14
    int16_t attackIndex = ((int16_t)(attack * 8.0f))-1;
 8007010:	ee10 3a10 	vmov	r3, s0
    int16_t releaseIndex = ((int16_t)(release * 8.0f))-1;
 8007014:	eefe 1aee 	vcvt.s32.f32	s3, s3, #3
    _tADSR* adsr = *adsrenv = (_tADSR*) mpool_alloc(sizeof(_tADSR), m);
 8007018:	6030      	str	r0, [r6, #0]
    adsr->sustain = sustain;
 800701a:	fec9 9aa7 	vmaxnm.f32	s19, s19, s15
    int16_t attackIndex = ((int16_t)(attack * 8.0f))-1;
 800701e:	1e59      	subs	r1, r3, #1
    int16_t decayIndex = ((int16_t)(decay * 8.0f))-1;
 8007020:	ee10 3a90 	vmov	r3, s1
    adsr->mempool = m;
 8007024:	6004      	str	r4, [r0, #0]
    adsr->sustain = sustain;
 8007026:	fec9 9ae6 	vminnm.f32	s19, s19, s13
    int16_t decayIndex = ((int16_t)(decay * 8.0f))-1;
 800702a:	1e5a      	subs	r2, r3, #1
    int16_t attackIndex = ((int16_t)(attack * 8.0f))-1;
 800702c:	b209      	sxth	r1, r1
    int16_t releaseIndex = ((int16_t)(release * 8.0f))-1;
 800702e:	ee11 3a90 	vmov	r3, s3
    adsr->inc_buff = __leaf_table_attack_decay_inc;
 8007032:	4c18      	ldr	r4, [pc, #96]	; (8007094 <tADSR_init+0xd8>)
    int16_t decayIndex = ((int16_t)(decay * 8.0f))-1;
 8007034:	b212      	sxth	r2, r2

    adsr->attackInc = adsr->inc_buff[attackIndex];
 8007036:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    int16_t releaseIndex = ((int16_t)(release * 8.0f))-1;
 800703a:	3b01      	subs	r3, #1
    adsr->buff_size = sizeof(__leaf_table_exp_decay);
 800703c:	60c5      	str	r5, [r0, #12]
    adsr->attackInc = adsr->inc_buff[attackIndex];
 800703e:	eb04 0181 	add.w	r1, r4, r1, lsl #2
    adsr->inRamp = 0;
 8007042:	2500      	movs	r5, #0
    adsr->exp_buff = __leaf_table_exp_decay;
 8007044:	4e14      	ldr	r6, [pc, #80]	; (8007098 <tADSR_init+0xdc>)
    adsr->decayInc = adsr->inc_buff[decayIndex];
 8007046:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    int16_t releaseIndex = ((int16_t)(release * 8.0f))-1;
 800704a:	b21b      	sxth	r3, r3
    adsr->next = 0.0f;
 800704c:	edc0 7a04 	vstr	s15, [r0, #16]
    adsr->exp_buff = __leaf_table_exp_decay;
 8007050:	6046      	str	r6, [r0, #4]
    adsr->decayInc = adsr->inc_buff[decayIndex];
 8007052:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    adsr->inc_buff = __leaf_table_attack_decay_inc;
 8007056:	6084      	str	r4, [r0, #8]
    adsr->releaseInc = adsr->inc_buff[releaseIndex];
 8007058:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    adsr->sustain = sustain;
 800705c:	edc0 9a0e 	vstr	s19, [r0, #56]	; 0x38
    adsr->inRamp = 0;
 8007060:	6345      	str	r5, [r0, #52]	; 0x34
    adsr->releaseInc = adsr->inc_buff[releaseIndex];
 8007062:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    adsr->inAttack = 0;
 8007066:	6245      	str	r5, [r0, #36]	; 0x24
    adsr->inRelease = 0;
 8007068:	6305      	str	r5, [r0, #48]	; 0x30
    adsr->inSustain = 0;
 800706a:	e9c0 550a 	strd	r5, r5, [r0, #40]	; 0x28
    adsr->attackInc = adsr->inc_buff[attackIndex];
 800706e:	680d      	ldr	r5, [r1, #0]
    adsr->rampInc = adsr->inc_buff[rampIndex];
 8007070:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    adsr->attackInc = adsr->inc_buff[attackIndex];
 8007072:	6145      	str	r5, [r0, #20]
    adsr->decayInc = adsr->inc_buff[decayIndex];
 8007074:	6812      	ldr	r2, [r2, #0]
 8007076:	6182      	str	r2, [r0, #24]
    adsr->releaseInc = adsr->inc_buff[releaseIndex];
 8007078:	681b      	ldr	r3, [r3, #0]
    adsr->rampInc = adsr->inc_buff[rampIndex];
 800707a:	6201      	str	r1, [r0, #32]
    adsr->releaseInc = adsr->inc_buff[releaseIndex];
 800707c:	61c3      	str	r3, [r0, #28]

    adsr->leakFactor = 1.0f;
 800707e:	edc0 6a16 	vstr	s13, [r0, #88]	; 0x58
}
 8007082:	ecbd 8b04 	vpop	{d8-d9}
 8007086:	bd70      	pop	{r4, r5, r6, pc}
 8007088:	20000114 	.word	0x20000114
 800708c:	00000000 	.word	0x00000000
 8007090:	46000000 	.word	0x46000000
 8007094:	0800b078 	.word	0x0800b078
 8007098:	0804b078 	.word	0x0804b078

0800709c <tADSR_setLeakFactor>:
}

// 0.999999 is slow leak, 0.9 is fast leak
void     tADSR_setLeakFactor(tADSR* const adsrenv, float leakFactor)
{
    _tADSR* adsr = *adsrenv;
 800709c:	6803      	ldr	r3, [r0, #0]


    adsr->leakFactor = leakFactor;
 800709e:	ed83 0a16 	vstr	s0, [r3, #88]	; 0x58
}
 80070a2:	4770      	bx	lr

080070a4 <tADSR_on>:

void tADSR_on(tADSR* const adsrenv, float velocity)
{
    _tADSR* adsr = *adsrenv;
 80070a4:	6803      	ldr	r3, [r0, #0]

    if ((adsr->inAttack || adsr->inDecay) || (adsr->inSustain || adsr->inRelease)) // In case ADSR retriggered while it is still happening.
 80070a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070a8:	b942      	cbnz	r2, 80070bc <tADSR_on+0x18>
 80070aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070ac:	b932      	cbnz	r2, 80070bc <tADSR_on+0x18>
 80070ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070b0:	b922      	cbnz	r2, 80070bc <tADSR_on+0x18>
 80070b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070b4:	b912      	cbnz	r2, 80070bc <tADSR_on+0x18>
        adsr->inRamp = 1;
        adsr->rampPeak = adsr->next;
    }
    else // Normal start.
    {
        adsr->inAttack = 1;
 80070b6:	2201      	movs	r2, #1
 80070b8:	625a      	str	r2, [r3, #36]	; 0x24
 80070ba:	e005      	b.n	80070c8 <tADSR_on+0x24>
        adsr->rampPhase = 0;
 80070bc:	2000      	movs	r0, #0
        adsr->inRamp = 1;
 80070be:	2101      	movs	r1, #1
        adsr->rampPeak = adsr->next;
 80070c0:	691a      	ldr	r2, [r3, #16]
        adsr->rampPhase = 0;
 80070c2:	6558      	str	r0, [r3, #84]	; 0x54
        adsr->inRamp = 1;
 80070c4:	6359      	str	r1, [r3, #52]	; 0x34
        adsr->rampPeak = adsr->next;
 80070c6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    adsr->attackPhase = 0;
 80070c8:	2100      	movs	r1, #0
    adsr->decayPhase = 0;
    adsr->releasePhase = 0;
    adsr->inDecay = 0;
 80070ca:	2200      	movs	r2, #0
    adsr->inSustain = 0;
    adsr->inRelease = 0;
    adsr->gain = velocity;
 80070cc:	ed83 0a0f 	vstr	s0, [r3, #60]	; 0x3c
    adsr->attackPhase = 0;
 80070d0:	6499      	str	r1, [r3, #72]	; 0x48
    adsr->decayPhase = 0;
 80070d2:	64d9      	str	r1, [r3, #76]	; 0x4c
    adsr->releasePhase = 0;
 80070d4:	6519      	str	r1, [r3, #80]	; 0x50
    adsr->inRelease = 0;
 80070d6:	631a      	str	r2, [r3, #48]	; 0x30
    adsr->inSustain = 0;
 80070d8:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
}
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop

080070e0 <tADSR_off>:

void tADSR_off(tADSR* const adsrenv)
{
    _tADSR* adsr = *adsrenv;
 80070e0:	6803      	ldr	r3, [r0, #0]

    if (adsr->inRelease) return;
 80070e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070e4:	b932      	cbnz	r2, 80070f4 <tADSR_off+0x14>

    adsr->inAttack = 0;
    adsr->inDecay = 0;
    adsr->inSustain = 0;
    adsr->inRelease = 1;
 80070e6:	2001      	movs	r0, #1

    adsr->releasePeak = adsr->next;
 80070e8:	6919      	ldr	r1, [r3, #16]
    adsr->inDecay = 0;
 80070ea:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
    adsr->inRelease = 1;
 80070ee:	e9c3 200b 	strd	r2, r0, [r3, #44]	; 0x2c
    adsr->releasePeak = adsr->next;
 80070f2:	6459      	str	r1, [r3, #68]	; 0x44
}
 80070f4:	4770      	bx	lr
 80070f6:	bf00      	nop

080070f8 <tADSR_tick>:

float   tADSR_tick(tADSR* const adsrenv)
{
 80070f8:	b410      	push	{r4}
    _tADSR* adsr = *adsrenv;
 80070fa:	6803      	ldr	r3, [r0, #0]


    if (adsr->inRamp)
 80070fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070fe:	bb6a      	cbnz	r2, 800715c <tADSR_tick+0x64>
 8007100:	6a5a      	ldr	r2, [r3, #36]	; 0x24
        }

        adsr->rampPhase += adsr->rampInc;
    }

    if (adsr->inAttack)
 8007102:	2a00      	cmp	r2, #0
 8007104:	d13f      	bne.n	8007186 <tADSR_tick+0x8e>
 8007106:	6a9a      	ldr	r2, [r3, #40]	; 0x28
        // Increment ADSR attack.
        adsr->attackPhase += adsr->attackInc;

    }

    if (adsr->inDecay)
 8007108:	2a00      	cmp	r2, #0
 800710a:	f040 80b3 	bne.w	8007274 <tADSR_tick+0x17c>
 800710e:	6ada      	ldr	r2, [r3, #44]	; 0x2c

        // Increment ADSR decay.
        adsr->decayPhase += adsr->decayInc;
    }

    if (adsr->inSustain)
 8007110:	2a00      	cmp	r2, #0
 8007112:	d168      	bne.n	80071e6 <tADSR_tick+0xee>
    {
        adsr->next = adsr->next * adsr->leakFactor;
    }

    if (adsr->inRelease)
 8007114:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007116:	2a00      	cmp	r2, #0
 8007118:	d070      	beq.n	80071fc <tADSR_tick+0x104>
    {
        // If release done, finish.
        if (adsr->releasePhase >= UINT16_MAX)
 800711a:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800711e:	eddf 7a66 	vldr	s15, [pc, #408]	; 80072b8 <tADSR_tick+0x1c0>
 8007122:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800712a:	da6c      	bge.n	8007206 <tADSR_tick+0x10e>
            adsr->inRelease = 0;
            adsr->next = 0.0f;
        }
        else {

            adsr->next = adsr->releasePeak * (adsr->exp_buff[(uint32_t)adsr->releasePhase]); // do interpolation !
 800712c:	eefc 6ac7 	vcvt.u32.f32	s13, s14
 8007130:	685a      	ldr	r2, [r3, #4]
 8007132:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8007136:	ee16 1a90 	vmov	r1, s13
 800713a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800713e:	ed92 0a00 	vldr	s0, [r2]
 8007142:	ee20 0a27 	vmul.f32	s0, s0, s15
        }

        // Increment envelope release;
        adsr->releasePhase += adsr->releaseInc;
 8007146:	edd3 7a07 	vldr	s15, [r3, #28]
 800714a:	ed83 0a04 	vstr	s0, [r3, #16]
 800714e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007152:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
    }


    return adsr->next;
}
 8007156:	f85d 4b04 	ldr.w	r4, [sp], #4
 800715a:	4770      	bx	lr
        if (adsr->rampPhase > UINT16_MAX)
 800715c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8007160:	ed9f 7a55 	vldr	s14, [pc, #340]	; 80072b8 <tADSR_tick+0x1c0>
 8007164:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800716c:	dd50      	ble.n	8007210 <tADSR_tick+0x118>
        adsr->rampPhase += adsr->rampInc;
 800716e:	ed93 7a08 	vldr	s14, [r3, #32]
            adsr->inRamp = 0;
 8007172:	2000      	movs	r0, #0
            adsr->inAttack = 1;
 8007174:	2101      	movs	r1, #1
 8007176:	2200      	movs	r2, #0
        adsr->rampPhase += adsr->rampInc;
 8007178:	ee77 7a27 	vadd.f32	s15, s14, s15
            adsr->inRamp = 0;
 800717c:	6358      	str	r0, [r3, #52]	; 0x34
            adsr->inAttack = 1;
 800717e:	6259      	str	r1, [r3, #36]	; 0x24
 8007180:	611a      	str	r2, [r3, #16]
        adsr->rampPhase += adsr->rampInc;
 8007182:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
        if (adsr->attackPhase > UINT16_MAX)
 8007186:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800718a:	eddf 6a4b 	vldr	s13, [pc, #300]	; 80072b8 <tADSR_tick+0x1c0>
 800718e:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8007192:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8007196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800719a:	dd50      	ble.n	800723e <tADSR_tick+0x146>
        adsr->attackPhase += adsr->attackInc;
 800719c:	edd3 6a05 	vldr	s13, [r3, #20]
            adsr->inDecay = 1;
 80071a0:	2101      	movs	r1, #1
            adsr->inAttack = 0;
 80071a2:	2200      	movs	r2, #0
 80071a4:	edc3 7a04 	vstr	s15, [r3, #16]
        adsr->attackPhase += adsr->attackInc;
 80071a8:	ee36 7a87 	vadd.f32	s14, s13, s14
            adsr->inAttack = 0;
 80071ac:	e9c3 2109 	strd	r2, r1, [r3, #36]	; 0x24
        adsr->attackPhase += adsr->attackInc;
 80071b0:	ed83 7a12 	vstr	s14, [r3, #72]	; 0x48
        if (adsr->decayPhase >= UINT16_MAX)
 80071b4:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 80071b8:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 80072b8 <tADSR_tick+0x1c0>
 80071bc:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 80071c0:	eef4 6ac6 	vcmpe.f32	s13, s12
 80071c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071c8:	db57      	blt.n	800727a <tADSR_tick+0x182>
        adsr->decayPhase += adsr->decayInc;
 80071ca:	ed93 6a06 	vldr	s12, [r3, #24]
            adsr->next = adsr->gain * adsr->sustain;
 80071ce:	ee67 7a87 	vmul.f32	s15, s15, s14
            adsr->inDecay = 0;
 80071d2:	2100      	movs	r1, #0
            adsr->inSustain = 1;
 80071d4:	2201      	movs	r2, #1
        adsr->decayPhase += adsr->decayInc;
 80071d6:	ee76 6a26 	vadd.f32	s13, s12, s13
 80071da:	edc3 7a04 	vstr	s15, [r3, #16]
            adsr->inDecay = 0;
 80071de:	6299      	str	r1, [r3, #40]	; 0x28
        adsr->decayPhase += adsr->decayInc;
 80071e0:	edc3 6a13 	vstr	s13, [r3, #76]	; 0x4c
            adsr->inSustain = 1;
 80071e4:	62da      	str	r2, [r3, #44]	; 0x2c
        adsr->next = adsr->next * adsr->leakFactor;
 80071e6:	edd3 7a04 	vldr	s15, [r3, #16]
 80071ea:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
    if (adsr->inRelease)
 80071ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
        adsr->next = adsr->next * adsr->leakFactor;
 80071f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80071f4:	edc3 7a04 	vstr	s15, [r3, #16]
    if (adsr->inRelease)
 80071f8:	2a00      	cmp	r2, #0
 80071fa:	d18e      	bne.n	800711a <tADSR_tick+0x22>
 80071fc:	ed93 0a04 	vldr	s0, [r3, #16]
}
 8007200:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007204:	4770      	bx	lr
            adsr->inRelease = 0;
 8007206:	2200      	movs	r2, #0
            adsr->next = 0.0f;
 8007208:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80072bc <tADSR_tick+0x1c4>
            adsr->inRelease = 0;
 800720c:	631a      	str	r2, [r3, #48]	; 0x30
 800720e:	e79a      	b.n	8007146 <tADSR_tick+0x4e>
            adsr->next = adsr->rampPeak * adsr->exp_buff[(uint32_t)adsr->rampPhase];
 8007210:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8007214:	685a      	ldr	r2, [r3, #4]
 8007216:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
        adsr->rampPhase += adsr->rampInc;
 800721a:	edd3 6a08 	vldr	s13, [r3, #32]
            adsr->next = adsr->rampPeak * adsr->exp_buff[(uint32_t)adsr->rampPhase];
 800721e:	ee17 1a10 	vmov	r1, s14
        adsr->rampPhase += adsr->rampInc;
 8007222:	ee76 7aa7 	vadd.f32	s15, s13, s15
            adsr->next = adsr->rampPeak * adsr->exp_buff[(uint32_t)adsr->rampPhase];
 8007226:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 800722a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800722c:	ed91 7a00 	vldr	s14, [r1]
        adsr->rampPhase += adsr->rampInc;
 8007230:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
            adsr->next = adsr->rampPeak * adsr->exp_buff[(uint32_t)adsr->rampPhase];
 8007234:	ee27 7a06 	vmul.f32	s14, s14, s12
 8007238:	ed83 7a04 	vstr	s14, [r3, #16]
 800723c:	e761      	b.n	8007102 <tADSR_tick+0xa>
            adsr->next = adsr->gain * adsr->exp_buff[UINT16_MAX - (uint32_t)adsr->attackPhase]; // inverted and backwards to get proper rising exponential shape/perception
 800723e:	eefc 6ac7 	vcvt.u32.f32	s13, s14
 8007242:	685c      	ldr	r4, [r3, #4]
 8007244:	481e      	ldr	r0, [pc, #120]	; (80072c0 <tADSR_tick+0x1c8>)
 8007246:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007248:	ee16 1a90 	vmov	r1, s13
        adsr->attackPhase += adsr->attackInc;
 800724c:	edd3 6a05 	vldr	s13, [r3, #20]
            adsr->next = adsr->gain * adsr->exp_buff[UINT16_MAX - (uint32_t)adsr->attackPhase]; // inverted and backwards to get proper rising exponential shape/perception
 8007250:	ebc1 7181 	rsb	r1, r1, r1, lsl #30
        adsr->attackPhase += adsr->attackInc;
 8007254:	ee36 7a87 	vadd.f32	s14, s13, s14
            adsr->next = adsr->gain * adsr->exp_buff[UINT16_MAX - (uint32_t)adsr->attackPhase]; // inverted and backwards to get proper rising exponential shape/perception
 8007258:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800725c:	4408      	add	r0, r1
 800725e:	edd0 6a00 	vldr	s13, [r0]
        adsr->attackPhase += adsr->attackInc;
 8007262:	ed83 7a12 	vstr	s14, [r3, #72]	; 0x48
            adsr->next = adsr->gain * adsr->exp_buff[UINT16_MAX - (uint32_t)adsr->attackPhase]; // inverted and backwards to get proper rising exponential shape/perception
 8007266:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800726a:	edc3 7a04 	vstr	s15, [r3, #16]
    if (adsr->inDecay)
 800726e:	2a00      	cmp	r2, #0
 8007270:	f43f af4d 	beq.w	800710e <tADSR_tick+0x16>
 8007274:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8007278:	e79c      	b.n	80071b4 <tADSR_tick+0xbc>
            adsr->next = (adsr->gain * (adsr->sustain + ((adsr->exp_buff[(uint32_t)adsr->decayPhase]) * (1.0f - adsr->sustain)))) * adsr->leakFactor; // do interpolation !
 800727a:	eebc 6ae6 	vcvt.u32.f32	s12, s13
 800727e:	685a      	ldr	r2, [r3, #4]
 8007280:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8007284:	ed93 5a16 	vldr	s10, [r3, #88]	; 0x58
 8007288:	ee16 1a10 	vmov	r1, s12
 800728c:	ee67 7a85 	vmul.f32	s15, s15, s10
 8007290:	ee75 5ac7 	vsub.f32	s11, s11, s14
        adsr->decayPhase += adsr->decayInc;
 8007294:	ed93 6a06 	vldr	s12, [r3, #24]
            adsr->next = (adsr->gain * (adsr->sustain + ((adsr->exp_buff[(uint32_t)adsr->decayPhase]) * (1.0f - adsr->sustain)))) * adsr->leakFactor; // do interpolation !
 8007298:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 800729c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
        adsr->decayPhase += adsr->decayInc;
 800729e:	ee76 6a26 	vadd.f32	s13, s12, s13
            adsr->next = (adsr->gain * (adsr->sustain + ((adsr->exp_buff[(uint32_t)adsr->decayPhase]) * (1.0f - adsr->sustain)))) * adsr->leakFactor; // do interpolation !
 80072a2:	ed91 5a00 	vldr	s10, [r1]
 80072a6:	eea5 7a25 	vfma.f32	s14, s10, s11
        adsr->decayPhase += adsr->decayInc;
 80072aa:	edc3 6a13 	vstr	s13, [r3, #76]	; 0x4c
            adsr->next = (adsr->gain * (adsr->sustain + ((adsr->exp_buff[(uint32_t)adsr->decayPhase]) * (1.0f - adsr->sustain)))) * adsr->leakFactor; // do interpolation !
 80072ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072b2:	edc3 7a04 	vstr	s15, [r3, #16]
 80072b6:	e72b      	b.n	8007110 <tADSR_tick+0x18>
 80072b8:	477fff00 	.word	0x477fff00
 80072bc:	00000000 	.word	0x00000000
 80072c0:	0003fffc 	.word	0x0003fffc

080072c4 <tExpSmooth_init>:



/* Exponential Smoother */
void    tExpSmooth_init(tExpSmooth* const expsmooth, float val, float factor)
{   // factor is usually a value between 0 and 0.1. Lower value is slower. 0.01 for example gives you a smoothing time of about 10ms
 80072c4:	b538      	push	{r3, r4, r5, lr}
    tExpSmooth_initToPool(expsmooth, val, factor, &leaf.mempool);
}

void    tExpSmooth_initToPool   (tExpSmooth* const expsmooth, float val, float factor, tMempool* const mp)
{
    _tMempool* m = *mp;
 80072c6:	4b12      	ldr	r3, [pc, #72]	; (8007310 <tExpSmooth_init+0x4c>)
{   // factor is usually a value between 0 and 0.1. Lower value is slower. 0.01 for example gives you a smoothing time of about 10ms
 80072c8:	4605      	mov	r5, r0
    _tExpSmooth* smooth = *expsmooth = (_tExpSmooth*) mpool_alloc(sizeof(_tExpSmooth), m);
 80072ca:	2014      	movs	r0, #20
{   // factor is usually a value between 0 and 0.1. Lower value is slower. 0.01 for example gives you a smoothing time of about 10ms
 80072cc:	ed2d 8b02 	vpush	{d8}
    _tMempool* m = *mp;
 80072d0:	699c      	ldr	r4, [r3, #24]
{   // factor is usually a value between 0 and 0.1. Lower value is slower. 0.01 for example gives you a smoothing time of about 10ms
 80072d2:	eef0 8a40 	vmov.f32	s17, s0
 80072d6:	eeb0 8a60 	vmov.f32	s16, s1
    _tExpSmooth* smooth = *expsmooth = (_tExpSmooth*) mpool_alloc(sizeof(_tExpSmooth), m);
 80072da:	4621      	mov	r1, r4
 80072dc:	f000 fcfc 	bl	8007cd8 <mpool_alloc>
 80072e0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80072e4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8007314 <tExpSmooth_init+0x50>
 80072e8:	6028      	str	r0, [r5, #0]
 80072ea:	fec8 0a67 	vminnm.f32	s1, s16, s15
 80072ee:	fec0 0a87 	vmaxnm.f32	s1, s1, s14
    smooth->curr=val;
    smooth->dest=val;
    if (factor<0) factor=0;
    if (factor>1) factor=1;
    smooth->factor=factor;
    smooth->oneminusfactor=1.0f-factor;
 80072f2:	ee77 7ae0 	vsub.f32	s15, s15, s1
    smooth->mempool = m;
 80072f6:	6004      	str	r4, [r0, #0]
    smooth->curr=val;
 80072f8:	edc0 8a03 	vstr	s17, [r0, #12]
    smooth->dest=val;
 80072fc:	edc0 8a04 	vstr	s17, [r0, #16]
    smooth->factor=factor;
 8007300:	edc0 0a01 	vstr	s1, [r0, #4]
    smooth->oneminusfactor=1.0f-factor;
 8007304:	edc0 7a02 	vstr	s15, [r0, #8]
}
 8007308:	ecbd 8b02 	vpop	{d8}
 800730c:	bd38      	pop	{r3, r4, r5, pc}
 800730e:	bf00      	nop
 8007310:	20000114 	.word	0x20000114
 8007314:	00000000 	.word	0x00000000

08007318 <tExpSmooth_initToPool>:
{
 8007318:	b538      	push	{r3, r4, r5, lr}
 800731a:	ed2d 8b02 	vpush	{d8}
    _tMempool* m = *mp;
 800731e:	680c      	ldr	r4, [r1, #0]
{
 8007320:	4605      	mov	r5, r0
    _tExpSmooth* smooth = *expsmooth = (_tExpSmooth*) mpool_alloc(sizeof(_tExpSmooth), m);
 8007322:	2014      	movs	r0, #20
{
 8007324:	eef0 8a40 	vmov.f32	s17, s0
    _tExpSmooth* smooth = *expsmooth = (_tExpSmooth*) mpool_alloc(sizeof(_tExpSmooth), m);
 8007328:	4621      	mov	r1, r4
{
 800732a:	eeb0 8a60 	vmov.f32	s16, s1
    _tExpSmooth* smooth = *expsmooth = (_tExpSmooth*) mpool_alloc(sizeof(_tExpSmooth), m);
 800732e:	f000 fcd3 	bl	8007cd8 <mpool_alloc>
 8007332:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007336:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8007360 <tExpSmooth_initToPool+0x48>
 800733a:	6028      	str	r0, [r5, #0]
 800733c:	fec8 0a67 	vminnm.f32	s1, s16, s15
 8007340:	fec0 0a87 	vmaxnm.f32	s1, s1, s14
    smooth->oneminusfactor=1.0f-factor;
 8007344:	ee77 7ae0 	vsub.f32	s15, s15, s1
    smooth->mempool = m;
 8007348:	6004      	str	r4, [r0, #0]
    smooth->curr=val;
 800734a:	edc0 8a03 	vstr	s17, [r0, #12]
    smooth->dest=val;
 800734e:	edc0 8a04 	vstr	s17, [r0, #16]
    smooth->factor=factor;
 8007352:	edc0 0a01 	vstr	s1, [r0, #4]
    smooth->oneminusfactor=1.0f-factor;
 8007356:	edc0 7a02 	vstr	s15, [r0, #8]
}
 800735a:	ecbd 8b02 	vpop	{d8}
 800735e:	bd38      	pop	{r3, r4, r5, pc}
 8007360:	00000000 	.word	0x00000000

08007364 <tExpSmooth_setDest>:
    smooth->oneminusfactor=1.0f-factor;
}

void     tExpSmooth_setDest(tExpSmooth* const expsmooth, float dest)
{
    _tExpSmooth* smooth = *expsmooth;
 8007364:	6803      	ldr	r3, [r0, #0]
    smooth->dest=dest;
 8007366:	ed83 0a04 	vstr	s0, [r3, #16]
}
 800736a:	4770      	bx	lr

0800736c <tExpSmooth_setVal>:

void     tExpSmooth_setVal(tExpSmooth* const expsmooth, float val)
{
    _tExpSmooth* smooth = *expsmooth;
 800736c:	6803      	ldr	r3, [r0, #0]
    smooth->curr=val;
 800736e:	ed83 0a03 	vstr	s0, [r3, #12]
}
 8007372:	4770      	bx	lr

08007374 <tExpSmooth_tick>:
    smooth->dest=val;
}

float   tExpSmooth_tick(tExpSmooth* const expsmooth)
{
    _tExpSmooth* smooth = *expsmooth;
 8007374:	6803      	ldr	r3, [r0, #0]
    smooth->curr = smooth->factor*smooth->dest+smooth->oneminusfactor*smooth->curr;
 8007376:	edd3 7a03 	vldr	s15, [r3, #12]
 800737a:	ed93 0a02 	vldr	s0, [r3, #8]
 800737e:	ed93 7a01 	vldr	s14, [r3, #4]
 8007382:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007386:	edd3 7a04 	vldr	s15, [r3, #16]
 800738a:	eea7 0a27 	vfma.f32	s0, s14, s15
 800738e:	ed83 0a03 	vstr	s0, [r3, #12]
    return smooth->curr;
}
 8007392:	4770      	bx	lr

08007394 <tOnePole_initToPool>:
{
    tOnePole_initToPool(ft, freq, &leaf.mempool);
}

void    tOnePole_initToPool     (tOnePole* const ft, float freq, tMempool* const mp)
{
 8007394:	b570      	push	{r4, r5, r6, lr}
 8007396:	ed2d 8b02 	vpush	{d8}
    _tMempool* m = *mp;
 800739a:	680e      	ldr	r6, [r1, #0]
    _tOnePole* f = *ft = (_tOnePole*) mpool_alloc(sizeof(_tOnePole), m);
    f->mempool = m;
    
    f->gain = 1.0f;
 800739c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
{
 80073a0:	4605      	mov	r5, r0
    _tOnePole* f = *ft = (_tOnePole*) mpool_alloc(sizeof(_tOnePole), m);
 80073a2:	2020      	movs	r0, #32
 80073a4:	4631      	mov	r1, r6
{
 80073a6:	eef0 8a40 	vmov.f32	s17, s0
    _tOnePole* f = *ft = (_tOnePole*) mpool_alloc(sizeof(_tOnePole), m);
 80073aa:	f000 fc95 	bl	8007cd8 <mpool_alloc>
}

void        tOnePole_setFreq        (tOnePole* const ft, float freq)
{
    _tOnePole* f = *ft;
    f->b0 = freq * leaf.twoPiTimesInvSampleRate;
 80073ae:	4b12      	ldr	r3, [pc, #72]	; (80073f8 <tOnePole_initToPool+0x64>)
    _tOnePole* f = *ft = (_tOnePole*) mpool_alloc(sizeof(_tOnePole), m);
 80073b0:	6028      	str	r0, [r5, #0]
    f->b0 = LEAF_clip(0.0f, f->b0, 1.0f);
 80073b2:	eeb0 1a48 	vmov.f32	s2, s16
    f->gain = 1.0f;
 80073b6:	ed80 8a01 	vstr	s16, [r0, #4]
    _tOnePole* f = *ft = (_tOnePole*) mpool_alloc(sizeof(_tOnePole), m);
 80073ba:	4604      	mov	r4, r0
    f->a0 = 1.0;
 80073bc:	ed80 8a02 	vstr	s16, [r0, #8]
    f->mempool = m;
 80073c0:	6006      	str	r6, [r0, #0]
    f->b0 = freq * leaf.twoPiTimesInvSampleRate;
 80073c2:	edd3 0a03 	vldr	s1, [r3, #12]
    _tOnePole* f = *ft;
 80073c6:	682d      	ldr	r5, [r5, #0]
    f->b0 = freq * leaf.twoPiTimesInvSampleRate;
 80073c8:	ee68 0aa0 	vmul.f32	s1, s17, s1
    f->b0 = LEAF_clip(0.0f, f->b0, 1.0f);
 80073cc:	eddf 8a0b 	vldr	s17, [pc, #44]	; 80073fc <tOnePole_initToPool+0x68>
 80073d0:	eeb0 0a68 	vmov.f32	s0, s17
    f->b0 = freq * leaf.twoPiTimesInvSampleRate;
 80073d4:	edc5 0a04 	vstr	s1, [r5, #16]
    f->b0 = LEAF_clip(0.0f, f->b0, 1.0f);
 80073d8:	f000 fc36 	bl	8007c48 <LEAF_clip>
    f->a1 = 1.0f - f->b0;
 80073dc:	ee38 8a40 	vsub.f32	s16, s16, s0
    f->b0 = LEAF_clip(0.0f, f->b0, 1.0f);
 80073e0:	ed85 0a04 	vstr	s0, [r5, #16]
    f->a1 = 1.0f - f->b0;
 80073e4:	ed85 8a03 	vstr	s16, [r5, #12]
    f->lastIn = 0.0f;
 80073e8:	edc4 8a06 	vstr	s17, [r4, #24]
    f->lastOut = 0.0f;
 80073ec:	edc4 8a07 	vstr	s17, [r4, #28]
}
 80073f0:	ecbd 8b02 	vpop	{d8}
 80073f4:	bd70      	pop	{r4, r5, r6, pc}
 80073f6:	bf00      	nop
 80073f8:	20000114 	.word	0x20000114
 80073fc:	00000000 	.word	0x00000000

08007400 <tHighpass_initToPool>:
{
    tHighpass_initToPool(ft, freq, &leaf.mempool);
}

void    tHighpass_initToPool    (tHighpass* const ft, float freq, tMempool* const mp)
{
 8007400:	b538      	push	{r3, r4, r5, lr}
 8007402:	ed2d 8b02 	vpush	{d8}
    _tMempool* m = *mp;
 8007406:	680c      	ldr	r4, [r1, #0]
{
 8007408:	4605      	mov	r5, r0
    _tHighpass* f = *ft = (_tHighpass*) mpool_calloc(sizeof(_tHighpass), m);
 800740a:	2014      	movs	r0, #20
{
 800740c:	eeb0 8a40 	vmov.f32	s16, s0
    _tHighpass* f = *ft = (_tHighpass*) mpool_calloc(sizeof(_tHighpass), m);
 8007410:	4621      	mov	r1, r4
 8007412:	f000 fcbd 	bl	8007d90 <mpool_calloc>
    f->mempool = m;
    
    f->R = (1.0f - (freq * leaf.twoPiTimesInvSampleRate));
 8007416:	4b09      	ldr	r3, [pc, #36]	; (800743c <tHighpass_initToPool+0x3c>)
 8007418:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
    _tHighpass* f = *ft = (_tHighpass*) mpool_calloc(sizeof(_tHighpass), m);
 800741c:	6028      	str	r0, [r5, #0]
    f->mempool = m;
 800741e:	6004      	str	r4, [r0, #0]
    f->R = (1.0f - (freq * leaf.twoPiTimesInvSampleRate));
 8007420:	ed93 7a03 	vldr	s14, [r3, #12]
    f->ys = 0.0f;
 8007424:	2300      	movs	r3, #0
    f->xs = 0.0f;
    
    f->frequency = freq;
 8007426:	ed80 8a04 	vstr	s16, [r0, #16]
    f->R = (1.0f - (freq * leaf.twoPiTimesInvSampleRate));
 800742a:	eee7 7a48 	vfms.f32	s15, s14, s16
    f->ys = 0.0f;
 800742e:	6083      	str	r3, [r0, #8]
    f->xs = 0.0f;
 8007430:	6043      	str	r3, [r0, #4]
    f->R = (1.0f - (freq * leaf.twoPiTimesInvSampleRate));
 8007432:	edc0 7a03 	vstr	s15, [r0, #12]
}
 8007436:	ecbd 8b02 	vpop	{d8}
 800743a:	bd38      	pop	{r3, r4, r5, pc}
 800743c:	20000114 	.word	0x20000114

08007440 <tVZFilter_init>:
}

/////

void    tVZFilter_init           (tVZFilter* const vf, VZFilterType type, float freq, float bandWidth)
{
 8007440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    tVZFilter_initToPool(vf, type, freq, bandWidth, &leaf.mempool);
}

void    tVZFilter_initToPool     (tVZFilter* const vf, VZFilterType type, float freq, float bandWidth, tMempool* const mp)
{
    _tMempool* m = *mp;
 8007444:	4cc8      	ldr	r4, [pc, #800]	; (8007768 <tVZFilter_init+0x328>)
{
 8007446:	4605      	mov	r5, r0
 8007448:	4688      	mov	r8, r1
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 800744a:	2044      	movs	r0, #68	; 0x44
    f->mempool = m;
    
    f->fc   = freq;
    f->type = type;
    f->G    = ONE_OVER_SQRT2;
 800744c:	4fc7      	ldr	r7, [pc, #796]	; (800776c <tVZFilter_init+0x32c>)
{
 800744e:	ed2d 8b04 	vpush	{d8-d9}
    _tMempool* m = *mp;
 8007452:	69a6      	ldr	r6, [r4, #24]
{
 8007454:	eef0 8a40 	vmov.f32	s17, s0
 8007458:	eeb0 8a60 	vmov.f32	s16, s1
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 800745c:	4631      	mov	r1, r6
 800745e:	f000 fc3b 	bl	8007cd8 <mpool_alloc>
    f->invG    = 1.0f/ONE_OVER_SQRT2;
    f->B    = bandWidth;
    f->m    = 0.0f;
 8007462:	2300      	movs	r3, #0
    _tVZFilter* f = *vf = (_tVZFilter*) mpool_alloc(sizeof(_tVZFilter), m);
 8007464:	6028      	str	r0, [r5, #0]
    f->mempool = m;
 8007466:	6006      	str	r6, [r0, #0]
    f->type = type;
 8007468:	f880 8004 	strb.w	r8, [r0, #4]
    f->s1 = 0.0f;
    f->s2 = 0.0f;
    f->sr = leaf.sampleRate;
 800746c:	6821      	ldr	r1, [r4, #0]
    f->inv_sr = leaf.invSampleRate;
 800746e:	6862      	ldr	r2, [r4, #4]
    f->invG    = 1.0f/ONE_OVER_SQRT2;
 8007470:	4ebf      	ldr	r6, [pc, #764]	; (8007770 <tVZFilter_init+0x330>)
    f->fc   = freq;
 8007472:	edc0 8a0a 	vstr	s17, [r0, #40]	; 0x28
    f->m    = 0.0f;
 8007476:	6383      	str	r3, [r0, #56]	; 0x38
    f->s1 = 0.0f;
 8007478:	6083      	str	r3, [r0, #8]
    f->s2 = 0.0f;
 800747a:	60c3      	str	r3, [r0, #12]
    f->B    = bandWidth;
 800747c:	ed80 8a0d 	vstr	s16, [r0, #52]	; 0x34
    f->G    = ONE_OVER_SQRT2;
 8007480:	62c7      	str	r7, [r0, #44]	; 0x2c
    f->invG    = 1.0f/ONE_OVER_SQRT2;
 8007482:	6306      	str	r6, [r0, #48]	; 0x30
    f->sr = leaf.sampleRate;
 8007484:	63c1      	str	r1, [r0, #60]	; 0x3c
    f->inv_sr = leaf.invSampleRate;
 8007486:	6402      	str	r2, [r0, #64]	; 0x40


void   tVZFilter_calcCoeffs           (tVZFilter* const vf)
{

    _tVZFilter* f = *vf;
 8007488:	682c      	ldr	r4, [r5, #0]
    f->g = tanf(PI * f->fc * f->inv_sr);  // embedded integrator gain (Fig 3.11)
 800748a:	eddf 7aba 	vldr	s15, [pc, #744]	; 8007774 <tVZFilter_init+0x334>
 800748e:	ed94 7a10 	vldr	s14, [r4, #64]	; 0x40
 8007492:	ed94 8a0a 	vldr	s16, [r4, #40]	; 0x28
 8007496:	ee28 8a07 	vmul.f32	s16, s16, s14
 800749a:	ee28 8a27 	vmul.f32	s16, s16, s15
 800749e:	eeb0 0a48 	vmov.f32	s0, s16
 80074a2:	f002 fe13 	bl	800a0cc <tanf>

      switch( f->type )
 80074a6:	7923      	ldrb	r3, [r4, #4]
    f->g = tanf(PI * f->fc * f->inv_sr);  // embedded integrator gain (Fig 3.11)
 80074a8:	eef0 8a40 	vmov.f32	s17, s0
 80074ac:	ed84 0a04 	vstr	s0, [r4, #16]
      switch( f->type )
 80074b0:	2b0a      	cmp	r3, #10
 80074b2:	f200 81b5 	bhi.w	8007820 <tVZFilter_init+0x3e0>
 80074b6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80074ba:	0054      	.short	0x0054
 80074bc:	006a005f 	.word	0x006a005f
 80074c0:	00ac0075 	.word	0x00ac0075
 80074c4:	011700e4 	.word	0x011700e4
 80074c8:	01630137 	.word	0x01630137
 80074cc:	000b01a8 	.word	0x000b01a8
}

float tVZFilter_BandwidthToR(tVZFilter* const vf, float B)
{
    _tVZFilter* f = *vf;
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 80074d0:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 80074d4:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
    _tVZFilter* f = *vf;
 80074d8:	682d      	ldr	r5, [r5, #0]
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 80074da:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80074de:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80074e2:	f002 fcb5 	bl	8009e50 <powf>
  float gl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 80074e6:	edd5 6a10 	vldr	s13, [r5, #64]	; 0x40
 80074ea:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
 80074ee:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 8007774 <tVZFilter_init+0x334>
 80074f2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80074f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80074fa:	ee27 0a80 	vmul.f32	s0, s15, s0
 80074fe:	f002 fde5 	bl	800a0cc <tanf>
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 8007502:	ed95 7a04 	vldr	s14, [r5, #16]
                               // unwarped: r = pow(2, -B/2) -> approximation for low
                               // center-frequencies
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007506:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 800750a:	ee80 0a07 	vdiv.f32	s0, s0, s14
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 800750e:	edc4 7a07 	vstr	s15, [r4, #28]
 8007512:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007516:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800751a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800751e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007522:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007526:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800752a:	ee87 7a80 	vdiv.f32	s14, s15, s0
 800752e:	eef1 7ac7 	vsqrt.f32	s15, s14
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 8007532:	ee77 7aa7 	vadd.f32	s15, s15, s15
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 8007536:	eeb1 7a67 	vneg.f32	s14, s15
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 800753a:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 800753e:	ed84 7a08 	vstr	s14, [r4, #32]
      f->h = 1.0f / (1.0f + f->R2*f->g + f->g*f->g);  // factor for feedback precomputation
 8007542:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007546:	ee77 7aa8 	vadd.f32	s15, s15, s17
 800754a:	eef0 6a47 	vmov.f32	s13, s14
 800754e:	eee7 6aa8 	vfma.f32	s13, s15, s17
 8007552:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007556:	edc4 7a06 	vstr	s15, [r4, #24]
}
 800755a:	ecbd 8b04 	vpop	{d8-d9}
 800755e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 8007562:	2300      	movs	r3, #0
 8007564:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
            f->R2 = f->invG;
 8007568:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 800756c:	6262      	str	r2, [r4, #36]	; 0x24
            f->R2 = f->invG;
 800756e:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 8007572:	61e3      	str	r3, [r4, #28]
 8007574:	6223      	str	r3, [r4, #32]
 8007576:	e7e4      	b.n	8007542 <tVZFilter_init+0x102>
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 8007578:	2300      	movs	r3, #0
 800757a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
            f->R2 = f->invG;
 800757e:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 8007582:	61e2      	str	r2, [r4, #28]
            f->R2 = f->invG;
 8007584:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 8007588:	6223      	str	r3, [r4, #32]
 800758a:	6263      	str	r3, [r4, #36]	; 0x24
 800758c:	e7d9      	b.n	8007542 <tVZFilter_init+0x102>
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 800758e:	2300      	movs	r3, #0
 8007590:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
            f->R2 = f->invG;
 8007594:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 8007598:	6222      	str	r2, [r4, #32]
            f->R2 = f->invG;
 800759a:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 800759e:	61e3      	str	r3, [r4, #28]
 80075a0:	6263      	str	r3, [r4, #36]	; 0x24
 80075a2:	e7ce      	b.n	8007542 <tVZFilter_init+0x102>
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 80075a4:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 80075a8:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
    _tVZFilter* f = *vf;
 80075ac:	682d      	ldr	r5, [r5, #0]
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 80075ae:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80075b2:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80075b6:	f002 fc4b 	bl	8009e50 <powf>
  float gl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 80075ba:	edd5 6a10 	vldr	s13, [r5, #64]	; 0x40
 80075be:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
 80075c2:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8007774 <tVZFilter_init+0x334>
 80075c6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80075ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80075ce:	ee27 0a80 	vmul.f32	s0, s15, s0
 80075d2:	f002 fd7b 	bl	800a0cc <tanf>
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 80075d6:	ed95 7a04 	vldr	s14, [r5, #16]
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 80075da:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
            f->cL = 0.0f; f->cB = f->R2; f->cH = 0.0f;
 80075de:	2300      	movs	r3, #0
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 80075e0:	ee80 0a07 	vdiv.f32	s0, s0, s14
            f->cL = 0.0f; f->cB = f->R2; f->cH = 0.0f;
 80075e4:	61e3      	str	r3, [r4, #28]
 80075e6:	6263      	str	r3, [r4, #36]	; 0x24
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 80075e8:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80075ec:	ee20 0a00 	vmul.f32	s0, s0, s0
 80075f0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80075f4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80075f8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80075fc:	ee87 7a80 	vdiv.f32	s14, s15, s0
 8007600:	eef1 7ac7 	vsqrt.f32	s15, s14
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 8007604:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007608:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = f->R2; f->cH = 0.0f;
 800760c:	edc4 7a08 	vstr	s15, [r4, #32]
 8007610:	e797      	b.n	8007542 <tVZFilter_init+0x102>
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 8007612:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8007616:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
    _tVZFilter* f = *vf;
 800761a:	682d      	ldr	r5, [r5, #0]
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 800761c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8007620:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8007624:	f002 fc14 	bl	8009e50 <powf>
  float gl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 8007628:	edd5 6a10 	vldr	s13, [r5, #64]	; 0x40
 800762c:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
 8007630:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8007774 <tVZFilter_init+0x334>
 8007634:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007638:	ee67 7a87 	vmul.f32	s15, s15, s14
 800763c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007640:	f002 fd44 	bl	800a0cc <tanf>
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 8007644:	ed95 7a04 	vldr	s14, [r5, #16]
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007648:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 1.0f;
 800764c:	2300      	movs	r3, #0
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 800764e:	ee80 0a07 	vdiv.f32	s0, s0, s14
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 1.0f;
 8007652:	6223      	str	r3, [r4, #32]
 8007654:	edc4 7a07 	vstr	s15, [r4, #28]
 8007658:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 800765c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8007660:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007664:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007668:	ee20 0a07 	vmul.f32	s0, s0, s14
 800766c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007670:	ee87 7a80 	vdiv.f32	s14, s15, s0
 8007674:	eef1 7ac7 	vsqrt.f32	s15, s14
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 8007678:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800767c:	edc4 7a05 	vstr	s15, [r4, #20]
 8007680:	e75f      	b.n	8007542 <tVZFilter_init+0x102>
            float fl = f->fc*powf(2.0f, (-f->B)*0.5f); // lower bandedge frequency (in Hz)
 8007682:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8007686:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
 800768a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800768e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8007692:	f002 fbdd 	bl	8009e50 <powf>
            float wl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 8007696:	ee28 0a00 	vmul.f32	s0, s16, s0
 800769a:	f002 fd17 	bl	800a0cc <tanf>
            float r  = f->g/wl;
 800769e:	ee88 0a80 	vdiv.f32	s0, s17, s0
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 80076a2:	ed94 7a0b 	vldr	s14, [r4, #44]	; 0x2c
 80076a6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80076aa:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80076ae:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 80076b2:	edc4 7a07 	vstr	s15, [r4, #28]
 80076b6:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 80076ba:	ee67 6a26 	vmul.f32	s13, s14, s13
            r *= r;    // warped frequency ratio wu/wl == (wc/wl)^2 where wu is the
 80076be:	ee20 0a00 	vmul.f32	s0, s0, s0
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 80076c2:	eee0 7a00 	vfma.f32	s15, s0, s0
 80076c6:	ee87 6a80 	vdiv.f32	s12, s15, s0
 80076ca:	ee76 7a65 	vsub.f32	s15, s12, s11
 80076ce:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 80076d2:	eef1 7ac6 	vsqrt.f32	s15, s12
 80076d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 80076da:	ee27 7a27 	vmul.f32	s14, s14, s15
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 80076de:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 80076e2:	ed84 7a08 	vstr	s14, [r4, #32]
 80076e6:	e72c      	b.n	8007542 <tVZFilter_init+0x102>
            float A = sqrtf(f->G);
 80076e8:	ed94 9a0b 	vldr	s18, [r4, #44]	; 0x2c
          f->g /= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 80076ec:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 80076f0:	eddf 7a21 	vldr	s15, [pc, #132]	; 8007778 <tVZFilter_init+0x338>
            float A = sqrtf(f->G);
 80076f4:	eeb1 8ac9 	vsqrt.f32	s16, s18
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 80076f8:	ed94 0a0d 	vldr	s0, [r4, #52]	; 0x34
 80076fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007700:	eef1 7ac8 	vsqrt.f32	s15, s16
          f->g /= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 8007704:	eec8 8aa7 	vdiv.f32	s17, s17, s15
 8007708:	edc4 8a04 	vstr	s17, [r4, #16]
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 800770c:	f002 fd08 	bl	800a120 <sinhf>
 8007710:	ee70 7a00 	vadd.f32	s15, s0, s0
          f->cL = f->G; f->cB = f->R2*A; f->cH = 1.0f;
 8007714:	ed84 9a07 	vstr	s18, [r4, #28]
 8007718:	6265      	str	r5, [r4, #36]	; 0x24
 800771a:	ee28 8a27 	vmul.f32	s16, s16, s15
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 800771e:	edc4 7a05 	vstr	s15, [r4, #20]
          f->cL = f->G; f->cB = f->R2*A; f->cH = 1.0f;
 8007722:	ed84 8a08 	vstr	s16, [r4, #32]
 8007726:	e70c      	b.n	8007542 <tVZFilter_init+0x102>
          float A = sqrtf(f->G);
 8007728:	ed94 9a0b 	vldr	s18, [r4, #44]	; 0x2c
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 800772c:	eddf 7a12 	vldr	s15, [pc, #72]	; 8007778 <tVZFilter_init+0x338>
          float A = sqrtf(f->G);
 8007730:	eeb1 8ac9 	vsqrt.f32	s16, s18
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 8007734:	ed94 0a0d 	vldr	s0, [r4, #52]	; 0x34
 8007738:	ee20 0a27 	vmul.f32	s0, s0, s15
          f->g *= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 800773c:	eef1 7ac8 	vsqrt.f32	s15, s16
 8007740:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8007744:	edc4 8a04 	vstr	s17, [r4, #16]
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 8007748:	f002 fcea 	bl	800a120 <sinhf>
 800774c:	ee70 7a00 	vadd.f32	s15, s0, s0
          f->cL = 1.0f; f->cB = f->R2*A; f->cH = f->G;
 8007750:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007754:	ed84 9a09 	vstr	s18, [r4, #36]	; 0x24
 8007758:	ee28 8a27 	vmul.f32	s16, s16, s15
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 800775c:	edc4 7a05 	vstr	s15, [r4, #20]
          f->cL = 1.0f; f->cB = f->R2*A; f->cH = f->G;
 8007760:	61e3      	str	r3, [r4, #28]
 8007762:	ed84 8a08 	vstr	s16, [r4, #32]
 8007766:	e6ec      	b.n	8007542 <tVZFilter_init+0x102>
 8007768:	20000114 	.word	0x20000114
 800776c:	3f3504f3 	.word	0x3f3504f3
 8007770:	3fb504f3 	.word	0x3fb504f3
 8007774:	40490fdb 	.word	0x40490fdb
 8007778:	3eb17218 	.word	0x3eb17218
 800777c:	00000000 	.word	0x00000000
          float x  = 2.0f*f->m-1.0f;
 8007780:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8007784:	ed94 7a0e 	vldr	s14, [r4, #56]	; 0x38
 8007788:	eebf 8a00 	vmov.f32	s16, #240	; 0xbf800000 -1.0
            f->R2 = f->invG;
 800778c:	6b23      	ldr	r3, [r4, #48]	; 0x30
          f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 800778e:	ed5f 0a05 	vldr	s1, [pc, #-20]	; 800777c <tVZFilter_init+0x33c>
            f->R2 = f->invG;
 8007792:	6163      	str	r3, [r4, #20]
          float x  = 2.0f*f->m-1.0f;
 8007794:	eea7 8a27 	vfma.f32	s16, s14, s15
          f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 8007798:	eef1 8a48 	vneg.f32	s17, s16
 800779c:	eeb0 0a68 	vmov.f32	s0, s17
 80077a0:	f000 fa7a 	bl	8007c98 <maximum>
          f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 80077a4:	ed5f 0a0b 	vldr	s1, [pc, #-44]	; 800777c <tVZFilter_init+0x33c>
          f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 80077a8:	ed84 0a07 	vstr	s0, [r4, #28]
          f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 80077ac:	eeb0 0a48 	vmov.f32	s0, s16
 80077b0:	f000 fa76 	bl	8007ca0 <minimum>
          f->cB = 1.0f-x*x;
 80077b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
          float s = f->G * sqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH));
 80077b8:	edd4 6a07 	vldr	s13, [r4, #28]
 80077bc:	edd4 7a05 	vldr	s15, [r4, #20]
          f->cB = 1.0f-x*x;
 80077c0:	eea8 7a88 	vfma.f32	s14, s17, s16
          float s = f->G * sqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH));
 80077c4:	edd4 5a0b 	vldr	s11, [r4, #44]	; 0x2c
 80077c8:	ee36 5aa6 	vadd.f32	s10, s13, s13
 80077cc:	edd4 8a04 	vldr	s17, [r4, #16]
 80077d0:	ee67 4aa7 	vmul.f32	s9, s15, s15
 80077d4:	ee27 6a07 	vmul.f32	s12, s14, s14
 80077d8:	eea6 6aa6 	vfma.f32	s12, s13, s13
 80077dc:	eea0 6a00 	vfma.f32	s12, s0, s0
 80077e0:	eea0 6a45 	vfms.f32	s12, s0, s10
 80077e4:	ee84 5a86 	vdiv.f32	s10, s9, s12
 80077e8:	eeb1 6ac5 	vsqrt.f32	s12, s10
 80077ec:	ee26 6a25 	vmul.f32	s12, s12, s11
          f->cL *= s; f->cB *= s; f->cH *= s;
 80077f0:	ee66 6a86 	vmul.f32	s13, s13, s12
 80077f4:	ee27 7a06 	vmul.f32	s14, s14, s12
 80077f8:	ee20 0a06 	vmul.f32	s0, s0, s12
 80077fc:	edc4 6a07 	vstr	s13, [r4, #28]
 8007800:	ed84 7a08 	vstr	s14, [r4, #32]
 8007804:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
 8007808:	e69b      	b.n	8007542 <tVZFilter_init+0x102>
          f->cL = 1.0f;
 800780a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
          f->R2 = f->invG;  // can we use an arbitrary value here, for example R2 = 1?
 800780e:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
          f->cL = 1.0f;
 8007812:	61e3      	str	r3, [r4, #28]
          f->R2 = f->invG;  // can we use an arbitrary value here, for example R2 = 1?
 8007814:	edc4 7a05 	vstr	s15, [r4, #20]
          f->cH = 1.0f;
 8007818:	6263      	str	r3, [r4, #36]	; 0x24
          f->cB = f->R2;
 800781a:	edc4 7a08 	vstr	s15, [r4, #32]
 800781e:	e690      	b.n	8007542 <tVZFilter_init+0x102>
 8007820:	edd4 7a05 	vldr	s15, [r4, #20]
 8007824:	e68d      	b.n	8007542 <tVZFilter_init+0x102>
 8007826:	bf00      	nop

08007828 <tVZFilter_tickEfficient>:
    _tVZFilter* f = *vf;
 8007828:	6803      	ldr	r3, [r0, #0]
    yH = (in - f->R2*f->s1 - f->g*f->s1 - f->s2) * f->h;
 800782a:	ed93 7a02 	vldr	s14, [r3, #8]
 800782e:	edd3 7a05 	vldr	s15, [r3, #20]
 8007832:	edd3 5a04 	vldr	s11, [r3, #16]
 8007836:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800783a:	ed93 6a03 	vldr	s12, [r3, #12]
 800783e:	ed93 4a06 	vldr	s8, [r3, #24]
    return f->cL*yL + f->cB*yB + f->cH*yH;
 8007842:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8007846:	edd3 4a08 	vldr	s9, [r3, #32]
 800784a:	ed93 5a07 	vldr	s10, [r3, #28]
    yH = (in - f->R2*f->s1 - f->g*f->s1 - f->s2) * f->h;
 800784e:	eea7 0a65 	vfms.f32	s0, s14, s11
 8007852:	ee70 7a46 	vsub.f32	s15, s0, s12
 8007856:	ee67 7a84 	vmul.f32	s15, s15, s8
    yB = (f->g*yH) + f->s1;
 800785a:	eea5 7aa7 	vfma.f32	s14, s11, s15
    return f->cL*yL + f->cB*yB + f->cH*yH;
 800785e:	ee27 0aa6 	vmul.f32	s0, s15, s13
    yL = (f->g*yB) + f->s2;
 8007862:	eef0 6a46 	vmov.f32	s13, s12
 8007866:	eee5 6a87 	vfma.f32	s13, s11, s14
    f->s1 = f->g*yH + yB; // state update in 1st integrator
 800786a:	eeb0 6a47 	vmov.f32	s12, s14
    return f->cL*yL + f->cB*yB + f->cH*yH;
 800786e:	eea4 0a87 	vfma.f32	s0, s9, s14
    f->s1 = f->g*yH + yB; // state update in 1st integrator
 8007872:	eea5 6aa7 	vfma.f32	s12, s11, s15
    f->s2 = f->g*yB + yL; // state update in 2nd integrator
 8007876:	eef0 7a66 	vmov.f32	s15, s13
}
 800787a:	eea5 0a26 	vfma.f32	s0, s10, s13
    f->s2 = f->g*yB + yL; // state update in 2nd integrator
 800787e:	eee5 7a87 	vfma.f32	s15, s11, s14
    f->s1 = f->g*yH + yB; // state update in 1st integrator
 8007882:	ed83 6a02 	vstr	s12, [r3, #8]
    f->s2 = f->g*yB + yL; // state update in 2nd integrator
 8007886:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800788a:	4770      	bx	lr

0800788c <tVZFilter_setFreq>:
{
 800788c:	b538      	push	{r3, r4, r5, lr}
    f->fc = LEAF_clip(0.0f, freq, 0.5f*leaf.sampleRate);
 800788e:	4be3      	ldr	r3, [pc, #908]	; (8007c1c <tVZFilter_setFreq+0x390>)
 8007890:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
    _tVZFilter* f = *vf;
 8007894:	6804      	ldr	r4, [r0, #0]
{
 8007896:	4605      	mov	r5, r0
    f->fc = LEAF_clip(0.0f, freq, 0.5f*leaf.sampleRate);
 8007898:	eef0 0a40 	vmov.f32	s1, s0
 800789c:	ed9f 0ae0 	vldr	s0, [pc, #896]	; 8007c20 <tVZFilter_setFreq+0x394>
{
 80078a0:	ed2d 8b04 	vpush	{d8-d9}
    f->fc = LEAF_clip(0.0f, freq, 0.5f*leaf.sampleRate);
 80078a4:	ed93 1a00 	vldr	s2, [r3]
 80078a8:	ee21 1a27 	vmul.f32	s2, s2, s15
 80078ac:	f000 f9cc 	bl	8007c48 <LEAF_clip>
 80078b0:	ed84 0a0a 	vstr	s0, [r4, #40]	; 0x28
    _tVZFilter* f = *vf;
 80078b4:	682c      	ldr	r4, [r5, #0]
    f->g = tanf(PI * f->fc * f->inv_sr);  // embedded integrator gain (Fig 3.11)
 80078b6:	eddf 7adb 	vldr	s15, [pc, #876]	; 8007c24 <tVZFilter_setFreq+0x398>
 80078ba:	ed94 7a10 	vldr	s14, [r4, #64]	; 0x40
 80078be:	ed94 8a0a 	vldr	s16, [r4, #40]	; 0x28
 80078c2:	ee28 8a07 	vmul.f32	s16, s16, s14
 80078c6:	ee28 8a27 	vmul.f32	s16, s16, s15
 80078ca:	eeb0 0a48 	vmov.f32	s0, s16
 80078ce:	f002 fbfd 	bl	800a0cc <tanf>
      switch( f->type )
 80078d2:	7923      	ldrb	r3, [r4, #4]
    f->g = tanf(PI * f->fc * f->inv_sr);  // embedded integrator gain (Fig 3.11)
 80078d4:	eef0 8a40 	vmov.f32	s17, s0
 80078d8:	ed84 0a04 	vstr	s0, [r4, #16]
      switch( f->type )
 80078dc:	2b0a      	cmp	r3, #10
 80078de:	f200 81b0 	bhi.w	8007c42 <tVZFilter_setFreq+0x3b6>
 80078e2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80078e6:	0053      	.short	0x0053
 80078e8:	0069005e 	.word	0x0069005e
 80078ec:	00ab0074 	.word	0x00ab0074
 80078f0:	011600e3 	.word	0x011600e3
 80078f4:	01560136 	.word	0x01560136
 80078f8:	000b01a3 	.word	0x000b01a3
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 80078fc:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8007900:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
    _tVZFilter* f = *vf;
 8007904:	682d      	ldr	r5, [r5, #0]
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 8007906:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800790a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800790e:	f002 fa9f 	bl	8009e50 <powf>
  float gl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 8007912:	edd5 6a10 	vldr	s13, [r5, #64]	; 0x40
 8007916:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
 800791a:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 8007c24 <tVZFilter_setFreq+0x398>
 800791e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007922:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007926:	ee27 0a80 	vmul.f32	s0, s15, s0
 800792a:	f002 fbcf 	bl	800a0cc <tanf>
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 800792e:	ed95 7a04 	vldr	s14, [r5, #16]
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007932:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 8007936:	ee80 0a07 	vdiv.f32	s0, s0, s14
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 800793a:	edc4 7a07 	vstr	s15, [r4, #28]
 800793e:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007942:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8007946:	ee20 0a00 	vmul.f32	s0, s0, s0
 800794a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800794e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007952:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007956:	ee87 7a80 	vdiv.f32	s14, s15, s0
 800795a:	eef1 7ac7 	vsqrt.f32	s15, s14
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 800795e:	ee77 7aa7 	vadd.f32	s15, s15, s15
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 8007962:	eeb1 7a67 	vneg.f32	s14, s15
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 8007966:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = -f->R2; f->cH = 1.0f;
 800796a:	ed84 7a08 	vstr	s14, [r4, #32]
      f->h = 1.0f / (1.0f + f->R2*f->g + f->g*f->g);  // factor for feedback precomputation
 800796e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007972:	ee77 7aa8 	vadd.f32	s15, s15, s17
 8007976:	eef0 6a47 	vmov.f32	s13, s14
 800797a:	eee7 6aa8 	vfma.f32	s13, s15, s17
 800797e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007982:	edc4 7a06 	vstr	s15, [r4, #24]
}
 8007986:	ecbd 8b04 	vpop	{d8-d9}
 800798a:	bd38      	pop	{r3, r4, r5, pc}
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 800798c:	2300      	movs	r3, #0
 800798e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
            f->R2 = f->invG;
 8007992:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 8007996:	6262      	str	r2, [r4, #36]	; 0x24
            f->R2 = f->invG;
 8007998:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = 0.0f; f->cH = 1.0f;
 800799c:	61e3      	str	r3, [r4, #28]
 800799e:	6223      	str	r3, [r4, #32]
 80079a0:	e7e5      	b.n	800796e <tVZFilter_setFreq+0xe2>
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 80079a2:	2300      	movs	r3, #0
 80079a4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
            f->R2 = f->invG;
 80079a8:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 80079ac:	61e2      	str	r2, [r4, #28]
            f->R2 = f->invG;
 80079ae:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 0.0f;
 80079b2:	6223      	str	r3, [r4, #32]
 80079b4:	6263      	str	r3, [r4, #36]	; 0x24
 80079b6:	e7da      	b.n	800796e <tVZFilter_setFreq+0xe2>
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 80079b8:	2300      	movs	r3, #0
 80079ba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
            f->R2 = f->invG;
 80079be:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 80079c2:	6222      	str	r2, [r4, #32]
            f->R2 = f->invG;
 80079c4:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = 1.0f; f->cH = 0.0f;
 80079c8:	61e3      	str	r3, [r4, #28]
 80079ca:	6263      	str	r3, [r4, #36]	; 0x24
 80079cc:	e7cf      	b.n	800796e <tVZFilter_setFreq+0xe2>
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 80079ce:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 80079d2:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
    _tVZFilter* f = *vf;
 80079d6:	682d      	ldr	r5, [r5, #0]
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 80079d8:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80079dc:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80079e0:	f002 fa36 	bl	8009e50 <powf>
  float gl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 80079e4:	edd5 6a10 	vldr	s13, [r5, #64]	; 0x40
 80079e8:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
 80079ec:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8007c24 <tVZFilter_setFreq+0x398>
 80079f0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80079f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80079f8:	ee27 0a80 	vmul.f32	s0, s15, s0
 80079fc:	f002 fb66 	bl	800a0cc <tanf>
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 8007a00:	ed95 7a04 	vldr	s14, [r5, #16]
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007a04:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
            f->cL = 0.0f; f->cB = f->R2; f->cH = 0.0f;
 8007a08:	2300      	movs	r3, #0
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 8007a0a:	ee80 0a07 	vdiv.f32	s0, s0, s14
            f->cL = 0.0f; f->cB = f->R2; f->cH = 0.0f;
 8007a0e:	61e3      	str	r3, [r4, #28]
 8007a10:	6263      	str	r3, [r4, #36]	; 0x24
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007a12:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8007a16:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007a1a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007a1e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007a22:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007a26:	ee87 7a80 	vdiv.f32	s14, s15, s0
 8007a2a:	eef1 7ac7 	vsqrt.f32	s15, s14
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 8007a2e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007a32:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 0.0f; f->cB = f->R2; f->cH = 0.0f;
 8007a36:	edc4 7a08 	vstr	s15, [r4, #32]
 8007a3a:	e798      	b.n	800796e <tVZFilter_setFreq+0xe2>
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 8007a3c:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8007a40:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
    _tVZFilter* f = *vf;
 8007a44:	682d      	ldr	r5, [r5, #0]
  float fl = f->fc*powf(2.0f, -B*0.5f); // lower bandedge frequency (in Hz)
 8007a46:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8007a4a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8007a4e:	f002 f9ff 	bl	8009e50 <powf>
  float gl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 8007a52:	edd5 6a10 	vldr	s13, [r5, #64]	; 0x40
 8007a56:	edd5 7a0a 	vldr	s15, [r5, #40]	; 0x28
 8007a5a:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8007c24 <tVZFilter_setFreq+0x398>
 8007a5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007a62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a66:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007a6a:	f002 fb2f 	bl	800a0cc <tanf>
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 8007a6e:	ed95 7a04 	vldr	s14, [r5, #16]
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007a72:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 1.0f;
 8007a76:	2300      	movs	r3, #0
  float r  = gl/f->g;            // ratio between warped lower bandedge- and center-frequencies
 8007a78:	ee80 0a07 	vdiv.f32	s0, s0, s14
            f->cL = 1.0f; f->cB = 0.0f; f->cH = 1.0f;
 8007a7c:	6223      	str	r3, [r4, #32]
 8007a7e:	edc4 7a07 	vstr	s15, [r4, #28]
 8007a82:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
  return sqrtf((1.0f-r*r)*(1.0f-r*r)/(4.0f*r*r));
 8007a86:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8007a8a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007a8e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007a92:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007a96:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007a9a:	ee87 7a80 	vdiv.f32	s14, s15, s0
 8007a9e:	eef1 7ac7 	vsqrt.f32	s15, s14
            f->R2 = 2.0f*tVZFilter_BandwidthToR(vf, f->B);
 8007aa2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007aa6:	edc4 7a05 	vstr	s15, [r4, #20]
 8007aaa:	e760      	b.n	800796e <tVZFilter_setFreq+0xe2>
            float fl = f->fc*powf(2.0f, (-f->B)*0.5f); // lower bandedge frequency (in Hz)
 8007aac:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 8007ab0:	edd4 0a0d 	vldr	s1, [r4, #52]	; 0x34
 8007ab4:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8007ab8:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8007abc:	f002 f9c8 	bl	8009e50 <powf>
            float wl = tanf(PI*fl*f->inv_sr);   // warped radian lower bandedge frequency /(2*fs)
 8007ac0:	ee28 0a00 	vmul.f32	s0, s16, s0
 8007ac4:	f002 fb02 	bl	800a0cc <tanf>
            float r  = f->g/wl;
 8007ac8:	ee88 0a80 	vdiv.f32	s0, s17, s0
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 8007acc:	ed94 7a0b 	vldr	s14, [r4, #44]	; 0x2c
 8007ad0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007ad4:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8007ad8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 8007adc:	edc4 7a07 	vstr	s15, [r4, #28]
 8007ae0:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 8007ae4:	ee67 6a26 	vmul.f32	s13, s14, s13
            r *= r;    // warped frequency ratio wu/wl == (wc/wl)^2 where wu is the
 8007ae8:	ee20 0a00 	vmul.f32	s0, s0, s0
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 8007aec:	eee0 7a00 	vfma.f32	s15, s0, s0
 8007af0:	ee87 6a80 	vdiv.f32	s12, s15, s0
 8007af4:	ee76 7a65 	vsub.f32	s15, s12, s11
 8007af8:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 8007afc:	eef1 7ac6 	vsqrt.f32	s15, s12
 8007b00:	ee77 7aa7 	vadd.f32	s15, s15, s15
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 8007b04:	ee27 7a27 	vmul.f32	s14, s14, s15
            f->R2 = 2.0f*sqrtf(((r*r+1.0f)/r-2.0f)/(4.0f*f->G));
 8007b08:	edc4 7a05 	vstr	s15, [r4, #20]
            f->cL = 1.0f; f->cB = f->R2*f->G; f->cH = 1.0f;
 8007b0c:	ed84 7a08 	vstr	s14, [r4, #32]
 8007b10:	e72d      	b.n	800796e <tVZFilter_setFreq+0xe2>
            float A = sqrtf(f->G);
 8007b12:	ed94 9a0b 	vldr	s18, [r4, #44]	; 0x2c
          f->g /= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 8007b16:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 8007b1a:	eddf 7a43 	vldr	s15, [pc, #268]	; 8007c28 <tVZFilter_setFreq+0x39c>
            float A = sqrtf(f->G);
 8007b1e:	eeb1 8ac9 	vsqrt.f32	s16, s18
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 8007b22:	ed94 0a0d 	vldr	s0, [r4, #52]	; 0x34
 8007b26:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007b2a:	eef1 7ac8 	vsqrt.f32	s15, s16
          f->g /= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 8007b2e:	eec8 8aa7 	vdiv.f32	s17, s17, s15
 8007b32:	edc4 8a04 	vstr	s17, [r4, #16]
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 8007b36:	f002 faf3 	bl	800a120 <sinhf>
 8007b3a:	ee70 7a00 	vadd.f32	s15, s0, s0
          f->cL = f->G; f->cB = f->R2*A; f->cH = 1.0f;
 8007b3e:	ed84 9a07 	vstr	s18, [r4, #28]
 8007b42:	6265      	str	r5, [r4, #36]	; 0x24
 8007b44:	ee28 8a27 	vmul.f32	s16, s16, s15
          f->R2 = 2*sinhf(f->B*logf(2.0f)*0.5f);
 8007b48:	edc4 7a05 	vstr	s15, [r4, #20]
          f->cL = f->G; f->cB = f->R2*A; f->cH = 1.0f;
 8007b4c:	ed84 8a08 	vstr	s16, [r4, #32]
 8007b50:	e70d      	b.n	800796e <tVZFilter_setFreq+0xe2>
          float A = sqrtf(f->G);
 8007b52:	ed94 9a0b 	vldr	s18, [r4, #44]	; 0x2c
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 8007b56:	eddf 7a34 	vldr	s15, [pc, #208]	; 8007c28 <tVZFilter_setFreq+0x39c>
          float A = sqrtf(f->G);
 8007b5a:	eeb1 8ac9 	vsqrt.f32	s16, s18
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 8007b5e:	ed94 0a0d 	vldr	s0, [r4, #52]	; 0x34
 8007b62:	ee20 0a27 	vmul.f32	s0, s0, s15
          f->g *= sqrtf(A);               // scale SVF-cutoff frequency for shelvers
 8007b66:	eef1 7ac8 	vsqrt.f32	s15, s16
 8007b6a:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8007b6e:	edc4 8a04 	vstr	s17, [r4, #16]
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 8007b72:	f002 fad5 	bl	800a120 <sinhf>
 8007b76:	ee70 7a00 	vadd.f32	s15, s0, s0
          f->cL = 1.0f; f->cB = f->R2*A; f->cH = f->G;
 8007b7a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007b7e:	ed84 9a09 	vstr	s18, [r4, #36]	; 0x24
 8007b82:	ee28 8a27 	vmul.f32	s16, s16, s15
          f->R2 = 2.0f*sinhf(f->B*logf(2.0f)*0.5f);
 8007b86:	edc4 7a05 	vstr	s15, [r4, #20]
          f->cL = 1.0f; f->cB = f->R2*A; f->cH = f->G;
 8007b8a:	61e3      	str	r3, [r4, #28]
 8007b8c:	ed84 8a08 	vstr	s16, [r4, #32]
 8007b90:	e6ed      	b.n	800796e <tVZFilter_setFreq+0xe2>
          float x  = 2.0f*f->m-1.0f;
 8007b92:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8007b96:	ed94 7a0e 	vldr	s14, [r4, #56]	; 0x38
 8007b9a:	eebf 8a00 	vmov.f32	s16, #240	; 0xbf800000 -1.0
            f->R2 = f->invG;
 8007b9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
          f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 8007ba0:	eddf 0a1f 	vldr	s1, [pc, #124]	; 8007c20 <tVZFilter_setFreq+0x394>
            f->R2 = f->invG;
 8007ba4:	6163      	str	r3, [r4, #20]
          float x  = 2.0f*f->m-1.0f;
 8007ba6:	eea7 8a27 	vfma.f32	s16, s14, s15
          f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 8007baa:	eef1 8a48 	vneg.f32	s17, s16
 8007bae:	eeb0 0a68 	vmov.f32	s0, s17
 8007bb2:	f000 f871 	bl	8007c98 <maximum>
          f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 8007bb6:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8007c20 <tVZFilter_setFreq+0x394>
          f->cL = maximum(-x, 0.0f); /*cL *= cL;*/
 8007bba:	ed84 0a07 	vstr	s0, [r4, #28]
          f->cH = minimum( x, 0.0f); /*cH *= cH;*/
 8007bbe:	eeb0 0a48 	vmov.f32	s0, s16
 8007bc2:	f000 f86d 	bl	8007ca0 <minimum>
          f->cB = 1.0f-x*x;
 8007bc6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
          float s = f->G * sqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH));
 8007bca:	edd4 6a07 	vldr	s13, [r4, #28]
 8007bce:	edd4 7a05 	vldr	s15, [r4, #20]
          f->cB = 1.0f-x*x;
 8007bd2:	eea8 7a88 	vfma.f32	s14, s17, s16
          float s = f->G * sqrtf((f->R2*f->R2) / (f->cL*f->cL + f->cB*f->cB + f->cH*f->cH - 2.0f*f->cL*f->cH));
 8007bd6:	edd4 5a0b 	vldr	s11, [r4, #44]	; 0x2c
 8007bda:	ee36 5aa6 	vadd.f32	s10, s13, s13
 8007bde:	edd4 8a04 	vldr	s17, [r4, #16]
 8007be2:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8007be6:	ee27 6a07 	vmul.f32	s12, s14, s14
 8007bea:	eea6 6aa6 	vfma.f32	s12, s13, s13
 8007bee:	eea0 6a00 	vfma.f32	s12, s0, s0
 8007bf2:	eea0 6a45 	vfms.f32	s12, s0, s10
 8007bf6:	ee84 5a86 	vdiv.f32	s10, s9, s12
 8007bfa:	eeb1 6ac5 	vsqrt.f32	s12, s10
 8007bfe:	ee26 6a25 	vmul.f32	s12, s12, s11
          f->cL *= s; f->cB *= s; f->cH *= s;
 8007c02:	ee66 6a86 	vmul.f32	s13, s13, s12
 8007c06:	ee27 7a06 	vmul.f32	s14, s14, s12
 8007c0a:	ee20 0a06 	vmul.f32	s0, s0, s12
 8007c0e:	edc4 6a07 	vstr	s13, [r4, #28]
 8007c12:	ed84 7a08 	vstr	s14, [r4, #32]
 8007c16:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
 8007c1a:	e6a8      	b.n	800796e <tVZFilter_setFreq+0xe2>
 8007c1c:	20000114 	.word	0x20000114
 8007c20:	00000000 	.word	0x00000000
 8007c24:	40490fdb 	.word	0x40490fdb
 8007c28:	3eb17218 	.word	0x3eb17218
          f->cL = 1.0f;
 8007c2c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
          f->R2 = f->invG;  // can we use an arbitrary value here, for example R2 = 1?
 8007c30:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
          f->cL = 1.0f;
 8007c34:	61e3      	str	r3, [r4, #28]
          f->R2 = f->invG;  // can we use an arbitrary value here, for example R2 = 1?
 8007c36:	edc4 7a05 	vstr	s15, [r4, #20]
          f->cH = 1.0f;
 8007c3a:	6263      	str	r3, [r4, #36]	; 0x24
          f->cB = f->R2;
 8007c3c:	edc4 7a08 	vstr	s15, [r4, #32]
 8007c40:	e695      	b.n	800796e <tVZFilter_setFreq+0xe2>
 8007c42:	edd4 7a05 	vldr	s15, [r4, #20]
 8007c46:	e692      	b.n	800796e <tVZFilter_setFreq+0xe2>

08007c48 <LEAF_clip>:

float   LEAF_clip(float min, float val, float max)
{
    float tempmin = min;
    float tempmax = max;
    if (min > max)
 8007c48:	eeb4 0ac1 	vcmpe.f32	s0, s2
 8007c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c50:	dd05      	ble.n	8007c5e <LEAF_clip+0x16>
 8007c52:	eef0 7a40 	vmov.f32	s15, s0
    {
        tempmin = max;
 8007c56:	eeb0 0a41 	vmov.f32	s0, s2
        tempmax = min;
 8007c5a:	eeb0 1a67 	vmov.f32	s2, s15
    }
    if (val < tempmin)
 8007c5e:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8007c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c66:	dc01      	bgt.n	8007c6c <LEAF_clip+0x24>
 8007c68:	fe81 0a60 	vminnm.f32	s0, s2, s1
    }
    else
    {
        return val;
    }
}
 8007c6c:	4770      	bx	lr
 8007c6e:	bf00      	nop

08007c70 <LEAF_interpolation_linear>:
    return ((c3 * xx + c2) * xx + c1) * xx + c0;
}

// alpha, [0.0, 1.0]
float LEAF_interpolation_linear (float A, float B, float alpha)
{
 8007c70:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007c74:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8007c94 <LEAF_interpolation_linear+0x24>
 8007c78:	fe81 1a67 	vminnm.f32	s2, s2, s15
 8007c7c:	fe81 1a07 	vmaxnm.f32	s2, s2, s14
    alpha = LEAF_clip(0.0f, alpha, 1.0f);
    
    float omAlpha = 1.0f - alpha;
 8007c80:	ee77 7ac1 	vsub.f32	s15, s15, s2
    
    // First 1/2 of interpolation
    float out = A * omAlpha;
    
    out += B * alpha;
 8007c84:	ee20 1a81 	vmul.f32	s2, s1, s2
    
    return out;
}
 8007c88:	eea7 1a80 	vfma.f32	s2, s15, s0
 8007c8c:	eeb0 0a41 	vmov.f32	s0, s2
 8007c90:	4770      	bx	lr
 8007c92:	bf00      	nop
 8007c94:	00000000 	.word	0x00000000

08007c98 <maximum>:


float maximum (float num1, float num2)
{
    return (num1 > num2 ) ? num1 : num2;
}
 8007c98:	fe80 0a80 	vmaxnm.f32	s0, s1, s0
 8007c9c:	4770      	bx	lr
 8007c9e:	bf00      	nop

08007ca0 <minimum>:

float minimum (float num1, float num2)
{
    return (num1 < num2 ) ? num1 : num2;
}
 8007ca0:	fe80 0ac0 	vminnm.f32	s0, s1, s0
 8007ca4:	4770      	bx	lr
 8007ca6:	bf00      	nop

08007ca8 <leaf_pool_init>:
    */
    //is zeroing out the memory necessary? This takes a long time on large pools - JS
}

void leaf_pool_init(char* memory, size_t size)
{
 8007ca8:	b470      	push	{r4, r5, r6}
    leaf.header_size = mpool_align(sizeof(mpool_node_t));
 8007caa:	4b0a      	ldr	r3, [pc, #40]	; (8007cd4 <leaf_pool_init+0x2c>)
 8007cac:	2610      	movs	r6, #16
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize-leaf.header_size);
 8007cae:	f1a1 0410 	sub.w	r4, r1, #16
    pool->usize  = 0;
 8007cb2:	2200      	movs	r2, #0
    pool->msize  = size;
 8007cb4:	6259      	str	r1, [r3, #36]	; 0x24
}

static inline mpool_node_t* create_node(char* block_location, mpool_node_t* next, mpool_node_t* prev, size_t size)
{
    mpool_node_t* node = (mpool_node_t*)block_location;
    node->pool = block_location + leaf.header_size;
 8007cb6:	1985      	adds	r5, r0, r6
    leaf.mempool = &leaf._internal_mempool;
 8007cb8:	f103 011c 	add.w	r1, r3, #28
    pool->mpool = (char*)memory;
 8007cbc:	61d8      	str	r0, [r3, #28]
    leaf.header_size = mpool_align(sizeof(mpool_node_t));
 8007cbe:	62de      	str	r6, [r3, #44]	; 0x2c
    pool->usize  = 0;
 8007cc0:	621a      	str	r2, [r3, #32]
    node->pool = block_location + leaf.header_size;
 8007cc2:	6005      	str	r5, [r0, #0]
    node->next = next;
    node->prev = prev;
    node->size = size;
 8007cc4:	60c4      	str	r4, [r0, #12]
    node->prev = prev;
 8007cc6:	e9c0 2201 	strd	r2, r2, [r0, #4]
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize-leaf.header_size);
 8007cca:	6298      	str	r0, [r3, #40]	; 0x28
    leaf.mempool = &leaf._internal_mempool;
 8007ccc:	6199      	str	r1, [r3, #24]
}
 8007cce:	bc70      	pop	{r4, r5, r6}
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	20000114 	.word	0x20000114

08007cd8 <mpool_alloc>:
{
 8007cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (pool->head == NULL)
 8007cda:	68cb      	ldr	r3, [r1, #12]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d038      	beq.n	8007d52 <mpool_alloc+0x7a>
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 8007ce0:	1dc5      	adds	r5, r0, #7
 8007ce2:	f025 0507 	bic.w	r5, r5, #7
    while (node_to_alloc->size < size_to_alloc)
 8007ce6:	e002      	b.n	8007cee <mpool_alloc+0x16>
        if (node_to_alloc == NULL)
 8007ce8:	4623      	mov	r3, r4
 8007cea:	2c00      	cmp	r4, #0
 8007cec:	d031      	beq.n	8007d52 <mpool_alloc+0x7a>
    while (node_to_alloc->size < size_to_alloc)
 8007cee:	68da      	ldr	r2, [r3, #12]
 8007cf0:	685c      	ldr	r4, [r3, #4]
 8007cf2:	42aa      	cmp	r2, r5
 8007cf4:	d3f8      	bcc.n	8007ce8 <mpool_alloc+0x10>
    if (leftover > leaf.header_size)
 8007cf6:	4e25      	ldr	r6, [pc, #148]	; (8007d8c <mpool_alloc+0xb4>)
    size_t leftover = node_to_alloc->size - size_to_alloc;
 8007cf8:	1b57      	subs	r7, r2, r5
    node_to_alloc->size = size_to_alloc;
 8007cfa:	60dd      	str	r5, [r3, #12]
    if (leftover > leaf.header_size)
 8007cfc:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8007cfe:	42b8      	cmp	r0, r7
 8007d00:	d332      	bcc.n	8007d68 <mpool_alloc+0x90>
        node_to_alloc->size += leftover;
 8007d02:	46a4      	mov	ip, r4
 8007d04:	60da      	str	r2, [r3, #12]
    if (pool->head == node_to_alloc)
 8007d06:	68ca      	ldr	r2, [r1, #12]
 8007d08:	429a      	cmp	r2, r3
        pool->head = new_node;
 8007d0a:	bf08      	it	eq
 8007d0c:	f8c1 c00c 	streq.w	ip, [r1, #12]
 8007d10:	e9d3 0201 	ldrd	r0, r2, [r3, #4]
}

static inline void delink_node(mpool_node_t* node)
{
    // If there is a node after the node to remove
    if (node->next != NULL)
 8007d14:	b108      	cbz	r0, 8007d1a <mpool_alloc+0x42>
    {
        // Close the link
        node->next->prev = node->prev;
 8007d16:	6082      	str	r2, [r0, #8]
 8007d18:	689a      	ldr	r2, [r3, #8]
    }
    // If there is a node before the node to remove
    if (node->prev != NULL)
 8007d1a:	b10a      	cbz	r2, 8007d20 <mpool_alloc+0x48>
    {
        // Close the link
        node->prev->next = node->next;
 8007d1c:	6858      	ldr	r0, [r3, #4]
 8007d1e:	6050      	str	r0, [r2, #4]
    }
    
    node->next = NULL;
 8007d20:	2200      	movs	r2, #0
    pool->usize += leaf.header_size + node_to_alloc->size;
 8007d22:	68dc      	ldr	r4, [r3, #12]
    node->prev = NULL;
 8007d24:	e9c3 2201 	strd	r2, r2, [r3, #4]
    pool->usize += leaf.header_size + node_to_alloc->size;
 8007d28:	6848      	ldr	r0, [r1, #4]
 8007d2a:	6af5      	ldr	r5, [r6, #44]	; 0x2c
 8007d2c:	4428      	add	r0, r5
 8007d2e:	4420      	add	r0, r4
 8007d30:	6048      	str	r0, [r1, #4]
    if (leaf.clearOnAllocation > 0)
 8007d32:	6971      	ldr	r1, [r6, #20]
 8007d34:	4291      	cmp	r1, r2
 8007d36:	dd0a      	ble.n	8007d4e <mpool_alloc+0x76>
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 8007d38:	68d9      	ldr	r1, [r3, #12]
        char* new_pool = (char*)node_to_alloc->pool;
 8007d3a:	6818      	ldr	r0, [r3, #0]
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 8007d3c:	b141      	cbz	r1, 8007d50 <mpool_alloc+0x78>
 8007d3e:	3801      	subs	r0, #1
 8007d40:	4614      	mov	r4, r2
 8007d42:	f800 4f01 	strb.w	r4, [r0, #1]!
 8007d46:	3201      	adds	r2, #1
 8007d48:	68d9      	ldr	r1, [r3, #12]
 8007d4a:	4291      	cmp	r1, r2
 8007d4c:	d8f9      	bhi.n	8007d42 <mpool_alloc+0x6a>
 8007d4e:	6818      	ldr	r0, [r3, #0]
}
 8007d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((pool->msize - pool->usize) > asize)
 8007d52:	e9d1 2301 	ldrd	r2, r3, [r1, #4]
 8007d56:	1a9b      	subs	r3, r3, r2
 8007d58:	4283      	cmp	r3, r0
            LEAF_internalErrorCallback(LEAFMempoolFragmentation);
 8007d5a:	bf8c      	ite	hi
 8007d5c:	2001      	movhi	r0, #1
            LEAF_internalErrorCallback(LEAFMempoolOverrun);
 8007d5e:	2000      	movls	r0, #0
 8007d60:	f000 fb1c 	bl	800839c <LEAF_internalErrorCallback>
        return NULL;
 8007d64:	2000      	movs	r0, #0
}
 8007d66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007d68:	680a      	ldr	r2, [r1, #0]
        offset += leaf.header_size + node_to_alloc->size;
 8007d6a:	4405      	add	r5, r0
                               node_to_alloc->prev,
 8007d6c:	f8d3 e008 	ldr.w	lr, [r3, #8]
        new_node = create_node(&pool->mpool[offset],
 8007d70:	1a3f      	subs	r7, r7, r0
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007d72:	eba3 0c02 	sub.w	ip, r3, r2
        offset += leaf.header_size + node_to_alloc->size;
 8007d76:	4465      	add	r5, ip
        new_node = create_node(&pool->mpool[offset],
 8007d78:	eb02 0c05 	add.w	ip, r2, r5
    node->pool = block_location + leaf.header_size;
 8007d7c:	4460      	add	r0, ip
 8007d7e:	5150      	str	r0, [r2, r5]
    node->size = size;
 8007d80:	f8cc 700c 	str.w	r7, [ip, #12]
    node->prev = prev;
 8007d84:	e9cc 4e01 	strd	r4, lr, [ip, #4]
 8007d88:	e7bd      	b.n	8007d06 <mpool_alloc+0x2e>
 8007d8a:	bf00      	nop
 8007d8c:	20000114 	.word	0x20000114

08007d90 <mpool_calloc>:
{
 8007d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (pool->head == NULL)
 8007d92:	68cb      	ldr	r3, [r1, #12]
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d035      	beq.n	8007e04 <mpool_calloc+0x74>
    return (size + (MPOOL_ALIGN_SIZE - 1)) & ~(MPOOL_ALIGN_SIZE - 1);
 8007d98:	1dc5      	adds	r5, r0, #7
 8007d9a:	f025 0507 	bic.w	r5, r5, #7
    while (node_to_alloc->size < size_to_alloc)
 8007d9e:	e002      	b.n	8007da6 <mpool_calloc+0x16>
        if (node_to_alloc == NULL)
 8007da0:	4623      	mov	r3, r4
 8007da2:	2c00      	cmp	r4, #0
 8007da4:	d02e      	beq.n	8007e04 <mpool_calloc+0x74>
    while (node_to_alloc->size < size_to_alloc)
 8007da6:	68da      	ldr	r2, [r3, #12]
 8007da8:	685c      	ldr	r4, [r3, #4]
 8007daa:	42aa      	cmp	r2, r5
 8007dac:	d3f8      	bcc.n	8007da0 <mpool_calloc+0x10>
    if (leftover > leaf.header_size)
 8007dae:	4f23      	ldr	r7, [pc, #140]	; (8007e3c <mpool_calloc+0xac>)
    size_t leftover = node_to_alloc->size - size_to_alloc;
 8007db0:	1b56      	subs	r6, r2, r5
    node_to_alloc->size = size_to_alloc;
 8007db2:	60dd      	str	r5, [r3, #12]
    if (leftover > leaf.header_size)
 8007db4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007db6:	42b0      	cmp	r0, r6
 8007db8:	d32f      	bcc.n	8007e1a <mpool_calloc+0x8a>
        node_to_alloc->size += leftover;
 8007dba:	46a4      	mov	ip, r4
 8007dbc:	60da      	str	r2, [r3, #12]
    if (pool->head == node_to_alloc)
 8007dbe:	68ca      	ldr	r2, [r1, #12]
 8007dc0:	429a      	cmp	r2, r3
        pool->head = new_node;
 8007dc2:	bf08      	it	eq
 8007dc4:	f8c1 c00c 	streq.w	ip, [r1, #12]
 8007dc8:	e9d3 0201 	ldrd	r0, r2, [r3, #4]
    if (node->next != NULL)
 8007dcc:	b108      	cbz	r0, 8007dd2 <mpool_calloc+0x42>
        node->next->prev = node->prev;
 8007dce:	6082      	str	r2, [r0, #8]
 8007dd0:	689a      	ldr	r2, [r3, #8]
    if (node->prev != NULL)
 8007dd2:	b10a      	cbz	r2, 8007dd8 <mpool_calloc+0x48>
        node->prev->next = node->next;
 8007dd4:	6858      	ldr	r0, [r3, #4]
 8007dd6:	6050      	str	r0, [r2, #4]
    node->next = NULL;
 8007dd8:	2200      	movs	r2, #0
    pool->usize += leaf.header_size + node_to_alloc->size;
 8007dda:	68dc      	ldr	r4, [r3, #12]
    node->prev = NULL;
 8007ddc:	e9c3 2201 	strd	r2, r2, [r3, #4]
    pool->usize += leaf.header_size + node_to_alloc->size;
 8007de0:	6848      	ldr	r0, [r1, #4]
 8007de2:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8007de4:	4428      	add	r0, r5
 8007de6:	4420      	add	r0, r4
 8007de8:	6048      	str	r0, [r1, #4]
    for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 8007dea:	68d9      	ldr	r1, [r3, #12]
    char* new_pool = (char*)node_to_alloc->pool;
 8007dec:	6818      	ldr	r0, [r3, #0]
    for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 8007dee:	b141      	cbz	r1, 8007e02 <mpool_calloc+0x72>
 8007df0:	3801      	subs	r0, #1
 8007df2:	4614      	mov	r4, r2
 8007df4:	f800 4f01 	strb.w	r4, [r0, #1]!
 8007df8:	3201      	adds	r2, #1
 8007dfa:	68d9      	ldr	r1, [r3, #12]
 8007dfc:	4291      	cmp	r1, r2
 8007dfe:	d8f9      	bhi.n	8007df4 <mpool_calloc+0x64>
 8007e00:	6818      	ldr	r0, [r3, #0]
}
 8007e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((pool->msize - pool->usize) > asize)
 8007e04:	e9d1 2301 	ldrd	r2, r3, [r1, #4]
 8007e08:	1a9b      	subs	r3, r3, r2
 8007e0a:	4283      	cmp	r3, r0
            LEAF_internalErrorCallback(LEAFMempoolFragmentation);
 8007e0c:	bf8c      	ite	hi
 8007e0e:	2001      	movhi	r0, #1
            LEAF_internalErrorCallback(LEAFMempoolOverrun);
 8007e10:	2000      	movls	r0, #0
 8007e12:	f000 fac3 	bl	800839c <LEAF_internalErrorCallback>
        return NULL;
 8007e16:	2000      	movs	r0, #0
}
 8007e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007e1a:	680a      	ldr	r2, [r1, #0]
        offset += leaf.header_size + node_to_alloc->size;
 8007e1c:	4405      	add	r5, r0
                               node_to_alloc->prev,
 8007e1e:	f8d3 e008 	ldr.w	lr, [r3, #8]
        new_node = create_node(&pool->mpool[offset],
 8007e22:	1a36      	subs	r6, r6, r0
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007e24:	eba3 0c02 	sub.w	ip, r3, r2
        offset += leaf.header_size + node_to_alloc->size;
 8007e28:	4465      	add	r5, ip
        new_node = create_node(&pool->mpool[offset],
 8007e2a:	eb02 0c05 	add.w	ip, r2, r5
    node->pool = block_location + leaf.header_size;
 8007e2e:	4460      	add	r0, ip
 8007e30:	5150      	str	r0, [r2, r5]
    node->size = size;
 8007e32:	f8cc 600c 	str.w	r6, [ip, #12]
    node->prev = prev;
 8007e36:	e9cc 4e01 	strd	r4, lr, [ip, #4]
 8007e3a:	e7c0      	b.n	8007dbe <mpool_calloc+0x2e>
 8007e3c:	20000114 	.word	0x20000114

08007e40 <tMempool_init>:
}

void tMempool_init(tMempool* const mp, char* memory, size_t size)
{
 8007e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    tMempool_freeFromPool(mp, &leaf.mempool);
}

void    tMempool_initToPool     (tMempool* const mp, char* memory, size_t size, tMempool* const mem)
{
    _tMempool* mm = *mem;
 8007e44:	4e3d      	ldr	r6, [pc, #244]	; (8007f3c <tMempool_init+0xfc>)
{
 8007e46:	b082      	sub	sp, #8
 8007e48:	4607      	mov	r7, r0
 8007e4a:	460d      	mov	r5, r1
    _tMempool* mm = *mem;
 8007e4c:	f8d6 c018 	ldr.w	ip, [r6, #24]
    if (pool->head == NULL)
 8007e50:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8007e54:	b91b      	cbnz	r3, 8007e5e <tMempool_init+0x1e>
 8007e56:	e04c      	b.n	8007ef2 <tMempool_init+0xb2>
        if (node_to_alloc == NULL)
 8007e58:	4623      	mov	r3, r4
 8007e5a:	2c00      	cmp	r4, #0
 8007e5c:	d049      	beq.n	8007ef2 <tMempool_init+0xb2>
    while (node_to_alloc->size < size_to_alloc)
 8007e5e:	68d8      	ldr	r0, [r3, #12]
 8007e60:	685c      	ldr	r4, [r3, #4]
 8007e62:	280f      	cmp	r0, #15
 8007e64:	d9f8      	bls.n	8007e58 <tMempool_init+0x18>
    node_to_alloc->size = size_to_alloc;
 8007e66:	2110      	movs	r1, #16
    size_t leftover = node_to_alloc->size - size_to_alloc;
 8007e68:	f1a0 0e10 	sub.w	lr, r0, #16
    node_to_alloc->size = size_to_alloc;
 8007e6c:	60d9      	str	r1, [r3, #12]
    if (leftover > leaf.header_size)
 8007e6e:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8007e70:	458e      	cmp	lr, r1
 8007e72:	d84d      	bhi.n	8007f10 <tMempool_init+0xd0>
        node_to_alloc->size += leftover;
 8007e74:	46a6      	mov	lr, r4
 8007e76:	60d8      	str	r0, [r3, #12]
    if (pool->head == node_to_alloc)
 8007e78:	f8dc 100c 	ldr.w	r1, [ip, #12]
 8007e7c:	428b      	cmp	r3, r1
        pool->head = new_node;
 8007e7e:	bf08      	it	eq
 8007e80:	f8cc e00c 	streq.w	lr, [ip, #12]
 8007e84:	e9d3 0101 	ldrd	r0, r1, [r3, #4]
    if (node->next != NULL)
 8007e88:	b108      	cbz	r0, 8007e8e <tMempool_init+0x4e>
        node->next->prev = node->prev;
 8007e8a:	6081      	str	r1, [r0, #8]
 8007e8c:	6899      	ldr	r1, [r3, #8]
    if (node->prev != NULL)
 8007e8e:	b109      	cbz	r1, 8007e94 <tMempool_init+0x54>
        node->prev->next = node->next;
 8007e90:	6858      	ldr	r0, [r3, #4]
 8007e92:	6048      	str	r0, [r1, #4]
    pool->usize += leaf.header_size + node_to_alloc->size;
 8007e94:	68d9      	ldr	r1, [r3, #12]
    node->next = NULL;
 8007e96:	2000      	movs	r0, #0
    pool->usize += leaf.header_size + node_to_alloc->size;
 8007e98:	9101      	str	r1, [sp, #4]
    node->prev = NULL;
 8007e9a:	e9c3 0001 	strd	r0, r0, [r3, #4]
    pool->usize += leaf.header_size + node_to_alloc->size;
 8007e9e:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8007ea0:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8007ea4:	440c      	add	r4, r1
 8007ea6:	4621      	mov	r1, r4
 8007ea8:	9c01      	ldr	r4, [sp, #4]
 8007eaa:	440c      	add	r4, r1
 8007eac:	f8cc 4004 	str.w	r4, [ip, #4]
    if (leaf.clearOnAllocation > 0)
 8007eb0:	6971      	ldr	r1, [r6, #20]
 8007eb2:	4281      	cmp	r1, r0
 8007eb4:	dd0a      	ble.n	8007ecc <tMempool_init+0x8c>
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 8007eb6:	68dc      	ldr	r4, [r3, #12]
        char* new_pool = (char*)node_to_alloc->pool;
 8007eb8:	6819      	ldr	r1, [r3, #0]
        for (int i = 0; i < node_to_alloc->size; i++) new_pool[i] = 0;
 8007eba:	b144      	cbz	r4, 8007ece <tMempool_init+0x8e>
 8007ebc:	3901      	subs	r1, #1
 8007ebe:	4684      	mov	ip, r0
 8007ec0:	f801 cf01 	strb.w	ip, [r1, #1]!
 8007ec4:	3001      	adds	r0, #1
 8007ec6:	68dc      	ldr	r4, [r3, #12]
 8007ec8:	42a0      	cmp	r0, r4
 8007eca:	d3f9      	bcc.n	8007ec0 <tMempool_init+0x80>
 8007ecc:	6819      	ldr	r1, [r3, #0]
    pool->usize  = 0;
 8007ece:	2000      	movs	r0, #0
    leaf.header_size = mpool_align(sizeof(mpool_node_t));
 8007ed0:	2310      	movs	r3, #16
    _tMempool* m = *mp = (_tMempool*) mpool_alloc(sizeof(_tMempool), mm);
 8007ed2:	6039      	str	r1, [r7, #0]
    leaf.header_size = mpool_align(sizeof(mpool_node_t));
 8007ed4:	62f3      	str	r3, [r6, #44]	; 0x2c
    pool->mpool = (char*)memory;
 8007ed6:	600d      	str	r5, [r1, #0]
    pool->usize  = 0;
 8007ed8:	e9c1 0201 	strd	r0, r2, [r1, #4]
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize-leaf.header_size);
 8007edc:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    node->next = next;
 8007ede:	6068      	str	r0, [r5, #4]
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize-leaf.header_size);
 8007ee0:	1ad2      	subs	r2, r2, r3
    node->pool = block_location + leaf.header_size;
 8007ee2:	442b      	add	r3, r5
    node->size = size;
 8007ee4:	e9c5 0202 	strd	r0, r2, [r5, #8]
    node->pool = block_location + leaf.header_size;
 8007ee8:	602b      	str	r3, [r5, #0]
    pool->head = create_node(pool->mpool, NULL, NULL, pool->msize-leaf.header_size);
 8007eea:	60cd      	str	r5, [r1, #12]
}
 8007eec:	b002      	add	sp, #8
 8007eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if ((pool->msize - pool->usize) > asize)
 8007ef2:	e9dc 2301 	ldrd	r2, r3, [ip, #4]
 8007ef6:	1a9b      	subs	r3, r3, r2
 8007ef8:	2b10      	cmp	r3, #16
            LEAF_internalErrorCallback(LEAFMempoolFragmentation);
 8007efa:	bf8c      	ite	hi
 8007efc:	2001      	movhi	r0, #1
            LEAF_internalErrorCallback(LEAFMempoolOverrun);
 8007efe:	2000      	movls	r0, #0
 8007f00:	f000 fa4c 	bl	800839c <LEAF_internalErrorCallback>
    _tMempool* m = *mp = (_tMempool*) mpool_alloc(sizeof(_tMempool), mm);
 8007f04:	2300      	movs	r3, #0
    leaf.header_size = mpool_align(sizeof(mpool_node_t));
 8007f06:	2210      	movs	r2, #16
    _tMempool* m = *mp = (_tMempool*) mpool_alloc(sizeof(_tMempool), mm);
 8007f08:	603b      	str	r3, [r7, #0]
    pool->mpool = (char*)memory;
 8007f0a:	601d      	str	r5, [r3, #0]
    leaf.header_size = mpool_align(sizeof(mpool_node_t));
 8007f0c:	62f2      	str	r2, [r6, #44]	; 0x2c
 8007f0e:	deff      	udf	#255	; 0xff
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007f10:	f8dc 9000 	ldr.w	r9, [ip]
        new_node = create_node(&pool->mpool[offset],
 8007f14:	ebae 0001 	sub.w	r0, lr, r1
        offset += leaf.header_size + node_to_alloc->size;
 8007f18:	f101 0810 	add.w	r8, r1, #16
                               node_to_alloc->prev,
 8007f1c:	f8d3 a008 	ldr.w	sl, [r3, #8]
        long offset = (char*) node_to_alloc - (char*) pool->mpool;
 8007f20:	eba3 0e09 	sub.w	lr, r3, r9
        offset += leaf.header_size + node_to_alloc->size;
 8007f24:	44f0      	add	r8, lr
        new_node = create_node(&pool->mpool[offset],
 8007f26:	eb09 0e08 	add.w	lr, r9, r8
    node->pool = block_location + leaf.header_size;
 8007f2a:	4471      	add	r1, lr
 8007f2c:	f849 1008 	str.w	r1, [r9, r8]
    node->size = size;
 8007f30:	f8ce 000c 	str.w	r0, [lr, #12]
    node->prev = prev;
 8007f34:	e9ce 4a01 	strd	r4, sl, [lr, #4]
 8007f38:	e79e      	b.n	8007e78 <tMempool_init+0x38>
 8007f3a:	bf00      	nop
 8007f3c:	20000114 	.word	0x20000114

08007f40 <tCycle_init>:
    c->inc = c->freq * leaf.invSampleRate;
}

// Cycle
void    tCycle_init(tCycle* const cy)
{
 8007f40:	b538      	push	{r3, r4, r5, lr}
    tCycle_initToPool(cy, &leaf.mempool);
}

void    tCycle_initToPool   (tCycle* const cy, tMempool* const mp)
{
    _tMempool* m = *mp;
 8007f42:	4b06      	ldr	r3, [pc, #24]	; (8007f5c <tCycle_init+0x1c>)
{
 8007f44:	4605      	mov	r5, r0
    _tCycle* c = *cy = (_tCycle*) mpool_alloc(sizeof(_tCycle), m);
 8007f46:	2010      	movs	r0, #16
    _tMempool* m = *mp;
 8007f48:	699c      	ldr	r4, [r3, #24]
    _tCycle* c = *cy = (_tCycle*) mpool_alloc(sizeof(_tCycle), m);
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	f7ff fec4 	bl	8007cd8 <mpool_alloc>
    c->mempool = m;
    
    c->inc      =  0.0f;
 8007f50:	2300      	movs	r3, #0
    _tCycle* c = *cy = (_tCycle*) mpool_alloc(sizeof(_tCycle), m);
 8007f52:	6028      	str	r0, [r5, #0]
    c->mempool = m;
 8007f54:	6004      	str	r4, [r0, #0]
    c->inc      =  0.0f;
 8007f56:	6083      	str	r3, [r0, #8]
    c->phase    =  0.0f;
 8007f58:	6043      	str	r3, [r0, #4]
}
 8007f5a:	bd38      	pop	{r3, r4, r5, pc}
 8007f5c:	20000114 	.word	0x20000114

08007f60 <tCycle_setFreq>:
{
    _tCycle* c = *cy;
    
    c->freq  = freq;

    c->inc = freq * leaf.invSampleRate;
 8007f60:	4a05      	ldr	r2, [pc, #20]	; (8007f78 <tCycle_setFreq+0x18>)
    _tCycle* c = *cy;
 8007f62:	6803      	ldr	r3, [r0, #0]
    c->inc = freq * leaf.invSampleRate;
 8007f64:	edd2 7a01 	vldr	s15, [r2, #4]
    c->freq  = freq;
 8007f68:	ed83 0a03 	vstr	s0, [r3, #12]
    c->inc = freq * leaf.invSampleRate;
 8007f6c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007f70:	ed83 0a02 	vstr	s0, [r3, #8]
}
 8007f74:	4770      	bx	lr
 8007f76:	bf00      	nop
 8007f78:	20000114 	.word	0x20000114

08007f7c <tNoise_init>:
    return p->phase;
}

/* Noise */
void    tNoise_init(tNoise* const ns, NoiseType type)
{
 8007f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    tNoise_initToPool(ns, type, &leaf.mempool);
}

void    tNoise_initToPool   (tNoise* const ns, NoiseType type, tMempool* const mp)
{
    _tMempool* m = *mp;
 8007f7e:	4c07      	ldr	r4, [pc, #28]	; (8007f9c <tNoise_init+0x20>)
{
 8007f80:	4607      	mov	r7, r0
 8007f82:	460e      	mov	r6, r1
    _tNoise* n = *ns = (_tNoise*) mpool_alloc(sizeof(_tNoise), m);
 8007f84:	2018      	movs	r0, #24
    _tMempool* m = *mp;
 8007f86:	69a5      	ldr	r5, [r4, #24]
    _tNoise* n = *ns = (_tNoise*) mpool_alloc(sizeof(_tNoise), m);
 8007f88:	4629      	mov	r1, r5
 8007f8a:	f7ff fea5 	bl	8007cd8 <mpool_alloc>
 8007f8e:	6038      	str	r0, [r7, #0]
    n->mempool = m;
 8007f90:	6005      	str	r5, [r0, #0]
    
    n->type = type;
 8007f92:	7106      	strb	r6, [r0, #4]
    n->rand = leaf.random;
 8007f94:	6923      	ldr	r3, [r4, #16]
 8007f96:	6143      	str	r3, [r0, #20]
}
 8007f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	20000114 	.word	0x20000114

08007fa0 <tMBSaw_initToPool>:
{
    tMBSaw_initToPool(osc, &leaf.mempool);
}

void tMBSaw_initToPool(tMBSaw* const osc, tMempool* const pool)
{
 8007fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    _tMempool* m = *pool;
 8007fa2:	680c      	ldr	r4, [r1, #0]
{
 8007fa4:	4607      	mov	r7, r0
    _tMBSaw* c = *osc = (_tMBSaw*) mpool_alloc(sizeof(_tMBSaw), m);
 8007fa6:	f44f 60aa 	mov.w	r0, #1360	; 0x550
    c->_init = true;
    c->amp = 1.0f;
    c->freq = 440.f;
    c->syncin = 0.0f;
    c->_z = 0.0f;
    c->_j = 0;
 8007faa:	2500      	movs	r5, #0
    _tMBSaw* c = *osc = (_tMBSaw*) mpool_alloc(sizeof(_tMBSaw), m);
 8007fac:	4621      	mov	r1, r4
    c->freq = 440.f;
 8007fae:	4e0d      	ldr	r6, [pc, #52]	; (8007fe4 <tMBSaw_initToPool+0x44>)
    _tMBSaw* c = *osc = (_tMBSaw*) mpool_alloc(sizeof(_tMBSaw), m);
 8007fb0:	f7ff fe92 	bl	8007cd8 <mpool_alloc>
 8007fb4:	4603      	mov	r3, r0
    c->amp = 1.0f;
 8007fb6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    c->_init = true;
 8007fba:	2001      	movs	r0, #1
    _tMBSaw* c = *osc = (_tMBSaw*) mpool_alloc(sizeof(_tMBSaw), m);
 8007fbc:	603b      	str	r3, [r7, #0]
    memset (c->_f, 0, (FILLEN + STEP_DD_PULSE_LENGTH) * sizeof (float));
 8007fbe:	4629      	mov	r1, r5
    c->mempool = m;
 8007fc0:	601c      	str	r4, [r3, #0]
    c->syncin = 0.0f;
 8007fc2:	2400      	movs	r4, #0
    c->_init = true;
 8007fc4:	f883 054c 	strb.w	r0, [r3, #1356]	; 0x54c
    memset (c->_f, 0, (FILLEN + STEP_DD_PULSE_LENGTH) * sizeof (float));
 8007fc8:	f103 0028 	add.w	r0, r3, #40	; 0x28
    c->amp = 1.0f;
 8007fcc:	609a      	str	r2, [r3, #8]
    memset (c->_f, 0, (FILLEN + STEP_DD_PULSE_LENGTH) * sizeof (float));
 8007fce:	f44f 62a4 	mov.w	r2, #1312	; 0x520
    c->freq = 440.f;
 8007fd2:	611e      	str	r6, [r3, #16]
    c->_j = 0;
 8007fd4:	f8c3 5548 	str.w	r5, [r3, #1352]	; 0x548
    c->syncin = 0.0f;
 8007fd8:	615c      	str	r4, [r3, #20]
    c->_z = 0.0f;
 8007fda:	625c      	str	r4, [r3, #36]	; 0x24
}
 8007fdc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    memset (c->_f, 0, (FILLEN + STEP_DD_PULSE_LENGTH) * sizeof (float));
 8007fe0:	f001 be91 	b.w	8009d06 <memset>
 8007fe4:	43dc0000 	.word	0x43dc0000

08007fe8 <tMBSaw_tick>:
    _tMBSaw* c = *osc;
    mpool_free((char*)c, c->mempool);
}

float tMBSaw_tick(tMBSaw* const osc)
{
 8007fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fea:	ed2d 8b04 	vpush	{d8-d9}
    _tMBSaw* c = *osc;
 8007fee:	6804      	ldr	r4, [r0, #0]
    p = c->_p;  /* phase [0, 1) */
    w = c->_w;  /* phase increment */
    z = c->_z;  /* low pass filter state */
    j = c->_j;  /* index into buffer _f */
    
    if (c->_init) {
 8007ff0:	f894 354c 	ldrb.w	r3, [r4, #1356]	; 0x54c
    syncin  = c->syncin;
 8007ff4:	ed94 5a05 	vldr	s10, [r4, #20]
    freq = c->freq;
 8007ff8:	edd4 4a04 	vldr	s9, [r4, #16]
    z = c->_z;  /* low pass filter state */
 8007ffc:	edd4 8a09 	vldr	s17, [r4, #36]	; 0x24
    j = c->_j;  /* index into buffer _f */
 8008000:	f8d4 5548 	ldr.w	r5, [r4, #1352]	; 0x548
    if (c->_init) {
 8008004:	2b00      	cmp	r3, #0
 8008006:	d15a      	bne.n	80080be <tMBSaw_tick+0xd6>
    p = c->_p;  /* phase [0, 1) */
 8008008:	edd4 6a07 	vldr	s13, [r4, #28]
    }
    
    //a = 0.2 + 0.8 * vco->_port [FILT];
    a = 0.5f; // when a = 1, LPfilter is disabled
    
    t = freq / leaf.sampleRate;
 800800c:	4b87      	ldr	r3, [pc, #540]	; (800822c <tMBSaw_tick+0x244>)
 800800e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
    if (t > 0.5f) t = 0.5f;
    dw = (t - w); // n= 1
    w += dw;
    p += w;
    
    if (syncin >= 1e-20f) {  /* sync to master */
 8008012:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8008230 <tMBSaw_tick+0x248>
    t = freq / leaf.sampleRate;
 8008016:	edd3 5a00 	vldr	s11, [r3]
    if (syncin >= 1e-20f) {  /* sync to master */
 800801a:	eeb4 5ac7 	vcmpe.f32	s10, s14
 800801e:	ed9f 6a85 	vldr	s12, [pc, #532]	; 8008234 <tMBSaw_tick+0x24c>
    t = freq / leaf.sampleRate;
 8008022:	ee84 8aa5 	vdiv.f32	s16, s9, s11
    if (syncin >= 1e-20f) {  /* sync to master */
 8008026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800802a:	fe88 8a67 	vminnm.f32	s16, s16, s15
 800802e:	fe88 8a06 	vmaxnm.f32	s16, s16, s12
    p += w;
 8008032:	ee76 6a88 	vadd.f32	s13, s13, s16
    if (syncin >= 1e-20f) {  /* sync to master */
 8008036:	db48      	blt.n	80080ca <tMBSaw_tick+0xe2>
        
        float eof_offset = (syncin - 1e-20f) * w;
 8008038:	ee35 9a47 	vsub.f32	s18, s10, s14
 800803c:	f104 0328 	add.w	r3, r4, #40	; 0x28
        float p_at_reset = p - eof_offset;
        p = eof_offset;
        
        /* place any DD that may have occurred in subsample before reset */
        if (p_at_reset >= 1.0f) {
 8008040:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
        float eof_offset = (syncin - 1e-20f) * w;
 8008044:	ee29 9a08 	vmul.f32	s18, s18, s16
        float p_at_reset = p - eof_offset;
 8008048:	ee76 6ac9 	vsub.f32	s13, s13, s18
        if (p_at_reset >= 1.0f) {
 800804c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8008050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008054:	f280 80a5 	bge.w	80081a2 <tMBSaw_tick+0x1ba>
 8008058:	00a8      	lsls	r0, r5, #2
 800805a:	4a77      	ldr	r2, [pc, #476]	; (8008238 <tMBSaw_tick+0x250>)
 800805c:	f105 0c47 	add.w	ip, r5, #71	; 0x47
    r = MINBLEP_PHASES * phase / w;
 8008060:	ed9f 7a76 	vldr	s14, [pc, #472]	; 800823c <tMBSaw_tick+0x254>
    i = rintf(r - 0.5f);
 8008064:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008068:	1d1e      	adds	r6, r3, #4
 800806a:	4403      	add	r3, r0
    r = MINBLEP_PHASES * phase / w;
 800806c:	ee29 7a07 	vmul.f32	s14, s18, s14
 8008070:	eb06 068c 	add.w	r6, r6, ip, lsl #2
 8008074:	eec7 5a08 	vdiv.f32	s11, s14, s16
    i = rintf(r - 0.5f);
 8008078:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800807c:	eef7 7a67 	vrintx.f32	s15, s15
 8008080:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    r -= (float)i;
 8008084:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    i &= MINBLEP_PHASE_MASK;  /* extreme modulation can cause i to be out-of-range */
 8008088:	ee17 1a90 	vmov	r1, s15
 800808c:	f001 013f 	and.w	r1, r1, #63	; 0x3f
    r -= (float)i;
 8008090:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8008094:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
        buffer[index] += scale * (step_dd_table[i].value + r * step_dd_table[i].delta);
 8008098:	ed92 6a01 	vldr	s12, [r2, #4]
 800809c:	ed92 7a00 	vldr	s14, [r2]
 80080a0:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80080a4:	edd3 7a00 	vldr	s15, [r3]
 80080a8:	eea5 7a86 	vfma.f32	s14, s11, s12
 80080ac:	eee6 7a87 	vfma.f32	s15, s13, s14
 80080b0:	ece3 7a01 	vstmia	r3!, {s15}
    while (i < MINBLEP_PHASES * STEP_DD_PULSE_LENGTH) {
 80080b4:	429e      	cmp	r6, r3
 80080b6:	d1ef      	bne.n	8008098 <tMBSaw_tick+0xb0>
        }
        
        /* now place reset DD */
        place_step_dd(c->_f, j, p, w, p_at_reset);
        
        c->syncout = syncin;  /* best we can do is pass on upstream sync */
 80080b8:	ed84 5a06 	vstr	s10, [r4, #24]
 80080bc:	e011      	b.n	80080e2 <tMBSaw_tick+0xfa>
        c->_init = false;
 80080be:	2300      	movs	r3, #0
        p = 0.5f;
 80080c0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
        c->_init = false;
 80080c4:	f884 354c 	strb.w	r3, [r4, #1356]	; 0x54c
 80080c8:	e7a0      	b.n	800800c <tMBSaw_tick+0x24>
        
    } else if (p >= 1.0f) {  /* normal phase reset */
 80080ca:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 80080ce:	eef4 6ac9 	vcmpe.f32	s13, s18
 80080d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080d6:	da2c      	bge.n	8008132 <tMBSaw_tick+0x14a>
    p += w;
 80080d8:	eeb0 9a66 	vmov.f32	s18, s13
        c->syncout = p / w + 1e-20f;
        place_step_dd(c->_f, j, p, w, 1.0f);
        
    } else {
        
        c->syncout = 0.0f;
 80080dc:	2300      	movs	r3, #0
 80080de:	00a8      	lsls	r0, r5, #2
 80080e0:	61a3      	str	r3, [r4, #24]
 80080e2:	1823      	adds	r3, r4, r0
    }
    c->_f[j + DD_SAMPLE_DELAY] += 0.5f - p;
 80080e4:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
    
    z += a * (c->_f[j] - z); // LP filtering
    c->out = c->amp * z;
    
    if (++j == FILLEN)
 80080e8:	3501      	adds	r5, #1
    z += a * (c->_f[j] - z); // LP filtering
 80080ea:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
    c->_f[j + DD_SAMPLE_DELAY] += 0.5f - p;
 80080ee:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
    if (++j == FILLEN)
 80080f2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
    z += a * (c->_f[j] - z); // LP filtering
 80080f6:	ee37 7a68 	vsub.f32	s14, s14, s17
    c->_f[j + DD_SAMPLE_DELAY] += 0.5f - p;
 80080fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
    z += a * (c->_f[j] - z); // LP filtering
 80080fe:	eee7 8a26 	vfma.f32	s17, s14, s13
    c->_f[j + DD_SAMPLE_DELAY] += 0.5f - p;
 8008102:	ee77 7ac9 	vsub.f32	s15, s15, s18
 8008106:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    c->out = c->amp * z;
 800810a:	edd4 9a02 	vldr	s19, [r4, #8]
 800810e:	ee68 9aa9 	vmul.f32	s19, s17, s19
 8008112:	edc4 9a01 	vstr	s19, [r4, #4]
    if (++j == FILLEN)
 8008116:	d078      	beq.n	800820a <tMBSaw_tick+0x222>
    c->_w = w;
    c->_z = z;
    c->_j = j;
    
    return c->out;
}
 8008118:	eeb0 0a69 	vmov.f32	s0, s19
    c->_p = p;
 800811c:	ed84 9a07 	vstr	s18, [r4, #28]
    c->_w = w;
 8008120:	ed84 8a08 	vstr	s16, [r4, #32]
    c->_z = z;
 8008124:	edc4 8a09 	vstr	s17, [r4, #36]	; 0x24
    c->_j = j;
 8008128:	f8c4 5548 	str.w	r5, [r4, #1352]	; 0x548
}
 800812c:	ecbd 8b04 	vpop	{d8-d9}
 8008130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        p -= 1.0f;
 8008132:	ee36 9ac9 	vsub.f32	s18, s13, s18
    r = MINBLEP_PHASES * phase / w;
 8008136:	eddf 5a41 	vldr	s11, [pc, #260]	; 800823c <tMBSaw_tick+0x254>
 800813a:	493f      	ldr	r1, [pc, #252]	; (8008238 <tMBSaw_tick+0x250>)
        place_step_dd(c->_f, j, p, w, 1.0f);
 800813c:	f104 0228 	add.w	r2, r4, #40	; 0x28
 8008140:	00a8      	lsls	r0, r5, #2
    r = MINBLEP_PHASES * phase / w;
 8008142:	ee69 5a25 	vmul.f32	s11, s18, s11
 8008146:	eb04 0685 	add.w	r6, r4, r5, lsl #2
        c->syncout = p / w + 1e-20f;
 800814a:	eec9 6a08 	vdiv.f32	s13, s18, s16
 800814e:	4402      	add	r2, r0
 8008150:	f506 76a4 	add.w	r6, r6, #328	; 0x148
    r = MINBLEP_PHASES * phase / w;
 8008154:	ee85 6a88 	vdiv.f32	s12, s11, s16
        c->syncout = p / w + 1e-20f;
 8008158:	ee36 7a87 	vadd.f32	s14, s13, s14
 800815c:	ed84 7a06 	vstr	s14, [r4, #24]
    i = rintf(r - 0.5f);
 8008160:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008164:	eef7 7a67 	vrintx.f32	s15, s15
 8008168:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    r -= (float)i;
 800816c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    i &= MINBLEP_PHASE_MASK;  /* extreme modulation can cause i to be out-of-range */
 8008170:	ee17 3a90 	vmov	r3, s15
 8008174:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    r -= (float)i;
 8008178:	ee36 6a47 	vsub.f32	s12, s12, s14
 800817c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
        buffer[index] += scale * (step_dd_table[i].value + r * step_dd_table[i].delta);
 8008180:	edd3 6a00 	vldr	s13, [r3]
 8008184:	edd2 7a00 	vldr	s15, [r2]
 8008188:	ed93 7a01 	vldr	s14, [r3, #4]
 800818c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8008190:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008194:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008198:	ece2 7a01 	vstmia	r2!, {s15}
    while (i < MINBLEP_PHASES * STEP_DD_PULSE_LENGTH) {
 800819c:	4296      	cmp	r6, r2
 800819e:	d1ef      	bne.n	8008180 <tMBSaw_tick+0x198>
 80081a0:	e79f      	b.n	80080e2 <tMBSaw_tick+0xfa>
            p_at_reset -= 1.0f;
 80081a2:	ee76 6ac7 	vsub.f32	s13, s13, s14
    r = MINBLEP_PHASES * phase / w;
 80081a6:	ed9f 6a25 	vldr	s12, [pc, #148]	; 800823c <tMBSaw_tick+0x254>
 80081aa:	4a23      	ldr	r2, [pc, #140]	; (8008238 <tMBSaw_tick+0x250>)
 80081ac:	00a8      	lsls	r0, r5, #2
 80081ae:	f105 0c47 	add.w	ip, r5, #71	; 0x47
 80081b2:	f104 072c 	add.w	r7, r4, #44	; 0x2c
            place_step_dd(c->_f, j, p_at_reset + eof_offset, w, 1.0f);
 80081b6:	ee39 7a26 	vadd.f32	s14, s18, s13
 80081ba:	181e      	adds	r6, r3, r0
 80081bc:	eb07 078c 	add.w	r7, r7, ip, lsl #2
    r = MINBLEP_PHASES * phase / w;
 80081c0:	ee27 7a06 	vmul.f32	s14, s14, s12
 80081c4:	eec7 5a08 	vdiv.f32	s11, s14, s16
    i = rintf(r - 0.5f);
 80081c8:	ee75 7ae7 	vsub.f32	s15, s11, s15
 80081cc:	eef7 7a67 	vrintx.f32	s15, s15
 80081d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    r -= (float)i;
 80081d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    i &= MINBLEP_PHASE_MASK;  /* extreme modulation can cause i to be out-of-range */
 80081d8:	ee17 1a90 	vmov	r1, s15
 80081dc:	f001 013f 	and.w	r1, r1, #63	; 0x3f
    r -= (float)i;
 80081e0:	ee75 5ac7 	vsub.f32	s11, s11, s14
 80081e4:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
        buffer[index] += scale * (step_dd_table[i].value + r * step_dd_table[i].delta);
 80081e8:	ed91 6a00 	vldr	s12, [r1]
 80081ec:	edd6 7a00 	vldr	s15, [r6]
 80081f0:	ed91 7a01 	vldr	s14, [r1, #4]
 80081f4:	f501 7100 	add.w	r1, r1, #512	; 0x200
 80081f8:	ee77 7a86 	vadd.f32	s15, s15, s12
 80081fc:	eee5 7a87 	vfma.f32	s15, s11, s14
 8008200:	ece6 7a01 	vstmia	r6!, {s15}
    while (i < MINBLEP_PHASES * STEP_DD_PULSE_LENGTH) {
 8008204:	42b7      	cmp	r7, r6
 8008206:	d1ef      	bne.n	80081e8 <tMBSaw_tick+0x200>
 8008208:	e72a      	b.n	8008060 <tMBSaw_tick+0x78>
        memcpy (c->_f, c->_f + FILLEN, STEP_DD_PULSE_LENGTH * sizeof (float));
 800820a:	f44f 7290 	mov.w	r2, #288	; 0x120
 800820e:	f504 6185 	add.w	r1, r4, #1064	; 0x428
 8008212:	f104 0028 	add.w	r0, r4, #40	; 0x28
        j = 0;
 8008216:	2500      	movs	r5, #0
        memcpy (c->_f, c->_f + FILLEN, STEP_DD_PULSE_LENGTH * sizeof (float));
 8008218:	f001 fd6a 	bl	8009cf0 <memcpy>
        memset (c->_f + STEP_DD_PULSE_LENGTH, 0,  FILLEN * sizeof (float));
 800821c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008220:	2100      	movs	r1, #0
 8008222:	f504 70a4 	add.w	r0, r4, #328	; 0x148
 8008226:	f001 fd6e 	bl	8009d06 <memset>
 800822a:	e775      	b.n	8008118 <tMBSaw_tick+0x130>
 800822c:	20000114 	.word	0x20000114
 8008230:	1e3ce508 	.word	0x1e3ce508
 8008234:	3727c5ac 	.word	0x3727c5ac
 8008238:	0808b078 	.word	0x0808b078
 800823c:	42800000 	.word	0x42800000

08008240 <tMBSaw_setFreq>:

void tMBSaw_setFreq(tMBSaw* const osc, float f)
{
    _tMBSaw* c = *osc;
 8008240:	6803      	ldr	r3, [r0, #0]
    c->freq = f;
 8008242:	ed83 0a04 	vstr	s0, [r3, #16]
}
 8008246:	4770      	bx	lr

08008248 <tMBSaw_syncIn>:

void tMBSaw_syncIn(tMBSaw* const osc, float sync)
{
    _tMBSaw* c = *osc;
 8008248:	6803      	ldr	r3, [r0, #0]
    c->syncin = sync;
 800824a:	ed83 0a05 	vstr	s0, [r3, #20]
}
 800824e:	4770      	bx	lr

08008250 <tMBSaw_syncOut>:

float tMBSaw_syncOut(tMBSaw* const osc)
{
    _tMBSaw* c = *osc;
    return c->syncout;
 8008250:	6803      	ldr	r3, [r0, #0]
}
 8008252:	ed93 0a06 	vldr	s0, [r3, #24]
 8008256:	4770      	bx	lr

08008258 <tSimpleLivingString_initToPool>:
}

void    tSimpleLivingString_initToPool  (tSimpleLivingString* const pl, float freq, float dampFreq,
                                         float decay, float targetLev, float levSmoothFactor,
                                         float levStrength, int levMode, tMempool* const mp)
{
 8008258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800825c:	ed2d 8b06 	vpush	{d8-d10}
    _tMempool* m = *mp;
 8008260:	6817      	ldr	r7, [r2, #0]
{
 8008262:	4680      	mov	r8, r0
    _tSimpleLivingString* p = *pl = (_tSimpleLivingString*) mpool_alloc(sizeof(_tSimpleLivingString), m);
    p->mempool = m;
    
    p->curr=0.0f;
    tExpSmooth_initToPool(&p->wlSmooth, leaf.sampleRate/freq, 0.01f, mp); // smoother for string wavelength (not freq, to avoid expensive divisions)
 8008264:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8008338 <tSimpleLivingString_initToPool+0xe0>
{
 8008268:	eeb0 8a40 	vmov.f32	s16, s0
 800826c:	460e      	mov	r6, r1
    _tSimpleLivingString* p = *pl = (_tSimpleLivingString*) mpool_alloc(sizeof(_tSimpleLivingString), m);
 800826e:	2030      	movs	r0, #48	; 0x30
 8008270:	4639      	mov	r1, r7
{
 8008272:	eeb0 aa41 	vmov.f32	s20, s2
 8008276:	eef0 8a61 	vmov.f32	s17, s3
 800827a:	4615      	mov	r5, r2
 800827c:	eeb0 9a42 	vmov.f32	s18, s4
 8008280:	eef0 9a62 	vmov.f32	s19, s5
 8008284:	eef0 aa60 	vmov.f32	s21, s1
    _tSimpleLivingString* p = *pl = (_tSimpleLivingString*) mpool_alloc(sizeof(_tSimpleLivingString), m);
 8008288:	f7ff fd26 	bl	8007cd8 <mpool_alloc>
    p->curr=0.0f;
 800828c:	2300      	movs	r3, #0
    _tSimpleLivingString* p = *pl = (_tSimpleLivingString*) mpool_alloc(sizeof(_tSimpleLivingString), m);
 800828e:	4604      	mov	r4, r0
 8008290:	f8c8 0000 	str.w	r0, [r8]
    tExpSmooth_initToPool(&p->wlSmooth, leaf.sampleRate/freq, 0.01f, mp); // smoother for string wavelength (not freq, to avoid expensive divisions)
 8008294:	4629      	mov	r1, r5
    p->mempool = m;
 8008296:	6007      	str	r7, [r0, #0]
    tExpSmooth_initToPool(&p->wlSmooth, leaf.sampleRate/freq, 0.01f, mp); // smoother for string wavelength (not freq, to avoid expensive divisions)
 8008298:	302c      	adds	r0, #44	; 0x2c
 800829a:	ed99 0a00 	vldr	s0, [r9]
    tSimpleLivingString_setFreq(pl, freq);
    tLinearDelay_initToPool(&p->delayLine,p->waveLengthInSamples, 2400, mp);
 800829e:	f104 071c 	add.w	r7, r4, #28
    tExpSmooth_initToPool(&p->wlSmooth, leaf.sampleRate/freq, 0.01f, mp); // smoother for string wavelength (not freq, to avoid expensive divisions)
 80082a2:	eddf 0a23 	vldr	s1, [pc, #140]	; 8008330 <tSimpleLivingString_initToPool+0xd8>
 80082a6:	ee80 0a08 	vdiv.f32	s0, s0, s16
    p->curr=0.0f;
 80082aa:	61a3      	str	r3, [r4, #24]
    tExpSmooth_initToPool(&p->wlSmooth, leaf.sampleRate/freq, 0.01f, mp); // smoother for string wavelength (not freq, to avoid expensive divisions)
 80082ac:	f7ff f834 	bl	8007318 <tExpSmooth_initToPool>
{
    _tSimpleLivingString* p = *pl;
    
    if (freq<20) freq=20;
    else if (freq>10000) freq=10000;
    p->waveLengthInSamples = leaf.sampleRate/freq;
 80082b0:	ed99 7a00 	vldr	s14, [r9]
 80082b4:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008334 <tSimpleLivingString_initToPool+0xdc>
    _tSimpleLivingString* p = *pl;
 80082b8:	f8d8 3000 	ldr.w	r3, [r8]
    p->waveLengthInSamples = leaf.sampleRate/freq;
 80082bc:	fec8 7a67 	vminnm.f32	s15, s16, s15
 80082c0:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
    tExpSmooth_setDest(&p->wlSmooth, p->waveLengthInSamples);
 80082c4:	f103 002c 	add.w	r0, r3, #44	; 0x2c
    p->waveLengthInSamples = leaf.sampleRate/freq;
 80082c8:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 80082cc:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80082d0:	ed83 0a02 	vstr	s0, [r3, #8]
    tExpSmooth_setDest(&p->wlSmooth, p->waveLengthInSamples);
 80082d4:	f7ff f846 	bl	8007364 <tExpSmooth_setDest>
    tLinearDelay_initToPool(&p->delayLine,p->waveLengthInSamples, 2400, mp);
 80082d8:	462a      	mov	r2, r5
 80082da:	ed94 0a02 	vldr	s0, [r4, #8]
 80082de:	f44f 6116 	mov.w	r1, #2400	; 0x960
 80082e2:	4638      	mov	r0, r7
 80082e4:	f7fe fdbe 	bl	8006e64 <tLinearDelay_initToPool>
    tLinearDelay_clear(&p->delayLine);
 80082e8:	4638      	mov	r0, r7
 80082ea:	f7fe fe31 	bl	8006f50 <tLinearDelay_clear>
    tOnePole_initToPool(&p->bridgeFilter, dampFreq, mp);
 80082ee:	eeb0 0a6a 	vmov.f32	s0, s21
 80082f2:	4629      	mov	r1, r5
 80082f4:	f104 0020 	add.w	r0, r4, #32
 80082f8:	f7ff f84c 	bl	8007394 <tOnePole_initToPool>
    tHighpass_initToPool(&p->DCblocker,13, mp);
 80082fc:	4629      	mov	r1, r5
 80082fe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008302:	eeb2 0a0a 	vmov.f32	s0, #42	; 0x41500000  13.0
 8008306:	f7ff f87b 	bl	8007400 <tHighpass_initToPool>
    p->decay=decay;
 800830a:	ed84 aa04 	vstr	s20, [r4, #16]
    tFeedbackLeveler_initToPool(&p->fbLev, targetLev, levSmoothFactor, levStrength, levMode, mp);
 800830e:	eeb0 1a69 	vmov.f32	s2, s19
 8008312:	462a      	mov	r2, r5
 8008314:	eef0 0a49 	vmov.f32	s1, s18
 8008318:	4631      	mov	r1, r6
 800831a:	eeb0 0a68 	vmov.f32	s0, s17
 800831e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8008322:	f7fe fe23 	bl	8006f6c <tFeedbackLeveler_initToPool>
    p->levMode=levMode;
 8008326:	6166      	str	r6, [r4, #20]
}
 8008328:	ecbd 8b06 	vpop	{d8-d10}
 800832c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008330:	3c23d70a 	.word	0x3c23d70a
 8008334:	461c4000 	.word	0x461c4000
 8008338:	20000114 	.word	0x20000114

0800833c <LEAF_defaultErrorCallback>:

void LEAF_defaultErrorCallback(LEAFErrorType whichone)
{
    // Not sure what this should do if anything
    // Maybe fine as a placeholder
}
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop

08008340 <LEAF_init>:
{
 8008340:	b538      	push	{r3, r4, r5, lr}
 8008342:	460c      	mov	r4, r1
 8008344:	4605      	mov	r5, r0
    leaf_pool_init(memory, memorysize);
 8008346:	4611      	mov	r1, r2
 8008348:	4620      	mov	r0, r4
{
 800834a:	461c      	mov	r4, r3
 800834c:	ed2d 8b02 	vpush	{d8}
 8008350:	eeb0 8a40 	vmov.f32	s16, s0
    leaf_pool_init(memory, memorysize);
 8008354:	f7ff fca8 	bl	8007ca8 <leaf_pool_init>
    leaf.invSampleRate = 1.0f/sr;
 8008358:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
    leaf.twoPiTimesInvSampleRate = leaf.invSampleRate * TWO_PI;
 800835c:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8008390 <LEAF_init+0x50>
    leaf.sampleRate = sr;
 8008360:	4a0c      	ldr	r2, [pc, #48]	; (8008394 <LEAF_init+0x54>)
    leaf.clearOnAllocation = 0;
 8008362:	2100      	movs	r1, #0
    leaf.errorCallback = &LEAF_defaultErrorCallback;
 8008364:	480c      	ldr	r0, [pc, #48]	; (8008398 <LEAF_init+0x58>)
    leaf.invSampleRate = 1.0f/sr;
 8008366:	ee86 7a88 	vdiv.f32	s14, s13, s16
    leaf.blockSize = blocksize;
 800836a:	6095      	str	r5, [r2, #8]
    leaf.sampleRate = sr;
 800836c:	ed82 8a00 	vstr	s16, [r2]
    leaf.random = random;
 8008370:	6114      	str	r4, [r2, #16]
    leaf.errorCallback = &LEAF_defaultErrorCallback;
 8008372:	6310      	str	r0, [r2, #48]	; 0x30
    leaf.clearOnAllocation = 0;
 8008374:	6151      	str	r1, [r2, #20]
        leaf.errorState[i] = 0;
 8008376:	63d1      	str	r1, [r2, #60]	; 0x3c
 8008378:	e9c2 110d 	strd	r1, r1, [r2, #52]	; 0x34
    leaf.twoPiTimesInvSampleRate = leaf.invSampleRate * TWO_PI;
 800837c:	ee67 7a27 	vmul.f32	s15, s14, s15
    leaf.invSampleRate = 1.0f/sr;
 8008380:	ed82 7a01 	vstr	s14, [r2, #4]
    leaf.twoPiTimesInvSampleRate = leaf.invSampleRate * TWO_PI;
 8008384:	edc2 7a03 	vstr	s15, [r2, #12]
}
 8008388:	ecbd 8b02 	vpop	{d8}
 800838c:	bd38      	pop	{r3, r4, r5, pc}
 800838e:	bf00      	nop
 8008390:	40c90fdb 	.word	0x40c90fdb
 8008394:	20000114 	.word	0x20000114
 8008398:	0800833d 	.word	0x0800833d

0800839c <LEAF_internalErrorCallback>:

void LEAF_internalErrorCallback(LEAFErrorType whichone)
{
    leaf.errorState[whichone] = 1;
 800839c:	4b03      	ldr	r3, [pc, #12]	; (80083ac <LEAF_internalErrorCallback+0x10>)
 800839e:	2101      	movs	r1, #1
 80083a0:	eb03 0280 	add.w	r2, r3, r0, lsl #2
    leaf.errorCallback(whichone);
 80083a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    leaf.errorState[whichone] = 1;
 80083a6:	6351      	str	r1, [r2, #52]	; 0x34
    leaf.errorCallback(whichone);
 80083a8:	4718      	bx	r3
 80083aa:	bf00      	nop
 80083ac:	20000114 	.word	0x20000114

080083b0 <FATFS_LinkDriver>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 80083b0:	4b11      	ldr	r3, [pc, #68]	; (80083f8 <FATFS_LinkDriver+0x48>)
 80083b2:	7a5a      	ldrb	r2, [r3, #9]
 80083b4:	b10a      	cbz	r2, 80083ba <FATFS_LinkDriver+0xa>
  uint8_t ret = 1;
 80083b6:	2001      	movs	r0, #1
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
}
 80083b8:	4770      	bx	lr
{
 80083ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083bc:	f002 04ff 	and.w	r4, r2, #255	; 0xff
    disk.is_initialized[disk.nbr] = 0;
 80083c0:	f893 e009 	ldrb.w	lr, [r3, #9]
    disk.drv[disk.nbr] = drv;
 80083c4:	7a5e      	ldrb	r6, [r3, #9]
    path[1] = ':';
 80083c6:	f04f 0c3a 	mov.w	ip, #58	; 0x3a
    disk.lun[disk.nbr] = lun;
 80083ca:	7a5d      	ldrb	r5, [r3, #9]
    path[2] = '/';
 80083cc:	272f      	movs	r7, #47	; 0x2f
    DiskNum = disk.nbr++;
 80083ce:	7a5a      	ldrb	r2, [r3, #9]
    disk.drv[disk.nbr] = drv;
 80083d0:	eb03 0686 	add.w	r6, r3, r6, lsl #2
    disk.lun[disk.nbr] = lun;
 80083d4:	441d      	add	r5, r3
    disk.is_initialized[disk.nbr] = 0;
 80083d6:	f803 400e 	strb.w	r4, [r3, lr]
    DiskNum = disk.nbr++;
 80083da:	b2d2      	uxtb	r2, r2
    disk.drv[disk.nbr] = drv;
 80083dc:	6070      	str	r0, [r6, #4]
    disk.lun[disk.nbr] = lun;
 80083de:	722c      	strb	r4, [r5, #8]
    DiskNum = disk.nbr++;
 80083e0:	1c50      	adds	r0, r2, #1
    path[0] = DiskNum + '0';
 80083e2:	3230      	adds	r2, #48	; 0x30
    DiskNum = disk.nbr++;
 80083e4:	b2c0      	uxtb	r0, r0
 80083e6:	7258      	strb	r0, [r3, #9]
    path[3] = 0;
 80083e8:	4620      	mov	r0, r4
    path[0] = DiskNum + '0';
 80083ea:	700a      	strb	r2, [r1, #0]
    path[3] = 0;
 80083ec:	70cc      	strb	r4, [r1, #3]
    path[1] = ':';
 80083ee:	f881 c001 	strb.w	ip, [r1, #1]
    path[2] = '/';
 80083f2:	708f      	strb	r7, [r1, #2]
}
 80083f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083f6:	bf00      	nop
 80083f8:	200000f4 	.word	0x200000f4

080083fc <audioInit>:
tVZFilter filts[10];
/**********************************************/


void audioInit(I2C_HandleTypeDef* hi2c, SAI_HandleTypeDef* hsaiOut, SAI_HandleTypeDef* hsaiIn)
{
 80083fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008400:	ed2d 8b06 	vpush	{d8-d10}
 8008404:	b085      	sub	sp, #20
	// Initialize LEAF.

	LEAF_init(SAMPLE_RATE, AUDIO_FRAME_SIZE, small_memory, SMALL_MEM_SIZE, &randomNumber);
 8008406:	4b67      	ldr	r3, [pc, #412]	; (80085a4 <audioInit+0x1a8>)
 8008408:	ed9f 0a67 	vldr	s0, [pc, #412]	; 80085a8 <audioInit+0x1ac>
	tMempool_init (&largePool, large_memory, LARGE_MEM_SIZE);

	tCycle_init(&mySine[0]);
	tCycle_setFreq(&mySine[0], 220.0f);
	tCycle_init(&mySine[1]);
	tCycle_setFreq(&mySine[1], 220.0f);
 800840c:	2400      	movs	r4, #0
{
 800840e:	9203      	str	r2, [sp, #12]
	LEAF_init(SAMPLE_RATE, AUDIO_FRAME_SIZE, small_memory, SMALL_MEM_SIZE, &randomNumber);
 8008410:	4a66      	ldr	r2, [pc, #408]	; (80085ac <audioInit+0x1b0>)

	for (int i = 0; i < 10; i++)
 8008412:	46a0      	mov	r8, r4
 8008414:	f8df b220 	ldr.w	fp, [pc, #544]	; 8008638 <audioInit+0x23c>
 8008418:	f8df a220 	ldr.w	sl, [pc, #544]	; 800863c <audioInit+0x240>
 800841c:	4f64      	ldr	r7, [pc, #400]	; (80085b0 <audioInit+0x1b4>)
	{
		tADSR_init(&envelopes[i], 5.0f, 2000.0f, 0.6f, 80.0f);
 800841e:	eddf 9a65 	vldr	s19, [pc, #404]	; 80085b4 <audioInit+0x1b8>
 8008422:	eddf aa65 	vldr	s21, [pc, #404]	; 80085b8 <audioInit+0x1bc>
 8008426:	ed9f aa65 	vldr	s20, [pc, #404]	; 80085bc <audioInit+0x1c0>
		tADSR_setLeakFactor(&envelopes[i], 0.99999f),
 800842a:	ed9f 9a65 	vldr	s18, [pc, #404]	; 80085c0 <audioInit+0x1c4>
		tMBSaw_initToPool(&saws[i], &mediumPool);
		tMBSaw_initToPool(&Ssaws[i], &mediumPool);
		tMBSaw_setFreq(&saws[i], 110.0f * ((float)i+1.0f));
		tSimpleLivingString_initToPool(&strings[i], 100.0f, 19000.0f, 0.99999f, 1.0f, 0.01f, 0.01f, 0, &mediumPool);
		tExpSmooth_init(&smoother[i],0.0f, 0.001f);
 800842e:	eddf 8a65 	vldr	s17, [pc, #404]	; 80085c4 <audioInit+0x1c8>
		tMBSaw_initToPool(&saws[i], &mediumPool);
 8008432:	4d65      	ldr	r5, [pc, #404]	; (80085c8 <audioInit+0x1cc>)
{
 8008434:	e9cd 0101 	strd	r0, r1, [sp, #4]
	LEAF_init(SAMPLE_RATE, AUDIO_FRAME_SIZE, small_memory, SMALL_MEM_SIZE, &randomNumber);
 8008438:	2020      	movs	r0, #32
 800843a:	4964      	ldr	r1, [pc, #400]	; (80085cc <audioInit+0x1d0>)
 800843c:	f7ff ff80 	bl	8008340 <LEAF_init>
	tMempool_init (&mediumPool, medium_memory, MED_MEM_SIZE);
 8008440:	4a63      	ldr	r2, [pc, #396]	; (80085d0 <audioInit+0x1d4>)
 8008442:	4964      	ldr	r1, [pc, #400]	; (80085d4 <audioInit+0x1d8>)
 8008444:	4860      	ldr	r0, [pc, #384]	; (80085c8 <audioInit+0x1cc>)
 8008446:	f7ff fcfb 	bl	8007e40 <tMempool_init>
	tMempool_init (&largePool, large_memory, LARGE_MEM_SIZE);
 800844a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800844e:	4962      	ldr	r1, [pc, #392]	; (80085d8 <audioInit+0x1dc>)
 8008450:	4862      	ldr	r0, [pc, #392]	; (80085dc <audioInit+0x1e0>)
 8008452:	f7ff fcf5 	bl	8007e40 <tMempool_init>
	tCycle_init(&mySine[0]);
 8008456:	4862      	ldr	r0, [pc, #392]	; (80085e0 <audioInit+0x1e4>)
 8008458:	f7ff fd72 	bl	8007f40 <tCycle_init>
	tCycle_setFreq(&mySine[0], 220.0f);
 800845c:	ed9f 0a61 	vldr	s0, [pc, #388]	; 80085e4 <audioInit+0x1e8>
 8008460:	485f      	ldr	r0, [pc, #380]	; (80085e0 <audioInit+0x1e4>)
 8008462:	f7ff fd7d 	bl	8007f60 <tCycle_setFreq>
	tCycle_init(&mySine[1]);
 8008466:	4860      	ldr	r0, [pc, #384]	; (80085e8 <audioInit+0x1ec>)
 8008468:	f7ff fd6a 	bl	8007f40 <tCycle_init>
	tCycle_setFreq(&mySine[1], 220.0f);
 800846c:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 80085e4 <audioInit+0x1e8>
 8008470:	485d      	ldr	r0, [pc, #372]	; (80085e8 <audioInit+0x1ec>)
 8008472:	f7ff fd75 	bl	8007f60 <tCycle_setFreq>
 8008476:	eb0b 0904 	add.w	r9, fp, r4
		tADSR_init(&envelopes[i], 5.0f, 2000.0f, 0.6f, 80.0f);
 800847a:	eef0 1a69 	vmov.f32	s3, s19
 800847e:	eeb0 1a6a 	vmov.f32	s2, s21
 8008482:	eb0a 0604 	add.w	r6, sl, r4
 8008486:	eef0 0a4a 	vmov.f32	s1, s20
 800848a:	4648      	mov	r0, r9
 800848c:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8008490:	f7fe fd94 	bl	8006fbc <tADSR_init>
		tADSR_setLeakFactor(&envelopes[i], 0.99999f),
 8008494:	eeb0 0a49 	vmov.f32	s0, s18
 8008498:	4648      	mov	r0, r9
		tMBSaw_setFreq(&saws[i], 110.0f * ((float)i+1.0f));
 800849a:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
		tADSR_setLeakFactor(&envelopes[i], 0.99999f),
 800849e:	f7fe fdfd 	bl	800709c <tADSR_setLeakFactor>
		tMBSaw_initToPool(&saws[i], &mediumPool);
 80084a2:	4630      	mov	r0, r6
 80084a4:	4629      	mov	r1, r5
 80084a6:	f7ff fd7b 	bl	8007fa0 <tMBSaw_initToPool>
		tMBSaw_initToPool(&Ssaws[i], &mediumPool);
 80084aa:	4b50      	ldr	r3, [pc, #320]	; (80085ec <audioInit+0x1f0>)
 80084ac:	4629      	mov	r1, r5
 80084ae:	1918      	adds	r0, r3, r4
 80084b0:	f7ff fd76 	bl	8007fa0 <tMBSaw_initToPool>
		tMBSaw_setFreq(&saws[i], 110.0f * ((float)i+1.0f));
 80084b4:	ee07 8a90 	vmov	s15, r8
 80084b8:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 80085f0 <audioInit+0x1f4>
 80084bc:	4630      	mov	r0, r6
 80084be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	for (int i = 0; i < 10; i++)
 80084c2:	f108 0801 	add.w	r8, r8, #1
		tMBSaw_setFreq(&saws[i], 110.0f * ((float)i+1.0f));
 80084c6:	ee77 7a88 	vadd.f32	s15, s15, s16
 80084ca:	ee27 0a80 	vmul.f32	s0, s15, s0
 80084ce:	f7ff feb7 	bl	8008240 <tMBSaw_setFreq>
		tSimpleLivingString_initToPool(&strings[i], 100.0f, 19000.0f, 0.99999f, 1.0f, 0.01f, 0.01f, 0, &mediumPool);
 80084d2:	eddf 2a48 	vldr	s5, [pc, #288]	; 80085f4 <audioInit+0x1f8>
 80084d6:	4b48      	ldr	r3, [pc, #288]	; (80085f8 <audioInit+0x1fc>)
 80084d8:	462a      	mov	r2, r5
 80084da:	eef0 1a48 	vmov.f32	s3, s16
 80084de:	2100      	movs	r1, #0
 80084e0:	1918      	adds	r0, r3, r4
 80084e2:	eeb0 1a49 	vmov.f32	s2, s18
 80084e6:	eeb0 2a62 	vmov.f32	s4, s5
 80084ea:	eddf 0a44 	vldr	s1, [pc, #272]	; 80085fc <audioInit+0x200>
 80084ee:	ed9f 0a44 	vldr	s0, [pc, #272]	; 8008600 <audioInit+0x204>
 80084f2:	f7ff feb1 	bl	8008258 <tSimpleLivingString_initToPool>
		tExpSmooth_init(&smoother[i],0.0f, 0.001f);
 80084f6:	1938      	adds	r0, r7, r4
 80084f8:	eddf 0a42 	vldr	s1, [pc, #264]	; 8008604 <audioInit+0x208>
 80084fc:	eeb0 0a68 	vmov.f32	s0, s17
 8008500:	f7fe fee0 	bl	80072c4 <tExpSmooth_init>
		tVZFilter_init(&filts[i], Lowpass, 8000.0f, 1.1f);
 8008504:	4b40      	ldr	r3, [pc, #256]	; (8008608 <audioInit+0x20c>)
 8008506:	eddf 0a41 	vldr	s1, [pc, #260]	; 800860c <audioInit+0x210>
 800850a:	2101      	movs	r1, #1
 800850c:	1918      	adds	r0, r3, r4
 800850e:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8008610 <audioInit+0x214>
 8008512:	f7fe ff95 	bl	8007440 <tVZFilter_init>
		tADSR_init(&fenvelopes[i], 5.0f, 1000.0f, 0.0f, 80.0f);
 8008516:	4b3f      	ldr	r3, [pc, #252]	; (8008614 <audioInit+0x218>)
 8008518:	eef0 1a69 	vmov.f32	s3, s19
 800851c:	eddf 0a3e 	vldr	s1, [pc, #248]	; 8008618 <audioInit+0x21c>
 8008520:	1918      	adds	r0, r3, r4
 8008522:	eeb0 1a68 	vmov.f32	s2, s17
 8008526:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 800852a:	3404      	adds	r4, #4
 800852c:	f7fe fd46 	bl	8006fbc <tADSR_init>
	for (int i = 0; i < 10; i++)
 8008530:	f1b8 0f0a 	cmp.w	r8, #10
 8008534:	d19f      	bne.n	8008476 <audioInit+0x7a>
	}

	tExpSmooth_init(&pitchSmoother[0], 0.0f, 0.001f);
 8008536:	eddf 0a33 	vldr	s1, [pc, #204]	; 8008604 <audioInit+0x208>
 800853a:	ed9f 0a22 	vldr	s0, [pc, #136]	; 80085c4 <audioInit+0x1c8>
 800853e:	4837      	ldr	r0, [pc, #220]	; (800861c <audioInit+0x220>)
 8008540:	f7fe fec0 	bl	80072c4 <tExpSmooth_init>
	tExpSmooth_init(&pitchSmoother[1], 0.0f, 0.001f);
 8008544:	eddf 0a2f 	vldr	s1, [pc, #188]	; 8008604 <audioInit+0x208>
 8008548:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80085c4 <audioInit+0x1c8>
 800854c:	4834      	ldr	r0, [pc, #208]	; (8008620 <audioInit+0x224>)
 800854e:	f7fe feb9 	bl	80072c4 <tExpSmooth_init>
	//loadingPreset = 1;
	//previousPreset = PresetNil;
	tNoise_init(&myNoise, WhiteNoise);
 8008552:	2100      	movs	r1, #0
 8008554:	4833      	ldr	r0, [pc, #204]	; (8008624 <audioInit+0x228>)
 8008556:	f7ff fd11 	bl	8007f7c <tNoise_init>

	HAL_Delay(10);
 800855a:	4640      	mov	r0, r8
 800855c:	f7f7 ff26 	bl	80003ac <HAL_Delay>
 8008560:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008564:	2100      	movs	r1, #0
 8008566:	4830      	ldr	r0, [pc, #192]	; (8008628 <audioInit+0x22c>)
 8008568:	f001 fbcd 	bl	8009d06 <memset>
	for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
	{
		audioOutBuffer[i] = 0;
	}

	HAL_Delay(1);
 800856c:	2001      	movs	r0, #1
 800856e:	f7f7 ff1d 	bl	80003ac <HAL_Delay>

	// set up the I2S driver to send audio data to the codec (and retrieve input as well)
	transmit_status = HAL_SAI_Transmit_DMA(hsaiOut, (uint8_t *)&audioOutBuffer[0], AUDIO_BUFFER_SIZE);
 8008572:	9802      	ldr	r0, [sp, #8]
 8008574:	2280      	movs	r2, #128	; 0x80
 8008576:	492c      	ldr	r1, [pc, #176]	; (8008628 <audioInit+0x22c>)
 8008578:	f7fc f85a 	bl	8004630 <HAL_SAI_Transmit_DMA>
 800857c:	4b2b      	ldr	r3, [pc, #172]	; (800862c <audioInit+0x230>)
	receive_status = HAL_SAI_Receive_DMA(hsaiIn, (uint8_t *)&audioInBuffer[0], AUDIO_BUFFER_SIZE);
 800857e:	2280      	movs	r2, #128	; 0x80
 8008580:	492b      	ldr	r1, [pc, #172]	; (8008630 <audioInit+0x234>)
	transmit_status = HAL_SAI_Transmit_DMA(hsaiOut, (uint8_t *)&audioOutBuffer[0], AUDIO_BUFFER_SIZE);
 8008582:	7018      	strb	r0, [r3, #0]
	receive_status = HAL_SAI_Receive_DMA(hsaiIn, (uint8_t *)&audioInBuffer[0], AUDIO_BUFFER_SIZE);
 8008584:	9803      	ldr	r0, [sp, #12]
 8008586:	f7fc f8e3 	bl	8004750 <HAL_SAI_Receive_DMA>
 800858a:	4b2a      	ldr	r3, [pc, #168]	; (8008634 <audioInit+0x238>)
 800858c:	7018      	strb	r0, [r3, #0]
	// with the CS4271 codec IC, the SAI Transmit and Receive must be happening before the chip will respond to
	// I2C setup messages (it seems to use the masterclock input as it's own internal clock for i2c data, etc)
	// so while we used to set up codec before starting SAI, now we need to set up codec afterwards, and set a flag to make sure it's ready

	//now to send all the necessary messages to the codec
	AudioCodec_init(hi2c);
 800858e:	9801      	ldr	r0, [sp, #4]
 8008590:	f000 facc 	bl	8008b2c <AudioCodec_init>
	HAL_Delay(1);
 8008594:	2001      	movs	r0, #1

}
 8008596:	b005      	add	sp, #20
 8008598:	ecbd 8b06 	vpop	{d8-d10}
 800859c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_Delay(1);
 80085a0:	f7f7 bf04 	b.w	80003ac <HAL_Delay>
 80085a4:	080092e9 	.word	0x080092e9
 80085a8:	473b8000 	.word	0x473b8000
 80085ac:	000139c8 	.word	0x000139c8
 80085b0:	20013bcc 	.word	0x20013bcc
 80085b4:	42a00000 	.word	0x42a00000
 80085b8:	3f19999a 	.word	0x3f19999a
 80085bc:	44fa0000 	.word	0x44fa0000
 80085c0:	3f7fff58 	.word	0x3f7fff58
 80085c4:	00000000 	.word	0x00000000
 80085c8:	20013c84 	.word	0x20013c84
 80085cc:	2000018c 	.word	0x2000018c
 80085d0:	0007eb58 	.word	0x0007eb58
 80085d4:	24000000 	.word	0x24000000
 80085d8:	60000000 	.word	0x60000000
 80085dc:	20013c24 	.word	0x20013c24
 80085e0:	20000184 	.word	0x20000184
 80085e4:	435c0000 	.word	0x435c0000
 80085e8:	20000188 	.word	0x20000188
 80085ec:	20013b54 	.word	0x20013b54
 80085f0:	42dc0000 	.word	0x42dc0000
 80085f4:	3c23d70a 	.word	0x3c23d70a
 80085f8:	20013c28 	.word	0x20013c28
 80085fc:	46947000 	.word	0x46947000
 8008600:	42c80000 	.word	0x42c80000
 8008604:	3a83126f 	.word	0x3a83126f
 8008608:	2000015c 	.word	0x2000015c
 800860c:	3f8ccccd 	.word	0x3f8ccccd
 8008610:	45fa0000 	.word	0x45fa0000
 8008614:	20014510 	.word	0x20014510
 8008618:	447a0000 	.word	0x447a0000
 800861c:	20013c78 	.word	0x20013c78
 8008620:	20013c7c 	.word	0x20013c7c
 8008624:	20013bf8 	.word	0x20013bf8
 8008628:	30000000 	.word	0x30000000
 800862c:	20013bf4 	.word	0x20013bf4
 8008630:	30000200 	.word	0x30000200
 8008634:	20013c80 	.word	0x20013c80
 8008638:	200144c0 	.word	0x200144c0
 800863c:	20013ba4 	.word	0x20013ba4

08008640 <audioTick>:
{
    return ostart + (ostop - ostart) * ((value - istart) / (istop - istart));
}

uint32_t audioTick(float* samples)
{
 8008640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008644:	4f70      	ldr	r7, [pc, #448]	; (8008808 <audioTick+0x1c8>)
 8008646:	4606      	mov	r6, r0
 8008648:	4d70      	ldr	r5, [pc, #448]	; (800880c <audioTick+0x1cc>)
 800864a:	2400      	movs	r4, #0
 800864c:	46ba      	mov	sl, r7
 800864e:	f8df b1e0 	ldr.w	fp, [pc, #480]	; 8008830 <audioTick+0x1f0>
		{
			stringMappedPositions[j] = 1.0f;
		}
		else
		{
			stringMappedPositions[j] = map((float)stringPositions[j], fretMeasurements[1][j], fretMeasurements[2][j], fretScaling[1], fretScaling[2]);
 8008652:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 8008834 <audioTick+0x1f4>
{
 8008656:	ed2d 8b04 	vpush	{d8-d9}
 800865a:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800865e:	b083      	sub	sp, #12
		posData[j] = ((uint16_t)SPI_RX[j * 2] << 8) + ((uint16_t)SPI_RX[(j * 2) + 1] & 0xff);
 8008660:	eb0b 0204 	add.w	r2, fp, r4
 8008664:	4b6a      	ldr	r3, [pc, #424]	; (8008810 <audioTick+0x1d0>)
 8008666:	f81b 1004 	ldrb.w	r1, [fp, r4]
 800866a:	eb03 0944 	add.w	r9, r3, r4, lsl #1
 800866e:	7853      	ldrb	r3, [r2, #1]
 8008670:	eb03 2301 	add.w	r3, r3, r1, lsl #8
		tExpSmooth_setDest(&pitchSmoother[j], posData[j]);
 8008674:	4648      	mov	r0, r9
		posData[j] = ((uint16_t)SPI_RX[j * 2] << 8) + ((uint16_t)SPI_RX[(j * 2) + 1] & 0xff);
 8008676:	ee00 3a10 	vmov	s0, r3
		tExpSmooth_setDest(&pitchSmoother[j], posData[j]);
 800867a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 800867e:	f7fe fe71 	bl	8007364 <tExpSmooth_setDest>
		stringPositions[j] = tExpSmooth_tick(&pitchSmoother[j]);
 8008682:	4648      	mov	r0, r9
 8008684:	f7fe fe76 	bl	8007374 <tExpSmooth_tick>
 8008688:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800868c:	4b61      	ldr	r3, [pc, #388]	; (8008814 <audioTick+0x1d4>)
 800868e:	ee10 2a10 	vmov	r2, s0
			stringMappedPositions[j] = map((float)stringPositions[j], fretMeasurements[1][j], fretMeasurements[2][j], fretScaling[1], fretScaling[2]);
 8008692:	eef8 6ac0 	vcvt.f32.s32	s13, s0
		stringPositions[j] = tExpSmooth_tick(&pitchSmoother[j]);
 8008696:	f843 2014 	str.w	r2, [r3, r4, lsl #1]
		if (stringPositions[j] == 65535)
 800869a:	ee10 3a10 	vmov	r3, s0
 800869e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80086a2:	4293      	cmp	r3, r2
 80086a4:	f000 80a8 	beq.w	80087f8 <audioTick+0x1b8>
			stringMappedPositions[j] = map((float)stringPositions[j], fretMeasurements[1][j], fretMeasurements[2][j], fretScaling[1], fretScaling[2]);
 80086a8:	edd5 7a02 	vldr	s15, [r5, #8]
 80086ac:	3402      	adds	r4, #2
    return ostart + (ostop - ostart) * ((value - istart) / (istop - istart));
 80086ae:	ed95 7a04 	vldr	s14, [r5, #16]
 80086b2:	3504      	adds	r5, #4
 80086b4:	ee36 6ae7 	vsub.f32	s12, s13, s15
			stringMappedPositions[j] = map((float)stringPositions[j], fretMeasurements[1][j], fretMeasurements[2][j], fretScaling[1], fretScaling[2]);
 80086b8:	edd8 6a01 	vldr	s13, [r8, #4]
    return ostart + (ostop - ostart) * ((value - istart) / (istop - istart));
 80086bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80086c0:	ed98 7a02 	vldr	s14, [r8, #8]
	for (int j = 0; j < 2; j++)
 80086c4:	2c04      	cmp	r4, #4
    return ostart + (ostop - ostart) * ((value - istart) / (istop - istart));
 80086c6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80086ca:	eec6 5a27 	vdiv.f32	s11, s12, s15
 80086ce:	eee7 6a25 	vfma.f32	s13, s14, s11
 80086d2:	ecea 6a01 	vstmia	sl!, {s13}
	for (int j = 0; j < 2; j++)
 80086d6:	d1c3      	bne.n	8008660 <audioTick+0x20>
{
 80086d8:	2400      	movs	r4, #0

		//then apply those ratios to the fundamental frequencies
		stringFrequencies[i] = ((1.0 / myMappedPos) * openStringFrequencies[i]);
		float theEnv = tADSR_tick(&fenvelopes[i]);
		tMBSaw_setFreq(&saws[i], (stringFrequencies[i]));
		tMBSaw_setFreq(&Ssaws[i], stringFrequencies[i] * (1.0f + (2.0f *  theEnv)));
 80086da:	eef0 9a00 	vmov.f32	s19, #0	; 0x40000000  2.0
		float myMappedPos = LEAF_interpolation_linear(stringMappedPositions[1], stringMappedPositions[0], ((float)i) * 0.111111111111111f);
 80086de:	9601      	str	r6, [sp, #4]
 80086e0:	f8df b154 	ldr.w	fp, [pc, #340]	; 8008838 <audioTick+0x1f8>
 80086e4:	4626      	mov	r6, r4
 80086e6:	4d4c      	ldr	r5, [pc, #304]	; (8008818 <audioTick+0x1d8>)
 80086e8:	f8df 8150 	ldr.w	r8, [pc, #336]	; 800883c <audioTick+0x1fc>
 80086ec:	f8df 9150 	ldr.w	r9, [pc, #336]	; 8008840 <audioTick+0x200>
 80086f0:	f8df a150 	ldr.w	sl, [pc, #336]	; 8008844 <audioTick+0x204>
 80086f4:	ed9f 9a49 	vldr	s18, [pc, #292]	; 800881c <audioTick+0x1dc>
 80086f8:	ee07 6a90 	vmov	s15, r6
 80086fc:	edd7 0a00 	vldr	s1, [r7]
 8008700:	ed97 0a01 	vldr	s0, [r7, #4]
		tMBSaw_setFreq(&Ssaws[i], stringFrequencies[i] * (1.0f + (2.0f *  theEnv)));
 8008704:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
		float myMappedPos = LEAF_interpolation_linear(stringMappedPositions[1], stringMappedPositions[0], ((float)i) * 0.111111111111111f);
 8008708:	eeb8 1ae7 	vcvt.f32.s32	s2, s15
	for (int i = 0; i < NUM_STRINGS; i++)
 800870c:	3601      	adds	r6, #1
		float myMappedPos = LEAF_interpolation_linear(stringMappedPositions[1], stringMappedPositions[0], ((float)i) * 0.111111111111111f);
 800870e:	ee21 1a09 	vmul.f32	s2, s2, s18
 8008712:	f7ff faad 	bl	8007c70 <LEAF_interpolation_linear>
		stringFrequencies[i] = ((1.0 / myMappedPos) * openStringFrequencies[i]);
 8008716:	ecbb 6a01 	vldmia	fp!, {s12}
 800871a:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
		float theEnv = tADSR_tick(&fenvelopes[i]);
 800871e:	4b40      	ldr	r3, [pc, #256]	; (8008820 <audioTick+0x1e0>)
		stringFrequencies[i] = ((1.0 / myMappedPos) * openStringFrequencies[i]);
 8008720:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
		float theEnv = tADSR_tick(&fenvelopes[i]);
 8008724:	1918      	adds	r0, r3, r4
		stringFrequencies[i] = ((1.0 / myMappedPos) * openStringFrequencies[i]);
 8008726:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800872a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 800872e:	ed85 7a00 	vstr	s14, [r5]
		float theEnv = tADSR_tick(&fenvelopes[i]);
 8008732:	f7fe fce1 	bl	80070f8 <tADSR_tick>
 8008736:	eef0 8a40 	vmov.f32	s17, s0
		tMBSaw_setFreq(&saws[i], (stringFrequencies[i]));
 800873a:	ecb5 0a01 	vldmia	r5!, {s0}
 800873e:	eb08 0004 	add.w	r0, r8, r4
 8008742:	f7ff fd7d 	bl	8008240 <tMBSaw_setFreq>
		tMBSaw_setFreq(&Ssaws[i], stringFrequencies[i] * (1.0f + (2.0f *  theEnv)));
 8008746:	eb09 0004 	add.w	r0, r9, r4
 800874a:	eea8 8aa9 	vfma.f32	s16, s17, s19
 800874e:	ed15 0a01 	vldr	s0, [r5, #-4]
 8008752:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008756:	f7ff fd73 	bl	8008240 <tMBSaw_setFreq>
		//tSimpleLivingString_setFreq(&strings[i], stringFrequencies[i]);
		tVZFilter_setFreq(&filts[i], stringFrequencies[i] * (1.0f + (2.0f * theEnv)));
 800875a:	ed15 0a01 	vldr	s0, [r5, #-4]
 800875e:	eb0a 0004 	add.w	r0, sl, r4
 8008762:	3404      	adds	r4, #4
 8008764:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008768:	f7ff f890 	bl	800788c <tVZFilter_setFreq>
	for (int i = 0; i < NUM_STRINGS; i++)
 800876c:	2e0a      	cmp	r6, #10
 800876e:	d1c3      	bne.n	80086f8 <audioTick+0xb8>
 8008770:	9e01      	ldr	r6, [sp, #4]
	}

	samples[0] = 0.0f;
 8008772:	2300      	movs	r3, #0

	uint string0 = (SPI_PLUCK_RX[0] << 8) + SPI_PLUCK_RX[1];
 8008774:	4a2b      	ldr	r2, [pc, #172]	; (8008824 <audioTick+0x1e4>)
	for (int i = 0; i < NUM_STRINGS; i++)
 8008776:	2400      	movs	r4, #0
	samples[0] = 0.0f;
 8008778:	6033      	str	r3, [r6, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
	}
	else
	{
		//theAmps[0] = 0.0f;
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800877a:	2110      	movs	r1, #16
	uint string0 = (SPI_PLUCK_RX[0] << 8) + SPI_PLUCK_RX[1];
 800877c:	7813      	ldrb	r3, [r2, #0]
 800877e:	7852      	ldrb	r2, [r2, #1]
 8008780:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 8008848 <audioTick+0x208>
	if (string0 > 0)
 8008784:	eb12 2203 	adds.w	r2, r2, r3, lsl #8
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8008788:	4827      	ldr	r0, [pc, #156]	; (8008828 <audioTick+0x1e8>)
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800878a:	bf18      	it	ne
 800878c:	2201      	movne	r2, #1
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800878e:	f7f9 fb8f 	bl	8001eb0 <HAL_GPIO_WritePin>
 8008792:	eb08 0704 	add.w	r7, r8, r4
 8008796:	eb09 0504 	add.w	r5, r9, r4
	}
	float tempSamp = 0.0f;
	for (int i = 0; i < 10; i++)
	{
		//tempSamp = tSaw_tick(&saws[i]) * tADSR_tick(&envelopes[i]);
		tMBSaw_tick(&saws[i]);
 800879a:	4638      	mov	r0, r7
 800879c:	f7ff fc24 	bl	8007fe8 <tMBSaw_tick>
		tMBSaw_syncIn(&Ssaws[i], tMBSaw_syncOut(&saws[i]));
 80087a0:	4638      	mov	r0, r7
 80087a2:	f7ff fd55 	bl	8008250 <tMBSaw_syncOut>
 80087a6:	4628      	mov	r0, r5
 80087a8:	f7ff fd4e 	bl	8008248 <tMBSaw_syncIn>
		samples[0] +=  tVZFilter_tickEfficient(&filts[i], tMBSaw_tick(&Ssaws[i]) * tADSR_tick(&envelopes[i]));
 80087ac:	4628      	mov	r0, r5
 80087ae:	f7ff fc1b 	bl	8007fe8 <tMBSaw_tick>
 80087b2:	eeb0 8a40 	vmov.f32	s16, s0
 80087b6:	eb0b 0004 	add.w	r0, fp, r4
 80087ba:	f7fe fc9d 	bl	80070f8 <tADSR_tick>
 80087be:	eb0a 0004 	add.w	r0, sl, r4
 80087c2:	ee28 0a00 	vmul.f32	s0, s16, s0
 80087c6:	3404      	adds	r4, #4
 80087c8:	f7ff f82e 	bl	8007828 <tVZFilter_tickEfficient>
 80087cc:	edd6 7a00 	vldr	s15, [r6]
	for (int i = 0; i < 10; i++)
 80087d0:	2c28      	cmp	r4, #40	; 0x28
		samples[0] +=  tVZFilter_tickEfficient(&filts[i], tMBSaw_tick(&Ssaws[i]) * tADSR_tick(&envelopes[i]));
 80087d2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80087d6:	ed86 0a00 	vstr	s0, [r6]
	for (int i = 0; i < 10; i++)
 80087da:	d1da      	bne.n	8008792 <audioTick+0x152>
		//samples[0] += (tSimpleLivingString_tick(&strings[i], (tExpSmooth_tick(&smoother[i]) * tNoise_tick(&myNoise)) + tempSamp) * theAmps[i]) + tempSamp;//tADSR_tick(&envelopes[i]);
	}
	samples[0] *= .1f;
 80087dc:	eddf 7a13 	vldr	s15, [pc, #76]	; 800882c <audioTick+0x1ec>
	samples[1] = samples[0];
	return clips;
}
 80087e0:	2000      	movs	r0, #0
	samples[0] *= .1f;
 80087e2:	ee20 0a27 	vmul.f32	s0, s0, s15
 80087e6:	ed86 0a00 	vstr	s0, [r6]
	samples[1] = samples[0];
 80087ea:	ed86 0a01 	vstr	s0, [r6, #4]
}
 80087ee:	b003      	add	sp, #12
 80087f0:	ecbd 8b04 	vpop	{d8-d9}
 80087f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087f8:	3402      	adds	r4, #2
 80087fa:	ecaa 8a01 	vstmia	sl!, {s16}
 80087fe:	3504      	adds	r5, #4
	for (int j = 0; j < 2; j++)
 8008800:	2c04      	cmp	r4, #4
 8008802:	f47f af2d 	bne.w	8008660 <audioTick+0x20>
 8008806:	e767      	b.n	80086d8 <audioTick+0x98>
 8008808:	20013c50 	.word	0x20013c50
 800880c:	20000008 	.word	0x20000008
 8008810:	20013c78 	.word	0x20013c78
 8008814:	20000154 	.word	0x20000154
 8008818:	20014538 	.word	0x20014538
 800881c:	3de38e39 	.word	0x3de38e39
 8008820:	20014510 	.word	0x20014510
 8008824:	30000420 	.word	0x30000420
 8008828:	58020400 	.word	0x58020400
 800882c:	3dcccccd 	.word	0x3dcccccd
 8008830:	30000400 	.word	0x30000400
 8008834:	20000028 	.word	0x20000028
 8008838:	20000038 	.word	0x20000038
 800883c:	20013ba4 	.word	0x20013ba4
 8008840:	20013b54 	.word	0x20013b54
 8008844:	2000015c 	.word	0x2000015c
 8008848:	200144c0 	.word	0x200144c0

0800884c <HAL_SPI_RxCpltCallback>:

int previousStringInputs[10];

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
	if (hspi == &hspi1)
 800884c:	4b3a      	ldr	r3, [pc, #232]	; (8008938 <HAL_SPI_RxCpltCallback+0xec>)
 800884e:	4283      	cmp	r3, r0
 8008850:	d004      	beq.n	800885c <HAL_SPI_RxCpltCallback+0x10>

		//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_11);
		//uint tempAmp = (SPI_PLUCK_RX[1] << 8) + SPI_PLUCK_RX[2];
		//midiIn(SPI_PLUCK_RX[0], tempAmp);
	}
	HAL_SPI_Receive_DMA(&hspi1, SPI_PLUCK_RX, 20);
 8008852:	2214      	movs	r2, #20
 8008854:	4939      	ldr	r1, [pc, #228]	; (800893c <HAL_SPI_RxCpltCallback+0xf0>)
 8008856:	4838      	ldr	r0, [pc, #224]	; (8008938 <HAL_SPI_RxCpltCallback+0xec>)
 8008858:	f7fd b9d4 	b.w	8005c04 <HAL_SPI_Receive_DMA>
{
 800885c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008860:	4d36      	ldr	r5, [pc, #216]	; (800893c <HAL_SPI_RxCpltCallback+0xf0>)
	if (hspi == &hspi1)
 8008862:	2400      	movs	r4, #0
 8008864:	4f36      	ldr	r7, [pc, #216]	; (8008940 <HAL_SPI_RxCpltCallback+0xf4>)
 8008866:	4e37      	ldr	r6, [pc, #220]	; (8008944 <HAL_SPI_RxCpltCallback+0xf8>)
 8008868:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 8008954 <HAL_SPI_RxCpltCallback+0x108>
				theAmps[i] = 0.0f;
 800886c:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 8008958 <HAL_SPI_RxCpltCallback+0x10c>
{
 8008870:	ed2d 8b02 	vpush	{d8}
				tExpSmooth_setDest(&smoother[i], 0.0f);
 8008874:	ed9f 8a34 	vldr	s16, [pc, #208]	; 8008948 <HAL_SPI_RxCpltCallback+0xfc>
 8008878:	e007      	b.n	800888a <HAL_SPI_RxCpltCallback+0x3e>
			if ((previousStringInputs[i] == 0) && (stringInputs[i] > 0))
 800887a:	2b00      	cmp	r3, #0
 800887c:	d13b      	bne.n	80088f6 <HAL_SPI_RxCpltCallback+0xaa>
 800887e:	3404      	adds	r4, #4
 8008880:	3502      	adds	r5, #2
			previousStringInputs[i] = stringInputs[i];
 8008882:	f846 3c04 	str.w	r3, [r6, #-4]
		for (int i = 0; i < 10; i++)
 8008886:	2c28      	cmp	r4, #40	; 0x28
 8008888:	d02c      	beq.n	80088e4 <HAL_SPI_RxCpltCallback+0x98>
			stringInputs[i] = (SPI_PLUCK_RX[i*2] << 8) + SPI_PLUCK_RX[(i*2)+1];
 800888a:	7829      	ldrb	r1, [r5, #0]
 800888c:	786b      	ldrb	r3, [r5, #1]
			if ((previousStringInputs[i] == 0) && (stringInputs[i] > 0))
 800888e:	f856 2b04 	ldr.w	r2, [r6], #4
			stringInputs[i] = (SPI_PLUCK_RX[i*2] << 8) + SPI_PLUCK_RX[(i*2)+1];
 8008892:	eb03 2301 	add.w	r3, r3, r1, lsl #8
			if ((previousStringInputs[i] == 0) && (stringInputs[i] > 0))
 8008896:	2a00      	cmp	r2, #0
			stringInputs[i] = (SPI_PLUCK_RX[i*2] << 8) + SPI_PLUCK_RX[(i*2)+1];
 8008898:	f847 3b04 	str.w	r3, [r7], #4
			if ((previousStringInputs[i] == 0) && (stringInputs[i] > 0))
 800889c:	d0ed      	beq.n	800887a <HAL_SPI_RxCpltCallback+0x2e>
			else if ((previousStringInputs[i] > 0) && (stringInputs[i] == 0))
 800889e:	ddee      	ble.n	800887e <HAL_SPI_RxCpltCallback+0x32>
 80088a0:	eb04 0a08 	add.w	sl, r4, r8
				tExpSmooth_setVal(&smoother[i], 1.0f);
 80088a4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
			else if ((previousStringInputs[i] > 0) && (stringInputs[i] == 0))
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d1e8      	bne.n	800887e <HAL_SPI_RxCpltCallback+0x32>
				tExpSmooth_setVal(&smoother[i], 1.0f);
 80088ac:	4650      	mov	r0, sl
 80088ae:	3502      	adds	r5, #2
 80088b0:	f7fe fd5c 	bl	800736c <tExpSmooth_setVal>
				tExpSmooth_setDest(&smoother[i], 0.0f);
 80088b4:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8008948 <HAL_SPI_RxCpltCallback+0xfc>
 80088b8:	4650      	mov	r0, sl
 80088ba:	f7fe fd53 	bl	8007364 <tExpSmooth_setDest>
				theAmps[i] = 0.0f;
 80088be:	eb04 0309 	add.w	r3, r4, r9
				tADSR_off(&envelopes[i]);
 80088c2:	4822      	ldr	r0, [pc, #136]	; (800894c <HAL_SPI_RxCpltCallback+0x100>)
				theAmps[i] = 0.0f;
 80088c4:	ed83 8a00 	vstr	s16, [r3]
				tADSR_off(&envelopes[i]);
 80088c8:	4420      	add	r0, r4
 80088ca:	f7fe fc09 	bl	80070e0 <tADSR_off>
				tADSR_off(&fenvelopes[i]);
 80088ce:	4820      	ldr	r0, [pc, #128]	; (8008950 <HAL_SPI_RxCpltCallback+0x104>)
 80088d0:	4420      	add	r0, r4
 80088d2:	3404      	adds	r4, #4
 80088d4:	f7fe fc04 	bl	80070e0 <tADSR_off>
 80088d8:	f857 3c04 	ldr.w	r3, [r7, #-4]
		for (int i = 0; i < 10; i++)
 80088dc:	2c28      	cmp	r4, #40	; 0x28
			previousStringInputs[i] = stringInputs[i];
 80088de:	f846 3c04 	str.w	r3, [r6, #-4]
		for (int i = 0; i < 10; i++)
 80088e2:	d1d2      	bne.n	800888a <HAL_SPI_RxCpltCallback+0x3e>
	HAL_SPI_Receive_DMA(&hspi1, SPI_PLUCK_RX, 20);
 80088e4:	2214      	movs	r2, #20
 80088e6:	4915      	ldr	r1, [pc, #84]	; (800893c <HAL_SPI_RxCpltCallback+0xf0>)
 80088e8:	4813      	ldr	r0, [pc, #76]	; (8008938 <HAL_SPI_RxCpltCallback+0xec>)
}
 80088ea:	ecbd 8b02 	vpop	{d8}
 80088ee:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_SPI_Receive_DMA(&hspi1, SPI_PLUCK_RX, 20);
 80088f2:	f7fd b987 	b.w	8005c04 <HAL_SPI_Receive_DMA>
 80088f6:	eb04 0a08 	add.w	sl, r4, r8
				tExpSmooth_setVal(&smoother[i], 1.0f);
 80088fa:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80088fe:	4650      	mov	r0, sl
 8008900:	f7fe fd34 	bl	800736c <tExpSmooth_setVal>
				tExpSmooth_setDest(&smoother[i], 0.0f);
 8008904:	eeb0 0a48 	vmov.f32	s0, s16
 8008908:	4650      	mov	r0, sl
 800890a:	f7fe fd2b 	bl	8007364 <tExpSmooth_setDest>
				tADSR_on(&envelopes[i], 1.0f);
 800890e:	480f      	ldr	r0, [pc, #60]	; (800894c <HAL_SPI_RxCpltCallback+0x100>)
 8008910:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008914:	4420      	add	r0, r4
 8008916:	f7fe fbc5 	bl	80070a4 <tADSR_on>
				tADSR_on(&fenvelopes[i], 1.0f);
 800891a:	480d      	ldr	r0, [pc, #52]	; (8008950 <HAL_SPI_RxCpltCallback+0x104>)
 800891c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008920:	4420      	add	r0, r4
 8008922:	f7fe fbbf 	bl	80070a4 <tADSR_on>
				theAmps[i] = 1.0f;
 8008926:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800892a:	eb04 0209 	add.w	r2, r4, r9
 800892e:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8008932:	6011      	str	r1, [r2, #0]
 8008934:	e7a3      	b.n	800887e <HAL_SPI_RxCpltCallback+0x32>
 8008936:	bf00      	nop
 8008938:	20014e04 	.word	0x20014e04
 800893c:	30000420 	.word	0x30000420
 8008940:	20013c88 	.word	0x20013c88
 8008944:	20013bfc 	.word	0x20013bfc
 8008948:	00000000 	.word	0x00000000
 800894c:	200144c0 	.word	0x200144c0
 8008950:	20014510 	.word	0x20014510
 8008954:	20013bcc 	.word	0x20013bcc
 8008958:	20013b7c 	.word	0x20013b7c

0800895c <HAL_SPI_RxHalfCpltCallback>:
 800895c:	4770      	bx	lr
 800895e:	bf00      	nop

08008960 <HAL_SAI_ErrorCallback>:
 8008960:	4770      	bx	lr
 8008962:	bf00      	nop

08008964 <HAL_SAI_TxCpltCallback>:
 8008964:	4770      	bx	lr
 8008966:	bf00      	nop

08008968 <HAL_SAI_TxHalfCpltCallback>:
}

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{

}
 8008968:	4770      	bx	lr
 800896a:	bf00      	nop

0800896c <HAL_SAI_RxCpltCallback>:
	if (codecReady)
 800896c:	4b1d      	ldr	r3, [pc, #116]	; (80089e4 <HAL_SAI_RxCpltCallback+0x78>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	b903      	cbnz	r3, 8008974 <HAL_SAI_RxCpltCallback+0x8>
 8008972:	4770      	bx	lr


void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8008974:	b570      	push	{r4, r5, r6, lr}
 8008976:	4c1c      	ldr	r4, [pc, #112]	; (80089e8 <HAL_SAI_RxCpltCallback+0x7c>)
 8008978:	ed2d 8b02 	vpush	{d8}
 800897c:	f5a4 7500 	sub.w	r5, r4, #512	; 0x200
 8008980:	b082      	sub	sp, #8
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 8008982:	ed9f 8a1a 	vldr	s16, [pc, #104]	; 80089ec <HAL_SAI_RxCpltCallback+0x80>
 8008986:	f504 7680 	add.w	r6, r4, #256	; 0x100
 800898a:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
			clipCatcher |= audioTick(theSamples);
 800898e:	4668      	mov	r0, sp
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 8008990:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
 8008994:	3408      	adds	r4, #8
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 8008996:	0212      	lsls	r2, r2, #8
 8008998:	3508      	adds	r5, #8
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 800899a:	021b      	lsls	r3, r3, #8
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 800899c:	ee07 2a10 	vmov	s14, r2
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 80089a0:	ee07 3a90 	vmov	s15, r3
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 80089a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 80089a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 80089ac:	ee27 7a08 	vmul.f32	s14, s14, s16
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 80089b0:	ee67 7a88 	vmul.f32	s15, s15, s16
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 80089b4:	ed8d 7a00 	vstr	s14, [sp]
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 80089b8:	edcd 7a01 	vstr	s15, [sp, #4]
			clipCatcher |= audioTick(theSamples);
 80089bc:	f7ff fe40 	bl	8008640 <audioTick>
			audioOutBuffer[buffer_offset + i] = (int32_t)(theSamples[1] * TWO_TO_23);
 80089c0:	ed9d 7a01 	vldr	s14, [sp, #4]
		for (i = 0; i < (HALF_BUFFER_SIZE); i += 2)
 80089c4:	42a6      	cmp	r6, r4
			audioOutBuffer[buffer_offset + i + 1] = (int32_t)(theSamples[0] * TWO_TO_23);
 80089c6:	eddd 7a00 	vldr	s15, [sp]
			audioOutBuffer[buffer_offset + i] = (int32_t)(theSamples[1] * TWO_TO_23);
 80089ca:	eebe 7ae4 	vcvt.s32.f32	s14, s14, #23
			audioOutBuffer[buffer_offset + i + 1] = (int32_t)(theSamples[0] * TWO_TO_23);
 80089ce:	eefe 7ae4 	vcvt.s32.f32	s15, s15, #23
			audioOutBuffer[buffer_offset + i] = (int32_t)(theSamples[1] * TWO_TO_23);
 80089d2:	ed85 7a3e 	vstr	s14, [r5, #248]	; 0xf8
			audioOutBuffer[buffer_offset + i + 1] = (int32_t)(theSamples[0] * TWO_TO_23);
 80089d6:	edc5 7a3f 	vstr	s15, [r5, #252]	; 0xfc
		for (i = 0; i < (HALF_BUFFER_SIZE); i += 2)
 80089da:	d1d6      	bne.n	800898a <HAL_SAI_RxCpltCallback+0x1e>
	audioFrame(HALF_BUFFER_SIZE);
}
 80089dc:	b002      	add	sp, #8
 80089de:	ecbd 8b02 	vpop	{d8}
 80089e2:	bd70      	pop	{r4, r5, r6, pc}
 80089e4:	20000100 	.word	0x20000100
 80089e8:	30000200 	.word	0x30000200
 80089ec:	2ffffff6 	.word	0x2ffffff6

080089f0 <HAL_SAI_RxHalfCpltCallback>:
	if (codecReady)
 80089f0:	4b1d      	ldr	r3, [pc, #116]	; (8008a68 <HAL_SAI_RxHalfCpltCallback+0x78>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	b903      	cbnz	r3, 80089f8 <HAL_SAI_RxHalfCpltCallback+0x8>
 80089f6:	4770      	bx	lr

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80089f8:	b570      	push	{r4, r5, r6, lr}
 80089fa:	4c1c      	ldr	r4, [pc, #112]	; (8008a6c <HAL_SAI_RxHalfCpltCallback+0x7c>)
 80089fc:	ed2d 8b02 	vpush	{d8}
 8008a00:	f5a4 76fe 	sub.w	r6, r4, #508	; 0x1fc
 8008a04:	b082      	sub	sp, #8
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 8008a06:	ed9f 8a1a 	vldr	s16, [pc, #104]	; 8008a70 <HAL_SAI_RxHalfCpltCallback+0x80>
 8008a0a:	f504 7580 	add.w	r5, r4, #256	; 0x100
 8008a0e:	6822      	ldr	r2, [r4, #0]
			clipCatcher |= audioTick(theSamples);
 8008a10:	4668      	mov	r0, sp
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 8008a12:	6863      	ldr	r3, [r4, #4]
 8008a14:	3408      	adds	r4, #8
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 8008a16:	0212      	lsls	r2, r2, #8
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 8008a18:	021b      	lsls	r3, r3, #8
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 8008a1a:	ee07 2a10 	vmov	s14, r2
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 8008a1e:	ee07 3a90 	vmov	s15, r3
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 8008a22:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 8008a26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 8008a2a:	ee27 7a08 	vmul.f32	s14, s14, s16
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 8008a2e:	ee67 7a88 	vmul.f32	s15, s15, s16
			theSamples[0] = ((float)(audioInBuffer[buffer_offset + i] << 8)) * INV_TWO_TO_31;
 8008a32:	ed8d 7a00 	vstr	s14, [sp]
			theSamples[1] = ((float)(audioInBuffer[buffer_offset + i + 1] << 8)) * INV_TWO_TO_31;
 8008a36:	edcd 7a01 	vstr	s15, [sp, #4]
			clipCatcher |= audioTick(theSamples);
 8008a3a:	f7ff fe01 	bl	8008640 <audioTick>
			audioOutBuffer[buffer_offset + i + 1] = (int32_t)(theSamples[0] * TWO_TO_23);
 8008a3e:	eddd 7a00 	vldr	s15, [sp]
		for (i = 0; i < (HALF_BUFFER_SIZE); i += 2)
 8008a42:	42a5      	cmp	r5, r4
			audioOutBuffer[buffer_offset + i] = (int32_t)(theSamples[1] * TWO_TO_23);
 8008a44:	ed9d 7a01 	vldr	s14, [sp, #4]
			audioOutBuffer[buffer_offset + i + 1] = (int32_t)(theSamples[0] * TWO_TO_23);
 8008a48:	eefe 7ae4 	vcvt.s32.f32	s15, s15, #23
			audioOutBuffer[buffer_offset + i] = (int32_t)(theSamples[1] * TWO_TO_23);
 8008a4c:	eebe 7ae4 	vcvt.s32.f32	s14, s14, #23
			audioOutBuffer[buffer_offset + i + 1] = (int32_t)(theSamples[0] * TWO_TO_23);
 8008a50:	ee17 3a90 	vmov	r3, s15
			audioOutBuffer[buffer_offset + i] = (int32_t)(theSamples[1] * TWO_TO_23);
 8008a54:	ed06 7a01 	vstr	s14, [r6, #-4]
			audioOutBuffer[buffer_offset + i + 1] = (int32_t)(theSamples[0] * TWO_TO_23);
 8008a58:	f846 3b08 	str.w	r3, [r6], #8
		for (i = 0; i < (HALF_BUFFER_SIZE); i += 2)
 8008a5c:	d1d7      	bne.n	8008a0e <HAL_SAI_RxHalfCpltCallback+0x1e>
	audioFrame(0);
}
 8008a5e:	b002      	add	sp, #8
 8008a60:	ecbd 8b02 	vpop	{d8}
 8008a64:	bd70      	pop	{r4, r5, r6, pc}
 8008a66:	bf00      	nop
 8008a68:	20000100 	.word	0x20000100
 8008a6c:	30000200 	.word	0x30000200
 8008a70:	2ffffff6 	.word	0x2ffffff6

08008a74 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008a74:	b500      	push	{lr}
 8008a76:	b083      	sub	sp, #12
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008a78:	9300      	str	r3, [sp, #0]
 8008a7a:	4613      	mov	r3, r2
 8008a7c:	460a      	mov	r2, r1
 8008a7e:	4601      	mov	r1, r0
 8008a80:	4804      	ldr	r0, [pc, #16]	; (8008a94 <BSP_SD_ReadBlocks+0x20>)
 8008a82:	f7fb fff3 	bl	8004a6c <HAL_SD_ReadBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;  
}
 8008a86:	3000      	adds	r0, #0
 8008a88:	bf18      	it	ne
 8008a8a:	2001      	movne	r0, #1
 8008a8c:	b003      	add	sp, #12
 8008a8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008a92:	bf00      	nop
 8008a94:	20014c84 	.word	0x20014c84

08008a98 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008a98:	b500      	push	{lr}
 8008a9a:	b083      	sub	sp, #12
  uint8_t sd_state = MSD_OK;

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 8008a9c:	9300      	str	r3, [sp, #0]
 8008a9e:	4613      	mov	r3, r2
 8008aa0:	460a      	mov	r2, r1
 8008aa2:	4601      	mov	r1, r0
 8008aa4:	4804      	ldr	r0, [pc, #16]	; (8008ab8 <BSP_SD_WriteBlocks+0x20>)
 8008aa6:	f7fc f8e3 	bl	8004c70 <HAL_SD_WriteBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;  
}
 8008aaa:	3000      	adds	r0, #0
 8008aac:	bf18      	it	ne
 8008aae:	2001      	movne	r0, #1
 8008ab0:	b003      	add	sp, #12
 8008ab2:	f85d fb04 	ldr.w	pc, [sp], #4
 8008ab6:	bf00      	nop
 8008ab8:	20014c84 	.word	0x20014c84

08008abc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8008abc:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008abe:	4803      	ldr	r0, [pc, #12]	; (8008acc <BSP_SD_GetCardState+0x10>)
 8008ac0:	f7fc fe06 	bl	80056d0 <HAL_SD_GetCardState>
}
 8008ac4:	3804      	subs	r0, #4
 8008ac6:	bf18      	it	ne
 8008ac8:	2001      	movne	r0, #1
 8008aca:	bd08      	pop	{r3, pc}
 8008acc:	20014c84 	.word	0x20014c84

08008ad0 <BSP_SD_GetCardInfo>:
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8008ad0:	4601      	mov	r1, r0
 8008ad2:	4801      	ldr	r0, [pc, #4]	; (8008ad8 <BSP_SD_GetCardInfo+0x8>)
 8008ad4:	f7fc bce0 	b.w	8005498 <HAL_SD_GetCardInfo>
 8008ad8:	20014c84 	.word	0x20014c84

08008adc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008adc:	b500      	push	{lr}
  __IO uint8_t status = SD_PRESENT;
 8008ade:	2301      	movs	r3, #1
{
 8008ae0:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 8008ae2:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 8008ae6:	f000 f901 	bl	8008cec <BSP_PlatformIsDetected>
 8008aea:	b908      	cbnz	r0, 8008af0 <BSP_SD_IsDetected+0x14>
  {
    status = SD_NOT_PRESENT;
 8008aec:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 8008af0:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8008af4:	b003      	add	sp, #12
 8008af6:	f85d fb04 	ldr.w	pc, [sp], #4
 8008afa:	bf00      	nop

08008afc <BSP_SD_Init>:
{
 8008afc:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8008afe:	f7ff ffed 	bl	8008adc <BSP_SD_IsDetected>
 8008b02:	2801      	cmp	r0, #1
 8008b04:	d001      	beq.n	8008b0a <BSP_SD_Init+0xe>
    return MSD_ERROR_SD_NOT_PRESENT;
 8008b06:	2002      	movs	r0, #2
}
 8008b08:	bd08      	pop	{r3, pc}
  sd_state = HAL_SD_Init(&hsd1);
 8008b0a:	4807      	ldr	r0, [pc, #28]	; (8008b28 <BSP_SD_Init+0x2c>)
 8008b0c:	f7fc fd7a 	bl	8005604 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 8008b10:	2800      	cmp	r0, #0
 8008b12:	d1f9      	bne.n	8008b08 <BSP_SD_Init+0xc>
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8008b14:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008b18:	4803      	ldr	r0, [pc, #12]	; (8008b28 <BSP_SD_Init+0x2c>)
 8008b1a:	f7fc fcd1 	bl	80054c0 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR_SD_NOT_PRESENT;
 8008b1e:	3000      	adds	r0, #0
 8008b20:	bf18      	it	ne
 8008b22:	2001      	movne	r0, #1
}
 8008b24:	bd08      	pop	{r3, pc}
 8008b26:	bf00      	nop
 8008b28:	20014c84 	.word	0x20014c84

08008b2c <AudioCodec_init>:

volatile int blankCount = 0;
uint16_t addressCounter = 0;


void AudioCodec_init(I2C_HandleTypeDef* hi2c) {
 8008b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	//pull codec reset pin high to start codec working
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8008b30:	2201      	movs	r2, #1
void AudioCodec_init(I2C_HandleTypeDef* hi2c) {
 8008b32:	b082      	sub	sp, #8
 8008b34:	4605      	mov	r5, r0

	HAL_Delay(2);
	//enable control port and put part in power-down mode while loading registers
	myI2cData[0] = 0x07;
	myI2cData[1] = 0x03;
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b36:	4e40      	ldr	r6, [pc, #256]	; (8008c38 <AudioCodec_init+0x10c>)
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8008b38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008b3c:	483f      	ldr	r0, [pc, #252]	; (8008c3c <AudioCodec_init+0x110>)
 8008b3e:	f7f9 f9b7 	bl	8001eb0 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8008b42:	2002      	movs	r0, #2
	myI2cData[0] = 0x07;
 8008b44:	4c3e      	ldr	r4, [pc, #248]	; (8008c40 <AudioCodec_init+0x114>)
	HAL_Delay(2);
 8008b46:	f7f7 fc31 	bl	80003ac <HAL_Delay>
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b4a:	4f3e      	ldr	r7, [pc, #248]	; (8008c44 <AudioCodec_init+0x118>)
	myI2cData[0] = 0x07;
 8008b4c:	f240 3c07 	movw	ip, #775	; 0x307
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b50:	6831      	ldr	r1, [r6, #0]
 8008b52:	4622      	mov	r2, r4
 8008b54:	883b      	ldrh	r3, [r7, #0]
 8008b56:	4628      	mov	r0, r5
 8008b58:	9100      	str	r1, [sp, #0]
 8008b5a:	2120      	movs	r1, #32
 8008b5c:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 8008c4c <AudioCodec_init+0x120>
	myI2cData[0] = 0x07;
 8008b60:	f8a4 c000 	strh.w	ip, [r4]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b64:	f7f9 fac0 	bl	80020e8 <HAL_I2C_Master_Transmit>
	//HAL_Delay(2);

	myI2cData[0] = 0x01;
	myI2cData[1] = 0x41;
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b68:	6831      	ldr	r1, [r6, #0]
	myI2cData[0] = 0x01;
 8008b6a:	f244 1c01 	movw	ip, #16641	; 0x4101
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b6e:	883b      	ldrh	r3, [r7, #0]
 8008b70:	4622      	mov	r2, r4
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b72:	f888 0000 	strb.w	r0, [r8]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b76:	4628      	mov	r0, r5
 8008b78:	9100      	str	r1, [sp, #0]
 8008b7a:	2120      	movs	r1, #32
	myI2cData[0] = 0x01;
 8008b7c:	f8a4 c000 	strh.w	ip, [r4]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b80:	f7f9 fab2 	bl	80020e8 <HAL_I2C_Master_Transmit>

	//HAL_Delay(1); // might not be necessary

	myI2cData[0] = 0x02;
	myI2cData[1] = 0x00;
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b84:	6832      	ldr	r2, [r6, #0]
	myI2cData[0] = 0x02;
 8008b86:	f04f 0c02 	mov.w	ip, #2
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b8a:	883b      	ldrh	r3, [r7, #0]
 8008b8c:	2120      	movs	r1, #32
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b8e:	f888 0000 	strb.w	r0, [r8]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b92:	4628      	mov	r0, r5
 8008b94:	9200      	str	r2, [sp, #0]
 8008b96:	4622      	mov	r2, r4
	myI2cData[0] = 0x02;
 8008b98:	f8a4 c000 	strh.w	ip, [r4]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008b9c:	f7f9 faa4 	bl	80020e8 <HAL_I2C_Master_Transmit>

	//HAL_Delay(1); // might not be necessary

	myI2cData[0] = 0x03;
	myI2cData[1] = 0x79;
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008ba0:	6831      	ldr	r1, [r6, #0]
	myI2cData[0] = 0x03;
 8008ba2:	f647 1c03 	movw	ip, #30979	; 0x7903
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008ba6:	883b      	ldrh	r3, [r7, #0]
 8008ba8:	4622      	mov	r2, r4
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008baa:	f888 0000 	strb.w	r0, [r8]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bae:	4628      	mov	r0, r5
 8008bb0:	9100      	str	r1, [sp, #0]
 8008bb2:	2120      	movs	r1, #32
	myI2cData[0] = 0x03;
 8008bb4:	f8a4 c000 	strh.w	ip, [r4]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bb8:	f7f9 fa96 	bl	80020e8 <HAL_I2C_Master_Transmit>

	//HAL_Delay(1); // might not be necessary

	myI2cData[0] = 0x04;
	myI2cData[1] = 0x01;
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bbc:	6832      	ldr	r2, [r6, #0]
	myI2cData[0] = 0x04;
 8008bbe:	f44f 7c82 	mov.w	ip, #260	; 0x104
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bc2:	883b      	ldrh	r3, [r7, #0]
 8008bc4:	2120      	movs	r1, #32
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bc6:	f888 0000 	strb.w	r0, [r8]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bca:	4628      	mov	r0, r5
 8008bcc:	9200      	str	r2, [sp, #0]
 8008bce:	4622      	mov	r2, r4
	myI2cData[0] = 0x04;
 8008bd0:	f8a4 c000 	strh.w	ip, [r4]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bd4:	f7f9 fa88 	bl	80020e8 <HAL_I2C_Master_Transmit>

	//HAL_Delay(1); // might not be necessary

	myI2cData[0] = 0x05;
	myI2cData[1] = 0x01;
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bd8:	6831      	ldr	r1, [r6, #0]
	myI2cData[0] = 0x05;
 8008bda:	f240 1c05 	movw	ip, #261	; 0x105
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bde:	883b      	ldrh	r3, [r7, #0]
 8008be0:	4622      	mov	r2, r4
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008be2:	f888 0000 	strb.w	r0, [r8]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008be6:	4628      	mov	r0, r5
 8008be8:	9100      	str	r1, [sp, #0]
 8008bea:	2120      	movs	r1, #32
	myI2cData[0] = 0x05;
 8008bec:	f8a4 c000 	strh.w	ip, [r4]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bf0:	f7f9 fa7a 	bl	80020e8 <HAL_I2C_Master_Transmit>

	//HAL_Delay(1); // might not be necessary

	myI2cData[0] = 0x06;
	myI2cData[1] = 0x10;
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bf4:	6832      	ldr	r2, [r6, #0]
	myI2cData[0] = 0x06;
 8008bf6:	f241 0c06 	movw	ip, #4102	; 0x1006
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bfa:	883b      	ldrh	r3, [r7, #0]
 8008bfc:	2120      	movs	r1, #32
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008bfe:	f888 0000 	strb.w	r0, [r8]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008c02:	4628      	mov	r0, r5
 8008c04:	9200      	str	r2, [sp, #0]
 8008c06:	4622      	mov	r2, r4
	myI2cData[0] = 0x06;
 8008c08:	f8a4 c000 	strh.w	ip, [r4]
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008c0c:	f7f9 fa6c 	bl	80020e8 <HAL_I2C_Master_Transmit>
	//HAL_Delay(1); // might not be necessary

	//turn off power down bit to start things cookin'
	myI2cData[0] = 0x07;
	myI2cData[1] = 0x02;
	HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008c10:	6831      	ldr	r1, [r6, #0]
 8008c12:	4622      	mov	r2, r4
 8008c14:	883b      	ldrh	r3, [r7, #0]
	myI2cData[0] = 0x07;
 8008c16:	f240 2707 	movw	r7, #519	; 0x207
	testVal = HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008c1a:	f888 0000 	strb.w	r0, [r8]
	HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008c1e:	4628      	mov	r0, r5
 8008c20:	9100      	str	r1, [sp, #0]
 8008c22:	2120      	movs	r1, #32
	myI2cData[0] = 0x07;
 8008c24:	8027      	strh	r7, [r4, #0]
	HAL_I2C_Master_Transmit(hi2c, CODEC_I2C_ADDRESS, myI2cData, i2cDataSize, I2Ctimeout);
 8008c26:	f7f9 fa5f 	bl	80020e8 <HAL_I2C_Master_Transmit>


	//HAL_Delay(1); // might not be necessary
	codecReady = 1;
 8008c2a:	4b07      	ldr	r3, [pc, #28]	; (8008c48 <AudioCodec_init+0x11c>)
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	601a      	str	r2, [r3, #0]

}
 8008c30:	b002      	add	sp, #8
 8008c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c36:	bf00      	nop
 8008c38:	20000060 	.word	0x20000060
 8008c3c:	58020800 	.word	0x58020800
 8008c40:	20000104 	.word	0x20000104
 8008c44:	20000064 	.word	0x20000064
 8008c48:	20000100 	.word	0x20000100
 8008c4c:	20014560 	.word	0x20014560

08008c50 <MX_DMA_Init>:
  */
void MX_DMA_Init(void) 
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8008c50:	4b1e      	ldr	r3, [pc, #120]	; (8008ccc <MX_DMA_Init+0x7c>)
  __HAL_RCC_DMA2_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 4, 0);
 8008c52:	2200      	movs	r2, #0
 8008c54:	2104      	movs	r1, #4
 8008c56:	200c      	movs	r0, #12
{
 8008c58:	b510      	push	{r4, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8008c5a:	f8d3 40d8 	ldr.w	r4, [r3, #216]	; 0xd8
{
 8008c5e:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 8008c60:	f044 0401 	orr.w	r4, r4, #1
 8008c64:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
 8008c68:	f8d3 40d8 	ldr.w	r4, [r3, #216]	; 0xd8
 8008c6c:	f004 0401 	and.w	r4, r4, #1
 8008c70:	9400      	str	r4, [sp, #0]
 8008c72:	9c00      	ldr	r4, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8008c74:	f8d3 40d8 	ldr.w	r4, [r3, #216]	; 0xd8
 8008c78:	f044 0402 	orr.w	r4, r4, #2
 8008c7c:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
 8008c80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8008c84:	f003 0302 	and.w	r3, r3, #2
 8008c88:	9301      	str	r3, [sp, #4]
 8008c8a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 4, 0);
 8008c8c:	f7f7 fbc4 	bl	8000418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8008c90:	200c      	movs	r0, #12
 8008c92:	f7f7 fbf7 	bl	8000484 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8008c96:	2200      	movs	r2, #0
 8008c98:	2105      	movs	r1, #5
 8008c9a:	200d      	movs	r0, #13
 8008c9c:	f7f7 fbbc 	bl	8000418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8008ca0:	200d      	movs	r0, #13
 8008ca2:	f7f7 fbef 	bl	8000484 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 6, 0);
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	2106      	movs	r1, #6
 8008caa:	200e      	movs	r0, #14
 8008cac:	f7f7 fbb4 	bl	8000418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8008cb0:	200e      	movs	r0, #14
 8008cb2:	f7f7 fbe7 	bl	8000484 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	2101      	movs	r1, #1
 8008cba:	2038      	movs	r0, #56	; 0x38
 8008cbc:	f7f7 fbac 	bl	8000418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8008cc0:	2038      	movs	r0, #56	; 0x38

}
 8008cc2:	b002      	add	sp, #8
 8008cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8008cc8:	f7f7 bbdc 	b.w	8000484 <HAL_NVIC_EnableIRQ>
 8008ccc:	58024400 	.word	0x58024400

08008cd0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8008cd0:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008cd2:	4903      	ldr	r1, [pc, #12]	; (8008ce0 <MX_FATFS_Init+0x10>)
 8008cd4:	4803      	ldr	r0, [pc, #12]	; (8008ce4 <MX_FATFS_Init+0x14>)
 8008cd6:	f7ff fb6b 	bl	80083b0 <FATFS_LinkDriver>
 8008cda:	4b03      	ldr	r3, [pc, #12]	; (8008ce8 <MX_FATFS_Init+0x18>)
 8008cdc:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8008cde:	bd08      	pop	{r3, pc}
 8008ce0:	20014568 	.word	0x20014568
 8008ce4:	08094080 	.word	0x08094080
 8008ce8:	20014564 	.word	0x20014564

08008cec <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8008cec:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8008cee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008cf2:	4803      	ldr	r0, [pc, #12]	; (8008d00 <BSP_PlatformIsDetected+0x14>)
 8008cf4:	f7f9 f8d6 	bl	8001ea4 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
}  
 8008cf8:	fab0 f080 	clz	r0, r0
 8008cfc:	0940      	lsrs	r0, r0, #5
 8008cfe:	bd08      	pop	{r3, pc}
 8008d00:	58020800 	.word	0x58020800

08008d04 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8008d04:	b570      	push	{r4, r5, r6, lr}
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8008d06:	4b18      	ldr	r3, [pc, #96]	; (8008d68 <MX_FMC_Init+0x64>)
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8008d08:	2001      	movs	r0, #1
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8008d0a:	4d18      	ldr	r5, [pc, #96]	; (8008d6c <MX_FMC_Init+0x68>)
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8008d0c:	2108      	movs	r1, #8
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8008d0e:	2410      	movs	r4, #16
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8008d10:	2240      	movs	r2, #64	; 0x40
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8008d12:	601d      	str	r5, [r3, #0]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8008d14:	f44f 7580 	mov.w	r5, #256	; 0x100
{
 8008d18:	b088      	sub	sp, #32
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
  SdramTiming.ExitSelfRefreshDelay = 6;
  SdramTiming.SelfRefreshTime = 4;
 8008d1a:	2604      	movs	r6, #4
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8008d1c:	6098      	str	r0, [r3, #8]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_3;
 8008d1e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8008d22:	60d9      	str	r1, [r3, #12]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8008d24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8008d28:	611c      	str	r4, [r3, #16]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8008d2a:	2400      	movs	r4, #0
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8008d2c:	615a      	str	r2, [r3, #20]
  SdramTiming.LoadToActiveDelay = 2;
 8008d2e:	2202      	movs	r2, #2
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8008d30:	619d      	str	r5, [r3, #24]
  SdramTiming.ExitSelfRefreshDelay = 6;
 8008d32:	2506      	movs	r5, #6
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_3;
 8008d34:	6218      	str	r0, [r3, #32]
  SdramTiming.RowCycleDelay = 6;
  SdramTiming.WriteRecoveryTime = 2;
  SdramTiming.RPDelay = 2;
  SdramTiming.RCDDelay = 2;

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8008d36:	4618      	mov	r0, r3
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8008d38:	6259      	str	r1, [r3, #36]	; 0x24
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8008d3a:	eb0d 0106 	add.w	r1, sp, r6
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8008d3e:	605c      	str	r4, [r3, #4]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8008d40:	61dc      	str	r4, [r3, #28]
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8008d42:	629c      	str	r4, [r3, #40]	; 0x28
  SdramTiming.LoadToActiveDelay = 2;
 8008d44:	9201      	str	r2, [sp, #4]
  SdramTiming.RCDDelay = 2;
 8008d46:	9207      	str	r2, [sp, #28]
  SdramTiming.ExitSelfRefreshDelay = 6;
 8008d48:	9502      	str	r5, [sp, #8]
  SdramTiming.RPDelay = 2;
 8008d4a:	e9cd 2205 	strd	r2, r2, [sp, #20]
  SdramTiming.SelfRefreshTime = 4;
 8008d4e:	e9cd 6503 	strd	r6, r5, [sp, #12]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8008d52:	f7fc fcd1 	bl	80056f8 <HAL_SDRAM_Init>
 8008d56:	b108      	cbz	r0, 8008d5c <MX_FMC_Init+0x58>
  {
    Error_Handler( );
 8008d58:	f000 fb8c 	bl	8009474 <Error_Handler>
  }

  HAL_SetFMCMemorySwappingConfig(FMC_SWAPBMAP_SDRAM_SRAM);
 8008d5c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8008d60:	f7f7 fb3c 	bl	80003dc <HAL_SetFMCMemorySwappingConfig>

}
 8008d64:	b008      	add	sp, #32
 8008d66:	bd70      	pop	{r4, r5, r6, pc}
 8008d68:	200149d0 	.word	0x200149d0
 8008d6c:	52004140 	.word	0x52004140

08008d70 <HAL_SDRAM_MspInit>:
static void HAL_FMC_MspInit(void){
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if (FMC_Initialized) {
 8008d70:	4a2a      	ldr	r2, [pc, #168]	; (8008e1c <HAL_SDRAM_MspInit+0xac>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d72:	2300      	movs	r3, #0
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8008d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d76:	b087      	sub	sp, #28
  if (FMC_Initialized) {
 8008d78:	6814      	ldr	r4, [r2, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d7a:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8008d7e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8008d82:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 8008d84:	b10c      	cbz	r4, 8008d8a <HAL_SDRAM_MspInit+0x1a>
  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8008d86:	b007      	add	sp, #28
 8008d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_RCC_FMC_CLK_ENABLE();
 8008d8a:	4b25      	ldr	r3, [pc, #148]	; (8008e20 <HAL_SDRAM_MspInit+0xb0>)
  FMC_Initialized = 1;
 8008d8c:	2101      	movs	r1, #1
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8008d8e:	f64f 003f 	movw	r0, #63551	; 0xf83f
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d92:	2702      	movs	r7, #2
  FMC_Initialized = 1;
 8008d94:	6011      	str	r1, [r2, #0]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008d96:	2603      	movs	r6, #3
  __HAL_RCC_FMC_CLK_ENABLE();
 8008d98:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008d9c:	250c      	movs	r5, #12
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008d9e:	a901      	add	r1, sp, #4
  __HAL_RCC_FMC_CLK_ENABLE();
 8008da0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008da4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8008da8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8008dac:	9001      	str	r0, [sp, #4]
  __HAL_RCC_FMC_CLK_ENABLE();
 8008dae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008db2:	481c      	ldr	r0, [pc, #112]	; (8008e24 <HAL_SDRAM_MspInit+0xb4>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008db4:	9702      	str	r7, [sp, #8]
  __HAL_RCC_FMC_CLK_ENABLE();
 8008db6:	9300      	str	r3, [sp, #0]
 8008db8:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008dba:	e9cd 6504 	strd	r6, r5, [sp, #16]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008dbe:	f7f8 ff4d 	bl	8001c5c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 8008dc2:	2319      	movs	r3, #25
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008dc4:	a901      	add	r1, sp, #4
 8008dc6:	4818      	ldr	r0, [pc, #96]	; (8008e28 <HAL_SDRAM_MspInit+0xb8>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4;
 8008dc8:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008dca:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008dcc:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008dce:	e9cd 6504 	strd	r6, r5, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008dd2:	f7f8 ff43 	bl	8001c5c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4 
 8008dd6:	f248 1337 	movw	r3, #33079	; 0x8137
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008dda:	a901      	add	r1, sp, #4
 8008ddc:	4813      	ldr	r0, [pc, #76]	; (8008e2c <HAL_SDRAM_MspInit+0xbc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4 
 8008dde:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008de0:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008de2:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008de4:	e9cd 6504 	strd	r6, r5, [sp, #16]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008de8:	f7f8 ff38 	bl	8001c5c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8008dec:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008df0:	a901      	add	r1, sp, #4
 8008df2:	480f      	ldr	r0, [pc, #60]	; (8008e30 <HAL_SDRAM_MspInit+0xc0>)
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8008df4:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008df6:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008df8:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008dfa:	e9cd 6504 	strd	r6, r5, [sp, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008dfe:	f7f8 ff2d 	bl	8001c5c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8008e02:	f24c 7303 	movw	r3, #50947	; 0xc703
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008e06:	a901      	add	r1, sp, #4
 8008e08:	480a      	ldr	r0, [pc, #40]	; (8008e34 <HAL_SDRAM_MspInit+0xc4>)
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e0a:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e0c:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8008e0e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8008e10:	e9cd 6504 	strd	r6, r5, [sp, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008e14:	f7f8 ff22 	bl	8001c5c <HAL_GPIO_Init>
}
 8008e18:	b007      	add	sp, #28
 8008e1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e1c:	20000108 	.word	0x20000108
 8008e20:	58024400 	.word	0x58024400
 8008e24:	58021400 	.word	0x58021400
 8008e28:	58020800 	.word	0x58020800
 8008e2c:	58021800 	.word	0x58021800
 8008e30:	58021000 	.word	0x58021000
 8008e34:	58020c00 	.word	0x58020c00

08008e38 <MX_GPIO_Init>:
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
     PB3 (JTDO/TRACESWO)   ------> DEBUG_JTDO-SWO
*/
void MX_GPIO_Init(void)
{
 8008e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008e3c:	4b7e      	ldr	r3, [pc, #504]	; (8009038 <MX_GPIO_Init+0x200>)
{
 8008e3e:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e40:	2400      	movs	r4, #0
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008e42:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8008e44:	4f7d      	ldr	r7, [pc, #500]	; (800903c <MX_GPIO_Init+0x204>)
 8008e46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e4a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8008e4c:	4622      	mov	r2, r4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e4e:	9409      	str	r4, [sp, #36]	; 0x24

  /*Configure GPIO pins : PC15 PC1 PC2 PC5 
                           PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_5 
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008e50:	2503      	movs	r5, #3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e52:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, GPIO_PIN_RESET);
 8008e54:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 8009048 <MX_GPIO_Init+0x210>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 8008e58:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 800904c <MX_GPIO_Init+0x214>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8008e5c:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8009050 <MX_GPIO_Init+0x218>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e60:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008e64:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8008e68:	f040 0c10 	orr.w	ip, r0, #16
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8008e6c:	4638      	mov	r0, r7
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008e6e:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 8008e72:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008e76:	f00c 0c10 	and.w	ip, ip, #16
 8008e7a:	f8cd c004 	str.w	ip, [sp, #4]
 8008e7e:	f8dd c004 	ldr.w	ip, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008e82:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008e86:	f04c 0c04 	orr.w	ip, ip, #4
 8008e8a:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 8008e8e:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008e92:	f00c 0c04 	and.w	ip, ip, #4
 8008e96:	f8cd c008 	str.w	ip, [sp, #8]
 8008e9a:	f8dd c008 	ldr.w	ip, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008e9e:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008ea2:	f04c 0c20 	orr.w	ip, ip, #32
 8008ea6:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 8008eaa:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008eae:	f00c 0c20 	and.w	ip, ip, #32
 8008eb2:	f8cd c00c 	str.w	ip, [sp, #12]
 8008eb6:	f8dd c00c 	ldr.w	ip, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008eba:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008ebe:	f04c 0c80 	orr.w	ip, ip, #128	; 0x80
 8008ec2:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 8008ec6:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008eca:	f00c 0c80 	and.w	ip, ip, #128	; 0x80
 8008ece:	f8cd c010 	str.w	ip, [sp, #16]
 8008ed2:	f8dd c010 	ldr.w	ip, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008ed6:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008eda:	ea4c 0c06 	orr.w	ip, ip, r6
 8008ede:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 8008ee2:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008ee6:	ea0c 0c06 	and.w	ip, ip, r6
 8008eea:	f8cd c014 	str.w	ip, [sp, #20]
 8008eee:	f8dd c014 	ldr.w	ip, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008ef2:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008ef6:	f04c 0c02 	orr.w	ip, ip, #2
 8008efa:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 8008efe:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008f02:	f00c 0c02 	and.w	ip, ip, #2
 8008f06:	f8cd c018 	str.w	ip, [sp, #24]
 8008f0a:	f8dd c018 	ldr.w	ip, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008f0e:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008f12:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
 8008f16:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 8008f1a:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008f1e:	f00c 0c40 	and.w	ip, ip, #64	; 0x40
 8008f22:	f8cd c01c 	str.w	ip, [sp, #28]
 8008f26:	f8dd c01c 	ldr.w	ip, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008f2a:	f8d3 c0e0 	ldr.w	ip, [r3, #224]	; 0xe0
 8008f2e:	f04c 0c08 	orr.w	ip, ip, #8
 8008f32:	f8c3 c0e0 	str.w	ip, [r3, #224]	; 0xe0
 8008f36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008f3a:	f003 0308 	and.w	r3, r3, #8
 8008f3e:	9308      	str	r3, [sp, #32]
 8008f40:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8008f42:	f7f8 ffb5 	bl	8001eb0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, GPIO_PIN_RESET);
 8008f46:	4622      	mov	r2, r4
 8008f48:	4650      	mov	r0, sl
 8008f4a:	2180      	movs	r1, #128	; 0x80
 8008f4c:	f7f8 ffb0 	bl	8001eb0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 8008f50:	4622      	mov	r2, r4
 8008f52:	4648      	mov	r0, r9
 8008f54:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 8008f58:	f7f8 ffaa 	bl	8001eb0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8008f5c:	4622      	mov	r2, r4
 8008f5e:	4640      	mov	r0, r8
 8008f60:	2110      	movs	r1, #16
 8008f62:	f7f8 ffa5 	bl	8001eb0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8008f66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8008f6a:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008f6c:	a909      	add	r1, sp, #36	; 0x24
 8008f6e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8008f70:	9209      	str	r2, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8008f72:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008f74:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008f76:	f7f8 fe71 	bl	8001c5c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8008f7a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008f7e:	a909      	add	r1, sp, #36	; 0x24
 8008f80:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008f82:	e9cd 3609 	strd	r3, r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f86:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008f8a:	f7f8 fe67 	bl	8001c5c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_5 
 8008f8e:	f248 03e6 	movw	r3, #32998	; 0x80e6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008f92:	4638      	mov	r0, r7
 8008f94:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f96:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008f98:	e9cd 3509 	strd	r3, r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008f9c:	f7f8 fe5e 	bl	8001c5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF8 PF9 
                           PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 8008fa0:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008fa4:	a909      	add	r1, sp, #36	; 0x24
 8008fa6:	4826      	ldr	r0, [pc, #152]	; (8009040 <MX_GPIO_Init+0x208>)
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 8008fa8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008faa:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008fae:	f7f8 fe55 	bl	8001c5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA5 PA6 PA7 
                           PA8 PA10 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8008fb2:	f249 53ff 	movw	r3, #38399	; 0x95ff
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008fb6:	a909      	add	r1, sp, #36	; 0x24
 8008fb8:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8008fba:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fbc:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008fc0:	f7f8 fe4c 	bl	8001c5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB14 
                           PB5 PB6 PB7 PB8 
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_14 
 8008fc4:	f244 33e7 	movw	r3, #17383	; 0x43e7
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008fc8:	a909      	add	r1, sp, #36	; 0x24
 8008fca:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_14 
 8008fcc:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fce:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008fd2:	f7f8 fe43 	bl	8001c5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD12 PD13 PD3 
                           PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3 
 8008fd6:	f643 0378 	movw	r3, #14456	; 0x3878
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008fda:	a909      	add	r1, sp, #36	; 0x24
 8008fdc:	4819      	ldr	r0, [pc, #100]	; (8009044 <MX_GPIO_Init+0x20c>)
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_3 
 8008fde:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fe0:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008fe4:	f7f8 fe3a 	bl	8001c5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 PG6 PG12 PG13 
                           PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_12|GPIO_PIN_13 
 8008fe8:	f247 0348 	movw	r3, #28744	; 0x7048
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008fec:	a909      	add	r1, sp, #36	; 0x24
 8008fee:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_12|GPIO_PIN_13 
 8008ff0:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ff2:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008ff6:	f7f8 fe31 	bl	8001c5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8008ffa:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008ffc:	4650      	mov	r0, sl
 8008ffe:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8009000:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009002:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009004:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009008:	f7f8 fe28 	bl	8001c5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800900c:	f44f 6320 	mov.w	r3, #2560	; 0xa00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009010:	4648      	mov	r0, r9
 8009012:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8009014:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009016:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009018:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800901c:	f7f8 fe1e 	bl	8001c5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8009020:	2310      	movs	r3, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009022:	a909      	add	r1, sp, #36	; 0x24
 8009024:	4640      	mov	r0, r8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009026:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8009028:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800902a:	e9cd 640a 	strd	r6, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800902e:	f7f8 fe15 	bl	8001c5c <HAL_GPIO_Init>

}
 8009032:	b00e      	add	sp, #56	; 0x38
 8009034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009038:	58024400 	.word	0x58024400
 800903c:	58020800 	.word	0x58020800
 8009040:	58021400 	.word	0x58021400
 8009044:	58020c00 	.word	0x58020c00
 8009048:	58021800 	.word	0x58021800
 800904c:	58020000 	.word	0x58020000
 8009050:	58020400 	.word	0x58020400

08009054 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8009054:	b538      	push	{r3, r4, r5, lr}

  hi2c2.Instance = I2C2;
 8009056:	4b13      	ldr	r3, [pc, #76]	; (80090a4 <MX_I2C2_Init+0x50>)
  hi2c2.Init.Timing = 0x00B03FDB;
  hi2c2.Init.OwnAddress1 = 0;
 8009058:	2200      	movs	r2, #0
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800905a:	2101      	movs	r1, #1
  hi2c2.Instance = I2C2;
 800905c:	4d12      	ldr	r5, [pc, #72]	; (80090a8 <MX_I2C2_Init+0x54>)
  hi2c2.Init.Timing = 0x00B03FDB;
 800905e:	4c13      	ldr	r4, [pc, #76]	; (80090ac <MX_I2C2_Init+0x58>)
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8009060:	4618      	mov	r0, r3
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009062:	621a      	str	r2, [r3, #32]
  hi2c2.Init.Timing = 0x00B03FDB;
 8009064:	e9c3 5400 	strd	r5, r4, [r3]
  hi2c2.Init.OwnAddress1 = 0;
 8009068:	e9c3 2102 	strd	r2, r1, [r3, #8]
  hi2c2.Init.OwnAddress2 = 0;
 800906c:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009070:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8009074:	f7f8 ffda 	bl	800202c <HAL_I2C_Init>
 8009078:	b988      	cbnz	r0, 800909e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800907a:	2100      	movs	r1, #0
 800907c:	4809      	ldr	r0, [pc, #36]	; (80090a4 <MX_I2C2_Init+0x50>)
 800907e:	f7f9 f901 	bl	8002284 <HAL_I2CEx_ConfigAnalogFilter>
 8009082:	b948      	cbnz	r0, 8009098 <MX_I2C2_Init+0x44>
  {
    Error_Handler();
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8009084:	2100      	movs	r1, #0
 8009086:	4807      	ldr	r0, [pc, #28]	; (80090a4 <MX_I2C2_Init+0x50>)
 8009088:	f7f9 f92a 	bl	80022e0 <HAL_I2CEx_ConfigDigitalFilter>
 800908c:	b900      	cbnz	r0, 8009090 <MX_I2C2_Init+0x3c>
  {
    Error_Handler();
  }

}
 800908e:	bd38      	pop	{r3, r4, r5, pc}
 8009090:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8009094:	f000 b9ee 	b.w	8009474 <Error_Handler>
    Error_Handler();
 8009098:	f000 f9ec 	bl	8009474 <Error_Handler>
 800909c:	e7f2      	b.n	8009084 <MX_I2C2_Init+0x30>
    Error_Handler();
 800909e:	f000 f9e9 	bl	8009474 <Error_Handler>
 80090a2:	e7ea      	b.n	800907a <MX_I2C2_Init+0x26>
 80090a4:	20014a04 	.word	0x20014a04
 80090a8:	40005800 	.word	0x40005800
 80090ac:	00b03fdb 	.word	0x00b03fdb

080090b0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80090b0:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C2)
 80090b2:	4a1a      	ldr	r2, [pc, #104]	; (800911c <HAL_I2C_MspInit+0x6c>)
{
 80090b4:	b088      	sub	sp, #32
  if(i2cHandle->Instance==I2C2)
 80090b6:	6801      	ldr	r1, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090b8:	2300      	movs	r3, #0
  if(i2cHandle->Instance==I2C2)
 80090ba:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80090bc:	9307      	str	r3, [sp, #28]
 80090be:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80090c2:	e9cd 3305 	strd	r3, r3, [sp, #20]
  if(i2cHandle->Instance==I2C2)
 80090c6:	d001      	beq.n	80090cc <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80090c8:	b008      	add	sp, #32
 80090ca:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80090cc:	4c14      	ldr	r4, [pc, #80]	; (8009120 <HAL_I2C_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80090ce:	2012      	movs	r0, #18
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80090d0:	2204      	movs	r2, #4
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80090d2:	f44f 6640 	mov.w	r6, #3072	; 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80090d6:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80090da:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090dc:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80090de:	f043 0302 	orr.w	r3, r3, #2
 80090e2:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80090e6:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80090ea:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80090ec:	f003 0302 	and.w	r3, r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090f0:	480c      	ldr	r0, [pc, #48]	; (8009124 <HAL_I2C_MspInit+0x74>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80090f2:	9603      	str	r6, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80090f4:	9301      	str	r3, [sp, #4]
 80090f6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80090f8:	e9cd 5206 	strd	r5, r2, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80090fc:	f7f8 fdae 	bl	8001c5c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8009100:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8009104:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009108:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
 800910c:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8009110:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009114:	9302      	str	r3, [sp, #8]
 8009116:	9b02      	ldr	r3, [sp, #8]
}
 8009118:	b008      	add	sp, #32
 800911a:	bd70      	pop	{r4, r5, r6, pc}
 800911c:	40005800 	.word	0x40005800
 8009120:	58024400 	.word	0x58024400
 8009124:	58020400 	.word	0x58020400

08009128 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009128:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800912c:	b0cd      	sub	sp, #308	; 0x134
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800912e:	224c      	movs	r2, #76	; 0x4c
 8009130:	2100      	movs	r1, #0
 8009132:	a80a      	add	r0, sp, #40	; 0x28
 8009134:	f000 fde7 	bl	8009d06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009138:	2220      	movs	r2, #32
 800913a:	2100      	movs	r1, #0
 800913c:	a802      	add	r0, sp, #8
 800913e:	f000 fde2 	bl	8009d06 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009142:	22bc      	movs	r2, #188	; 0xbc
 8009144:	2100      	movs	r1, #0
 8009146:	a81d      	add	r0, sp, #116	; 0x74
 8009148:	f000 fddd 	bl	8009d06 <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800914c:	2002      	movs	r0, #2
 800914e:	f7f9 f8f3 	bl	8002338 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8009152:	4b33      	ldr	r3, [pc, #204]	; (8009220 <SystemClock_Config+0xf8>)
 8009154:	2200      	movs	r2, #0
 8009156:	4933      	ldr	r1, [pc, #204]	; (8009224 <SystemClock_Config+0xfc>)
 8009158:	9201      	str	r2, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800915a:	461a      	mov	r2, r3
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800915c:	6998      	ldr	r0, [r3, #24]
 800915e:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8009162:	6198      	str	r0, [r3, #24]
 8009164:	699b      	ldr	r3, [r3, #24]
 8009166:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800916a:	9301      	str	r3, [sp, #4]
 800916c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800916e:	f043 0301 	orr.w	r3, r3, #1
 8009172:	62cb      	str	r3, [r1, #44]	; 0x2c
 8009174:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8009176:	f003 0301 	and.w	r3, r3, #1
 800917a:	9301      	str	r3, [sp, #4]
 800917c:	9b01      	ldr	r3, [sp, #4]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800917e:	6993      	ldr	r3, [r2, #24]
 8009180:	049b      	lsls	r3, r3, #18
 8009182:	d5fc      	bpl.n	800917e <SystemClock_Config+0x56>
  /** Macro to configure the PLL clock source 
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8009184:	4a28      	ldr	r2, [pc, #160]	; (8009228 <SystemClock_Config+0x100>)
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009186:	2502      	movs	r5, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8009188:	2021      	movs	r0, #33	; 0x21
  RCC_OscInitStruct.PLL.PLLN = 192;
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800918a:	2400      	movs	r4, #0
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800918c:	6a93      	ldr	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800918e:	f04f 0808 	mov.w	r8, #8
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8009192:	f44f 3780 	mov.w	r7, #65536	; 0x10000
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8009196:	2601      	movs	r6, #1
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8009198:	f023 0303 	bic.w	r3, r3, #3
  RCC_OscInitStruct.PLL.PLLM = 5;
 800919c:	f04f 0905 	mov.w	r9, #5
  RCC_OscInitStruct.PLL.PLLN = 192;
 80091a0:	21c0      	movs	r1, #192	; 0xc0
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80091a2:	432b      	orrs	r3, r5
 80091a4:	6293      	str	r3, [r2, #40]	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80091a6:	900a      	str	r0, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80091a8:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80091aa:	970b      	str	r7, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80091ac:	9610      	str	r6, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLR = 2;
 80091ae:	9519      	str	r5, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80091b0:	941c      	str	r4, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 192;
 80091b2:	e9cd 9115 	strd	r9, r1, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80091b6:	e9cd 5513 	strd	r5, r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80091ba:	e9cd 5517 	strd	r5, r5, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80091be:	e9cd 841a 	strd	r8, r4, [sp, #104]	; 0x68
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80091c2:	f7f9 f8df 	bl	8002384 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80091c6:	223f      	movs	r2, #63	; 0x3f
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80091c8:	2003      	movs	r0, #3
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80091ca:	2340      	movs	r3, #64	; 0x40
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80091cc:	9202      	str	r2, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80091ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80091d2:	4649      	mov	r1, r9
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80091d4:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80091d6:	eb0d 0008 	add.w	r0, sp, r8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80091da:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80091de:	e9cd 3306 	strd	r3, r3, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80091e2:	e9cd 4804 	strd	r4, r8, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80091e6:	f7f9 fc23 	bl	8002a30 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SPI1
 80091ea:	f8df c040 	ldr.w	ip, [pc, #64]	; 800922c <SystemClock_Config+0x104>
                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_SAI1
                              |RCC_PERIPHCLK_SDMMC|RCC_PERIPHCLK_I2C2
                              |RCC_PERIPHCLK_FMC;
  PeriphClkInitStruct.PLL2.PLL2M = 25;
 80091ee:	2119      	movs	r1, #25
  PeriphClkInitStruct.PLL2.PLL2N = 344;
 80091f0:	f44f 72ac 	mov.w	r2, #344	; 0x158
  PeriphClkInitStruct.PLL2.PLL2P = 7;
 80091f4:	2307      	movs	r3, #7
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
  PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80091f6:	a81d      	add	r0, sp, #116	; 0x74
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80091f8:	9425      	str	r4, [sp, #148]	; 0x94
  PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 80091fa:	942e      	str	r4, [sp, #184]	; 0xb8
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL2;
 80091fc:	9730      	str	r7, [sp, #192]	; 0xc0
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 80091fe:	9632      	str	r6, [sp, #200]	; 0xc8
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8009200:	9434      	str	r4, [sp, #208]	; 0xd0
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8009202:	e9cd 5521 	strd	r5, r5, [sp, #132]	; 0x84
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8009206:	e9cd 4423 	strd	r4, r4, [sp, #140]	; 0x8c
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800920a:	e9cd 443c 	strd	r4, r4, [sp, #240]	; 0xf0
  PeriphClkInitStruct.PLL2.PLL2M = 25;
 800920e:	e9cd c11d 	strd	ip, r1, [sp, #116]	; 0x74
  PeriphClkInitStruct.PLL2.PLL2P = 7;
 8009212:	e9cd 231f 	strd	r2, r3, [sp, #124]	; 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009216:	f7f9 fedb 	bl	8002fd0 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 800921a:	b04d      	add	sp, #308	; 0x134
 800921c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009220:	58024800 	.word	0x58024800
 8009224:	58000400 	.word	0x58000400
 8009228:	58024400 	.word	0x58024400
 800922c:	01031108 	.word	0x01031108

08009230 <SDRAM_Initialization_sequence>:
#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE     ((uint16_t)0x0200)

//#define SDRAM_REFRESH_COUNT                   	 ((uint32_t)956)// 7.9us in cycles of 8.333333ns + 20 cycles as recommended by datasheet page 866/3289 for STM32H743
#define SDRAM_REFRESH_COUNT                   	 ((uint32_t)0x0569)// 7.9us in cycles of 8.333333ns + 20 cycles as recommended by datasheet page 866/3289 for STM32H743
void SDRAM_Initialization_sequence(void)
{
 8009230:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
    Command.AutoRefreshNumber = 1;
    Command.ModeRegisterDefinition = 0;

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8009234:	4c2b      	ldr	r4, [pc, #172]	; (80092e4 <SDRAM_Initialization_sequence+0xb4>)
{
 8009236:	b087      	sub	sp, #28
    Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8009238:	2501      	movs	r5, #1
    __IO uint32_t tmpmrd = 0;
 800923a:	2600      	movs	r6, #0
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 800923c:	2710      	movs	r7, #16
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800923e:	a902      	add	r1, sp, #8
 8009240:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009244:	4620      	mov	r0, r4
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);

    /* Step 4: Configure the 1st Auto Refresh command */
    Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
    Command.AutoRefreshNumber = 8;
 8009246:	f04f 0808 	mov.w	r8, #8
    __IO uint32_t tmpmrd = 0;
 800924a:	9601      	str	r6, [sp, #4]
    Command.ModeRegisterDefinition = 0;
 800924c:	9605      	str	r6, [sp, #20]
    Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800924e:	f04f 0903 	mov.w	r9, #3
    Command.CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 8009252:	9502      	str	r5, [sp, #8]
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8009254:	e9cd 7503 	strd	r7, r5, [sp, #12]
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8009258:	f7fc fa76 	bl	8005748 <HAL_SDRAM_SendCommand>
    HAL_Delay(1);
 800925c:	4628      	mov	r0, r5
 800925e:	f7f7 f8a5 	bl	80003ac <HAL_Delay>
    Command.CommandMode = FMC_SDRAM_CMD_PALL;
 8009262:	2302      	movs	r3, #2
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8009264:	eb0d 0108 	add.w	r1, sp, r8
 8009268:	4620      	mov	r0, r4
 800926a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    Command.CommandMode = FMC_SDRAM_CMD_PALL;
 800926e:	9302      	str	r3, [sp, #8]
    Command.ModeRegisterDefinition = 0;
 8009270:	9605      	str	r6, [sp, #20]
    Command.AutoRefreshNumber = 1;
 8009272:	e9cd 7503 	strd	r7, r5, [sp, #12]
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8009276:	f7fc fa67 	bl	8005748 <HAL_SDRAM_SendCommand>
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_4 | SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL
 800927a:	f240 2222 	movw	r2, #546	; 0x222
    Command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 800927e:	2304      	movs	r3, #4
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8009280:	eb0d 0108 	add.w	r1, sp, r8
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_4 | SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL
 8009284:	9201      	str	r2, [sp, #4]
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8009286:	4620      	mov	r0, r4
    Command.ModeRegisterDefinition = tmpmrd;
 8009288:	f8dd c004 	ldr.w	ip, [sp, #4]
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800928c:	f64f 72ff 	movw	r2, #65535	; 0xffff
    Command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 8009290:	9302      	str	r3, [sp, #8]
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8009292:	9703      	str	r7, [sp, #12]
    Command.ModeRegisterDefinition = tmpmrd;
 8009294:	e9cd 5c04 	strd	r5, ip, [sp, #16]
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8009298:	f7fc fa56 	bl	8005748 <HAL_SDRAM_SendCommand>
    Command.ModeRegisterDefinition = 0;

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800929c:	eb0d 0108 	add.w	r1, sp, r8
 80092a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80092a4:	4620      	mov	r0, r4
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80092a6:	9703      	str	r7, [sp, #12]
    Command.ModeRegisterDefinition = 0;
 80092a8:	9605      	str	r6, [sp, #20]
    Command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80092aa:	f8cd 9008 	str.w	r9, [sp, #8]
    Command.AutoRefreshNumber = 8;
 80092ae:	f8cd 8010 	str.w	r8, [sp, #16]
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 80092b2:	f7fc fa49 	bl	8005748 <HAL_SDRAM_SendCommand>

    /* Step 2: Insert 100 us minimum delay */
    /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
    HAL_Delay(1);
 80092b6:	4628      	mov	r0, r5
 80092b8:	f7f7 f878 	bl	80003ac <HAL_Delay>
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
    Command.AutoRefreshNumber = 8;
    Command.ModeRegisterDefinition = 0;

    /* Send the command */
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 80092bc:	eb0d 0108 	add.w	r1, sp, r8
 80092c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80092c4:	4620      	mov	r0, r4
    Command.CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80092c6:	e9cd 9702 	strd	r9, r7, [sp, #8]
    Command.ModeRegisterDefinition = 0;
 80092ca:	e9cd 8604 	strd	r8, r6, [sp, #16]
    HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 80092ce:	f7fc fa3b 	bl	8005748 <HAL_SDRAM_SendCommand>

    /* Step 6: Set the refresh rate counter */
    /* Set the device refresh rate */
    HAL_SDRAM_ProgramRefreshRate(&hsdram1, SDRAM_REFRESH_COUNT);
 80092d2:	f240 5169 	movw	r1, #1385	; 0x569
 80092d6:	4620      	mov	r0, r4
 80092d8:	f7fc fa58 	bl	800578c <HAL_SDRAM_ProgramRefreshRate>
}
 80092dc:	b007      	add	sp, #28
 80092de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092e2:	bf00      	nop
 80092e4:	200149d0 	.word	0x200149d0

080092e8 <randomNumber>:

float randomNumber(void) {
 80092e8:	b500      	push	{lr}
 80092ea:	b083      	sub	sp, #12

	uint32_t rand;
	HAL_RNG_GenerateRandomNumber(&hrng, &rand);
 80092ec:	4807      	ldr	r0, [pc, #28]	; (800930c <randomNumber+0x24>)
 80092ee:	a901      	add	r1, sp, #4
 80092f0:	f7fa feee 	bl	80040d0 <HAL_RNG_GenerateRandomNumber>
	float num = (float)rand * INV_TWO_TO_32;
 80092f4:	eddd 7a01 	vldr	s15, [sp, #4]
 80092f8:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8009310 <randomNumber+0x28>
 80092fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
	return num;
}
 8009300:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009304:	b003      	add	sp, #12
 8009306:	f85d fb04 	ldr.w	pc, [sp], #4
 800930a:	bf00      	nop
 800930c:	20014a50 	.word	0x20014a50
 8009310:	2f80000d 	.word	0x2f80000d

08009314 <MPU_Conf>:


void MPU_Conf(void)
{
 8009314:	b510      	push	{r4, lr}
 8009316:	b084      	sub	sp, #16
  // So a buffer size for read/write of 4096 would take up 64k = 4096*8 * 2 (read and write).
  // I increased that to 256k so that there would be room for the ADC knob inputs and other peripherals that might require DMA access.
  // we have a total of 256k in SRAM1 (128k, 0x30000000-0x30020000) and SRAM2 (128k, 0x30020000-0x3004000) of D2 domain.
  // There is an SRAM3 in D2 domain as well (32k, 0x30040000-0x3004800) that is currently not mapped by the MPU (memory protection unit) controller.

  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8009318:	2400      	movs	r4, #0
	HAL_MPU_Disable();
 800931a:	f7f7 f8d9 	bl	80004d0 <HAL_MPU_Disable>
  MPU_InitStruct.BaseAddress = 0x30000000;
 800931e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8009322:	f240 1201 	movw	r2, #257	; 0x101
  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8009326:	4b0d      	ldr	r3, [pc, #52]	; (800935c <MPU_Conf+0x48>)


  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;


  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8009328:	4668      	mov	r0, sp
  MPU_InitStruct.BaseAddress = 0x30000000;
 800932a:	9101      	str	r1, [sp, #4]
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800932c:	f8ad 2000 	strh.w	r2, [sp]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8009330:	e9cd 3402 	strd	r3, r4, [sp, #8]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8009334:	f7f7 f8ee 	bl	8000514 <HAL_MPU_ConfigRegion>
  //now set up D3 domain RAM

  MPU_InitStruct.Enable = MPU_REGION_ENABLE;

  //D3 Domain�SRAM1
  MPU_InitStruct.BaseAddress = 0x38000000;
 8009338:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800933c:	f240 2201 	movw	r2, #513	; 0x201


  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8009340:	4b07      	ldr	r3, [pc, #28]	; (8009360 <MPU_Conf+0x4c>)


  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;


  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8009342:	4668      	mov	r0, sp
  MPU_InitStruct.BaseAddress = 0x38000000;
 8009344:	9101      	str	r1, [sp, #4]
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8009346:	f8ad 2000 	strh.w	r2, [sp]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 800934a:	9302      	str	r3, [sp, #8]
 800934c:	9403      	str	r4, [sp, #12]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800934e:	f7f7 f8e1 	bl	8000514 <HAL_MPU_ConfigRegion>
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
  */



  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8009352:	2004      	movs	r0, #4
 8009354:	f7f7 f8cc 	bl	80004f0 <HAL_MPU_Enable>
}
 8009358:	b004      	add	sp, #16
 800935a:	bd10      	pop	{r4, pc}
 800935c:	03010011 	.word	0x03010011
 8009360:	0301000f 	.word	0x0301000f

08009364 <main>:
{
 8009364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	  MPU_Conf();
 8009366:	f7ff ffd5 	bl	8009314 <MPU_Conf>
  __ASM volatile ("dsb 0xF":::"memory");
 800936a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800936e:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8009372:	4a37      	ldr	r2, [pc, #220]	; (8009450 <main+0xec>)
 8009374:	2100      	movs	r1, #0
 8009376:	f8c2 1250 	str.w	r1, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800937a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800937e:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8009382:	6953      	ldr	r3, [r2, #20]
 8009384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009388:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800938a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800938e:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8009392:	f8c2 1084 	str.w	r1, [r2, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8009396:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800939a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800939e:	f643 7ce0 	movw	ip, #16352	; 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80093a2:	f3c3 06c9 	ubfx	r6, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80093a6:	f3c3 334e 	ubfx	r3, r3, #13, #15
 80093aa:	07b7      	lsls	r7, r6, #30
 80093ac:	015c      	lsls	r4, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80093ae:	ea04 050c 	and.w	r5, r4, ip
 80093b2:	4638      	mov	r0, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80093b4:	4631      	mov	r1, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80093b6:	ea45 0300 	orr.w	r3, r5, r0
      } while (ways-- != 0U);
 80093ba:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80093bc:	f100 4040 	add.w	r0, r0, #3221225472	; 0xc0000000
 80093c0:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
      } while (ways-- != 0U);
 80093c4:	1c4b      	adds	r3, r1, #1
 80093c6:	d1f6      	bne.n	80093b6 <main+0x52>
 80093c8:	3c20      	subs	r4, #32
    } while(sets-- != 0U);
 80093ca:	f114 0f20 	cmn.w	r4, #32
 80093ce:	d1ee      	bne.n	80093ae <main+0x4a>
 80093d0:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80093d4:	6953      	ldr	r3, [r2, #20]
 80093d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80093da:	6153      	str	r3, [r2, #20]
 80093dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80093e0:	f3bf 8f6f 	isb	sy
  HAL_Init();
 80093e4:	f7f6 ff9e 	bl	8000324 <HAL_Init>
  SystemClock_Config();
 80093e8:	f7ff fe9e 	bl	8009128 <SystemClock_Config>
  MX_GPIO_Init();
 80093ec:	f7ff fd24 	bl	8008e38 <MX_GPIO_Init>
  MX_DMA_Init();
 80093f0:	f7ff fc2e 	bl	8008c50 <MX_DMA_Init>
  MX_FMC_Init();
 80093f4:	f7ff fc86 	bl	8008d04 <MX_FMC_Init>
  MX_SDMMC1_SD_Init();
 80093f8:	f000 f9d6 	bl	80097a8 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80093fc:	f7ff fc68 	bl	8008cd0 <MX_FATFS_Init>
  MX_SAI1_Init();
 8009400:	f000 f868 	bl	80094d4 <MX_SAI1_Init>
  MX_RNG_Init();
 8009404:	f000 f838 	bl	8009478 <MX_RNG_Init>
  MX_SPI2_Init();
 8009408:	f000 fa66 	bl	80098d8 <MX_SPI2_Init>
  MX_I2C2_Init();
 800940c:	f7ff fe22 	bl	8009054 <MX_I2C2_Init>
  MX_SPI1_Init();
 8009410:	f000 fa38 	bl	8009884 <MX_SPI1_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8009414:	2200      	movs	r2, #0
 8009416:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800941a:	480e      	ldr	r0, [pc, #56]	; (8009454 <main+0xf0>)
 800941c:	f7f8 fd48 	bl	8001eb0 <HAL_GPIO_WritePin>
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 8009420:	eef1 3a10 	vmrs	r3, fpscr
  tempFPURegisterVal |= (1<<24); // set the FTZ (flush-to-zero) bit in the FPU control register  // this makes checking for denormals not necessary as they are automatically set to zero by the hardware
 8009424:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 8009428:	eee1 3a10 	vmsr	fpscr, r3
  HAL_SPI_Receive_DMA(&hspi2, SPI_RX, 16);
 800942c:	2210      	movs	r2, #16
 800942e:	490a      	ldr	r1, [pc, #40]	; (8009458 <main+0xf4>)
 8009430:	480a      	ldr	r0, [pc, #40]	; (800945c <main+0xf8>)
 8009432:	f7fc fbe7 	bl	8005c04 <HAL_SPI_Receive_DMA>
  HAL_SPI_Receive_DMA(&hspi1, SPI_PLUCK_RX, 20);
 8009436:	2214      	movs	r2, #20
 8009438:	4909      	ldr	r1, [pc, #36]	; (8009460 <main+0xfc>)
 800943a:	480a      	ldr	r0, [pc, #40]	; (8009464 <main+0x100>)
 800943c:	f7fc fbe2 	bl	8005c04 <HAL_SPI_Receive_DMA>
  SDRAM_Initialization_sequence();
 8009440:	f7ff fef6 	bl	8009230 <SDRAM_Initialization_sequence>
  audioInit(&hi2c2, &hsai_BlockA1, &hsai_BlockB1);
 8009444:	4a08      	ldr	r2, [pc, #32]	; (8009468 <main+0x104>)
 8009446:	4909      	ldr	r1, [pc, #36]	; (800946c <main+0x108>)
 8009448:	4809      	ldr	r0, [pc, #36]	; (8009470 <main+0x10c>)
 800944a:	f7fe ffd7 	bl	80083fc <audioInit>
 800944e:	e7fe      	b.n	800944e <main+0xea>
 8009450:	e000ed00 	.word	0xe000ed00
 8009454:	58020800 	.word	0x58020800
 8009458:	30000400 	.word	0x30000400
 800945c:	20014d04 	.word	0x20014d04
 8009460:	30000420 	.word	0x30000420
 8009464:	20014e04 	.word	0x20014e04
 8009468:	20014a64 	.word	0x20014a64
 800946c:	20014bec 	.word	0x20014bec
 8009470:	20014a04 	.word	0x20014a04

08009474 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8009474:	4770      	bx	lr
 8009476:	bf00      	nop

08009478 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8009478:	b508      	push	{r3, lr}

  hrng.Instance = RNG;
 800947a:	4b07      	ldr	r3, [pc, #28]	; (8009498 <MX_RNG_Init+0x20>)
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800947c:	2100      	movs	r1, #0
  hrng.Instance = RNG;
 800947e:	4a07      	ldr	r2, [pc, #28]	; (800949c <MX_RNG_Init+0x24>)
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8009480:	4618      	mov	r0, r3
  hrng.Instance = RNG;
 8009482:	e9c3 2100 	strd	r2, r1, [r3]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8009486:	f7fa fde7 	bl	8004058 <HAL_RNG_Init>
 800948a:	b900      	cbnz	r0, 800948e <MX_RNG_Init+0x16>
  {
    Error_Handler();
  }

}
 800948c:	bd08      	pop	{r3, pc}
 800948e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8009492:	f7ff bfef 	b.w	8009474 <Error_Handler>
 8009496:	bf00      	nop
 8009498:	20014a50 	.word	0x20014a50
 800949c:	48021800 	.word	0x48021800

080094a0 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{

  if(rngHandle->Instance==RNG)
 80094a0:	6802      	ldr	r2, [r0, #0]
 80094a2:	4b0a      	ldr	r3, [pc, #40]	; (80094cc <HAL_RNG_MspInit+0x2c>)
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d000      	beq.n	80094aa <HAL_RNG_MspInit+0xa>
 80094a8:	4770      	bx	lr
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80094aa:	4b09      	ldr	r3, [pc, #36]	; (80094d0 <HAL_RNG_MspInit+0x30>)
{
 80094ac:	b082      	sub	sp, #8
    __HAL_RCC_RNG_CLK_ENABLE();
 80094ae:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 80094b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80094b6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 80094ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80094be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094c2:	9301      	str	r3, [sp, #4]
 80094c4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 80094c6:	b002      	add	sp, #8
 80094c8:	4770      	bx	lr
 80094ca:	bf00      	nop
 80094cc:	48021800 	.word	0x48021800
 80094d0:	58024400 	.word	0x58024400

080094d4 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 80094d4:	b570      	push	{r4, r5, r6, lr}

  hsai_BlockA1.Instance = SAI1_Block_A;
 80094d6:	481a      	ldr	r0, [pc, #104]	; (8009540 <MX_SAI1_Init+0x6c>)
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80094d8:	2500      	movs	r5, #0
  hsai_BlockA1.Instance = SAI1_Block_A;
 80094da:	4c1a      	ldr	r4, [pc, #104]	; (8009544 <MX_SAI1_Init+0x70>)
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80094dc:	2101      	movs	r1, #1
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 80094de:	f64b 3280 	movw	r2, #48000	; 0xbb80
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 80094e2:	2302      	movs	r3, #2
  hsai_BlockA1.Instance = SAI1_Block_A;
 80094e4:	6020      	str	r0, [r4, #0]
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 80094e6:	4620      	mov	r0, r4
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80094e8:	61e1      	str	r1, [r4, #28]
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 80094ea:	4629      	mov	r1, r5
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 80094ec:	6222      	str	r2, [r4, #32]
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 80094ee:	461a      	mov	r2, r3
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80094f0:	60e5      	str	r5, [r4, #12]
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80094f2:	6365      	str	r5, [r4, #52]	; 0x34
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80094f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80094f8:	e9c4 5505 	strd	r5, r5, [r4, #20]
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80094fc:	e9c4 550b 	strd	r5, r5, [r4, #44]	; 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8009500:	f7fa fe16 	bl	8004130 <HAL_SAI_InitProtocol>
 8009504:	b9c8      	cbnz	r0, 800953a <MX_SAI1_Init+0x66>
  {
    Error_Handler();
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 8009506:	4c10      	ldr	r4, [pc, #64]	; (8009548 <MX_SAI1_Init+0x74>)
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8009508:	2500      	movs	r5, #0
  hsai_BlockB1.Instance = SAI1_Block_B;
 800950a:	4910      	ldr	r1, [pc, #64]	; (800954c <MX_SAI1_Init+0x78>)
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 800950c:	2203      	movs	r2, #3
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 800950e:	2302      	movs	r3, #2
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8009510:	2601      	movs	r6, #1
  hsai_BlockB1.Instance = SAI1_Block_B;
 8009512:	6021      	str	r1, [r4, #0]
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8009514:	4620      	mov	r0, r4
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8009516:	6062      	str	r2, [r4, #4]
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 8009518:	4629      	mov	r1, r5
 800951a:	461a      	mov	r2, r3
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 800951c:	60a6      	str	r6, [r4, #8]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 800951e:	61e6      	str	r6, [r4, #28]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8009520:	6165      	str	r5, [r4, #20]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8009522:	60e5      	str	r5, [r4, #12]
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8009524:	6365      	str	r5, [r4, #52]	; 0x34
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8009526:	e9c4 550b 	strd	r5, r5, [r4, #44]	; 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB1, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_24BIT, 2) != HAL_OK)
 800952a:	f7fa fe01 	bl	8004130 <HAL_SAI_InitProtocol>
 800952e:	b900      	cbnz	r0, 8009532 <MX_SAI1_Init+0x5e>
  {
    Error_Handler();
  }

}
 8009530:	bd70      	pop	{r4, r5, r6, pc}
 8009532:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Error_Handler();
 8009536:	f7ff bf9d 	b.w	8009474 <Error_Handler>
    Error_Handler();
 800953a:	f7ff ff9b 	bl	8009474 <Error_Handler>
 800953e:	e7e2      	b.n	8009506 <MX_SAI1_Init+0x32>
 8009540:	40015804 	.word	0x40015804
 8009544:	20014bec 	.word	0x20014bec
 8009548:	20014a64 	.word	0x20014a64
 800954c:	40015824 	.word	0x40015824

08009550 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8009550:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8009552:	4a50      	ldr	r2, [pc, #320]	; (8009694 <HAL_SAI_MspInit+0x144>)
{
 8009554:	b089      	sub	sp, #36	; 0x24
    if(hsai->Instance==SAI1_Block_A)
 8009556:	6803      	ldr	r3, [r0, #0]
{
 8009558:	4605      	mov	r5, r0
    if(hsai->Instance==SAI1_Block_A)
 800955a:	4293      	cmp	r3, r2
 800955c:	d03f      	beq.n	80095de <HAL_SAI_MspInit+0x8e>
    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
    }
    if(hsai->Instance==SAI1_Block_B)
 800955e:	4a4e      	ldr	r2, [pc, #312]	; (8009698 <HAL_SAI_MspInit+0x148>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d001      	beq.n	8009568 <HAL_SAI_MspInit+0x18>
    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
    }
}
 8009564:	b009      	add	sp, #36	; 0x24
 8009566:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (SAI1_client == 0)
 8009568:	4b4c      	ldr	r3, [pc, #304]	; (800969c <HAL_SAI_MspInit+0x14c>)
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	2a00      	cmp	r2, #0
 800956e:	d06f      	beq.n	8009650 <HAL_SAI_MspInit+0x100>
    SAI1_client ++;
 8009570:	3201      	adds	r2, #1
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8009572:	2108      	movs	r1, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009574:	2002      	movs	r0, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009576:	2600      	movs	r6, #0
    SAI1_client ++;
 8009578:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800957a:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800957c:	2306      	movs	r3, #6
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800957e:	9103      	str	r1, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009580:	9004      	str	r0, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009582:	a903      	add	r1, sp, #12
 8009584:	4846      	ldr	r0, [pc, #280]	; (80096a0 <HAL_SAI_MspInit+0x150>)
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8009586:	f44f 4780 	mov.w	r7, #16384	; 0x4000
    hdma_sai1_b.Instance = DMA1_Stream2;
 800958a:	4c46      	ldr	r4, [pc, #280]	; (80096a4 <HAL_SAI_MspInit+0x154>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 800958c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800958e:	e9cd 6205 	strd	r6, r2, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009592:	f7f8 fb63 	bl	8001c5c <HAL_GPIO_Init>
    hdma_sai1_b.Instance = DMA1_Stream2;
 8009596:	4a44      	ldr	r2, [pc, #272]	; (80096a8 <HAL_SAI_MspInit+0x158>)
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8009598:	2358      	movs	r3, #88	; 0x58
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800959a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 800959e:	f44f 6c80 	mov.w	ip, #1024	; 0x400
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 80095a2:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_sai1_b.Instance = DMA1_Stream2;
 80095a6:	6022      	str	r2, [r4, #0]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80095a8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 80095ac:	6063      	str	r3, [r4, #4]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80095ae:	2304      	movs	r3, #4
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80095b0:	60a6      	str	r6, [r4, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80095b2:	60e6      	str	r6, [r4, #12]
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80095b4:	6326      	str	r6, [r4, #48]	; 0x30
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80095b6:	e9c4 c004 	strd	ip, r0, [r4, #16]
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 80095ba:	4620      	mov	r0, r4
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 80095bc:	e9c4 660a 	strd	r6, r6, [r4, #40]	; 0x28
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 80095c0:	e9c4 7106 	strd	r7, r1, [r4, #24]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80095c4:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 80095c8:	f7f7 f84a 	bl	8000660 <HAL_DMA_Init>
 80095cc:	2800      	cmp	r0, #0
 80095ce:	d15b      	bne.n	8009688 <HAL_SAI_MspInit+0x138>
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 80095d0:	f8c5 4084 	str.w	r4, [r5, #132]	; 0x84
 80095d4:	63a5      	str	r5, [r4, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 80095d6:	f8c5 4080 	str.w	r4, [r5, #128]	; 0x80
}
 80095da:	b009      	add	sp, #36	; 0x24
 80095dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (SAI1_client == 0)
 80095de:	4b2f      	ldr	r3, [pc, #188]	; (800969c <HAL_SAI_MspInit+0x14c>)
 80095e0:	681a      	ldr	r2, [r3, #0]
 80095e2:	2a00      	cmp	r2, #0
 80095e4:	d042      	beq.n	800966c <HAL_SAI_MspInit+0x11c>
    SAI1_client ++;
 80095e6:	3201      	adds	r2, #1
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80095e8:	2174      	movs	r1, #116	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095ea:	2002      	movs	r0, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80095ec:	2600      	movs	r6, #0
    SAI1_client ++;
 80095ee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80095f0:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80095f2:	2306      	movs	r3, #6
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80095f4:	9103      	str	r1, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80095f6:	9004      	str	r0, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80095f8:	a903      	add	r1, sp, #12
 80095fa:	4829      	ldr	r0, [pc, #164]	; (80096a0 <HAL_SAI_MspInit+0x150>)
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 80095fc:	f44f 6780 	mov.w	r7, #1024	; 0x400
    hdma_sai1_a.Instance = DMA1_Stream1;
 8009600:	4c2a      	ldr	r4, [pc, #168]	; (80096ac <HAL_SAI_MspInit+0x15c>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8009602:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009604:	e9cd 6205 	strd	r6, r2, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8009608:	f7f8 fb28 	bl	8001c5c <HAL_GPIO_Init>
    hdma_sai1_a.Instance = DMA1_Stream1;
 800960c:	4928      	ldr	r1, [pc, #160]	; (80096b0 <HAL_SAI_MspInit+0x160>)
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 800960e:	2257      	movs	r2, #87	; 0x57
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009610:	2340      	movs	r3, #64	; 0x40
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8009612:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8009616:	60e6      	str	r6, [r4, #12]
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8009618:	6326      	str	r6, [r4, #48]	; 0x30
    hdma_sai1_a.Instance = DMA1_Stream1;
 800961a:	6021      	str	r1, [r4, #0]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800961c:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8009620:	6062      	str	r2, [r4, #4]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009622:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009626:	60a3      	str	r3, [r4, #8]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8009628:	2304      	movs	r3, #4
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 800962a:	e9c4 660a 	strd	r6, r6, [r4, #40]	; 0x28
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800962e:	f44f 4680 	mov.w	r6, #16384	; 0x4000
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8009632:	e9c4 7004 	strd	r7, r0, [r4, #16]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8009636:	4620      	mov	r0, r4
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8009638:	e9c4 6106 	strd	r6, r1, [r4, #24]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800963c:	e9c4 2308 	strd	r2, r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8009640:	f7f7 f80e 	bl	8000660 <HAL_DMA_Init>
 8009644:	bb18      	cbnz	r0, 800968e <HAL_SAI_MspInit+0x13e>
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8009646:	63a5      	str	r5, [r4, #56]	; 0x38
 8009648:	682b      	ldr	r3, [r5, #0]
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 800964a:	e9c5 4420 	strd	r4, r4, [r5, #128]	; 0x80
 800964e:	e786      	b.n	800955e <HAL_SAI_MspInit+0xe>
       __HAL_RCC_SAI1_CLK_ENABLE();
 8009650:	4918      	ldr	r1, [pc, #96]	; (80096b4 <HAL_SAI_MspInit+0x164>)
 8009652:	f8d1 00f0 	ldr.w	r0, [r1, #240]	; 0xf0
 8009656:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
 800965a:	f8c1 00f0 	str.w	r0, [r1, #240]	; 0xf0
 800965e:	f8d1 10f0 	ldr.w	r1, [r1, #240]	; 0xf0
 8009662:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8009666:	9102      	str	r1, [sp, #8]
 8009668:	9902      	ldr	r1, [sp, #8]
 800966a:	e781      	b.n	8009570 <HAL_SAI_MspInit+0x20>
       __HAL_RCC_SAI1_CLK_ENABLE();
 800966c:	4911      	ldr	r1, [pc, #68]	; (80096b4 <HAL_SAI_MspInit+0x164>)
 800966e:	f8d1 00f0 	ldr.w	r0, [r1, #240]	; 0xf0
 8009672:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
 8009676:	f8c1 00f0 	str.w	r0, [r1, #240]	; 0xf0
 800967a:	f8d1 10f0 	ldr.w	r1, [r1, #240]	; 0xf0
 800967e:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8009682:	9101      	str	r1, [sp, #4]
 8009684:	9901      	ldr	r1, [sp, #4]
 8009686:	e7ae      	b.n	80095e6 <HAL_SAI_MspInit+0x96>
      Error_Handler();
 8009688:	f7ff fef4 	bl	8009474 <Error_Handler>
 800968c:	e7a0      	b.n	80095d0 <HAL_SAI_MspInit+0x80>
      Error_Handler();
 800968e:	f7ff fef1 	bl	8009474 <Error_Handler>
 8009692:	e7d8      	b.n	8009646 <HAL_SAI_MspInit+0xf6>
 8009694:	40015804 	.word	0x40015804
 8009698:	40015824 	.word	0x40015824
 800969c:	2000010c 	.word	0x2000010c
 80096a0:	58021000 	.word	0x58021000
 80096a4:	20014b74 	.word	0x20014b74
 80096a8:	40020040 	.word	0x40020040
 80096ac:	20014afc 	.word	0x20014afc
 80096b0:	40020028 	.word	0x40020028
 80096b4:	58024400 	.word	0x58024400

080096b8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80096b8:	b538      	push	{r3, r4, r5, lr}
Stat = STA_NOINIT;  
 80096ba:	4c0a      	ldr	r4, [pc, #40]	; (80096e4 <SD_initialize+0x2c>)
 80096bc:	2501      	movs	r5, #1
 80096be:	7025      	strb	r5, [r4, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80096c0:	f7ff fa1c 	bl	8008afc <BSP_SD_Init>
 80096c4:	b108      	cbz	r0, 80096ca <SD_initialize+0x12>

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80096c6:	7820      	ldrb	r0, [r4, #0]
}
 80096c8:	bd38      	pop	{r3, r4, r5, pc}
  Stat = STA_NOINIT;
 80096ca:	7025      	strb	r5, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 80096cc:	f7ff f9f6 	bl	8008abc <BSP_SD_GetCardState>
 80096d0:	b918      	cbnz	r0, 80096da <SD_initialize+0x22>
    Stat &= ~STA_NOINIT;
 80096d2:	7823      	ldrb	r3, [r4, #0]
 80096d4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80096d8:	7023      	strb	r3, [r4, #0]
  return Stat;
 80096da:	7823      	ldrb	r3, [r4, #0]
 80096dc:	b2db      	uxtb	r3, r3
    Stat = SD_CheckStatus(lun);
 80096de:	7023      	strb	r3, [r4, #0]
  return Stat;
 80096e0:	7820      	ldrb	r0, [r4, #0]
}
 80096e2:	bd38      	pop	{r3, r4, r5, pc}
 80096e4:	20000066 	.word	0x20000066

080096e8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80096e8:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 80096ea:	2301      	movs	r3, #1
 80096ec:	4c05      	ldr	r4, [pc, #20]	; (8009704 <SD_status+0x1c>)
 80096ee:	7023      	strb	r3, [r4, #0]
  if(BSP_SD_GetCardState() == MSD_OK)
 80096f0:	f7ff f9e4 	bl	8008abc <BSP_SD_GetCardState>
 80096f4:	b918      	cbnz	r0, 80096fe <SD_status+0x16>
    Stat &= ~STA_NOINIT;
 80096f6:	7823      	ldrb	r3, [r4, #0]
 80096f8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80096fc:	7023      	strb	r3, [r4, #0]
  return Stat;
 80096fe:	7820      	ldrb	r0, [r4, #0]
  return SD_CheckStatus(lun);
}
 8009700:	bd10      	pop	{r4, pc}
 8009702:	bf00      	nop
 8009704:	20000066 	.word	0x20000066

08009708 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009708:	b508      	push	{r3, lr}
 800970a:	4608      	mov	r0, r1
 800970c:	4611      	mov	r1, r2
 800970e:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8009710:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009714:	f7ff f9ae 	bl	8008a74 <BSP_SD_ReadBlocks>
 8009718:	b920      	cbnz	r0, 8009724 <SD_read+0x1c>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800971a:	f7ff f9cf 	bl	8008abc <BSP_SD_GetCardState>
 800971e:	2800      	cmp	r0, #0
 8009720:	d1fb      	bne.n	800971a <SD_read+0x12>
    }
    res = RES_OK;
  }

  return res;
}
 8009722:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8009724:	2001      	movs	r0, #1
}
 8009726:	bd08      	pop	{r3, pc}

08009728 <SD_ioctl>:
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009728:	4b16      	ldr	r3, [pc, #88]	; (8009784 <SD_ioctl+0x5c>)
 800972a:	781b      	ldrb	r3, [r3, #0]
 800972c:	07db      	lsls	r3, r3, #31
 800972e:	d408      	bmi.n	8009742 <SD_ioctl+0x1a>
{
 8009730:	b510      	push	{r4, lr}
 8009732:	4614      	mov	r4, r2
 8009734:	b08a      	sub	sp, #40	; 0x28

  switch (cmd)
 8009736:	2903      	cmp	r1, #3
 8009738:	d821      	bhi.n	800977e <SD_ioctl+0x56>
 800973a:	e8df f001 	tbb	[pc, r1]
 800973e:	0704      	.short	0x0704
 8009740:	170f      	.short	0x170f
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009742:	2003      	movs	r0, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 8009744:	4770      	bx	lr
    res = RES_OK;
 8009746:	2000      	movs	r0, #0
}
 8009748:	b00a      	add	sp, #40	; 0x28
 800974a:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800974c:	a801      	add	r0, sp, #4
 800974e:	f7ff f9bf 	bl	8008ad0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009752:	9b07      	ldr	r3, [sp, #28]
    res = RES_OK;
 8009754:	2000      	movs	r0, #0
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009756:	6023      	str	r3, [r4, #0]
}
 8009758:	b00a      	add	sp, #40	; 0x28
 800975a:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800975c:	a801      	add	r0, sp, #4
 800975e:	f7ff f9b7 	bl	8008ad0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8009762:	9b08      	ldr	r3, [sp, #32]
    res = RES_OK;
 8009764:	2000      	movs	r0, #0
    *(WORD*)buff = CardInfo.LogBlockSize;
 8009766:	8023      	strh	r3, [r4, #0]
}
 8009768:	b00a      	add	sp, #40	; 0x28
 800976a:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 800976c:	a801      	add	r0, sp, #4
 800976e:	f7ff f9af 	bl	8008ad0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8009772:	9b08      	ldr	r3, [sp, #32]
 8009774:	2000      	movs	r0, #0
 8009776:	0a5b      	lsrs	r3, r3, #9
 8009778:	6023      	str	r3, [r4, #0]
}
 800977a:	b00a      	add	sp, #40	; 0x28
 800977c:	bd10      	pop	{r4, pc}
    res = RES_PARERR;
 800977e:	2004      	movs	r0, #4
}
 8009780:	b00a      	add	sp, #40	; 0x28
 8009782:	bd10      	pop	{r4, pc}
 8009784:	20000066 	.word	0x20000066

08009788 <SD_write>:
{
 8009788:	b508      	push	{r3, lr}
 800978a:	4608      	mov	r0, r1
 800978c:	4611      	mov	r1, r2
 800978e:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8009790:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009794:	f7ff f980 	bl	8008a98 <BSP_SD_WriteBlocks>
 8009798:	b920      	cbnz	r0, 80097a4 <SD_write+0x1c>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800979a:	f7ff f98f 	bl	8008abc <BSP_SD_GetCardState>
 800979e:	2800      	cmp	r0, #0
 80097a0:	d1fb      	bne.n	800979a <SD_write+0x12>
}
 80097a2:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 80097a4:	2001      	movs	r0, #1
}
 80097a6:	bd08      	pop	{r3, pc}

080097a8 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 80097a8:	b430      	push	{r4, r5}

  hsd1.Instance = SDMMC1;
 80097aa:	4b08      	ldr	r3, [pc, #32]	; (80097cc <MX_SDMMC1_SD_Init+0x24>)
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80097ac:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  hsd1.Instance = SDMMC1;
 80097b0:	4d07      	ldr	r5, [pc, #28]	; (80097d0 <MX_SDMMC1_SD_Init+0x28>)
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80097b2:	2200      	movs	r2, #0
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
  hsd1.Init.ClockDiv = 16;
 80097b4:	2010      	movs	r0, #16
  hsd1.Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
 80097b6:	2101      	movs	r1, #1
  hsd1.Instance = SDMMC1;
 80097b8:	601d      	str	r5, [r3, #0]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80097ba:	60dc      	str	r4, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80097bc:	611a      	str	r2, [r3, #16]
  hsd1.Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
 80097be:	e9c3 0105 	strd	r0, r1, [r3, #20]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80097c2:	e9c3 2201 	strd	r2, r2, [r3, #4]

}
 80097c6:	bc30      	pop	{r4, r5}
 80097c8:	4770      	bx	lr
 80097ca:	bf00      	nop
 80097cc:	20014c84 	.word	0x20014c84
 80097d0:	52007000 	.word	0x52007000

080097d4 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80097d4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(sdHandle->Instance==SDMMC1)
 80097d6:	4a27      	ldr	r2, [pc, #156]	; (8009874 <HAL_SD_MspInit+0xa0>)
{
 80097d8:	b088      	sub	sp, #32
  if(sdHandle->Instance==SDMMC1)
 80097da:	6801      	ldr	r1, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80097dc:	2300      	movs	r3, #0
  if(sdHandle->Instance==SDMMC1)
 80097de:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80097e0:	9307      	str	r3, [sp, #28]
 80097e2:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80097e6:	e9cd 3305 	strd	r3, r3, [sp, #20]
  if(sdHandle->Instance==SDMMC1)
 80097ea:	d001      	beq.n	80097f0 <HAL_SD_MspInit+0x1c>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 80097ec:	b008      	add	sp, #32
 80097ee:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80097f0:	4b21      	ldr	r3, [pc, #132]	; (8009878 <HAL_SD_MspInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80097f2:	250c      	movs	r5, #12
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 80097f4:	f44f 50f8 	mov.w	r0, #7936	; 0x1f00
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80097f8:	2401      	movs	r4, #1
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80097fa:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80097fe:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009800:	eb0d 0105 	add.w	r1, sp, r5
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8009804:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8009808:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 800980c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8009810:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 8009814:	9200      	str	r2, [sp, #0]
 8009816:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009818:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800981c:	f042 0204 	orr.w	r2, r2, #4
 8009820:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8009824:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8009828:	f002 0204 	and.w	r2, r2, #4
 800982c:	9201      	str	r2, [sp, #4]
 800982e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009830:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8009834:	f042 0208 	orr.w	r2, r2, #8
 8009838:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800983c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8009840:	9003      	str	r0, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009842:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009846:	480d      	ldr	r0, [pc, #52]	; (800987c <HAL_SD_MspInit+0xa8>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009848:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800984a:	9302      	str	r3, [sp, #8]
 800984c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800984e:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8009850:	e9cd 4405 	strd	r4, r4, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009854:	f7f8 fa02 	bl	8001c5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8009858:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800985a:	eb0d 0105 	add.w	r1, sp, r5
 800985e:	4808      	ldr	r0, [pc, #32]	; (8009880 <HAL_SD_MspInit+0xac>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8009860:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009862:	e9cd 6404 	strd	r6, r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8009866:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800986a:	f7f8 f9f7 	bl	8001c5c <HAL_GPIO_Init>
}
 800986e:	b008      	add	sp, #32
 8009870:	bd70      	pop	{r4, r5, r6, pc}
 8009872:	bf00      	nop
 8009874:	52007000 	.word	0x52007000
 8009878:	58024400 	.word	0x58024400
 800987c:	58020800 	.word	0x58020800
 8009880:	58020c00 	.word	0x58020c00

08009884 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi2_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8009884:	b538      	push	{r3, r4, r5, lr}

  hspi1.Instance = SPI1;
 8009886:	4b12      	ldr	r3, [pc, #72]	; (80098d0 <MX_SPI1_Init+0x4c>)
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8009888:	2200      	movs	r2, #0
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800988a:	f44f 2480 	mov.w	r4, #262144	; 0x40000
  hspi1.Instance = SPI1;
 800988e:	4d11      	ldr	r5, [pc, #68]	; (80098d4 <MX_SPI1_Init+0x50>)
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009890:	2107      	movs	r1, #7
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009892:	4618      	mov	r0, r3
  hspi1.Instance = SPI1;
 8009894:	601d      	str	r5, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8009896:	605a      	str	r2, [r3, #4]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8009898:	619a      	str	r2, [r3, #24]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800989a:	e9c3 4102 	strd	r4, r1, [r3, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800989e:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80098a2:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi1.Init.CRCPolynomial = 0x0;
 80098a6:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80098aa:	e9c3 220d 	strd	r2, r2, [r3, #52]	; 0x34
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80098ae:	e9c3 220f 	strd	r2, r2, [r3, #60]	; 0x3c
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80098b2:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80098b6:	e9c3 2213 	strd	r2, r2, [r3, #76]	; 0x4c
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80098ba:	e9c3 2215 	strd	r2, r2, [r3, #84]	; 0x54
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80098be:	f7fb ffe3 	bl	8005888 <HAL_SPI_Init>
 80098c2:	b900      	cbnz	r0, 80098c6 <MX_SPI1_Init+0x42>
  {
    Error_Handler();
  }

}
 80098c4:	bd38      	pop	{r3, r4, r5, pc}
 80098c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 80098ca:	f7ff bdd3 	b.w	8009474 <Error_Handler>
 80098ce:	bf00      	nop
 80098d0:	20014e04 	.word	0x20014e04
 80098d4:	40013000 	.word	0x40013000

080098d8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80098d8:	b538      	push	{r3, r4, r5, lr}

  hspi2.Instance = SPI2;
 80098da:	4b12      	ldr	r3, [pc, #72]	; (8009924 <MX_SPI2_Init+0x4c>)
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80098dc:	2200      	movs	r2, #0
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80098de:	f44f 2480 	mov.w	r4, #262144	; 0x40000
  hspi2.Instance = SPI2;
 80098e2:	4d11      	ldr	r5, [pc, #68]	; (8009928 <MX_SPI2_Init+0x50>)
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80098e4:	2107      	movs	r1, #7
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80098e6:	4618      	mov	r0, r3
  hspi2.Instance = SPI2;
 80098e8:	601d      	str	r5, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80098ea:	605a      	str	r2, [r3, #4]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80098ec:	619a      	str	r2, [r3, #24]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80098ee:	e9c3 4102 	strd	r4, r1, [r3, #8]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80098f2:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80098f6:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi2.Init.CRCPolynomial = 0x0;
 80098fa:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80098fe:	e9c3 220d 	strd	r2, r2, [r3, #52]	; 0x34
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8009902:	e9c3 220f 	strd	r2, r2, [r3, #60]	; 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8009906:	e9c3 2211 	strd	r2, r2, [r3, #68]	; 0x44
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800990a:	e9c3 2213 	strd	r2, r2, [r3, #76]	; 0x4c
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800990e:	e9c3 2215 	strd	r2, r2, [r3, #84]	; 0x54
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8009912:	f7fb ffb9 	bl	8005888 <HAL_SPI_Init>
 8009916:	b900      	cbnz	r0, 800991a <MX_SPI2_Init+0x42>
  {
    Error_Handler();
  }

}
 8009918:	bd38      	pop	{r3, r4, r5, pc}
 800991a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 800991e:	f7ff bda9 	b.w	8009474 <Error_Handler>
 8009922:	bf00      	nop
 8009924:	20014d04 	.word	0x20014d04
 8009928:	40003800 	.word	0x40003800

0800992c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800992c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8009930:	4a77      	ldr	r2, [pc, #476]	; (8009b10 <HAL_SPI_MspInit+0x1e4>)
{
 8009932:	b08b      	sub	sp, #44	; 0x2c
  if(spiHandle->Instance==SPI1)
 8009934:	6803      	ldr	r3, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009936:	2400      	movs	r4, #0
{
 8009938:	4606      	mov	r6, r0
  if(spiHandle->Instance==SPI1)
 800993a:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800993c:	9409      	str	r4, [sp, #36]	; 0x24
 800993e:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8009942:	e9cd 4407 	strd	r4, r4, [sp, #28]
  if(spiHandle->Instance==SPI1)
 8009946:	d005      	beq.n	8009954 <HAL_SPI_MspInit+0x28>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI2)
 8009948:	4a72      	ldr	r2, [pc, #456]	; (8009b14 <HAL_SPI_MspInit+0x1e8>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d07c      	beq.n	8009a48 <HAL_SPI_MspInit+0x11c>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800994e:	b00b      	add	sp, #44	; 0x2c
 8009950:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8009954:	4b70      	ldr	r3, [pc, #448]	; (8009b18 <HAL_SPI_MspInit+0x1ec>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009956:	2702      	movs	r7, #2
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8009958:	f04f 0805 	mov.w	r8, #5
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800995c:	2580      	movs	r5, #128	; 0x80
    __HAL_RCC_SPI1_CLK_ENABLE();
 800995e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009962:	a905      	add	r1, sp, #20
 8009964:	486d      	ldr	r0, [pc, #436]	; (8009b1c <HAL_SPI_MspInit+0x1f0>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8009966:	f44f 6980 	mov.w	r9, #1024	; 0x400
    __HAL_RCC_SPI1_CLK_ENABLE();
 800996a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800996e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8009972:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8009976:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800997a:	9200      	str	r2, [sp, #0]
 800997c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800997e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8009982:	f042 0208 	orr.w	r2, r2, #8
 8009986:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800998a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800998e:	f002 0208 	and.w	r2, r2, #8
 8009992:	9201      	str	r2, [sp, #4]
 8009994:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8009996:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800999a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800999e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80099a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80099a6:	9505      	str	r5, [sp, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80099a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099ac:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80099ae:	9708      	str	r7, [sp, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80099b0:	9302      	str	r3, [sp, #8]
 80099b2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80099b4:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80099b8:	f7f8 f950 	bl	8001c5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80099bc:	f44f 7300 	mov.w	r3, #512	; 0x200
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80099c0:	a905      	add	r1, sp, #20
 80099c2:	4857      	ldr	r0, [pc, #348]	; (8009b20 <HAL_SPI_MspInit+0x1f4>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80099c4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099c6:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80099c8:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80099cc:	4d55      	ldr	r5, [pc, #340]	; (8009b24 <HAL_SPI_MspInit+0x1f8>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80099ce:	e9cd 4407 	strd	r4, r4, [sp, #28]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80099d2:	f7f8 f943 	bl	8001c5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80099d6:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80099d8:	a905      	add	r1, sp, #20
 80099da:	4851      	ldr	r0, [pc, #324]	; (8009b20 <HAL_SPI_MspInit+0x1f4>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80099dc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099de:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80099e0:	f8cd 9014 	str.w	r9, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80099e4:	e9cd 7808 	strd	r7, r8, [sp, #32]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80099e8:	f7f8 f938 	bl	8001c5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80099ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80099f0:	a905      	add	r1, sp, #20
 80099f2:	484b      	ldr	r0, [pc, #300]	; (8009b20 <HAL_SPI_MspInit+0x1f4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80099f4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80099f6:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80099fa:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099fc:	e9cd 4707 	strd	r4, r7, [sp, #28]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009a00:	f7f8 f92c 	bl	8001c5c <HAL_GPIO_Init>
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8009a04:	4948      	ldr	r1, [pc, #288]	; (8009b28 <HAL_SPI_MspInit+0x1fc>)
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8009a06:	2225      	movs	r2, #37	; 0x25
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009a08:	f44f 3340 	mov.w	r3, #196608	; 0x30000
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8009a0c:	4628      	mov	r0, r5
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009a0e:	f8c5 9010 	str.w	r9, [r5, #16]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8009a12:	61ec      	str	r4, [r5, #28]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8009a14:	626c      	str	r4, [r5, #36]	; 0x24
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8009a16:	622b      	str	r3, [r5, #32]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009a18:	e9c5 4402 	strd	r4, r4, [r5, #8]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009a1c:	e9c5 4405 	strd	r4, r4, [r5, #20]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8009a20:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8009a24:	f7f6 fe1c 	bl	8000660 <HAL_DMA_Init>
 8009a28:	b108      	cbz	r0, 8009a2e <HAL_SPI_MspInit+0x102>
      Error_Handler();
 8009a2a:	f7ff fd23 	bl	8009474 <Error_Handler>
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8009a2e:	2200      	movs	r2, #0
 8009a30:	2103      	movs	r1, #3
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8009a32:	67f5      	str	r5, [r6, #124]	; 0x7c
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8009a34:	2023      	movs	r0, #35	; 0x23
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8009a36:	63ae      	str	r6, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8009a38:	f7f6 fcee 	bl	8000418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8009a3c:	2023      	movs	r0, #35	; 0x23
 8009a3e:	f7f6 fd21 	bl	8000484 <HAL_NVIC_EnableIRQ>
}
 8009a42:	b00b      	add	sp, #44	; 0x2c
 8009a44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8009a48:	4b33      	ldr	r3, [pc, #204]	; (8009b18 <HAL_SPI_MspInit+0x1ec>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009a4a:	f04f 0802 	mov.w	r8, #2
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_15;
 8009a4e:	f44f 4110 	mov.w	r1, #36864	; 0x9000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009a52:	2003      	movs	r0, #3
    __HAL_RCC_SPI2_CLK_ENABLE();
 8009a54:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8009a58:	2705      	movs	r7, #5
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8009a5a:	4d34      	ldr	r5, [pc, #208]	; (8009b2c <HAL_SPI_MspInit+0x200>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8009a5c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009a60:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8009a64:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8009a68:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8009a6c:	9203      	str	r2, [sp, #12]
 8009a6e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009a70:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8009a74:	ea42 0208 	orr.w	r2, r2, r8
 8009a78:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8009a7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_15;
 8009a80:	9105      	str	r1, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009a82:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009a84:	ea03 0308 	and.w	r3, r3, r8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009a88:	9008      	str	r0, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009a8a:	4829      	ldr	r0, [pc, #164]	; (8009b30 <HAL_SPI_MspInit+0x204>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009a8c:	9304      	str	r3, [sp, #16]
 8009a8e:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8009a90:	9709      	str	r7, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009a92:	f8cd 8018 	str.w	r8, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009a96:	f7f8 f8e1 	bl	8001c5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8009a9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009a9e:	a905      	add	r1, sp, #20
 8009aa0:	4823      	ldr	r0, [pc, #140]	; (8009b30 <HAL_SPI_MspInit+0x204>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8009aa2:	9709      	str	r7, [sp, #36]	; 0x24
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8009aa4:	f44f 7780 	mov.w	r7, #256	; 0x100
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8009aa8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009aaa:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009aae:	e9cd 4407 	strd	r4, r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009ab2:	f7f8 f8d3 	bl	8001c5c <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8009ab6:	481f      	ldr	r0, [pc, #124]	; (8009b34 <HAL_SPI_MspInit+0x208>)
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8009ab8:	f04f 0e27 	mov.w	lr, #39	; 0x27
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009abc:	f44f 6c80 	mov.w	ip, #1024	; 0x400
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8009ac0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8009ac4:	2204      	movs	r2, #4
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8009ac6:	2301      	movs	r3, #1
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8009ac8:	6028      	str	r0, [r5, #0]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8009aca:	4628      	mov	r0, r5
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009acc:	616c      	str	r4, [r5, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009ace:	61ac      	str	r4, [r5, #24]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8009ad0:	f8c5 e004 	str.w	lr, [r5, #4]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009ad4:	f8c5 c010 	str.w	ip, [r5, #16]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009ad8:	e9c5 4402 	strd	r4, r4, [r5, #8]
    hdma_spi2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8009adc:	e9c5 440b 	strd	r4, r4, [r5, #44]	; 0x2c
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8009ae0:	e9c5 7107 	strd	r7, r1, [r5, #28]
    hdma_spi2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8009ae4:	e9c5 2309 	strd	r2, r3, [r5, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8009ae8:	f7f6 fdba 	bl	8000660 <HAL_DMA_Init>
 8009aec:	b960      	cbnz	r0, 8009b08 <HAL_SPI_MspInit+0x1dc>
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8009aee:	2200      	movs	r2, #0
 8009af0:	2102      	movs	r1, #2
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8009af2:	67f5      	str	r5, [r6, #124]	; 0x7c
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8009af4:	2024      	movs	r0, #36	; 0x24
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8009af6:	63ae      	str	r6, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8009af8:	f7f6 fc8e 	bl	8000418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8009afc:	2024      	movs	r0, #36	; 0x24
 8009afe:	f7f6 fcc1 	bl	8000484 <HAL_NVIC_EnableIRQ>
}
 8009b02:	b00b      	add	sp, #44	; 0x2c
 8009b04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      Error_Handler();
 8009b08:	f7ff fcb4 	bl	8009474 <Error_Handler>
 8009b0c:	e7ef      	b.n	8009aee <HAL_SPI_MspInit+0x1c2>
 8009b0e:	bf00      	nop
 8009b10:	40013000 	.word	0x40013000
 8009b14:	40003800 	.word	0x40003800
 8009b18:	58024400 	.word	0x58024400
 8009b1c:	58020c00 	.word	0x58020c00
 8009b20:	58021800 	.word	0x58021800
 8009b24:	20014e8c 	.word	0x20014e8c
 8009b28:	40020410 	.word	0x40020410
 8009b2c:	20014d8c 	.word	0x20014d8c
 8009b30:	58020400 	.word	0x58020400
 8009b34:	40020058 	.word	0x40020058

08009b38 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009b38:	4b07      	ldr	r3, [pc, #28]	; (8009b58 <HAL_MspInit+0x20>)
{
 8009b3a:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009b3c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8009b40:	f042 0202 	orr.w	r2, r2, #2
 8009b44:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8009b48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8009b4c:	f003 0302 	and.w	r3, r3, #2
 8009b50:	9301      	str	r3, [sp, #4]
 8009b52:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009b54:	b002      	add	sp, #8
 8009b56:	4770      	bx	lr
 8009b58:	58024400 	.word	0x58024400

08009b5c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8009b5c:	4770      	bx	lr
 8009b5e:	bf00      	nop

08009b60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009b60:	e7fe      	b.n	8009b60 <HardFault_Handler>
 8009b62:	bf00      	nop

08009b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009b64:	e7fe      	b.n	8009b64 <MemManage_Handler>
 8009b66:	bf00      	nop

08009b68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009b68:	e7fe      	b.n	8009b68 <BusFault_Handler>
 8009b6a:	bf00      	nop

08009b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009b6c:	e7fe      	b.n	8009b6c <UsageFault_Handler>
 8009b6e:	bf00      	nop

08009b70 <SVC_Handler>:
 8009b70:	4770      	bx	lr
 8009b72:	bf00      	nop

08009b74 <DebugMon_Handler>:
 8009b74:	4770      	bx	lr
 8009b76:	bf00      	nop

08009b78 <PendSV_Handler>:
 8009b78:	4770      	bx	lr
 8009b7a:	bf00      	nop

08009b7c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009b7c:	f7f6 bc04 	b.w	8000388 <HAL_IncTick>

08009b80 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8009b80:	4801      	ldr	r0, [pc, #4]	; (8009b88 <DMA1_Stream1_IRQHandler+0x8>)
 8009b82:	f7f7 bc4b 	b.w	800141c <HAL_DMA_IRQHandler>
 8009b86:	bf00      	nop
 8009b88:	20014afc 	.word	0x20014afc

08009b8c <DMA1_Stream2_IRQHandler>:
void DMA1_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8009b8c:	4801      	ldr	r0, [pc, #4]	; (8009b94 <DMA1_Stream2_IRQHandler+0x8>)
 8009b8e:	f7f7 bc45 	b.w	800141c <HAL_DMA_IRQHandler>
 8009b92:	bf00      	nop
 8009b94:	20014b74 	.word	0x20014b74

08009b98 <DMA1_Stream3_IRQHandler>:
void DMA1_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8009b98:	4801      	ldr	r0, [pc, #4]	; (8009ba0 <DMA1_Stream3_IRQHandler+0x8>)
 8009b9a:	f7f7 bc3f 	b.w	800141c <HAL_DMA_IRQHandler>
 8009b9e:	bf00      	nop
 8009ba0:	20014d8c 	.word	0x20014d8c

08009ba4 <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8009ba4:	4801      	ldr	r0, [pc, #4]	; (8009bac <SPI1_IRQHandler+0x8>)
 8009ba6:	f7fc b9b7 	b.w	8005f18 <HAL_SPI_IRQHandler>
 8009baa:	bf00      	nop
 8009bac:	20014e04 	.word	0x20014e04

08009bb0 <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8009bb0:	4801      	ldr	r0, [pc, #4]	; (8009bb8 <SPI2_IRQHandler+0x8>)
 8009bb2:	f7fc b9b1 	b.w	8005f18 <HAL_SPI_IRQHandler>
 8009bb6:	bf00      	nop
 8009bb8:	20014d04 	.word	0x20014d04

08009bbc <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8009bbc:	4801      	ldr	r0, [pc, #4]	; (8009bc4 <DMA2_Stream0_IRQHandler+0x8>)
 8009bbe:	f7f7 bc2d 	b.w	800141c <HAL_DMA_IRQHandler>
 8009bc2:	bf00      	nop
 8009bc4:	20014e8c 	.word	0x20014e8c

08009bc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8009bc8:	b430      	push	{r4, r5}
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8009bca:	4c19      	ldr	r4, [pc, #100]	; (8009c30 <SystemInit+0x68>)
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8009bcc:	2200      	movs	r2, #0
  RCC->CR |= RCC_CR_HSION;
 8009bce:	4b19      	ldr	r3, [pc, #100]	; (8009c34 <SystemInit+0x6c>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8009bd0:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8009bd4:	4818      	ldr	r0, [pc, #96]	; (8009c38 <SystemInit+0x70>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8009bd6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8009bda:	4d18      	ldr	r5, [pc, #96]	; (8009c3c <SystemInit+0x74>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8009bdc:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  RCC->CR |= RCC_CR_HSION;
 8009be0:	681c      	ldr	r4, [r3, #0]
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8009be2:	4917      	ldr	r1, [pc, #92]	; (8009c40 <SystemInit+0x78>)
  RCC->CR |= RCC_CR_HSION;
 8009be4:	f044 0401 	orr.w	r4, r4, #1
 8009be8:	601c      	str	r4, [r3, #0]
  RCC->CFGR = 0x00000000;
 8009bea:	611a      	str	r2, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8009bec:	681c      	ldr	r4, [r3, #0]
 8009bee:	4020      	ands	r0, r4
 8009bf0:	6018      	str	r0, [r3, #0]
  RCC->D1CFGR = 0x00000000;
 8009bf2:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8009bf4:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8009bf6:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x00000000;
 8009bf8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x00000000;
 8009bfa:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x00000000;
 8009bfc:	631a      	str	r2, [r3, #48]	; 0x30
  RCC->PLL1FRACR = 0x00000000;
 8009bfe:	635a      	str	r2, [r3, #52]	; 0x34
  RCC->PLL2DIVR = 0x00000000;
 8009c00:	639a      	str	r2, [r3, #56]	; 0x38
  RCC->PLL2FRACR = 0x00000000;
 8009c02:	63da      	str	r2, [r3, #60]	; 0x3c
  RCC->PLL3DIVR = 0x00000000;
 8009c04:	641a      	str	r2, [r3, #64]	; 0x40
  RCC->PLL3FRACR = 0x00000000;
 8009c06:	645a      	str	r2, [r3, #68]	; 0x44
  RCC->CR &= 0xFFFBFFFFU;
 8009c08:	6818      	ldr	r0, [r3, #0]
 8009c0a:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8009c0e:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 8009c10:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8009c12:	682b      	ldr	r3, [r5, #0]
 8009c14:	4019      	ands	r1, r3
 8009c16:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8009c1a:	d202      	bcs.n	8009c22 <SystemInit+0x5a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8009c1c:	4b09      	ldr	r3, [pc, #36]	; (8009c44 <SystemInit+0x7c>)
 8009c1e:	2201      	movs	r2, #1
 8009c20:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009c22:	4b03      	ldr	r3, [pc, #12]	; (8009c30 <SystemInit+0x68>)
 8009c24:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009c28:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8009c2a:	bc30      	pop	{r4, r5}
 8009c2c:	4770      	bx	lr
 8009c2e:	bf00      	nop
 8009c30:	e000ed00 	.word	0xe000ed00
 8009c34:	58024400 	.word	0x58024400
 8009c38:	eaf6ed7f 	.word	0xeaf6ed7f
 8009c3c:	5c001000 	.word	0x5c001000
 8009c40:	ffff0000 	.word	0xffff0000
 8009c44:	51008108 	.word	0x51008108

08009c48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8009c48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009c80 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009c4c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009c4e:	e003      	b.n	8009c58 <LoopCopyDataInit>

08009c50 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009c50:	4b0c      	ldr	r3, [pc, #48]	; (8009c84 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009c52:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009c54:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009c56:	3104      	adds	r1, #4

08009c58 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009c58:	480b      	ldr	r0, [pc, #44]	; (8009c88 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8009c5a:	4b0c      	ldr	r3, [pc, #48]	; (8009c8c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009c5c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009c5e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009c60:	d3f6      	bcc.n	8009c50 <CopyDataInit>
  ldr  r2, =_sbss
 8009c62:	4a0b      	ldr	r2, [pc, #44]	; (8009c90 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009c64:	e002      	b.n	8009c6c <LoopFillZerobss>

08009c66 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009c66:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009c68:	f842 3b04 	str.w	r3, [r2], #4

08009c6c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009c6c:	4b09      	ldr	r3, [pc, #36]	; (8009c94 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009c6e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009c70:	d3f9      	bcc.n	8009c66 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8009c72:	f7ff ffa9 	bl	8009bc8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009c76:	f000 f817 	bl	8009ca8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009c7a:	f7ff fb73 	bl	8009364 <main>
  bx  lr    
 8009c7e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8009c80:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8009c84:	080946f8 	.word	0x080946f8
  ldr  r0, =_sdata
 8009c88:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8009c8c:	200000d8 	.word	0x200000d8
  ldr  r2, =_sbss
 8009c90:	200000d8 	.word	0x200000d8
  ldr  r3, = _ebss
 8009c94:	20014f04 	.word	0x20014f04

08009c98 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009c98:	e7fe      	b.n	8009c98 <ADC3_IRQHandler>
	...

08009c9c <__errno>:
 8009c9c:	4b01      	ldr	r3, [pc, #4]	; (8009ca4 <__errno+0x8>)
 8009c9e:	6818      	ldr	r0, [r3, #0]
 8009ca0:	4770      	bx	lr
 8009ca2:	bf00      	nop
 8009ca4:	20000070 	.word	0x20000070

08009ca8 <__libc_init_array>:
 8009ca8:	b570      	push	{r4, r5, r6, lr}
 8009caa:	4e0d      	ldr	r6, [pc, #52]	; (8009ce0 <__libc_init_array+0x38>)
 8009cac:	4c0d      	ldr	r4, [pc, #52]	; (8009ce4 <__libc_init_array+0x3c>)
 8009cae:	1ba4      	subs	r4, r4, r6
 8009cb0:	10a4      	asrs	r4, r4, #2
 8009cb2:	2500      	movs	r5, #0
 8009cb4:	42a5      	cmp	r5, r4
 8009cb6:	d109      	bne.n	8009ccc <__libc_init_array+0x24>
 8009cb8:	4e0b      	ldr	r6, [pc, #44]	; (8009ce8 <__libc_init_array+0x40>)
 8009cba:	4c0c      	ldr	r4, [pc, #48]	; (8009cec <__libc_init_array+0x44>)
 8009cbc:	f001 f9cc 	bl	800b058 <_init>
 8009cc0:	1ba4      	subs	r4, r4, r6
 8009cc2:	10a4      	asrs	r4, r4, #2
 8009cc4:	2500      	movs	r5, #0
 8009cc6:	42a5      	cmp	r5, r4
 8009cc8:	d105      	bne.n	8009cd6 <__libc_init_array+0x2e>
 8009cca:	bd70      	pop	{r4, r5, r6, pc}
 8009ccc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009cd0:	4798      	blx	r3
 8009cd2:	3501      	adds	r5, #1
 8009cd4:	e7ee      	b.n	8009cb4 <__libc_init_array+0xc>
 8009cd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009cda:	4798      	blx	r3
 8009cdc:	3501      	adds	r5, #1
 8009cde:	e7f2      	b.n	8009cc6 <__libc_init_array+0x1e>
 8009ce0:	080946f0 	.word	0x080946f0
 8009ce4:	080946f0 	.word	0x080946f0
 8009ce8:	080946f0 	.word	0x080946f0
 8009cec:	080946f4 	.word	0x080946f4

08009cf0 <memcpy>:
 8009cf0:	b510      	push	{r4, lr}
 8009cf2:	1e43      	subs	r3, r0, #1
 8009cf4:	440a      	add	r2, r1
 8009cf6:	4291      	cmp	r1, r2
 8009cf8:	d100      	bne.n	8009cfc <memcpy+0xc>
 8009cfa:	bd10      	pop	{r4, pc}
 8009cfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d04:	e7f7      	b.n	8009cf6 <memcpy+0x6>

08009d06 <memset>:
 8009d06:	4402      	add	r2, r0
 8009d08:	4603      	mov	r3, r0
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d100      	bne.n	8009d10 <memset+0xa>
 8009d0e:	4770      	bx	lr
 8009d10:	f803 1b01 	strb.w	r1, [r3], #1
 8009d14:	e7f9      	b.n	8009d0a <memset+0x4>
	...

08009d18 <expf>:
 8009d18:	ee10 2a10 	vmov	r2, s0
 8009d1c:	f240 412a 	movw	r1, #1066	; 0x42a
 8009d20:	f3c2 530a 	ubfx	r3, r2, #20, #11
 8009d24:	428b      	cmp	r3, r1
 8009d26:	e92d 0830 	stmdb	sp!, {r4, r5, fp}
 8009d2a:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8009d2e:	d92e      	bls.n	8009d8e <expf+0x76>
 8009d30:	f512 0f00 	cmn.w	r2, #8388608	; 0x800000
 8009d34:	d061      	beq.n	8009dfa <expf+0xe2>
 8009d36:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 8009d3a:	d304      	bcc.n	8009d46 <expf+0x2e>
 8009d3c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009d40:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 8009d44:	4770      	bx	lr
 8009d46:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8009e00 <expf+0xe8>
 8009d4a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8009d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d52:	dd04      	ble.n	8009d5e <expf+0x46>
 8009d54:	2000      	movs	r0, #0
 8009d56:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 8009d5a:	f000 bf73 	b.w	800ac44 <__math_oflowf>
 8009d5e:	eddf 7a29 	vldr	s15, [pc, #164]	; 8009e04 <expf+0xec>
 8009d62:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8009d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d6a:	d504      	bpl.n	8009d76 <expf+0x5e>
 8009d6c:	2000      	movs	r0, #0
 8009d6e:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 8009d72:	f000 bf5b 	b.w	800ac2c <__math_uflowf>
 8009d76:	eddf 7a24 	vldr	s15, [pc, #144]	; 8009e08 <expf+0xf0>
 8009d7a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8009d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d82:	d504      	bpl.n	8009d8e <expf+0x76>
 8009d84:	2000      	movs	r0, #0
 8009d86:	e8bd 0830 	ldmia.w	sp!, {r4, r5, fp}
 8009d8a:	f000 bf55 	b.w	800ac38 <__math_may_uflowf>
 8009d8e:	491f      	ldr	r1, [pc, #124]	; (8009e0c <expf+0xf4>)
 8009d90:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8009d94:	ed91 5b4a 	vldr	d5, [r1, #296]	; 0x128
 8009d98:	ed91 7b48 	vldr	d7, [r1, #288]	; 0x120
 8009d9c:	eeb0 4b47 	vmov.f64	d4, d7
 8009da0:	eea5 4b06 	vfma.f64	d4, d5, d6
 8009da4:	ec55 4b14 	vmov	r4, r5, d4
 8009da8:	ee34 7b47 	vsub.f64	d7, d4, d7
 8009dac:	f004 021f 	and.w	r2, r4, #31
 8009db0:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8009db4:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8009db8:	ed91 6b50 	vldr	d6, [r1, #320]	; 0x140
 8009dbc:	e9d2 4500 	ldrd	r4, r5, [r2]
 8009dc0:	eea6 0b07 	vfma.f64	d0, d6, d7
 8009dc4:	ee14 0a10 	vmov	r0, s8
 8009dc8:	ed91 5b4c 	vldr	d5, [r1, #304]	; 0x130
 8009dcc:	ed91 6b4e 	vldr	d6, [r1, #312]	; 0x138
 8009dd0:	f04f 0b00 	mov.w	fp, #0
 8009dd4:	eb1b 0204 	adds.w	r2, fp, r4
 8009dd8:	ea4f 3cc0 	mov.w	ip, r0, lsl #15
 8009ddc:	eb4c 0305 	adc.w	r3, ip, r5
 8009de0:	eea5 6b07 	vfma.f64	d6, d5, d7
 8009de4:	ee27 7b07 	vmul.f64	d7, d7, d7
 8009de8:	eea6 0b07 	vfma.f64	d0, d6, d7
 8009dec:	ec43 2b17 	vmov	d7, r2, r3
 8009df0:	ee20 0b07 	vmul.f64	d0, d0, d7
 8009df4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009df8:	e7a2      	b.n	8009d40 <expf+0x28>
 8009dfa:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8009e10 <expf+0xf8>
 8009dfe:	e79f      	b.n	8009d40 <expf+0x28>
 8009e00:	42b17217 	.word	0x42b17217
 8009e04:	c2cff1b4 	.word	0xc2cff1b4
 8009e08:	c2ce8ecf 	.word	0xc2ce8ecf
 8009e0c:	080940a8 	.word	0x080940a8
 8009e10:	00000000 	.word	0x00000000

08009e14 <fabsf>:
 8009e14:	ee10 3a10 	vmov	r3, s0
 8009e18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e1c:	ee00 3a10 	vmov	s0, r3
 8009e20:	4770      	bx	lr

08009e22 <checkint>:
 8009e22:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8009e26:	2b7e      	cmp	r3, #126	; 0x7e
 8009e28:	dd10      	ble.n	8009e4c <checkint+0x2a>
 8009e2a:	2b96      	cmp	r3, #150	; 0x96
 8009e2c:	dc0c      	bgt.n	8009e48 <checkint+0x26>
 8009e2e:	2201      	movs	r2, #1
 8009e30:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8009e34:	fa02 f303 	lsl.w	r3, r2, r3
 8009e38:	1e5a      	subs	r2, r3, #1
 8009e3a:	4202      	tst	r2, r0
 8009e3c:	d106      	bne.n	8009e4c <checkint+0x2a>
 8009e3e:	4203      	tst	r3, r0
 8009e40:	bf0c      	ite	eq
 8009e42:	2002      	moveq	r0, #2
 8009e44:	2001      	movne	r0, #1
 8009e46:	4770      	bx	lr
 8009e48:	2002      	movs	r0, #2
 8009e4a:	4770      	bx	lr
 8009e4c:	2000      	movs	r0, #0
 8009e4e:	4770      	bx	lr

08009e50 <powf>:
 8009e50:	ee10 1a10 	vmov	r1, s0
 8009e54:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8009e58:	ee10 4a90 	vmov	r4, s1
 8009e5c:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 8009e60:	0062      	lsls	r2, r4, #1
 8009e62:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8009e66:	eef0 4a60 	vmov.f32	s9, s1
 8009e6a:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 8009e6e:	4b92      	ldr	r3, [pc, #584]	; (800a0b8 <powf+0x268>)
 8009e70:	d255      	bcs.n	8009f1e <powf+0xce>
 8009e72:	4298      	cmp	r0, r3
 8009e74:	d855      	bhi.n	8009f22 <powf+0xd2>
 8009e76:	2000      	movs	r0, #0
 8009e78:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 8009e7c:	4a8f      	ldr	r2, [pc, #572]	; (800a0bc <powf+0x26c>)
 8009e7e:	eebf 2b00 	vmov.f64	d2, #240	; 0xbf800000 -1.0
 8009e82:	f503 034d 	add.w	r3, r3, #13434880	; 0xcd0000
 8009e86:	f3c3 44c3 	ubfx	r4, r3, #19, #4
 8009e8a:	0ddb      	lsrs	r3, r3, #23
 8009e8c:	eb02 1404 	add.w	r4, r2, r4, lsl #4
 8009e90:	05db      	lsls	r3, r3, #23
 8009e92:	ed94 6b00 	vldr	d6, [r4]
 8009e96:	1ac9      	subs	r1, r1, r3
 8009e98:	ee07 1a90 	vmov	s15, r1
 8009e9c:	ed92 5b40 	vldr	d5, [r2, #256]	; 0x100
 8009ea0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8009ea4:	eea6 2b07 	vfma.f64	d2, d6, d7
 8009ea8:	ed92 7b42 	vldr	d7, [r2, #264]	; 0x108
 8009eac:	ee22 6b02 	vmul.f64	d6, d2, d2
 8009eb0:	eea2 7b05 	vfma.f64	d7, d2, d5
 8009eb4:	15db      	asrs	r3, r3, #23
 8009eb6:	ed94 5b02 	vldr	d5, [r4, #8]
 8009eba:	ee00 3a10 	vmov	s0, r3
 8009ebe:	eeb8 0bc0 	vcvt.f64.s32	d0, s0
 8009ec2:	ee30 0b05 	vadd.f64	d0, d0, d5
 8009ec6:	ed92 5b48 	vldr	d5, [r2, #288]	; 0x120
 8009eca:	ed92 3b44 	vldr	d3, [r2, #272]	; 0x110
 8009ece:	eea2 0b05 	vfma.f64	d0, d2, d5
 8009ed2:	ed92 5b46 	vldr	d5, [r2, #280]	; 0x118
 8009ed6:	eea2 5b03 	vfma.f64	d5, d2, d3
 8009eda:	eea6 0b05 	vfma.f64	d0, d6, d5
 8009ede:	ee26 6b06 	vmul.f64	d6, d6, d6
 8009ee2:	eea7 0b06 	vfma.f64	d0, d7, d6
 8009ee6:	eeb7 7ae4 	vcvt.f64.f32	d7, s9
 8009eea:	ee20 0b07 	vmul.f64	d0, d0, d7
 8009eee:	ee10 3a90 	vmov	r3, s1
 8009ef2:	2500      	movs	r5, #0
 8009ef4:	0bda      	lsrs	r2, r3, #15
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	b292      	uxth	r2, r2
 8009efa:	f248 04be 	movw	r4, #32958	; 0x80be
 8009efe:	429d      	cmp	r5, r3
 8009f00:	bf08      	it	eq
 8009f02:	4294      	cmpeq	r4, r2
 8009f04:	f080 8094 	bcs.w	800a030 <powf+0x1e0>
 8009f08:	ed9f 7b65 	vldr	d7, [pc, #404]	; 800a0a0 <powf+0x250>
 8009f0c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f14:	dd76      	ble.n	800a004 <powf+0x1b4>
 8009f16:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8009f1a:	f000 be93 	b.w	800ac44 <__math_oflowf>
 8009f1e:	4298      	cmp	r0, r3
 8009f20:	d92d      	bls.n	8009f7e <powf+0x12e>
 8009f22:	b952      	cbnz	r2, 8009f3a <powf+0xea>
 8009f24:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 8009f28:	005b      	lsls	r3, r3, #1
 8009f2a:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 8009f2e:	f240 80ae 	bls.w	800a08e <powf+0x23e>
 8009f32:	ee30 0a24 	vadd.f32	s0, s0, s9
 8009f36:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8009f3a:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8009f3e:	d105      	bne.n	8009f4c <powf+0xfc>
 8009f40:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8009f44:	0064      	lsls	r4, r4, #1
 8009f46:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8009f4a:	e7f0      	b.n	8009f2e <powf+0xde>
 8009f4c:	004b      	lsls	r3, r1, #1
 8009f4e:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 8009f52:	d8ee      	bhi.n	8009f32 <powf+0xe2>
 8009f54:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8009f58:	d1eb      	bne.n	8009f32 <powf+0xe2>
 8009f5a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8009f5e:	f000 8096 	beq.w	800a08e <powf+0x23e>
 8009f62:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8009f66:	ea6f 0404 	mvn.w	r4, r4
 8009f6a:	bf34      	ite	cc
 8009f6c:	2300      	movcc	r3, #0
 8009f6e:	2301      	movcs	r3, #1
 8009f70:	0fe4      	lsrs	r4, r4, #31
 8009f72:	42a3      	cmp	r3, r4
 8009f74:	f040 808e 	bne.w	800a094 <powf+0x244>
 8009f78:	ee24 0aa4 	vmul.f32	s0, s9, s9
 8009f7c:	e7db      	b.n	8009f36 <powf+0xe6>
 8009f7e:	004d      	lsls	r5, r1, #1
 8009f80:	1e6a      	subs	r2, r5, #1
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d91b      	bls.n	8009fbe <powf+0x16e>
 8009f86:	2900      	cmp	r1, #0
 8009f88:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009f8c:	da0e      	bge.n	8009fac <powf+0x15c>
 8009f8e:	ee10 0a90 	vmov	r0, s1
 8009f92:	f7ff ff46 	bl	8009e22 <checkint>
 8009f96:	2801      	cmp	r0, #1
 8009f98:	d108      	bne.n	8009fac <powf+0x15c>
 8009f9a:	eeb1 0a40 	vneg.f32	s0, s0
 8009f9e:	b93d      	cbnz	r5, 8009fb0 <powf+0x160>
 8009fa0:	2c00      	cmp	r4, #0
 8009fa2:	dac8      	bge.n	8009f36 <powf+0xe6>
 8009fa4:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8009fa8:	f000 be52 	b.w	800ac50 <__math_divzerof>
 8009fac:	2000      	movs	r0, #0
 8009fae:	e7f6      	b.n	8009f9e <powf+0x14e>
 8009fb0:	2c00      	cmp	r4, #0
 8009fb2:	dac0      	bge.n	8009f36 <powf+0xe6>
 8009fb4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009fb8:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8009fbc:	e7bb      	b.n	8009f36 <powf+0xe6>
 8009fbe:	2900      	cmp	r1, #0
 8009fc0:	da1e      	bge.n	800a000 <powf+0x1b0>
 8009fc2:	ee10 0a90 	vmov	r0, s1
 8009fc6:	f7ff ff2c 	bl	8009e22 <checkint>
 8009fca:	b918      	cbnz	r0, 8009fd4 <powf+0x184>
 8009fcc:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 8009fd0:	f000 be4e 	b.w	800ac70 <__math_invalidf>
 8009fd4:	2801      	cmp	r0, #1
 8009fd6:	bf0c      	ite	eq
 8009fd8:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8009fdc:	2000      	movne	r0, #0
 8009fde:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009fe2:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8009fe6:	f4bf af47 	bcs.w	8009e78 <powf+0x28>
 8009fea:	eddf 0a35 	vldr	s1, [pc, #212]	; 800a0c0 <powf+0x270>
 8009fee:	ee20 0a20 	vmul.f32	s0, s0, s1
 8009ff2:	ee10 3a10 	vmov	r3, s0
 8009ff6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009ffa:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 8009ffe:	e73b      	b.n	8009e78 <powf+0x28>
 800a000:	2000      	movs	r0, #0
 800a002:	e7ee      	b.n	8009fe2 <powf+0x192>
 800a004:	ed9f 7b28 	vldr	d7, [pc, #160]	; 800a0a8 <powf+0x258>
 800a008:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a00c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a010:	d803      	bhi.n	800a01a <powf+0x1ca>
 800a012:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 800a016:	f000 be09 	b.w	800ac2c <__math_uflowf>
 800a01a:	ed9f 7b25 	vldr	d7, [pc, #148]	; 800a0b0 <powf+0x260>
 800a01e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800a022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a026:	d503      	bpl.n	800a030 <powf+0x1e0>
 800a028:	e8bd 48f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, lr}
 800a02c:	f000 be04 	b.w	800ac38 <__math_may_uflowf>
 800a030:	4924      	ldr	r1, [pc, #144]	; (800a0c4 <powf+0x274>)
 800a032:	ed91 7b40 	vldr	d7, [r1, #256]	; 0x100
 800a036:	ee30 6b07 	vadd.f64	d6, d0, d7
 800a03a:	ec55 4b16 	vmov	r4, r5, d6
 800a03e:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a042:	f004 021f 	and.w	r2, r4, #31
 800a046:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800a04a:	ed91 6b46 	vldr	d6, [r1, #280]	; 0x118
 800a04e:	ee30 0b47 	vsub.f64	d0, d0, d7
 800a052:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800a056:	e9d2 6700 	ldrd	r6, r7, [r2]
 800a05a:	eea0 7b06 	vfma.f64	d7, d0, d6
 800a05e:	1824      	adds	r4, r4, r0
 800a060:	ed91 5b42 	vldr	d5, [r1, #264]	; 0x108
 800a064:	ed91 6b44 	vldr	d6, [r1, #272]	; 0x110
 800a068:	2000      	movs	r0, #0
 800a06a:	1982      	adds	r2, r0, r6
 800a06c:	ea4f 31c4 	mov.w	r1, r4, lsl #15
 800a070:	eb41 0307 	adc.w	r3, r1, r7
 800a074:	eea0 6b05 	vfma.f64	d6, d0, d5
 800a078:	ee20 0b00 	vmul.f64	d0, d0, d0
 800a07c:	eea6 7b00 	vfma.f64	d7, d6, d0
 800a080:	ec43 2b16 	vmov	d6, r2, r3
 800a084:	ee27 0b06 	vmul.f64	d0, d7, d6
 800a088:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800a08c:	e753      	b.n	8009f36 <powf+0xe6>
 800a08e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a092:	e750      	b.n	8009f36 <powf+0xe6>
 800a094:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800a0c8 <powf+0x278>
 800a098:	e74d      	b.n	8009f36 <powf+0xe6>
 800a09a:	bf00      	nop
 800a09c:	f3af 8000 	nop.w
 800a0a0:	ffd1d571 	.word	0xffd1d571
 800a0a4:	405fffff 	.word	0x405fffff
 800a0a8:	00000000 	.word	0x00000000
 800a0ac:	c062c000 	.word	0xc062c000
 800a0b0:	00000000 	.word	0x00000000
 800a0b4:	c062a000 	.word	0xc062a000
 800a0b8:	fefffffe 	.word	0xfefffffe
 800a0bc:	080941f0 	.word	0x080941f0
 800a0c0:	4b000000 	.word	0x4b000000
 800a0c4:	080940a8 	.word	0x080940a8
 800a0c8:	00000000 	.word	0x00000000

0800a0cc <tanf>:
 800a0cc:	ee10 3a10 	vmov	r3, s0
 800a0d0:	b507      	push	{r0, r1, r2, lr}
 800a0d2:	4a10      	ldr	r2, [pc, #64]	; (800a114 <tanf+0x48>)
 800a0d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	dc05      	bgt.n	800a0e8 <tanf+0x1c>
 800a0dc:	eddf 0a0e 	vldr	s1, [pc, #56]	; 800a118 <tanf+0x4c>
 800a0e0:	2001      	movs	r0, #1
 800a0e2:	f000 fca5 	bl	800aa30 <__kernel_tanf>
 800a0e6:	e004      	b.n	800a0f2 <tanf+0x26>
 800a0e8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a0ec:	db04      	blt.n	800a0f8 <tanf+0x2c>
 800a0ee:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a0f2:	b003      	add	sp, #12
 800a0f4:	f85d fb04 	ldr.w	pc, [sp], #4
 800a0f8:	4668      	mov	r0, sp
 800a0fa:	f000 f87d 	bl	800a1f8 <__ieee754_rem_pio2f>
 800a0fe:	0040      	lsls	r0, r0, #1
 800a100:	f000 0002 	and.w	r0, r0, #2
 800a104:	f1c0 0001 	rsb	r0, r0, #1
 800a108:	eddd 0a01 	vldr	s1, [sp, #4]
 800a10c:	ed9d 0a00 	vldr	s0, [sp]
 800a110:	e7e7      	b.n	800a0e2 <tanf+0x16>
 800a112:	bf00      	nop
 800a114:	3f490fda 	.word	0x3f490fda
	...

0800a120 <sinhf>:
 800a120:	b530      	push	{r4, r5, lr}
 800a122:	ed2d 8b02 	vpush	{d8}
 800a126:	4c32      	ldr	r4, [pc, #200]	; (800a1f0 <sinhf+0xd0>)
 800a128:	b08b      	sub	sp, #44	; 0x2c
 800a12a:	eef0 8a40 	vmov.f32	s17, s0
 800a12e:	f000 f98f 	bl	800a450 <__ieee754_sinhf>
 800a132:	f994 3000 	ldrsb.w	r3, [r4]
 800a136:	3301      	adds	r3, #1
 800a138:	eeb0 8a40 	vmov.f32	s16, s0
 800a13c:	d030      	beq.n	800a1a0 <sinhf+0x80>
 800a13e:	f000 fed3 	bl	800aee8 <finitef>
 800a142:	4605      	mov	r5, r0
 800a144:	bb60      	cbnz	r0, 800a1a0 <sinhf+0x80>
 800a146:	eeb0 0a68 	vmov.f32	s0, s17
 800a14a:	f000 fecd 	bl	800aee8 <finitef>
 800a14e:	b338      	cbz	r0, 800a1a0 <sinhf+0x80>
 800a150:	2303      	movs	r3, #3
 800a152:	9300      	str	r3, [sp, #0]
 800a154:	4b27      	ldr	r3, [pc, #156]	; (800a1f4 <sinhf+0xd4>)
 800a156:	9301      	str	r3, [sp, #4]
 800a158:	eeb7 7ae8 	vcvt.f64.f32	d7, s17
 800a15c:	f994 3000 	ldrsb.w	r3, [r4]
 800a160:	9508      	str	r5, [sp, #32]
 800a162:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a166:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a16a:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 800a16e:	b9eb      	cbnz	r3, 800a1ac <sinhf+0x8c>
 800a170:	ed9f 7b17 	vldr	d7, [pc, #92]	; 800a1d0 <sinhf+0xb0>
 800a174:	ed9f 6b18 	vldr	d6, [pc, #96]	; 800a1d8 <sinhf+0xb8>
 800a178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a17c:	fe37 7b06 	vselgt.f64	d7, d7, d6
 800a180:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a184:	4668      	mov	r0, sp
 800a186:	f000 fd82 	bl	800ac8e <matherr>
 800a18a:	b1d8      	cbz	r0, 800a1c4 <sinhf+0xa4>
 800a18c:	9b08      	ldr	r3, [sp, #32]
 800a18e:	b11b      	cbz	r3, 800a198 <sinhf+0x78>
 800a190:	f7ff fd84 	bl	8009c9c <__errno>
 800a194:	9b08      	ldr	r3, [sp, #32]
 800a196:	6003      	str	r3, [r0, #0]
 800a198:	ed9d 8b06 	vldr	d8, [sp, #24]
 800a19c:	eeb7 8bc8 	vcvt.f32.f64	s16, d8
 800a1a0:	eeb0 0a48 	vmov.f32	s0, s16
 800a1a4:	b00b      	add	sp, #44	; 0x2c
 800a1a6:	ecbd 8b02 	vpop	{d8}
 800a1aa:	bd30      	pop	{r4, r5, pc}
 800a1ac:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 800a1e0 <sinhf+0xc0>
 800a1b0:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 800a1e8 <sinhf+0xc8>
 800a1b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1b8:	fe37 7b06 	vselgt.f64	d7, d7, d6
 800a1bc:	2b02      	cmp	r3, #2
 800a1be:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a1c2:	d1df      	bne.n	800a184 <sinhf+0x64>
 800a1c4:	f7ff fd6a 	bl	8009c9c <__errno>
 800a1c8:	2322      	movs	r3, #34	; 0x22
 800a1ca:	6003      	str	r3, [r0, #0]
 800a1cc:	e7de      	b.n	800a18c <sinhf+0x6c>
 800a1ce:	bf00      	nop
 800a1d0:	e0000000 	.word	0xe0000000
 800a1d4:	47efffff 	.word	0x47efffff
 800a1d8:	e0000000 	.word	0xe0000000
 800a1dc:	c7efffff 	.word	0xc7efffff
 800a1e0:	00000000 	.word	0x00000000
 800a1e4:	7ff00000 	.word	0x7ff00000
 800a1e8:	00000000 	.word	0x00000000
 800a1ec:	fff00000 	.word	0xfff00000
 800a1f0:	200000d4 	.word	0x200000d4
 800a1f4:	08094318 	.word	0x08094318

0800a1f8 <__ieee754_rem_pio2f>:
 800a1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1fa:	ee10 6a10 	vmov	r6, s0
 800a1fe:	4b86      	ldr	r3, [pc, #536]	; (800a418 <__ieee754_rem_pio2f+0x220>)
 800a200:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800a204:	429c      	cmp	r4, r3
 800a206:	b087      	sub	sp, #28
 800a208:	4605      	mov	r5, r0
 800a20a:	dc05      	bgt.n	800a218 <__ieee754_rem_pio2f+0x20>
 800a20c:	2300      	movs	r3, #0
 800a20e:	ed85 0a00 	vstr	s0, [r5]
 800a212:	6043      	str	r3, [r0, #4]
 800a214:	2000      	movs	r0, #0
 800a216:	e020      	b.n	800a25a <__ieee754_rem_pio2f+0x62>
 800a218:	4b80      	ldr	r3, [pc, #512]	; (800a41c <__ieee754_rem_pio2f+0x224>)
 800a21a:	429c      	cmp	r4, r3
 800a21c:	dc38      	bgt.n	800a290 <__ieee754_rem_pio2f+0x98>
 800a21e:	2e00      	cmp	r6, #0
 800a220:	f024 040f 	bic.w	r4, r4, #15
 800a224:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800a420 <__ieee754_rem_pio2f+0x228>
 800a228:	4b7e      	ldr	r3, [pc, #504]	; (800a424 <__ieee754_rem_pio2f+0x22c>)
 800a22a:	dd18      	ble.n	800a25e <__ieee754_rem_pio2f+0x66>
 800a22c:	429c      	cmp	r4, r3
 800a22e:	ee70 7a47 	vsub.f32	s15, s0, s14
 800a232:	bf09      	itett	eq
 800a234:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800a428 <__ieee754_rem_pio2f+0x230>
 800a238:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800a42c <__ieee754_rem_pio2f+0x234>
 800a23c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800a240:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800a430 <__ieee754_rem_pio2f+0x238>
 800a244:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a248:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a24c:	edc0 6a00 	vstr	s13, [r0]
 800a250:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a254:	edc0 7a01 	vstr	s15, [r0, #4]
 800a258:	2001      	movs	r0, #1
 800a25a:	b007      	add	sp, #28
 800a25c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a25e:	429c      	cmp	r4, r3
 800a260:	ee70 7a07 	vadd.f32	s15, s0, s14
 800a264:	bf09      	itett	eq
 800a266:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800a428 <__ieee754_rem_pio2f+0x230>
 800a26a:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800a42c <__ieee754_rem_pio2f+0x234>
 800a26e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800a272:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800a430 <__ieee754_rem_pio2f+0x238>
 800a276:	ee77 6a87 	vadd.f32	s13, s15, s14
 800a27a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a27e:	edc0 6a00 	vstr	s13, [r0]
 800a282:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a286:	edc0 7a01 	vstr	s15, [r0, #4]
 800a28a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a28e:	e7e4      	b.n	800a25a <__ieee754_rem_pio2f+0x62>
 800a290:	4b68      	ldr	r3, [pc, #416]	; (800a434 <__ieee754_rem_pio2f+0x23c>)
 800a292:	429c      	cmp	r4, r3
 800a294:	dc71      	bgt.n	800a37a <__ieee754_rem_pio2f+0x182>
 800a296:	f7ff fdbd 	bl	8009e14 <fabsf>
 800a29a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800a438 <__ieee754_rem_pio2f+0x240>
 800a29e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a2a2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a2a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a2aa:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800a2ae:	ee17 0a90 	vmov	r0, s15
 800a2b2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800a420 <__ieee754_rem_pio2f+0x228>
 800a2b6:	eeb1 7a46 	vneg.f32	s14, s12
 800a2ba:	eea7 0a27 	vfma.f32	s0, s14, s15
 800a2be:	281f      	cmp	r0, #31
 800a2c0:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800a42c <__ieee754_rem_pio2f+0x234>
 800a2c4:	ee66 7a27 	vmul.f32	s15, s12, s15
 800a2c8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a2cc:	ee16 3a90 	vmov	r3, s13
 800a2d0:	dc1c      	bgt.n	800a30c <__ieee754_rem_pio2f+0x114>
 800a2d2:	1e47      	subs	r7, r0, #1
 800a2d4:	4959      	ldr	r1, [pc, #356]	; (800a43c <__ieee754_rem_pio2f+0x244>)
 800a2d6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800a2da:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800a2de:	428a      	cmp	r2, r1
 800a2e0:	d014      	beq.n	800a30c <__ieee754_rem_pio2f+0x114>
 800a2e2:	602b      	str	r3, [r5, #0]
 800a2e4:	ed95 7a00 	vldr	s14, [r5]
 800a2e8:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a2ec:	2e00      	cmp	r6, #0
 800a2ee:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a2f2:	ed85 0a01 	vstr	s0, [r5, #4]
 800a2f6:	dab0      	bge.n	800a25a <__ieee754_rem_pio2f+0x62>
 800a2f8:	eeb1 7a47 	vneg.f32	s14, s14
 800a2fc:	eeb1 0a40 	vneg.f32	s0, s0
 800a300:	ed85 7a00 	vstr	s14, [r5]
 800a304:	ed85 0a01 	vstr	s0, [r5, #4]
 800a308:	4240      	negs	r0, r0
 800a30a:	e7a6      	b.n	800a25a <__ieee754_rem_pio2f+0x62>
 800a30c:	15e4      	asrs	r4, r4, #23
 800a30e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a312:	1aa2      	subs	r2, r4, r2
 800a314:	2a08      	cmp	r2, #8
 800a316:	dde4      	ble.n	800a2e2 <__ieee754_rem_pio2f+0xea>
 800a318:	eddf 7a43 	vldr	s15, [pc, #268]	; 800a428 <__ieee754_rem_pio2f+0x230>
 800a31c:	eef0 6a40 	vmov.f32	s13, s0
 800a320:	eee7 6a27 	vfma.f32	s13, s14, s15
 800a324:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a328:	eea7 0a27 	vfma.f32	s0, s14, s15
 800a32c:	eddf 7a40 	vldr	s15, [pc, #256]	; 800a430 <__ieee754_rem_pio2f+0x238>
 800a330:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800a334:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800a338:	eef0 7a40 	vmov.f32	s15, s0
 800a33c:	ee15 3a90 	vmov	r3, s11
 800a340:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a344:	1aa4      	subs	r4, r4, r2
 800a346:	2c19      	cmp	r4, #25
 800a348:	dc04      	bgt.n	800a354 <__ieee754_rem_pio2f+0x15c>
 800a34a:	edc5 5a00 	vstr	s11, [r5]
 800a34e:	eeb0 0a66 	vmov.f32	s0, s13
 800a352:	e7c7      	b.n	800a2e4 <__ieee754_rem_pio2f+0xec>
 800a354:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800a440 <__ieee754_rem_pio2f+0x248>
 800a358:	eeb0 0a66 	vmov.f32	s0, s13
 800a35c:	eea7 0a25 	vfma.f32	s0, s14, s11
 800a360:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800a364:	eee7 7a25 	vfma.f32	s15, s14, s11
 800a368:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800a444 <__ieee754_rem_pio2f+0x24c>
 800a36c:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800a370:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a374:	ed85 7a00 	vstr	s14, [r5]
 800a378:	e7b4      	b.n	800a2e4 <__ieee754_rem_pio2f+0xec>
 800a37a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a37e:	db06      	blt.n	800a38e <__ieee754_rem_pio2f+0x196>
 800a380:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a384:	edc0 7a01 	vstr	s15, [r0, #4]
 800a388:	edc0 7a00 	vstr	s15, [r0]
 800a38c:	e742      	b.n	800a214 <__ieee754_rem_pio2f+0x1c>
 800a38e:	15e2      	asrs	r2, r4, #23
 800a390:	3a86      	subs	r2, #134	; 0x86
 800a392:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800a396:	ee07 3a90 	vmov	s15, r3
 800a39a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a39e:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800a448 <__ieee754_rem_pio2f+0x250>
 800a3a2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a3a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a3aa:	ed8d 7a03 	vstr	s14, [sp, #12]
 800a3ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a3b2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a3b6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a3ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a3be:	ed8d 7a04 	vstr	s14, [sp, #16]
 800a3c2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a3c6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a3ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ce:	edcd 7a05 	vstr	s15, [sp, #20]
 800a3d2:	d11e      	bne.n	800a412 <__ieee754_rem_pio2f+0x21a>
 800a3d4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800a3d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3dc:	bf0c      	ite	eq
 800a3de:	2301      	moveq	r3, #1
 800a3e0:	2302      	movne	r3, #2
 800a3e2:	491a      	ldr	r1, [pc, #104]	; (800a44c <__ieee754_rem_pio2f+0x254>)
 800a3e4:	9101      	str	r1, [sp, #4]
 800a3e6:	2102      	movs	r1, #2
 800a3e8:	9100      	str	r1, [sp, #0]
 800a3ea:	a803      	add	r0, sp, #12
 800a3ec:	4629      	mov	r1, r5
 800a3ee:	f000 f89d 	bl	800a52c <__kernel_rem_pio2f>
 800a3f2:	2e00      	cmp	r6, #0
 800a3f4:	f6bf af31 	bge.w	800a25a <__ieee754_rem_pio2f+0x62>
 800a3f8:	edd5 7a00 	vldr	s15, [r5]
 800a3fc:	eef1 7a67 	vneg.f32	s15, s15
 800a400:	edc5 7a00 	vstr	s15, [r5]
 800a404:	edd5 7a01 	vldr	s15, [r5, #4]
 800a408:	eef1 7a67 	vneg.f32	s15, s15
 800a40c:	edc5 7a01 	vstr	s15, [r5, #4]
 800a410:	e77a      	b.n	800a308 <__ieee754_rem_pio2f+0x110>
 800a412:	2303      	movs	r3, #3
 800a414:	e7e5      	b.n	800a3e2 <__ieee754_rem_pio2f+0x1ea>
 800a416:	bf00      	nop
 800a418:	3f490fd8 	.word	0x3f490fd8
 800a41c:	4016cbe3 	.word	0x4016cbe3
 800a420:	3fc90f80 	.word	0x3fc90f80
 800a424:	3fc90fd0 	.word	0x3fc90fd0
 800a428:	37354400 	.word	0x37354400
 800a42c:	37354443 	.word	0x37354443
 800a430:	2e85a308 	.word	0x2e85a308
 800a434:	43490f80 	.word	0x43490f80
 800a438:	3f22f984 	.word	0x3f22f984
 800a43c:	08094320 	.word	0x08094320
 800a440:	2e85a300 	.word	0x2e85a300
 800a444:	248d3132 	.word	0x248d3132
 800a448:	43800000 	.word	0x43800000
 800a44c:	080943a0 	.word	0x080943a0

0800a450 <__ieee754_sinhf>:
 800a450:	b510      	push	{r4, lr}
 800a452:	ee10 3a10 	vmov	r3, s0
 800a456:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800a45a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a45e:	ed2d 8b02 	vpush	{d8}
 800a462:	eef0 7a40 	vmov.f32	s15, s0
 800a466:	db06      	blt.n	800a476 <__ieee754_sinhf+0x26>
 800a468:	ee70 7a00 	vadd.f32	s15, s0, s0
 800a46c:	ecbd 8b02 	vpop	{d8}
 800a470:	eeb0 0a67 	vmov.f32	s0, s15
 800a474:	bd10      	pop	{r4, pc}
 800a476:	2b00      	cmp	r3, #0
 800a478:	4b28      	ldr	r3, [pc, #160]	; (800a51c <__ieee754_sinhf+0xcc>)
 800a47a:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
 800a47e:	eebe 8a00 	vmov.f32	s16, #224	; 0xbf000000 -0.5
 800a482:	fe28 8a88 	vselge.f32	s16, s17, s16
 800a486:	429c      	cmp	r4, r3
 800a488:	dc2a      	bgt.n	800a4e0 <__ieee754_sinhf+0x90>
 800a48a:	f1b4 5f46 	cmp.w	r4, #830472192	; 0x31800000
 800a48e:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800a492:	da08      	bge.n	800a4a6 <__ieee754_sinhf+0x56>
 800a494:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800a520 <__ieee754_sinhf+0xd0>
 800a498:	ee30 7a07 	vadd.f32	s14, s0, s14
 800a49c:	eeb4 7ae8 	vcmpe.f32	s14, s17
 800a4a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4a4:	dce2      	bgt.n	800a46c <__ieee754_sinhf+0x1c>
 800a4a6:	eeb0 0a67 	vmov.f32	s0, s15
 800a4aa:	f7ff fcb3 	bl	8009e14 <fabsf>
 800a4ae:	f000 fbf1 	bl	800ac94 <expm1f>
 800a4b2:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800a4b6:	bfbb      	ittet	lt
 800a4b8:	ee20 7a00 	vmullt.f32	s14, s0, s0
 800a4bc:	ee70 8a28 	vaddlt.f32	s17, s0, s17
 800a4c0:	ee70 8a28 	vaddge.f32	s17, s0, s17
 800a4c4:	eec7 7a28 	vdivlt.f32	s15, s14, s17
 800a4c8:	bfad      	iteet	ge
 800a4ca:	eec0 7a28 	vdivge.f32	s15, s0, s17
 800a4ce:	eeb0 7a00 	vmovlt.f32	s14, #0	; 0x40000000  2.0
 800a4d2:	eed0 7a07 	vfnmslt.f32	s15, s0, s14
 800a4d6:	ee77 7a80 	vaddge.f32	s15, s15, s0
 800a4da:	ee67 7a88 	vmul.f32	s15, s15, s16
 800a4de:	e7c5      	b.n	800a46c <__ieee754_sinhf+0x1c>
 800a4e0:	4b10      	ldr	r3, [pc, #64]	; (800a524 <__ieee754_sinhf+0xd4>)
 800a4e2:	429c      	cmp	r4, r3
 800a4e4:	dc06      	bgt.n	800a4f4 <__ieee754_sinhf+0xa4>
 800a4e6:	f7ff fc95 	bl	8009e14 <fabsf>
 800a4ea:	f7ff fc15 	bl	8009d18 <expf>
 800a4ee:	ee60 7a08 	vmul.f32	s15, s0, s16
 800a4f2:	e7bb      	b.n	800a46c <__ieee754_sinhf+0x1c>
 800a4f4:	4b0c      	ldr	r3, [pc, #48]	; (800a528 <__ieee754_sinhf+0xd8>)
 800a4f6:	429c      	cmp	r4, r3
 800a4f8:	dc0a      	bgt.n	800a510 <__ieee754_sinhf+0xc0>
 800a4fa:	f7ff fc8b 	bl	8009e14 <fabsf>
 800a4fe:	ee20 0a28 	vmul.f32	s0, s0, s17
 800a502:	f7ff fc09 	bl	8009d18 <expf>
 800a506:	ee68 7a00 	vmul.f32	s15, s16, s0
 800a50a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a50e:	e7ad      	b.n	800a46c <__ieee754_sinhf+0x1c>
 800a510:	ed9f 7a03 	vldr	s14, [pc, #12]	; 800a520 <__ieee754_sinhf+0xd0>
 800a514:	ee60 7a07 	vmul.f32	s15, s0, s14
 800a518:	e7a8      	b.n	800a46c <__ieee754_sinhf+0x1c>
 800a51a:	bf00      	nop
 800a51c:	41afffff 	.word	0x41afffff
 800a520:	7cf0bdc2 	.word	0x7cf0bdc2
 800a524:	42b17217 	.word	0x42b17217
 800a528:	42b2d4fc 	.word	0x42b2d4fc

0800a52c <__kernel_rem_pio2f>:
 800a52c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a530:	ed2d 8b04 	vpush	{d8-d9}
 800a534:	b0d7      	sub	sp, #348	; 0x15c
 800a536:	469b      	mov	fp, r3
 800a538:	460e      	mov	r6, r1
 800a53a:	4bbe      	ldr	r3, [pc, #760]	; (800a834 <__kernel_rem_pio2f+0x308>)
 800a53c:	9964      	ldr	r1, [sp, #400]	; 0x190
 800a53e:	9002      	str	r0, [sp, #8]
 800a540:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800a544:	9865      	ldr	r0, [sp, #404]	; 0x194
 800a546:	ed9f 7abf 	vldr	s14, [pc, #764]	; 800a844 <__kernel_rem_pio2f+0x318>
 800a54a:	1ed1      	subs	r1, r2, #3
 800a54c:	2308      	movs	r3, #8
 800a54e:	fb91 f1f3 	sdiv	r1, r1, r3
 800a552:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800a556:	f10b 3aff 	add.w	sl, fp, #4294967295	; 0xffffffff
 800a55a:	1c4c      	adds	r4, r1, #1
 800a55c:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800a560:	eba1 050a 	sub.w	r5, r1, sl
 800a564:	aa1a      	add	r2, sp, #104	; 0x68
 800a566:	eb09 070a 	add.w	r7, r9, sl
 800a56a:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800a56e:	4696      	mov	lr, r2
 800a570:	2300      	movs	r3, #0
 800a572:	42bb      	cmp	r3, r7
 800a574:	dd0f      	ble.n	800a596 <__kernel_rem_pio2f+0x6a>
 800a576:	af42      	add	r7, sp, #264	; 0x108
 800a578:	2200      	movs	r2, #0
 800a57a:	454a      	cmp	r2, r9
 800a57c:	dc27      	bgt.n	800a5ce <__kernel_rem_pio2f+0xa2>
 800a57e:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800a582:	eb0b 0302 	add.w	r3, fp, r2
 800a586:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800a58a:	9d02      	ldr	r5, [sp, #8]
 800a58c:	eddf 7aad 	vldr	s15, [pc, #692]	; 800a844 <__kernel_rem_pio2f+0x318>
 800a590:	f04f 0c00 	mov.w	ip, #0
 800a594:	e015      	b.n	800a5c2 <__kernel_rem_pio2f+0x96>
 800a596:	42dd      	cmn	r5, r3
 800a598:	bf5d      	ittte	pl
 800a59a:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 800a59e:	ee07 2a90 	vmovpl	s15, r2
 800a5a2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800a5a6:	eef0 7a47 	vmovmi.f32	s15, s14
 800a5aa:	ecee 7a01 	vstmia	lr!, {s15}
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	e7df      	b.n	800a572 <__kernel_rem_pio2f+0x46>
 800a5b2:	ecf5 6a01 	vldmia	r5!, {s13}
 800a5b6:	ed33 7a01 	vldmdb	r3!, {s14}
 800a5ba:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a5be:	f10c 0c01 	add.w	ip, ip, #1
 800a5c2:	45d4      	cmp	ip, sl
 800a5c4:	ddf5      	ble.n	800a5b2 <__kernel_rem_pio2f+0x86>
 800a5c6:	ece7 7a01 	vstmia	r7!, {s15}
 800a5ca:	3201      	adds	r2, #1
 800a5cc:	e7d5      	b.n	800a57a <__kernel_rem_pio2f+0x4e>
 800a5ce:	ab06      	add	r3, sp, #24
 800a5d0:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800a5d4:	9304      	str	r3, [sp, #16]
 800a5d6:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800a840 <__kernel_rem_pio2f+0x314>
 800a5da:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800a83c <__kernel_rem_pio2f+0x310>
 800a5de:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800a5e2:	9303      	str	r3, [sp, #12]
 800a5e4:	464d      	mov	r5, r9
 800a5e6:	ab56      	add	r3, sp, #344	; 0x158
 800a5e8:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 800a5ec:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800a5f0:	3f01      	subs	r7, #1
 800a5f2:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800a5f6:	00bf      	lsls	r7, r7, #2
 800a5f8:	ab56      	add	r3, sp, #344	; 0x158
 800a5fa:	19da      	adds	r2, r3, r7
 800a5fc:	3a4c      	subs	r2, #76	; 0x4c
 800a5fe:	2300      	movs	r3, #0
 800a600:	1ae9      	subs	r1, r5, r3
 800a602:	2900      	cmp	r1, #0
 800a604:	dc4c      	bgt.n	800a6a0 <__kernel_rem_pio2f+0x174>
 800a606:	4620      	mov	r0, r4
 800a608:	f000 fcba 	bl	800af80 <scalbnf>
 800a60c:	eeb0 8a40 	vmov.f32	s16, s0
 800a610:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800a614:	ee28 0a00 	vmul.f32	s0, s16, s0
 800a618:	f000 fc70 	bl	800aefc <floorf>
 800a61c:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800a620:	eea0 8a67 	vfms.f32	s16, s0, s15
 800a624:	2c00      	cmp	r4, #0
 800a626:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800a62a:	edcd 7a01 	vstr	s15, [sp, #4]
 800a62e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a632:	ee38 8a67 	vsub.f32	s16, s16, s15
 800a636:	dd48      	ble.n	800a6ca <__kernel_rem_pio2f+0x19e>
 800a638:	1e69      	subs	r1, r5, #1
 800a63a:	ab06      	add	r3, sp, #24
 800a63c:	f1c4 0008 	rsb	r0, r4, #8
 800a640:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800a644:	9a01      	ldr	r2, [sp, #4]
 800a646:	fa4c f300 	asr.w	r3, ip, r0
 800a64a:	441a      	add	r2, r3
 800a64c:	4083      	lsls	r3, r0
 800a64e:	9201      	str	r2, [sp, #4]
 800a650:	ebac 0203 	sub.w	r2, ip, r3
 800a654:	ab06      	add	r3, sp, #24
 800a656:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800a65a:	f1c4 0307 	rsb	r3, r4, #7
 800a65e:	fa42 f803 	asr.w	r8, r2, r3
 800a662:	f1b8 0f00 	cmp.w	r8, #0
 800a666:	dd41      	ble.n	800a6ec <__kernel_rem_pio2f+0x1c0>
 800a668:	9b01      	ldr	r3, [sp, #4]
 800a66a:	2000      	movs	r0, #0
 800a66c:	3301      	adds	r3, #1
 800a66e:	9301      	str	r3, [sp, #4]
 800a670:	4601      	mov	r1, r0
 800a672:	4285      	cmp	r5, r0
 800a674:	dc6d      	bgt.n	800a752 <__kernel_rem_pio2f+0x226>
 800a676:	2c00      	cmp	r4, #0
 800a678:	dd04      	ble.n	800a684 <__kernel_rem_pio2f+0x158>
 800a67a:	2c01      	cmp	r4, #1
 800a67c:	d07e      	beq.n	800a77c <__kernel_rem_pio2f+0x250>
 800a67e:	2c02      	cmp	r4, #2
 800a680:	f000 8086 	beq.w	800a790 <__kernel_rem_pio2f+0x264>
 800a684:	f1b8 0f02 	cmp.w	r8, #2
 800a688:	d130      	bne.n	800a6ec <__kernel_rem_pio2f+0x1c0>
 800a68a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a68e:	ee30 8a48 	vsub.f32	s16, s0, s16
 800a692:	b359      	cbz	r1, 800a6ec <__kernel_rem_pio2f+0x1c0>
 800a694:	4620      	mov	r0, r4
 800a696:	f000 fc73 	bl	800af80 <scalbnf>
 800a69a:	ee38 8a40 	vsub.f32	s16, s16, s0
 800a69e:	e025      	b.n	800a6ec <__kernel_rem_pio2f+0x1c0>
 800a6a0:	ee60 7a28 	vmul.f32	s15, s0, s17
 800a6a4:	a806      	add	r0, sp, #24
 800a6a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a6aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a6ae:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800a6b2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a6b6:	ee10 1a10 	vmov	r1, s0
 800a6ba:	ed32 0a01 	vldmdb	r2!, {s0}
 800a6be:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800a6c2:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	e79a      	b.n	800a600 <__kernel_rem_pio2f+0xd4>
 800a6ca:	d106      	bne.n	800a6da <__kernel_rem_pio2f+0x1ae>
 800a6cc:	1e6b      	subs	r3, r5, #1
 800a6ce:	aa06      	add	r2, sp, #24
 800a6d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a6d4:	ea4f 2822 	mov.w	r8, r2, asr #8
 800a6d8:	e7c3      	b.n	800a662 <__kernel_rem_pio2f+0x136>
 800a6da:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a6de:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800a6e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6e6:	da31      	bge.n	800a74c <__kernel_rem_pio2f+0x220>
 800a6e8:	f04f 0800 	mov.w	r8, #0
 800a6ec:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a6f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6f4:	f040 80a8 	bne.w	800a848 <__kernel_rem_pio2f+0x31c>
 800a6f8:	1e6b      	subs	r3, r5, #1
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	4548      	cmp	r0, r9
 800a700:	da4d      	bge.n	800a79e <__kernel_rem_pio2f+0x272>
 800a702:	2a00      	cmp	r2, #0
 800a704:	f000 8087 	beq.w	800a816 <__kernel_rem_pio2f+0x2ea>
 800a708:	aa06      	add	r2, sp, #24
 800a70a:	3c08      	subs	r4, #8
 800a70c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800a710:	2900      	cmp	r1, #0
 800a712:	f000 808d 	beq.w	800a830 <__kernel_rem_pio2f+0x304>
 800a716:	4620      	mov	r0, r4
 800a718:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a71c:	9302      	str	r3, [sp, #8]
 800a71e:	f000 fc2f 	bl	800af80 <scalbnf>
 800a722:	9b02      	ldr	r3, [sp, #8]
 800a724:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800a840 <__kernel_rem_pio2f+0x314>
 800a728:	0099      	lsls	r1, r3, #2
 800a72a:	aa42      	add	r2, sp, #264	; 0x108
 800a72c:	1850      	adds	r0, r2, r1
 800a72e:	1d05      	adds	r5, r0, #4
 800a730:	461c      	mov	r4, r3
 800a732:	2c00      	cmp	r4, #0
 800a734:	f280 80b8 	bge.w	800a8a8 <__kernel_rem_pio2f+0x37c>
 800a738:	2500      	movs	r5, #0
 800a73a:	1b5c      	subs	r4, r3, r5
 800a73c:	2c00      	cmp	r4, #0
 800a73e:	f2c0 80d8 	blt.w	800a8f2 <__kernel_rem_pio2f+0x3c6>
 800a742:	4f3d      	ldr	r7, [pc, #244]	; (800a838 <__kernel_rem_pio2f+0x30c>)
 800a744:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800a844 <__kernel_rem_pio2f+0x318>
 800a748:	2400      	movs	r4, #0
 800a74a:	e0c6      	b.n	800a8da <__kernel_rem_pio2f+0x3ae>
 800a74c:	f04f 0802 	mov.w	r8, #2
 800a750:	e78a      	b.n	800a668 <__kernel_rem_pio2f+0x13c>
 800a752:	ab06      	add	r3, sp, #24
 800a754:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800a758:	b949      	cbnz	r1, 800a76e <__kernel_rem_pio2f+0x242>
 800a75a:	b12b      	cbz	r3, 800a768 <__kernel_rem_pio2f+0x23c>
 800a75c:	aa06      	add	r2, sp, #24
 800a75e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800a762:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800a766:	2301      	movs	r3, #1
 800a768:	3001      	adds	r0, #1
 800a76a:	4619      	mov	r1, r3
 800a76c:	e781      	b.n	800a672 <__kernel_rem_pio2f+0x146>
 800a76e:	aa06      	add	r2, sp, #24
 800a770:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800a774:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800a778:	460b      	mov	r3, r1
 800a77a:	e7f5      	b.n	800a768 <__kernel_rem_pio2f+0x23c>
 800a77c:	1e68      	subs	r0, r5, #1
 800a77e:	ab06      	add	r3, sp, #24
 800a780:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800a784:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a788:	aa06      	add	r2, sp, #24
 800a78a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800a78e:	e779      	b.n	800a684 <__kernel_rem_pio2f+0x158>
 800a790:	1e68      	subs	r0, r5, #1
 800a792:	ab06      	add	r3, sp, #24
 800a794:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800a798:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a79c:	e7f4      	b.n	800a788 <__kernel_rem_pio2f+0x25c>
 800a79e:	a906      	add	r1, sp, #24
 800a7a0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800a7a4:	3801      	subs	r0, #1
 800a7a6:	430a      	orrs	r2, r1
 800a7a8:	e7a9      	b.n	800a6fe <__kernel_rem_pio2f+0x1d2>
 800a7aa:	f10c 0c01 	add.w	ip, ip, #1
 800a7ae:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a7b2:	2a00      	cmp	r2, #0
 800a7b4:	d0f9      	beq.n	800a7aa <__kernel_rem_pio2f+0x27e>
 800a7b6:	eb0b 0305 	add.w	r3, fp, r5
 800a7ba:	aa1a      	add	r2, sp, #104	; 0x68
 800a7bc:	009b      	lsls	r3, r3, #2
 800a7be:	1898      	adds	r0, r3, r2
 800a7c0:	3004      	adds	r0, #4
 800a7c2:	1c69      	adds	r1, r5, #1
 800a7c4:	3704      	adds	r7, #4
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	4465      	add	r5, ip
 800a7ca:	9005      	str	r0, [sp, #20]
 800a7cc:	428d      	cmp	r5, r1
 800a7ce:	f6ff af0a 	blt.w	800a5e6 <__kernel_rem_pio2f+0xba>
 800a7d2:	a81a      	add	r0, sp, #104	; 0x68
 800a7d4:	eb02 0c03 	add.w	ip, r2, r3
 800a7d8:	4484      	add	ip, r0
 800a7da:	9803      	ldr	r0, [sp, #12]
 800a7dc:	f8dd e008 	ldr.w	lr, [sp, #8]
 800a7e0:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800a7e4:	9001      	str	r0, [sp, #4]
 800a7e6:	ee07 0a90 	vmov	s15, r0
 800a7ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a7ee:	9805      	ldr	r0, [sp, #20]
 800a7f0:	edcc 7a00 	vstr	s15, [ip]
 800a7f4:	eddf 7a13 	vldr	s15, [pc, #76]	; 800a844 <__kernel_rem_pio2f+0x318>
 800a7f8:	eb00 0802 	add.w	r8, r0, r2
 800a7fc:	f04f 0c00 	mov.w	ip, #0
 800a800:	45d4      	cmp	ip, sl
 800a802:	dd0c      	ble.n	800a81e <__kernel_rem_pio2f+0x2f2>
 800a804:	eb02 0c07 	add.w	ip, r2, r7
 800a808:	a842      	add	r0, sp, #264	; 0x108
 800a80a:	4484      	add	ip, r0
 800a80c:	edcc 7a01 	vstr	s15, [ip, #4]
 800a810:	3101      	adds	r1, #1
 800a812:	3204      	adds	r2, #4
 800a814:	e7da      	b.n	800a7cc <__kernel_rem_pio2f+0x2a0>
 800a816:	9b04      	ldr	r3, [sp, #16]
 800a818:	f04f 0c01 	mov.w	ip, #1
 800a81c:	e7c7      	b.n	800a7ae <__kernel_rem_pio2f+0x282>
 800a81e:	ecfe 6a01 	vldmia	lr!, {s13}
 800a822:	ed38 7a01 	vldmdb	r8!, {s14}
 800a826:	f10c 0c01 	add.w	ip, ip, #1
 800a82a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a82e:	e7e7      	b.n	800a800 <__kernel_rem_pio2f+0x2d4>
 800a830:	3b01      	subs	r3, #1
 800a832:	e769      	b.n	800a708 <__kernel_rem_pio2f+0x1dc>
 800a834:	080946e4 	.word	0x080946e4
 800a838:	080946b8 	.word	0x080946b8
 800a83c:	43800000 	.word	0x43800000
 800a840:	3b800000 	.word	0x3b800000
 800a844:	00000000 	.word	0x00000000
 800a848:	4260      	negs	r0, r4
 800a84a:	eeb0 0a48 	vmov.f32	s0, s16
 800a84e:	f000 fb97 	bl	800af80 <scalbnf>
 800a852:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800a83c <__kernel_rem_pio2f+0x310>
 800a856:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800a85a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a85e:	db1a      	blt.n	800a896 <__kernel_rem_pio2f+0x36a>
 800a860:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800a840 <__kernel_rem_pio2f+0x314>
 800a864:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a868:	aa06      	add	r2, sp, #24
 800a86a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a86e:	a906      	add	r1, sp, #24
 800a870:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a874:	3408      	adds	r4, #8
 800a876:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800a87a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a87e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a882:	ee10 3a10 	vmov	r3, s0
 800a886:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800a88a:	1c6b      	adds	r3, r5, #1
 800a88c:	ee17 2a90 	vmov	r2, s15
 800a890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a894:	e73f      	b.n	800a716 <__kernel_rem_pio2f+0x1ea>
 800a896:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a89a:	aa06      	add	r2, sp, #24
 800a89c:	ee10 3a10 	vmov	r3, s0
 800a8a0:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800a8a4:	462b      	mov	r3, r5
 800a8a6:	e736      	b.n	800a716 <__kernel_rem_pio2f+0x1ea>
 800a8a8:	aa06      	add	r2, sp, #24
 800a8aa:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800a8ae:	9202      	str	r2, [sp, #8]
 800a8b0:	ee07 2a90 	vmov	s15, r2
 800a8b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a8b8:	3c01      	subs	r4, #1
 800a8ba:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a8be:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a8c2:	ed65 7a01 	vstmdb	r5!, {s15}
 800a8c6:	e734      	b.n	800a732 <__kernel_rem_pio2f+0x206>
 800a8c8:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800a8cc:	ecf7 6a01 	vldmia	r7!, {s13}
 800a8d0:	ed9c 7a00 	vldr	s14, [ip]
 800a8d4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a8d8:	3401      	adds	r4, #1
 800a8da:	454c      	cmp	r4, r9
 800a8dc:	dc01      	bgt.n	800a8e2 <__kernel_rem_pio2f+0x3b6>
 800a8de:	42a5      	cmp	r5, r4
 800a8e0:	daf2      	bge.n	800a8c8 <__kernel_rem_pio2f+0x39c>
 800a8e2:	aa56      	add	r2, sp, #344	; 0x158
 800a8e4:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 800a8e8:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 800a8ec:	3501      	adds	r5, #1
 800a8ee:	3804      	subs	r0, #4
 800a8f0:	e723      	b.n	800a73a <__kernel_rem_pio2f+0x20e>
 800a8f2:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800a8f4:	2a03      	cmp	r2, #3
 800a8f6:	d84d      	bhi.n	800a994 <__kernel_rem_pio2f+0x468>
 800a8f8:	e8df f002 	tbb	[pc, r2]
 800a8fc:	021f1f3e 	.word	0x021f1f3e
 800a900:	aa56      	add	r2, sp, #344	; 0x158
 800a902:	4411      	add	r1, r2
 800a904:	399c      	subs	r1, #156	; 0x9c
 800a906:	4608      	mov	r0, r1
 800a908:	461c      	mov	r4, r3
 800a90a:	2c00      	cmp	r4, #0
 800a90c:	dc5f      	bgt.n	800a9ce <__kernel_rem_pio2f+0x4a2>
 800a90e:	4608      	mov	r0, r1
 800a910:	461c      	mov	r4, r3
 800a912:	2c01      	cmp	r4, #1
 800a914:	dc6b      	bgt.n	800a9ee <__kernel_rem_pio2f+0x4c2>
 800a916:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 800a844 <__kernel_rem_pio2f+0x318>
 800a91a:	2b01      	cmp	r3, #1
 800a91c:	dc77      	bgt.n	800aa0e <__kernel_rem_pio2f+0x4e2>
 800a91e:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800a922:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800a926:	f1b8 0f00 	cmp.w	r8, #0
 800a92a:	d176      	bne.n	800aa1a <__kernel_rem_pio2f+0x4ee>
 800a92c:	edc6 6a00 	vstr	s13, [r6]
 800a930:	ed86 7a01 	vstr	s14, [r6, #4]
 800a934:	edc6 7a02 	vstr	s15, [r6, #8]
 800a938:	e02c      	b.n	800a994 <__kernel_rem_pio2f+0x468>
 800a93a:	aa56      	add	r2, sp, #344	; 0x158
 800a93c:	4411      	add	r1, r2
 800a93e:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 800a844 <__kernel_rem_pio2f+0x318>
 800a942:	399c      	subs	r1, #156	; 0x9c
 800a944:	4618      	mov	r0, r3
 800a946:	2800      	cmp	r0, #0
 800a948:	da32      	bge.n	800a9b0 <__kernel_rem_pio2f+0x484>
 800a94a:	f1b8 0f00 	cmp.w	r8, #0
 800a94e:	d035      	beq.n	800a9bc <__kernel_rem_pio2f+0x490>
 800a950:	eef1 7a47 	vneg.f32	s15, s14
 800a954:	edc6 7a00 	vstr	s15, [r6]
 800a958:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800a95c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a960:	a82f      	add	r0, sp, #188	; 0xbc
 800a962:	2101      	movs	r1, #1
 800a964:	428b      	cmp	r3, r1
 800a966:	da2c      	bge.n	800a9c2 <__kernel_rem_pio2f+0x496>
 800a968:	f1b8 0f00 	cmp.w	r8, #0
 800a96c:	d001      	beq.n	800a972 <__kernel_rem_pio2f+0x446>
 800a96e:	eef1 7a67 	vneg.f32	s15, s15
 800a972:	edc6 7a01 	vstr	s15, [r6, #4]
 800a976:	e00d      	b.n	800a994 <__kernel_rem_pio2f+0x468>
 800a978:	aa56      	add	r2, sp, #344	; 0x158
 800a97a:	4411      	add	r1, r2
 800a97c:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800a844 <__kernel_rem_pio2f+0x318>
 800a980:	399c      	subs	r1, #156	; 0x9c
 800a982:	2b00      	cmp	r3, #0
 800a984:	da0e      	bge.n	800a9a4 <__kernel_rem_pio2f+0x478>
 800a986:	f1b8 0f00 	cmp.w	r8, #0
 800a98a:	d001      	beq.n	800a990 <__kernel_rem_pio2f+0x464>
 800a98c:	eef1 7a67 	vneg.f32	s15, s15
 800a990:	edc6 7a00 	vstr	s15, [r6]
 800a994:	9b01      	ldr	r3, [sp, #4]
 800a996:	f003 0007 	and.w	r0, r3, #7
 800a99a:	b057      	add	sp, #348	; 0x15c
 800a99c:	ecbd 8b04 	vpop	{d8-d9}
 800a9a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9a4:	ed31 7a01 	vldmdb	r1!, {s14}
 800a9a8:	3b01      	subs	r3, #1
 800a9aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a9ae:	e7e8      	b.n	800a982 <__kernel_rem_pio2f+0x456>
 800a9b0:	ed71 7a01 	vldmdb	r1!, {s15}
 800a9b4:	3801      	subs	r0, #1
 800a9b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a9ba:	e7c4      	b.n	800a946 <__kernel_rem_pio2f+0x41a>
 800a9bc:	eef0 7a47 	vmov.f32	s15, s14
 800a9c0:	e7c8      	b.n	800a954 <__kernel_rem_pio2f+0x428>
 800a9c2:	ecb0 7a01 	vldmia	r0!, {s14}
 800a9c6:	3101      	adds	r1, #1
 800a9c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a9cc:	e7ca      	b.n	800a964 <__kernel_rem_pio2f+0x438>
 800a9ce:	ed50 7a02 	vldr	s15, [r0, #-8]
 800a9d2:	ed70 6a01 	vldmdb	r0!, {s13}
 800a9d6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a9da:	3c01      	subs	r4, #1
 800a9dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a9e0:	ed00 7a01 	vstr	s14, [r0, #-4]
 800a9e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a9e8:	edc0 7a00 	vstr	s15, [r0]
 800a9ec:	e78d      	b.n	800a90a <__kernel_rem_pio2f+0x3de>
 800a9ee:	ed50 7a02 	vldr	s15, [r0, #-8]
 800a9f2:	ed70 6a01 	vldmdb	r0!, {s13}
 800a9f6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a9fa:	3c01      	subs	r4, #1
 800a9fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800aa00:	ed00 7a01 	vstr	s14, [r0, #-4]
 800aa04:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa08:	edc0 7a00 	vstr	s15, [r0]
 800aa0c:	e781      	b.n	800a912 <__kernel_rem_pio2f+0x3e6>
 800aa0e:	ed31 7a01 	vldmdb	r1!, {s14}
 800aa12:	3b01      	subs	r3, #1
 800aa14:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aa18:	e77f      	b.n	800a91a <__kernel_rem_pio2f+0x3ee>
 800aa1a:	eef1 6a66 	vneg.f32	s13, s13
 800aa1e:	eeb1 7a47 	vneg.f32	s14, s14
 800aa22:	edc6 6a00 	vstr	s13, [r6]
 800aa26:	ed86 7a01 	vstr	s14, [r6, #4]
 800aa2a:	eef1 7a67 	vneg.f32	s15, s15
 800aa2e:	e781      	b.n	800a934 <__kernel_rem_pio2f+0x408>

0800aa30 <__kernel_tanf>:
 800aa30:	b508      	push	{r3, lr}
 800aa32:	ee10 3a10 	vmov	r3, s0
 800aa36:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800aa3a:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 800aa3e:	eef0 7a40 	vmov.f32	s15, s0
 800aa42:	da17      	bge.n	800aa74 <__kernel_tanf+0x44>
 800aa44:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 800aa48:	ee17 1a10 	vmov	r1, s14
 800aa4c:	bb41      	cbnz	r1, 800aaa0 <__kernel_tanf+0x70>
 800aa4e:	1c43      	adds	r3, r0, #1
 800aa50:	4313      	orrs	r3, r2
 800aa52:	d108      	bne.n	800aa66 <__kernel_tanf+0x36>
 800aa54:	f7ff f9de 	bl	8009e14 <fabsf>
 800aa58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aa5c:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800aa60:	eeb0 0a67 	vmov.f32	s0, s15
 800aa64:	bd08      	pop	{r3, pc}
 800aa66:	2801      	cmp	r0, #1
 800aa68:	d0fa      	beq.n	800aa60 <__kernel_tanf+0x30>
 800aa6a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800aa6e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800aa72:	e7f5      	b.n	800aa60 <__kernel_tanf+0x30>
 800aa74:	494e      	ldr	r1, [pc, #312]	; (800abb0 <__kernel_tanf+0x180>)
 800aa76:	428a      	cmp	r2, r1
 800aa78:	dd12      	ble.n	800aaa0 <__kernel_tanf+0x70>
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800abb4 <__kernel_tanf+0x184>
 800aa80:	bfb8      	it	lt
 800aa82:	eef1 7a40 	vneglt.f32	s15, s0
 800aa86:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa8a:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800abb8 <__kernel_tanf+0x188>
 800aa8e:	bfb8      	it	lt
 800aa90:	eef1 0a60 	vneglt.f32	s1, s1
 800aa94:	ee77 0a60 	vsub.f32	s1, s14, s1
 800aa98:	ee70 7aa7 	vadd.f32	s15, s1, s15
 800aa9c:	eddf 0a47 	vldr	s1, [pc, #284]	; 800abbc <__kernel_tanf+0x18c>
 800aaa0:	ed9f 6a47 	vldr	s12, [pc, #284]	; 800abc0 <__kernel_tanf+0x190>
 800aaa4:	eddf 5a47 	vldr	s11, [pc, #284]	; 800abc4 <__kernel_tanf+0x194>
 800aaa8:	ed9f 5a47 	vldr	s10, [pc, #284]	; 800abc8 <__kernel_tanf+0x198>
 800aaac:	4940      	ldr	r1, [pc, #256]	; (800abb0 <__kernel_tanf+0x180>)
 800aaae:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800aab2:	428a      	cmp	r2, r1
 800aab4:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800aab8:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800aabc:	eee7 5a06 	vfma.f32	s11, s14, s12
 800aac0:	ed9f 6a42 	vldr	s12, [pc, #264]	; 800abcc <__kernel_tanf+0x19c>
 800aac4:	eea5 6a87 	vfma.f32	s12, s11, s14
 800aac8:	eddf 5a41 	vldr	s11, [pc, #260]	; 800abd0 <__kernel_tanf+0x1a0>
 800aacc:	eee6 5a07 	vfma.f32	s11, s12, s14
 800aad0:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800abd4 <__kernel_tanf+0x1a4>
 800aad4:	eea5 6a87 	vfma.f32	s12, s11, s14
 800aad8:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800abd8 <__kernel_tanf+0x1a8>
 800aadc:	eee6 5a07 	vfma.f32	s11, s12, s14
 800aae0:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 800abdc <__kernel_tanf+0x1ac>
 800aae4:	eea7 6a05 	vfma.f32	s12, s14, s10
 800aae8:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 800abe0 <__kernel_tanf+0x1b0>
 800aaec:	eea6 5a07 	vfma.f32	s10, s12, s14
 800aaf0:	ed9f 6a3c 	vldr	s12, [pc, #240]	; 800abe4 <__kernel_tanf+0x1b4>
 800aaf4:	eea5 6a07 	vfma.f32	s12, s10, s14
 800aaf8:	ed9f 5a3b 	vldr	s10, [pc, #236]	; 800abe8 <__kernel_tanf+0x1b8>
 800aafc:	eea6 5a07 	vfma.f32	s10, s12, s14
 800ab00:	ed9f 6a3a 	vldr	s12, [pc, #232]	; 800abec <__kernel_tanf+0x1bc>
 800ab04:	eea5 6a07 	vfma.f32	s12, s10, s14
 800ab08:	eeb0 7a46 	vmov.f32	s14, s12
 800ab0c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ab10:	eeb0 6a60 	vmov.f32	s12, s1
 800ab14:	eea7 6a24 	vfma.f32	s12, s14, s9
 800ab18:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800abf0 <__kernel_tanf+0x1c0>
 800ab1c:	eee6 0a26 	vfma.f32	s1, s12, s13
 800ab20:	eee4 0a87 	vfma.f32	s1, s9, s14
 800ab24:	ee77 6aa0 	vadd.f32	s13, s15, s1
 800ab28:	dd1d      	ble.n	800ab66 <__kernel_tanf+0x136>
 800ab2a:	ee07 0a10 	vmov	s14, r0
 800ab2e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ab32:	ee66 5aa6 	vmul.f32	s11, s13, s13
 800ab36:	ee76 6a87 	vadd.f32	s13, s13, s14
 800ab3a:	179b      	asrs	r3, r3, #30
 800ab3c:	ee85 6aa6 	vdiv.f32	s12, s11, s13
 800ab40:	f003 0302 	and.w	r3, r3, #2
 800ab44:	f1c3 0301 	rsb	r3, r3, #1
 800ab48:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800ab4c:	ee76 0a60 	vsub.f32	s1, s12, s1
 800ab50:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ab54:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800ab58:	ee07 3a90 	vmov	s15, r3
 800ab5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab60:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab64:	e77c      	b.n	800aa60 <__kernel_tanf+0x30>
 800ab66:	2801      	cmp	r0, #1
 800ab68:	d01f      	beq.n	800abaa <__kernel_tanf+0x17a>
 800ab6a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ab6e:	eec7 5a26 	vdiv.f32	s11, s14, s13
 800ab72:	4b20      	ldr	r3, [pc, #128]	; (800abf4 <__kernel_tanf+0x1c4>)
 800ab74:	ee16 2a90 	vmov	r2, s13
 800ab78:	401a      	ands	r2, r3
 800ab7a:	ee06 2a10 	vmov	s12, r2
 800ab7e:	ee15 2a90 	vmov	r2, s11
 800ab82:	4013      	ands	r3, r2
 800ab84:	ee07 3a10 	vmov	s14, r3
 800ab88:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ab8c:	eee6 6a07 	vfma.f32	s13, s12, s14
 800ab90:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ab94:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800ab98:	eef0 7a66 	vmov.f32	s15, s13
 800ab9c:	eee7 7a20 	vfma.f32	s15, s14, s1
 800aba0:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800aba4:	eef0 7a47 	vmov.f32	s15, s14
 800aba8:	e75a      	b.n	800aa60 <__kernel_tanf+0x30>
 800abaa:	eef0 7a66 	vmov.f32	s15, s13
 800abae:	e757      	b.n	800aa60 <__kernel_tanf+0x30>
 800abb0:	3f2ca13f 	.word	0x3f2ca13f
 800abb4:	3f490fda 	.word	0x3f490fda
 800abb8:	33222168 	.word	0x33222168
 800abbc:	00000000 	.word	0x00000000
 800abc0:	37d95384 	.word	0x37d95384
 800abc4:	3895c07a 	.word	0x3895c07a
 800abc8:	b79bae5f 	.word	0xb79bae5f
 800abcc:	398137b9 	.word	0x398137b9
 800abd0:	3abede48 	.word	0x3abede48
 800abd4:	3c11371f 	.word	0x3c11371f
 800abd8:	3d5d0dd1 	.word	0x3d5d0dd1
 800abdc:	38a3f445 	.word	0x38a3f445
 800abe0:	3a1a26c8 	.word	0x3a1a26c8
 800abe4:	3b6b6916 	.word	0x3b6b6916
 800abe8:	3cb327a4 	.word	0x3cb327a4
 800abec:	3e088889 	.word	0x3e088889
 800abf0:	3eaaaaab 	.word	0x3eaaaaab
 800abf4:	fffff000 	.word	0xfffff000

0800abf8 <with_errnof>:
 800abf8:	b510      	push	{r4, lr}
 800abfa:	ed2d 8b02 	vpush	{d8}
 800abfe:	eeb0 8a40 	vmov.f32	s16, s0
 800ac02:	4604      	mov	r4, r0
 800ac04:	f7ff f84a 	bl	8009c9c <__errno>
 800ac08:	eeb0 0a48 	vmov.f32	s0, s16
 800ac0c:	ecbd 8b02 	vpop	{d8}
 800ac10:	6004      	str	r4, [r0, #0]
 800ac12:	bd10      	pop	{r4, pc}

0800ac14 <xflowf>:
 800ac14:	b130      	cbz	r0, 800ac24 <xflowf+0x10>
 800ac16:	eef1 7a40 	vneg.f32	s15, s0
 800ac1a:	2022      	movs	r0, #34	; 0x22
 800ac1c:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ac20:	f7ff bfea 	b.w	800abf8 <with_errnof>
 800ac24:	eef0 7a40 	vmov.f32	s15, s0
 800ac28:	e7f7      	b.n	800ac1a <xflowf+0x6>
	...

0800ac2c <__math_uflowf>:
 800ac2c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ac34 <__math_uflowf+0x8>
 800ac30:	f7ff bff0 	b.w	800ac14 <xflowf>
 800ac34:	10000000 	.word	0x10000000

0800ac38 <__math_may_uflowf>:
 800ac38:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ac40 <__math_may_uflowf+0x8>
 800ac3c:	f7ff bfea 	b.w	800ac14 <xflowf>
 800ac40:	1a200000 	.word	0x1a200000

0800ac44 <__math_oflowf>:
 800ac44:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ac4c <__math_oflowf+0x8>
 800ac48:	f7ff bfe4 	b.w	800ac14 <xflowf>
 800ac4c:	70000000 	.word	0x70000000

0800ac50 <__math_divzerof>:
 800ac50:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ac54:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800ac58:	2800      	cmp	r0, #0
 800ac5a:	fe40 7a27 	vseleq.f32	s15, s0, s15
 800ac5e:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800ac6c <__math_divzerof+0x1c>
 800ac62:	2022      	movs	r0, #34	; 0x22
 800ac64:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800ac68:	f7ff bfc6 	b.w	800abf8 <with_errnof>
 800ac6c:	00000000 	.word	0x00000000

0800ac70 <__math_invalidf>:
 800ac70:	eef0 7a40 	vmov.f32	s15, s0
 800ac74:	ee30 7a40 	vsub.f32	s14, s0, s0
 800ac78:	eef4 7a67 	vcmp.f32	s15, s15
 800ac7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac80:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800ac84:	d602      	bvs.n	800ac8c <__math_invalidf+0x1c>
 800ac86:	2021      	movs	r0, #33	; 0x21
 800ac88:	f7ff bfb6 	b.w	800abf8 <with_errnof>
 800ac8c:	4770      	bx	lr

0800ac8e <matherr>:
 800ac8e:	2000      	movs	r0, #0
 800ac90:	4770      	bx	lr
	...

0800ac94 <expm1f>:
 800ac94:	ee10 2a10 	vmov	r2, s0
 800ac98:	4984      	ldr	r1, [pc, #528]	; (800aeac <expm1f+0x218>)
 800ac9a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800ac9e:	428b      	cmp	r3, r1
 800aca0:	d923      	bls.n	800acea <expm1f+0x56>
 800aca2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800aca6:	d902      	bls.n	800acae <expm1f+0x1a>
 800aca8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800acac:	4770      	bx	lr
 800acae:	d105      	bne.n	800acbc <expm1f+0x28>
 800acb0:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800acb4:	2a00      	cmp	r2, #0
 800acb6:	fe20 0a27 	vselge.f32	s0, s0, s15
 800acba:	4770      	bx	lr
 800acbc:	2a00      	cmp	r2, #0
 800acbe:	db08      	blt.n	800acd2 <expm1f+0x3e>
 800acc0:	4a7b      	ldr	r2, [pc, #492]	; (800aeb0 <expm1f+0x21c>)
 800acc2:	4293      	cmp	r3, r2
 800acc4:	f240 80ea 	bls.w	800ae9c <expm1f+0x208>
 800acc8:	ed9f 0a7a 	vldr	s0, [pc, #488]	; 800aeb4 <expm1f+0x220>
 800accc:	ee20 0a00 	vmul.f32	s0, s0, s0
 800acd0:	4770      	bx	lr
 800acd2:	eddf 7a79 	vldr	s15, [pc, #484]	; 800aeb8 <expm1f+0x224>
 800acd6:	ee70 7a27 	vadd.f32	s15, s0, s15
 800acda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800acde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ace2:	d554      	bpl.n	800ad8e <expm1f+0xfa>
 800ace4:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 800ace8:	4770      	bx	lr
 800acea:	4974      	ldr	r1, [pc, #464]	; (800aebc <expm1f+0x228>)
 800acec:	428b      	cmp	r3, r1
 800acee:	d96c      	bls.n	800adca <expm1f+0x136>
 800acf0:	4973      	ldr	r1, [pc, #460]	; (800aec0 <expm1f+0x22c>)
 800acf2:	428b      	cmp	r3, r1
 800acf4:	d84b      	bhi.n	800ad8e <expm1f+0xfa>
 800acf6:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800aec4 <expm1f+0x230>
 800acfa:	2a00      	cmp	r2, #0
 800acfc:	bfa7      	ittee	ge
 800acfe:	ee30 7a47 	vsubge.f32	s14, s0, s14
 800ad02:	eddf 7a71 	vldrge	s15, [pc, #452]	; 800aec8 <expm1f+0x234>
 800ad06:	eddf 7a71 	vldrlt	s15, [pc, #452]	; 800aecc <expm1f+0x238>
 800ad0a:	ee30 7a07 	vaddlt.f32	s14, s0, s14
 800ad0e:	bfac      	ite	ge
 800ad10:	2301      	movge	r3, #1
 800ad12:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ad16:	ee37 0a67 	vsub.f32	s0, s14, s15
 800ad1a:	ee37 7a40 	vsub.f32	s14, s14, s0
 800ad1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ad22:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800ad26:	ee20 5a25 	vmul.f32	s10, s0, s11
 800ad2a:	eddf 6a69 	vldr	s13, [pc, #420]	; 800aed0 <expm1f+0x23c>
 800ad2e:	ed9f 6a69 	vldr	s12, [pc, #420]	; 800aed4 <expm1f+0x240>
 800ad32:	ee20 7a05 	vmul.f32	s14, s0, s10
 800ad36:	eea7 6a26 	vfma.f32	s12, s14, s13
 800ad3a:	eddf 6a67 	vldr	s13, [pc, #412]	; 800aed8 <expm1f+0x244>
 800ad3e:	eee6 6a07 	vfma.f32	s13, s12, s14
 800ad42:	ed9f 6a66 	vldr	s12, [pc, #408]	; 800aedc <expm1f+0x248>
 800ad46:	eea6 6a87 	vfma.f32	s12, s13, s14
 800ad4a:	eddf 6a65 	vldr	s13, [pc, #404]	; 800aee0 <expm1f+0x24c>
 800ad4e:	eee6 6a07 	vfma.f32	s13, s12, s14
 800ad52:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800ad56:	eef0 4a46 	vmov.f32	s9, s12
 800ad5a:	eee6 4a87 	vfma.f32	s9, s13, s14
 800ad5e:	eef0 6a64 	vmov.f32	s13, s9
 800ad62:	eef0 4a08 	vmov.f32	s9, #8	; 0x40400000  3.0
 800ad66:	eee5 4a66 	vfms.f32	s9, s10, s13
 800ad6a:	ee36 5ae4 	vsub.f32	s10, s13, s9
 800ad6e:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800ad72:	eee0 6a64 	vfms.f32	s13, s0, s9
 800ad76:	eef0 4a66 	vmov.f32	s9, s13
 800ad7a:	eec5 6a24 	vdiv.f32	s13, s10, s9
 800ad7e:	ee66 6a87 	vmul.f32	s13, s13, s14
 800ad82:	bb83      	cbnz	r3, 800ade6 <expm1f+0x152>
 800ad84:	eef0 7a47 	vmov.f32	s15, s14
 800ad88:	eed0 7a26 	vfnms.f32	s15, s0, s13
 800ad8c:	e026      	b.n	800addc <expm1f+0x148>
 800ad8e:	eddf 7a55 	vldr	s15, [pc, #340]	; 800aee4 <expm1f+0x250>
 800ad92:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800ad96:	ee20 7a27 	vmul.f32	s14, s0, s15
 800ad9a:	eefe 7a00 	vmov.f32	s15, #224	; 0xbf000000 -0.5
 800ad9e:	2a00      	cmp	r2, #0
 800ada0:	fe66 7aa7 	vselge.f32	s15, s13, s15
 800ada4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ada8:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800aec4 <expm1f+0x230>
 800adac:	eddf 6a46 	vldr	s13, [pc, #280]	; 800aec8 <expm1f+0x234>
 800adb0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800adb4:	ee17 3a90 	vmov	r3, s15
 800adb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800adbc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800adc0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800adc4:	eeb0 7a40 	vmov.f32	s14, s0
 800adc8:	e7a5      	b.n	800ad16 <expm1f+0x82>
 800adca:	f1b3 5f4c 	cmp.w	r3, #855638016	; 0x33000000
 800adce:	d208      	bcs.n	800ade2 <expm1f+0x14e>
 800add0:	eddf 7a38 	vldr	s15, [pc, #224]	; 800aeb4 <expm1f+0x220>
 800add4:	ee70 7a27 	vadd.f32	s15, s0, s15
 800add8:	ee77 7ae7 	vsub.f32	s15, s15, s15
 800addc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ade0:	4770      	bx	lr
 800ade2:	2300      	movs	r3, #0
 800ade4:	e79d      	b.n	800ad22 <expm1f+0x8e>
 800ade6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800adea:	1c5a      	adds	r2, r3, #1
 800adec:	eed6 7a80 	vfnms.f32	s15, s13, s0
 800adf0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800adf4:	d106      	bne.n	800ae04 <expm1f+0x170>
 800adf6:	ee70 7a67 	vsub.f32	s15, s0, s15
 800adfa:	eebe 0a00 	vmov.f32	s0, #224	; 0xbf000000 -0.5
 800adfe:	eea7 0aa5 	vfma.f32	s0, s15, s11
 800ae02:	4770      	bx	lr
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	d118      	bne.n	800ae3a <expm1f+0x1a6>
 800ae08:	eebd 7a00 	vmov.f32	s14, #208	; 0xbe800000 -0.250
 800ae0c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800ae10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae14:	bf41      	itttt	mi
 800ae16:	ee30 0a25 	vaddmi.f32	s0, s0, s11
 800ae1a:	ee37 0ac0 	vsubmi.f32	s0, s15, s0
 800ae1e:	eef8 7a00 	vmovmi.f32	s15, #128	; 0xc0000000 -2.0
 800ae22:	ee20 0a27 	vmulmi.f32	s0, s0, s15
 800ae26:	bf5f      	itttt	pl
 800ae28:	ee30 0a67 	vsubpl.f32	s0, s0, s15
 800ae2c:	eef0 7a00 	vmovpl.f32	s15, #0	; 0x40000000  2.0
 800ae30:	eea0 6a27 	vfmapl.f32	s12, s0, s15
 800ae34:	eeb0 0a46 	vmovpl.f32	s0, s12
 800ae38:	4770      	bx	lr
 800ae3a:	1c5a      	adds	r2, r3, #1
 800ae3c:	2a39      	cmp	r2, #57	; 0x39
 800ae3e:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 800ae42:	d90b      	bls.n	800ae5c <expm1f+0x1c8>
 800ae44:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800ae48:	ee36 0a40 	vsub.f32	s0, s12, s0
 800ae4c:	ee10 3a10 	vmov	r3, s0
 800ae50:	440b      	add	r3, r1
 800ae52:	ee00 3a10 	vmov	s0, r3
 800ae56:	ee30 0a46 	vsub.f32	s0, s0, s12
 800ae5a:	4770      	bx	lr
 800ae5c:	2b16      	cmp	r3, #22
 800ae5e:	dc11      	bgt.n	800ae84 <expm1f+0x1f0>
 800ae60:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ae64:	fa42 f303 	asr.w	r3, r2, r3
 800ae68:	f1c3 537e 	rsb	r3, r3, #1065353216	; 0x3f800000
 800ae6c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800ae70:	ee07 3a90 	vmov	s15, r3
 800ae74:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800ae78:	ee10 3a10 	vmov	r3, s0
 800ae7c:	440b      	add	r3, r1
 800ae7e:	ee00 3a10 	vmov	s0, r3
 800ae82:	4770      	bx	lr
 800ae84:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800ae88:	05db      	lsls	r3, r3, #23
 800ae8a:	ee07 3a10 	vmov	s14, r3
 800ae8e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ae92:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ae96:	ee30 0a06 	vadd.f32	s0, s0, s12
 800ae9a:	e7ed      	b.n	800ae78 <expm1f+0x1e4>
 800ae9c:	eddf 7a11 	vldr	s15, [pc, #68]	; 800aee4 <expm1f+0x250>
 800aea0:	ee20 7a27 	vmul.f32	s14, s0, s15
 800aea4:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800aea8:	e77c      	b.n	800ada4 <expm1f+0x110>
 800aeaa:	bf00      	nop
 800aeac:	4195b843 	.word	0x4195b843
 800aeb0:	42b17217 	.word	0x42b17217
 800aeb4:	7149f2ca 	.word	0x7149f2ca
 800aeb8:	0da24260 	.word	0x0da24260
 800aebc:	3eb17218 	.word	0x3eb17218
 800aec0:	3f851591 	.word	0x3f851591
 800aec4:	3f317180 	.word	0x3f317180
 800aec8:	3717f7d1 	.word	0x3717f7d1
 800aecc:	b717f7d1 	.word	0xb717f7d1
 800aed0:	b457edbb 	.word	0xb457edbb
 800aed4:	36867e54 	.word	0x36867e54
 800aed8:	b8a670cd 	.word	0xb8a670cd
 800aedc:	3ad00d01 	.word	0x3ad00d01
 800aee0:	bd088889 	.word	0xbd088889
 800aee4:	3fb8aa3b 	.word	0x3fb8aa3b

0800aee8 <finitef>:
 800aee8:	ee10 3a10 	vmov	r3, s0
 800aeec:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800aef0:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800aef4:	bfac      	ite	ge
 800aef6:	2000      	movge	r0, #0
 800aef8:	2001      	movlt	r0, #1
 800aefa:	4770      	bx	lr

0800aefc <floorf>:
 800aefc:	ee10 3a10 	vmov	r3, s0
 800af00:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800af04:	0dca      	lsrs	r2, r1, #23
 800af06:	3a7f      	subs	r2, #127	; 0x7f
 800af08:	2a16      	cmp	r2, #22
 800af0a:	dc2a      	bgt.n	800af62 <floorf+0x66>
 800af0c:	2a00      	cmp	r2, #0
 800af0e:	da11      	bge.n	800af34 <floorf+0x38>
 800af10:	eddf 7a18 	vldr	s15, [pc, #96]	; 800af74 <floorf+0x78>
 800af14:	ee30 0a27 	vadd.f32	s0, s0, s15
 800af18:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800af1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af20:	dd05      	ble.n	800af2e <floorf+0x32>
 800af22:	2b00      	cmp	r3, #0
 800af24:	da23      	bge.n	800af6e <floorf+0x72>
 800af26:	4a14      	ldr	r2, [pc, #80]	; (800af78 <floorf+0x7c>)
 800af28:	2900      	cmp	r1, #0
 800af2a:	bf18      	it	ne
 800af2c:	4613      	movne	r3, r2
 800af2e:	ee00 3a10 	vmov	s0, r3
 800af32:	4770      	bx	lr
 800af34:	4911      	ldr	r1, [pc, #68]	; (800af7c <floorf+0x80>)
 800af36:	4111      	asrs	r1, r2
 800af38:	420b      	tst	r3, r1
 800af3a:	d0fa      	beq.n	800af32 <floorf+0x36>
 800af3c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800af74 <floorf+0x78>
 800af40:	ee30 0a27 	vadd.f32	s0, s0, s15
 800af44:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800af48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af4c:	ddef      	ble.n	800af2e <floorf+0x32>
 800af4e:	2b00      	cmp	r3, #0
 800af50:	bfbe      	ittt	lt
 800af52:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800af56:	fa40 f202 	asrlt.w	r2, r0, r2
 800af5a:	189b      	addlt	r3, r3, r2
 800af5c:	ea23 0301 	bic.w	r3, r3, r1
 800af60:	e7e5      	b.n	800af2e <floorf+0x32>
 800af62:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800af66:	d3e4      	bcc.n	800af32 <floorf+0x36>
 800af68:	ee30 0a00 	vadd.f32	s0, s0, s0
 800af6c:	4770      	bx	lr
 800af6e:	2300      	movs	r3, #0
 800af70:	e7dd      	b.n	800af2e <floorf+0x32>
 800af72:	bf00      	nop
 800af74:	7149f2ca 	.word	0x7149f2ca
 800af78:	bf800000 	.word	0xbf800000
 800af7c:	007fffff 	.word	0x007fffff

0800af80 <scalbnf>:
 800af80:	b508      	push	{r3, lr}
 800af82:	ee10 2a10 	vmov	r2, s0
 800af86:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800af8a:	ed2d 8b02 	vpush	{d8}
 800af8e:	eef0 0a40 	vmov.f32	s1, s0
 800af92:	d004      	beq.n	800af9e <scalbnf+0x1e>
 800af94:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800af98:	d306      	bcc.n	800afa8 <scalbnf+0x28>
 800af9a:	ee70 0a00 	vadd.f32	s1, s0, s0
 800af9e:	ecbd 8b02 	vpop	{d8}
 800afa2:	eeb0 0a60 	vmov.f32	s0, s1
 800afa6:	bd08      	pop	{r3, pc}
 800afa8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800afac:	d21c      	bcs.n	800afe8 <scalbnf+0x68>
 800afae:	4b1f      	ldr	r3, [pc, #124]	; (800b02c <scalbnf+0xac>)
 800afb0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800b030 <scalbnf+0xb0>
 800afb4:	4298      	cmp	r0, r3
 800afb6:	ee60 0a27 	vmul.f32	s1, s0, s15
 800afba:	db10      	blt.n	800afde <scalbnf+0x5e>
 800afbc:	ee10 2a90 	vmov	r2, s1
 800afc0:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800afc4:	3b19      	subs	r3, #25
 800afc6:	4403      	add	r3, r0
 800afc8:	2bfe      	cmp	r3, #254	; 0xfe
 800afca:	dd0f      	ble.n	800afec <scalbnf+0x6c>
 800afcc:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800b034 <scalbnf+0xb4>
 800afd0:	eeb0 0a48 	vmov.f32	s0, s16
 800afd4:	f000 f834 	bl	800b040 <copysignf>
 800afd8:	ee60 0a08 	vmul.f32	s1, s0, s16
 800afdc:	e7df      	b.n	800af9e <scalbnf+0x1e>
 800afde:	eddf 7a16 	vldr	s15, [pc, #88]	; 800b038 <scalbnf+0xb8>
 800afe2:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800afe6:	e7da      	b.n	800af9e <scalbnf+0x1e>
 800afe8:	0ddb      	lsrs	r3, r3, #23
 800afea:	e7ec      	b.n	800afc6 <scalbnf+0x46>
 800afec:	2b00      	cmp	r3, #0
 800afee:	dd06      	ble.n	800affe <scalbnf+0x7e>
 800aff0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800aff4:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800aff8:	ee00 3a90 	vmov	s1, r3
 800affc:	e7cf      	b.n	800af9e <scalbnf+0x1e>
 800affe:	f113 0f16 	cmn.w	r3, #22
 800b002:	da06      	bge.n	800b012 <scalbnf+0x92>
 800b004:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b008:	4298      	cmp	r0, r3
 800b00a:	dcdf      	bgt.n	800afcc <scalbnf+0x4c>
 800b00c:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800b038 <scalbnf+0xb8>
 800b010:	e7de      	b.n	800afd0 <scalbnf+0x50>
 800b012:	3319      	adds	r3, #25
 800b014:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800b018:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800b01c:	eddf 7a07 	vldr	s15, [pc, #28]	; 800b03c <scalbnf+0xbc>
 800b020:	ee07 3a10 	vmov	s14, r3
 800b024:	ee67 0a27 	vmul.f32	s1, s14, s15
 800b028:	e7b9      	b.n	800af9e <scalbnf+0x1e>
 800b02a:	bf00      	nop
 800b02c:	ffff3cb0 	.word	0xffff3cb0
 800b030:	4c000000 	.word	0x4c000000
 800b034:	7149f2ca 	.word	0x7149f2ca
 800b038:	0da24260 	.word	0x0da24260
 800b03c:	33000000 	.word	0x33000000

0800b040 <copysignf>:
 800b040:	ee10 3a10 	vmov	r3, s0
 800b044:	ee10 2a90 	vmov	r2, s1
 800b048:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b04c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800b050:	4313      	orrs	r3, r2
 800b052:	ee00 3a10 	vmov	s0, r3
 800b056:	4770      	bx	lr

0800b058 <_init>:
 800b058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b05a:	bf00      	nop
 800b05c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b05e:	bc08      	pop	{r3}
 800b060:	469e      	mov	lr, r3
 800b062:	4770      	bx	lr

0800b064 <_fini>:
 800b064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b066:	bf00      	nop
 800b068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b06a:	bc08      	pop	{r3}
 800b06c:	469e      	mov	lr, r3
 800b06e:	4770      	bx	lr
