Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrator\Desktop\suhddpsram32x57.qsys --block-symbol-file --output-directory=C:\Users\Administrator\Desktop\suhddpsram32x57 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/suhddpsram32x57.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: suhddpsram32x57.ram_2port_0: Targeting device family: Arria 10.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrator\Desktop\suhddpsram32x57.qsys --synthesis=VERILOG --output-directory=C:\Users\Administrator\Desktop\suhddpsram32x57 --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/suhddpsram32x57.qsys
Progress: Reading input file
Progress: Adding ram_2port_0 [ram_2port 19.1]
Progress: Parameterizing module ram_2port_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: suhddpsram32x57.ram_2port_0: Targeting device family: Arria 10.
Info: suhddpsram32x57: "Transforming system: suhddpsram32x57"
Info: suhddpsram32x57: Running transform generation_view_transform
Info: suhddpsram32x57: Running transform generation_view_transform took 0.000s
Info: ram_2port_0: Running transform generation_view_transform
Info: ram_2port_0: Running transform generation_view_transform took 0.000s
Info: suhddpsram32x57: Running transform merlin_avalon_transform
Info: suhddpsram32x57: Running transform merlin_avalon_transform took 0.101s
Info: suhddpsram32x57: "Naming system components in system: suhddpsram32x57"
Info: suhddpsram32x57: "Processing generation queue"
Info: suhddpsram32x57: "Generating: suhddpsram32x57"
Info: suhddpsram32x57: "Generating: suhddpsram32x57_ram_2port_191_5cp27sq"
Info: suhddpsram32x57: Done "suhddpsram32x57" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
