Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov  9 16:11:03 2023
| Host         : MyT14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (12)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: SW[12] (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/exp_unit/csr/CSR_reg[0][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/exp_vector_WB_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/reg_MEM_WB/isFlushed_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.018        0.000                      0                 6722        0.081        0.000                      0                 6722        3.000        0.000                       0                  2803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.513        0.000                      0                  190        0.103        0.000                      0                  190        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.686        0.000                      0                   20        0.265        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          22.289        0.000                      0                 5199        0.081        0.000                      0                 5199       49.500        0.000                       0                  2687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.252        0.000                      0                   18        0.317        0.000                      0                   18  
sys_clk_pin   clkout3             5.018        0.000                      0                   12        0.162        0.000                      0                   12  
clkout2       clkout3            15.919        0.000                      0                    2        0.820        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 43.592        0.000                      0                 1297        0.812        0.000                      0                 1297  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.076ns (26.921%)  route 2.921ns (73.079%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.631     5.234    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.362    CLK_GEN/led_counter[16]
    SLICE_X60Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.486 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.793    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X60Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.225    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.349 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.573     7.922    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.046 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.228    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.124     8.352 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.879     9.231    CLK_GEN/led_clk_0
    SLICE_X61Y96         FDRE                                         r  CLK_GEN/led_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509    14.932    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  CLK_GEN/led_counter_reg[1]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    14.743    CLK_GEN/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.076ns (26.921%)  route 2.921ns (73.079%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.631     5.234    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.362    CLK_GEN/led_counter[16]
    SLICE_X60Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.486 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.793    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X60Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.225    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.349 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.573     7.922    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.046 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.228    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.124     8.352 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.879     9.231    CLK_GEN/led_clk_0
    SLICE_X61Y96         FDRE                                         r  CLK_GEN/led_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509    14.932    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  CLK_GEN/led_counter_reg[2]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    14.743    CLK_GEN/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.076ns (26.921%)  route 2.921ns (73.079%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.631     5.234    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.362    CLK_GEN/led_counter[16]
    SLICE_X60Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.486 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.793    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X60Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.225    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.349 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.573     7.922    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.046 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.228    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.124     8.352 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.879     9.231    CLK_GEN/led_clk_0
    SLICE_X61Y96         FDRE                                         r  CLK_GEN/led_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509    14.932    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    14.743    CLK_GEN/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.513ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.076ns (26.921%)  route 2.921ns (73.079%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.631     5.234    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.456     5.690 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.362    CLK_GEN/led_counter[16]
    SLICE_X60Y99         LUT4 (Prop_lut4_I3_O)        0.124     6.486 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.793    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X60Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.917 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.225    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.349 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.573     7.922    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X60Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.046 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.228    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.124     8.352 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.879     9.231    CLK_GEN/led_clk_0
    SLICE_X61Y96         FDRE                                         r  CLK_GEN/led_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.509    14.932    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y96         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X61Y96         FDRE (Setup_fdre_C_R)       -0.429    14.743    CLK_GEN/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  5.513    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.070ns (27.758%)  route 2.785ns (72.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419     5.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           1.222     6.875    uart_tx_ctrl/txState[1]
    SLICE_X3Y71          LUT2 (Prop_lut2_I1_O)        0.325     7.200 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=34, routed)          0.924     8.124    uart_tx_ctrl/uart_ready
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.326     8.450 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.639     9.089    uart_tx_ctrl/bitTmr
    SLICE_X10Y74         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.524    14.632    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.070ns (27.758%)  route 2.785ns (72.242%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419     5.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           1.222     6.875    uart_tx_ctrl/txState[1]
    SLICE_X3Y71          LUT2 (Prop_lut2_I1_O)        0.325     7.200 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=34, routed)          0.924     8.124    uart_tx_ctrl/uart_ready
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.326     8.450 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.639     9.089    uart_tx_ctrl/bitTmr
    SLICE_X10Y74         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y74         FDRE (Setup_fdre_C_R)       -0.524    14.632    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.070ns (27.879%)  route 2.768ns (72.121%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419     5.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           1.222     6.875    uart_tx_ctrl/txState[1]
    SLICE_X3Y71          LUT2 (Prop_lut2_I1_O)        0.325     7.200 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=34, routed)          0.924     8.124    uart_tx_ctrl/uart_ready
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.326     8.450 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.623     9.073    uart_tx_ctrl/bitTmr
    SLICE_X10Y72         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.936    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.524    14.635    uart_tx_ctrl/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.070ns (27.879%)  route 2.768ns (72.121%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419     5.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           1.222     6.875    uart_tx_ctrl/txState[1]
    SLICE_X3Y71          LUT2 (Prop_lut2_I1_O)        0.325     7.200 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=34, routed)          0.924     8.124    uart_tx_ctrl/uart_ready
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.326     8.450 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.623     9.073    uart_tx_ctrl/bitTmr
    SLICE_X10Y72         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.936    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[5]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.524    14.635    uart_tx_ctrl/bitTmr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.070ns (27.879%)  route 2.768ns (72.121%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419     5.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           1.222     6.875    uart_tx_ctrl/txState[1]
    SLICE_X3Y71          LUT2 (Prop_lut2_I1_O)        0.325     7.200 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=34, routed)          0.924     8.124    uart_tx_ctrl/uart_ready
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.326     8.450 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.623     9.073    uart_tx_ctrl/bitTmr
    SLICE_X10Y72         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.936    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[6]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.524    14.635    uart_tx_ctrl/bitTmr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.070ns (27.879%)  route 2.768ns (72.121%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419     5.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           1.222     6.875    uart_tx_ctrl/txState[1]
    SLICE_X3Y71          LUT2 (Prop_lut2_I1_O)        0.325     7.200 r  uart_tx_ctrl/txBit_i_1/O
                         net (fo=34, routed)          0.924     8.124    uart_tx_ctrl/uart_ready
    SLICE_X11Y72         LUT6 (Prop_lut6_I5_O)        0.326     8.450 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.623     9.073    uart_tx_ctrl/bitTmr
    SLICE_X10Y72         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.513    14.936    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.524    14.635    uart_tx_ctrl/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    CLK_GEN/led_counter[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.905    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  CLK_GEN/led_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.959    CLK_GEN/led_counter0_carry__3_n_7
    SLICE_X61Y100        FDRE                                         r  CLK_GEN/led_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y100        FDRE                                         r  CLK_GEN/led_counter_reg[17]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    CLK_GEN/led_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    CLK_GEN/led_counter[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.905    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.970 r  CLK_GEN/led_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.970    CLK_GEN/led_counter0_carry__3_n_5
    SLICE_X61Y100        FDRE                                         r  CLK_GEN/led_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y100        FDRE                                         r  CLK_GEN/led_counter_reg[19]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    CLK_GEN/led_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    CLK_GEN/led_counter[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.905    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.995 r  CLK_GEN/led_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.995    CLK_GEN/led_counter0_carry__3_n_6
    SLICE_X61Y100        FDRE                                         r  CLK_GEN/led_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y100        FDRE                                         r  CLK_GEN/led_counter_reg[18]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    CLK_GEN/led_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    CLK_GEN/led_counter[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.905    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.995 r  CLK_GEN/led_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.995    CLK_GEN/led_counter0_carry__3_n_4
    SLICE_X61Y100        FDRE                                         r  CLK_GEN/led_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y100        FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     1.856    CLK_GEN/led_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    CLK_GEN/led_counter[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.905    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.944    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  CLK_GEN/led_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.998    CLK_GEN/led_counter0_carry__4_n_7
    SLICE_X61Y101        FDRE                                         r  CLK_GEN/led_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y101        FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    CLK_GEN/led_counter[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.905    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.944    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.009 r  CLK_GEN/led_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.009    CLK_GEN/led_counter0_carry__4_n_5
    SLICE_X61Y101        FDRE                                         r  CLK_GEN/led_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y101        FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    CLK_GEN/led_counter[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.905    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.944    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.034 r  CLK_GEN/led_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.034    CLK_GEN/led_counter0_carry__4_n_6
    SLICE_X61Y101        FDRE                                         r  CLK_GEN/led_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y101        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    CLK_GEN/led_counter[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.905    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.944    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.034 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.034    CLK_GEN/led_counter0_carry__4_n_4
    SLICE_X61Y101        FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y101        FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y101        FDRE (Hold_fdre_C_D)         0.105     1.856    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.433ns (78.598%)  route 0.118ns (21.402%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    CLK_GEN/led_counter[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.905    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.944    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.983    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.037 r  CLK_GEN/led_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.037    CLK_GEN/led_counter0_carry__5_n_7
    SLICE_X61Y102        FDRE                                         r  CLK_GEN/led_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y102        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y102        FDRE (Hold_fdre_C_D)         0.105     1.856    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.444ns (79.017%)  route 0.118ns (20.983%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.567     1.486    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y99         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.745    CLK_GEN/led_counter[16]
    SLICE_X61Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.905 r  CLK_GEN/led_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.905    CLK_GEN/led_counter0_carry__2_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.944 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.944    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X61Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.983 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.983    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X61Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.048 r  CLK_GEN/led_counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.048    CLK_GEN/led_counter0_carry__5_n_5
    SLICE_X61Y102        FDRE                                         r  CLK_GEN/led_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.832     1.997    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y102        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X61Y102        FDRE (Hold_fdre_C_D)         0.105     1.856    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y100    CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X60Y100    CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y98     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y98     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y98     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y99     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y99     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y99     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      uart_tx_ctrl/bitIndex_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      uart_tx_ctrl/bitIndex_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      uart_tx_ctrl/bitIndex_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y73      uart_tx_ctrl/bitIndex_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y76      uart_tx_ctrl/bitIndex_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y76      uart_tx_ctrl/bitIndex_reg[29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y76      uart_tx_ctrl/bitIndex_reg[30]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X6Y73      uart_tx_ctrl/txBit_reg/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y100    CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y100    CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y100    CLK_GEN/led_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y100    CLK_GEN/led_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y100    CLK_GEN/led_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y100    CLK_GEN/led_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y101    CLK_GEN/led_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y101    CLK_GEN/led_counter_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.686ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.456ns (14.913%)  route 2.602ns (85.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 45.020 - 40.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.634     5.239    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          2.602     8.296    BTN_SCAN/p_0_in
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.594    45.020    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/C
                         clock pessimism              0.259    45.279    
                         clock uncertainty           -0.091    45.188    
    SLICE_X0Y82          FDRE (Setup_fdre_C_CE)      -0.205    44.983    BTN_SCAN/result_reg[1]
  -------------------------------------------------------------------
                         required time                         44.983    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                 36.686    

Slack (MET) :             37.025ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 1.543ns (52.818%)  route 1.378ns (47.182%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 44.939 - 40.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.634     5.239    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.378     7.073    BTN_SCAN/p_0_in
    SLICE_X43Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.197 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.197    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.598 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.160 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.160    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.513    44.939    BTN_SCAN/clk_disp
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.275    45.214    
                         clock uncertainty           -0.091    45.123    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.062    45.185    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.185    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                 37.025    

Slack (MET) :             37.046ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 1.522ns (52.476%)  route 1.378ns (47.524%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 44.939 - 40.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.634     5.239    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.378     7.073    BTN_SCAN/p_0_in
    SLICE_X43Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.197 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.197    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.598 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.139 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.139    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.513    44.939    BTN_SCAN/clk_disp
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.275    45.214    
                         clock uncertainty           -0.091    45.123    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.062    45.185    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.185    
                         arrival time                          -8.139    
  -------------------------------------------------------------------
                         slack                                 37.046    

Slack (MET) :             37.047ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 1.546ns (52.866%)  route 1.378ns (47.134%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 44.939 - 40.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.634     5.239    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.378     7.073    BTN_SCAN/p_0_in
    SLICE_X43Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.197 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.197    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.598 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.940 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.163 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.163    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.513    44.939    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.300    45.239    
                         clock uncertainty           -0.091    45.148    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)        0.062    45.210    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.210    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                 37.047    

Slack (MET) :             37.097ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 1.480ns (51.778%)  route 1.378ns (48.222%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 44.939 - 40.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.634     5.239    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.378     7.073    BTN_SCAN/p_0_in
    SLICE_X43Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.197 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.197    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.598 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.940 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.940    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.097 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.097    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.513    44.939    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.300    45.239    
                         clock uncertainty           -0.091    45.148    
    SLICE_X43Y99         FDRE (Setup_fdre_C_D)        0.046    45.194    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.194    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 37.097    

Slack (MET) :             37.120ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 1.448ns (51.232%)  route 1.378ns (48.768%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 44.939 - 40.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.634     5.239    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.378     7.073    BTN_SCAN/p_0_in
    SLICE_X43Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.197 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.197    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.598 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.065 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.065    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.513    44.939    BTN_SCAN/clk_disp
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.275    45.214    
                         clock uncertainty           -0.091    45.123    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.062    45.185    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.185    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                 37.120    

Slack (MET) :             37.136ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 1.432ns (50.954%)  route 1.378ns (49.046%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 44.939 - 40.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.634     5.239    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.378     7.073    BTN_SCAN/p_0_in
    SLICE_X43Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.197 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.197    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.598 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.826 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.826    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.049 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.049    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.513    44.939    BTN_SCAN/clk_disp
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.275    45.214    
                         clock uncertainty           -0.091    45.123    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.062    45.185    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.185    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                 37.136    

Slack (MET) :             37.139ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.429ns (50.902%)  route 1.378ns (49.098%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 44.939 - 40.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.634     5.239    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.378     7.073    BTN_SCAN/p_0_in
    SLICE_X43Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.197 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.197    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.598 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.046 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.046    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X43Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.513    44.939    BTN_SCAN/clk_disp
    SLICE_X43Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.275    45.214    
                         clock uncertainty           -0.091    45.123    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.062    45.185    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.185    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                 37.139    

Slack (MET) :             37.160ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 1.408ns (50.532%)  route 1.378ns (49.468%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 44.939 - 40.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.634     5.239    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.378     7.073    BTN_SCAN/p_0_in
    SLICE_X43Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.197 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.197    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.598 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.025 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.025    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X43Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.513    44.939    BTN_SCAN/clk_disp
    SLICE_X43Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.275    45.214    
                         clock uncertainty           -0.091    45.123    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.062    45.185    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.185    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                 37.160    

Slack (MET) :             37.234ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 1.334ns (49.182%)  route 1.378ns (50.818%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 44.939 - 40.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.634     5.239    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.456     5.695 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.378     7.073    BTN_SCAN/p_0_in
    SLICE_X43Y95         LUT2 (Prop_lut2_I1_O)        0.124     7.197 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.197    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.598 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.598    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.712 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.712    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.951 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.951    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X43Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.513    44.939    BTN_SCAN/clk_disp
    SLICE_X43Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.275    45.214    
                         clock uncertainty           -0.091    45.123    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.062    45.185    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         45.185    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                 37.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.569     1.490    BTN_SCAN/clk_disp
    SLICE_X33Y95         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.170     1.802    BTN_SCAN/result_reg[1]_0[0]
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.847 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    BTN_SCAN/result[0]_i_1_n_0
    SLICE_X33Y95         FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.840     2.007    BTN_SCAN/clk_disp
    SLICE_X33Y95         FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.516     1.490    
    SLICE_X33Y95         FDRE (Hold_fdre_C_D)         0.091     1.581    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.251ns (61.782%)  route 0.155ns (38.218%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.567     1.488    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.155     1.785    BTN_SCAN/p_0_in
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  BTN_SCAN/clk_count[12]_i_4/O
                         net (fo=1, routed)           0.000     1.830    BTN_SCAN/clk_count[12]_i_4_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.895 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.895    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.837     2.004    BTN_SCAN/clk_disp
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism             -0.499     1.504    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.105     1.609    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.096%)  route 0.156ns (37.904%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.567     1.488    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.156     1.786    BTN_SCAN/p_0_in
    SLICE_X43Y98         LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.831    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.901 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.837     2.004    BTN_SCAN/clk_disp
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.499     1.504    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.105     1.609    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.567     1.488    BTN_SCAN/clk_disp
    SLICE_X43Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.158     1.787    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X43Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X43Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.837     2.004    BTN_SCAN/clk_disp
    SLICE_X43Y97         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.488    
    SLICE_X43Y97         FDRE (Hold_fdre_C_D)         0.105     1.593    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.567     1.488    BTN_SCAN/clk_disp
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  BTN_SCAN/clk_count_reg[15]/Q
                         net (fo=1, routed)           0.158     1.787    BTN_SCAN/clk_count_reg_n_0_[15]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.832    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.837     2.004    BTN_SCAN/clk_disp
    SLICE_X43Y98         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.515     1.488    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.105     1.593    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.566     1.487    BTN_SCAN/clk_disp
    SLICE_X43Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.158     1.786    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X43Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.831    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X43Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.836     2.003    BTN_SCAN/clk_disp
    SLICE_X43Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.105     1.592    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.566     1.487    BTN_SCAN/clk_disp
    SLICE_X43Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.786    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X43Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.831    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X43Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.836     2.003    BTN_SCAN/clk_disp
    SLICE_X43Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.105     1.592    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.566     1.487    BTN_SCAN/clk_disp
    SLICE_X43Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.156     1.784    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X43Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.829    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X43Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.836     2.003    BTN_SCAN/clk_disp
    SLICE_X43Y95         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.105     1.592    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.567     1.488    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.156     1.785    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.830    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.900 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.837     2.004    BTN_SCAN/clk_disp
    SLICE_X43Y99         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.515     1.488    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.105     1.593    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.566     1.487    BTN_SCAN/clk_disp
    SLICE_X43Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.156     1.784    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X43Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.829    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X43Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.836     2.003    BTN_SCAN/clk_disp
    SLICE_X43Y96         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.105     1.592    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y95     BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y97     BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y97     BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y98     BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y98     BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y98     BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y98     BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y99     BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y95     BTN_SCAN/result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y95     BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y97     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y97     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y97     BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y97     BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y98     BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y98     BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y98     BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y98     BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y97     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y97     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y98     BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y98     BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y98     BTN_SCAN/clk_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y98     BTN_SCAN/clk_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y99     BTN_SCAN/clk_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y99     BTN_SCAN/clk_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y97     BTN_SCAN/clk_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y97     BTN_SCAN/clk_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       22.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.289ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.480ns  (logic 4.644ns (19.779%)  route 18.836ns (80.221%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=13 MUXF7=2)
  Clock Path Skew:        -3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    9.037ns = ( 59.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.301    55.905    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.152    56.057 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.071    57.128    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.426 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.611    59.037    core/data_ram/debug_clk
    SLICE_X55Y80         FDRE                                         r  core/data_ram/data_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.459    59.496 r  core/data_ram/data_reg[0][6]/Q
                         net (fo=5, routed)           1.839    61.336    core/data_ram/data_reg[0][7]_0[6]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    61.460 r  core/data_ram/MDR_WB[14]_i_58/O
                         net (fo=1, routed)           0.000    61.460    core/data_ram/MDR_WB[14]_i_58_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    61.677 r  core/data_ram/MDR_WB_reg[14]_i_37/O
                         net (fo=1, routed)           0.932    62.609    core/data_ram/MDR_WB_reg[14]_i_37_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.299    62.908 r  core/data_ram/MDR_WB[14]_i_18/O
                         net (fo=1, routed)           0.834    63.741    core/data_ram/MDR_WB[14]_i_18_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.124    63.865 r  core/data_ram/MDR_WB[14]_i_10/O
                         net (fo=1, routed)           0.942    64.807    core/data_ram/MDR_WB[14]_i_10_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124    64.931 f  core/data_ram/MDR_WB[14]_i_4/O
                         net (fo=1, routed)           1.390    66.321    core/mux_csrout/MDR_WB_reg[14]_1
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.124    66.445 r  core/mux_csrout/MDR_WB[14]_i_1/O
                         net (fo=5, routed)           2.084    68.530    core/hazard_unit/Datain_MEM[14]
    SLICE_X14Y110        LUT5 (Prop_lut5_I3_O)        0.124    68.654 r  core/hazard_unit/B_EX[14]_i_2/O
                         net (fo=1, routed)           0.475    69.129    core/hazard_unit/B_EX[14]_i_2_n_0
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124    69.253 r  core/hazard_unit/B_EX[14]_i_1/O
                         net (fo=4, routed)           1.219    70.472    core/hazard_unit/rs2_data_ID[14]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    70.596 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.596    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.128 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    71.128    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.356 f  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.675    72.030    core/reg_EXE_MEM/CO[0]
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.313    72.343 r  core/reg_EXE_MEM/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.433    72.776    core/ctrl/segment_shift[6]_i_67_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.124    72.900 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.453    74.354    core/U1_3/Branch_ctrl
    SLICE_X33Y119        LUT6 (Prop_lut6_I0_O)        0.124    74.478 r  core/U1_3/segment_shift[62]_i_73/O
                         net (fo=1, routed)           0.590    75.068    core/U1_3/segment_shift[62]_i_73_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I5_O)        0.124    75.192 r  core/U1_3/segment_shift[62]_i_39/O
                         net (fo=1, routed)           0.000    75.192    core/U1_3/segment_shift[62]_i_39_n_0
    SLICE_X34Y118        MUXF7 (Prop_muxf7_I0_O)      0.209    75.401 r  core/U1_3/segment_shift_reg[62]_i_15/O
                         net (fo=1, routed)           1.002    76.402    core/reg_ID_EX/segment_shift_reg[62]
    SLICE_X13Y118        LUT6 (Prop_lut6_I2_O)        0.297    76.699 r  core/reg_ID_EX/segment_shift[62]_i_5/O
                         net (fo=8, routed)           0.430    77.129    core/reg_MEM_WB/debug_data[29]
    SLICE_X13Y116        LUT4 (Prop_lut4_I3_O)        0.124    77.253 r  core/reg_MEM_WB/buffer_reg_i_143/O
                         net (fo=6, routed)           1.236    78.489    core/reg_MEM_WB/buffer_reg_i_143_n_0
    SLICE_X12Y97         LUT3 (Prop_lut3_I2_O)        0.150    78.639 f  core/reg_MEM_WB/buffer_reg_i_65/O
                         net (fo=5, routed)           0.741    79.380    core/reg_MEM_WB/p_3_out[4]
    SLICE_X12Y93         LUT4 (Prop_lut4_I1_O)        0.328    79.708 r  core/reg_MEM_WB/buffer_reg_i_46/O
                         net (fo=1, routed)           0.670    80.378    DEBUG_CTRL/buffer_reg_15
    SLICE_X12Y93         LUT6 (Prop_lut6_I2_O)        0.124    80.502 r  DEBUG_CTRL/buffer_reg_i_14/O
                         net (fo=1, routed)           0.740    81.242    DEBUG_CTRL/buffer_reg_i_14_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I3_O)        0.124    81.366 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           1.151    82.517    UART_BUFF/DIADI[6]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -82.517    
  -------------------------------------------------------------------
                         slack                                 22.289    

Slack (MET) :             22.342ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.427ns  (logic 4.675ns (19.956%)  route 18.752ns (80.044%))
  Logic Levels:           22  (CARRY4=2 LUT4=1 LUT5=2 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    9.037ns = ( 59.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.301    55.905    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.152    56.057 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.071    57.128    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.426 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.611    59.037    core/data_ram/debug_clk
    SLICE_X55Y80         FDRE                                         r  core/data_ram/data_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.459    59.496 r  core/data_ram/data_reg[0][6]/Q
                         net (fo=5, routed)           1.839    61.336    core/data_ram/data_reg[0][7]_0[6]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    61.460 r  core/data_ram/MDR_WB[14]_i_58/O
                         net (fo=1, routed)           0.000    61.460    core/data_ram/MDR_WB[14]_i_58_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    61.677 r  core/data_ram/MDR_WB_reg[14]_i_37/O
                         net (fo=1, routed)           0.932    62.609    core/data_ram/MDR_WB_reg[14]_i_37_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.299    62.908 r  core/data_ram/MDR_WB[14]_i_18/O
                         net (fo=1, routed)           0.834    63.741    core/data_ram/MDR_WB[14]_i_18_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.124    63.865 r  core/data_ram/MDR_WB[14]_i_10/O
                         net (fo=1, routed)           0.942    64.807    core/data_ram/MDR_WB[14]_i_10_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124    64.931 f  core/data_ram/MDR_WB[14]_i_4/O
                         net (fo=1, routed)           1.390    66.321    core/mux_csrout/MDR_WB_reg[14]_1
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.124    66.445 r  core/mux_csrout/MDR_WB[14]_i_1/O
                         net (fo=5, routed)           2.084    68.530    core/hazard_unit/Datain_MEM[14]
    SLICE_X14Y110        LUT5 (Prop_lut5_I3_O)        0.124    68.654 r  core/hazard_unit/B_EX[14]_i_2/O
                         net (fo=1, routed)           0.475    69.129    core/hazard_unit/B_EX[14]_i_2_n_0
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124    69.253 r  core/hazard_unit/B_EX[14]_i_1/O
                         net (fo=4, routed)           1.219    70.472    core/hazard_unit/rs2_data_ID[14]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    70.596 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.596    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.128 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    71.128    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.356 f  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.675    72.030    core/reg_EXE_MEM/CO[0]
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.313    72.343 r  core/reg_EXE_MEM/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.433    72.776    core/ctrl/segment_shift[6]_i_67_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.124    72.900 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.325    74.225    core/U1_3/Branch_ctrl
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124    74.349 r  core/U1_3/segment_shift[54]_i_72/O
                         net (fo=1, routed)           0.000    74.349    core/U1_3/segment_shift[54]_i_72_n_0
    SLICE_X36Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    74.587 r  core/U1_3/segment_shift_reg[54]_i_36/O
                         net (fo=1, routed)           0.000    74.587    core/U1_3/segment_shift_reg[54]_i_36_n_0
    SLICE_X36Y115        MUXF8 (Prop_muxf8_I0_O)      0.104    74.691 r  core/U1_3/segment_shift_reg[54]_i_15/O
                         net (fo=1, routed)           1.157    75.848    core/reg_IF_ID/segment_shift_reg[54]_6
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.316    76.164 r  core/reg_IF_ID/segment_shift[54]_i_5/O
                         net (fo=8, routed)           0.415    76.579    core/reg_MEM_WB/debug_data[25]
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.124    76.703 r  core/reg_MEM_WB/buffer_reg_i_136/O
                         net (fo=5, routed)           1.611    78.314    core/reg_MEM_WB/buffer_reg_i_136_n_0
    SLICE_X13Y100        LUT4 (Prop_lut4_I3_O)        0.154    78.468 r  core/reg_MEM_WB/buffer_reg_i_178/O
                         net (fo=2, routed)           1.204    79.672    core/reg_MEM_WB/FSM_onehot_state_reg[1]_0
    SLICE_X13Y94         LUT6 (Prop_lut6_I0_O)        0.327    79.999 r  core/reg_MEM_WB/buffer_reg_i_118/O
                         net (fo=1, routed)           0.291    80.290    core/reg_MEM_WB/buffer_reg_i_118_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I5_O)        0.124    80.414 r  core/reg_MEM_WB/buffer_reg_i_40/O
                         net (fo=1, routed)           0.655    81.069    DEBUG_CTRL/buffer_reg_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I3_O)        0.124    81.193 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           1.271    82.464    UART_BUFF/DIADI[0]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -82.464    
  -------------------------------------------------------------------
                         slack                                 22.342    

Slack (MET) :             22.447ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.322ns  (logic 4.868ns (20.873%)  route 18.454ns (79.127%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT5=3 LUT6=13 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    9.037ns = ( 59.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.301    55.905    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.152    56.057 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.071    57.128    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.426 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.611    59.037    core/data_ram/debug_clk
    SLICE_X55Y80         FDRE                                         r  core/data_ram/data_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.459    59.496 r  core/data_ram/data_reg[0][6]/Q
                         net (fo=5, routed)           1.839    61.336    core/data_ram/data_reg[0][7]_0[6]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    61.460 r  core/data_ram/MDR_WB[14]_i_58/O
                         net (fo=1, routed)           0.000    61.460    core/data_ram/MDR_WB[14]_i_58_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    61.677 r  core/data_ram/MDR_WB_reg[14]_i_37/O
                         net (fo=1, routed)           0.932    62.609    core/data_ram/MDR_WB_reg[14]_i_37_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.299    62.908 r  core/data_ram/MDR_WB[14]_i_18/O
                         net (fo=1, routed)           0.834    63.741    core/data_ram/MDR_WB[14]_i_18_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.124    63.865 r  core/data_ram/MDR_WB[14]_i_10/O
                         net (fo=1, routed)           0.942    64.807    core/data_ram/MDR_WB[14]_i_10_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124    64.931 f  core/data_ram/MDR_WB[14]_i_4/O
                         net (fo=1, routed)           1.390    66.321    core/mux_csrout/MDR_WB_reg[14]_1
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.124    66.445 r  core/mux_csrout/MDR_WB[14]_i_1/O
                         net (fo=5, routed)           2.084    68.530    core/hazard_unit/Datain_MEM[14]
    SLICE_X14Y110        LUT5 (Prop_lut5_I3_O)        0.124    68.654 r  core/hazard_unit/B_EX[14]_i_2/O
                         net (fo=1, routed)           0.475    69.129    core/hazard_unit/B_EX[14]_i_2_n_0
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124    69.253 r  core/hazard_unit/B_EX[14]_i_1/O
                         net (fo=4, routed)           1.219    70.472    core/hazard_unit/rs2_data_ID[14]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    70.596 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.596    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.128 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    71.128    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.356 f  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.675    72.030    core/reg_EXE_MEM/CO[0]
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.313    72.343 r  core/reg_EXE_MEM/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.433    72.776    core/ctrl/segment_shift[6]_i_67_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.124    72.900 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.325    74.225    core/U1_3/Branch_ctrl
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124    74.349 f  core/U1_3/segment_shift[54]_i_72/O
                         net (fo=1, routed)           0.000    74.349    core/U1_3/segment_shift[54]_i_72_n_0
    SLICE_X36Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    74.587 f  core/U1_3/segment_shift_reg[54]_i_36/O
                         net (fo=1, routed)           0.000    74.587    core/U1_3/segment_shift_reg[54]_i_36_n_0
    SLICE_X36Y115        MUXF8 (Prop_muxf8_I0_O)      0.104    74.691 f  core/U1_3/segment_shift_reg[54]_i_15/O
                         net (fo=1, routed)           1.157    75.848    core/reg_IF_ID/segment_shift_reg[54]_6
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.316    76.164 f  core/reg_IF_ID/segment_shift[54]_i_5/O
                         net (fo=8, routed)           0.415    76.579    core/reg_MEM_WB/debug_data[25]
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.124    76.703 f  core/reg_MEM_WB/buffer_reg_i_136/O
                         net (fo=5, routed)           1.602    78.304    core/reg_MEM_WB/buffer_reg_i_136_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.152    78.456 r  core/reg_MEM_WB/buffer_reg_i_57/O
                         net (fo=5, routed)           0.917    79.373    DEBUG_CTRL/p_3_out[3]
    SLICE_X13Y92         LUT5 (Prop_lut5_I3_O)        0.320    79.693 r  DEBUG_CTRL/buffer_reg_i_72/O
                         net (fo=1, routed)           0.436    80.129    DEBUG_CTRL/buffer_reg_i_72_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I1_O)        0.326    80.455 r  DEBUG_CTRL/buffer_reg_i_24/O
                         net (fo=1, routed)           0.634    81.090    DEBUG_CTRL/buffer_reg_i_24_n_0
    SLICE_X13Y91         LUT6 (Prop_lut6_I5_O)        0.124    81.214 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           1.146    82.359    UART_BUFF/DIADI[4]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -82.359    
  -------------------------------------------------------------------
                         slack                                 22.447    

Slack (MET) :             22.467ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.301ns  (logic 4.442ns (19.063%)  route 18.859ns (80.937%))
  Logic Levels:           22  (CARRY4=2 LUT4=1 LUT5=2 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    9.037ns = ( 59.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.301    55.905    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.152    56.057 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.071    57.128    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.426 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.611    59.037    core/data_ram/debug_clk
    SLICE_X55Y80         FDRE                                         r  core/data_ram/data_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.459    59.496 r  core/data_ram/data_reg[0][6]/Q
                         net (fo=5, routed)           1.839    61.336    core/data_ram/data_reg[0][7]_0[6]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    61.460 r  core/data_ram/MDR_WB[14]_i_58/O
                         net (fo=1, routed)           0.000    61.460    core/data_ram/MDR_WB[14]_i_58_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    61.677 r  core/data_ram/MDR_WB_reg[14]_i_37/O
                         net (fo=1, routed)           0.932    62.609    core/data_ram/MDR_WB_reg[14]_i_37_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.299    62.908 r  core/data_ram/MDR_WB[14]_i_18/O
                         net (fo=1, routed)           0.834    63.741    core/data_ram/MDR_WB[14]_i_18_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.124    63.865 r  core/data_ram/MDR_WB[14]_i_10/O
                         net (fo=1, routed)           0.942    64.807    core/data_ram/MDR_WB[14]_i_10_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124    64.931 f  core/data_ram/MDR_WB[14]_i_4/O
                         net (fo=1, routed)           1.390    66.321    core/mux_csrout/MDR_WB_reg[14]_1
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.124    66.445 r  core/mux_csrout/MDR_WB[14]_i_1/O
                         net (fo=5, routed)           2.084    68.530    core/hazard_unit/Datain_MEM[14]
    SLICE_X14Y110        LUT5 (Prop_lut5_I3_O)        0.124    68.654 r  core/hazard_unit/B_EX[14]_i_2/O
                         net (fo=1, routed)           0.475    69.129    core/hazard_unit/B_EX[14]_i_2_n_0
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124    69.253 r  core/hazard_unit/B_EX[14]_i_1/O
                         net (fo=4, routed)           1.219    70.472    core/hazard_unit/rs2_data_ID[14]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    70.596 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.596    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.128 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    71.128    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.356 f  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.675    72.030    core/reg_EXE_MEM/CO[0]
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.313    72.343 r  core/reg_EXE_MEM/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.433    72.776    core/ctrl/segment_shift[6]_i_67_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.124    72.900 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.325    74.225    core/U1_3/Branch_ctrl
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124    74.349 f  core/U1_3/segment_shift[54]_i_72/O
                         net (fo=1, routed)           0.000    74.349    core/U1_3/segment_shift[54]_i_72_n_0
    SLICE_X36Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    74.587 f  core/U1_3/segment_shift_reg[54]_i_36/O
                         net (fo=1, routed)           0.000    74.587    core/U1_3/segment_shift_reg[54]_i_36_n_0
    SLICE_X36Y115        MUXF8 (Prop_muxf8_I0_O)      0.104    74.691 f  core/U1_3/segment_shift_reg[54]_i_15/O
                         net (fo=1, routed)           1.157    75.848    core/reg_IF_ID/segment_shift_reg[54]_6
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.316    76.164 f  core/reg_IF_ID/segment_shift[54]_i_5/O
                         net (fo=8, routed)           0.415    76.579    core/reg_MEM_WB/debug_data[25]
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.124    76.703 f  core/reg_MEM_WB/buffer_reg_i_136/O
                         net (fo=5, routed)           1.611    78.314    core/reg_MEM_WB/buffer_reg_i_136_n_0
    SLICE_X13Y100        LUT4 (Prop_lut4_I0_O)        0.124    78.438 r  core/reg_MEM_WB/buffer_reg_i_159/O
                         net (fo=2, routed)           0.965    79.403    core/reg_MEM_WB/buffer_reg_i_159_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.124    79.527 r  core/reg_MEM_WB/buffer_reg_i_88/O
                         net (fo=2, routed)           0.952    80.479    DEBUG_CTRL/buffer_reg_7
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.124    80.603 r  DEBUG_CTRL/buffer_reg_i_31/O
                         net (fo=1, routed)           0.302    80.905    DEBUG_CTRL/buffer_reg_i_31_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I1_O)        0.124    81.029 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           1.310    82.339    UART_BUFF/DIADI[2]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -82.339    
  -------------------------------------------------------------------
                         slack                                 22.467    

Slack (MET) :             22.560ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.208ns  (logic 4.442ns (19.140%)  route 18.766ns (80.860%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT5=2 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    9.037ns = ( 59.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.301    55.905    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.152    56.057 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.071    57.128    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.426 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.611    59.037    core/data_ram/debug_clk
    SLICE_X55Y80         FDRE                                         r  core/data_ram/data_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.459    59.496 r  core/data_ram/data_reg[0][6]/Q
                         net (fo=5, routed)           1.839    61.336    core/data_ram/data_reg[0][7]_0[6]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    61.460 r  core/data_ram/MDR_WB[14]_i_58/O
                         net (fo=1, routed)           0.000    61.460    core/data_ram/MDR_WB[14]_i_58_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    61.677 r  core/data_ram/MDR_WB_reg[14]_i_37/O
                         net (fo=1, routed)           0.932    62.609    core/data_ram/MDR_WB_reg[14]_i_37_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.299    62.908 r  core/data_ram/MDR_WB[14]_i_18/O
                         net (fo=1, routed)           0.834    63.741    core/data_ram/MDR_WB[14]_i_18_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.124    63.865 r  core/data_ram/MDR_WB[14]_i_10/O
                         net (fo=1, routed)           0.942    64.807    core/data_ram/MDR_WB[14]_i_10_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124    64.931 f  core/data_ram/MDR_WB[14]_i_4/O
                         net (fo=1, routed)           1.390    66.321    core/mux_csrout/MDR_WB_reg[14]_1
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.124    66.445 r  core/mux_csrout/MDR_WB[14]_i_1/O
                         net (fo=5, routed)           2.084    68.530    core/hazard_unit/Datain_MEM[14]
    SLICE_X14Y110        LUT5 (Prop_lut5_I3_O)        0.124    68.654 r  core/hazard_unit/B_EX[14]_i_2/O
                         net (fo=1, routed)           0.475    69.129    core/hazard_unit/B_EX[14]_i_2_n_0
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124    69.253 r  core/hazard_unit/B_EX[14]_i_1/O
                         net (fo=4, routed)           1.219    70.472    core/hazard_unit/rs2_data_ID[14]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    70.596 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.596    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.128 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    71.128    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.356 f  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.675    72.030    core/reg_EXE_MEM/CO[0]
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.313    72.343 r  core/reg_EXE_MEM/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.433    72.776    core/ctrl/segment_shift[6]_i_67_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.124    72.900 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.325    74.225    core/U1_3/Branch_ctrl
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124    74.349 f  core/U1_3/segment_shift[54]_i_72/O
                         net (fo=1, routed)           0.000    74.349    core/U1_3/segment_shift[54]_i_72_n_0
    SLICE_X36Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    74.587 f  core/U1_3/segment_shift_reg[54]_i_36/O
                         net (fo=1, routed)           0.000    74.587    core/U1_3/segment_shift_reg[54]_i_36_n_0
    SLICE_X36Y115        MUXF8 (Prop_muxf8_I0_O)      0.104    74.691 f  core/U1_3/segment_shift_reg[54]_i_15/O
                         net (fo=1, routed)           1.157    75.848    core/reg_IF_ID/segment_shift_reg[54]_6
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.316    76.164 f  core/reg_IF_ID/segment_shift[54]_i_5/O
                         net (fo=8, routed)           0.415    76.579    core/reg_MEM_WB/debug_data[25]
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.124    76.703 f  core/reg_MEM_WB/buffer_reg_i_136/O
                         net (fo=5, routed)           1.602    78.304    core/reg_MEM_WB/buffer_reg_i_136_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I0_O)        0.124    78.428 r  core/reg_MEM_WB/buffer_reg_i_148/O
                         net (fo=1, routed)           0.665    79.094    core/reg_MEM_WB/buffer_reg_i_148_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I1_O)        0.124    79.218 r  core/reg_MEM_WB/buffer_reg_i_74/O
                         net (fo=2, routed)           0.826    80.044    DEBUG_CTRL/buffer_reg_11
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.124    80.168 r  DEBUG_CTRL/buffer_reg_i_25/O
                         net (fo=1, routed)           0.582    80.750    DEBUG_CTRL/buffer_reg_i_25_n_0
    SLICE_X14Y93         LUT6 (Prop_lut6_I0_O)        0.124    80.874 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           1.372    82.246    UART_BUFF/DIADI[3]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -82.246    
  -------------------------------------------------------------------
                         slack                                 22.560    

Slack (MET) :             22.684ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.085ns  (logic 4.672ns (20.238%)  route 18.413ns (79.762%))
  Logic Levels:           22  (CARRY4=2 LUT3=2 LUT5=2 LUT6=13 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    9.037ns = ( 59.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.301    55.905    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.152    56.057 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.071    57.128    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.426 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.611    59.037    core/data_ram/debug_clk
    SLICE_X55Y80         FDRE                                         r  core/data_ram/data_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.459    59.496 r  core/data_ram/data_reg[0][6]/Q
                         net (fo=5, routed)           1.839    61.336    core/data_ram/data_reg[0][7]_0[6]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    61.460 r  core/data_ram/MDR_WB[14]_i_58/O
                         net (fo=1, routed)           0.000    61.460    core/data_ram/MDR_WB[14]_i_58_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    61.677 r  core/data_ram/MDR_WB_reg[14]_i_37/O
                         net (fo=1, routed)           0.932    62.609    core/data_ram/MDR_WB_reg[14]_i_37_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.299    62.908 r  core/data_ram/MDR_WB[14]_i_18/O
                         net (fo=1, routed)           0.834    63.741    core/data_ram/MDR_WB[14]_i_18_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.124    63.865 r  core/data_ram/MDR_WB[14]_i_10/O
                         net (fo=1, routed)           0.942    64.807    core/data_ram/MDR_WB[14]_i_10_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124    64.931 f  core/data_ram/MDR_WB[14]_i_4/O
                         net (fo=1, routed)           1.390    66.321    core/mux_csrout/MDR_WB_reg[14]_1
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.124    66.445 r  core/mux_csrout/MDR_WB[14]_i_1/O
                         net (fo=5, routed)           2.084    68.530    core/hazard_unit/Datain_MEM[14]
    SLICE_X14Y110        LUT5 (Prop_lut5_I3_O)        0.124    68.654 r  core/hazard_unit/B_EX[14]_i_2/O
                         net (fo=1, routed)           0.475    69.129    core/hazard_unit/B_EX[14]_i_2_n_0
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124    69.253 r  core/hazard_unit/B_EX[14]_i_1/O
                         net (fo=4, routed)           1.219    70.472    core/hazard_unit/rs2_data_ID[14]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    70.596 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.596    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.128 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    71.128    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.356 f  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.675    72.030    core/reg_EXE_MEM/CO[0]
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.313    72.343 r  core/reg_EXE_MEM/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.433    72.776    core/ctrl/segment_shift[6]_i_67_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.124    72.900 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.325    74.225    core/U1_3/Branch_ctrl
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124    74.349 f  core/U1_3/segment_shift[54]_i_72/O
                         net (fo=1, routed)           0.000    74.349    core/U1_3/segment_shift[54]_i_72_n_0
    SLICE_X36Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    74.587 f  core/U1_3/segment_shift_reg[54]_i_36/O
                         net (fo=1, routed)           0.000    74.587    core/U1_3/segment_shift_reg[54]_i_36_n_0
    SLICE_X36Y115        MUXF8 (Prop_muxf8_I0_O)      0.104    74.691 f  core/U1_3/segment_shift_reg[54]_i_15/O
                         net (fo=1, routed)           1.157    75.848    core/reg_IF_ID/segment_shift_reg[54]_6
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.316    76.164 f  core/reg_IF_ID/segment_shift[54]_i_5/O
                         net (fo=8, routed)           0.415    76.579    core/reg_MEM_WB/debug_data[25]
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.124    76.703 f  core/reg_MEM_WB/buffer_reg_i_136/O
                         net (fo=5, routed)           1.602    78.304    core/reg_MEM_WB/buffer_reg_i_136_n_0
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.152    78.456 r  core/reg_MEM_WB/buffer_reg_i_57/O
                         net (fo=5, routed)           0.917    79.373    DEBUG_CTRL/p_3_out[3]
    SLICE_X13Y92         LUT3 (Prop_lut3_I1_O)        0.326    79.699 r  DEBUG_CTRL/buffer_reg_i_69/O
                         net (fo=1, routed)           0.570    80.269    DEBUG_CTRL/buffer_reg_i_69_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I5_O)        0.124    80.393 r  DEBUG_CTRL/buffer_reg_i_19/O
                         net (fo=2, routed)           0.449    80.842    DEBUG_CTRL/buffer_reg_i_19_n_0
    SLICE_X12Y91         LUT6 (Prop_lut6_I3_O)        0.124    80.966 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           1.156    82.122    UART_BUFF/DIADI[5]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -82.122    
  -------------------------------------------------------------------
                         slack                                 22.684    

Slack (MET) :             22.703ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        23.066ns  (logic 4.442ns (19.258%)  route 18.624ns (80.742%))
  Logic Levels:           22  (CARRY4=2 LUT4=1 LUT5=2 LUT6=14 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 104.974 - 100.000 ) 
    Source Clock Delay      (SCD):    9.037ns = ( 59.037 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.301    55.905    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.152    56.057 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.071    57.128    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298    57.426 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.611    59.037    core/data_ram/debug_clk
    SLICE_X55Y80         FDRE                                         r  core/data_ram/data_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.459    59.496 r  core/data_ram/data_reg[0][6]/Q
                         net (fo=5, routed)           1.839    61.336    core/data_ram/data_reg[0][7]_0[6]
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    61.460 r  core/data_ram/MDR_WB[14]_i_58/O
                         net (fo=1, routed)           0.000    61.460    core/data_ram/MDR_WB[14]_i_58_n_0
    SLICE_X67Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    61.677 r  core/data_ram/MDR_WB_reg[14]_i_37/O
                         net (fo=1, routed)           0.932    62.609    core/data_ram/MDR_WB_reg[14]_i_37_n_0
    SLICE_X65Y88         LUT6 (Prop_lut6_I0_O)        0.299    62.908 r  core/data_ram/MDR_WB[14]_i_18/O
                         net (fo=1, routed)           0.834    63.741    core/data_ram/MDR_WB[14]_i_18_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I5_O)        0.124    63.865 r  core/data_ram/MDR_WB[14]_i_10/O
                         net (fo=1, routed)           0.942    64.807    core/data_ram/MDR_WB[14]_i_10_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124    64.931 f  core/data_ram/MDR_WB[14]_i_4/O
                         net (fo=1, routed)           1.390    66.321    core/mux_csrout/MDR_WB_reg[14]_1
    SLICE_X56Y109        LUT6 (Prop_lut6_I4_O)        0.124    66.445 r  core/mux_csrout/MDR_WB[14]_i_1/O
                         net (fo=5, routed)           2.084    68.530    core/hazard_unit/Datain_MEM[14]
    SLICE_X14Y110        LUT5 (Prop_lut5_I3_O)        0.124    68.654 r  core/hazard_unit/B_EX[14]_i_2/O
                         net (fo=1, routed)           0.475    69.129    core/hazard_unit/B_EX[14]_i_2_n_0
    SLICE_X31Y110        LUT5 (Prop_lut5_I0_O)        0.124    69.253 r  core/hazard_unit/B_EX[14]_i_1/O
                         net (fo=4, routed)           1.219    70.472    core/hazard_unit/rs2_data_ID[14]
    SLICE_X37Y110        LUT6 (Prop_lut6_I2_O)        0.124    70.596 r  core/hazard_unit/IR_ID[28]_i_58/O
                         net (fo=1, routed)           0.000    70.596    core/cmp_ID/IR_ID_reg[28]_i_30_0[0]
    SLICE_X37Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    71.128 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    71.128    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X37Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.356 f  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.675    72.030    core/reg_EXE_MEM/CO[0]
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.313    72.343 r  core/reg_EXE_MEM/IR_ID[28]_i_19/O
                         net (fo=1, routed)           0.433    72.776    core/ctrl/segment_shift[6]_i_67_0
    SLICE_X29Y108        LUT6 (Prop_lut6_I3_O)        0.124    72.900 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.325    74.225    core/U1_3/Branch_ctrl
    SLICE_X36Y115        LUT6 (Prop_lut6_I1_O)        0.124    74.349 f  core/U1_3/segment_shift[54]_i_72/O
                         net (fo=1, routed)           0.000    74.349    core/U1_3/segment_shift[54]_i_72_n_0
    SLICE_X36Y115        MUXF7 (Prop_muxf7_I0_O)      0.238    74.587 f  core/U1_3/segment_shift_reg[54]_i_36/O
                         net (fo=1, routed)           0.000    74.587    core/U1_3/segment_shift_reg[54]_i_36_n_0
    SLICE_X36Y115        MUXF8 (Prop_muxf8_I0_O)      0.104    74.691 f  core/U1_3/segment_shift_reg[54]_i_15/O
                         net (fo=1, routed)           1.157    75.848    core/reg_IF_ID/segment_shift_reg[54]_6
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.316    76.164 f  core/reg_IF_ID/segment_shift[54]_i_5/O
                         net (fo=8, routed)           0.415    76.579    core/reg_MEM_WB/debug_data[25]
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.124    76.703 f  core/reg_MEM_WB/buffer_reg_i_136/O
                         net (fo=5, routed)           1.611    78.314    core/reg_MEM_WB/buffer_reg_i_136_n_0
    SLICE_X13Y100        LUT4 (Prop_lut4_I0_O)        0.124    78.438 r  core/reg_MEM_WB/buffer_reg_i_159/O
                         net (fo=2, routed)           0.589    79.027    core/reg_MEM_WB/buffer_reg_i_159_n_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I4_O)        0.124    79.151 r  core/reg_MEM_WB/buffer_reg_i_104/O
                         net (fo=2, routed)           0.713    79.864    core/reg_MEM_WB/beat_counter_reg[1]_0
    SLICE_X12Y95         LUT6 (Prop_lut6_I2_O)        0.124    79.988 r  core/reg_MEM_WB/buffer_reg_i_37/O
                         net (fo=1, routed)           0.638    80.627    DEBUG_CTRL/buffer_reg_3
    SLICE_X12Y95         LUT6 (Prop_lut6_I5_O)        0.124    80.751 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           1.353    82.103    UART_BUFF/DIADI[1]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.549   104.974    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.153    
                         clock uncertainty           -0.106   105.047    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241   104.806    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -82.103    
  -------------------------------------------------------------------
                         slack                                 22.703    

Slack (MET) :             30.762ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[56][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        19.042ns  (logic 1.250ns (6.564%)  route 17.792ns (93.436%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.286ns = ( 58.286 - 50.000 ) 
    Source Clock Delay      (SCD):    9.051ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.301     5.905    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.152     6.057 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.071     7.128    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     7.426 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.625     9.051    core/reg_EXE_MEM/debug_clk
    SLICE_X38Y105        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     9.569 f  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=402, routed)         9.630    19.199    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_0[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.152    19.351 r  core/reg_EXE_MEM/data[114][6]_i_4/O
                         net (fo=110, routed)         4.962    24.313    core/reg_EXE_MEM/data[114][6]_i_4_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.332    24.645 f  core/reg_EXE_MEM/data[56][7]_i_2/O
                         net (fo=15, routed)          2.533    27.178    core/reg_EXE_MEM/data[56][7]_i_2_n_0
    SLICE_X68Y82         LUT5 (Prop_lut5_I0_O)        0.124    27.302 f  core/reg_EXE_MEM/data[56][6]_i_3/O
                         net (fo=1, routed)           0.667    27.969    core/reg_EXE_MEM/data[56][6]_i_3_n_0
    SLICE_X68Y82         LUT6 (Prop_lut6_I3_O)        0.124    28.093 r  core/reg_EXE_MEM/data[56][6]_i_1/O
                         net (fo=1, routed)           0.000    28.093    core/data_ram/data_reg[56][7]_1[6]
    SLICE_X68Y82         FDRE                                         r  core/data_ram/data_reg[56][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.501    58.286    core/data_ram/debug_clk
    SLICE_X68Y82         FDRE                                         r  core/data_ram/data_reg[56][6]/C  (IS_INVERTED)
                         clock pessimism              0.641    58.927    
                         clock uncertainty           -0.106    58.821    
    SLICE_X68Y82         FDRE (Setup_fdre_C_D)        0.034    58.855    core/data_ram/data_reg[56][6]
  -------------------------------------------------------------------
                         required time                         58.855    
                         arrival time                         -28.093    
  -------------------------------------------------------------------
                         slack                                 30.762    

Slack (MET) :             31.267ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[56][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.536ns  (logic 1.250ns (6.744%)  route 17.286ns (93.256%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.286ns = ( 58.286 - 50.000 ) 
    Source Clock Delay      (SCD):    9.051ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.301     5.905    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.152     6.057 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.071     7.128    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     7.426 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.625     9.051    core/reg_EXE_MEM/debug_clk
    SLICE_X38Y105        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     9.569 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=402, routed)         9.630    19.199    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_0[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.152    19.351 f  core/reg_EXE_MEM/data[114][6]_i_4/O
                         net (fo=110, routed)         4.962    24.313    core/reg_EXE_MEM/data[114][6]_i_4_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.332    24.645 r  core/reg_EXE_MEM/data[56][7]_i_2/O
                         net (fo=15, routed)          2.532    27.177    core/reg_EXE_MEM/data[56][7]_i_2_n_0
    SLICE_X68Y82         LUT5 (Prop_lut5_I4_O)        0.124    27.301 r  core/reg_EXE_MEM/data[56][0]_i_2/O
                         net (fo=1, routed)           0.162    27.463    core/reg_EXE_MEM/data[56][0]_i_2_n_0
    SLICE_X68Y82         LUT6 (Prop_lut6_I3_O)        0.124    27.587 r  core/reg_EXE_MEM/data[56][0]_i_1/O
                         net (fo=1, routed)           0.000    27.587    core/data_ram/data_reg[56][7]_1[0]
    SLICE_X68Y82         FDRE                                         r  core/data_ram/data_reg[56][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.501    58.286    core/data_ram/debug_clk
    SLICE_X68Y82         FDRE                                         r  core/data_ram/data_reg[56][0]/C  (IS_INVERTED)
                         clock pessimism              0.641    58.927    
                         clock uncertainty           -0.106    58.821    
    SLICE_X68Y82         FDRE (Setup_fdre_C_D)        0.032    58.854    core/data_ram/data_reg[56][0]
  -------------------------------------------------------------------
                         required time                         58.853    
                         arrival time                         -27.587    
  -------------------------------------------------------------------
                         slack                                 31.267    

Slack (MET) :             31.371ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[56][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.481ns  (logic 1.250ns (6.764%)  route 17.231ns (93.236%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.283ns = ( 58.283 - 50.000 ) 
    Source Clock Delay      (SCD):    9.051ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.301     5.905    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.152     6.057 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.071     7.128    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     7.426 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.625     9.051    core/reg_EXE_MEM/debug_clk
    SLICE_X38Y105        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.518     9.569 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/Q
                         net (fo=402, routed)         9.630    19.199    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_0[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.152    19.351 f  core/reg_EXE_MEM/data[114][6]_i_4/O
                         net (fo=110, routed)         4.962    24.313    core/reg_EXE_MEM/data[114][6]_i_4_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.332    24.645 r  core/reg_EXE_MEM/data[56][7]_i_2/O
                         net (fo=15, routed)          2.356    27.002    core/reg_EXE_MEM/data[56][7]_i_2_n_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I4_O)        0.124    27.126 r  core/reg_EXE_MEM/data[56][1]_i_2/O
                         net (fo=1, routed)           0.282    27.408    core/reg_EXE_MEM/data[56][1]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I3_O)        0.124    27.532 r  core/reg_EXE_MEM/data[56][1]_i_1/O
                         net (fo=1, routed)           0.000    27.532    core/data_ram/data_reg[56][7]_1[1]
    SLICE_X62Y81         FDRE                                         r  core/data_ram/data_reg[56][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.498    58.283    core/data_ram/debug_clk
    SLICE_X62Y81         FDRE                                         r  core/data_ram/data_reg[56][1]/C  (IS_INVERTED)
                         clock pessimism              0.641    58.924    
                         clock uncertainty           -0.106    58.819    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.084    58.903    core/data_ram/data_reg[56][1]
  -------------------------------------------------------------------
                         required time                         58.902    
                         arrival time                         -27.532    
  -------------------------------------------------------------------
                         slack                                 31.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[5][11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.401%)  route 0.253ns (57.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.792     1.714    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.044     1.758 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.175    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.263 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.560     2.822    core/exp_unit/csr/debug_clk
    SLICE_X55Y106        FDCE                                         r  core/exp_unit/csr/CSR_reg[5][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.141     2.963 r  core/exp_unit/csr/CSR_reg[5][11]/Q
                         net (fo=3, routed)           0.253     3.216    core/redirectPC/Q[11]
    SLICE_X48Y107        LUT5 (Prop_lut5_I1_O)        0.045     3.261 r  core/redirectPC/Q[11]_i_1/O
                         net (fo=1, routed)           0.000     3.261    core/REG_PC/D[11]
    SLICE_X48Y107        FDCE                                         r  core/REG_PC/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.831     3.750    core/REG_PC/debug_clk
    SLICE_X48Y107        FDCE                                         r  core/REG_PC/Q_reg[11]/C
                         clock pessimism             -0.660     3.089    
    SLICE_X48Y107        FDCE (Hold_fdce_C_D)         0.091     3.180    core/REG_PC/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           3.261    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[5][13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.457%)  route 0.274ns (59.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.792     1.714    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.044     1.758 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.175    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.263 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.558     2.820    core/exp_unit/csr/debug_clk
    SLICE_X55Y111        FDCE                                         r  core/exp_unit/csr/CSR_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDCE (Prop_fdce_C_Q)         0.141     2.961 r  core/exp_unit/csr/CSR_reg[5][13]/Q
                         net (fo=3, routed)           0.274     3.235    core/redirectPC/Q[13]
    SLICE_X45Y111        LUT5 (Prop_lut5_I1_O)        0.045     3.280 r  core/redirectPC/Q[13]_i_1/O
                         net (fo=1, routed)           0.000     3.280    core/REG_PC/D[13]
    SLICE_X45Y111        FDCE                                         r  core/REG_PC/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.831     3.750    core/REG_PC/debug_clk
    SLICE_X45Y111        FDCE                                         r  core/REG_PC/Q_reg[13]/C
                         clock pessimism             -0.660     3.089    
    SLICE_X45Y111        FDCE (Hold_fdce_C_D)         0.091     3.180    core/REG_PC/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rst_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X1Y140         FDRE                                         r  rst_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_count_reg[0]/Q
                         net (fo=2, routed)           0.067     1.728    rst_count[0]
    SLICE_X1Y140         FDRE                                         r  rst_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.871     2.039    clk_cpu
    SLICE_X1Y140         FDRE                                         r  rst_count_reg[1]/C
                         clock pessimism             -0.518     1.520    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.075     1.595    rst_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[5][12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.805%)  route 0.306ns (62.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.792     1.714    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.044     1.758 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.175    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.263 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.559     2.821    core/exp_unit/csr/debug_clk
    SLICE_X52Y108        FDCE                                         r  core/exp_unit/csr/CSR_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDCE (Prop_fdce_C_Q)         0.141     2.962 r  core/exp_unit/csr/CSR_reg[5][12]/Q
                         net (fo=3, routed)           0.306     3.268    core/redirectPC/Q[12]
    SLICE_X48Y108        LUT5 (Prop_lut5_I1_O)        0.045     3.313 r  core/redirectPC/Q[12]_i_1/O
                         net (fo=1, routed)           0.000     3.313    core/REG_PC/D[12]
    SLICE_X48Y108        FDCE                                         r  core/REG_PC/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.831     3.750    core/REG_PC/debug_clk
    SLICE_X48Y108        FDCE                                         r  core/REG_PC/Q_reg[12]/C
                         clock pessimism             -0.660     3.089    
    SLICE_X48Y108        FDCE (Hold_fdce_C_D)         0.091     3.180    core/REG_PC/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[9][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.705%)  route 0.321ns (63.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.760ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.792     1.714    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.044     1.758 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.175    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.263 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.574     2.836    core/exp_unit/csr/debug_clk
    SLICE_X15Y97         FDCE                                         r  core/exp_unit/csr/CSR_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDCE (Prop_fdce_C_Q)         0.141     2.977 r  core/exp_unit/csr/CSR_reg[9][6]/Q
                         net (fo=3, routed)           0.321     3.298    core/redirectPC/Q_reg[31][6]
    SLICE_X15Y103        LUT5 (Prop_lut5_I0_O)        0.045     3.343 r  core/redirectPC/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     3.343    core/REG_PC/D[6]
    SLICE_X15Y103        FDCE                                         r  core/REG_PC/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.841     3.760    core/REG_PC/debug_clk
    SLICE_X15Y103        FDCE                                         r  core/REG_PC/Q_reg[6]/C
                         clock pessimism             -0.655     3.104    
    SLICE_X15Y103        FDCE (Hold_fdce_C_D)         0.092     3.196    core/REG_PC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rst_all_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X1Y140         FDRE                                         r  rst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  rst_count_reg[3]/Q
                         net (fo=2, routed)           0.071     1.732    rst_count[3]
    SLICE_X0Y140         LUT6 (Prop_lut6_I1_O)        0.045     1.777 r  rst_all_i_1/O
                         net (fo=1, routed)           0.000     1.777    rst_all_i_1_n_0
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.871     2.039    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
                         clock pessimism             -0.505     1.533    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.091     1.624    rst_all_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.754ns
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.889ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.792     1.714    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.044     1.758 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.175    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.263 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.566     2.828    core/reg_ID_EX/debug_clk
    SLICE_X37Y105        FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDRE (Prop_fdre_C_Q)         0.141     2.969 r  core/reg_ID_EX/u_b_h_w_EX_reg[1]/Q
                         net (fo=1, routed)           0.119     3.088    core/reg_EXE_MEM/u_b_h_w_EX[1]
    SLICE_X38Y105        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.836     3.754    core/reg_EXE_MEM/debug_clk
    SLICE_X38Y105        FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]/C
                         clock pessimism             -0.889     2.864    
    SLICE_X38Y105        FDRE (Hold_fdre_C_D)         0.063     2.927    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/csr_w_imm_mux_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.754ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.910ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.792     1.714    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.044     1.758 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.175    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.263 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.565     2.827    core/reg_ID_EX/debug_clk
    SLICE_X31Y110        FDRE                                         r  core/reg_ID_EX/csr_w_imm_mux_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDRE (Prop_fdre_C_Q)         0.141     2.968 r  core/reg_ID_EX/csr_w_imm_mux_EX_reg/Q
                         net (fo=1, routed)           0.110     3.078    core/reg_EXE_MEM/csr_w_imm_mux_EX
    SLICE_X31Y111        FDRE                                         r  core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.836     3.754    core/reg_EXE_MEM/debug_clk
    SLICE_X31Y111        FDRE                                         r  core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg/C
                         clock pessimism             -0.910     2.843    
    SLICE_X31Y111        FDRE (Hold_fdre_C_D)         0.070     2.913    core/reg_EXE_MEM/csr_w_imm_mux_MEM_reg
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DEBUG_CTRL/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DEBUG_CTRL/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.082%)  route 0.114ns (37.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.572     1.493    DEBUG_CTRL/clk_cpu
    SLICE_X9Y92          FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  DEBUG_CTRL/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.114     1.748    DEBUG_CTRL/FSM_onehot_state_reg[0]_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  DEBUG_CTRL/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    DEBUG_CTRL/FSM_onehot_state[2]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.843     2.010    DEBUG_CTRL/clk_cpu
    SLICE_X8Y92          FDRE                                         r  DEBUG_CTRL/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.120     1.626    DEBUG_CTRL/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[9][29]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.882%)  route 0.125ns (40.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.746ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.910ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.792     1.714    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.044     1.758 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.175    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     2.263 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.557     2.819    core/exp_unit/csr/debug_clk
    SLICE_X35Y120        FDCE                                         r  core/exp_unit/csr/CSR_reg[9][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y120        FDCE (Prop_fdce_C_Q)         0.141     2.960 r  core/exp_unit/csr/CSR_reg[9][29]/Q
                         net (fo=3, routed)           0.125     3.085    core/redirectPC/Q_reg[31][29]
    SLICE_X34Y118        LUT5 (Prop_lut5_I0_O)        0.045     3.130 r  core/redirectPC/Q[29]_i_1/O
                         net (fo=1, routed)           0.000     3.130    core/REG_PC/D[29]
    SLICE_X34Y118        FDCE                                         r  core/REG_PC/Q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.827     3.746    core/REG_PC/debug_clk
    SLICE_X34Y118        FDCE                                         r  core/REG_PC/Q_reg[29]/C
                         clock pessimism             -0.910     2.835    
    SLICE_X34Y118        FDCE (Hold_fdce_C_D)         0.121     2.956    core/REG_PC/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y28     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y28     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X35Y77     core/data_ram/data_reg[37][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y75     core/data_ram/data_reg[37][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X69Y76     core/data_ram/data_reg[37][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y78     core/data_ram/data_reg[37][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X67Y73     core/data_ram/data_reg[38][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y139     rst_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y139     rst_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y139     rst_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y139     rst_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y139     rst_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y139     rst_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y139     rst_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y75     core/data_ram/data_reg[37][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X69Y76     core/data_ram/data_reg[37][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y78     core/data_ram/data_reg[37][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y77     core/data_ram/data_reg[37][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X69Y76     core/data_ram/data_reg[37][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X67Y73     core/data_ram/data_reg[38][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y77     core/data_ram/data_reg[38][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y72     core/data_ram/data_reg[39][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y77     core/data_ram/data_reg[39][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y76     core/data_ram/data_reg[39][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X69Y76     core/data_ram/data_reg[39][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y77     core/data_ram/data_reg[39][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y98     core/exp_unit/csr/CSR_reg[8][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 2.454ns (74.686%)  route 0.832ns (25.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.832     8.563    uart_tx_ctrl/D[1]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.205    14.908    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)       -0.093    14.815    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 2.454ns (75.007%)  route 0.818ns (24.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.818     8.549    uart_tx_ctrl/D[0]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.205    14.908    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)       -0.067    14.841    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 2.454ns (75.053%)  route 0.816ns (24.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.816     8.547    uart_tx_ctrl/D[4]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.205    14.908    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)       -0.058    14.850    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 2.454ns (72.846%)  route 0.915ns (27.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.915     8.646    uart_tx_ctrl/D[3]
    SLICE_X6Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.589    15.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.205    14.987    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)       -0.031    14.956    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 2.454ns (76.821%)  route 0.740ns (23.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.740     8.472    uart_tx_ctrl/D[6]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.205    14.908    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)       -0.062    14.846    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 2.454ns (79.181%)  route 0.645ns (20.819%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.645     8.376    uart_tx_ctrl/D[2]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.205    14.908    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)       -0.093    14.815    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                  6.439    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 2.454ns (76.101%)  route 0.771ns (23.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.771     8.502    uart_tx_ctrl/D[5]
    SLICE_X6Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.589    15.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.205    14.987    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)       -0.045    14.942    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 2.454ns (78.407%)  route 0.676ns (21.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.673     5.277    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.731 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.676     8.407    uart_tx_ctrl/D[7]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.205    14.908    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)       -0.043    14.865    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.643ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.766ns (24.993%)  route 2.299ns (75.007%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.627     5.232    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.234     6.983    uart_tx_ctrl/E[0]
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.107 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           1.065     8.173    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.124     8.297 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.297    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.935    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.205    14.910    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.029    14.939    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  6.643    

Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.760ns (24.846%)  route 2.299ns (75.154%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.627     5.232    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.234     6.983    uart_tx_ctrl/E[0]
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.107 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           1.065     8.173    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X9Y71          LUT3 (Prop_lut3_I1_O)        0.118     8.291 r  uart_tx_ctrl/FSM_sequential_txState[1]_i_1/O
                         net (fo=1, routed)           0.000     8.291    uart_tx_ctrl/FSM_sequential_txState[1]_i_1_n_0
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.512    14.935    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.205    14.910    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.075    14.985    uart_tx_ctrl/FSM_sequential_txState_reg[1]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.585ns (71.097%)  route 0.238ns (28.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.605     1.527    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     2.112 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.238     2.350    uart_tx_ctrl/D[7]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.076     2.033    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.585ns (70.614%)  route 0.243ns (29.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.605     1.527    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     2.112 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.243     2.355    uart_tx_ctrl/D[6]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.071     2.028    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.585ns (71.848%)  route 0.229ns (28.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.605     1.527    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     2.112 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.229     2.341    uart_tx_ctrl/D[2]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.047     2.004    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.164ns (20.973%)  route 0.618ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.618     2.266    uart_tx_ctrl/E[0]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X9Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.918    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.164ns (20.973%)  route 0.618ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.618     2.266    uart_tx_ctrl/E[0]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X9Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.918    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.164ns (20.973%)  route 0.618ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.618     2.266    uart_tx_ctrl/E[0]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X9Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.918    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.164ns (20.973%)  route 0.618ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.618     2.266    uart_tx_ctrl/E[0]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X9Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.918    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.164ns (20.973%)  route 0.618ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.618     2.266    uart_tx_ctrl/E[0]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X9Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.918    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.164ns (20.973%)  route 0.618ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.563     1.484    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.618     2.266    uart_tx_ctrl/E[0]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X9Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.918    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.585ns (66.576%)  route 0.294ns (33.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.605     1.527    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     2.112 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.294     2.406    uart_tx_ctrl/D[4]
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.833     1.998    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X9Y72          FDRE (Hold_fdre_C_D)         0.072     2.029    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.732ns  (logic 1.717ns (36.285%)  route 3.015ns (63.715%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 95.235 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632    95.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419    95.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           0.537    96.191    UART_BUFF/txState[1]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.299    96.490 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.883    97.372    UART_BUFF/update_head
    SLICE_X6Y69          LUT6 (Prop_lut6_I4_O)        0.124    97.496 r  UART_BUFF/full0_carry_i_8/O
                         net (fo=1, routed)           0.394    97.890    UART_BUFF/full0_carry_i_8_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I5_O)        0.124    98.014 r  UART_BUFF/full0_carry_i_4/O
                         net (fo=1, routed)           0.546    98.561    UART_BUFF/full0_carry_i_4_n_0
    SLICE_X5Y71          LUT5 (Prop_lut5_I0_O)        0.124    98.685 r  UART_BUFF/full0_carry_i_1/O
                         net (fo=1, routed)           0.000    98.685    UART_BUFF/full0_carry_i_1_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    98.999 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.655    99.654    UART_BUFF/full0_carry_n_1
    SLICE_X8Y72          LUT5 (Prop_lut5_I1_O)        0.313    99.967 r  UART_BUFF/full_i_1/O
                         net (fo=1, routed)           0.000    99.967    UART_BUFF/full_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.507   104.933    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.180   105.113    
                         clock uncertainty           -0.205   104.908    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.077   104.985    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.985    
                         arrival time                         -99.967    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.283ns  (logic 0.580ns (17.668%)  route 2.703ns (82.332%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 104.977 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 95.235 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632    95.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.456    95.691 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          1.934    97.625    uart_tx_ctrl/txState[0]
    SLICE_X8Y72          LUT5 (Prop_lut5_I1_O)        0.124    97.749 r  uart_tx_ctrl/buffer_reg_i_2/O
                         net (fo=1, routed)           0.769    98.517    UART_BUFF/buffer_reg_0
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.552   104.977    UART_BUFF/clk_cpu
    RAMB18_X0Y28         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.180   105.157    
                         clock uncertainty           -0.205   104.953    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   104.510    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.510    
                         arrival time                         -98.517    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.869ns  (logic 0.718ns (25.023%)  route 2.151ns (74.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 104.933 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 95.235 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632    95.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419    95.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           2.151    97.805    UART_BUFF/txState[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.299    98.104 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000    98.104    UART_BUFF/send_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.507   104.933    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism              0.180   105.113    
                         clock uncertainty           -0.205   104.908    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.081   104.989    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                        104.989    
                         arrival time                         -98.104    
  -------------------------------------------------------------------
                         slack                                  6.885    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.148ns  (logic 0.718ns (33.422%)  route 1.430ns (66.578%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 95.235 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632    95.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419    95.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           0.537    96.191    UART_BUFF/txState[1]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.299    96.490 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.893    97.383    UART_BUFF/update_head
    SLICE_X3Y71          FDRE                                         r  UART_BUFF/head_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.590   105.016    UART_BUFF/clk_cpu
    SLICE_X3Y71          FDRE                                         r  UART_BUFF/head_reg[8]/C
                         clock pessimism              0.180   105.196    
                         clock uncertainty           -0.205   104.991    
    SLICE_X3Y71          FDRE (Setup_fdre_C_CE)      -0.205   104.786    UART_BUFF/head_reg[8]
  -------------------------------------------------------------------
                         required time                        104.786    
                         arrival time                         -97.383    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.026ns  (logic 0.718ns (35.446%)  route 1.308ns (64.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 95.235 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632    95.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419    95.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           0.537    96.191    UART_BUFF/txState[1]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.299    96.490 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.771    97.260    UART_BUFF/update_head
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.589   105.015    UART_BUFF/clk_cpu
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.180   105.195    
                         clock uncertainty           -0.205   104.990    
    SLICE_X6Y70          FDRE (Setup_fdre_C_CE)      -0.169   104.821    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                         -97.260    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.026ns  (logic 0.718ns (35.446%)  route 1.308ns (64.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 95.235 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632    95.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419    95.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           0.537    96.191    UART_BUFF/txState[1]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.299    96.490 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.771    97.260    UART_BUFF/update_head
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.589   105.015    UART_BUFF/clk_cpu
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.180   105.195    
                         clock uncertainty           -0.205   104.990    
    SLICE_X6Y70          FDRE (Setup_fdre_C_CE)      -0.169   104.821    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                         -97.260    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.026ns  (logic 0.718ns (35.446%)  route 1.308ns (64.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 95.235 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632    95.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419    95.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           0.537    96.191    UART_BUFF/txState[1]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.299    96.490 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.771    97.260    UART_BUFF/update_head
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.589   105.015    UART_BUFF/clk_cpu
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.180   105.195    
                         clock uncertainty           -0.205   104.990    
    SLICE_X6Y70          FDRE (Setup_fdre_C_CE)      -0.169   104.821    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                         -97.260    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.026ns  (logic 0.718ns (35.446%)  route 1.308ns (64.554%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 95.235 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632    95.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419    95.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           0.537    96.191    UART_BUFF/txState[1]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.299    96.490 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.771    97.260    UART_BUFF/update_head
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.589   105.015    UART_BUFF/clk_cpu
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.180   105.195    
                         clock uncertainty           -0.205   104.990    
    SLICE_X6Y70          FDRE (Setup_fdre_C_CE)      -0.169   104.821    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                         -97.260    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.829ns  (logic 0.718ns (39.252%)  route 1.111ns (60.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 105.012 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 95.235 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632    95.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419    95.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           0.537    96.191    UART_BUFF/txState[1]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.299    96.490 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.574    97.064    UART_BUFF/update_head
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.586   105.012    UART_BUFF/clk_cpu
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.180   105.192    
                         clock uncertainty           -0.205   104.987    
    SLICE_X7Y72          FDRE (Setup_fdre_C_CE)      -0.205   104.782    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.782    
                         arrival time                         -97.064    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.829ns  (logic 0.718ns (39.252%)  route 1.111ns (60.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 105.012 - 100.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 95.235 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632    95.235    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.419    95.654 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=8, routed)           0.537    96.191    UART_BUFF/txState[1]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.299    96.490 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.574    97.064    UART_BUFF/update_head
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.586   105.012    UART_BUFF/clk_cpu
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.180   105.192    
                         clock uncertainty           -0.205   104.987    
    SLICE_X7Y72          FDRE (Setup_fdre_C_CE)      -0.205   104.782    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        104.782    
                         arrival time                         -97.064    
  -------------------------------------------------------------------
                         slack                                  7.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.843%)  route 0.437ns (70.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          0.176     1.801    UART_BUFF/txState[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.261     2.108    UART_BUFF/update_head
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.859     2.026    UART_BUFF/clk_cpu
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.780    
                         clock uncertainty            0.205     1.985    
    SLICE_X7Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.946    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.843%)  route 0.437ns (70.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          0.176     1.801    UART_BUFF/txState[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.261     2.108    UART_BUFF/update_head
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.859     2.026    UART_BUFF/clk_cpu
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.780    
                         clock uncertainty            0.205     1.985    
    SLICE_X7Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.946    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.843%)  route 0.437ns (70.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          0.176     1.801    UART_BUFF/txState[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.261     2.108    UART_BUFF/update_head
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.859     2.026    UART_BUFF/clk_cpu
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.780    
                         clock uncertainty            0.205     1.985    
    SLICE_X7Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.946    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.843%)  route 0.437ns (70.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          0.176     1.801    UART_BUFF/txState[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.261     2.108    UART_BUFF/update_head
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.859     2.026    UART_BUFF/clk_cpu
    SLICE_X7Y72          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.780    
                         clock uncertainty            0.205     1.985    
    SLICE_X7Y72          FDRE (Hold_fdre_C_CE)       -0.039     1.946    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.918%)  route 0.532ns (74.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          0.176     1.801    UART_BUFF/txState[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.356     2.202    UART_BUFF/update_head
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.861     2.028    UART_BUFF/clk_cpu
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.205     1.987    
    SLICE_X6Y70          FDRE (Hold_fdre_C_CE)       -0.016     1.971    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.918%)  route 0.532ns (74.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          0.176     1.801    UART_BUFF/txState[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.356     2.202    UART_BUFF/update_head
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.861     2.028    UART_BUFF/clk_cpu
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.205     1.987    
    SLICE_X6Y70          FDRE (Hold_fdre_C_CE)       -0.016     1.971    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.918%)  route 0.532ns (74.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          0.176     1.801    UART_BUFF/txState[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.356     2.202    UART_BUFF/update_head
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.861     2.028    UART_BUFF/clk_cpu
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.205     1.987    
    SLICE_X6Y70          FDRE (Hold_fdre_C_CE)       -0.016     1.971    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.918%)  route 0.532ns (74.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          0.176     1.801    UART_BUFF/txState[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.356     2.202    UART_BUFF/update_head
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.861     2.028    UART_BUFF/clk_cpu
    SLICE_X6Y70          FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.782    
                         clock uncertainty            0.205     1.987    
    SLICE_X6Y70          FDRE (Hold_fdre_C_CE)       -0.016     1.971    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.304%)  route 0.579ns (75.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          0.176     1.801    UART_BUFF/txState[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I2_O)        0.045     1.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=18, routed)          0.403     2.250    UART_BUFF/update_head
    SLICE_X3Y71          FDRE                                         r  UART_BUFF/head_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.863     2.030    UART_BUFF/clk_cpu
    SLICE_X3Y71          FDRE                                         r  UART_BUFF/head_reg[8]/C
                         clock pessimism             -0.245     1.784    
                         clock uncertainty            0.205     1.989    
    SLICE_X3Y71          FDRE (Hold_fdre_C_CE)       -0.039     1.950    UART_BUFF/head_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.186ns (18.201%)  route 0.836ns (81.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=13, routed)          0.836     2.461    UART_BUFF/txState[0]
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.045     2.506 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.506    UART_BUFF/send_i_1_n_0
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.831     1.998    UART_BUFF/clk_cpu
    SLICE_X8Y72          FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.205     1.957    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.121     2.078    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       15.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.820ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.919ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        3.718ns  (logic 0.580ns (15.601%)  route 3.138ns (84.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 104.947 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns = ( 85.244 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.639    85.244    BTN_SCAN/clk_disp
    SLICE_X33Y95         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    85.700 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           3.138    88.837    BTN_SCAN/result_reg[1]_0[0]
    SLICE_X8Y93          LUT5 (Prop_lut5_I1_O)        0.124    88.961 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    88.961    DEBUG_CTRL/done_reg_0
    SLICE_X8Y93          FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.521   104.947    DEBUG_CTRL/clk_cpu
    SLICE_X8Y93          FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.079   105.025    
                         clock uncertainty           -0.226   104.799    
    SLICE_X8Y93          FDRE (Setup_fdre_C_D)        0.081   104.880    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.880    
                         arrival time                         -88.961    
  -------------------------------------------------------------------
                         slack                                 15.919    

Slack (MET) :             16.273ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        3.361ns  (logic 0.580ns (17.255%)  route 2.781ns (82.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 104.947 - 100.000 ) 
    Source Clock Delay      (SCD):    5.244ns = ( 85.244 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.639    85.244    BTN_SCAN/clk_disp
    SLICE_X33Y95         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.456    85.700 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.781    88.481    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.124    88.605 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    88.605    DEBUG_CTRL/start_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.521   104.947    DEBUG_CTRL/clk_cpu
    SLICE_X8Y93          FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.079   105.025    
                         clock uncertainty           -0.226   104.799    
    SLICE_X8Y93          FDRE (Setup_fdre_C_D)        0.079   104.878    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.878    
                         arrival time                         -88.605    
  -------------------------------------------------------------------
                         slack                                 16.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.186ns (12.423%)  route 1.311ns (87.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.569     1.490    BTN_SCAN/clk_disp
    SLICE_X33Y95         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.311     2.943    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.988 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.988    DEBUG_CTRL/start_i_1_n_0
    SLICE_X8Y93          FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.844     2.011    DEBUG_CTRL/clk_cpu
    SLICE_X8Y93          FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.821    
                         clock uncertainty            0.226     2.047    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.121     2.168    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.186ns (11.569%)  route 1.422ns (88.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.569     1.490    BTN_SCAN/clk_disp
    SLICE_X33Y95         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.422     3.053    BTN_SCAN/result_reg[1]_0[0]
    SLICE_X8Y93          LUT5 (Prop_lut5_I1_O)        0.045     3.098 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     3.098    DEBUG_CTRL/done_reg_0
    SLICE_X8Y93          FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.844     2.011    DEBUG_CTRL/clk_cpu
    SLICE_X8Y93          FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.821    
                         clock uncertainty            0.226     2.047    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.121     2.168    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.930    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       43.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.592ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 0.456ns (5.035%)  route 8.601ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        3.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.291ns = ( 58.291 - 50.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.709     5.313    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  rst_all_reg/Q
                         net (fo=1364, routed)        8.601    14.370    core/register/rst_all
    SLICE_X15Y114        FDCE                                         f  core/register/register_reg[7][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.506    58.291    core/register/debug_clk
    SLICE_X15Y114        FDCE                                         r  core/register/register_reg[7][19]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.470    
                         clock uncertainty           -0.106    58.364    
    SLICE_X15Y114        FDCE (Recov_fdce_C_CLR)     -0.402    57.962    core/register/register_reg[7][19]
  -------------------------------------------------------------------
                         required time                         57.962    
                         arrival time                         -14.370    
  -------------------------------------------------------------------
                         slack                                 43.592    

Slack (MET) :             45.146ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[4][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 0.456ns (6.062%)  route 7.066ns (93.938%))
  Logic Levels:           0  
  Clock Path Skew:        3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.310ns = ( 58.310 - 50.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.709     5.313    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  rst_all_reg/Q
                         net (fo=1364, routed)        7.066    12.835    core/register/rst_all
    SLICE_X11Y99         FDCE                                         f  core/register/register_reg[4][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.525    58.310    core/register/debug_clk
    SLICE_X11Y99         FDCE                                         r  core/register/register_reg[4][4]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.489    
                         clock uncertainty           -0.106    58.383    
    SLICE_X11Y99         FDCE (Recov_fdce_C_CLR)     -0.402    57.981    core/register/register_reg[4][4]
  -------------------------------------------------------------------
                         required time                         57.981    
                         arrival time                         -12.835    
  -------------------------------------------------------------------
                         slack                                 45.146    

Slack (MET) :             45.151ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 0.456ns (6.076%)  route 7.049ns (93.924%))
  Logic Levels:           0  
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.298ns = ( 58.298 - 50.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.709     5.313    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  rst_all_reg/Q
                         net (fo=1364, routed)        7.049    12.818    core/register/rst_all
    SLICE_X11Y107        FDCE                                         f  core/register/register_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.513    58.298    core/register/debug_clk
    SLICE_X11Y107        FDCE                                         r  core/register/register_reg[1][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.477    
                         clock uncertainty           -0.106    58.371    
    SLICE_X11Y107        FDCE (Recov_fdce_C_CLR)     -0.402    57.969    core/register/register_reg[1][8]
  -------------------------------------------------------------------
                         required time                         57.969    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                 45.151    

Slack (MET) :             45.183ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 0.456ns (6.101%)  route 7.019ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        3.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.300ns = ( 58.300 - 50.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.709     5.313    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  rst_all_reg/Q
                         net (fo=1364, routed)        7.019    12.788    core/register/rst_all
    SLICE_X11Y100        FDCE                                         f  core/register/register_reg[7][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.515    58.300    core/register/debug_clk
    SLICE_X11Y100        FDCE                                         r  core/register/register_reg[7][4]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.479    
                         clock uncertainty           -0.106    58.373    
    SLICE_X11Y100        FDCE (Recov_fdce_C_CLR)     -0.402    57.971    core/register/register_reg[7][4]
  -------------------------------------------------------------------
                         required time                         57.971    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 45.183    

Slack (MET) :             45.234ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.522ns  (logic 0.456ns (6.062%)  route 7.066ns (93.938%))
  Logic Levels:           0  
  Clock Path Skew:        3.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.310ns = ( 58.310 - 50.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.709     5.313    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  rst_all_reg/Q
                         net (fo=1364, routed)        7.066    12.835    core/register/rst_all
    SLICE_X10Y99         FDCE                                         f  core/register/register_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.525    58.310    core/register/debug_clk
    SLICE_X10Y99         FDCE                                         r  core/register/register_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.489    
                         clock uncertainty           -0.106    58.383    
    SLICE_X10Y99         FDCE (Recov_fdce_C_CLR)     -0.314    58.069    core/register/register_reg[1][4]
  -------------------------------------------------------------------
                         required time                         58.069    
                         arrival time                         -12.835    
  -------------------------------------------------------------------
                         slack                                 45.234    

Slack (MET) :             45.239ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.505ns  (logic 0.456ns (6.076%)  route 7.049ns (93.924%))
  Logic Levels:           0  
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.298ns = ( 58.298 - 50.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.709     5.313    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  rst_all_reg/Q
                         net (fo=1364, routed)        7.049    12.818    core/register/rst_all
    SLICE_X10Y107        FDCE                                         f  core/register/register_reg[7][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.513    58.298    core/register/debug_clk
    SLICE_X10Y107        FDCE                                         r  core/register/register_reg[7][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.477    
                         clock uncertainty           -0.106    58.371    
    SLICE_X10Y107        FDCE (Recov_fdce_C_CLR)     -0.314    58.057    core/register/register_reg[7][8]
  -------------------------------------------------------------------
                         required time                         58.057    
                         arrival time                         -12.818    
  -------------------------------------------------------------------
                         slack                                 45.239    

Slack (MET) :             45.271ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[6][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 0.456ns (6.101%)  route 7.019ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        3.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.300ns = ( 58.300 - 50.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.709     5.313    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  rst_all_reg/Q
                         net (fo=1364, routed)        7.019    12.788    core/register/rst_all
    SLICE_X10Y100        FDCE                                         f  core/register/register_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.515    58.300    core/register/debug_clk
    SLICE_X10Y100        FDCE                                         r  core/register/register_reg[6][4]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.479    
                         clock uncertainty           -0.106    58.373    
    SLICE_X10Y100        FDCE (Recov_fdce_C_CLR)     -0.314    58.059    core/register/register_reg[6][4]
  -------------------------------------------------------------------
                         required time                         58.059    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 45.271    

Slack (MET) :             45.405ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 0.456ns (6.213%)  route 6.883ns (93.787%))
  Logic Levels:           0  
  Clock Path Skew:        3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.299ns = ( 58.299 - 50.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.709     5.313    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  rst_all_reg/Q
                         net (fo=1364, routed)        6.883    12.652    core/register/rst_all
    SLICE_X10Y106        FDCE                                         f  core/register/register_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.514    58.299    core/register/debug_clk
    SLICE_X10Y106        FDCE                                         r  core/register/register_reg[5][8]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.478    
                         clock uncertainty           -0.106    58.372    
    SLICE_X10Y106        FDCE (Recov_fdce_C_CLR)     -0.314    58.058    core/register/register_reg[5][8]
  -------------------------------------------------------------------
                         required time                         58.058    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                 45.405    

Slack (MET) :             45.412ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 0.456ns (6.220%)  route 6.875ns (93.780%))
  Logic Levels:           0  
  Clock Path Skew:        3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.297ns = ( 58.297 - 50.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.709     5.313    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  rst_all_reg/Q
                         net (fo=1364, routed)        6.875    12.644    core/register/rst_all
    SLICE_X12Y100        FDCE                                         f  core/register/register_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.512    58.297    core/register/debug_clk
    SLICE_X12Y100        FDCE                                         r  core/register/register_reg[2][4]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.476    
                         clock uncertainty           -0.106    58.370    
    SLICE_X12Y100        FDCE (Recov_fdce_C_CLR)     -0.314    58.056    core/register/register_reg[2][4]
  -------------------------------------------------------------------
                         required time                         58.056    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                 45.412    

Slack (MET) :             45.797ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 0.456ns (6.648%)  route 6.404ns (93.352%))
  Logic Levels:           0  
  Clock Path Skew:        3.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.299ns = ( 58.299 - 50.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.709     5.313    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.456     5.769 f  rst_all_reg/Q
                         net (fo=1364, routed)        6.404    12.173    core/register/rst_all
    SLICE_X11Y103        FDCE                                         f  core/register/register_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          2.048    55.473    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.122    55.595 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.936    56.531    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254    56.785 f  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        1.514    58.299    core/register/debug_clk
    SLICE_X11Y103        FDCE                                         r  core/register/register_reg[5][4]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.478    
                         clock uncertainty           -0.106    58.372    
    SLICE_X11Y103        FDCE (Recov_fdce_C_CLR)     -0.402    57.970    core/register/register_reg[5][4]
  -------------------------------------------------------------------
                         required time                         57.970    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                 45.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.141ns (5.151%)  route 2.596ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1364, routed)        2.596     4.258    core/reg_ID_EX/rst_all
    SLICE_X8Y107         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.840     3.759    core/reg_ID_EX/debug_clk
    SLICE_X8Y107         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[0]/C
                         clock pessimism             -0.245     3.513    
    SLICE_X8Y107         FDCE (Remov_fdce_C_CLR)     -0.067     3.446    core/reg_ID_EX/rs2_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.141ns (5.151%)  route 2.596ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1364, routed)        2.596     4.258    core/reg_ID_EX/rst_all
    SLICE_X8Y107         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.840     3.759    core/reg_ID_EX/debug_clk
    SLICE_X8Y107         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[1]/C
                         clock pessimism             -0.245     3.513    
    SLICE_X8Y107         FDCE (Remov_fdce_C_CLR)     -0.067     3.446    core/reg_ID_EX/rs2_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.141ns (5.151%)  route 2.596ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1364, routed)        2.596     4.258    core/reg_ID_EX/rst_all
    SLICE_X8Y107         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.840     3.759    core/reg_ID_EX/debug_clk
    SLICE_X8Y107         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[2]/C
                         clock pessimism             -0.245     3.513    
    SLICE_X8Y107         FDCE (Remov_fdce_C_CLR)     -0.067     3.446    core/reg_ID_EX/rs2_EX_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.141ns (5.151%)  route 2.596ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1364, routed)        2.596     4.258    core/reg_ID_EX/rst_all
    SLICE_X8Y107         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.840     3.759    core/reg_ID_EX/debug_clk
    SLICE_X8Y107         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[3]/C
                         clock pessimism             -0.245     3.513    
    SLICE_X8Y107         FDCE (Remov_fdce_C_CLR)     -0.067     3.446    core/reg_ID_EX/rs2_EX_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[4]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.141ns (5.151%)  route 2.596ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.759ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1364, routed)        2.596     4.258    core/reg_ID_EX/rst_all
    SLICE_X8Y107         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.840     3.759    core/reg_ID_EX/debug_clk
    SLICE_X8Y107         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[4]/C
                         clock pessimism             -0.245     3.513    
    SLICE_X8Y107         FDCE (Remov_fdce_C_CLR)     -0.067     3.446    core/reg_ID_EX/rs2_EX_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.446    
                         arrival time                           4.258    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.141ns (5.070%)  route 2.640ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1364, routed)        2.640     4.301    core/reg_IF_ID/rst_all
    SLICE_X14Y112        FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.838     3.756    core/reg_IF_ID/debug_clk
    SLICE_X14Y112        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[15]/C
                         clock pessimism             -0.245     3.510    
    SLICE_X14Y112        FDCE (Remov_fdce_C_CLR)     -0.067     3.443    core/reg_IF_ID/PCurrent_ID_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.141ns (5.070%)  route 2.640ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1364, routed)        2.640     4.301    core/reg_IF_ID/rst_all
    SLICE_X14Y112        FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.838     3.756    core/reg_IF_ID/debug_clk
    SLICE_X14Y112        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[16]/C
                         clock pessimism             -0.245     3.510    
    SLICE_X14Y112        FDCE (Remov_fdce_C_CLR)     -0.067     3.443    core/reg_IF_ID/PCurrent_ID_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.141ns (5.070%)  route 2.640ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1364, routed)        2.640     4.301    core/reg_IF_ID/rst_all
    SLICE_X15Y112        FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.838     3.756    core/reg_IF_ID/debug_clk
    SLICE_X15Y112        FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism             -0.245     3.510    
    SLICE_X15Y112        FDCE (Remov_fdce_C_CLR)     -0.092     3.418    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           4.301    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.141ns (5.013%)  route 2.672ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.753ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1364, routed)        2.672     4.333    core/reg_IF_ID/rst_all
    SLICE_X14Y116        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.835     3.753    core/reg_IF_ID/debug_clk
    SLICE_X14Y116        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[18]/C
                         clock pessimism             -0.245     3.507    
    SLICE_X14Y116        FDCE (Remov_fdce_C_CLR)     -0.067     3.440    core/reg_IF_ID/IR_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.141ns (5.013%)  route 2.672ns (94.987%))
  Logic Levels:           0  
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.753ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          0.599     1.520    clk_cpu
    SLICE_X0Y140         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1364, routed)        2.672     4.333    core/reg_IF_ID/rst_all
    SLICE_X14Y116        FDCE                                         f  core/reg_IF_ID/IR_ID_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=60, routed)          1.114     2.282    BTN_SCAN/clk_cpu
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.055     2.337 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.475     2.811    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.918 r  data_reg[126][7]_i_3/O
                         net (fo=2625, routed)        0.835     3.753    core/reg_IF_ID/debug_clk
    SLICE_X14Y116        FDCE                                         r  core/reg_IF_ID/IR_ID_reg[20]/C
                         clock pessimism             -0.245     3.507    
    SLICE_X14Y116        FDCE (Remov_fdce_C_CLR)     -0.067     3.440    core/reg_IF_ID/IR_ID_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           4.333    
  -------------------------------------------------------------------
                         slack                                  0.893    





