Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:19:08 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop/post_route_timing_summary.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: busy01 (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: busy10 (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: rgCfgData[28] (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: rgCfgData[29] (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: rgCfgData[30] (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: rgCfgData[31] (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: rgCfgData_ready (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rgDone (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rgResultReady (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rgResultSource[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rgResultSource[1] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rgaddr_ready (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: rgwant_read (HIGH)

 There are 228 register/latch pins with no clock driven by root clock pin: ConfigMemoryInst/state_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: dir01delay/buff2_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: onlyeonecycleinst/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: onlyeonecycleinst/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: onlyeonecycleinst/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: onlyeonecycleinst/output_xhdl0_reg/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: raygencontinst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: raygencontinst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: raygencontinst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: raygencontinst/active_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: raygencontinst/addr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: raygencontinst/addr_reg[1]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: raygencontinst/as_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: raygencontinst/loaded_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: raygencontinst/loaded_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: raygencontinst/wantDir_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: raysendinst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: raysendinst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: raysendinst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: raysendinst/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: raysendinst/ack_reg/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: resultrecieveinst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: resultrecieveinst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 143 register/latch pins with no clock driven by root clock pin: resultrecieveinst/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit01a_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit01b_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit01c_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit10a_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit10b_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/hit10c_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/valid01_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: resultrecieveinst/valid10_reg/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: resultwriteinst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: resultwriteinst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: resultwriteinst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: resultwriteinst/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: resultwriteinst/process01_reg/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: sramcont/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: sramcont/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: sramcont/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: sramcont/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sramcont/faddress_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: sramcont/fcount_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sramcont/writebackack_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 783 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 238 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 236 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.733        0.000                      0                  574        0.088        0.000                      0                  574        3.950        0.000                       0                  1090  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.733        0.000                      0                  574        0.088        0.000                      0                  574        3.950        0.000                       0                  1090  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 resultwriteinst/bilinearimp/ul_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultwriteinst/bilinearimp/i1b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.526ns (35.885%)  route 2.726ns (64.115%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1089, unset)         0.704     0.704    resultwriteinst/bilinearimp/clk
    SLICE_X52Y56         FDRE                                         r  resultwriteinst/bilinearimp/ul_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.341     1.045 r  resultwriteinst/bilinearimp/ul_reg[3]/Q
                         net (fo=24, routed)          1.479     2.524    resultwriteinst/bilinearimp/ul_reg_n_0_[3]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.097     2.621 r  resultwriteinst/bilinearimp/i1b0__0_carry__0_i_8/O
                         net (fo=2, routed)           0.866     3.488    resultwriteinst/bilinearimp/i1b0__0_carry__0_i_8_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I1_O)        0.239     3.727 r  resultwriteinst/bilinearimp/i1b0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.727    resultwriteinst/bilinearimp/i1b0__0_carry__0_i_4_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.159 r  resultwriteinst/bilinearimp/i1b0__0_carry__0/O[2]
                         net (fo=1, routed)           0.381     4.539    resultwriteinst/bilinearimp/i1b0__0_carry__0_n_5
    SLICE_X53Y52         LUT4 (Prop_lut4_I3_O)        0.230     4.769 r  resultwriteinst/bilinearimp/i1b0__28_carry_i_1/O
                         net (fo=1, routed)           0.000     4.769    resultwriteinst/bilinearimp/i1b0__28_carry_i_1_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     4.956 r  resultwriteinst/bilinearimp/i1b0__28_carry/O[3]
                         net (fo=1, routed)           0.000     4.956    resultwriteinst/bilinearimp/i1b0[6]
    SLICE_X53Y52         FDRE                                         r  resultwriteinst/bilinearimp/i1b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=1089, unset)         0.669    10.669    resultwriteinst/bilinearimp/clk
    SLICE_X53Y52         FDRE                                         r  resultwriteinst/bilinearimp/i1b_reg[6]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.056    10.689    resultwriteinst/bilinearimp/i1b_reg[6]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  5.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ConfigMemoryInst/spraminst/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConfigMemoryInst/spraminst/new_ram/ram_reg_0_7_20_20/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.121%)  route 0.236ns (64.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1089, unset)         0.411     0.411    ConfigMemoryInst/spraminst/clk
    SLICE_X43Y54         FDRE                                         r  ConfigMemoryInst/spraminst/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.128     0.539 r  ConfigMemoryInst/spraminst/addr_reg[1]/Q
                         net (fo=22, routed)          0.236     0.775    ConfigMemoryInst/spraminst/new_ram/ram_reg_0_7_20_20/A1
    SLICE_X42Y54         RAMS32                                       r  ConfigMemoryInst/spraminst/new_ram/ram_reg_0_7_20_20/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1089, unset)         0.432     0.432    ConfigMemoryInst/spraminst/new_ram/ram_reg_0_7_20_20/WCLK
    SLICE_X42Y54         RAMS32                                       r  ConfigMemoryInst/spraminst/new_ram/ram_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y54         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     0.687    ConfigMemoryInst/spraminst/new_ram/ram_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X2Y12   matmultinst/am12_reg/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.050         5.000       3.950      SLICE_X42Y56  ConfigMemoryInst/spraminst/new_ram/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.050         5.000       3.950      SLICE_X42Y56  ConfigMemoryInst/spraminst/new_ram/ram_reg_0_7_0_0/SP/CLK



