// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "10/12/2021 16:21:08"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Moore (
	Start,
	CLK,
	input_data,
	out,
	Done);
input 	Start;
input 	CLK;
input 	[63:0] input_data;
output 	[63:0] out;
output 	Done;

// Design Ports Information
// out[0]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[2]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[4]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[5]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[7]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[8]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[9]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[10]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[12]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[13]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[14]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[15]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[16]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[17]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[18]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[19]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[20]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[21]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[22]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[23]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[24]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[25]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[26]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[27]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[28]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[29]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[30]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[31]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[32]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[33]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[34]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[35]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[36]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[37]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[38]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[39]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[40]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[41]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[42]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[43]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[44]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[45]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[46]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[47]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[48]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[49]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[50]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[51]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[52]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[53]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[54]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[55]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[56]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[57]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[58]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[59]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[60]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[61]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[62]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[63]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Done	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// input_data[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Start	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[1]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[5]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[6]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[7]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[8]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[9]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[10]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[11]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[12]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[13]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[14]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[15]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[16]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[17]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[18]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[19]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[20]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[21]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[22]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[23]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[24]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[25]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[26]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[27]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[28]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[29]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[30]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[31]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[32]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[33]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[34]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[35]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[36]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[37]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[38]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[39]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[40]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[41]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[42]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[43]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[44]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[45]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[46]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[47]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[48]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[49]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[50]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[51]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[52]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[53]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[54]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[55]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[56]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[57]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[58]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[59]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[60]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[61]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[62]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// input_data[63]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("week5_v_fast.sdo");
// synopsys translate_on

wire \a2|REG_LaS|DFF[3]|Q~regout ;
wire \a2|REG_LaS|DFF[4]|Q~regout ;
wire \a2|REG_LaS|DFF[5]|Q~regout ;
wire \a2|REG_LaS|DFF[6]|Q~regout ;
wire \a2|REG_LaS|DFF[7]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~1_combout ;
wire \a2|REG_LaS|DFF[8]|Q~regout ;
wire \a2|REG_LaS|DFF[13]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~5_combout ;
wire \a2|REG_LaS|DFF[26]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~10_combout ;
wire \a2|n1|generate_block_identifier[63].b1~11_combout ;
wire \a2|REG_LaS|DFF[41]|Q~regout ;
wire \a2|REG_LaS|DFF[42]|Q~regout ;
wire \a2|REG_LaS|DFF[43]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~12_combout ;
wire \a2|REG_LaS|DFF[44]|Q~regout ;
wire \a2|REG_LaS|DFF[45]|Q~regout ;
wire \a2|REG_LaS|DFF[46]|Q~regout ;
wire \a2|REG_LaS|DFF[47]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~13_combout ;
wire \a2|n1|generate_block_identifier[63].b1~14_combout ;
wire \a2|n1|generate_block_identifier[63].b1~16_combout ;
wire \a2|REG_LaS|M[3]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[4]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[5]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[6]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[7]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[8]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[13]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[26]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[41]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[42]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[43]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[44]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[45]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[46]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|M[47]|mux2_2|o1~0_combout ;
wire \a2|REG_UD|H[5]|a1~combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \Start~combout ;
wire \a2|REG_LaS|M[24]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[24]|Q~regout ;
wire \a2|REG_LaS|M[23]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[23]|Q~regout ;
wire \a2|REG_LaS|M[22]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[22]|Q~regout ;
wire \a2|REG_LaS|M[21]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[21]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~6_combout ;
wire \a2|REG_LaS|M[40]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[40]|Q~regout ;
wire \a2|REG_LaS|M[39]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[39]|Q~regout ;
wire \a2|REG_LaS|M[38]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[38]|Q~regout ;
wire \a2|REG_LaS|M[37]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[37]|Q~regout ;
wire \a2|REG_LaS|M[36]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[36]|Q~regout ;
wire \a2|REG_LaS|M[35]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[35]|Q~regout ;
wire \a2|REG_LaS|M[34]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[34]|Q~regout ;
wire \a2|REG_LaS|M[33]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[33]|Q~regout ;
wire \a2|REG_LaS|M[32]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[32]|Q~regout ;
wire \a2|REG_LaS|M[31]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[31]|Q~regout ;
wire \a2|REG_LaS|M[30]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[30]|Q~regout ;
wire \a2|REG_LaS|M[29]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[29]|Q~regout ;
wire \a2|REG_LaS|M[28]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[28]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~8_combout ;
wire \a2|REG_LaS|M[27]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[27]|Q~regout ;
wire \a2|REG_LaS|M[25]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[25]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~7_combout ;
wire \a2|n1|generate_block_identifier[63].b1~9_combout ;
wire \a2|REG_LaS|M[61]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[61]|Q~regout ;
wire \a2|REG_LaS|M[60]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[60]|Q~regout ;
wire \a2|REG_LaS|M[59]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[59]|Q~regout ;
wire \a2|REG_LaS|M[58]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[58]|Q~regout ;
wire \a2|REG_LaS|M[57]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[57]|Q~regout ;
wire \a2|REG_LaS|M[56]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[56]|Q~regout ;
wire \a2|REG_LaS|M[55]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[55]|Q~regout ;
wire \a2|REG_LaS|M[54]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[54]|Q~regout ;
wire \a2|REG_LaS|M[53]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[53]|Q~regout ;
wire \a2|REG_LaS|M[52]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[52]|Q~regout ;
wire \a2|REG_LaS|M[51]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[51]|Q~regout ;
wire \a2|REG_LaS|M[50]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[50]|Q~regout ;
wire \a2|REG_LaS|M[49]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[49]|Q~regout ;
wire \a2|REG_LaS|M[48]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[48]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~15_combout ;
wire \a2|n1|generate_block_identifier[63].b1~17_combout ;
wire \a2|REG_LaS|M_MSB|mux2_2|a1~combout ;
wire \a2|REG_LaS|DFF[63]|Q~regout ;
wire \a2|REG_LaS|M[62]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[62]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~18_combout ;
wire \a2|n1|generate_block_identifier[63].b1~19_combout ;
wire \a2|REG_LaS|M[12]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[12]|Q~regout ;
wire \a2|REG_LaS|M[11]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[11]|Q~regout ;
wire \a2|REG_LaS|M[10]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[10]|Q~regout ;
wire \a2|REG_LaS|M[9]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[9]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~2_combout ;
wire \a2|REG_LaS|M[20]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[20]|Q~regout ;
wire \a2|REG_LaS|M[19]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[19]|Q~regout ;
wire \a2|REG_LaS|M[18]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[18]|Q~regout ;
wire \a2|REG_LaS|M[17]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[17]|Q~regout ;
wire \a2|REG_LaS|M[16]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[16]|Q~regout ;
wire \a2|REG_LaS|M[15]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[15]|Q~regout ;
wire \a2|REG_LaS|M[14]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[14]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~3_combout ;
wire \a2|REG_LaS|M[2]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[2]|Q~regout ;
wire \a2|REG_LaS|M[1]|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[1]|Q~regout ;
wire \a2|n1|generate_block_identifier[63].b1~0_combout ;
wire \a2|n1|generate_block_identifier[63].b1~4_combout ;
wire \a2|n1|generate_block_identifier[63].b1~20_combout ;
wire \a1|c1|a2|D[0]~0_combout ;
wire \a1|c2|b1~combout ;
wire \a2|REG_LaS|M0|mux2_2|o1~0_combout ;
wire \a2|REG_LaS|DFF[0]|Q~feeder_combout ;
wire \a2|REG_LaS|DFF[0]|Q~regout ;
wire \a2|REG_UD|H0|x1~combout ;
wire \a2|REG_UD|D[0]|Q~regout ;
wire \a2|REG_UD|H[1]|x1~combout ;
wire \a2|REG_UD|D[1]|Q~regout ;
wire \a2|REG_UD|H[2]|x1~combout ;
wire \a2|REG_UD|D[2]|Q~regout ;
wire \a2|REG_UD|H[2]|a1~combout ;
wire \a2|REG_UD|H[3]|x1~combout ;
wire \a2|REG_UD|D[3]|Q~regout ;
wire \a2|REG_UD|H[4]|x1~combout ;
wire \a2|REG_UD|D[4]|Q~regout ;
wire \a2|REG_UD|H[5]|x1~combout ;
wire \a2|REG_UD|D[5]|Q~regout ;
wire \a2|REG_UD|H[6]|x1~combout ;
wire \a2|REG_UD|D[6]|Q~regout ;
wire \a2|REG_UD|H[7]|x1~combout ;
wire \a2|REG_UD|D[7]|Q~regout ;
wire \a2|REG_UD|H[8]|x1~combout ;
wire \a2|REG_UD|D[8]|Q~regout ;
wire \a2|REG_UD|H[8]|a1~0_combout ;
wire \a2|REG_UD|H[8]|a1~combout ;
wire \a2|REG_UD|H[9]|x1~combout ;
wire \a2|REG_UD|D[9]|Q~regout ;
wire \a2|REG_UD|H[10]|x1~combout ;
wire \a2|REG_UD|D[10]|Q~regout ;
wire \a2|REG_UD|H[11]|x1~combout ;
wire \a2|REG_UD|D[11]|Q~regout ;
wire \a2|REG_UD|H[11]|a1~combout ;
wire \a2|REG_UD|H[12]|x1~combout ;
wire \a2|REG_UD|D[12]|Q~regout ;
wire \a2|REG_UD|H[13]|x1~combout ;
wire \a2|REG_UD|D[13]|Q~regout ;
wire \a2|REG_UD|H[14]|x1~combout ;
wire \a2|REG_UD|D[14]|Q~regout ;
wire \a2|REG_UD|H[14]|a1~combout ;
wire \a2|REG_UD|H[15]|x1~combout ;
wire \a2|REG_UD|D[15]|Q~regout ;
wire \a2|REG_UD|H[16]|x1~combout ;
wire \a2|REG_UD|D[16]|Q~regout ;
wire \a2|REG_UD|H[17]|x1~combout ;
wire \a2|REG_UD|D[17]|Q~regout ;
wire \a2|REG_UD|H[17]|a1~combout ;
wire \a2|REG_UD|H[18]|x1~combout ;
wire \a2|REG_UD|D[18]|Q~regout ;
wire \a2|REG_UD|H[19]|x1~combout ;
wire \a2|REG_UD|D[19]|Q~regout ;
wire \a2|REG_UD|H[20]|x1~combout ;
wire \a2|REG_UD|D[20]|Q~regout ;
wire \a2|REG_UD|H[20]|a1~combout ;
wire \a2|REG_UD|H[21]|x1~combout ;
wire \a2|REG_UD|D[21]|Q~regout ;
wire \a2|REG_UD|H[22]|x1~combout ;
wire \a2|REG_UD|D[22]|Q~regout ;
wire \a2|REG_UD|H[23]|x1~combout ;
wire \a2|REG_UD|D[23]|Q~regout ;
wire \a2|REG_UD|H[23]|a1~combout ;
wire \a2|REG_UD|H[24]|x1~combout ;
wire \a2|REG_UD|D[24]|Q~regout ;
wire \a2|REG_UD|H[25]|x1~combout ;
wire \a2|REG_UD|D[25]|Q~regout ;
wire \a2|REG_UD|H[26]|x1~combout ;
wire \a2|REG_UD|D[26]|Q~regout ;
wire \a2|REG_UD|H[26]|a1~combout ;
wire \a2|REG_UD|H[27]|x1~combout ;
wire \a2|REG_UD|D[27]|Q~regout ;
wire \a2|REG_UD|H[28]|x1~combout ;
wire \a2|REG_UD|D[28]|Q~regout ;
wire \a2|REG_UD|H[29]|x1~combout ;
wire \a2|REG_UD|D[29]|Q~regout ;
wire \a2|REG_UD|H[29]|a1~combout ;
wire \a2|REG_UD|H[30]|x1~combout ;
wire \a2|REG_UD|D[30]|Q~regout ;
wire \a2|REG_UD|H[31]|x1~combout ;
wire \a2|REG_UD|D[31]|Q~regout ;
wire \a2|REG_UD|H[32]|x1~combout ;
wire \a2|REG_UD|D[32]|Q~regout ;
wire \a2|REG_UD|H[32]|a1~combout ;
wire \a2|REG_UD|H[33]|x1~combout ;
wire \a2|REG_UD|D[33]|Q~regout ;
wire \a2|REG_UD|H[34]|x1~combout ;
wire \a2|REG_UD|D[34]|Q~regout ;
wire \a2|REG_UD|H[35]|x1~combout ;
wire \a2|REG_UD|D[35]|Q~regout ;
wire \a2|REG_UD|H[35]|a1~combout ;
wire \a2|REG_UD|H[36]|x1~combout ;
wire \a2|REG_UD|D[36]|Q~regout ;
wire \a2|REG_UD|H[37]|x1~combout ;
wire \a2|REG_UD|D[37]|Q~regout ;
wire \a2|REG_UD|H[38]|x1~combout ;
wire \a2|REG_UD|D[38]|Q~regout ;
wire \a2|REG_UD|H[38]|a1~combout ;
wire \a2|REG_UD|H[39]|x1~combout ;
wire \a2|REG_UD|D[39]|Q~regout ;
wire \a2|REG_UD|H[40]|x1~combout ;
wire \a2|REG_UD|D[40]|Q~regout ;
wire \a2|REG_UD|H[41]|x1~combout ;
wire \a2|REG_UD|D[41]|Q~regout ;
wire \a2|REG_UD|H[41]|a1~combout ;
wire \a2|REG_UD|H[42]|x1~combout ;
wire \a2|REG_UD|D[42]|Q~regout ;
wire \a2|REG_UD|H[43]|x1~combout ;
wire \a2|REG_UD|D[43]|Q~regout ;
wire \a2|REG_UD|H[44]|x1~combout ;
wire \a2|REG_UD|D[44]|Q~regout ;
wire \a2|REG_UD|H[44]|a1~combout ;
wire \a2|REG_UD|H[45]|x1~combout ;
wire \a2|REG_UD|D[45]|Q~regout ;
wire \a2|REG_UD|H[46]|x1~combout ;
wire \a2|REG_UD|D[46]|Q~regout ;
wire \a2|REG_UD|H[47]|x1~combout ;
wire \a2|REG_UD|D[47]|Q~regout ;
wire \a2|REG_UD|H[47]|a1~combout ;
wire \a2|REG_UD|H[48]|x1~combout ;
wire \a2|REG_UD|D[48]|Q~regout ;
wire \a2|REG_UD|H[49]|x1~combout ;
wire \a2|REG_UD|D[49]|Q~regout ;
wire \a2|REG_UD|H[50]|x1~combout ;
wire \a2|REG_UD|D[50]|Q~regout ;
wire \a2|REG_UD|H[50]|a1~combout ;
wire \a2|REG_UD|H[51]|x1~combout ;
wire \a2|REG_UD|D[51]|Q~regout ;
wire \a2|REG_UD|H[52]|x1~combout ;
wire \a2|REG_UD|D[52]|Q~regout ;
wire \a2|REG_UD|H[53]|x1~combout ;
wire \a2|REG_UD|D[53]|Q~regout ;
wire \a2|REG_UD|H[53]|a1~combout ;
wire \a2|REG_UD|H[54]|x1~combout ;
wire \a2|REG_UD|D[54]|Q~regout ;
wire \a2|REG_UD|H[55]|x1~combout ;
wire \a2|REG_UD|D[55]|Q~regout ;
wire \a2|REG_UD|H[56]|x1~combout ;
wire \a2|REG_UD|D[56]|Q~regout ;
wire \a2|REG_UD|H[56]|a1~combout ;
wire \a2|REG_UD|H[57]|x1~combout ;
wire \a2|REG_UD|D[57]|Q~regout ;
wire \a2|REG_UD|H[58]|x1~combout ;
wire \a2|REG_UD|D[58]|Q~regout ;
wire \a2|REG_UD|H[59]|x1~combout ;
wire \a2|REG_UD|D[59]|Q~regout ;
wire \a2|REG_UD|H[59]|a1~combout ;
wire \a2|REG_UD|H[60]|x1~combout ;
wire \a2|REG_UD|D[60]|Q~regout ;
wire \a2|REG_UD|H[61]|x1~combout ;
wire \a2|REG_UD|D[61]|Q~regout ;
wire \a2|REG_UD|H[62]|x1~combout ;
wire \a2|REG_UD|D[62]|Q~regout ;
wire \a2|REG_UD|H[62]|a1~combout ;
wire \a2|REG_UD|H_MSB|x1~combout ;
wire \a2|REG_UD|D[63]|Q~regout ;
wire [1:0] \a1|c1|a2|D ;
wire [1:0] \a1|c1|a1|D ;
wire [63:0] \input_data~combout ;


// Location: LCFF_X33_Y32_N21
cycloneii_lcell_ff \a2|REG_LaS|DFF[3]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[3]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[3]|Q~regout ));

// Location: LCFF_X33_Y32_N29
cycloneii_lcell_ff \a2|REG_LaS|DFF[4]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[4]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[4]|Q~regout ));

// Location: LCFF_X33_Y32_N3
cycloneii_lcell_ff \a2|REG_LaS|DFF[5]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[5]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[5]|Q~regout ));

// Location: LCFF_X33_Y32_N25
cycloneii_lcell_ff \a2|REG_LaS|DFF[6]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[6]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[6]|Q~regout ));

// Location: LCFF_X33_Y32_N15
cycloneii_lcell_ff \a2|REG_LaS|DFF[7]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[7]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[7]|Q~regout ));

// Location: LCCOMB_X33_Y32_N16
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~1 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~1_combout  = (\a2|REG_LaS|DFF[6]|Q~regout ) # ((\a2|REG_LaS|DFF[5]|Q~regout ) # ((\a2|REG_LaS|DFF[7]|Q~regout ) # (\a2|REG_LaS|DFF[4]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[6]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[5]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[7]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[4]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~1_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~1 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y32_N13
cycloneii_lcell_ff \a2|REG_LaS|DFF[8]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[8]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[8]|Q~regout ));

// Location: LCFF_X1_Y32_N7
cycloneii_lcell_ff \a2|REG_LaS|DFF[13]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[13]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[13]|Q~regout ));

// Location: LCCOMB_X1_Y32_N26
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~5 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~5_combout  = (\a2|REG_LaS|DFF[18]|Q~regout ) # ((\a2|REG_LaS|DFF[16]|Q~regout ) # ((\a2|REG_LaS|DFF[17]|Q~regout ) # (\a2|REG_LaS|DFF[19]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[18]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[16]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[17]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[19]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~5_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~5 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y32_N13
cycloneii_lcell_ff \a2|REG_LaS|DFF[26]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[26]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[26]|Q~regout ));

// Location: LCCOMB_X1_Y33_N18
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~10 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~10_combout  = (\a2|REG_LaS|DFF[34]|Q~regout ) # ((\a2|REG_LaS|DFF[32]|Q~regout ) # ((\a2|REG_LaS|DFF[33]|Q~regout ) # (\a2|REG_LaS|DFF[35]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[34]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[32]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[33]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[35]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~10_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~10 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N16
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~11 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~11_combout  = (\a2|REG_LaS|DFF[37]|Q~regout ) # ((\a2|REG_LaS|DFF[38]|Q~regout ) # ((\a2|REG_LaS|DFF[39]|Q~regout ) # (\a2|REG_LaS|DFF[36]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[37]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[38]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[39]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[36]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~11_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~11 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N25
cycloneii_lcell_ff \a2|REG_LaS|DFF[41]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[41]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[41]|Q~regout ));

// Location: LCFF_X1_Y30_N19
cycloneii_lcell_ff \a2|REG_LaS|DFF[42]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[42]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[42]|Q~regout ));

// Location: LCFF_X1_Y30_N5
cycloneii_lcell_ff \a2|REG_LaS|DFF[43]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[43]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[43]|Q~regout ));

// Location: LCCOMB_X1_Y30_N22
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~12 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~12_combout  = (\a2|REG_LaS|DFF[41]|Q~regout ) # ((\a2|REG_LaS|DFF[42]|Q~regout ) # ((\a2|REG_LaS|DFF[43]|Q~regout ) # (\a2|REG_LaS|DFF[40]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[41]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[42]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[43]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[40]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~12_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~12 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N21
cycloneii_lcell_ff \a2|REG_LaS|DFF[44]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[44]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[44]|Q~regout ));

// Location: LCFF_X1_Y30_N3
cycloneii_lcell_ff \a2|REG_LaS|DFF[45]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[45]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[45]|Q~regout ));

// Location: LCFF_X1_Y30_N13
cycloneii_lcell_ff \a2|REG_LaS|DFF[46]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[46]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[46]|Q~regout ));

// Location: LCFF_X1_Y28_N1
cycloneii_lcell_ff \a2|REG_LaS|DFF[47]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[47]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[47]|Q~regout ));

// Location: LCCOMB_X1_Y30_N26
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~13 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~13_combout  = (\a2|REG_LaS|DFF[46]|Q~regout ) # ((\a2|REG_LaS|DFF[45]|Q~regout ) # ((\a2|REG_LaS|DFF[44]|Q~regout ) # (\a2|REG_LaS|DFF[47]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[46]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[45]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[44]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[47]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~13_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~13 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N8
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~14 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~14_combout  = (\a2|n1|generate_block_identifier[63].b1~11_combout ) # ((\a2|n1|generate_block_identifier[63].b1~12_combout ) # ((\a2|n1|generate_block_identifier[63].b1~10_combout ) # 
// (\a2|n1|generate_block_identifier[63].b1~13_combout )))

	.dataa(\a2|n1|generate_block_identifier[63].b1~11_combout ),
	.datab(\a2|n1|generate_block_identifier[63].b1~12_combout ),
	.datac(\a2|n1|generate_block_identifier[63].b1~10_combout ),
	.datad(\a2|n1|generate_block_identifier[63].b1~13_combout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~14_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~14 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N20
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~16 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~16_combout  = (\a2|REG_LaS|DFF[52]|Q~regout ) # ((\a2|REG_LaS|DFF[55]|Q~regout ) # ((\a2|REG_LaS|DFF[54]|Q~regout ) # (\a2|REG_LaS|DFF[53]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[52]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[55]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[54]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[53]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~16_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~16 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N20
cycloneii_lcell_comb \a2|REG_LaS|M[3]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[3]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [3]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[4]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[4]|Q~regout ),
	.datac(\input_data~combout [3]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[3]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[3]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[3]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N28
cycloneii_lcell_comb \a2|REG_LaS|M[4]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[4]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [4]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[5]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[5]|Q~regout ),
	.datac(\input_data~combout [4]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[4]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[4]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[4]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N2
cycloneii_lcell_comb \a2|REG_LaS|M[5]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[5]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [5]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[6]|Q~regout ))

	.dataa(\a2|REG_LaS|DFF[6]|Q~regout ),
	.datab(vcc),
	.datac(\input_data~combout [5]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[5]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[5]|mux2_2|o1~0 .lut_mask = 16'hF0AA;
defparam \a2|REG_LaS|M[5]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N24
cycloneii_lcell_comb \a2|REG_LaS|M[6]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[6]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [6]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[7]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[7]|Q~regout ),
	.datac(\input_data~combout [6]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[6]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[6]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[6]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N14
cycloneii_lcell_comb \a2|REG_LaS|M[7]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[7]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [7]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[8]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[8]|Q~regout ),
	.datac(\input_data~combout [7]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[7]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[7]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[7]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N12
cycloneii_lcell_comb \a2|REG_LaS|M[8]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[8]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [8]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[9]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[9]|Q~regout ),
	.datac(\input_data~combout [8]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[8]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[8]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[8]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N6
cycloneii_lcell_comb \a2|REG_LaS|M[13]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[13]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [13]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[14]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[14]|Q~regout ),
	.datac(\a1|c2|b1~combout ),
	.datad(\input_data~combout [13]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[13]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[13]|mux2_2|o1~0 .lut_mask = 16'hFC0C;
defparam \a2|REG_LaS|M[13]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N12
cycloneii_lcell_comb \a2|REG_LaS|M[26]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[26]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [26]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[27]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[27]|Q~regout ),
	.datac(\input_data~combout [26]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[26]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[26]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[26]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N24
cycloneii_lcell_comb \a2|REG_LaS|M[41]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[41]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [41])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[42]|Q~regout )))

	.dataa(\input_data~combout [41]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[42]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[41]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[41]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[41]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N18
cycloneii_lcell_comb \a2|REG_LaS|M[42]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[42]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [42])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[43]|Q~regout )))

	.dataa(\a1|c2|b1~combout ),
	.datab(\input_data~combout [42]),
	.datac(\a2|REG_LaS|DFF[43]|Q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[42]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[42]|mux2_2|o1~0 .lut_mask = 16'hD8D8;
defparam \a2|REG_LaS|M[42]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N4
cycloneii_lcell_comb \a2|REG_LaS|M[43]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[43]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [43]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[44]|Q~regout ))

	.dataa(\a2|REG_LaS|DFF[44]|Q~regout ),
	.datab(\input_data~combout [43]),
	.datac(\a1|c2|b1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[43]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[43]|mux2_2|o1~0 .lut_mask = 16'hCACA;
defparam \a2|REG_LaS|M[43]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N20
cycloneii_lcell_comb \a2|REG_LaS|M[44]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[44]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [44])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[45]|Q~regout )))

	.dataa(\input_data~combout [44]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[45]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[44]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[44]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[44]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N2
cycloneii_lcell_comb \a2|REG_LaS|M[45]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[45]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [45])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[46]|Q~regout )))

	.dataa(\input_data~combout [45]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[46]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[45]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[45]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[45]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N12
cycloneii_lcell_comb \a2|REG_LaS|M[46]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[46]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [46])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[47]|Q~regout )))

	.dataa(\input_data~combout [46]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[47]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[46]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[46]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[46]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N0
cycloneii_lcell_comb \a2|REG_LaS|M[47]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[47]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [47])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[48]|Q~regout )))

	.dataa(\input_data~combout [47]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[48]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[47]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[47]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[47]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cycloneii_lcell_comb \a2|REG_UD|H[5]|a1 (
// Equation(s):
// \a2|REG_UD|H[5]|a1~combout  = (\a2|REG_UD|D[3]|Q~regout  & (\a2|REG_UD|D[5]|Q~regout  & (\a2|REG_UD|D[4]|Q~regout  & \a2|REG_UD|H[2]|a1~combout )))

	.dataa(\a2|REG_UD|D[3]|Q~regout ),
	.datab(\a2|REG_UD|D[5]|Q~regout ),
	.datac(\a2|REG_UD|D[4]|Q~regout ),
	.datad(\a2|REG_UD|H[2]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[5]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[5]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[5]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[3]));
// synopsys translate_off
defparam \input_data[3]~I .input_async_reset = "none";
defparam \input_data[3]~I .input_power_up = "low";
defparam \input_data[3]~I .input_register_mode = "none";
defparam \input_data[3]~I .input_sync_reset = "none";
defparam \input_data[3]~I .oe_async_reset = "none";
defparam \input_data[3]~I .oe_power_up = "low";
defparam \input_data[3]~I .oe_register_mode = "none";
defparam \input_data[3]~I .oe_sync_reset = "none";
defparam \input_data[3]~I .operation_mode = "input";
defparam \input_data[3]~I .output_async_reset = "none";
defparam \input_data[3]~I .output_power_up = "low";
defparam \input_data[3]~I .output_register_mode = "none";
defparam \input_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[4]));
// synopsys translate_off
defparam \input_data[4]~I .input_async_reset = "none";
defparam \input_data[4]~I .input_power_up = "low";
defparam \input_data[4]~I .input_register_mode = "none";
defparam \input_data[4]~I .input_sync_reset = "none";
defparam \input_data[4]~I .oe_async_reset = "none";
defparam \input_data[4]~I .oe_power_up = "low";
defparam \input_data[4]~I .oe_register_mode = "none";
defparam \input_data[4]~I .oe_sync_reset = "none";
defparam \input_data[4]~I .operation_mode = "input";
defparam \input_data[4]~I .output_async_reset = "none";
defparam \input_data[4]~I .output_power_up = "low";
defparam \input_data[4]~I .output_register_mode = "none";
defparam \input_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[5]));
// synopsys translate_off
defparam \input_data[5]~I .input_async_reset = "none";
defparam \input_data[5]~I .input_power_up = "low";
defparam \input_data[5]~I .input_register_mode = "none";
defparam \input_data[5]~I .input_sync_reset = "none";
defparam \input_data[5]~I .oe_async_reset = "none";
defparam \input_data[5]~I .oe_power_up = "low";
defparam \input_data[5]~I .oe_register_mode = "none";
defparam \input_data[5]~I .oe_sync_reset = "none";
defparam \input_data[5]~I .operation_mode = "input";
defparam \input_data[5]~I .output_async_reset = "none";
defparam \input_data[5]~I .output_power_up = "low";
defparam \input_data[5]~I .output_register_mode = "none";
defparam \input_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[6]));
// synopsys translate_off
defparam \input_data[6]~I .input_async_reset = "none";
defparam \input_data[6]~I .input_power_up = "low";
defparam \input_data[6]~I .input_register_mode = "none";
defparam \input_data[6]~I .input_sync_reset = "none";
defparam \input_data[6]~I .oe_async_reset = "none";
defparam \input_data[6]~I .oe_power_up = "low";
defparam \input_data[6]~I .oe_register_mode = "none";
defparam \input_data[6]~I .oe_sync_reset = "none";
defparam \input_data[6]~I .operation_mode = "input";
defparam \input_data[6]~I .output_async_reset = "none";
defparam \input_data[6]~I .output_power_up = "low";
defparam \input_data[6]~I .output_register_mode = "none";
defparam \input_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[7]));
// synopsys translate_off
defparam \input_data[7]~I .input_async_reset = "none";
defparam \input_data[7]~I .input_power_up = "low";
defparam \input_data[7]~I .input_register_mode = "none";
defparam \input_data[7]~I .input_sync_reset = "none";
defparam \input_data[7]~I .oe_async_reset = "none";
defparam \input_data[7]~I .oe_power_up = "low";
defparam \input_data[7]~I .oe_register_mode = "none";
defparam \input_data[7]~I .oe_sync_reset = "none";
defparam \input_data[7]~I .operation_mode = "input";
defparam \input_data[7]~I .output_async_reset = "none";
defparam \input_data[7]~I .output_power_up = "low";
defparam \input_data[7]~I .output_register_mode = "none";
defparam \input_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[8]));
// synopsys translate_off
defparam \input_data[8]~I .input_async_reset = "none";
defparam \input_data[8]~I .input_power_up = "low";
defparam \input_data[8]~I .input_register_mode = "none";
defparam \input_data[8]~I .input_sync_reset = "none";
defparam \input_data[8]~I .oe_async_reset = "none";
defparam \input_data[8]~I .oe_power_up = "low";
defparam \input_data[8]~I .oe_register_mode = "none";
defparam \input_data[8]~I .oe_sync_reset = "none";
defparam \input_data[8]~I .operation_mode = "input";
defparam \input_data[8]~I .output_async_reset = "none";
defparam \input_data[8]~I .output_power_up = "low";
defparam \input_data[8]~I .output_register_mode = "none";
defparam \input_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[13]));
// synopsys translate_off
defparam \input_data[13]~I .input_async_reset = "none";
defparam \input_data[13]~I .input_power_up = "low";
defparam \input_data[13]~I .input_register_mode = "none";
defparam \input_data[13]~I .input_sync_reset = "none";
defparam \input_data[13]~I .oe_async_reset = "none";
defparam \input_data[13]~I .oe_power_up = "low";
defparam \input_data[13]~I .oe_register_mode = "none";
defparam \input_data[13]~I .oe_sync_reset = "none";
defparam \input_data[13]~I .operation_mode = "input";
defparam \input_data[13]~I .output_async_reset = "none";
defparam \input_data[13]~I .output_power_up = "low";
defparam \input_data[13]~I .output_register_mode = "none";
defparam \input_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[16]));
// synopsys translate_off
defparam \input_data[16]~I .input_async_reset = "none";
defparam \input_data[16]~I .input_power_up = "low";
defparam \input_data[16]~I .input_register_mode = "none";
defparam \input_data[16]~I .input_sync_reset = "none";
defparam \input_data[16]~I .oe_async_reset = "none";
defparam \input_data[16]~I .oe_power_up = "low";
defparam \input_data[16]~I .oe_register_mode = "none";
defparam \input_data[16]~I .oe_sync_reset = "none";
defparam \input_data[16]~I .operation_mode = "input";
defparam \input_data[16]~I .output_async_reset = "none";
defparam \input_data[16]~I .output_power_up = "low";
defparam \input_data[16]~I .output_register_mode = "none";
defparam \input_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[19]));
// synopsys translate_off
defparam \input_data[19]~I .input_async_reset = "none";
defparam \input_data[19]~I .input_power_up = "low";
defparam \input_data[19]~I .input_register_mode = "none";
defparam \input_data[19]~I .input_sync_reset = "none";
defparam \input_data[19]~I .oe_async_reset = "none";
defparam \input_data[19]~I .oe_power_up = "low";
defparam \input_data[19]~I .oe_register_mode = "none";
defparam \input_data[19]~I .oe_sync_reset = "none";
defparam \input_data[19]~I .operation_mode = "input";
defparam \input_data[19]~I .output_async_reset = "none";
defparam \input_data[19]~I .output_power_up = "low";
defparam \input_data[19]~I .output_register_mode = "none";
defparam \input_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[22]));
// synopsys translate_off
defparam \input_data[22]~I .input_async_reset = "none";
defparam \input_data[22]~I .input_power_up = "low";
defparam \input_data[22]~I .input_register_mode = "none";
defparam \input_data[22]~I .input_sync_reset = "none";
defparam \input_data[22]~I .oe_async_reset = "none";
defparam \input_data[22]~I .oe_power_up = "low";
defparam \input_data[22]~I .oe_register_mode = "none";
defparam \input_data[22]~I .oe_sync_reset = "none";
defparam \input_data[22]~I .operation_mode = "input";
defparam \input_data[22]~I .output_async_reset = "none";
defparam \input_data[22]~I .output_power_up = "low";
defparam \input_data[22]~I .output_register_mode = "none";
defparam \input_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[23]));
// synopsys translate_off
defparam \input_data[23]~I .input_async_reset = "none";
defparam \input_data[23]~I .input_power_up = "low";
defparam \input_data[23]~I .input_register_mode = "none";
defparam \input_data[23]~I .input_sync_reset = "none";
defparam \input_data[23]~I .oe_async_reset = "none";
defparam \input_data[23]~I .oe_power_up = "low";
defparam \input_data[23]~I .oe_register_mode = "none";
defparam \input_data[23]~I .oe_sync_reset = "none";
defparam \input_data[23]~I .operation_mode = "input";
defparam \input_data[23]~I .output_async_reset = "none";
defparam \input_data[23]~I .output_power_up = "low";
defparam \input_data[23]~I .output_register_mode = "none";
defparam \input_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[26]));
// synopsys translate_off
defparam \input_data[26]~I .input_async_reset = "none";
defparam \input_data[26]~I .input_power_up = "low";
defparam \input_data[26]~I .input_register_mode = "none";
defparam \input_data[26]~I .input_sync_reset = "none";
defparam \input_data[26]~I .oe_async_reset = "none";
defparam \input_data[26]~I .oe_power_up = "low";
defparam \input_data[26]~I .oe_register_mode = "none";
defparam \input_data[26]~I .oe_sync_reset = "none";
defparam \input_data[26]~I .operation_mode = "input";
defparam \input_data[26]~I .output_async_reset = "none";
defparam \input_data[26]~I .output_power_up = "low";
defparam \input_data[26]~I .output_register_mode = "none";
defparam \input_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [32]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[32]));
// synopsys translate_off
defparam \input_data[32]~I .input_async_reset = "none";
defparam \input_data[32]~I .input_power_up = "low";
defparam \input_data[32]~I .input_register_mode = "none";
defparam \input_data[32]~I .input_sync_reset = "none";
defparam \input_data[32]~I .oe_async_reset = "none";
defparam \input_data[32]~I .oe_power_up = "low";
defparam \input_data[32]~I .oe_register_mode = "none";
defparam \input_data[32]~I .oe_sync_reset = "none";
defparam \input_data[32]~I .operation_mode = "input";
defparam \input_data[32]~I .output_async_reset = "none";
defparam \input_data[32]~I .output_power_up = "low";
defparam \input_data[32]~I .output_register_mode = "none";
defparam \input_data[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[36]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [36]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[36]));
// synopsys translate_off
defparam \input_data[36]~I .input_async_reset = "none";
defparam \input_data[36]~I .input_power_up = "low";
defparam \input_data[36]~I .input_register_mode = "none";
defparam \input_data[36]~I .input_sync_reset = "none";
defparam \input_data[36]~I .oe_async_reset = "none";
defparam \input_data[36]~I .oe_power_up = "low";
defparam \input_data[36]~I .oe_register_mode = "none";
defparam \input_data[36]~I .oe_sync_reset = "none";
defparam \input_data[36]~I .operation_mode = "input";
defparam \input_data[36]~I .output_async_reset = "none";
defparam \input_data[36]~I .output_power_up = "low";
defparam \input_data[36]~I .output_register_mode = "none";
defparam \input_data[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[41]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [41]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[41]));
// synopsys translate_off
defparam \input_data[41]~I .input_async_reset = "none";
defparam \input_data[41]~I .input_power_up = "low";
defparam \input_data[41]~I .input_register_mode = "none";
defparam \input_data[41]~I .input_sync_reset = "none";
defparam \input_data[41]~I .oe_async_reset = "none";
defparam \input_data[41]~I .oe_power_up = "low";
defparam \input_data[41]~I .oe_register_mode = "none";
defparam \input_data[41]~I .oe_sync_reset = "none";
defparam \input_data[41]~I .operation_mode = "input";
defparam \input_data[41]~I .output_async_reset = "none";
defparam \input_data[41]~I .output_power_up = "low";
defparam \input_data[41]~I .output_register_mode = "none";
defparam \input_data[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[42]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [42]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[42]));
// synopsys translate_off
defparam \input_data[42]~I .input_async_reset = "none";
defparam \input_data[42]~I .input_power_up = "low";
defparam \input_data[42]~I .input_register_mode = "none";
defparam \input_data[42]~I .input_sync_reset = "none";
defparam \input_data[42]~I .oe_async_reset = "none";
defparam \input_data[42]~I .oe_power_up = "low";
defparam \input_data[42]~I .oe_register_mode = "none";
defparam \input_data[42]~I .oe_sync_reset = "none";
defparam \input_data[42]~I .operation_mode = "input";
defparam \input_data[42]~I .output_async_reset = "none";
defparam \input_data[42]~I .output_power_up = "low";
defparam \input_data[42]~I .output_register_mode = "none";
defparam \input_data[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[43]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [43]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[43]));
// synopsys translate_off
defparam \input_data[43]~I .input_async_reset = "none";
defparam \input_data[43]~I .input_power_up = "low";
defparam \input_data[43]~I .input_register_mode = "none";
defparam \input_data[43]~I .input_sync_reset = "none";
defparam \input_data[43]~I .oe_async_reset = "none";
defparam \input_data[43]~I .oe_power_up = "low";
defparam \input_data[43]~I .oe_register_mode = "none";
defparam \input_data[43]~I .oe_sync_reset = "none";
defparam \input_data[43]~I .operation_mode = "input";
defparam \input_data[43]~I .output_async_reset = "none";
defparam \input_data[43]~I .output_power_up = "low";
defparam \input_data[43]~I .output_register_mode = "none";
defparam \input_data[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[44]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [44]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[44]));
// synopsys translate_off
defparam \input_data[44]~I .input_async_reset = "none";
defparam \input_data[44]~I .input_power_up = "low";
defparam \input_data[44]~I .input_register_mode = "none";
defparam \input_data[44]~I .input_sync_reset = "none";
defparam \input_data[44]~I .oe_async_reset = "none";
defparam \input_data[44]~I .oe_power_up = "low";
defparam \input_data[44]~I .oe_register_mode = "none";
defparam \input_data[44]~I .oe_sync_reset = "none";
defparam \input_data[44]~I .operation_mode = "input";
defparam \input_data[44]~I .output_async_reset = "none";
defparam \input_data[44]~I .output_power_up = "low";
defparam \input_data[44]~I .output_register_mode = "none";
defparam \input_data[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[45]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [45]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[45]));
// synopsys translate_off
defparam \input_data[45]~I .input_async_reset = "none";
defparam \input_data[45]~I .input_power_up = "low";
defparam \input_data[45]~I .input_register_mode = "none";
defparam \input_data[45]~I .input_sync_reset = "none";
defparam \input_data[45]~I .oe_async_reset = "none";
defparam \input_data[45]~I .oe_power_up = "low";
defparam \input_data[45]~I .oe_register_mode = "none";
defparam \input_data[45]~I .oe_sync_reset = "none";
defparam \input_data[45]~I .operation_mode = "input";
defparam \input_data[45]~I .output_async_reset = "none";
defparam \input_data[45]~I .output_power_up = "low";
defparam \input_data[45]~I .output_register_mode = "none";
defparam \input_data[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[46]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [46]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[46]));
// synopsys translate_off
defparam \input_data[46]~I .input_async_reset = "none";
defparam \input_data[46]~I .input_power_up = "low";
defparam \input_data[46]~I .input_register_mode = "none";
defparam \input_data[46]~I .input_sync_reset = "none";
defparam \input_data[46]~I .oe_async_reset = "none";
defparam \input_data[46]~I .oe_power_up = "low";
defparam \input_data[46]~I .oe_register_mode = "none";
defparam \input_data[46]~I .oe_sync_reset = "none";
defparam \input_data[46]~I .operation_mode = "input";
defparam \input_data[46]~I .output_async_reset = "none";
defparam \input_data[46]~I .output_power_up = "low";
defparam \input_data[46]~I .output_register_mode = "none";
defparam \input_data[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[47]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [47]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[47]));
// synopsys translate_off
defparam \input_data[47]~I .input_async_reset = "none";
defparam \input_data[47]~I .input_power_up = "low";
defparam \input_data[47]~I .input_register_mode = "none";
defparam \input_data[47]~I .input_sync_reset = "none";
defparam \input_data[47]~I .oe_async_reset = "none";
defparam \input_data[47]~I .oe_power_up = "low";
defparam \input_data[47]~I .oe_register_mode = "none";
defparam \input_data[47]~I .oe_sync_reset = "none";
defparam \input_data[47]~I .operation_mode = "input";
defparam \input_data[47]~I .output_async_reset = "none";
defparam \input_data[47]~I .output_power_up = "low";
defparam \input_data[47]~I .output_register_mode = "none";
defparam \input_data[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[48]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [48]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[48]));
// synopsys translate_off
defparam \input_data[48]~I .input_async_reset = "none";
defparam \input_data[48]~I .input_power_up = "low";
defparam \input_data[48]~I .input_register_mode = "none";
defparam \input_data[48]~I .input_sync_reset = "none";
defparam \input_data[48]~I .oe_async_reset = "none";
defparam \input_data[48]~I .oe_power_up = "low";
defparam \input_data[48]~I .oe_register_mode = "none";
defparam \input_data[48]~I .oe_sync_reset = "none";
defparam \input_data[48]~I .operation_mode = "input";
defparam \input_data[48]~I .output_async_reset = "none";
defparam \input_data[48]~I .output_power_up = "low";
defparam \input_data[48]~I .output_register_mode = "none";
defparam \input_data[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[52]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [52]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[52]));
// synopsys translate_off
defparam \input_data[52]~I .input_async_reset = "none";
defparam \input_data[52]~I .input_power_up = "low";
defparam \input_data[52]~I .input_register_mode = "none";
defparam \input_data[52]~I .input_sync_reset = "none";
defparam \input_data[52]~I .oe_async_reset = "none";
defparam \input_data[52]~I .oe_power_up = "low";
defparam \input_data[52]~I .oe_register_mode = "none";
defparam \input_data[52]~I .oe_sync_reset = "none";
defparam \input_data[52]~I .operation_mode = "input";
defparam \input_data[52]~I .output_async_reset = "none";
defparam \input_data[52]~I .output_power_up = "low";
defparam \input_data[52]~I .output_register_mode = "none";
defparam \input_data[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[53]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [53]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[53]));
// synopsys translate_off
defparam \input_data[53]~I .input_async_reset = "none";
defparam \input_data[53]~I .input_power_up = "low";
defparam \input_data[53]~I .input_register_mode = "none";
defparam \input_data[53]~I .input_sync_reset = "none";
defparam \input_data[53]~I .oe_async_reset = "none";
defparam \input_data[53]~I .oe_power_up = "low";
defparam \input_data[53]~I .oe_register_mode = "none";
defparam \input_data[53]~I .oe_sync_reset = "none";
defparam \input_data[53]~I .operation_mode = "input";
defparam \input_data[53]~I .output_async_reset = "none";
defparam \input_data[53]~I .output_power_up = "low";
defparam \input_data[53]~I .output_register_mode = "none";
defparam \input_data[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[56]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [56]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[56]));
// synopsys translate_off
defparam \input_data[56]~I .input_async_reset = "none";
defparam \input_data[56]~I .input_power_up = "low";
defparam \input_data[56]~I .input_register_mode = "none";
defparam \input_data[56]~I .input_sync_reset = "none";
defparam \input_data[56]~I .oe_async_reset = "none";
defparam \input_data[56]~I .oe_power_up = "low";
defparam \input_data[56]~I .oe_register_mode = "none";
defparam \input_data[56]~I .oe_sync_reset = "none";
defparam \input_data[56]~I .operation_mode = "input";
defparam \input_data[56]~I .output_async_reset = "none";
defparam \input_data[56]~I .output_power_up = "low";
defparam \input_data[56]~I .output_register_mode = "none";
defparam \input_data[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[62]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [62]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[62]));
// synopsys translate_off
defparam \input_data[62]~I .input_async_reset = "none";
defparam \input_data[62]~I .input_power_up = "low";
defparam \input_data[62]~I .input_register_mode = "none";
defparam \input_data[62]~I .input_sync_reset = "none";
defparam \input_data[62]~I .oe_async_reset = "none";
defparam \input_data[62]~I .oe_power_up = "low";
defparam \input_data[62]~I .oe_register_mode = "none";
defparam \input_data[62]~I .oe_sync_reset = "none";
defparam \input_data[62]~I .operation_mode = "input";
defparam \input_data[62]~I .output_async_reset = "none";
defparam \input_data[62]~I .output_power_up = "low";
defparam \input_data[62]~I .output_register_mode = "none";
defparam \input_data[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[0]));
// synopsys translate_off
defparam \input_data[0]~I .input_async_reset = "none";
defparam \input_data[0]~I .input_power_up = "low";
defparam \input_data[0]~I .input_register_mode = "none";
defparam \input_data[0]~I .input_sync_reset = "none";
defparam \input_data[0]~I .oe_async_reset = "none";
defparam \input_data[0]~I .oe_power_up = "low";
defparam \input_data[0]~I .oe_register_mode = "none";
defparam \input_data[0]~I .oe_sync_reset = "none";
defparam \input_data[0]~I .operation_mode = "input";
defparam \input_data[0]~I .output_async_reset = "none";
defparam \input_data[0]~I .output_power_up = "low";
defparam \input_data[0]~I .output_register_mode = "none";
defparam \input_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Start));
// synopsys translate_off
defparam \Start~I .input_async_reset = "none";
defparam \Start~I .input_power_up = "low";
defparam \Start~I .input_register_mode = "none";
defparam \Start~I .input_sync_reset = "none";
defparam \Start~I .oe_async_reset = "none";
defparam \Start~I .oe_power_up = "low";
defparam \Start~I .oe_register_mode = "none";
defparam \Start~I .oe_sync_reset = "none";
defparam \Start~I .operation_mode = "input";
defparam \Start~I .output_async_reset = "none";
defparam \Start~I .output_power_up = "low";
defparam \Start~I .output_register_mode = "none";
defparam \Start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[24]));
// synopsys translate_off
defparam \input_data[24]~I .input_async_reset = "none";
defparam \input_data[24]~I .input_power_up = "low";
defparam \input_data[24]~I .input_register_mode = "none";
defparam \input_data[24]~I .input_sync_reset = "none";
defparam \input_data[24]~I .oe_async_reset = "none";
defparam \input_data[24]~I .oe_power_up = "low";
defparam \input_data[24]~I .oe_register_mode = "none";
defparam \input_data[24]~I .oe_sync_reset = "none";
defparam \input_data[24]~I .operation_mode = "input";
defparam \input_data[24]~I .output_async_reset = "none";
defparam \input_data[24]~I .output_power_up = "low";
defparam \input_data[24]~I .output_register_mode = "none";
defparam \input_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N4
cycloneii_lcell_comb \a2|REG_LaS|M[24]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[24]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [24]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[25]|Q~regout ))

	.dataa(\a2|REG_LaS|DFF[25]|Q~regout ),
	.datab(\input_data~combout [24]),
	.datac(vcc),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[24]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[24]|mux2_2|o1~0 .lut_mask = 16'hCCAA;
defparam \a2|REG_LaS|M[24]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y32_N5
cycloneii_lcell_ff \a2|REG_LaS|DFF[24]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[24]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[24]|Q~regout ));

// Location: LCCOMB_X1_Y32_N14
cycloneii_lcell_comb \a2|REG_LaS|M[23]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[23]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [23])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[24]|Q~regout )))

	.dataa(\input_data~combout [23]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[24]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[23]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[23]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[23]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N15
cycloneii_lcell_ff \a2|REG_LaS|DFF[23]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[23]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[23]|Q~regout ));

// Location: LCCOMB_X1_Y32_N4
cycloneii_lcell_comb \a2|REG_LaS|M[22]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[22]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [22])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[23]|Q~regout )))

	.dataa(\input_data~combout [22]),
	.datab(\a1|c2|b1~combout ),
	.datac(\a2|REG_LaS|DFF[23]|Q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[22]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[22]|mux2_2|o1~0 .lut_mask = 16'hB8B8;
defparam \a2|REG_LaS|M[22]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N5
cycloneii_lcell_ff \a2|REG_LaS|DFF[22]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[22]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[22]|Q~regout ));

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[21]));
// synopsys translate_off
defparam \input_data[21]~I .input_async_reset = "none";
defparam \input_data[21]~I .input_power_up = "low";
defparam \input_data[21]~I .input_register_mode = "none";
defparam \input_data[21]~I .input_sync_reset = "none";
defparam \input_data[21]~I .oe_async_reset = "none";
defparam \input_data[21]~I .oe_power_up = "low";
defparam \input_data[21]~I .oe_register_mode = "none";
defparam \input_data[21]~I .oe_sync_reset = "none";
defparam \input_data[21]~I .operation_mode = "input";
defparam \input_data[21]~I .output_async_reset = "none";
defparam \input_data[21]~I .output_power_up = "low";
defparam \input_data[21]~I .output_register_mode = "none";
defparam \input_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N22
cycloneii_lcell_comb \a2|REG_LaS|M[21]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[21]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [21]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[22]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[22]|Q~regout ),
	.datac(\a1|c2|b1~combout ),
	.datad(\input_data~combout [21]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[21]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[21]|mux2_2|o1~0 .lut_mask = 16'hFC0C;
defparam \a2|REG_LaS|M[21]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N23
cycloneii_lcell_ff \a2|REG_LaS|DFF[21]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[21]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[21]|Q~regout ));

// Location: LCCOMB_X1_Y32_N8
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~6 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~6_combout  = (\a2|REG_LaS|DFF[20]|Q~regout ) # ((\a2|REG_LaS|DFF[23]|Q~regout ) # ((\a2|REG_LaS|DFF[22]|Q~regout ) # (\a2|REG_LaS|DFF[21]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[20]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[23]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[22]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[21]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~6_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~6 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[30]));
// synopsys translate_off
defparam \input_data[30]~I .input_async_reset = "none";
defparam \input_data[30]~I .input_power_up = "low";
defparam \input_data[30]~I .input_register_mode = "none";
defparam \input_data[30]~I .input_sync_reset = "none";
defparam \input_data[30]~I .oe_async_reset = "none";
defparam \input_data[30]~I .oe_power_up = "low";
defparam \input_data[30]~I .oe_register_mode = "none";
defparam \input_data[30]~I .oe_sync_reset = "none";
defparam \input_data[30]~I .operation_mode = "input";
defparam \input_data[30]~I .output_async_reset = "none";
defparam \input_data[30]~I .output_power_up = "low";
defparam \input_data[30]~I .output_register_mode = "none";
defparam \input_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[31]));
// synopsys translate_off
defparam \input_data[31]~I .input_async_reset = "none";
defparam \input_data[31]~I .input_power_up = "low";
defparam \input_data[31]~I .input_register_mode = "none";
defparam \input_data[31]~I .input_sync_reset = "none";
defparam \input_data[31]~I .oe_async_reset = "none";
defparam \input_data[31]~I .oe_power_up = "low";
defparam \input_data[31]~I .oe_register_mode = "none";
defparam \input_data[31]~I .oe_sync_reset = "none";
defparam \input_data[31]~I .operation_mode = "input";
defparam \input_data[31]~I .output_async_reset = "none";
defparam \input_data[31]~I .output_power_up = "low";
defparam \input_data[31]~I .output_register_mode = "none";
defparam \input_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [35]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[35]));
// synopsys translate_off
defparam \input_data[35]~I .input_async_reset = "none";
defparam \input_data[35]~I .input_power_up = "low";
defparam \input_data[35]~I .input_register_mode = "none";
defparam \input_data[35]~I .input_sync_reset = "none";
defparam \input_data[35]~I .oe_async_reset = "none";
defparam \input_data[35]~I .oe_power_up = "low";
defparam \input_data[35]~I .oe_register_mode = "none";
defparam \input_data[35]~I .oe_sync_reset = "none";
defparam \input_data[35]~I .operation_mode = "input";
defparam \input_data[35]~I .output_async_reset = "none";
defparam \input_data[35]~I .output_power_up = "low";
defparam \input_data[35]~I .output_register_mode = "none";
defparam \input_data[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[37]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [37]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[37]));
// synopsys translate_off
defparam \input_data[37]~I .input_async_reset = "none";
defparam \input_data[37]~I .input_power_up = "low";
defparam \input_data[37]~I .input_register_mode = "none";
defparam \input_data[37]~I .input_sync_reset = "none";
defparam \input_data[37]~I .oe_async_reset = "none";
defparam \input_data[37]~I .oe_power_up = "low";
defparam \input_data[37]~I .oe_register_mode = "none";
defparam \input_data[37]~I .oe_sync_reset = "none";
defparam \input_data[37]~I .operation_mode = "input";
defparam \input_data[37]~I .output_async_reset = "none";
defparam \input_data[37]~I .output_power_up = "low";
defparam \input_data[37]~I .output_register_mode = "none";
defparam \input_data[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[38]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [38]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[38]));
// synopsys translate_off
defparam \input_data[38]~I .input_async_reset = "none";
defparam \input_data[38]~I .input_power_up = "low";
defparam \input_data[38]~I .input_register_mode = "none";
defparam \input_data[38]~I .input_sync_reset = "none";
defparam \input_data[38]~I .oe_async_reset = "none";
defparam \input_data[38]~I .oe_power_up = "low";
defparam \input_data[38]~I .oe_register_mode = "none";
defparam \input_data[38]~I .oe_sync_reset = "none";
defparam \input_data[38]~I .operation_mode = "input";
defparam \input_data[38]~I .output_async_reset = "none";
defparam \input_data[38]~I .output_power_up = "low";
defparam \input_data[38]~I .output_register_mode = "none";
defparam \input_data[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[39]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [39]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[39]));
// synopsys translate_off
defparam \input_data[39]~I .input_async_reset = "none";
defparam \input_data[39]~I .input_power_up = "low";
defparam \input_data[39]~I .input_register_mode = "none";
defparam \input_data[39]~I .input_sync_reset = "none";
defparam \input_data[39]~I .oe_async_reset = "none";
defparam \input_data[39]~I .oe_power_up = "low";
defparam \input_data[39]~I .oe_register_mode = "none";
defparam \input_data[39]~I .oe_sync_reset = "none";
defparam \input_data[39]~I .operation_mode = "input";
defparam \input_data[39]~I .output_async_reset = "none";
defparam \input_data[39]~I .output_power_up = "low";
defparam \input_data[39]~I .output_register_mode = "none";
defparam \input_data[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[40]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [40]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[40]));
// synopsys translate_off
defparam \input_data[40]~I .input_async_reset = "none";
defparam \input_data[40]~I .input_power_up = "low";
defparam \input_data[40]~I .input_register_mode = "none";
defparam \input_data[40]~I .input_sync_reset = "none";
defparam \input_data[40]~I .oe_async_reset = "none";
defparam \input_data[40]~I .oe_power_up = "low";
defparam \input_data[40]~I .oe_register_mode = "none";
defparam \input_data[40]~I .oe_sync_reset = "none";
defparam \input_data[40]~I .operation_mode = "input";
defparam \input_data[40]~I .output_async_reset = "none";
defparam \input_data[40]~I .output_power_up = "low";
defparam \input_data[40]~I .output_register_mode = "none";
defparam \input_data[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y30_N10
cycloneii_lcell_comb \a2|REG_LaS|M[40]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[40]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [40]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[41]|Q~regout ))

	.dataa(\a2|REG_LaS|DFF[41]|Q~regout ),
	.datab(\input_data~combout [40]),
	.datac(\a1|c2|b1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[40]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[40]|mux2_2|o1~0 .lut_mask = 16'hCACA;
defparam \a2|REG_LaS|M[40]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N11
cycloneii_lcell_ff \a2|REG_LaS|DFF[40]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[40]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[40]|Q~regout ));

// Location: LCCOMB_X1_Y30_N14
cycloneii_lcell_comb \a2|REG_LaS|M[39]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[39]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [39])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[40]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [39]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[40]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[39]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[39]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[39]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N15
cycloneii_lcell_ff \a2|REG_LaS|DFF[39]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[39]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[39]|Q~regout ));

// Location: LCCOMB_X1_Y30_N0
cycloneii_lcell_comb \a2|REG_LaS|M[38]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[38]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [38])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[39]|Q~regout )))

	.dataa(\a1|c2|b1~combout ),
	.datab(\input_data~combout [38]),
	.datac(\a2|REG_LaS|DFF[39]|Q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[38]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[38]|mux2_2|o1~0 .lut_mask = 16'hD8D8;
defparam \a2|REG_LaS|M[38]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N1
cycloneii_lcell_ff \a2|REG_LaS|DFF[38]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[38]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[38]|Q~regout ));

// Location: LCCOMB_X1_Y30_N6
cycloneii_lcell_comb \a2|REG_LaS|M[37]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[37]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [37])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[38]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [37]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[38]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[37]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[37]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[37]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N7
cycloneii_lcell_ff \a2|REG_LaS|DFF[37]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[37]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[37]|Q~regout ));

// Location: LCCOMB_X1_Y30_N28
cycloneii_lcell_comb \a2|REG_LaS|M[36]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[36]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [36])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[37]|Q~regout )))

	.dataa(\input_data~combout [36]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[37]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[36]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[36]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[36]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y30_N29
cycloneii_lcell_ff \a2|REG_LaS|DFF[36]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[36]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[36]|Q~regout ));

// Location: LCCOMB_X1_Y33_N28
cycloneii_lcell_comb \a2|REG_LaS|M[35]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[35]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [35])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[36]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [35]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[36]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[35]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[35]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[35]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N29
cycloneii_lcell_ff \a2|REG_LaS|DFF[35]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[35]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[35]|Q~regout ));

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [34]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[34]));
// synopsys translate_off
defparam \input_data[34]~I .input_async_reset = "none";
defparam \input_data[34]~I .input_power_up = "low";
defparam \input_data[34]~I .input_register_mode = "none";
defparam \input_data[34]~I .input_sync_reset = "none";
defparam \input_data[34]~I .oe_async_reset = "none";
defparam \input_data[34]~I .oe_power_up = "low";
defparam \input_data[34]~I .oe_register_mode = "none";
defparam \input_data[34]~I .oe_sync_reset = "none";
defparam \input_data[34]~I .operation_mode = "input";
defparam \input_data[34]~I .output_async_reset = "none";
defparam \input_data[34]~I .output_power_up = "low";
defparam \input_data[34]~I .output_register_mode = "none";
defparam \input_data[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N14
cycloneii_lcell_comb \a2|REG_LaS|M[34]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[34]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [34]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[35]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[35]|Q~regout ),
	.datac(\a1|c2|b1~combout ),
	.datad(\input_data~combout [34]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[34]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[34]|mux2_2|o1~0 .lut_mask = 16'hFC0C;
defparam \a2|REG_LaS|M[34]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N15
cycloneii_lcell_ff \a2|REG_LaS|DFF[34]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[34]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[34]|Q~regout ));

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [33]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[33]));
// synopsys translate_off
defparam \input_data[33]~I .input_async_reset = "none";
defparam \input_data[33]~I .input_power_up = "low";
defparam \input_data[33]~I .input_register_mode = "none";
defparam \input_data[33]~I .input_sync_reset = "none";
defparam \input_data[33]~I .oe_async_reset = "none";
defparam \input_data[33]~I .oe_power_up = "low";
defparam \input_data[33]~I .oe_register_mode = "none";
defparam \input_data[33]~I .oe_sync_reset = "none";
defparam \input_data[33]~I .operation_mode = "input";
defparam \input_data[33]~I .output_async_reset = "none";
defparam \input_data[33]~I .output_power_up = "low";
defparam \input_data[33]~I .output_register_mode = "none";
defparam \input_data[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N20
cycloneii_lcell_comb \a2|REG_LaS|M[33]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[33]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [33]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[34]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[34]|Q~regout ),
	.datac(\a1|c2|b1~combout ),
	.datad(\input_data~combout [33]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[33]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[33]|mux2_2|o1~0 .lut_mask = 16'hFC0C;
defparam \a2|REG_LaS|M[33]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N21
cycloneii_lcell_ff \a2|REG_LaS|DFF[33]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[33]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[33]|Q~regout ));

// Location: LCCOMB_X1_Y33_N26
cycloneii_lcell_comb \a2|REG_LaS|M[32]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[32]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [32])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[33]|Q~regout )))

	.dataa(\input_data~combout [32]),
	.datab(\a1|c2|b1~combout ),
	.datac(\a2|REG_LaS|DFF[33]|Q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[32]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[32]|mux2_2|o1~0 .lut_mask = 16'hB8B8;
defparam \a2|REG_LaS|M[32]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N27
cycloneii_lcell_ff \a2|REG_LaS|DFF[32]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[32]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[32]|Q~regout ));

// Location: LCCOMB_X1_Y33_N16
cycloneii_lcell_comb \a2|REG_LaS|M[31]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[31]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [31])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[32]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [31]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[32]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[31]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[31]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[31]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N17
cycloneii_lcell_ff \a2|REG_LaS|DFF[31]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[31]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[31]|Q~regout ));

// Location: LCCOMB_X5_Y32_N18
cycloneii_lcell_comb \a2|REG_LaS|M[30]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[30]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [30])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[31]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [30]),
	.datac(\a2|REG_LaS|DFF[31]|Q~regout ),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[30]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[30]|mux2_2|o1~0 .lut_mask = 16'hCCF0;
defparam \a2|REG_LaS|M[30]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y32_N19
cycloneii_lcell_ff \a2|REG_LaS|DFF[30]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[30]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[30]|Q~regout ));

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[29]));
// synopsys translate_off
defparam \input_data[29]~I .input_async_reset = "none";
defparam \input_data[29]~I .input_power_up = "low";
defparam \input_data[29]~I .input_register_mode = "none";
defparam \input_data[29]~I .input_sync_reset = "none";
defparam \input_data[29]~I .oe_async_reset = "none";
defparam \input_data[29]~I .oe_power_up = "low";
defparam \input_data[29]~I .oe_register_mode = "none";
defparam \input_data[29]~I .oe_sync_reset = "none";
defparam \input_data[29]~I .operation_mode = "input";
defparam \input_data[29]~I .output_async_reset = "none";
defparam \input_data[29]~I .output_power_up = "low";
defparam \input_data[29]~I .output_register_mode = "none";
defparam \input_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N28
cycloneii_lcell_comb \a2|REG_LaS|M[29]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[29]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [29]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[30]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[30]|Q~regout ),
	.datac(\input_data~combout [29]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[29]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[29]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[29]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y32_N29
cycloneii_lcell_ff \a2|REG_LaS|DFF[29]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[29]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[29]|Q~regout ));

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[28]));
// synopsys translate_off
defparam \input_data[28]~I .input_async_reset = "none";
defparam \input_data[28]~I .input_power_up = "low";
defparam \input_data[28]~I .input_register_mode = "none";
defparam \input_data[28]~I .input_sync_reset = "none";
defparam \input_data[28]~I .oe_async_reset = "none";
defparam \input_data[28]~I .oe_power_up = "low";
defparam \input_data[28]~I .oe_register_mode = "none";
defparam \input_data[28]~I .oe_sync_reset = "none";
defparam \input_data[28]~I .operation_mode = "input";
defparam \input_data[28]~I .output_async_reset = "none";
defparam \input_data[28]~I .output_power_up = "low";
defparam \input_data[28]~I .output_register_mode = "none";
defparam \input_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N22
cycloneii_lcell_comb \a2|REG_LaS|M[28]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[28]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [28]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[29]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[29]|Q~regout ),
	.datac(\input_data~combout [28]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[28]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[28]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[28]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y32_N23
cycloneii_lcell_ff \a2|REG_LaS|DFF[28]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[28]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[28]|Q~regout ));

// Location: LCCOMB_X5_Y32_N24
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~8 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~8_combout  = (\a2|REG_LaS|DFF[30]|Q~regout ) # ((\a2|REG_LaS|DFF[28]|Q~regout ) # ((\a2|REG_LaS|DFF[31]|Q~regout ) # (\a2|REG_LaS|DFF[29]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[30]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[28]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[31]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[29]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~8_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~8 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[27]));
// synopsys translate_off
defparam \input_data[27]~I .input_async_reset = "none";
defparam \input_data[27]~I .input_power_up = "low";
defparam \input_data[27]~I .input_register_mode = "none";
defparam \input_data[27]~I .input_sync_reset = "none";
defparam \input_data[27]~I .oe_async_reset = "none";
defparam \input_data[27]~I .oe_power_up = "low";
defparam \input_data[27]~I .oe_register_mode = "none";
defparam \input_data[27]~I .oe_sync_reset = "none";
defparam \input_data[27]~I .operation_mode = "input";
defparam \input_data[27]~I .output_async_reset = "none";
defparam \input_data[27]~I .output_power_up = "low";
defparam \input_data[27]~I .output_register_mode = "none";
defparam \input_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N30
cycloneii_lcell_comb \a2|REG_LaS|M[27]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[27]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [27]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[28]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[28]|Q~regout ),
	.datac(\input_data~combout [27]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[27]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[27]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[27]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y32_N31
cycloneii_lcell_ff \a2|REG_LaS|DFF[27]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[27]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[27]|Q~regout ));

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[25]));
// synopsys translate_off
defparam \input_data[25]~I .input_async_reset = "none";
defparam \input_data[25]~I .input_power_up = "low";
defparam \input_data[25]~I .input_register_mode = "none";
defparam \input_data[25]~I .input_sync_reset = "none";
defparam \input_data[25]~I .oe_async_reset = "none";
defparam \input_data[25]~I .oe_power_up = "low";
defparam \input_data[25]~I .oe_register_mode = "none";
defparam \input_data[25]~I .oe_sync_reset = "none";
defparam \input_data[25]~I .operation_mode = "input";
defparam \input_data[25]~I .output_async_reset = "none";
defparam \input_data[25]~I .output_power_up = "low";
defparam \input_data[25]~I .output_register_mode = "none";
defparam \input_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N6
cycloneii_lcell_comb \a2|REG_LaS|M[25]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[25]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [25]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[26]|Q~regout ))

	.dataa(\a2|REG_LaS|DFF[26]|Q~regout ),
	.datab(\input_data~combout [25]),
	.datac(vcc),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[25]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[25]|mux2_2|o1~0 .lut_mask = 16'hCCAA;
defparam \a2|REG_LaS|M[25]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y32_N7
cycloneii_lcell_ff \a2|REG_LaS|DFF[25]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[25]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[25]|Q~regout ));

// Location: LCCOMB_X5_Y32_N0
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~7 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~7_combout  = (\a2|REG_LaS|DFF[26]|Q~regout ) # ((\a2|REG_LaS|DFF[27]|Q~regout ) # ((\a2|REG_LaS|DFF[24]|Q~regout ) # (\a2|REG_LaS|DFF[25]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[26]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[27]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[24]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[25]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~7_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~7 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N2
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~9 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~9_combout  = (\a2|n1|generate_block_identifier[63].b1~5_combout ) # ((\a2|n1|generate_block_identifier[63].b1~6_combout ) # ((\a2|n1|generate_block_identifier[63].b1~8_combout ) # 
// (\a2|n1|generate_block_identifier[63].b1~7_combout )))

	.dataa(\a2|n1|generate_block_identifier[63].b1~5_combout ),
	.datab(\a2|n1|generate_block_identifier[63].b1~6_combout ),
	.datac(\a2|n1|generate_block_identifier[63].b1~8_combout ),
	.datad(\a2|n1|generate_block_identifier[63].b1~7_combout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~9_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~9 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[49]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [49]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[49]));
// synopsys translate_off
defparam \input_data[49]~I .input_async_reset = "none";
defparam \input_data[49]~I .input_power_up = "low";
defparam \input_data[49]~I .input_register_mode = "none";
defparam \input_data[49]~I .input_sync_reset = "none";
defparam \input_data[49]~I .oe_async_reset = "none";
defparam \input_data[49]~I .oe_power_up = "low";
defparam \input_data[49]~I .oe_register_mode = "none";
defparam \input_data[49]~I .oe_sync_reset = "none";
defparam \input_data[49]~I .operation_mode = "input";
defparam \input_data[49]~I .output_async_reset = "none";
defparam \input_data[49]~I .output_power_up = "low";
defparam \input_data[49]~I .output_register_mode = "none";
defparam \input_data[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[51]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [51]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[51]));
// synopsys translate_off
defparam \input_data[51]~I .input_async_reset = "none";
defparam \input_data[51]~I .input_power_up = "low";
defparam \input_data[51]~I .input_register_mode = "none";
defparam \input_data[51]~I .input_sync_reset = "none";
defparam \input_data[51]~I .oe_async_reset = "none";
defparam \input_data[51]~I .oe_power_up = "low";
defparam \input_data[51]~I .oe_register_mode = "none";
defparam \input_data[51]~I .oe_sync_reset = "none";
defparam \input_data[51]~I .operation_mode = "input";
defparam \input_data[51]~I .output_async_reset = "none";
defparam \input_data[51]~I .output_power_up = "low";
defparam \input_data[51]~I .output_register_mode = "none";
defparam \input_data[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[54]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [54]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[54]));
// synopsys translate_off
defparam \input_data[54]~I .input_async_reset = "none";
defparam \input_data[54]~I .input_power_up = "low";
defparam \input_data[54]~I .input_register_mode = "none";
defparam \input_data[54]~I .input_sync_reset = "none";
defparam \input_data[54]~I .oe_async_reset = "none";
defparam \input_data[54]~I .oe_power_up = "low";
defparam \input_data[54]~I .oe_register_mode = "none";
defparam \input_data[54]~I .oe_sync_reset = "none";
defparam \input_data[54]~I .operation_mode = "input";
defparam \input_data[54]~I .output_async_reset = "none";
defparam \input_data[54]~I .output_power_up = "low";
defparam \input_data[54]~I .output_register_mode = "none";
defparam \input_data[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[55]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [55]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[55]));
// synopsys translate_off
defparam \input_data[55]~I .input_async_reset = "none";
defparam \input_data[55]~I .input_power_up = "low";
defparam \input_data[55]~I .input_register_mode = "none";
defparam \input_data[55]~I .input_sync_reset = "none";
defparam \input_data[55]~I .oe_async_reset = "none";
defparam \input_data[55]~I .oe_power_up = "low";
defparam \input_data[55]~I .oe_register_mode = "none";
defparam \input_data[55]~I .oe_sync_reset = "none";
defparam \input_data[55]~I .operation_mode = "input";
defparam \input_data[55]~I .output_async_reset = "none";
defparam \input_data[55]~I .output_power_up = "low";
defparam \input_data[55]~I .output_register_mode = "none";
defparam \input_data[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[60]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [60]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[60]));
// synopsys translate_off
defparam \input_data[60]~I .input_async_reset = "none";
defparam \input_data[60]~I .input_power_up = "low";
defparam \input_data[60]~I .input_register_mode = "none";
defparam \input_data[60]~I .input_sync_reset = "none";
defparam \input_data[60]~I .oe_async_reset = "none";
defparam \input_data[60]~I .oe_power_up = "low";
defparam \input_data[60]~I .oe_register_mode = "none";
defparam \input_data[60]~I .oe_sync_reset = "none";
defparam \input_data[60]~I .operation_mode = "input";
defparam \input_data[60]~I .output_async_reset = "none";
defparam \input_data[60]~I .output_power_up = "low";
defparam \input_data[60]~I .output_register_mode = "none";
defparam \input_data[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[61]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [61]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[61]));
// synopsys translate_off
defparam \input_data[61]~I .input_async_reset = "none";
defparam \input_data[61]~I .input_power_up = "low";
defparam \input_data[61]~I .input_register_mode = "none";
defparam \input_data[61]~I .input_sync_reset = "none";
defparam \input_data[61]~I .oe_async_reset = "none";
defparam \input_data[61]~I .oe_power_up = "low";
defparam \input_data[61]~I .oe_register_mode = "none";
defparam \input_data[61]~I .oe_sync_reset = "none";
defparam \input_data[61]~I .operation_mode = "input";
defparam \input_data[61]~I .output_async_reset = "none";
defparam \input_data[61]~I .output_power_up = "low";
defparam \input_data[61]~I .output_register_mode = "none";
defparam \input_data[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N22
cycloneii_lcell_comb \a2|REG_LaS|M[61]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[61]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [61]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[62]|Q~regout ))

	.dataa(\a2|REG_LaS|DFF[62]|Q~regout ),
	.datab(\input_data~combout [61]),
	.datac(\a1|c2|b1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[61]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[61]|mux2_2|o1~0 .lut_mask = 16'hCACA;
defparam \a2|REG_LaS|M[61]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N23
cycloneii_lcell_ff \a2|REG_LaS|DFF[61]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[61]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[61]|Q~regout ));

// Location: LCCOMB_X1_Y33_N12
cycloneii_lcell_comb \a2|REG_LaS|M[60]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[60]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [60])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[61]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [60]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[61]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[60]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[60]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[60]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N13
cycloneii_lcell_ff \a2|REG_LaS|DFF[60]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[60]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[60]|Q~regout ));

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[59]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [59]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[59]));
// synopsys translate_off
defparam \input_data[59]~I .input_async_reset = "none";
defparam \input_data[59]~I .input_power_up = "low";
defparam \input_data[59]~I .input_register_mode = "none";
defparam \input_data[59]~I .input_sync_reset = "none";
defparam \input_data[59]~I .oe_async_reset = "none";
defparam \input_data[59]~I .oe_power_up = "low";
defparam \input_data[59]~I .oe_register_mode = "none";
defparam \input_data[59]~I .oe_sync_reset = "none";
defparam \input_data[59]~I .operation_mode = "input";
defparam \input_data[59]~I .output_async_reset = "none";
defparam \input_data[59]~I .output_power_up = "low";
defparam \input_data[59]~I .output_register_mode = "none";
defparam \input_data[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N2
cycloneii_lcell_comb \a2|REG_LaS|M[59]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[59]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [59]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[60]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[60]|Q~regout ),
	.datac(\a1|c2|b1~combout ),
	.datad(\input_data~combout [59]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[59]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[59]|mux2_2|o1~0 .lut_mask = 16'hFC0C;
defparam \a2|REG_LaS|M[59]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N3
cycloneii_lcell_ff \a2|REG_LaS|DFF[59]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[59]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[59]|Q~regout ));

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[58]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [58]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[58]));
// synopsys translate_off
defparam \input_data[58]~I .input_async_reset = "none";
defparam \input_data[58]~I .input_power_up = "low";
defparam \input_data[58]~I .input_register_mode = "none";
defparam \input_data[58]~I .input_sync_reset = "none";
defparam \input_data[58]~I .oe_async_reset = "none";
defparam \input_data[58]~I .oe_power_up = "low";
defparam \input_data[58]~I .oe_register_mode = "none";
defparam \input_data[58]~I .oe_sync_reset = "none";
defparam \input_data[58]~I .operation_mode = "input";
defparam \input_data[58]~I .output_async_reset = "none";
defparam \input_data[58]~I .output_power_up = "low";
defparam \input_data[58]~I .output_register_mode = "none";
defparam \input_data[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N14
cycloneii_lcell_comb \a2|REG_LaS|M[58]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[58]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [58]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[59]|Q~regout ))

	.dataa(vcc),
	.datab(\a1|c2|b1~combout ),
	.datac(\a2|REG_LaS|DFF[59]|Q~regout ),
	.datad(\input_data~combout [58]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[58]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[58]|mux2_2|o1~0 .lut_mask = 16'hFC30;
defparam \a2|REG_LaS|M[58]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N15
cycloneii_lcell_ff \a2|REG_LaS|DFF[58]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[58]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[58]|Q~regout ));

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[57]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [57]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[57]));
// synopsys translate_off
defparam \input_data[57]~I .input_async_reset = "none";
defparam \input_data[57]~I .input_power_up = "low";
defparam \input_data[57]~I .input_register_mode = "none";
defparam \input_data[57]~I .input_sync_reset = "none";
defparam \input_data[57]~I .oe_async_reset = "none";
defparam \input_data[57]~I .oe_power_up = "low";
defparam \input_data[57]~I .oe_register_mode = "none";
defparam \input_data[57]~I .oe_sync_reset = "none";
defparam \input_data[57]~I .operation_mode = "input";
defparam \input_data[57]~I .output_async_reset = "none";
defparam \input_data[57]~I .output_power_up = "low";
defparam \input_data[57]~I .output_register_mode = "none";
defparam \input_data[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N28
cycloneii_lcell_comb \a2|REG_LaS|M[57]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[57]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [57]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[58]|Q~regout ))

	.dataa(vcc),
	.datab(\a1|c2|b1~combout ),
	.datac(\a2|REG_LaS|DFF[58]|Q~regout ),
	.datad(\input_data~combout [57]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[57]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[57]|mux2_2|o1~0 .lut_mask = 16'hFC30;
defparam \a2|REG_LaS|M[57]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N29
cycloneii_lcell_ff \a2|REG_LaS|DFF[57]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[57]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[57]|Q~regout ));

// Location: LCCOMB_X1_Y28_N22
cycloneii_lcell_comb \a2|REG_LaS|M[56]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[56]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [56])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[57]|Q~regout )))

	.dataa(\input_data~combout [56]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[57]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[56]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[56]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[56]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N23
cycloneii_lcell_ff \a2|REG_LaS|DFF[56]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[56]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[56]|Q~regout ));

// Location: LCCOMB_X1_Y28_N18
cycloneii_lcell_comb \a2|REG_LaS|M[55]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[55]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [55])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[56]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [55]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[56]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[55]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[55]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[55]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N19
cycloneii_lcell_ff \a2|REG_LaS|DFF[55]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[55]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[55]|Q~regout ));

// Location: LCCOMB_X1_Y28_N16
cycloneii_lcell_comb \a2|REG_LaS|M[54]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[54]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [54])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[55]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [54]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[55]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[54]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[54]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[54]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N17
cycloneii_lcell_ff \a2|REG_LaS|DFF[54]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[54]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[54]|Q~regout ));

// Location: LCCOMB_X1_Y28_N10
cycloneii_lcell_comb \a2|REG_LaS|M[53]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[53]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [53])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[54]|Q~regout )))

	.dataa(\input_data~combout [53]),
	.datab(\a1|c2|b1~combout ),
	.datac(\a2|REG_LaS|DFF[54]|Q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[53]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[53]|mux2_2|o1~0 .lut_mask = 16'hB8B8;
defparam \a2|REG_LaS|M[53]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N11
cycloneii_lcell_ff \a2|REG_LaS|DFF[53]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[53]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[53]|Q~regout ));

// Location: LCCOMB_X1_Y28_N12
cycloneii_lcell_comb \a2|REG_LaS|M[52]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[52]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [52])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[53]|Q~regout )))

	.dataa(\input_data~combout [52]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[53]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[52]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[52]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[52]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N13
cycloneii_lcell_ff \a2|REG_LaS|DFF[52]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[52]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[52]|Q~regout ));

// Location: LCCOMB_X1_Y28_N8
cycloneii_lcell_comb \a2|REG_LaS|M[51]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[51]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [51])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[52]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [51]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[52]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[51]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[51]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[51]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N9
cycloneii_lcell_ff \a2|REG_LaS|DFF[51]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[51]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[51]|Q~regout ));

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[50]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [50]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[50]));
// synopsys translate_off
defparam \input_data[50]~I .input_async_reset = "none";
defparam \input_data[50]~I .input_power_up = "low";
defparam \input_data[50]~I .input_register_mode = "none";
defparam \input_data[50]~I .input_sync_reset = "none";
defparam \input_data[50]~I .oe_async_reset = "none";
defparam \input_data[50]~I .oe_power_up = "low";
defparam \input_data[50]~I .oe_register_mode = "none";
defparam \input_data[50]~I .oe_sync_reset = "none";
defparam \input_data[50]~I .operation_mode = "input";
defparam \input_data[50]~I .output_async_reset = "none";
defparam \input_data[50]~I .output_power_up = "low";
defparam \input_data[50]~I .output_register_mode = "none";
defparam \input_data[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N26
cycloneii_lcell_comb \a2|REG_LaS|M[50]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[50]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [50]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[51]|Q~regout ))

	.dataa(vcc),
	.datab(\a1|c2|b1~combout ),
	.datac(\a2|REG_LaS|DFF[51]|Q~regout ),
	.datad(\input_data~combout [50]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[50]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[50]|mux2_2|o1~0 .lut_mask = 16'hFC30;
defparam \a2|REG_LaS|M[50]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N27
cycloneii_lcell_ff \a2|REG_LaS|DFF[50]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[50]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[50]|Q~regout ));

// Location: LCCOMB_X1_Y28_N4
cycloneii_lcell_comb \a2|REG_LaS|M[49]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[49]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [49])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[50]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [49]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[50]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[49]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[49]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[49]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N5
cycloneii_lcell_ff \a2|REG_LaS|DFF[49]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[49]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[49]|Q~regout ));

// Location: LCCOMB_X1_Y28_N2
cycloneii_lcell_comb \a2|REG_LaS|M[48]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[48]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [48])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[49]|Q~regout )))

	.dataa(\input_data~combout [48]),
	.datab(\a2|REG_LaS|DFF[49]|Q~regout ),
	.datac(\a1|c2|b1~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[48]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[48]|mux2_2|o1~0 .lut_mask = 16'hACAC;
defparam \a2|REG_LaS|M[48]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N3
cycloneii_lcell_ff \a2|REG_LaS|DFF[48]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[48]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[48]|Q~regout ));

// Location: LCCOMB_X1_Y28_N30
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~15 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~15_combout  = (\a2|REG_LaS|DFF[49]|Q~regout ) # ((\a2|REG_LaS|DFF[48]|Q~regout ) # ((\a2|REG_LaS|DFF[51]|Q~regout ) # (\a2|REG_LaS|DFF[50]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[49]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[48]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[51]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[50]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~15_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~15 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N24
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~17 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~17_combout  = (\a2|REG_LaS|DFF[57]|Q~regout ) # ((\a2|REG_LaS|DFF[58]|Q~regout ) # ((\a2|REG_LaS|DFF[59]|Q~regout ) # (\a2|REG_LaS|DFF[56]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[57]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[58]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[59]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[56]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~17_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~17 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[63]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [63]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[63]));
// synopsys translate_off
defparam \input_data[63]~I .input_async_reset = "none";
defparam \input_data[63]~I .input_power_up = "low";
defparam \input_data[63]~I .input_register_mode = "none";
defparam \input_data[63]~I .input_sync_reset = "none";
defparam \input_data[63]~I .oe_async_reset = "none";
defparam \input_data[63]~I .oe_power_up = "low";
defparam \input_data[63]~I .oe_register_mode = "none";
defparam \input_data[63]~I .oe_sync_reset = "none";
defparam \input_data[63]~I .operation_mode = "input";
defparam \input_data[63]~I .output_async_reset = "none";
defparam \input_data[63]~I .output_power_up = "low";
defparam \input_data[63]~I .output_register_mode = "none";
defparam \input_data[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N10
cycloneii_lcell_comb \a2|REG_LaS|M_MSB|mux2_2|a1 (
// Equation(s):
// \a2|REG_LaS|M_MSB|mux2_2|a1~combout  = (\a1|c2|b1~combout  & \input_data~combout [63])

	.dataa(vcc),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\input_data~combout [63]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M_MSB|mux2_2|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M_MSB|mux2_2|a1 .lut_mask = 16'hF000;
defparam \a2|REG_LaS|M_MSB|mux2_2|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N11
cycloneii_lcell_ff \a2|REG_LaS|DFF[63]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M_MSB|mux2_2|a1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[63]|Q~regout ));

// Location: LCCOMB_X1_Y33_N24
cycloneii_lcell_comb \a2|REG_LaS|M[62]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[62]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [62])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[63]|Q~regout )))

	.dataa(\input_data~combout [62]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[63]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[62]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[62]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[62]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N25
cycloneii_lcell_ff \a2|REG_LaS|DFF[62]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[62]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[62]|Q~regout ));

// Location: LCCOMB_X1_Y33_N8
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~18 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~18_combout  = (\a2|REG_LaS|DFF[63]|Q~regout ) # ((\a2|REG_LaS|DFF[61]|Q~regout ) # ((\a2|REG_LaS|DFF[62]|Q~regout ) # (\a2|REG_LaS|DFF[60]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[63]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[61]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[62]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[60]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~18_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~18 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N6
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~19 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~19_combout  = (\a2|n1|generate_block_identifier[63].b1~16_combout ) # ((\a2|n1|generate_block_identifier[63].b1~15_combout ) # ((\a2|n1|generate_block_identifier[63].b1~17_combout ) # 
// (\a2|n1|generate_block_identifier[63].b1~18_combout )))

	.dataa(\a2|n1|generate_block_identifier[63].b1~16_combout ),
	.datab(\a2|n1|generate_block_identifier[63].b1~15_combout ),
	.datac(\a2|n1|generate_block_identifier[63].b1~17_combout ),
	.datad(\a2|n1|generate_block_identifier[63].b1~18_combout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~19_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~19 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[11]));
// synopsys translate_off
defparam \input_data[11]~I .input_async_reset = "none";
defparam \input_data[11]~I .input_power_up = "low";
defparam \input_data[11]~I .input_register_mode = "none";
defparam \input_data[11]~I .input_sync_reset = "none";
defparam \input_data[11]~I .oe_async_reset = "none";
defparam \input_data[11]~I .oe_power_up = "low";
defparam \input_data[11]~I .oe_register_mode = "none";
defparam \input_data[11]~I .oe_sync_reset = "none";
defparam \input_data[11]~I .operation_mode = "input";
defparam \input_data[11]~I .output_async_reset = "none";
defparam \input_data[11]~I .output_power_up = "low";
defparam \input_data[11]~I .output_register_mode = "none";
defparam \input_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[12]));
// synopsys translate_off
defparam \input_data[12]~I .input_async_reset = "none";
defparam \input_data[12]~I .input_power_up = "low";
defparam \input_data[12]~I .input_register_mode = "none";
defparam \input_data[12]~I .input_sync_reset = "none";
defparam \input_data[12]~I .oe_async_reset = "none";
defparam \input_data[12]~I .oe_power_up = "low";
defparam \input_data[12]~I .oe_register_mode = "none";
defparam \input_data[12]~I .oe_sync_reset = "none";
defparam \input_data[12]~I .operation_mode = "input";
defparam \input_data[12]~I .output_async_reset = "none";
defparam \input_data[12]~I .output_power_up = "low";
defparam \input_data[12]~I .output_register_mode = "none";
defparam \input_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N20
cycloneii_lcell_comb \a2|REG_LaS|M[12]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[12]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [12]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[13]|Q~regout ))

	.dataa(\a2|REG_LaS|DFF[13]|Q~regout ),
	.datab(\a1|c2|b1~combout ),
	.datac(\input_data~combout [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[12]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[12]|mux2_2|o1~0 .lut_mask = 16'hE2E2;
defparam \a2|REG_LaS|M[12]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N21
cycloneii_lcell_ff \a2|REG_LaS|DFF[12]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[12]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[12]|Q~regout ));

// Location: LCCOMB_X33_Y32_N6
cycloneii_lcell_comb \a2|REG_LaS|M[11]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[11]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [11])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[12]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [11]),
	.datac(\a2|REG_LaS|DFF[12]|Q~regout ),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[11]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[11]|mux2_2|o1~0 .lut_mask = 16'hCCF0;
defparam \a2|REG_LaS|M[11]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y32_N7
cycloneii_lcell_ff \a2|REG_LaS|DFF[11]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[11]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[11]|Q~regout ));

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[10]));
// synopsys translate_off
defparam \input_data[10]~I .input_async_reset = "none";
defparam \input_data[10]~I .input_power_up = "low";
defparam \input_data[10]~I .input_register_mode = "none";
defparam \input_data[10]~I .input_sync_reset = "none";
defparam \input_data[10]~I .oe_async_reset = "none";
defparam \input_data[10]~I .oe_power_up = "low";
defparam \input_data[10]~I .oe_register_mode = "none";
defparam \input_data[10]~I .oe_sync_reset = "none";
defparam \input_data[10]~I .operation_mode = "input";
defparam \input_data[10]~I .output_async_reset = "none";
defparam \input_data[10]~I .output_power_up = "low";
defparam \input_data[10]~I .output_register_mode = "none";
defparam \input_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N0
cycloneii_lcell_comb \a2|REG_LaS|M[10]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[10]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [10]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[11]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[11]|Q~regout ),
	.datac(\input_data~combout [10]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[10]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[10]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[10]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y32_N1
cycloneii_lcell_ff \a2|REG_LaS|DFF[10]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[10]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[10]|Q~regout ));

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[9]));
// synopsys translate_off
defparam \input_data[9]~I .input_async_reset = "none";
defparam \input_data[9]~I .input_power_up = "low";
defparam \input_data[9]~I .input_register_mode = "none";
defparam \input_data[9]~I .input_sync_reset = "none";
defparam \input_data[9]~I .oe_async_reset = "none";
defparam \input_data[9]~I .oe_power_up = "low";
defparam \input_data[9]~I .oe_register_mode = "none";
defparam \input_data[9]~I .oe_sync_reset = "none";
defparam \input_data[9]~I .operation_mode = "input";
defparam \input_data[9]~I .output_async_reset = "none";
defparam \input_data[9]~I .output_power_up = "low";
defparam \input_data[9]~I .output_register_mode = "none";
defparam \input_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N2
cycloneii_lcell_comb \a2|REG_LaS|M[9]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[9]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [9]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[10]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[10]|Q~regout ),
	.datac(\input_data~combout [9]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[9]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[9]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[9]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y32_N3
cycloneii_lcell_ff \a2|REG_LaS|DFF[9]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[9]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[9]|Q~regout ));

// Location: LCCOMB_X34_Y32_N30
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~2 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~2_combout  = (\a2|REG_LaS|DFF[8]|Q~regout ) # ((\a2|REG_LaS|DFF[9]|Q~regout ) # ((\a2|REG_LaS|DFF[11]|Q~regout ) # (\a2|REG_LaS|DFF[10]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[8]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[9]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[11]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[10]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~2_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~2 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[15]));
// synopsys translate_off
defparam \input_data[15]~I .input_async_reset = "none";
defparam \input_data[15]~I .input_power_up = "low";
defparam \input_data[15]~I .input_register_mode = "none";
defparam \input_data[15]~I .input_sync_reset = "none";
defparam \input_data[15]~I .oe_async_reset = "none";
defparam \input_data[15]~I .oe_power_up = "low";
defparam \input_data[15]~I .oe_register_mode = "none";
defparam \input_data[15]~I .oe_sync_reset = "none";
defparam \input_data[15]~I .operation_mode = "input";
defparam \input_data[15]~I .output_async_reset = "none";
defparam \input_data[15]~I .output_power_up = "low";
defparam \input_data[15]~I .output_register_mode = "none";
defparam \input_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[17]));
// synopsys translate_off
defparam \input_data[17]~I .input_async_reset = "none";
defparam \input_data[17]~I .input_power_up = "low";
defparam \input_data[17]~I .input_register_mode = "none";
defparam \input_data[17]~I .input_sync_reset = "none";
defparam \input_data[17]~I .oe_async_reset = "none";
defparam \input_data[17]~I .oe_power_up = "low";
defparam \input_data[17]~I .oe_register_mode = "none";
defparam \input_data[17]~I .oe_sync_reset = "none";
defparam \input_data[17]~I .operation_mode = "input";
defparam \input_data[17]~I .output_async_reset = "none";
defparam \input_data[17]~I .output_power_up = "low";
defparam \input_data[17]~I .output_register_mode = "none";
defparam \input_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[18]));
// synopsys translate_off
defparam \input_data[18]~I .input_async_reset = "none";
defparam \input_data[18]~I .input_power_up = "low";
defparam \input_data[18]~I .input_register_mode = "none";
defparam \input_data[18]~I .input_sync_reset = "none";
defparam \input_data[18]~I .oe_async_reset = "none";
defparam \input_data[18]~I .oe_power_up = "low";
defparam \input_data[18]~I .oe_register_mode = "none";
defparam \input_data[18]~I .oe_sync_reset = "none";
defparam \input_data[18]~I .operation_mode = "input";
defparam \input_data[18]~I .output_async_reset = "none";
defparam \input_data[18]~I .output_power_up = "low";
defparam \input_data[18]~I .output_register_mode = "none";
defparam \input_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[20]));
// synopsys translate_off
defparam \input_data[20]~I .input_async_reset = "none";
defparam \input_data[20]~I .input_power_up = "low";
defparam \input_data[20]~I .input_register_mode = "none";
defparam \input_data[20]~I .input_sync_reset = "none";
defparam \input_data[20]~I .oe_async_reset = "none";
defparam \input_data[20]~I .oe_power_up = "low";
defparam \input_data[20]~I .oe_register_mode = "none";
defparam \input_data[20]~I .oe_sync_reset = "none";
defparam \input_data[20]~I .operation_mode = "input";
defparam \input_data[20]~I .output_async_reset = "none";
defparam \input_data[20]~I .output_power_up = "low";
defparam \input_data[20]~I .output_register_mode = "none";
defparam \input_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N12
cycloneii_lcell_comb \a2|REG_LaS|M[20]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[20]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [20]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[21]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[21]|Q~regout ),
	.datac(\a1|c2|b1~combout ),
	.datad(\input_data~combout [20]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[20]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[20]|mux2_2|o1~0 .lut_mask = 16'hFC0C;
defparam \a2|REG_LaS|M[20]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N13
cycloneii_lcell_ff \a2|REG_LaS|DFF[20]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[20]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[20]|Q~regout ));

// Location: LCCOMB_X1_Y32_N28
cycloneii_lcell_comb \a2|REG_LaS|M[19]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[19]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [19])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[20]|Q~regout )))

	.dataa(\input_data~combout [19]),
	.datab(vcc),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[20]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[19]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[19]|mux2_2|o1~0 .lut_mask = 16'hAFA0;
defparam \a2|REG_LaS|M[19]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N29
cycloneii_lcell_ff \a2|REG_LaS|DFF[19]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[19]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[19]|Q~regout ));

// Location: LCCOMB_X1_Y32_N10
cycloneii_lcell_comb \a2|REG_LaS|M[18]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[18]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [18])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[19]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [18]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[19]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[18]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[18]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[18]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N11
cycloneii_lcell_ff \a2|REG_LaS|DFF[18]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[18]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[18]|Q~regout ));

// Location: LCCOMB_X1_Y32_N16
cycloneii_lcell_comb \a2|REG_LaS|M[17]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[17]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [17])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[18]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [17]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[18]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[17]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[17]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[17]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N17
cycloneii_lcell_ff \a2|REG_LaS|DFF[17]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[17]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[17]|Q~regout ));

// Location: LCCOMB_X1_Y32_N18
cycloneii_lcell_comb \a2|REG_LaS|M[16]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[16]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [16])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[17]|Q~regout )))

	.dataa(\input_data~combout [16]),
	.datab(\a1|c2|b1~combout ),
	.datac(\a2|REG_LaS|DFF[17]|Q~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[16]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[16]|mux2_2|o1~0 .lut_mask = 16'hB8B8;
defparam \a2|REG_LaS|M[16]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N19
cycloneii_lcell_ff \a2|REG_LaS|DFF[16]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[16]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[16]|Q~regout ));

// Location: LCCOMB_X1_Y32_N30
cycloneii_lcell_comb \a2|REG_LaS|M[15]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[15]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & (\input_data~combout [15])) # (!\a1|c2|b1~combout  & ((\a2|REG_LaS|DFF[16]|Q~regout )))

	.dataa(vcc),
	.datab(\input_data~combout [15]),
	.datac(\a1|c2|b1~combout ),
	.datad(\a2|REG_LaS|DFF[16]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[15]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[15]|mux2_2|o1~0 .lut_mask = 16'hCFC0;
defparam \a2|REG_LaS|M[15]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N31
cycloneii_lcell_ff \a2|REG_LaS|DFF[15]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[15]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[15]|Q~regout ));

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[14]));
// synopsys translate_off
defparam \input_data[14]~I .input_async_reset = "none";
defparam \input_data[14]~I .input_power_up = "low";
defparam \input_data[14]~I .input_register_mode = "none";
defparam \input_data[14]~I .input_sync_reset = "none";
defparam \input_data[14]~I .oe_async_reset = "none";
defparam \input_data[14]~I .oe_power_up = "low";
defparam \input_data[14]~I .oe_register_mode = "none";
defparam \input_data[14]~I .oe_sync_reset = "none";
defparam \input_data[14]~I .operation_mode = "input";
defparam \input_data[14]~I .output_async_reset = "none";
defparam \input_data[14]~I .output_power_up = "low";
defparam \input_data[14]~I .output_register_mode = "none";
defparam \input_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N0
cycloneii_lcell_comb \a2|REG_LaS|M[14]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[14]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [14]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[15]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[15]|Q~regout ),
	.datac(\a1|c2|b1~combout ),
	.datad(\input_data~combout [14]),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[14]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[14]|mux2_2|o1~0 .lut_mask = 16'hFC0C;
defparam \a2|REG_LaS|M[14]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N1
cycloneii_lcell_ff \a2|REG_LaS|DFF[14]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[14]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[14]|Q~regout ));

// Location: LCCOMB_X1_Y32_N24
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~3 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~3_combout  = (\a2|REG_LaS|DFF[13]|Q~regout ) # ((\a2|REG_LaS|DFF[14]|Q~regout ) # ((\a2|REG_LaS|DFF[12]|Q~regout ) # (\a2|REG_LaS|DFF[15]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[13]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[14]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[12]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[15]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~3_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~3 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[2]));
// synopsys translate_off
defparam \input_data[2]~I .input_async_reset = "none";
defparam \input_data[2]~I .input_power_up = "low";
defparam \input_data[2]~I .input_register_mode = "none";
defparam \input_data[2]~I .input_sync_reset = "none";
defparam \input_data[2]~I .oe_async_reset = "none";
defparam \input_data[2]~I .oe_power_up = "low";
defparam \input_data[2]~I .oe_register_mode = "none";
defparam \input_data[2]~I .oe_sync_reset = "none";
defparam \input_data[2]~I .operation_mode = "input";
defparam \input_data[2]~I .output_async_reset = "none";
defparam \input_data[2]~I .output_power_up = "low";
defparam \input_data[2]~I .output_register_mode = "none";
defparam \input_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N26
cycloneii_lcell_comb \a2|REG_LaS|M[2]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[2]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [2]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[3]|Q~regout ))

	.dataa(\a2|REG_LaS|DFF[3]|Q~regout ),
	.datab(vcc),
	.datac(\input_data~combout [2]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[2]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[2]|mux2_2|o1~0 .lut_mask = 16'hF0AA;
defparam \a2|REG_LaS|M[2]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y32_N27
cycloneii_lcell_ff \a2|REG_LaS|DFF[2]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[2]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[2]|Q~regout ));

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \input_data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\input_data~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(input_data[1]));
// synopsys translate_off
defparam \input_data[1]~I .input_async_reset = "none";
defparam \input_data[1]~I .input_power_up = "low";
defparam \input_data[1]~I .input_register_mode = "none";
defparam \input_data[1]~I .input_sync_reset = "none";
defparam \input_data[1]~I .oe_async_reset = "none";
defparam \input_data[1]~I .oe_power_up = "low";
defparam \input_data[1]~I .oe_register_mode = "none";
defparam \input_data[1]~I .oe_sync_reset = "none";
defparam \input_data[1]~I .operation_mode = "input";
defparam \input_data[1]~I .output_async_reset = "none";
defparam \input_data[1]~I .output_power_up = "low";
defparam \input_data[1]~I .output_register_mode = "none";
defparam \input_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N0
cycloneii_lcell_comb \a2|REG_LaS|M[1]|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M[1]|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [1]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[2]|Q~regout ))

	.dataa(vcc),
	.datab(\a2|REG_LaS|DFF[2]|Q~regout ),
	.datac(\input_data~combout [1]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M[1]|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M[1]|mux2_2|o1~0 .lut_mask = 16'hF0CC;
defparam \a2|REG_LaS|M[1]|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y32_N1
cycloneii_lcell_ff \a2|REG_LaS|DFF[1]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|M[1]|mux2_2|o1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[1]|Q~regout ));

// Location: LCCOMB_X33_Y32_N22
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~0 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~0_combout  = (\a2|REG_LaS|DFF[3]|Q~regout ) # ((\a2|REG_LaS|DFF[1]|Q~regout ) # ((\a2|REG_LaS|DFF[0]|Q~regout ) # (\a2|REG_LaS|DFF[2]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[3]|Q~regout ),
	.datab(\a2|REG_LaS|DFF[1]|Q~regout ),
	.datac(\a2|REG_LaS|DFF[0]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[2]|Q~regout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~0 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N12
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~4 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~4_combout  = (\a2|n1|generate_block_identifier[63].b1~1_combout ) # ((\a2|n1|generate_block_identifier[63].b1~2_combout ) # ((\a2|n1|generate_block_identifier[63].b1~3_combout ) # 
// (\a2|n1|generate_block_identifier[63].b1~0_combout )))

	.dataa(\a2|n1|generate_block_identifier[63].b1~1_combout ),
	.datab(\a2|n1|generate_block_identifier[63].b1~2_combout ),
	.datac(\a2|n1|generate_block_identifier[63].b1~3_combout ),
	.datad(\a2|n1|generate_block_identifier[63].b1~0_combout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~4_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~4 .lut_mask = 16'hFFFE;
defparam \a2|n1|generate_block_identifier[63].b1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N20
cycloneii_lcell_comb \a2|n1|generate_block_identifier[63].b1~20 (
// Equation(s):
// \a2|n1|generate_block_identifier[63].b1~20_combout  = (!\a2|n1|generate_block_identifier[63].b1~14_combout  & (!\a2|n1|generate_block_identifier[63].b1~9_combout  & (!\a2|n1|generate_block_identifier[63].b1~19_combout  & 
// !\a2|n1|generate_block_identifier[63].b1~4_combout )))

	.dataa(\a2|n1|generate_block_identifier[63].b1~14_combout ),
	.datab(\a2|n1|generate_block_identifier[63].b1~9_combout ),
	.datac(\a2|n1|generate_block_identifier[63].b1~19_combout ),
	.datad(\a2|n1|generate_block_identifier[63].b1~4_combout ),
	.cin(gnd),
	.combout(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.cout());
// synopsys translate_off
defparam \a2|n1|generate_block_identifier[63].b1~20 .lut_mask = 16'h0001;
defparam \a2|n1|generate_block_identifier[63].b1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N16
cycloneii_lcell_comb \a1|c1|a2|D[0]~0 (
// Equation(s):
// \a1|c1|a2|D[0]~0_combout  = (!\a1|c1|a1|D [0] & ((\a1|c1|a1|D [1]) # (\Start~combout )))

	.dataa(vcc),
	.datab(\a1|c1|a1|D [1]),
	.datac(\a1|c1|a1|D [0]),
	.datad(\Start~combout ),
	.cin(gnd),
	.combout(\a1|c1|a2|D[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \a1|c1|a2|D[0]~0 .lut_mask = 16'h0F0C;
defparam \a1|c1|a2|D[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y32_N17
cycloneii_lcell_ff \a1|c1|a1|D[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a1|c1|a2|D[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a1|c1|a1|D [0]));

// Location: LCCOMB_X5_Y32_N26
cycloneii_lcell_comb \a1|c1|a2|D[1] (
// Equation(s):
// \a1|c1|a2|D [1] = (\a1|c1|a1|D [1] & (!\a2|n1|generate_block_identifier[63].b1~20_combout  & !\a1|c1|a1|D [0])) # (!\a1|c1|a1|D [1] & ((\a1|c1|a1|D [0])))

	.dataa(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.datab(vcc),
	.datac(\a1|c1|a1|D [1]),
	.datad(\a1|c1|a1|D [0]),
	.cin(gnd),
	.combout(\a1|c1|a2|D [1]),
	.cout());
// synopsys translate_off
defparam \a1|c1|a2|D[1] .lut_mask = 16'h0F50;
defparam \a1|c1|a2|D[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y32_N27
cycloneii_lcell_ff \a1|c1|a1|D[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a1|c1|a2|D [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a1|c1|a1|D [1]));

// Location: LCCOMB_X5_Y32_N10
cycloneii_lcell_comb \a1|c2|b1 (
// Equation(s):
// \a1|c2|b1~combout  = (!\a1|c1|a1|D [0] & ((\a1|c1|a1|D [1] & ((\a2|n1|generate_block_identifier[63].b1~20_combout ))) # (!\a1|c1|a1|D [1] & (\Start~combout ))))

	.dataa(\a1|c1|a1|D [0]),
	.datab(\Start~combout ),
	.datac(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.datad(\a1|c1|a1|D [1]),
	.cin(gnd),
	.combout(\a1|c2|b1~combout ),
	.cout());
// synopsys translate_off
defparam \a1|c2|b1 .lut_mask = 16'h5044;
defparam \a1|c2|b1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N8
cycloneii_lcell_comb \a2|REG_LaS|M0|mux2_2|o1~0 (
// Equation(s):
// \a2|REG_LaS|M0|mux2_2|o1~0_combout  = (\a1|c2|b1~combout  & ((\input_data~combout [0]))) # (!\a1|c2|b1~combout  & (\a2|REG_LaS|DFF[1]|Q~regout ))

	.dataa(\a2|REG_LaS|DFF[1]|Q~regout ),
	.datab(vcc),
	.datac(\input_data~combout [0]),
	.datad(\a1|c2|b1~combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|M0|mux2_2|o1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|M0|mux2_2|o1~0 .lut_mask = 16'hF0AA;
defparam \a2|REG_LaS|M0|mux2_2|o1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cycloneii_lcell_comb \a2|REG_LaS|DFF[0]|Q~feeder (
// Equation(s):
// \a2|REG_LaS|DFF[0]|Q~feeder_combout  = \a2|REG_LaS|M0|mux2_2|o1~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\a2|REG_LaS|M0|mux2_2|o1~0_combout ),
	.cin(gnd),
	.combout(\a2|REG_LaS|DFF[0]|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_LaS|DFF[0]|Q~feeder .lut_mask = 16'hFF00;
defparam \a2|REG_LaS|DFF[0]|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N11
cycloneii_lcell_ff \a2|REG_LaS|DFF[0]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_LaS|DFF[0]|Q~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_LaS|DFF[0]|Q~regout ));

// Location: LCCOMB_X43_Y28_N24
cycloneii_lcell_comb \a2|REG_UD|H0|x1 (
// Equation(s):
// \a2|REG_UD|H0|x1~combout  = \a2|REG_UD|D[0]|Q~regout  $ (\a2|REG_LaS|DFF[0]|Q~regout )

	.dataa(\a2|REG_UD|D[0]|Q~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\a2|REG_LaS|DFF[0]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H0|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H0|x1 .lut_mask = 16'h55AA;
defparam \a2|REG_UD|H0|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N9
cycloneii_lcell_ff \a2|REG_UD|D[0]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H0|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[0]|Q~regout ));

// Location: LCCOMB_X43_Y28_N6
cycloneii_lcell_comb \a2|REG_UD|H[1]|x1 (
// Equation(s):
// \a2|REG_UD|H[1]|x1~combout  = \a2|REG_UD|D[1]|Q~regout  $ (((\a2|REG_UD|D[0]|Q~regout  & \a2|REG_LaS|DFF[0]|Q~regout )))

	.dataa(\a2|REG_UD|D[0]|Q~regout ),
	.datab(\a2|REG_UD|D[1]|Q~regout ),
	.datac(vcc),
	.datad(\a2|REG_LaS|DFF[0]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[1]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[1]|x1 .lut_mask = 16'h66CC;
defparam \a2|REG_UD|H[1]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N31
cycloneii_lcell_ff \a2|REG_UD|D[1]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H[1]|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[1]|Q~regout ));

// Location: LCCOMB_X43_Y28_N30
cycloneii_lcell_comb \a2|REG_UD|H[2]|x1 (
// Equation(s):
// \a2|REG_UD|H[2]|x1~combout  = \a2|REG_UD|D[2]|Q~regout  $ (((\a2|REG_UD|D[0]|Q~regout  & (\a2|REG_UD|D[1]|Q~regout  & \a2|REG_LaS|DFF[0]|Q~regout ))))

	.dataa(\a2|REG_UD|D[0]|Q~regout ),
	.datab(\a2|REG_UD|D[2]|Q~regout ),
	.datac(\a2|REG_UD|D[1]|Q~regout ),
	.datad(\a2|REG_LaS|DFF[0]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[2]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[2]|x1 .lut_mask = 16'h6CCC;
defparam \a2|REG_UD|H[2]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N17
cycloneii_lcell_ff \a2|REG_UD|D[2]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H[2]|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[2]|Q~regout ));

// Location: LCCOMB_X43_Y28_N20
cycloneii_lcell_comb \a2|REG_UD|H[2]|a1 (
// Equation(s):
// \a2|REG_UD|H[2]|a1~combout  = (\a2|REG_LaS|DFF[0]|Q~regout  & (\a2|REG_UD|D[0]|Q~regout  & (\a2|REG_UD|D[2]|Q~regout  & \a2|REG_UD|D[1]|Q~regout )))

	.dataa(\a2|REG_LaS|DFF[0]|Q~regout ),
	.datab(\a2|REG_UD|D[0]|Q~regout ),
	.datac(\a2|REG_UD|D[2]|Q~regout ),
	.datad(\a2|REG_UD|D[1]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[2]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[2]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[2]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N4
cycloneii_lcell_comb \a2|REG_UD|H[3]|x1 (
// Equation(s):
// \a2|REG_UD|H[3]|x1~combout  = \a2|REG_UD|H[2]|a1~combout  $ (\a2|REG_UD|D[3]|Q~regout )

	.dataa(vcc),
	.datab(\a2|REG_UD|H[2]|a1~combout ),
	.datac(vcc),
	.datad(\a2|REG_UD|D[3]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[3]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[3]|x1 .lut_mask = 16'h33CC;
defparam \a2|REG_UD|H[3]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N27
cycloneii_lcell_ff \a2|REG_UD|D[3]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H[3]|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[3]|Q~regout ));

// Location: LCCOMB_X43_Y28_N16
cycloneii_lcell_comb \a2|REG_UD|H[4]|x1 (
// Equation(s):
// \a2|REG_UD|H[4]|x1~combout  = \a2|REG_UD|D[4]|Q~regout  $ (((\a2|REG_UD|D[3]|Q~regout  & \a2|REG_UD|H[2]|a1~combout )))

	.dataa(\a2|REG_UD|D[3]|Q~regout ),
	.datab(\a2|REG_UD|D[4]|Q~regout ),
	.datac(vcc),
	.datad(\a2|REG_UD|H[2]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[4]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[4]|x1 .lut_mask = 16'h66CC;
defparam \a2|REG_UD|H[4]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N5
cycloneii_lcell_ff \a2|REG_UD|D[4]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H[4]|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[4]|Q~regout ));

// Location: LCCOMB_X43_Y28_N2
cycloneii_lcell_comb \a2|REG_UD|H[5]|x1 (
// Equation(s):
// \a2|REG_UD|H[5]|x1~combout  = \a2|REG_UD|D[5]|Q~regout  $ (((\a2|REG_UD|D[3]|Q~regout  & (\a2|REG_UD|D[4]|Q~regout  & \a2|REG_UD|H[2]|a1~combout ))))

	.dataa(\a2|REG_UD|D[3]|Q~regout ),
	.datab(\a2|REG_UD|D[5]|Q~regout ),
	.datac(\a2|REG_UD|D[4]|Q~regout ),
	.datad(\a2|REG_UD|H[2]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[5]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[5]|x1 .lut_mask = 16'h6CCC;
defparam \a2|REG_UD|H[5]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N7
cycloneii_lcell_ff \a2|REG_UD|D[5]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H[5]|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[5]|Q~regout ));

// Location: LCCOMB_X43_Y28_N26
cycloneii_lcell_comb \a2|REG_UD|H[6]|x1 (
// Equation(s):
// \a2|REG_UD|H[6]|x1~combout  = \a2|REG_UD|H[5]|a1~combout  $ (\a2|REG_UD|D[6]|Q~regout )

	.dataa(\a2|REG_UD|H[5]|a1~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\a2|REG_UD|D[6]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[6]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[6]|x1 .lut_mask = 16'h55AA;
defparam \a2|REG_UD|H[6]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N1
cycloneii_lcell_ff \a2|REG_UD|D[6]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H[6]|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[6]|Q~regout ));

// Location: LCCOMB_X44_Y28_N16
cycloneii_lcell_comb \a2|REG_UD|H[7]|x1 (
// Equation(s):
// \a2|REG_UD|H[7]|x1~combout  = \a2|REG_UD|D[7]|Q~regout  $ (((\a2|REG_UD|H[5]|a1~combout  & \a2|REG_UD|D[6]|Q~regout )))

	.dataa(\a2|REG_UD|H[5]|a1~combout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[7]|Q~regout ),
	.datad(\a2|REG_UD|D[6]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[7]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[7]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[7]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N17
cycloneii_lcell_ff \a2|REG_UD|D[7]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[7]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[7]|Q~regout ));

// Location: LCCOMB_X43_Y28_N0
cycloneii_lcell_comb \a2|REG_UD|H[8]|x1 (
// Equation(s):
// \a2|REG_UD|H[8]|x1~combout  = \a2|REG_UD|D[8]|Q~regout  $ (((\a2|REG_UD|H[5]|a1~combout  & (\a2|REG_UD|D[7]|Q~regout  & \a2|REG_UD|D[6]|Q~regout ))))

	.dataa(\a2|REG_UD|H[5]|a1~combout ),
	.datab(\a2|REG_UD|D[7]|Q~regout ),
	.datac(\a2|REG_UD|D[6]|Q~regout ),
	.datad(\a2|REG_UD|D[8]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[8]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[8]|x1 .lut_mask = 16'h7F80;
defparam \a2|REG_UD|H[8]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N15
cycloneii_lcell_ff \a2|REG_UD|D[8]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H[8]|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[8]|Q~regout ));

// Location: LCCOMB_X43_Y28_N18
cycloneii_lcell_comb \a2|REG_UD|H[8]|a1~0 (
// Equation(s):
// \a2|REG_UD|H[8]|a1~0_combout  = (\a2|REG_UD|D[8]|Q~regout  & (\a2|REG_UD|D[3]|Q~regout  & (\a2|REG_UD|D[4]|Q~regout  & \a2|REG_UD|D[5]|Q~regout )))

	.dataa(\a2|REG_UD|D[8]|Q~regout ),
	.datab(\a2|REG_UD|D[3]|Q~regout ),
	.datac(\a2|REG_UD|D[4]|Q~regout ),
	.datad(\a2|REG_UD|D[5]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[8]|a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[8]|a1~0 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[8]|a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N2
cycloneii_lcell_comb \a2|REG_UD|H[8]|a1 (
// Equation(s):
// \a2|REG_UD|H[8]|a1~combout  = (\a2|REG_UD|D[6]|Q~regout  & (\a2|REG_UD|D[7]|Q~regout  & (\a2|REG_UD|H[2]|a1~combout  & \a2|REG_UD|H[8]|a1~0_combout )))

	.dataa(\a2|REG_UD|D[6]|Q~regout ),
	.datab(\a2|REG_UD|D[7]|Q~regout ),
	.datac(\a2|REG_UD|H[2]|a1~combout ),
	.datad(\a2|REG_UD|H[8]|a1~0_combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[8]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[8]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[8]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
cycloneii_lcell_comb \a2|REG_UD|H[9]|x1 (
// Equation(s):
// \a2|REG_UD|H[9]|x1~combout  = \a2|REG_UD|D[9]|Q~regout  $ (\a2|REG_UD|H[8]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[9]|Q~regout ),
	.datad(\a2|REG_UD|H[8]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[9]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[9]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[9]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N19
cycloneii_lcell_ff \a2|REG_UD|D[9]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[9]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[9]|Q~regout ));

// Location: LCCOMB_X44_Y28_N24
cycloneii_lcell_comb \a2|REG_UD|H[10]|x1 (
// Equation(s):
// \a2|REG_UD|H[10]|x1~combout  = \a2|REG_UD|D[10]|Q~regout  $ (((\a2|REG_UD|H[8]|a1~combout  & \a2|REG_UD|D[9]|Q~regout )))

	.dataa(vcc),
	.datab(\a2|REG_UD|H[8]|a1~combout ),
	.datac(\a2|REG_UD|D[10]|Q~regout ),
	.datad(\a2|REG_UD|D[9]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[10]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[10]|x1 .lut_mask = 16'h3CF0;
defparam \a2|REG_UD|H[10]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N25
cycloneii_lcell_ff \a2|REG_UD|D[10]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[10]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[10]|Q~regout ));

// Location: LCCOMB_X44_Y28_N26
cycloneii_lcell_comb \a2|REG_UD|H[11]|x1 (
// Equation(s):
// \a2|REG_UD|H[11]|x1~combout  = \a2|REG_UD|D[11]|Q~regout  $ (((\a2|REG_UD|D[10]|Q~regout  & (\a2|REG_UD|H[8]|a1~combout  & \a2|REG_UD|D[9]|Q~regout ))))

	.dataa(\a2|REG_UD|D[10]|Q~regout ),
	.datab(\a2|REG_UD|H[8]|a1~combout ),
	.datac(\a2|REG_UD|D[11]|Q~regout ),
	.datad(\a2|REG_UD|D[9]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[11]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[11]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[11]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N27
cycloneii_lcell_ff \a2|REG_UD|D[11]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[11]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[11]|Q~regout ));

// Location: LCCOMB_X44_Y28_N0
cycloneii_lcell_comb \a2|REG_UD|H[11]|a1 (
// Equation(s):
// \a2|REG_UD|H[11]|a1~combout  = (\a2|REG_UD|D[11]|Q~regout  & (\a2|REG_UD|D[9]|Q~regout  & (\a2|REG_UD|D[10]|Q~regout  & \a2|REG_UD|H[8]|a1~combout )))

	.dataa(\a2|REG_UD|D[11]|Q~regout ),
	.datab(\a2|REG_UD|D[9]|Q~regout ),
	.datac(\a2|REG_UD|D[10]|Q~regout ),
	.datad(\a2|REG_UD|H[8]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[11]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[11]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[11]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneii_lcell_comb \a2|REG_UD|H[12]|x1 (
// Equation(s):
// \a2|REG_UD|H[12]|x1~combout  = \a2|REG_UD|D[12]|Q~regout  $ (\a2|REG_UD|H[11]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[12]|Q~regout ),
	.datad(\a2|REG_UD|H[11]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[12]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[12]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[12]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N21
cycloneii_lcell_ff \a2|REG_UD|D[12]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[12]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[12]|Q~regout ));

// Location: LCCOMB_X44_Y28_N10
cycloneii_lcell_comb \a2|REG_UD|H[13]|x1 (
// Equation(s):
// \a2|REG_UD|H[13]|x1~combout  = \a2|REG_UD|D[13]|Q~regout  $ (((\a2|REG_UD|D[12]|Q~regout  & \a2|REG_UD|H[11]|a1~combout )))

	.dataa(\a2|REG_UD|D[12]|Q~regout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[13]|Q~regout ),
	.datad(\a2|REG_UD|H[11]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[13]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[13]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[13]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N11
cycloneii_lcell_ff \a2|REG_UD|D[13]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[13]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[13]|Q~regout ));

// Location: LCCOMB_X44_Y28_N8
cycloneii_lcell_comb \a2|REG_UD|H[14]|x1 (
// Equation(s):
// \a2|REG_UD|H[14]|x1~combout  = \a2|REG_UD|D[14]|Q~regout  $ (((\a2|REG_UD|D[12]|Q~regout  & (\a2|REG_UD|H[11]|a1~combout  & \a2|REG_UD|D[13]|Q~regout ))))

	.dataa(\a2|REG_UD|D[12]|Q~regout ),
	.datab(\a2|REG_UD|H[11]|a1~combout ),
	.datac(\a2|REG_UD|D[14]|Q~regout ),
	.datad(\a2|REG_UD|D[13]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[14]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[14]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[14]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N9
cycloneii_lcell_ff \a2|REG_UD|D[14]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[14]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[14]|Q~regout ));

// Location: LCCOMB_X44_Y28_N30
cycloneii_lcell_comb \a2|REG_UD|H[14]|a1 (
// Equation(s):
// \a2|REG_UD|H[14]|a1~combout  = (\a2|REG_UD|D[13]|Q~regout  & (\a2|REG_UD|D[14]|Q~regout  & (\a2|REG_UD|D[12]|Q~regout  & \a2|REG_UD|H[11]|a1~combout )))

	.dataa(\a2|REG_UD|D[13]|Q~regout ),
	.datab(\a2|REG_UD|D[14]|Q~regout ),
	.datac(\a2|REG_UD|D[12]|Q~regout ),
	.datad(\a2|REG_UD|H[11]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[14]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[14]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[14]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
cycloneii_lcell_comb \a2|REG_UD|H[15]|x1 (
// Equation(s):
// \a2|REG_UD|H[15]|x1~combout  = \a2|REG_UD|D[15]|Q~regout  $ (\a2|REG_UD|H[14]|a1~combout )

	.dataa(\a2|REG_UD|D[15]|Q~regout ),
	.datab(\a2|REG_UD|H[14]|a1~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\a2|REG_UD|H[15]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[15]|x1 .lut_mask = 16'h6666;
defparam \a2|REG_UD|H[15]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N29
cycloneii_lcell_ff \a2|REG_UD|D[15]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H[15]|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[15]|Q~regout ));

// Location: LCCOMB_X43_Y28_N14
cycloneii_lcell_comb \a2|REG_UD|H[16]|x1 (
// Equation(s):
// \a2|REG_UD|H[16]|x1~combout  = \a2|REG_UD|D[16]|Q~regout  $ (((\a2|REG_UD|D[15]|Q~regout  & \a2|REG_UD|H[14]|a1~combout )))

	.dataa(\a2|REG_UD|D[15]|Q~regout ),
	.datab(\a2|REG_UD|D[16]|Q~regout ),
	.datac(vcc),
	.datad(\a2|REG_UD|H[14]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[16]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[16]|x1 .lut_mask = 16'h66CC;
defparam \a2|REG_UD|H[16]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N23
cycloneii_lcell_ff \a2|REG_UD|D[16]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H[16]|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[16]|Q~regout ));

// Location: LCCOMB_X47_Y28_N4
cycloneii_lcell_comb \a2|REG_UD|H[17]|x1 (
// Equation(s):
// \a2|REG_UD|H[17]|x1~combout  = \a2|REG_UD|D[17]|Q~regout  $ (((\a2|REG_UD|H[14]|a1~combout  & (\a2|REG_UD|D[16]|Q~regout  & \a2|REG_UD|D[15]|Q~regout ))))

	.dataa(\a2|REG_UD|H[14]|a1~combout ),
	.datab(\a2|REG_UD|D[16]|Q~regout ),
	.datac(\a2|REG_UD|D[17]|Q~regout ),
	.datad(\a2|REG_UD|D[15]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[17]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[17]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[17]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N5
cycloneii_lcell_ff \a2|REG_UD|D[17]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[17]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[17]|Q~regout ));

// Location: LCCOMB_X44_Y28_N4
cycloneii_lcell_comb \a2|REG_UD|H[17]|a1 (
// Equation(s):
// \a2|REG_UD|H[17]|a1~combout  = (\a2|REG_UD|D[17]|Q~regout  & (\a2|REG_UD|D[16]|Q~regout  & (\a2|REG_UD|D[15]|Q~regout  & \a2|REG_UD|H[14]|a1~combout )))

	.dataa(\a2|REG_UD|D[17]|Q~regout ),
	.datab(\a2|REG_UD|D[16]|Q~regout ),
	.datac(\a2|REG_UD|D[15]|Q~regout ),
	.datad(\a2|REG_UD|H[14]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[17]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[17]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[17]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneii_lcell_comb \a2|REG_UD|H[18]|x1 (
// Equation(s):
// \a2|REG_UD|H[18]|x1~combout  = \a2|REG_UD|D[18]|Q~regout  $ (\a2|REG_UD|H[17]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[18]|Q~regout ),
	.datad(\a2|REG_UD|H[17]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[18]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[18]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[18]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N19
cycloneii_lcell_ff \a2|REG_UD|D[18]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[18]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[18]|Q~regout ));

// Location: LCCOMB_X47_Y28_N28
cycloneii_lcell_comb \a2|REG_UD|H[19]|x1 (
// Equation(s):
// \a2|REG_UD|H[19]|x1~combout  = \a2|REG_UD|D[19]|Q~regout  $ (((\a2|REG_UD|H[17]|a1~combout  & \a2|REG_UD|D[18]|Q~regout )))

	.dataa(\a2|REG_UD|H[17]|a1~combout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[19]|Q~regout ),
	.datad(\a2|REG_UD|D[18]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[19]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[19]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[19]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N29
cycloneii_lcell_ff \a2|REG_UD|D[19]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[19]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[19]|Q~regout ));

// Location: LCCOMB_X47_Y28_N22
cycloneii_lcell_comb \a2|REG_UD|H[20]|x1 (
// Equation(s):
// \a2|REG_UD|H[20]|x1~combout  = \a2|REG_UD|D[20]|Q~regout  $ (((\a2|REG_UD|D[18]|Q~regout  & (\a2|REG_UD|D[19]|Q~regout  & \a2|REG_UD|H[17]|a1~combout ))))

	.dataa(\a2|REG_UD|D[18]|Q~regout ),
	.datab(\a2|REG_UD|D[19]|Q~regout ),
	.datac(\a2|REG_UD|D[20]|Q~regout ),
	.datad(\a2|REG_UD|H[17]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[20]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[20]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[20]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N25
cycloneii_lcell_ff \a2|REG_UD|D[20]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a2|REG_UD|H[20]|x1~combout ),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[20]|Q~regout ));

// Location: LCCOMB_X44_Y28_N6
cycloneii_lcell_comb \a2|REG_UD|H[20]|a1 (
// Equation(s):
// \a2|REG_UD|H[20]|a1~combout  = (\a2|REG_UD|D[18]|Q~regout  & (\a2|REG_UD|D[20]|Q~regout  & (\a2|REG_UD|H[17]|a1~combout  & \a2|REG_UD|D[19]|Q~regout )))

	.dataa(\a2|REG_UD|D[18]|Q~regout ),
	.datab(\a2|REG_UD|D[20]|Q~regout ),
	.datac(\a2|REG_UD|H[17]|a1~combout ),
	.datad(\a2|REG_UD|D[19]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[20]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[20]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[20]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneii_lcell_comb \a2|REG_UD|H[21]|x1 (
// Equation(s):
// \a2|REG_UD|H[21]|x1~combout  = \a2|REG_UD|D[21]|Q~regout  $ (\a2|REG_UD|H[20]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[21]|Q~regout ),
	.datad(\a2|REG_UD|H[20]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[21]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[21]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[21]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N7
cycloneii_lcell_ff \a2|REG_UD|D[21]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[21]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[21]|Q~regout ));

// Location: LCCOMB_X47_Y28_N8
cycloneii_lcell_comb \a2|REG_UD|H[22]|x1 (
// Equation(s):
// \a2|REG_UD|H[22]|x1~combout  = \a2|REG_UD|D[22]|Q~regout  $ (((\a2|REG_UD|D[21]|Q~regout  & \a2|REG_UD|H[20]|a1~combout )))

	.dataa(\a2|REG_UD|D[21]|Q~regout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[22]|Q~regout ),
	.datad(\a2|REG_UD|H[20]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[22]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[22]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[22]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N9
cycloneii_lcell_ff \a2|REG_UD|D[22]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[22]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[22]|Q~regout ));

// Location: LCCOMB_X47_Y28_N10
cycloneii_lcell_comb \a2|REG_UD|H[23]|x1 (
// Equation(s):
// \a2|REG_UD|H[23]|x1~combout  = \a2|REG_UD|D[23]|Q~regout  $ (((\a2|REG_UD|D[22]|Q~regout  & (\a2|REG_UD|H[20]|a1~combout  & \a2|REG_UD|D[21]|Q~regout ))))

	.dataa(\a2|REG_UD|D[22]|Q~regout ),
	.datab(\a2|REG_UD|H[20]|a1~combout ),
	.datac(\a2|REG_UD|D[23]|Q~regout ),
	.datad(\a2|REG_UD|D[21]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[23]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[23]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[23]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N11
cycloneii_lcell_ff \a2|REG_UD|D[23]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[23]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[23]|Q~regout ));

// Location: LCCOMB_X44_Y28_N12
cycloneii_lcell_comb \a2|REG_UD|H[23]|a1 (
// Equation(s):
// \a2|REG_UD|H[23]|a1~combout  = (\a2|REG_UD|D[22]|Q~regout  & (\a2|REG_UD|D[23]|Q~regout  & (\a2|REG_UD|D[21]|Q~regout  & \a2|REG_UD|H[20]|a1~combout )))

	.dataa(\a2|REG_UD|D[22]|Q~regout ),
	.datab(\a2|REG_UD|D[23]|Q~regout ),
	.datac(\a2|REG_UD|D[21]|Q~regout ),
	.datad(\a2|REG_UD|H[20]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[23]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[23]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[23]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneii_lcell_comb \a2|REG_UD|H[24]|x1 (
// Equation(s):
// \a2|REG_UD|H[24]|x1~combout  = \a2|REG_UD|D[24]|Q~regout  $ (\a2|REG_UD|H[23]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[24]|Q~regout ),
	.datad(\a2|REG_UD|H[23]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[24]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[24]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[24]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N5
cycloneii_lcell_ff \a2|REG_UD|D[24]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[24]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[24]|Q~regout ));

// Location: LCCOMB_X46_Y28_N18
cycloneii_lcell_comb \a2|REG_UD|H[25]|x1 (
// Equation(s):
// \a2|REG_UD|H[25]|x1~combout  = \a2|REG_UD|D[25]|Q~regout  $ (((\a2|REG_UD|D[24]|Q~regout  & \a2|REG_UD|H[23]|a1~combout )))

	.dataa(vcc),
	.datab(\a2|REG_UD|D[24]|Q~regout ),
	.datac(\a2|REG_UD|D[25]|Q~regout ),
	.datad(\a2|REG_UD|H[23]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[25]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[25]|x1 .lut_mask = 16'h3CF0;
defparam \a2|REG_UD|H[25]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N19
cycloneii_lcell_ff \a2|REG_UD|D[25]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[25]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[25]|Q~regout ));

// Location: LCCOMB_X46_Y28_N28
cycloneii_lcell_comb \a2|REG_UD|H[26]|x1 (
// Equation(s):
// \a2|REG_UD|H[26]|x1~combout  = \a2|REG_UD|D[26]|Q~regout  $ (((\a2|REG_UD|D[25]|Q~regout  & (\a2|REG_UD|D[24]|Q~regout  & \a2|REG_UD|H[23]|a1~combout ))))

	.dataa(\a2|REG_UD|D[25]|Q~regout ),
	.datab(\a2|REG_UD|D[24]|Q~regout ),
	.datac(\a2|REG_UD|D[26]|Q~regout ),
	.datad(\a2|REG_UD|H[23]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[26]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[26]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[26]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N29
cycloneii_lcell_ff \a2|REG_UD|D[26]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[26]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[26]|Q~regout ));

// Location: LCCOMB_X44_Y28_N22
cycloneii_lcell_comb \a2|REG_UD|H[26]|a1 (
// Equation(s):
// \a2|REG_UD|H[26]|a1~combout  = (\a2|REG_UD|D[26]|Q~regout  & (\a2|REG_UD|D[24]|Q~regout  & (\a2|REG_UD|D[25]|Q~regout  & \a2|REG_UD|H[23]|a1~combout )))

	.dataa(\a2|REG_UD|D[26]|Q~regout ),
	.datab(\a2|REG_UD|D[24]|Q~regout ),
	.datac(\a2|REG_UD|D[25]|Q~regout ),
	.datad(\a2|REG_UD|H[23]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[26]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[26]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[26]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneii_lcell_comb \a2|REG_UD|H[27]|x1 (
// Equation(s):
// \a2|REG_UD|H[27]|x1~combout  = \a2|REG_UD|D[27]|Q~regout  $ (\a2|REG_UD|H[26]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[27]|Q~regout ),
	.datad(\a2|REG_UD|H[26]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[27]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[27]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[27]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N13
cycloneii_lcell_ff \a2|REG_UD|D[27]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[27]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[27]|Q~regout ));

// Location: LCCOMB_X47_Y28_N26
cycloneii_lcell_comb \a2|REG_UD|H[28]|x1 (
// Equation(s):
// \a2|REG_UD|H[28]|x1~combout  = \a2|REG_UD|D[28]|Q~regout  $ (((\a2|REG_UD|D[27]|Q~regout  & \a2|REG_UD|H[26]|a1~combout )))

	.dataa(\a2|REG_UD|D[27]|Q~regout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[28]|Q~regout ),
	.datad(\a2|REG_UD|H[26]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[28]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[28]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[28]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N27
cycloneii_lcell_ff \a2|REG_UD|D[28]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[28]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[28]|Q~regout ));

// Location: LCCOMB_X47_Y28_N24
cycloneii_lcell_comb \a2|REG_UD|H[29]|x1 (
// Equation(s):
// \a2|REG_UD|H[29]|x1~combout  = \a2|REG_UD|D[29]|Q~regout  $ (((\a2|REG_UD|D[27]|Q~regout  & (\a2|REG_UD|H[26]|a1~combout  & \a2|REG_UD|D[28]|Q~regout ))))

	.dataa(\a2|REG_UD|D[27]|Q~regout ),
	.datab(\a2|REG_UD|H[26]|a1~combout ),
	.datac(\a2|REG_UD|D[29]|Q~regout ),
	.datad(\a2|REG_UD|D[28]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[29]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[29]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[29]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N25
cycloneii_lcell_ff \a2|REG_UD|D[29]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[29]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[29]|Q~regout ));

// Location: LCCOMB_X44_Y28_N28
cycloneii_lcell_comb \a2|REG_UD|H[29]|a1 (
// Equation(s):
// \a2|REG_UD|H[29]|a1~combout  = (\a2|REG_UD|D[28]|Q~regout  & (\a2|REG_UD|D[29]|Q~regout  & (\a2|REG_UD|D[27]|Q~regout  & \a2|REG_UD|H[26]|a1~combout )))

	.dataa(\a2|REG_UD|D[28]|Q~regout ),
	.datab(\a2|REG_UD|D[29]|Q~regout ),
	.datac(\a2|REG_UD|D[27]|Q~regout ),
	.datad(\a2|REG_UD|H[26]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[29]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[29]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[29]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N6
cycloneii_lcell_comb \a2|REG_UD|H[30]|x1 (
// Equation(s):
// \a2|REG_UD|H[30]|x1~combout  = \a2|REG_UD|D[30]|Q~regout  $ (\a2|REG_UD|H[29]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[30]|Q~regout ),
	.datad(\a2|REG_UD|H[29]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[30]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[30]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[30]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N7
cycloneii_lcell_ff \a2|REG_UD|D[30]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[30]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[30]|Q~regout ));

// Location: LCCOMB_X46_Y28_N8
cycloneii_lcell_comb \a2|REG_UD|H[31]|x1 (
// Equation(s):
// \a2|REG_UD|H[31]|x1~combout  = \a2|REG_UD|D[31]|Q~regout  $ (((\a2|REG_UD|D[30]|Q~regout  & \a2|REG_UD|H[29]|a1~combout )))

	.dataa(\a2|REG_UD|D[30]|Q~regout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[31]|Q~regout ),
	.datad(\a2|REG_UD|H[29]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[31]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[31]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[31]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N9
cycloneii_lcell_ff \a2|REG_UD|D[31]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[31]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[31]|Q~regout ));

// Location: LCCOMB_X46_Y28_N2
cycloneii_lcell_comb \a2|REG_UD|H[32]|x1 (
// Equation(s):
// \a2|REG_UD|H[32]|x1~combout  = \a2|REG_UD|D[32]|Q~regout  $ (((\a2|REG_UD|D[30]|Q~regout  & (\a2|REG_UD|D[31]|Q~regout  & \a2|REG_UD|H[29]|a1~combout ))))

	.dataa(\a2|REG_UD|D[30]|Q~regout ),
	.datab(\a2|REG_UD|D[31]|Q~regout ),
	.datac(\a2|REG_UD|D[32]|Q~regout ),
	.datad(\a2|REG_UD|H[29]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[32]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[32]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[32]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N3
cycloneii_lcell_ff \a2|REG_UD|D[32]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[32]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[32]|Q~regout ));

// Location: LCCOMB_X44_Y28_N14
cycloneii_lcell_comb \a2|REG_UD|H[32]|a1 (
// Equation(s):
// \a2|REG_UD|H[32]|a1~combout  = (\a2|REG_UD|D[30]|Q~regout  & (\a2|REG_UD|D[31]|Q~regout  & (\a2|REG_UD|D[32]|Q~regout  & \a2|REG_UD|H[29]|a1~combout )))

	.dataa(\a2|REG_UD|D[30]|Q~regout ),
	.datab(\a2|REG_UD|D[31]|Q~regout ),
	.datac(\a2|REG_UD|D[32]|Q~regout ),
	.datad(\a2|REG_UD|H[29]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[32]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[32]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[32]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cycloneii_lcell_comb \a2|REG_UD|H[33]|x1 (
// Equation(s):
// \a2|REG_UD|H[33]|x1~combout  = \a2|REG_UD|D[33]|Q~regout  $ (\a2|REG_UD|H[32]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[33]|Q~regout ),
	.datad(\a2|REG_UD|H[32]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[33]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[33]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[33]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N29
cycloneii_lcell_ff \a2|REG_UD|D[33]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[33]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[33]|Q~regout ));

// Location: LCCOMB_X41_Y28_N22
cycloneii_lcell_comb \a2|REG_UD|H[34]|x1 (
// Equation(s):
// \a2|REG_UD|H[34]|x1~combout  = \a2|REG_UD|D[34]|Q~regout  $ (((\a2|REG_UD|D[33]|Q~regout  & \a2|REG_UD|H[32]|a1~combout )))

	.dataa(vcc),
	.datab(\a2|REG_UD|D[33]|Q~regout ),
	.datac(\a2|REG_UD|D[34]|Q~regout ),
	.datad(\a2|REG_UD|H[32]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[34]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[34]|x1 .lut_mask = 16'h3CF0;
defparam \a2|REG_UD|H[34]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N23
cycloneii_lcell_ff \a2|REG_UD|D[34]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[34]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[34]|Q~regout ));

// Location: LCCOMB_X41_Y28_N4
cycloneii_lcell_comb \a2|REG_UD|H[35]|x1 (
// Equation(s):
// \a2|REG_UD|H[35]|x1~combout  = \a2|REG_UD|D[35]|Q~regout  $ (((\a2|REG_UD|H[32]|a1~combout  & (\a2|REG_UD|D[34]|Q~regout  & \a2|REG_UD|D[33]|Q~regout ))))

	.dataa(\a2|REG_UD|H[32]|a1~combout ),
	.datab(\a2|REG_UD|D[34]|Q~regout ),
	.datac(\a2|REG_UD|D[35]|Q~regout ),
	.datad(\a2|REG_UD|D[33]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[35]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[35]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[35]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N5
cycloneii_lcell_ff \a2|REG_UD|D[35]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[35]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[35]|Q~regout ));

// Location: LCCOMB_X45_Y28_N0
cycloneii_lcell_comb \a2|REG_UD|H[35]|a1 (
// Equation(s):
// \a2|REG_UD|H[35]|a1~combout  = (\a2|REG_UD|D[34]|Q~regout  & (\a2|REG_UD|D[33]|Q~regout  & (\a2|REG_UD|D[35]|Q~regout  & \a2|REG_UD|H[32]|a1~combout )))

	.dataa(\a2|REG_UD|D[34]|Q~regout ),
	.datab(\a2|REG_UD|D[33]|Q~regout ),
	.datac(\a2|REG_UD|D[35]|Q~regout ),
	.datad(\a2|REG_UD|H[32]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[35]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[35]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[35]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
cycloneii_lcell_comb \a2|REG_UD|H[36]|x1 (
// Equation(s):
// \a2|REG_UD|H[36]|x1~combout  = \a2|REG_UD|D[36]|Q~regout  $ (\a2|REG_UD|H[35]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[36]|Q~regout ),
	.datad(\a2|REG_UD|H[35]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[36]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[36]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[36]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N17
cycloneii_lcell_ff \a2|REG_UD|D[36]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[36]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[36]|Q~regout ));

// Location: LCCOMB_X42_Y28_N22
cycloneii_lcell_comb \a2|REG_UD|H[37]|x1 (
// Equation(s):
// \a2|REG_UD|H[37]|x1~combout  = \a2|REG_UD|D[37]|Q~regout  $ (((\a2|REG_UD|D[36]|Q~regout  & \a2|REG_UD|H[35]|a1~combout )))

	.dataa(\a2|REG_UD|D[36]|Q~regout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[37]|Q~regout ),
	.datad(\a2|REG_UD|H[35]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[37]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[37]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[37]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N23
cycloneii_lcell_ff \a2|REG_UD|D[37]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[37]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[37]|Q~regout ));

// Location: LCCOMB_X42_Y28_N12
cycloneii_lcell_comb \a2|REG_UD|H[38]|x1 (
// Equation(s):
// \a2|REG_UD|H[38]|x1~combout  = \a2|REG_UD|D[38]|Q~regout  $ (((\a2|REG_UD|D[36]|Q~regout  & (\a2|REG_UD|D[37]|Q~regout  & \a2|REG_UD|H[35]|a1~combout ))))

	.dataa(\a2|REG_UD|D[36]|Q~regout ),
	.datab(\a2|REG_UD|D[37]|Q~regout ),
	.datac(\a2|REG_UD|D[38]|Q~regout ),
	.datad(\a2|REG_UD|H[35]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[38]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[38]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[38]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N13
cycloneii_lcell_ff \a2|REG_UD|D[38]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[38]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[38]|Q~regout ));

// Location: LCCOMB_X45_Y28_N18
cycloneii_lcell_comb \a2|REG_UD|H[38]|a1 (
// Equation(s):
// \a2|REG_UD|H[38]|a1~combout  = (\a2|REG_UD|D[38]|Q~regout  & (\a2|REG_UD|D[36]|Q~regout  & (\a2|REG_UD|D[37]|Q~regout  & \a2|REG_UD|H[35]|a1~combout )))

	.dataa(\a2|REG_UD|D[38]|Q~regout ),
	.datab(\a2|REG_UD|D[36]|Q~regout ),
	.datac(\a2|REG_UD|D[37]|Q~regout ),
	.datad(\a2|REG_UD|H[35]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[38]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[38]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[38]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N2
cycloneii_lcell_comb \a2|REG_UD|H[39]|x1 (
// Equation(s):
// \a2|REG_UD|H[39]|x1~combout  = \a2|REG_UD|D[39]|Q~regout  $ (\a2|REG_UD|H[38]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[39]|Q~regout ),
	.datad(\a2|REG_UD|H[38]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[39]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[39]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[39]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N3
cycloneii_lcell_ff \a2|REG_UD|D[39]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[39]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[39]|Q~regout ));

// Location: LCCOMB_X41_Y28_N12
cycloneii_lcell_comb \a2|REG_UD|H[40]|x1 (
// Equation(s):
// \a2|REG_UD|H[40]|x1~combout  = \a2|REG_UD|D[40]|Q~regout  $ (((\a2|REG_UD|D[39]|Q~regout  & \a2|REG_UD|H[38]|a1~combout )))

	.dataa(vcc),
	.datab(\a2|REG_UD|D[39]|Q~regout ),
	.datac(\a2|REG_UD|D[40]|Q~regout ),
	.datad(\a2|REG_UD|H[38]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[40]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[40]|x1 .lut_mask = 16'h3CF0;
defparam \a2|REG_UD|H[40]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N13
cycloneii_lcell_ff \a2|REG_UD|D[40]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[40]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[40]|Q~regout ));

// Location: LCCOMB_X41_Y28_N30
cycloneii_lcell_comb \a2|REG_UD|H[41]|x1 (
// Equation(s):
// \a2|REG_UD|H[41]|x1~combout  = \a2|REG_UD|D[41]|Q~regout  $ (((\a2|REG_UD|D[40]|Q~regout  & (\a2|REG_UD|D[39]|Q~regout  & \a2|REG_UD|H[38]|a1~combout ))))

	.dataa(\a2|REG_UD|D[40]|Q~regout ),
	.datab(\a2|REG_UD|D[39]|Q~regout ),
	.datac(\a2|REG_UD|D[41]|Q~regout ),
	.datad(\a2|REG_UD|H[38]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[41]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[41]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[41]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N31
cycloneii_lcell_ff \a2|REG_UD|D[41]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[41]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[41]|Q~regout ));

// Location: LCCOMB_X45_Y28_N20
cycloneii_lcell_comb \a2|REG_UD|H[41]|a1 (
// Equation(s):
// \a2|REG_UD|H[41]|a1~combout  = (\a2|REG_UD|D[39]|Q~regout  & (\a2|REG_UD|D[40]|Q~regout  & (\a2|REG_UD|D[41]|Q~regout  & \a2|REG_UD|H[38]|a1~combout )))

	.dataa(\a2|REG_UD|D[39]|Q~regout ),
	.datab(\a2|REG_UD|D[40]|Q~regout ),
	.datac(\a2|REG_UD|D[41]|Q~regout ),
	.datad(\a2|REG_UD|H[38]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[41]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[41]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[41]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cycloneii_lcell_comb \a2|REG_UD|H[42]|x1 (
// Equation(s):
// \a2|REG_UD|H[42]|x1~combout  = \a2|REG_UD|D[42]|Q~regout  $ (\a2|REG_UD|H[41]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[42]|Q~regout ),
	.datad(\a2|REG_UD|H[41]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[42]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[42]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[42]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N7
cycloneii_lcell_ff \a2|REG_UD|D[42]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[42]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[42]|Q~regout ));

// Location: LCCOMB_X42_Y28_N4
cycloneii_lcell_comb \a2|REG_UD|H[43]|x1 (
// Equation(s):
// \a2|REG_UD|H[43]|x1~combout  = \a2|REG_UD|D[43]|Q~regout  $ (((\a2|REG_UD|D[42]|Q~regout  & \a2|REG_UD|H[41]|a1~combout )))

	.dataa(\a2|REG_UD|D[42]|Q~regout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[43]|Q~regout ),
	.datad(\a2|REG_UD|H[41]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[43]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[43]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[43]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N5
cycloneii_lcell_ff \a2|REG_UD|D[43]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[43]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[43]|Q~regout ));

// Location: LCCOMB_X42_Y28_N10
cycloneii_lcell_comb \a2|REG_UD|H[44]|x1 (
// Equation(s):
// \a2|REG_UD|H[44]|x1~combout  = \a2|REG_UD|D[44]|Q~regout  $ (((\a2|REG_UD|D[42]|Q~regout  & (\a2|REG_UD|D[43]|Q~regout  & \a2|REG_UD|H[41]|a1~combout ))))

	.dataa(\a2|REG_UD|D[42]|Q~regout ),
	.datab(\a2|REG_UD|D[43]|Q~regout ),
	.datac(\a2|REG_UD|D[44]|Q~regout ),
	.datad(\a2|REG_UD|H[41]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[44]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[44]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[44]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N11
cycloneii_lcell_ff \a2|REG_UD|D[44]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[44]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[44]|Q~regout ));

// Location: LCCOMB_X45_Y28_N30
cycloneii_lcell_comb \a2|REG_UD|H[44]|a1 (
// Equation(s):
// \a2|REG_UD|H[44]|a1~combout  = (\a2|REG_UD|D[44]|Q~regout  & (\a2|REG_UD|D[42]|Q~regout  & (\a2|REG_UD|H[41]|a1~combout  & \a2|REG_UD|D[43]|Q~regout )))

	.dataa(\a2|REG_UD|D[44]|Q~regout ),
	.datab(\a2|REG_UD|D[42]|Q~regout ),
	.datac(\a2|REG_UD|H[41]|a1~combout ),
	.datad(\a2|REG_UD|D[43]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[44]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[44]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[44]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
cycloneii_lcell_comb \a2|REG_UD|H[45]|x1 (
// Equation(s):
// \a2|REG_UD|H[45]|x1~combout  = \a2|REG_UD|D[45]|Q~regout  $ (\a2|REG_UD|H[44]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[45]|Q~regout ),
	.datad(\a2|REG_UD|H[44]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[45]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[45]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[45]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N25
cycloneii_lcell_ff \a2|REG_UD|D[45]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[45]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[45]|Q~regout ));

// Location: LCCOMB_X42_Y28_N18
cycloneii_lcell_comb \a2|REG_UD|H[46]|x1 (
// Equation(s):
// \a2|REG_UD|H[46]|x1~combout  = \a2|REG_UD|D[46]|Q~regout  $ (((\a2|REG_UD|D[45]|Q~regout  & \a2|REG_UD|H[44]|a1~combout )))

	.dataa(\a2|REG_UD|D[45]|Q~regout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[46]|Q~regout ),
	.datad(\a2|REG_UD|H[44]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[46]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[46]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[46]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N19
cycloneii_lcell_ff \a2|REG_UD|D[46]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[46]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[46]|Q~regout ));

// Location: LCCOMB_X42_Y28_N8
cycloneii_lcell_comb \a2|REG_UD|H[47]|x1 (
// Equation(s):
// \a2|REG_UD|H[47]|x1~combout  = \a2|REG_UD|D[47]|Q~regout  $ (((\a2|REG_UD|D[45]|Q~regout  & (\a2|REG_UD|D[46]|Q~regout  & \a2|REG_UD|H[44]|a1~combout ))))

	.dataa(\a2|REG_UD|D[45]|Q~regout ),
	.datab(\a2|REG_UD|D[46]|Q~regout ),
	.datac(\a2|REG_UD|D[47]|Q~regout ),
	.datad(\a2|REG_UD|H[44]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[47]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[47]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[47]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N9
cycloneii_lcell_ff \a2|REG_UD|D[47]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[47]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[47]|Q~regout ));

// Location: LCCOMB_X45_Y28_N12
cycloneii_lcell_comb \a2|REG_UD|H[47]|a1 (
// Equation(s):
// \a2|REG_UD|H[47]|a1~combout  = (\a2|REG_UD|D[47]|Q~regout  & (\a2|REG_UD|D[45]|Q~regout  & (\a2|REG_UD|D[46]|Q~regout  & \a2|REG_UD|H[44]|a1~combout )))

	.dataa(\a2|REG_UD|D[47]|Q~regout ),
	.datab(\a2|REG_UD|D[45]|Q~regout ),
	.datac(\a2|REG_UD|D[46]|Q~regout ),
	.datad(\a2|REG_UD|H[44]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[47]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[47]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[47]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
cycloneii_lcell_comb \a2|REG_UD|H[48]|x1 (
// Equation(s):
// \a2|REG_UD|H[48]|x1~combout  = \a2|REG_UD|D[48]|Q~regout  $ (\a2|REG_UD|H[47]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[48]|Q~regout ),
	.datad(\a2|REG_UD|H[47]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[48]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[48]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[48]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N21
cycloneii_lcell_ff \a2|REG_UD|D[48]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[48]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[48]|Q~regout ));

// Location: LCCOMB_X46_Y28_N30
cycloneii_lcell_comb \a2|REG_UD|H[49]|x1 (
// Equation(s):
// \a2|REG_UD|H[49]|x1~combout  = \a2|REG_UD|D[49]|Q~regout  $ (((\a2|REG_UD|D[48]|Q~regout  & \a2|REG_UD|H[47]|a1~combout )))

	.dataa(\a2|REG_UD|D[48]|Q~regout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[49]|Q~regout ),
	.datad(\a2|REG_UD|H[47]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[49]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[49]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[49]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N31
cycloneii_lcell_ff \a2|REG_UD|D[49]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[49]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[49]|Q~regout ));

// Location: LCCOMB_X46_Y28_N24
cycloneii_lcell_comb \a2|REG_UD|H[50]|x1 (
// Equation(s):
// \a2|REG_UD|H[50]|x1~combout  = \a2|REG_UD|D[50]|Q~regout  $ (((\a2|REG_UD|D[48]|Q~regout  & (\a2|REG_UD|D[49]|Q~regout  & \a2|REG_UD|H[47]|a1~combout ))))

	.dataa(\a2|REG_UD|D[48]|Q~regout ),
	.datab(\a2|REG_UD|D[49]|Q~regout ),
	.datac(\a2|REG_UD|D[50]|Q~regout ),
	.datad(\a2|REG_UD|H[47]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[50]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[50]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[50]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N25
cycloneii_lcell_ff \a2|REG_UD|D[50]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[50]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[50]|Q~regout ));

// Location: LCCOMB_X45_Y28_N10
cycloneii_lcell_comb \a2|REG_UD|H[50]|a1 (
// Equation(s):
// \a2|REG_UD|H[50]|a1~combout  = (\a2|REG_UD|D[48]|Q~regout  & (\a2|REG_UD|D[50]|Q~regout  & (\a2|REG_UD|D[49]|Q~regout  & \a2|REG_UD|H[47]|a1~combout )))

	.dataa(\a2|REG_UD|D[48]|Q~regout ),
	.datab(\a2|REG_UD|D[50]|Q~regout ),
	.datac(\a2|REG_UD|D[49]|Q~regout ),
	.datad(\a2|REG_UD|H[47]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[50]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[50]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[50]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
cycloneii_lcell_comb \a2|REG_UD|H[51]|x1 (
// Equation(s):
// \a2|REG_UD|H[51]|x1~combout  = \a2|REG_UD|D[51]|Q~regout  $ (\a2|REG_UD|H[50]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[51]|Q~regout ),
	.datad(\a2|REG_UD|H[50]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[51]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[51]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[51]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N23
cycloneii_lcell_ff \a2|REG_UD|D[51]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[51]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[51]|Q~regout ));

// Location: LCCOMB_X46_Y28_N12
cycloneii_lcell_comb \a2|REG_UD|H[52]|x1 (
// Equation(s):
// \a2|REG_UD|H[52]|x1~combout  = \a2|REG_UD|D[52]|Q~regout  $ (((\a2|REG_UD|D[51]|Q~regout  & \a2|REG_UD|H[50]|a1~combout )))

	.dataa(vcc),
	.datab(\a2|REG_UD|D[51]|Q~regout ),
	.datac(\a2|REG_UD|D[52]|Q~regout ),
	.datad(\a2|REG_UD|H[50]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[52]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[52]|x1 .lut_mask = 16'h3CF0;
defparam \a2|REG_UD|H[52]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N13
cycloneii_lcell_ff \a2|REG_UD|D[52]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[52]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[52]|Q~regout ));

// Location: LCCOMB_X46_Y28_N10
cycloneii_lcell_comb \a2|REG_UD|H[53]|x1 (
// Equation(s):
// \a2|REG_UD|H[53]|x1~combout  = \a2|REG_UD|D[53]|Q~regout  $ (((\a2|REG_UD|D[52]|Q~regout  & (\a2|REG_UD|D[51]|Q~regout  & \a2|REG_UD|H[50]|a1~combout ))))

	.dataa(\a2|REG_UD|D[52]|Q~regout ),
	.datab(\a2|REG_UD|D[51]|Q~regout ),
	.datac(\a2|REG_UD|D[53]|Q~regout ),
	.datad(\a2|REG_UD|H[50]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[53]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[53]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[53]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N11
cycloneii_lcell_ff \a2|REG_UD|D[53]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[53]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[53]|Q~regout ));

// Location: LCCOMB_X45_Y28_N8
cycloneii_lcell_comb \a2|REG_UD|H[53]|a1 (
// Equation(s):
// \a2|REG_UD|H[53]|a1~combout  = (\a2|REG_UD|D[53]|Q~regout  & (\a2|REG_UD|D[51]|Q~regout  & (\a2|REG_UD|D[52]|Q~regout  & \a2|REG_UD|H[50]|a1~combout )))

	.dataa(\a2|REG_UD|D[53]|Q~regout ),
	.datab(\a2|REG_UD|D[51]|Q~regout ),
	.datac(\a2|REG_UD|D[52]|Q~regout ),
	.datad(\a2|REG_UD|H[50]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[53]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[53]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[53]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
cycloneii_lcell_comb \a2|REG_UD|H[54]|x1 (
// Equation(s):
// \a2|REG_UD|H[54]|x1~combout  = \a2|REG_UD|D[54]|Q~regout  $ (\a2|REG_UD|H[53]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[54]|Q~regout ),
	.datad(\a2|REG_UD|H[53]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[54]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[54]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[54]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N1
cycloneii_lcell_ff \a2|REG_UD|D[54]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[54]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[54]|Q~regout ));

// Location: LCCOMB_X46_Y28_N26
cycloneii_lcell_comb \a2|REG_UD|H[55]|x1 (
// Equation(s):
// \a2|REG_UD|H[55]|x1~combout  = \a2|REG_UD|D[55]|Q~regout  $ (((\a2|REG_UD|D[54]|Q~regout  & \a2|REG_UD|H[53]|a1~combout )))

	.dataa(\a2|REG_UD|D[54]|Q~regout ),
	.datab(vcc),
	.datac(\a2|REG_UD|D[55]|Q~regout ),
	.datad(\a2|REG_UD|H[53]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[55]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[55]|x1 .lut_mask = 16'h5AF0;
defparam \a2|REG_UD|H[55]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N27
cycloneii_lcell_ff \a2|REG_UD|D[55]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[55]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[55]|Q~regout ));

// Location: LCCOMB_X46_Y28_N16
cycloneii_lcell_comb \a2|REG_UD|H[56]|x1 (
// Equation(s):
// \a2|REG_UD|H[56]|x1~combout  = \a2|REG_UD|D[56]|Q~regout  $ (((\a2|REG_UD|D[54]|Q~regout  & (\a2|REG_UD|D[55]|Q~regout  & \a2|REG_UD|H[53]|a1~combout ))))

	.dataa(\a2|REG_UD|D[54]|Q~regout ),
	.datab(\a2|REG_UD|D[55]|Q~regout ),
	.datac(\a2|REG_UD|D[56]|Q~regout ),
	.datad(\a2|REG_UD|H[53]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[56]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[56]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[56]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N17
cycloneii_lcell_ff \a2|REG_UD|D[56]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[56]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[56]|Q~regout ));

// Location: LCCOMB_X45_Y28_N26
cycloneii_lcell_comb \a2|REG_UD|H[56]|a1 (
// Equation(s):
// \a2|REG_UD|H[56]|a1~combout  = (\a2|REG_UD|D[55]|Q~regout  & (\a2|REG_UD|D[54]|Q~regout  & (\a2|REG_UD|H[53]|a1~combout  & \a2|REG_UD|D[56]|Q~regout )))

	.dataa(\a2|REG_UD|D[55]|Q~regout ),
	.datab(\a2|REG_UD|D[54]|Q~regout ),
	.datac(\a2|REG_UD|H[53]|a1~combout ),
	.datad(\a2|REG_UD|D[56]|Q~regout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[56]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[56]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[56]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
cycloneii_lcell_comb \a2|REG_UD|H[57]|x1 (
// Equation(s):
// \a2|REG_UD|H[57]|x1~combout  = \a2|REG_UD|D[57]|Q~regout  $ (\a2|REG_UD|H[56]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[57]|Q~regout ),
	.datad(\a2|REG_UD|H[56]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[57]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[57]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[57]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y28_N15
cycloneii_lcell_ff \a2|REG_UD|D[57]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[57]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[57]|Q~regout ));

// Location: LCCOMB_X45_Y28_N16
cycloneii_lcell_comb \a2|REG_UD|H[58]|x1 (
// Equation(s):
// \a2|REG_UD|H[58]|x1~combout  = \a2|REG_UD|D[58]|Q~regout  $ (((\a2|REG_UD|D[57]|Q~regout  & \a2|REG_UD|H[56]|a1~combout )))

	.dataa(vcc),
	.datab(\a2|REG_UD|D[57]|Q~regout ),
	.datac(\a2|REG_UD|D[58]|Q~regout ),
	.datad(\a2|REG_UD|H[56]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[58]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[58]|x1 .lut_mask = 16'h3CF0;
defparam \a2|REG_UD|H[58]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N17
cycloneii_lcell_ff \a2|REG_UD|D[58]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[58]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[58]|Q~regout ));

// Location: LCCOMB_X45_Y28_N14
cycloneii_lcell_comb \a2|REG_UD|H[59]|x1 (
// Equation(s):
// \a2|REG_UD|H[59]|x1~combout  = \a2|REG_UD|D[59]|Q~regout  $ (((\a2|REG_UD|D[58]|Q~regout  & (\a2|REG_UD|D[57]|Q~regout  & \a2|REG_UD|H[56]|a1~combout ))))

	.dataa(\a2|REG_UD|D[58]|Q~regout ),
	.datab(\a2|REG_UD|D[57]|Q~regout ),
	.datac(\a2|REG_UD|D[59]|Q~regout ),
	.datad(\a2|REG_UD|H[56]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[59]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[59]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[59]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N15
cycloneii_lcell_ff \a2|REG_UD|D[59]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[59]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[59]|Q~regout ));

// Location: LCCOMB_X45_Y28_N28
cycloneii_lcell_comb \a2|REG_UD|H[59]|a1 (
// Equation(s):
// \a2|REG_UD|H[59]|a1~combout  = (\a2|REG_UD|D[58]|Q~regout  & (\a2|REG_UD|D[57]|Q~regout  & (\a2|REG_UD|D[59]|Q~regout  & \a2|REG_UD|H[56]|a1~combout )))

	.dataa(\a2|REG_UD|D[58]|Q~regout ),
	.datab(\a2|REG_UD|D[57]|Q~regout ),
	.datac(\a2|REG_UD|D[59]|Q~regout ),
	.datad(\a2|REG_UD|H[56]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[59]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[59]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[59]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneii_lcell_comb \a2|REG_UD|H[60]|x1 (
// Equation(s):
// \a2|REG_UD|H[60]|x1~combout  = \a2|REG_UD|D[60]|Q~regout  $ (\a2|REG_UD|H[59]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[60]|Q~regout ),
	.datad(\a2|REG_UD|H[59]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[60]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[60]|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H[60]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N5
cycloneii_lcell_ff \a2|REG_UD|D[60]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[60]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[60]|Q~regout ));

// Location: LCCOMB_X45_Y28_N6
cycloneii_lcell_comb \a2|REG_UD|H[61]|x1 (
// Equation(s):
// \a2|REG_UD|H[61]|x1~combout  = \a2|REG_UD|D[61]|Q~regout  $ (((\a2|REG_UD|D[60]|Q~regout  & \a2|REG_UD|H[59]|a1~combout )))

	.dataa(vcc),
	.datab(\a2|REG_UD|D[60]|Q~regout ),
	.datac(\a2|REG_UD|D[61]|Q~regout ),
	.datad(\a2|REG_UD|H[59]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[61]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[61]|x1 .lut_mask = 16'h3CF0;
defparam \a2|REG_UD|H[61]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N7
cycloneii_lcell_ff \a2|REG_UD|D[61]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[61]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[61]|Q~regout ));

// Location: LCCOMB_X45_Y28_N24
cycloneii_lcell_comb \a2|REG_UD|H[62]|x1 (
// Equation(s):
// \a2|REG_UD|H[62]|x1~combout  = \a2|REG_UD|D[62]|Q~regout  $ (((\a2|REG_UD|D[61]|Q~regout  & (\a2|REG_UD|D[60]|Q~regout  & \a2|REG_UD|H[59]|a1~combout ))))

	.dataa(\a2|REG_UD|D[61]|Q~regout ),
	.datab(\a2|REG_UD|D[60]|Q~regout ),
	.datac(\a2|REG_UD|D[62]|Q~regout ),
	.datad(\a2|REG_UD|H[59]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[62]|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[62]|x1 .lut_mask = 16'h78F0;
defparam \a2|REG_UD|H[62]|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N25
cycloneii_lcell_ff \a2|REG_UD|D[62]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H[62]|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[62]|Q~regout ));

// Location: LCCOMB_X45_Y28_N2
cycloneii_lcell_comb \a2|REG_UD|H[62]|a1 (
// Equation(s):
// \a2|REG_UD|H[62]|a1~combout  = (\a2|REG_UD|D[61]|Q~regout  & (\a2|REG_UD|D[60]|Q~regout  & (\a2|REG_UD|D[62]|Q~regout  & \a2|REG_UD|H[59]|a1~combout )))

	.dataa(\a2|REG_UD|D[61]|Q~regout ),
	.datab(\a2|REG_UD|D[60]|Q~regout ),
	.datac(\a2|REG_UD|D[62]|Q~regout ),
	.datad(\a2|REG_UD|H[59]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H[62]|a1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H[62]|a1 .lut_mask = 16'h8000;
defparam \a2|REG_UD|H[62]|a1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
cycloneii_lcell_comb \a2|REG_UD|H_MSB|x1 (
// Equation(s):
// \a2|REG_UD|H_MSB|x1~combout  = \a2|REG_UD|D[63]|Q~regout  $ (\a2|REG_UD|H[62]|a1~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\a2|REG_UD|D[63]|Q~regout ),
	.datad(\a2|REG_UD|H[62]|a1~combout ),
	.cin(gnd),
	.combout(\a2|REG_UD|H_MSB|x1~combout ),
	.cout());
// synopsys translate_off
defparam \a2|REG_UD|H_MSB|x1 .lut_mask = 16'h0FF0;
defparam \a2|REG_UD|H_MSB|x1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N23
cycloneii_lcell_ff \a2|REG_UD|D[63]|Q (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\a2|REG_UD|H_MSB|x1~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\a1|c2|b1~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\a2|REG_UD|D[63]|Q~regout ));

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[0]~I (
	.datain(\a2|REG_UD|D[0]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[0]));
// synopsys translate_off
defparam \out[0]~I .input_async_reset = "none";
defparam \out[0]~I .input_power_up = "low";
defparam \out[0]~I .input_register_mode = "none";
defparam \out[0]~I .input_sync_reset = "none";
defparam \out[0]~I .oe_async_reset = "none";
defparam \out[0]~I .oe_power_up = "low";
defparam \out[0]~I .oe_register_mode = "none";
defparam \out[0]~I .oe_sync_reset = "none";
defparam \out[0]~I .operation_mode = "output";
defparam \out[0]~I .output_async_reset = "none";
defparam \out[0]~I .output_power_up = "low";
defparam \out[0]~I .output_register_mode = "none";
defparam \out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[1]~I (
	.datain(\a2|REG_UD|D[1]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[1]));
// synopsys translate_off
defparam \out[1]~I .input_async_reset = "none";
defparam \out[1]~I .input_power_up = "low";
defparam \out[1]~I .input_register_mode = "none";
defparam \out[1]~I .input_sync_reset = "none";
defparam \out[1]~I .oe_async_reset = "none";
defparam \out[1]~I .oe_power_up = "low";
defparam \out[1]~I .oe_register_mode = "none";
defparam \out[1]~I .oe_sync_reset = "none";
defparam \out[1]~I .operation_mode = "output";
defparam \out[1]~I .output_async_reset = "none";
defparam \out[1]~I .output_power_up = "low";
defparam \out[1]~I .output_register_mode = "none";
defparam \out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[2]~I (
	.datain(\a2|REG_UD|D[2]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[2]));
// synopsys translate_off
defparam \out[2]~I .input_async_reset = "none";
defparam \out[2]~I .input_power_up = "low";
defparam \out[2]~I .input_register_mode = "none";
defparam \out[2]~I .input_sync_reset = "none";
defparam \out[2]~I .oe_async_reset = "none";
defparam \out[2]~I .oe_power_up = "low";
defparam \out[2]~I .oe_register_mode = "none";
defparam \out[2]~I .oe_sync_reset = "none";
defparam \out[2]~I .operation_mode = "output";
defparam \out[2]~I .output_async_reset = "none";
defparam \out[2]~I .output_power_up = "low";
defparam \out[2]~I .output_register_mode = "none";
defparam \out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[3]~I (
	.datain(\a2|REG_UD|D[3]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[3]));
// synopsys translate_off
defparam \out[3]~I .input_async_reset = "none";
defparam \out[3]~I .input_power_up = "low";
defparam \out[3]~I .input_register_mode = "none";
defparam \out[3]~I .input_sync_reset = "none";
defparam \out[3]~I .oe_async_reset = "none";
defparam \out[3]~I .oe_power_up = "low";
defparam \out[3]~I .oe_register_mode = "none";
defparam \out[3]~I .oe_sync_reset = "none";
defparam \out[3]~I .operation_mode = "output";
defparam \out[3]~I .output_async_reset = "none";
defparam \out[3]~I .output_power_up = "low";
defparam \out[3]~I .output_register_mode = "none";
defparam \out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[4]~I (
	.datain(\a2|REG_UD|D[4]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[4]));
// synopsys translate_off
defparam \out[4]~I .input_async_reset = "none";
defparam \out[4]~I .input_power_up = "low";
defparam \out[4]~I .input_register_mode = "none";
defparam \out[4]~I .input_sync_reset = "none";
defparam \out[4]~I .oe_async_reset = "none";
defparam \out[4]~I .oe_power_up = "low";
defparam \out[4]~I .oe_register_mode = "none";
defparam \out[4]~I .oe_sync_reset = "none";
defparam \out[4]~I .operation_mode = "output";
defparam \out[4]~I .output_async_reset = "none";
defparam \out[4]~I .output_power_up = "low";
defparam \out[4]~I .output_register_mode = "none";
defparam \out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[5]~I (
	.datain(\a2|REG_UD|D[5]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[5]));
// synopsys translate_off
defparam \out[5]~I .input_async_reset = "none";
defparam \out[5]~I .input_power_up = "low";
defparam \out[5]~I .input_register_mode = "none";
defparam \out[5]~I .input_sync_reset = "none";
defparam \out[5]~I .oe_async_reset = "none";
defparam \out[5]~I .oe_power_up = "low";
defparam \out[5]~I .oe_register_mode = "none";
defparam \out[5]~I .oe_sync_reset = "none";
defparam \out[5]~I .operation_mode = "output";
defparam \out[5]~I .output_async_reset = "none";
defparam \out[5]~I .output_power_up = "low";
defparam \out[5]~I .output_register_mode = "none";
defparam \out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[6]~I (
	.datain(\a2|REG_UD|D[6]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[6]));
// synopsys translate_off
defparam \out[6]~I .input_async_reset = "none";
defparam \out[6]~I .input_power_up = "low";
defparam \out[6]~I .input_register_mode = "none";
defparam \out[6]~I .input_sync_reset = "none";
defparam \out[6]~I .oe_async_reset = "none";
defparam \out[6]~I .oe_power_up = "low";
defparam \out[6]~I .oe_register_mode = "none";
defparam \out[6]~I .oe_sync_reset = "none";
defparam \out[6]~I .operation_mode = "output";
defparam \out[6]~I .output_async_reset = "none";
defparam \out[6]~I .output_power_up = "low";
defparam \out[6]~I .output_register_mode = "none";
defparam \out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[7]~I (
	.datain(\a2|REG_UD|D[7]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[7]));
// synopsys translate_off
defparam \out[7]~I .input_async_reset = "none";
defparam \out[7]~I .input_power_up = "low";
defparam \out[7]~I .input_register_mode = "none";
defparam \out[7]~I .input_sync_reset = "none";
defparam \out[7]~I .oe_async_reset = "none";
defparam \out[7]~I .oe_power_up = "low";
defparam \out[7]~I .oe_register_mode = "none";
defparam \out[7]~I .oe_sync_reset = "none";
defparam \out[7]~I .operation_mode = "output";
defparam \out[7]~I .output_async_reset = "none";
defparam \out[7]~I .output_power_up = "low";
defparam \out[7]~I .output_register_mode = "none";
defparam \out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[8]~I (
	.datain(\a2|REG_UD|D[8]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[8]));
// synopsys translate_off
defparam \out[8]~I .input_async_reset = "none";
defparam \out[8]~I .input_power_up = "low";
defparam \out[8]~I .input_register_mode = "none";
defparam \out[8]~I .input_sync_reset = "none";
defparam \out[8]~I .oe_async_reset = "none";
defparam \out[8]~I .oe_power_up = "low";
defparam \out[8]~I .oe_register_mode = "none";
defparam \out[8]~I .oe_sync_reset = "none";
defparam \out[8]~I .operation_mode = "output";
defparam \out[8]~I .output_async_reset = "none";
defparam \out[8]~I .output_power_up = "low";
defparam \out[8]~I .output_register_mode = "none";
defparam \out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[9]~I (
	.datain(\a2|REG_UD|D[9]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[9]));
// synopsys translate_off
defparam \out[9]~I .input_async_reset = "none";
defparam \out[9]~I .input_power_up = "low";
defparam \out[9]~I .input_register_mode = "none";
defparam \out[9]~I .input_sync_reset = "none";
defparam \out[9]~I .oe_async_reset = "none";
defparam \out[9]~I .oe_power_up = "low";
defparam \out[9]~I .oe_register_mode = "none";
defparam \out[9]~I .oe_sync_reset = "none";
defparam \out[9]~I .operation_mode = "output";
defparam \out[9]~I .output_async_reset = "none";
defparam \out[9]~I .output_power_up = "low";
defparam \out[9]~I .output_register_mode = "none";
defparam \out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[10]~I (
	.datain(\a2|REG_UD|D[10]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[10]));
// synopsys translate_off
defparam \out[10]~I .input_async_reset = "none";
defparam \out[10]~I .input_power_up = "low";
defparam \out[10]~I .input_register_mode = "none";
defparam \out[10]~I .input_sync_reset = "none";
defparam \out[10]~I .oe_async_reset = "none";
defparam \out[10]~I .oe_power_up = "low";
defparam \out[10]~I .oe_register_mode = "none";
defparam \out[10]~I .oe_sync_reset = "none";
defparam \out[10]~I .operation_mode = "output";
defparam \out[10]~I .output_async_reset = "none";
defparam \out[10]~I .output_power_up = "low";
defparam \out[10]~I .output_register_mode = "none";
defparam \out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[11]~I (
	.datain(\a2|REG_UD|D[11]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[11]));
// synopsys translate_off
defparam \out[11]~I .input_async_reset = "none";
defparam \out[11]~I .input_power_up = "low";
defparam \out[11]~I .input_register_mode = "none";
defparam \out[11]~I .input_sync_reset = "none";
defparam \out[11]~I .oe_async_reset = "none";
defparam \out[11]~I .oe_power_up = "low";
defparam \out[11]~I .oe_register_mode = "none";
defparam \out[11]~I .oe_sync_reset = "none";
defparam \out[11]~I .operation_mode = "output";
defparam \out[11]~I .output_async_reset = "none";
defparam \out[11]~I .output_power_up = "low";
defparam \out[11]~I .output_register_mode = "none";
defparam \out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[12]~I (
	.datain(\a2|REG_UD|D[12]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[12]));
// synopsys translate_off
defparam \out[12]~I .input_async_reset = "none";
defparam \out[12]~I .input_power_up = "low";
defparam \out[12]~I .input_register_mode = "none";
defparam \out[12]~I .input_sync_reset = "none";
defparam \out[12]~I .oe_async_reset = "none";
defparam \out[12]~I .oe_power_up = "low";
defparam \out[12]~I .oe_register_mode = "none";
defparam \out[12]~I .oe_sync_reset = "none";
defparam \out[12]~I .operation_mode = "output";
defparam \out[12]~I .output_async_reset = "none";
defparam \out[12]~I .output_power_up = "low";
defparam \out[12]~I .output_register_mode = "none";
defparam \out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[13]~I (
	.datain(\a2|REG_UD|D[13]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[13]));
// synopsys translate_off
defparam \out[13]~I .input_async_reset = "none";
defparam \out[13]~I .input_power_up = "low";
defparam \out[13]~I .input_register_mode = "none";
defparam \out[13]~I .input_sync_reset = "none";
defparam \out[13]~I .oe_async_reset = "none";
defparam \out[13]~I .oe_power_up = "low";
defparam \out[13]~I .oe_register_mode = "none";
defparam \out[13]~I .oe_sync_reset = "none";
defparam \out[13]~I .operation_mode = "output";
defparam \out[13]~I .output_async_reset = "none";
defparam \out[13]~I .output_power_up = "low";
defparam \out[13]~I .output_register_mode = "none";
defparam \out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[14]~I (
	.datain(\a2|REG_UD|D[14]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[14]));
// synopsys translate_off
defparam \out[14]~I .input_async_reset = "none";
defparam \out[14]~I .input_power_up = "low";
defparam \out[14]~I .input_register_mode = "none";
defparam \out[14]~I .input_sync_reset = "none";
defparam \out[14]~I .oe_async_reset = "none";
defparam \out[14]~I .oe_power_up = "low";
defparam \out[14]~I .oe_register_mode = "none";
defparam \out[14]~I .oe_sync_reset = "none";
defparam \out[14]~I .operation_mode = "output";
defparam \out[14]~I .output_async_reset = "none";
defparam \out[14]~I .output_power_up = "low";
defparam \out[14]~I .output_register_mode = "none";
defparam \out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[15]~I (
	.datain(\a2|REG_UD|D[15]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[15]));
// synopsys translate_off
defparam \out[15]~I .input_async_reset = "none";
defparam \out[15]~I .input_power_up = "low";
defparam \out[15]~I .input_register_mode = "none";
defparam \out[15]~I .input_sync_reset = "none";
defparam \out[15]~I .oe_async_reset = "none";
defparam \out[15]~I .oe_power_up = "low";
defparam \out[15]~I .oe_register_mode = "none";
defparam \out[15]~I .oe_sync_reset = "none";
defparam \out[15]~I .operation_mode = "output";
defparam \out[15]~I .output_async_reset = "none";
defparam \out[15]~I .output_power_up = "low";
defparam \out[15]~I .output_register_mode = "none";
defparam \out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[16]~I (
	.datain(\a2|REG_UD|D[16]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[16]));
// synopsys translate_off
defparam \out[16]~I .input_async_reset = "none";
defparam \out[16]~I .input_power_up = "low";
defparam \out[16]~I .input_register_mode = "none";
defparam \out[16]~I .input_sync_reset = "none";
defparam \out[16]~I .oe_async_reset = "none";
defparam \out[16]~I .oe_power_up = "low";
defparam \out[16]~I .oe_register_mode = "none";
defparam \out[16]~I .oe_sync_reset = "none";
defparam \out[16]~I .operation_mode = "output";
defparam \out[16]~I .output_async_reset = "none";
defparam \out[16]~I .output_power_up = "low";
defparam \out[16]~I .output_register_mode = "none";
defparam \out[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[17]~I (
	.datain(\a2|REG_UD|D[17]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[17]));
// synopsys translate_off
defparam \out[17]~I .input_async_reset = "none";
defparam \out[17]~I .input_power_up = "low";
defparam \out[17]~I .input_register_mode = "none";
defparam \out[17]~I .input_sync_reset = "none";
defparam \out[17]~I .oe_async_reset = "none";
defparam \out[17]~I .oe_power_up = "low";
defparam \out[17]~I .oe_register_mode = "none";
defparam \out[17]~I .oe_sync_reset = "none";
defparam \out[17]~I .operation_mode = "output";
defparam \out[17]~I .output_async_reset = "none";
defparam \out[17]~I .output_power_up = "low";
defparam \out[17]~I .output_register_mode = "none";
defparam \out[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[18]~I (
	.datain(\a2|REG_UD|D[18]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[18]));
// synopsys translate_off
defparam \out[18]~I .input_async_reset = "none";
defparam \out[18]~I .input_power_up = "low";
defparam \out[18]~I .input_register_mode = "none";
defparam \out[18]~I .input_sync_reset = "none";
defparam \out[18]~I .oe_async_reset = "none";
defparam \out[18]~I .oe_power_up = "low";
defparam \out[18]~I .oe_register_mode = "none";
defparam \out[18]~I .oe_sync_reset = "none";
defparam \out[18]~I .operation_mode = "output";
defparam \out[18]~I .output_async_reset = "none";
defparam \out[18]~I .output_power_up = "low";
defparam \out[18]~I .output_register_mode = "none";
defparam \out[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[19]~I (
	.datain(\a2|REG_UD|D[19]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[19]));
// synopsys translate_off
defparam \out[19]~I .input_async_reset = "none";
defparam \out[19]~I .input_power_up = "low";
defparam \out[19]~I .input_register_mode = "none";
defparam \out[19]~I .input_sync_reset = "none";
defparam \out[19]~I .oe_async_reset = "none";
defparam \out[19]~I .oe_power_up = "low";
defparam \out[19]~I .oe_register_mode = "none";
defparam \out[19]~I .oe_sync_reset = "none";
defparam \out[19]~I .operation_mode = "output";
defparam \out[19]~I .output_async_reset = "none";
defparam \out[19]~I .output_power_up = "low";
defparam \out[19]~I .output_register_mode = "none";
defparam \out[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[20]~I (
	.datain(\a2|REG_UD|D[20]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[20]));
// synopsys translate_off
defparam \out[20]~I .input_async_reset = "none";
defparam \out[20]~I .input_power_up = "low";
defparam \out[20]~I .input_register_mode = "none";
defparam \out[20]~I .input_sync_reset = "none";
defparam \out[20]~I .oe_async_reset = "none";
defparam \out[20]~I .oe_power_up = "low";
defparam \out[20]~I .oe_register_mode = "none";
defparam \out[20]~I .oe_sync_reset = "none";
defparam \out[20]~I .operation_mode = "output";
defparam \out[20]~I .output_async_reset = "none";
defparam \out[20]~I .output_power_up = "low";
defparam \out[20]~I .output_register_mode = "none";
defparam \out[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[21]~I (
	.datain(\a2|REG_UD|D[21]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[21]));
// synopsys translate_off
defparam \out[21]~I .input_async_reset = "none";
defparam \out[21]~I .input_power_up = "low";
defparam \out[21]~I .input_register_mode = "none";
defparam \out[21]~I .input_sync_reset = "none";
defparam \out[21]~I .oe_async_reset = "none";
defparam \out[21]~I .oe_power_up = "low";
defparam \out[21]~I .oe_register_mode = "none";
defparam \out[21]~I .oe_sync_reset = "none";
defparam \out[21]~I .operation_mode = "output";
defparam \out[21]~I .output_async_reset = "none";
defparam \out[21]~I .output_power_up = "low";
defparam \out[21]~I .output_register_mode = "none";
defparam \out[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[22]~I (
	.datain(\a2|REG_UD|D[22]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[22]));
// synopsys translate_off
defparam \out[22]~I .input_async_reset = "none";
defparam \out[22]~I .input_power_up = "low";
defparam \out[22]~I .input_register_mode = "none";
defparam \out[22]~I .input_sync_reset = "none";
defparam \out[22]~I .oe_async_reset = "none";
defparam \out[22]~I .oe_power_up = "low";
defparam \out[22]~I .oe_register_mode = "none";
defparam \out[22]~I .oe_sync_reset = "none";
defparam \out[22]~I .operation_mode = "output";
defparam \out[22]~I .output_async_reset = "none";
defparam \out[22]~I .output_power_up = "low";
defparam \out[22]~I .output_register_mode = "none";
defparam \out[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[23]~I (
	.datain(\a2|REG_UD|D[23]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[23]));
// synopsys translate_off
defparam \out[23]~I .input_async_reset = "none";
defparam \out[23]~I .input_power_up = "low";
defparam \out[23]~I .input_register_mode = "none";
defparam \out[23]~I .input_sync_reset = "none";
defparam \out[23]~I .oe_async_reset = "none";
defparam \out[23]~I .oe_power_up = "low";
defparam \out[23]~I .oe_register_mode = "none";
defparam \out[23]~I .oe_sync_reset = "none";
defparam \out[23]~I .operation_mode = "output";
defparam \out[23]~I .output_async_reset = "none";
defparam \out[23]~I .output_power_up = "low";
defparam \out[23]~I .output_register_mode = "none";
defparam \out[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[24]~I (
	.datain(\a2|REG_UD|D[24]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[24]));
// synopsys translate_off
defparam \out[24]~I .input_async_reset = "none";
defparam \out[24]~I .input_power_up = "low";
defparam \out[24]~I .input_register_mode = "none";
defparam \out[24]~I .input_sync_reset = "none";
defparam \out[24]~I .oe_async_reset = "none";
defparam \out[24]~I .oe_power_up = "low";
defparam \out[24]~I .oe_register_mode = "none";
defparam \out[24]~I .oe_sync_reset = "none";
defparam \out[24]~I .operation_mode = "output";
defparam \out[24]~I .output_async_reset = "none";
defparam \out[24]~I .output_power_up = "low";
defparam \out[24]~I .output_register_mode = "none";
defparam \out[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[25]~I (
	.datain(\a2|REG_UD|D[25]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[25]));
// synopsys translate_off
defparam \out[25]~I .input_async_reset = "none";
defparam \out[25]~I .input_power_up = "low";
defparam \out[25]~I .input_register_mode = "none";
defparam \out[25]~I .input_sync_reset = "none";
defparam \out[25]~I .oe_async_reset = "none";
defparam \out[25]~I .oe_power_up = "low";
defparam \out[25]~I .oe_register_mode = "none";
defparam \out[25]~I .oe_sync_reset = "none";
defparam \out[25]~I .operation_mode = "output";
defparam \out[25]~I .output_async_reset = "none";
defparam \out[25]~I .output_power_up = "low";
defparam \out[25]~I .output_register_mode = "none";
defparam \out[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[26]~I (
	.datain(\a2|REG_UD|D[26]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[26]));
// synopsys translate_off
defparam \out[26]~I .input_async_reset = "none";
defparam \out[26]~I .input_power_up = "low";
defparam \out[26]~I .input_register_mode = "none";
defparam \out[26]~I .input_sync_reset = "none";
defparam \out[26]~I .oe_async_reset = "none";
defparam \out[26]~I .oe_power_up = "low";
defparam \out[26]~I .oe_register_mode = "none";
defparam \out[26]~I .oe_sync_reset = "none";
defparam \out[26]~I .operation_mode = "output";
defparam \out[26]~I .output_async_reset = "none";
defparam \out[26]~I .output_power_up = "low";
defparam \out[26]~I .output_register_mode = "none";
defparam \out[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[27]~I (
	.datain(\a2|REG_UD|D[27]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[27]));
// synopsys translate_off
defparam \out[27]~I .input_async_reset = "none";
defparam \out[27]~I .input_power_up = "low";
defparam \out[27]~I .input_register_mode = "none";
defparam \out[27]~I .input_sync_reset = "none";
defparam \out[27]~I .oe_async_reset = "none";
defparam \out[27]~I .oe_power_up = "low";
defparam \out[27]~I .oe_register_mode = "none";
defparam \out[27]~I .oe_sync_reset = "none";
defparam \out[27]~I .operation_mode = "output";
defparam \out[27]~I .output_async_reset = "none";
defparam \out[27]~I .output_power_up = "low";
defparam \out[27]~I .output_register_mode = "none";
defparam \out[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[28]~I (
	.datain(\a2|REG_UD|D[28]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[28]));
// synopsys translate_off
defparam \out[28]~I .input_async_reset = "none";
defparam \out[28]~I .input_power_up = "low";
defparam \out[28]~I .input_register_mode = "none";
defparam \out[28]~I .input_sync_reset = "none";
defparam \out[28]~I .oe_async_reset = "none";
defparam \out[28]~I .oe_power_up = "low";
defparam \out[28]~I .oe_register_mode = "none";
defparam \out[28]~I .oe_sync_reset = "none";
defparam \out[28]~I .operation_mode = "output";
defparam \out[28]~I .output_async_reset = "none";
defparam \out[28]~I .output_power_up = "low";
defparam \out[28]~I .output_register_mode = "none";
defparam \out[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[29]~I (
	.datain(\a2|REG_UD|D[29]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[29]));
// synopsys translate_off
defparam \out[29]~I .input_async_reset = "none";
defparam \out[29]~I .input_power_up = "low";
defparam \out[29]~I .input_register_mode = "none";
defparam \out[29]~I .input_sync_reset = "none";
defparam \out[29]~I .oe_async_reset = "none";
defparam \out[29]~I .oe_power_up = "low";
defparam \out[29]~I .oe_register_mode = "none";
defparam \out[29]~I .oe_sync_reset = "none";
defparam \out[29]~I .operation_mode = "output";
defparam \out[29]~I .output_async_reset = "none";
defparam \out[29]~I .output_power_up = "low";
defparam \out[29]~I .output_register_mode = "none";
defparam \out[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[30]~I (
	.datain(\a2|REG_UD|D[30]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[30]));
// synopsys translate_off
defparam \out[30]~I .input_async_reset = "none";
defparam \out[30]~I .input_power_up = "low";
defparam \out[30]~I .input_register_mode = "none";
defparam \out[30]~I .input_sync_reset = "none";
defparam \out[30]~I .oe_async_reset = "none";
defparam \out[30]~I .oe_power_up = "low";
defparam \out[30]~I .oe_register_mode = "none";
defparam \out[30]~I .oe_sync_reset = "none";
defparam \out[30]~I .operation_mode = "output";
defparam \out[30]~I .output_async_reset = "none";
defparam \out[30]~I .output_power_up = "low";
defparam \out[30]~I .output_register_mode = "none";
defparam \out[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[31]~I (
	.datain(\a2|REG_UD|D[31]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[31]));
// synopsys translate_off
defparam \out[31]~I .input_async_reset = "none";
defparam \out[31]~I .input_power_up = "low";
defparam \out[31]~I .input_register_mode = "none";
defparam \out[31]~I .input_sync_reset = "none";
defparam \out[31]~I .oe_async_reset = "none";
defparam \out[31]~I .oe_power_up = "low";
defparam \out[31]~I .oe_register_mode = "none";
defparam \out[31]~I .oe_sync_reset = "none";
defparam \out[31]~I .operation_mode = "output";
defparam \out[31]~I .output_async_reset = "none";
defparam \out[31]~I .output_power_up = "low";
defparam \out[31]~I .output_register_mode = "none";
defparam \out[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[32]~I (
	.datain(\a2|REG_UD|D[32]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[32]));
// synopsys translate_off
defparam \out[32]~I .input_async_reset = "none";
defparam \out[32]~I .input_power_up = "low";
defparam \out[32]~I .input_register_mode = "none";
defparam \out[32]~I .input_sync_reset = "none";
defparam \out[32]~I .oe_async_reset = "none";
defparam \out[32]~I .oe_power_up = "low";
defparam \out[32]~I .oe_register_mode = "none";
defparam \out[32]~I .oe_sync_reset = "none";
defparam \out[32]~I .operation_mode = "output";
defparam \out[32]~I .output_async_reset = "none";
defparam \out[32]~I .output_power_up = "low";
defparam \out[32]~I .output_register_mode = "none";
defparam \out[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[33]~I (
	.datain(\a2|REG_UD|D[33]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[33]));
// synopsys translate_off
defparam \out[33]~I .input_async_reset = "none";
defparam \out[33]~I .input_power_up = "low";
defparam \out[33]~I .input_register_mode = "none";
defparam \out[33]~I .input_sync_reset = "none";
defparam \out[33]~I .oe_async_reset = "none";
defparam \out[33]~I .oe_power_up = "low";
defparam \out[33]~I .oe_register_mode = "none";
defparam \out[33]~I .oe_sync_reset = "none";
defparam \out[33]~I .operation_mode = "output";
defparam \out[33]~I .output_async_reset = "none";
defparam \out[33]~I .output_power_up = "low";
defparam \out[33]~I .output_register_mode = "none";
defparam \out[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[34]~I (
	.datain(\a2|REG_UD|D[34]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[34]));
// synopsys translate_off
defparam \out[34]~I .input_async_reset = "none";
defparam \out[34]~I .input_power_up = "low";
defparam \out[34]~I .input_register_mode = "none";
defparam \out[34]~I .input_sync_reset = "none";
defparam \out[34]~I .oe_async_reset = "none";
defparam \out[34]~I .oe_power_up = "low";
defparam \out[34]~I .oe_register_mode = "none";
defparam \out[34]~I .oe_sync_reset = "none";
defparam \out[34]~I .operation_mode = "output";
defparam \out[34]~I .output_async_reset = "none";
defparam \out[34]~I .output_power_up = "low";
defparam \out[34]~I .output_register_mode = "none";
defparam \out[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[35]~I (
	.datain(\a2|REG_UD|D[35]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[35]));
// synopsys translate_off
defparam \out[35]~I .input_async_reset = "none";
defparam \out[35]~I .input_power_up = "low";
defparam \out[35]~I .input_register_mode = "none";
defparam \out[35]~I .input_sync_reset = "none";
defparam \out[35]~I .oe_async_reset = "none";
defparam \out[35]~I .oe_power_up = "low";
defparam \out[35]~I .oe_register_mode = "none";
defparam \out[35]~I .oe_sync_reset = "none";
defparam \out[35]~I .operation_mode = "output";
defparam \out[35]~I .output_async_reset = "none";
defparam \out[35]~I .output_power_up = "low";
defparam \out[35]~I .output_register_mode = "none";
defparam \out[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[36]~I (
	.datain(\a2|REG_UD|D[36]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[36]));
// synopsys translate_off
defparam \out[36]~I .input_async_reset = "none";
defparam \out[36]~I .input_power_up = "low";
defparam \out[36]~I .input_register_mode = "none";
defparam \out[36]~I .input_sync_reset = "none";
defparam \out[36]~I .oe_async_reset = "none";
defparam \out[36]~I .oe_power_up = "low";
defparam \out[36]~I .oe_register_mode = "none";
defparam \out[36]~I .oe_sync_reset = "none";
defparam \out[36]~I .operation_mode = "output";
defparam \out[36]~I .output_async_reset = "none";
defparam \out[36]~I .output_power_up = "low";
defparam \out[36]~I .output_register_mode = "none";
defparam \out[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[37]~I (
	.datain(\a2|REG_UD|D[37]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[37]));
// synopsys translate_off
defparam \out[37]~I .input_async_reset = "none";
defparam \out[37]~I .input_power_up = "low";
defparam \out[37]~I .input_register_mode = "none";
defparam \out[37]~I .input_sync_reset = "none";
defparam \out[37]~I .oe_async_reset = "none";
defparam \out[37]~I .oe_power_up = "low";
defparam \out[37]~I .oe_register_mode = "none";
defparam \out[37]~I .oe_sync_reset = "none";
defparam \out[37]~I .operation_mode = "output";
defparam \out[37]~I .output_async_reset = "none";
defparam \out[37]~I .output_power_up = "low";
defparam \out[37]~I .output_register_mode = "none";
defparam \out[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[38]~I (
	.datain(\a2|REG_UD|D[38]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[38]));
// synopsys translate_off
defparam \out[38]~I .input_async_reset = "none";
defparam \out[38]~I .input_power_up = "low";
defparam \out[38]~I .input_register_mode = "none";
defparam \out[38]~I .input_sync_reset = "none";
defparam \out[38]~I .oe_async_reset = "none";
defparam \out[38]~I .oe_power_up = "low";
defparam \out[38]~I .oe_register_mode = "none";
defparam \out[38]~I .oe_sync_reset = "none";
defparam \out[38]~I .operation_mode = "output";
defparam \out[38]~I .output_async_reset = "none";
defparam \out[38]~I .output_power_up = "low";
defparam \out[38]~I .output_register_mode = "none";
defparam \out[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[39]~I (
	.datain(\a2|REG_UD|D[39]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[39]));
// synopsys translate_off
defparam \out[39]~I .input_async_reset = "none";
defparam \out[39]~I .input_power_up = "low";
defparam \out[39]~I .input_register_mode = "none";
defparam \out[39]~I .input_sync_reset = "none";
defparam \out[39]~I .oe_async_reset = "none";
defparam \out[39]~I .oe_power_up = "low";
defparam \out[39]~I .oe_register_mode = "none";
defparam \out[39]~I .oe_sync_reset = "none";
defparam \out[39]~I .operation_mode = "output";
defparam \out[39]~I .output_async_reset = "none";
defparam \out[39]~I .output_power_up = "low";
defparam \out[39]~I .output_register_mode = "none";
defparam \out[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[40]~I (
	.datain(\a2|REG_UD|D[40]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[40]));
// synopsys translate_off
defparam \out[40]~I .input_async_reset = "none";
defparam \out[40]~I .input_power_up = "low";
defparam \out[40]~I .input_register_mode = "none";
defparam \out[40]~I .input_sync_reset = "none";
defparam \out[40]~I .oe_async_reset = "none";
defparam \out[40]~I .oe_power_up = "low";
defparam \out[40]~I .oe_register_mode = "none";
defparam \out[40]~I .oe_sync_reset = "none";
defparam \out[40]~I .operation_mode = "output";
defparam \out[40]~I .output_async_reset = "none";
defparam \out[40]~I .output_power_up = "low";
defparam \out[40]~I .output_register_mode = "none";
defparam \out[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[41]~I (
	.datain(\a2|REG_UD|D[41]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[41]));
// synopsys translate_off
defparam \out[41]~I .input_async_reset = "none";
defparam \out[41]~I .input_power_up = "low";
defparam \out[41]~I .input_register_mode = "none";
defparam \out[41]~I .input_sync_reset = "none";
defparam \out[41]~I .oe_async_reset = "none";
defparam \out[41]~I .oe_power_up = "low";
defparam \out[41]~I .oe_register_mode = "none";
defparam \out[41]~I .oe_sync_reset = "none";
defparam \out[41]~I .operation_mode = "output";
defparam \out[41]~I .output_async_reset = "none";
defparam \out[41]~I .output_power_up = "low";
defparam \out[41]~I .output_register_mode = "none";
defparam \out[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[42]~I (
	.datain(\a2|REG_UD|D[42]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[42]));
// synopsys translate_off
defparam \out[42]~I .input_async_reset = "none";
defparam \out[42]~I .input_power_up = "low";
defparam \out[42]~I .input_register_mode = "none";
defparam \out[42]~I .input_sync_reset = "none";
defparam \out[42]~I .oe_async_reset = "none";
defparam \out[42]~I .oe_power_up = "low";
defparam \out[42]~I .oe_register_mode = "none";
defparam \out[42]~I .oe_sync_reset = "none";
defparam \out[42]~I .operation_mode = "output";
defparam \out[42]~I .output_async_reset = "none";
defparam \out[42]~I .output_power_up = "low";
defparam \out[42]~I .output_register_mode = "none";
defparam \out[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[43]~I (
	.datain(\a2|REG_UD|D[43]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[43]));
// synopsys translate_off
defparam \out[43]~I .input_async_reset = "none";
defparam \out[43]~I .input_power_up = "low";
defparam \out[43]~I .input_register_mode = "none";
defparam \out[43]~I .input_sync_reset = "none";
defparam \out[43]~I .oe_async_reset = "none";
defparam \out[43]~I .oe_power_up = "low";
defparam \out[43]~I .oe_register_mode = "none";
defparam \out[43]~I .oe_sync_reset = "none";
defparam \out[43]~I .operation_mode = "output";
defparam \out[43]~I .output_async_reset = "none";
defparam \out[43]~I .output_power_up = "low";
defparam \out[43]~I .output_register_mode = "none";
defparam \out[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[44]~I (
	.datain(\a2|REG_UD|D[44]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[44]));
// synopsys translate_off
defparam \out[44]~I .input_async_reset = "none";
defparam \out[44]~I .input_power_up = "low";
defparam \out[44]~I .input_register_mode = "none";
defparam \out[44]~I .input_sync_reset = "none";
defparam \out[44]~I .oe_async_reset = "none";
defparam \out[44]~I .oe_power_up = "low";
defparam \out[44]~I .oe_register_mode = "none";
defparam \out[44]~I .oe_sync_reset = "none";
defparam \out[44]~I .operation_mode = "output";
defparam \out[44]~I .output_async_reset = "none";
defparam \out[44]~I .output_power_up = "low";
defparam \out[44]~I .output_register_mode = "none";
defparam \out[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[45]~I (
	.datain(\a2|REG_UD|D[45]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[45]));
// synopsys translate_off
defparam \out[45]~I .input_async_reset = "none";
defparam \out[45]~I .input_power_up = "low";
defparam \out[45]~I .input_register_mode = "none";
defparam \out[45]~I .input_sync_reset = "none";
defparam \out[45]~I .oe_async_reset = "none";
defparam \out[45]~I .oe_power_up = "low";
defparam \out[45]~I .oe_register_mode = "none";
defparam \out[45]~I .oe_sync_reset = "none";
defparam \out[45]~I .operation_mode = "output";
defparam \out[45]~I .output_async_reset = "none";
defparam \out[45]~I .output_power_up = "low";
defparam \out[45]~I .output_register_mode = "none";
defparam \out[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[46]~I (
	.datain(\a2|REG_UD|D[46]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[46]));
// synopsys translate_off
defparam \out[46]~I .input_async_reset = "none";
defparam \out[46]~I .input_power_up = "low";
defparam \out[46]~I .input_register_mode = "none";
defparam \out[46]~I .input_sync_reset = "none";
defparam \out[46]~I .oe_async_reset = "none";
defparam \out[46]~I .oe_power_up = "low";
defparam \out[46]~I .oe_register_mode = "none";
defparam \out[46]~I .oe_sync_reset = "none";
defparam \out[46]~I .operation_mode = "output";
defparam \out[46]~I .output_async_reset = "none";
defparam \out[46]~I .output_power_up = "low";
defparam \out[46]~I .output_register_mode = "none";
defparam \out[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[47]~I (
	.datain(\a2|REG_UD|D[47]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[47]));
// synopsys translate_off
defparam \out[47]~I .input_async_reset = "none";
defparam \out[47]~I .input_power_up = "low";
defparam \out[47]~I .input_register_mode = "none";
defparam \out[47]~I .input_sync_reset = "none";
defparam \out[47]~I .oe_async_reset = "none";
defparam \out[47]~I .oe_power_up = "low";
defparam \out[47]~I .oe_register_mode = "none";
defparam \out[47]~I .oe_sync_reset = "none";
defparam \out[47]~I .operation_mode = "output";
defparam \out[47]~I .output_async_reset = "none";
defparam \out[47]~I .output_power_up = "low";
defparam \out[47]~I .output_register_mode = "none";
defparam \out[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[48]~I (
	.datain(\a2|REG_UD|D[48]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[48]));
// synopsys translate_off
defparam \out[48]~I .input_async_reset = "none";
defparam \out[48]~I .input_power_up = "low";
defparam \out[48]~I .input_register_mode = "none";
defparam \out[48]~I .input_sync_reset = "none";
defparam \out[48]~I .oe_async_reset = "none";
defparam \out[48]~I .oe_power_up = "low";
defparam \out[48]~I .oe_register_mode = "none";
defparam \out[48]~I .oe_sync_reset = "none";
defparam \out[48]~I .operation_mode = "output";
defparam \out[48]~I .output_async_reset = "none";
defparam \out[48]~I .output_power_up = "low";
defparam \out[48]~I .output_register_mode = "none";
defparam \out[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[49]~I (
	.datain(\a2|REG_UD|D[49]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[49]));
// synopsys translate_off
defparam \out[49]~I .input_async_reset = "none";
defparam \out[49]~I .input_power_up = "low";
defparam \out[49]~I .input_register_mode = "none";
defparam \out[49]~I .input_sync_reset = "none";
defparam \out[49]~I .oe_async_reset = "none";
defparam \out[49]~I .oe_power_up = "low";
defparam \out[49]~I .oe_register_mode = "none";
defparam \out[49]~I .oe_sync_reset = "none";
defparam \out[49]~I .operation_mode = "output";
defparam \out[49]~I .output_async_reset = "none";
defparam \out[49]~I .output_power_up = "low";
defparam \out[49]~I .output_register_mode = "none";
defparam \out[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[50]~I (
	.datain(\a2|REG_UD|D[50]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[50]));
// synopsys translate_off
defparam \out[50]~I .input_async_reset = "none";
defparam \out[50]~I .input_power_up = "low";
defparam \out[50]~I .input_register_mode = "none";
defparam \out[50]~I .input_sync_reset = "none";
defparam \out[50]~I .oe_async_reset = "none";
defparam \out[50]~I .oe_power_up = "low";
defparam \out[50]~I .oe_register_mode = "none";
defparam \out[50]~I .oe_sync_reset = "none";
defparam \out[50]~I .operation_mode = "output";
defparam \out[50]~I .output_async_reset = "none";
defparam \out[50]~I .output_power_up = "low";
defparam \out[50]~I .output_register_mode = "none";
defparam \out[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[51]~I (
	.datain(\a2|REG_UD|D[51]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[51]));
// synopsys translate_off
defparam \out[51]~I .input_async_reset = "none";
defparam \out[51]~I .input_power_up = "low";
defparam \out[51]~I .input_register_mode = "none";
defparam \out[51]~I .input_sync_reset = "none";
defparam \out[51]~I .oe_async_reset = "none";
defparam \out[51]~I .oe_power_up = "low";
defparam \out[51]~I .oe_register_mode = "none";
defparam \out[51]~I .oe_sync_reset = "none";
defparam \out[51]~I .operation_mode = "output";
defparam \out[51]~I .output_async_reset = "none";
defparam \out[51]~I .output_power_up = "low";
defparam \out[51]~I .output_register_mode = "none";
defparam \out[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[52]~I (
	.datain(\a2|REG_UD|D[52]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[52]));
// synopsys translate_off
defparam \out[52]~I .input_async_reset = "none";
defparam \out[52]~I .input_power_up = "low";
defparam \out[52]~I .input_register_mode = "none";
defparam \out[52]~I .input_sync_reset = "none";
defparam \out[52]~I .oe_async_reset = "none";
defparam \out[52]~I .oe_power_up = "low";
defparam \out[52]~I .oe_register_mode = "none";
defparam \out[52]~I .oe_sync_reset = "none";
defparam \out[52]~I .operation_mode = "output";
defparam \out[52]~I .output_async_reset = "none";
defparam \out[52]~I .output_power_up = "low";
defparam \out[52]~I .output_register_mode = "none";
defparam \out[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[53]~I (
	.datain(\a2|REG_UD|D[53]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[53]));
// synopsys translate_off
defparam \out[53]~I .input_async_reset = "none";
defparam \out[53]~I .input_power_up = "low";
defparam \out[53]~I .input_register_mode = "none";
defparam \out[53]~I .input_sync_reset = "none";
defparam \out[53]~I .oe_async_reset = "none";
defparam \out[53]~I .oe_power_up = "low";
defparam \out[53]~I .oe_register_mode = "none";
defparam \out[53]~I .oe_sync_reset = "none";
defparam \out[53]~I .operation_mode = "output";
defparam \out[53]~I .output_async_reset = "none";
defparam \out[53]~I .output_power_up = "low";
defparam \out[53]~I .output_register_mode = "none";
defparam \out[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[54]~I (
	.datain(\a2|REG_UD|D[54]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[54]));
// synopsys translate_off
defparam \out[54]~I .input_async_reset = "none";
defparam \out[54]~I .input_power_up = "low";
defparam \out[54]~I .input_register_mode = "none";
defparam \out[54]~I .input_sync_reset = "none";
defparam \out[54]~I .oe_async_reset = "none";
defparam \out[54]~I .oe_power_up = "low";
defparam \out[54]~I .oe_register_mode = "none";
defparam \out[54]~I .oe_sync_reset = "none";
defparam \out[54]~I .operation_mode = "output";
defparam \out[54]~I .output_async_reset = "none";
defparam \out[54]~I .output_power_up = "low";
defparam \out[54]~I .output_register_mode = "none";
defparam \out[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[55]~I (
	.datain(\a2|REG_UD|D[55]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[55]));
// synopsys translate_off
defparam \out[55]~I .input_async_reset = "none";
defparam \out[55]~I .input_power_up = "low";
defparam \out[55]~I .input_register_mode = "none";
defparam \out[55]~I .input_sync_reset = "none";
defparam \out[55]~I .oe_async_reset = "none";
defparam \out[55]~I .oe_power_up = "low";
defparam \out[55]~I .oe_register_mode = "none";
defparam \out[55]~I .oe_sync_reset = "none";
defparam \out[55]~I .operation_mode = "output";
defparam \out[55]~I .output_async_reset = "none";
defparam \out[55]~I .output_power_up = "low";
defparam \out[55]~I .output_register_mode = "none";
defparam \out[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[56]~I (
	.datain(\a2|REG_UD|D[56]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[56]));
// synopsys translate_off
defparam \out[56]~I .input_async_reset = "none";
defparam \out[56]~I .input_power_up = "low";
defparam \out[56]~I .input_register_mode = "none";
defparam \out[56]~I .input_sync_reset = "none";
defparam \out[56]~I .oe_async_reset = "none";
defparam \out[56]~I .oe_power_up = "low";
defparam \out[56]~I .oe_register_mode = "none";
defparam \out[56]~I .oe_sync_reset = "none";
defparam \out[56]~I .operation_mode = "output";
defparam \out[56]~I .output_async_reset = "none";
defparam \out[56]~I .output_power_up = "low";
defparam \out[56]~I .output_register_mode = "none";
defparam \out[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[57]~I (
	.datain(\a2|REG_UD|D[57]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[57]));
// synopsys translate_off
defparam \out[57]~I .input_async_reset = "none";
defparam \out[57]~I .input_power_up = "low";
defparam \out[57]~I .input_register_mode = "none";
defparam \out[57]~I .input_sync_reset = "none";
defparam \out[57]~I .oe_async_reset = "none";
defparam \out[57]~I .oe_power_up = "low";
defparam \out[57]~I .oe_register_mode = "none";
defparam \out[57]~I .oe_sync_reset = "none";
defparam \out[57]~I .operation_mode = "output";
defparam \out[57]~I .output_async_reset = "none";
defparam \out[57]~I .output_power_up = "low";
defparam \out[57]~I .output_register_mode = "none";
defparam \out[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[58]~I (
	.datain(\a2|REG_UD|D[58]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[58]));
// synopsys translate_off
defparam \out[58]~I .input_async_reset = "none";
defparam \out[58]~I .input_power_up = "low";
defparam \out[58]~I .input_register_mode = "none";
defparam \out[58]~I .input_sync_reset = "none";
defparam \out[58]~I .oe_async_reset = "none";
defparam \out[58]~I .oe_power_up = "low";
defparam \out[58]~I .oe_register_mode = "none";
defparam \out[58]~I .oe_sync_reset = "none";
defparam \out[58]~I .operation_mode = "output";
defparam \out[58]~I .output_async_reset = "none";
defparam \out[58]~I .output_power_up = "low";
defparam \out[58]~I .output_register_mode = "none";
defparam \out[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[59]~I (
	.datain(\a2|REG_UD|D[59]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[59]));
// synopsys translate_off
defparam \out[59]~I .input_async_reset = "none";
defparam \out[59]~I .input_power_up = "low";
defparam \out[59]~I .input_register_mode = "none";
defparam \out[59]~I .input_sync_reset = "none";
defparam \out[59]~I .oe_async_reset = "none";
defparam \out[59]~I .oe_power_up = "low";
defparam \out[59]~I .oe_register_mode = "none";
defparam \out[59]~I .oe_sync_reset = "none";
defparam \out[59]~I .operation_mode = "output";
defparam \out[59]~I .output_async_reset = "none";
defparam \out[59]~I .output_power_up = "low";
defparam \out[59]~I .output_register_mode = "none";
defparam \out[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[60]~I (
	.datain(\a2|REG_UD|D[60]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[60]));
// synopsys translate_off
defparam \out[60]~I .input_async_reset = "none";
defparam \out[60]~I .input_power_up = "low";
defparam \out[60]~I .input_register_mode = "none";
defparam \out[60]~I .input_sync_reset = "none";
defparam \out[60]~I .oe_async_reset = "none";
defparam \out[60]~I .oe_power_up = "low";
defparam \out[60]~I .oe_register_mode = "none";
defparam \out[60]~I .oe_sync_reset = "none";
defparam \out[60]~I .operation_mode = "output";
defparam \out[60]~I .output_async_reset = "none";
defparam \out[60]~I .output_power_up = "low";
defparam \out[60]~I .output_register_mode = "none";
defparam \out[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[61]~I (
	.datain(\a2|REG_UD|D[61]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[61]));
// synopsys translate_off
defparam \out[61]~I .input_async_reset = "none";
defparam \out[61]~I .input_power_up = "low";
defparam \out[61]~I .input_register_mode = "none";
defparam \out[61]~I .input_sync_reset = "none";
defparam \out[61]~I .oe_async_reset = "none";
defparam \out[61]~I .oe_power_up = "low";
defparam \out[61]~I .oe_register_mode = "none";
defparam \out[61]~I .oe_sync_reset = "none";
defparam \out[61]~I .operation_mode = "output";
defparam \out[61]~I .output_async_reset = "none";
defparam \out[61]~I .output_power_up = "low";
defparam \out[61]~I .output_register_mode = "none";
defparam \out[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[62]~I (
	.datain(\a2|REG_UD|D[62]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[62]));
// synopsys translate_off
defparam \out[62]~I .input_async_reset = "none";
defparam \out[62]~I .input_power_up = "low";
defparam \out[62]~I .input_register_mode = "none";
defparam \out[62]~I .input_sync_reset = "none";
defparam \out[62]~I .oe_async_reset = "none";
defparam \out[62]~I .oe_power_up = "low";
defparam \out[62]~I .oe_register_mode = "none";
defparam \out[62]~I .oe_sync_reset = "none";
defparam \out[62]~I .operation_mode = "output";
defparam \out[62]~I .output_async_reset = "none";
defparam \out[62]~I .output_power_up = "low";
defparam \out[62]~I .output_register_mode = "none";
defparam \out[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out[63]~I (
	.datain(\a2|REG_UD|D[63]|Q~regout ),
	.oe(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out[63]));
// synopsys translate_off
defparam \out[63]~I .input_async_reset = "none";
defparam \out[63]~I .input_power_up = "low";
defparam \out[63]~I .input_register_mode = "none";
defparam \out[63]~I .input_sync_reset = "none";
defparam \out[63]~I .oe_async_reset = "none";
defparam \out[63]~I .oe_power_up = "low";
defparam \out[63]~I .oe_register_mode = "none";
defparam \out[63]~I .oe_sync_reset = "none";
defparam \out[63]~I .operation_mode = "output";
defparam \out[63]~I .output_async_reset = "none";
defparam \out[63]~I .output_power_up = "low";
defparam \out[63]~I .output_register_mode = "none";
defparam \out[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Done~I (
	.datain(\a2|n1|generate_block_identifier[63].b1~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Done));
// synopsys translate_off
defparam \Done~I .input_async_reset = "none";
defparam \Done~I .input_power_up = "low";
defparam \Done~I .input_register_mode = "none";
defparam \Done~I .input_sync_reset = "none";
defparam \Done~I .oe_async_reset = "none";
defparam \Done~I .oe_power_up = "low";
defparam \Done~I .oe_register_mode = "none";
defparam \Done~I .oe_sync_reset = "none";
defparam \Done~I .operation_mode = "output";
defparam \Done~I .output_async_reset = "none";
defparam \Done~I .output_power_up = "low";
defparam \Done~I .output_register_mode = "none";
defparam \Done~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
