{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 19:12:11 2024 " "Info: Processing started: Thu May 09 19:12:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "start_stop_selection:inst19\|inst24~latch " "Warning: Node \"start_stop_selection:inst19\|inst24~latch\" is a latch" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1400 -800 -632 -1384 "START" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Consistant " "Info: Assuming node \"CK_Consistant\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -800 -632 -1432 "CK_Consistant" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Consistant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Single " "Info: Assuming node \"CK_Single\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -800 -632 -1368 "CK_Single" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "start_stop_selection:inst19\|inst24~latch " "Info: Detected ripple clock \"start_stop_selection:inst19\|inst24~latch\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~107 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~107\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop_selection:inst19\|inst24~_emulated " "Info: Detected ripple clock \"start_stop_selection:inst19\|inst24~_emulated\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst19\|inst24~head_lut " "Info: Detected gated clock \"start_stop_selection:inst19\|inst24~head_lut\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst19\|inst31 " "Info: Detected gated clock \"start_stop_selection:inst19\|inst31\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst19\|inst3 " "Info: Detected gated clock \"start_stop_selection:inst19\|inst3\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 50.59 MHz 19.766 ns Internal " "Info: Clock \"START\" has Internal fmax of 50.59 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 19.766 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.530 ns + Longest register register " "Info: + Longest register to register delay is 10.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y13_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.206 ns) 1.353 ns mux2-8:B_sclector\|inst24~126 2 COMB LCCOMB_X15_Y12_N30 1 " "Info: 2: + IC(1.147 ns) + CELL(0.206 ns) = 1.353 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.923 ns mux2-8:B_sclector\|inst24~127 3 COMB LCCOMB_X15_Y12_N12 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.923 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 3.211 ns mux2-8:B_sclector\|inst24~128 4 COMB LCCOMB_X15_Y13_N0 3 " "Info: 4: + IC(1.082 ns) + CELL(0.206 ns) = 3.211 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.802 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 5 COMB LCCOMB_X15_Y13_N26 3 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.802 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 4.804 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X15_Y13_N28 3 " "Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 4.804 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 6.130 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X14_Y10_N8 3 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 6.130 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 7.878 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(1.542 ns) + CELL(0.206 ns) = 7.878 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 8.463 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X13_Y4_N2 8 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 8.463 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.460 ns) 10.530 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 10 REG LCFF_X14_Y12_N5 2 " "Info: 10: + IC(1.607 ns) + CELL(0.460 ns) = 10.530 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.526 ns ( 23.99 % ) " "Info: Total cell delay = 2.526 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.004 ns ( 76.01 % ) " "Info: Total interconnect delay = 8.004 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 1.607ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.972 ns - Smallest " "Info: - Smallest clock skew is -8.972 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 7.518 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 7.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1400 -800 -632 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.206 ns) 2.979 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X15_Y14_N18 9 " "Info: 2: + IC(1.623 ns) + CELL(0.206 ns) = 2.979 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { START start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.206 ns) 3.597 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X15_Y14_N22 1 " "Info: 3: + IC(0.412 ns) + CELL(0.206 ns) = 3.597 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { start_stop_selection:inst19|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 5.950 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(2.353 ns) + CELL(0.000 ns) = 5.950 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 7.518 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X14_Y12_N5 2 " "Info: 5: + IC(0.902 ns) + CELL(0.666 ns) = 7.518 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 29.64 % ) " "Info: Total cell delay = 2.228 ns ( 29.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.290 ns ( 70.36 % ) " "Info: Total interconnect delay = 5.290 ns ( 70.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { START start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.623ns 0.412ns 2.353ns 0.902ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 16.490 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 16.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1400 -800 -632 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.370 ns) 2.942 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X25_Y10_N8 1 " "Info: 2: + IC(1.422 ns) + CELL(0.370 ns) = 2.942 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { START start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.319 ns) 3.623 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X25_Y10_N6 2 " "Info: 3: + IC(0.362 ns) + CELL(0.319 ns) = 3.623 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 6.187 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X15_Y14_N18 9 " "Info: 4: + IC(2.198 ns) + CELL(0.366 ns) = 6.187 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 6.808 ns inst16 5 COMB LCCOMB_X15_Y14_N30 8 " "Info: 5: + IC(0.415 ns) + CELL(0.206 ns) = 6.808 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 9.278 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X14_Y8_N9 20 " "Info: 6: + IC(1.500 ns) + CELL(0.970 ns) = 9.278 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.651 ns) 11.615 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X15_Y14_N28 1 " "Info: 7: + IC(1.686 ns) + CELL(0.651 ns) = 11.615 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.577 ns) 12.558 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X15_Y14_N22 1 " "Info: 8: + IC(0.366 ns) + CELL(0.577 ns) = 12.558 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 14.911 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G1 8 " "Info: 9: + IC(2.353 ns) + CELL(0.000 ns) = 14.911 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 16.490 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 10 REG LCFF_X15_Y13_N23 2 " "Info: 10: + IC(0.913 ns) + CELL(0.666 ns) = 16.490 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.275 ns ( 31.99 % ) " "Info: Total cell delay = 5.275 ns ( 31.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.215 ns ( 68.01 % ) " "Info: Total interconnect delay = 11.215 ns ( 68.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.490 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.490 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.422ns 0.362ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 1.150ns 0.370ns 0.319ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { START start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.623ns 0.412ns 2.353ns 0.902ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.490 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.490 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.422ns 0.362ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 1.150ns 0.370ns 0.319ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 1.607ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { START start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.623ns 0.412ns 2.353ns 0.902ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.490 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.490 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.422ns 0.362ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 1.150ns 0.370ns 0.319ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_Consistant register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 60.39 MHz 16.558 ns Internal " "Info: Clock \"CK_Consistant\" has Internal fmax of 60.39 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 16.558 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.530 ns + Longest register register " "Info: + Longest register to register delay is 10.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y13_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.206 ns) 1.353 ns mux2-8:B_sclector\|inst24~126 2 COMB LCCOMB_X15_Y12_N30 1 " "Info: 2: + IC(1.147 ns) + CELL(0.206 ns) = 1.353 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.923 ns mux2-8:B_sclector\|inst24~127 3 COMB LCCOMB_X15_Y12_N12 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.923 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 3.211 ns mux2-8:B_sclector\|inst24~128 4 COMB LCCOMB_X15_Y13_N0 3 " "Info: 4: + IC(1.082 ns) + CELL(0.206 ns) = 3.211 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.802 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 5 COMB LCCOMB_X15_Y13_N26 3 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.802 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 4.804 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X15_Y13_N28 3 " "Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 4.804 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 6.130 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X14_Y10_N8 3 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 6.130 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 7.878 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(1.542 ns) + CELL(0.206 ns) = 7.878 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 8.463 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X13_Y4_N2 8 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 8.463 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.460 ns) 10.530 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 10 REG LCFF_X14_Y12_N5 2 " "Info: 10: + IC(1.607 ns) + CELL(0.460 ns) = 10.530 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.526 ns ( 23.99 % ) " "Info: Total cell delay = 2.526 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.004 ns ( 76.01 % ) " "Info: Total interconnect delay = 8.004 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 1.607ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.764 ns - Smallest " "Info: - Smallest clock skew is -5.764 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 10.269 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_Consistant\" to destination register is 10.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK_Consistant 1 CLK PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -800 -632 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.206 ns) 3.166 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X25_Y10_N6 2 " "Info: 2: + IC(1.986 ns) + CELL(0.206 ns) = 3.166 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 5.730 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X15_Y14_N18 9 " "Info: 3: + IC(2.198 ns) + CELL(0.366 ns) = 5.730 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.206 ns) 6.348 ns register_4x:inst8\|inst5 4 COMB LCCOMB_X15_Y14_N22 1 " "Info: 4: + IC(0.412 ns) + CELL(0.206 ns) = 6.348 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { start_stop_selection:inst19|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 8.701 ns register_4x:inst8\|inst5~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.353 ns) + CELL(0.000 ns) = 8.701 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 10.269 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 6 REG LCFF_X14_Y12_N5 2 " "Info: 6: + IC(0.902 ns) + CELL(0.666 ns) = 10.269 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.418 ns ( 23.55 % ) " "Info: Total cell delay = 2.418 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.851 ns ( 76.45 % ) " "Info: Total interconnect delay = 7.851 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.269 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.269 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.986ns 2.198ns 0.412ns 2.353ns 0.902ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant source 16.033 ns - Longest register " "Info: - Longest clock path from clock \"CK_Consistant\" to source register is 16.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK_Consistant 1 CLK PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -800 -632 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.206 ns) 3.166 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X25_Y10_N6 2 " "Info: 2: + IC(1.986 ns) + CELL(0.206 ns) = 3.166 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 5.730 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X15_Y14_N18 9 " "Info: 3: + IC(2.198 ns) + CELL(0.366 ns) = 5.730 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 6.351 ns inst16 4 COMB LCCOMB_X15_Y14_N30 8 " "Info: 4: + IC(0.415 ns) + CELL(0.206 ns) = 6.351 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 8.821 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X14_Y8_N9 20 " "Info: 5: + IC(1.500 ns) + CELL(0.970 ns) = 8.821 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.651 ns) 11.158 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X15_Y14_N28 1 " "Info: 6: + IC(1.686 ns) + CELL(0.651 ns) = 11.158 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.577 ns) 12.101 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X15_Y14_N22 1 " "Info: 7: + IC(0.366 ns) + CELL(0.577 ns) = 12.101 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 14.454 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.353 ns) + CELL(0.000 ns) = 14.454 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 16.033 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 9 REG LCFF_X15_Y13_N23 2 " "Info: 9: + IC(0.913 ns) + CELL(0.666 ns) = 16.033 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.616 ns ( 28.79 % ) " "Info: Total cell delay = 4.616 ns ( 28.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.417 ns ( 71.21 % ) " "Info: Total interconnect delay = 11.417 ns ( 71.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.033 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.033 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.986ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.269 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.269 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.986ns 2.198ns 0.412ns 2.353ns 0.902ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.033 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.033 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.986ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 1.607ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.269 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.269 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.986ns 2.198ns 0.412ns 2.353ns 0.902ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.033 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.033 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 1.986ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 60.39 MHz 16.558 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 60.39 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 16.558 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.530 ns + Longest register register " "Info: + Longest register to register delay is 10.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y13_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.206 ns) 1.353 ns mux2-8:B_sclector\|inst24~126 2 COMB LCCOMB_X15_Y12_N30 1 " "Info: 2: + IC(1.147 ns) + CELL(0.206 ns) = 1.353 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.923 ns mux2-8:B_sclector\|inst24~127 3 COMB LCCOMB_X15_Y12_N12 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.923 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 3.211 ns mux2-8:B_sclector\|inst24~128 4 COMB LCCOMB_X15_Y13_N0 3 " "Info: 4: + IC(1.082 ns) + CELL(0.206 ns) = 3.211 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.802 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 5 COMB LCCOMB_X15_Y13_N26 3 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.802 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 4.804 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X15_Y13_N28 3 " "Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 4.804 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 6.130 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X14_Y10_N8 3 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 6.130 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 7.878 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(1.542 ns) + CELL(0.206 ns) = 7.878 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 8.463 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X13_Y4_N2 8 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 8.463 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.460 ns) 10.530 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 10 REG LCFF_X14_Y12_N5 2 " "Info: 10: + IC(1.607 ns) + CELL(0.460 ns) = 10.530 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.526 ns ( 23.99 % ) " "Info: Total cell delay = 2.526 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.004 ns ( 76.01 % ) " "Info: Total interconnect delay = 8.004 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 1.607ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.764 ns - Smallest " "Info: - Smallest clock skew is -5.764 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 11.965 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 11.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.624 ns) 4.181 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X25_Y10_N8 1 " "Info: 2: + IC(2.553 ns) + CELL(0.624 ns) = 4.181 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.319 ns) 4.862 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X25_Y10_N6 2 " "Info: 3: + IC(0.362 ns) + CELL(0.319 ns) = 4.862 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 7.426 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X15_Y14_N18 9 " "Info: 4: + IC(2.198 ns) + CELL(0.366 ns) = 7.426 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.206 ns) 8.044 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X15_Y14_N22 1 " "Info: 5: + IC(0.412 ns) + CELL(0.206 ns) = 8.044 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { start_stop_selection:inst19|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 10.397 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(2.353 ns) + CELL(0.000 ns) = 10.397 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 11.965 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 7 REG LCFF_X14_Y12_N5 2 " "Info: 7: + IC(0.902 ns) + CELL(0.666 ns) = 11.965 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.185 ns ( 26.62 % ) " "Info: Total cell delay = 3.185 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.780 ns ( 73.38 % ) " "Info: Total interconnect delay = 8.780 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.965 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.965 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.412ns 2.353ns 0.902ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 17.729 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 17.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.624 ns) 4.181 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X25_Y10_N8 1 " "Info: 2: + IC(2.553 ns) + CELL(0.624 ns) = 4.181 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.319 ns) 4.862 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X25_Y10_N6 2 " "Info: 3: + IC(0.362 ns) + CELL(0.319 ns) = 4.862 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 7.426 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X15_Y14_N18 9 " "Info: 4: + IC(2.198 ns) + CELL(0.366 ns) = 7.426 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 8.047 ns inst16 5 COMB LCCOMB_X15_Y14_N30 8 " "Info: 5: + IC(0.415 ns) + CELL(0.206 ns) = 8.047 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 10.517 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X14_Y8_N9 20 " "Info: 6: + IC(1.500 ns) + CELL(0.970 ns) = 10.517 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.651 ns) 12.854 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X15_Y14_N28 1 " "Info: 7: + IC(1.686 ns) + CELL(0.651 ns) = 12.854 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.577 ns) 13.797 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X15_Y14_N22 1 " "Info: 8: + IC(0.366 ns) + CELL(0.577 ns) = 13.797 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 16.150 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G1 8 " "Info: 9: + IC(2.353 ns) + CELL(0.000 ns) = 16.150 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 17.729 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 10 REG LCFF_X15_Y13_N23 2 " "Info: 10: + IC(0.913 ns) + CELL(0.666 ns) = 17.729 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.383 ns ( 30.36 % ) " "Info: Total cell delay = 5.383 ns ( 30.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.346 ns ( 69.64 % ) " "Info: Total interconnect delay = 12.346 ns ( 69.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.729 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.729 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.965 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.965 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.412ns 2.353ns 0.902ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.729 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.729 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 1.607ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.965 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.965 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.412ns 2.353ns 0.902ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.729 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.729 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_Single register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 60.39 MHz 16.558 ns Internal " "Info: Clock \"CK_Single\" has Internal fmax of 60.39 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 16.558 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.530 ns + Longest register register " "Info: + Longest register to register delay is 10.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y13_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.206 ns) 1.353 ns mux2-8:B_sclector\|inst24~126 2 COMB LCCOMB_X15_Y12_N30 1 " "Info: 2: + IC(1.147 ns) + CELL(0.206 ns) = 1.353 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.923 ns mux2-8:B_sclector\|inst24~127 3 COMB LCCOMB_X15_Y12_N12 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.923 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 3.211 ns mux2-8:B_sclector\|inst24~128 4 COMB LCCOMB_X15_Y13_N0 3 " "Info: 4: + IC(1.082 ns) + CELL(0.206 ns) = 3.211 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.802 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 5 COMB LCCOMB_X15_Y13_N26 3 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.802 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 4.804 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X15_Y13_N28 3 " "Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 4.804 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 6.130 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X14_Y10_N8 3 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 6.130 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 7.878 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(1.542 ns) + CELL(0.206 ns) = 7.878 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 8.463 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X13_Y4_N2 8 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 8.463 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.460 ns) 10.530 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 10 REG LCFF_X14_Y12_N5 2 " "Info: 10: + IC(1.607 ns) + CELL(0.460 ns) = 10.530 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.526 ns ( 23.99 % ) " "Info: Total cell delay = 2.526 ns ( 23.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.004 ns ( 76.01 % ) " "Info: Total interconnect delay = 8.004 ns ( 76.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 1.607ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.764 ns - Smallest " "Info: - Smallest clock skew is -5.764 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 8.648 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_Single\" to destination register is 8.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK_Single 1 CLK PIN_203 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_203; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -800 -632 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.589 ns) 4.109 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X15_Y14_N18 9 " "Info: 2: + IC(2.546 ns) + CELL(0.589 ns) = 4.109 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.206 ns) 4.727 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X15_Y14_N22 1 " "Info: 3: + IC(0.412 ns) + CELL(0.206 ns) = 4.727 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { start_stop_selection:inst19|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 7.080 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(2.353 ns) + CELL(0.000 ns) = 7.080 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 8.648 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X14_Y12_N5 2 " "Info: 5: + IC(0.902 ns) + CELL(0.666 ns) = 8.648 ns; Loc. = LCFF_X14_Y12_N5; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 28.16 % ) " "Info: Total cell delay = 2.435 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.213 ns ( 71.84 % ) " "Info: Total interconnect delay = 6.213 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.648 ns" { CK_Single start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.648 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.546ns 0.412ns 2.353ns 0.902ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single source 14.412 ns - Longest register " "Info: - Longest clock path from clock \"CK_Single\" to source register is 14.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK_Single 1 CLK PIN_203 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_203; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -800 -632 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.589 ns) 4.109 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X15_Y14_N18 9 " "Info: 2: + IC(2.546 ns) + CELL(0.589 ns) = 4.109 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 4.730 ns inst16 3 COMB LCCOMB_X15_Y14_N30 8 " "Info: 3: + IC(0.415 ns) + CELL(0.206 ns) = 4.730 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 7.200 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X14_Y8_N9 20 " "Info: 4: + IC(1.500 ns) + CELL(0.970 ns) = 7.200 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.651 ns) 9.537 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X15_Y14_N28 1 " "Info: 5: + IC(1.686 ns) + CELL(0.651 ns) = 9.537 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.577 ns) 10.480 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X15_Y14_N22 1 " "Info: 6: + IC(0.366 ns) + CELL(0.577 ns) = 10.480 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 12.833 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G1 8 " "Info: 7: + IC(2.353 ns) + CELL(0.000 ns) = 12.833 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 14.412 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 8 REG LCFF_X15_Y13_N23 2 " "Info: 8: + IC(0.913 ns) + CELL(0.666 ns) = 14.412 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.633 ns ( 32.15 % ) " "Info: Total cell delay = 4.633 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.779 ns ( 67.85 % ) " "Info: Total interconnect delay = 9.779 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.412 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.412 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.546ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.648 ns" { CK_Single start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.648 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.546ns 0.412ns 2.353ns 0.902ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.412 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.412 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.546ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.530 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 1.607ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.648 ns" { CK_Single start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.648 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.546ns 0.412ns 2.353ns 0.902ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.412 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.412 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.546ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 59.22 MHz 16.885 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 59.22 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2\" and destination register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst\" (period= 16.885 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.410 ns + Longest register register " "Info: + Longest register to register delay is 11.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y13_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.206 ns) 1.353 ns mux2-8:B_sclector\|inst24~126 2 COMB LCCOMB_X15_Y12_N30 1 " "Info: 2: + IC(1.147 ns) + CELL(0.206 ns) = 1.353 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.923 ns mux2-8:B_sclector\|inst24~127 3 COMB LCCOMB_X15_Y12_N12 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.923 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 3.211 ns mux2-8:B_sclector\|inst24~128 4 COMB LCCOMB_X15_Y13_N0 3 " "Info: 4: + IC(1.082 ns) + CELL(0.206 ns) = 3.211 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.802 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 5 COMB LCCOMB_X15_Y13_N26 3 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.802 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 4.804 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X15_Y13_N28 3 " "Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 4.804 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 6.130 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X14_Y10_N8 3 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 6.130 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 7.878 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(1.542 ns) + CELL(0.206 ns) = 7.878 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 8.463 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X13_Y4_N2 8 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 8.463 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.206 ns) 11.302 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst~feeder 10 COMB LCCOMB_X25_Y10_N28 1 " "Info: 10: + IC(2.633 ns) + CELL(0.206 ns) = 11.302 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst~feeder'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.410 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X25_Y10_N29 1 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 11.410 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.380 ns ( 20.86 % ) " "Info: Total cell delay = 2.380 ns ( 20.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.030 ns ( 79.14 % ) " "Info: Total interconnect delay = 9.030 ns ( 79.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 2.633ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.211 ns - Smallest " "Info: - Smallest clock skew is -5.211 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 8.623 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 8.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.206 ns) 3.857 ns 38_decoder:inst11\|inst11~107 2 COMB LCCOMB_X15_Y14_N2 3 " "Info: 2: + IC(2.667 ns) + CELL(0.206 ns) = 3.857 ns; Loc. = LCCOMB_X15_Y14_N2; Fanout = 3; COMB Node = '38_decoder:inst11\|inst11~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { uIR5 38_decoder:inst11|inst11~107 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 4.452 ns register_4x:inst8\|inst7 3 COMB LCCOMB_X15_Y14_N6 1 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 4.452 ns; Loc. = LCCOMB_X15_Y14_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.000 ns) 7.087 ns register_4x:inst8\|inst7~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.635 ns) + CELL(0.000 ns) = 7.087 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 8.623 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X25_Y10_N29 1 " "Info: 5: + IC(0.870 ns) + CELL(0.666 ns) = 8.623 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.062 ns ( 23.91 % ) " "Info: Total cell delay = 2.062 ns ( 23.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.561 ns ( 76.09 % ) " "Info: Total interconnect delay = 6.561 ns ( 76.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { uIR5 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { uIR5 {} uIR5~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.667ns 0.389ns 2.635ns 0.870ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 13.834 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 13.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.674 ns) + CELL(0.494 ns) 4.152 ns inst16 2 COMB LCCOMB_X15_Y14_N30 8 " "Info: 2: + IC(2.674 ns) + CELL(0.494 ns) = 4.152 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 6.622 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X14_Y8_N9 20 " "Info: 3: + IC(1.500 ns) + CELL(0.970 ns) = 6.622 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.651 ns) 8.959 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X15_Y14_N28 1 " "Info: 4: + IC(1.686 ns) + CELL(0.651 ns) = 8.959 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.577 ns) 9.902 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X15_Y14_N22 1 " "Info: 5: + IC(0.366 ns) + CELL(0.577 ns) = 9.902 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 12.255 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(2.353 ns) + CELL(0.000 ns) = 12.255 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 13.834 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 7 REG LCFF_X15_Y13_N23 2 " "Info: 7: + IC(0.913 ns) + CELL(0.666 ns) = 13.834 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.342 ns ( 31.39 % ) " "Info: Total cell delay = 4.342 ns ( 31.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.492 ns ( 68.61 % ) " "Info: Total interconnect delay = 9.492 ns ( 68.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.834 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.834 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.674ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { uIR5 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { uIR5 {} uIR5~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.667ns 0.389ns 2.635ns 0.870ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.834 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.834 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.674ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 2.633ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { uIR5 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { uIR5 {} uIR5~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.667ns 0.389ns 2.635ns 0.870ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.834 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.834 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.674ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.984ns 0.494ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 58.19 MHz 17.185 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 58.19 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2\" and destination register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst\" (period= 17.185 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.410 ns + Longest register register " "Info: + Longest register to register delay is 11.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y13_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.206 ns) 1.353 ns mux2-8:B_sclector\|inst24~126 2 COMB LCCOMB_X15_Y12_N30 1 " "Info: 2: + IC(1.147 ns) + CELL(0.206 ns) = 1.353 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.923 ns mux2-8:B_sclector\|inst24~127 3 COMB LCCOMB_X15_Y12_N12 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.923 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 3.211 ns mux2-8:B_sclector\|inst24~128 4 COMB LCCOMB_X15_Y13_N0 3 " "Info: 4: + IC(1.082 ns) + CELL(0.206 ns) = 3.211 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.802 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 5 COMB LCCOMB_X15_Y13_N26 3 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.802 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 4.804 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X15_Y13_N28 3 " "Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 4.804 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 6.130 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X14_Y10_N8 3 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 6.130 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 7.878 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(1.542 ns) + CELL(0.206 ns) = 7.878 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 8.463 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X13_Y4_N2 8 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 8.463 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.206 ns) 11.302 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst~feeder 10 COMB LCCOMB_X25_Y10_N28 1 " "Info: 10: + IC(2.633 ns) + CELL(0.206 ns) = 11.302 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst~feeder'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.410 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X25_Y10_N29 1 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 11.410 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.380 ns ( 20.86 % ) " "Info: Total cell delay = 2.380 ns ( 20.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.030 ns ( 79.14 % ) " "Info: Total interconnect delay = 9.030 ns ( 79.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 2.633ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.511 ns - Smallest " "Info: - Smallest clock skew is -5.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 8.280 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 8.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.370 ns) 4.109 ns register_4x:inst8\|inst7 2 COMB LCCOMB_X15_Y14_N6 1 " "Info: 2: + IC(2.745 ns) + CELL(0.370 ns) = 4.109 ns; Loc. = LCCOMB_X15_Y14_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { uIR6 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.000 ns) 6.744 ns register_4x:inst8\|inst7~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.635 ns) + CELL(0.000 ns) = 6.744 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 8.280 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X25_Y10_N29 1 " "Info: 4: + IC(0.870 ns) + CELL(0.666 ns) = 8.280 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 24.52 % ) " "Info: Total cell delay = 2.030 ns ( 24.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.250 ns ( 75.48 % ) " "Info: Total interconnect delay = 6.250 ns ( 75.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.745ns 2.635ns 0.870ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 13.791 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 13.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.370 ns) 4.109 ns inst16 2 COMB LCCOMB_X15_Y14_N30 8 " "Info: 2: + IC(2.745 ns) + CELL(0.370 ns) = 4.109 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 6.579 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X14_Y8_N9 20 " "Info: 3: + IC(1.500 ns) + CELL(0.970 ns) = 6.579 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.651 ns) 8.916 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X15_Y14_N28 1 " "Info: 4: + IC(1.686 ns) + CELL(0.651 ns) = 8.916 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.577 ns) 9.859 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X15_Y14_N22 1 " "Info: 5: + IC(0.366 ns) + CELL(0.577 ns) = 9.859 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 12.212 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(2.353 ns) + CELL(0.000 ns) = 12.212 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 13.791 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 7 REG LCFF_X15_Y13_N23 2 " "Info: 7: + IC(0.913 ns) + CELL(0.666 ns) = 13.791 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.228 ns ( 30.66 % ) " "Info: Total cell delay = 4.228 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.563 ns ( 69.34 % ) " "Info: Total interconnect delay = 9.563 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.791 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.791 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.745ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.745ns 2.635ns 0.870ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.791 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.791 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.745ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 2.633ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.745ns 2.635ns 0.870ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.791 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.791 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.745ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 59.73 MHz 16.741 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 59.73 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2\" and destination register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst\" (period= 16.741 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.410 ns + Longest register register " "Info: + Longest register to register delay is 11.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y13_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.206 ns) 1.353 ns mux2-8:B_sclector\|inst24~126 2 COMB LCCOMB_X15_Y12_N30 1 " "Info: 2: + IC(1.147 ns) + CELL(0.206 ns) = 1.353 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.923 ns mux2-8:B_sclector\|inst24~127 3 COMB LCCOMB_X15_Y12_N12 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.923 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 3.211 ns mux2-8:B_sclector\|inst24~128 4 COMB LCCOMB_X15_Y13_N0 3 " "Info: 4: + IC(1.082 ns) + CELL(0.206 ns) = 3.211 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.802 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 5 COMB LCCOMB_X15_Y13_N26 3 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.802 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 4.804 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X15_Y13_N28 3 " "Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 4.804 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 6.130 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X14_Y10_N8 3 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 6.130 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 7.878 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(1.542 ns) + CELL(0.206 ns) = 7.878 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 8.463 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X13_Y4_N2 8 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 8.463 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.206 ns) 11.302 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst~feeder 10 COMB LCCOMB_X25_Y10_N28 1 " "Info: 10: + IC(2.633 ns) + CELL(0.206 ns) = 11.302 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst~feeder'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.410 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X25_Y10_N29 1 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 11.410 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.380 ns ( 20.86 % ) " "Info: Total cell delay = 2.380 ns ( 20.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.030 ns ( 79.14 % ) " "Info: Total interconnect delay = 9.030 ns ( 79.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 2.633ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.067 ns - Smallest " "Info: - Smallest clock skew is -5.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 8.841 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 8.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.721 ns) + CELL(0.370 ns) 4.075 ns 38_decoder:inst11\|inst11~107 2 COMB LCCOMB_X15_Y14_N2 3 " "Info: 2: + IC(2.721 ns) + CELL(0.370 ns) = 4.075 ns; Loc. = LCCOMB_X15_Y14_N2; Fanout = 3; COMB Node = '38_decoder:inst11\|inst11~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.091 ns" { uIR4 38_decoder:inst11|inst11~107 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 4.670 ns register_4x:inst8\|inst7 3 COMB LCCOMB_X15_Y14_N6 1 " "Info: 3: + IC(0.389 ns) + CELL(0.206 ns) = 4.670 ns; Loc. = LCCOMB_X15_Y14_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.000 ns) 7.305 ns register_4x:inst8\|inst7~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(2.635 ns) + CELL(0.000 ns) = 7.305 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 8.841 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X25_Y10_N29 1 " "Info: 5: + IC(0.870 ns) + CELL(0.666 ns) = 8.841 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 25.18 % ) " "Info: Total cell delay = 2.226 ns ( 25.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.615 ns ( 74.82 % ) " "Info: Total interconnect delay = 6.615 ns ( 74.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.841 ns" { uIR4 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.841 ns" { uIR4 {} uIR4~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.721ns 0.389ns 2.635ns 0.870ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 13.908 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 13.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.743 ns) + CELL(0.499 ns) 4.226 ns inst16 2 COMB LCCOMB_X15_Y14_N30 8 " "Info: 2: + IC(2.743 ns) + CELL(0.499 ns) = 4.226 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 6.696 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X14_Y8_N9 20 " "Info: 3: + IC(1.500 ns) + CELL(0.970 ns) = 6.696 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.651 ns) 9.033 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X15_Y14_N28 1 " "Info: 4: + IC(1.686 ns) + CELL(0.651 ns) = 9.033 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.577 ns) 9.976 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X15_Y14_N22 1 " "Info: 5: + IC(0.366 ns) + CELL(0.577 ns) = 9.976 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 12.329 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G1 8 " "Info: 6: + IC(2.353 ns) + CELL(0.000 ns) = 12.329 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 13.908 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 7 REG LCFF_X15_Y13_N23 2 " "Info: 7: + IC(0.913 ns) + CELL(0.666 ns) = 13.908 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.347 ns ( 31.26 % ) " "Info: Total cell delay = 4.347 ns ( 31.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.561 ns ( 68.74 % ) " "Info: Total interconnect delay = 9.561 ns ( 68.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.908 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.908 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.743ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.841 ns" { uIR4 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.841 ns" { uIR4 {} uIR4~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.721ns 0.389ns 2.635ns 0.870ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.908 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.908 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.743ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.410 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 2.633ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.841 ns" { uIR4 38_decoder:inst11|inst11~107 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.841 ns" { uIR4 {} uIR4~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.721ns 0.389ns 2.635ns 0.870ns } { 0.000ns 0.984ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.908 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.908 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.743ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 START 7.541 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9\" for clock \"START\" (Hold time is 7.541 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.514 ns + Largest " "Info: + Largest clock skew is 10.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 15.108 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 15.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1400 -800 -632 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.370 ns) 2.942 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X25_Y10_N8 1 " "Info: 2: + IC(1.422 ns) + CELL(0.370 ns) = 2.942 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { START start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.319 ns) 3.623 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X25_Y10_N6 2 " "Info: 3: + IC(0.362 ns) + CELL(0.319 ns) = 3.623 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 6.187 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X15_Y14_N18 9 " "Info: 4: + IC(2.198 ns) + CELL(0.366 ns) = 6.187 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.380 ns) + CELL(0.000 ns) 13.567 ns start_stop_selection:inst19\|inst3~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(7.380 ns) + CELL(0.000 ns) = 13.567 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.666 ns) 15.108 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 6 REG LCFF_X15_Y10_N7 6 " "Info: 6: + IC(0.875 ns) + CELL(0.666 ns) = 15.108 ns; Loc. = LCFF_X15_Y10_N7; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.871 ns ( 19.00 % ) " "Info: Total cell delay = 2.871 ns ( 19.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.237 ns ( 81.00 % ) " "Info: Total interconnect delay = 12.237 ns ( 81.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.108 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.108 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.422ns 0.362ns 2.198ns 7.380ns 0.875ns } { 0.000ns 1.150ns 0.370ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 4.594 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 4.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 4 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1400 -800 -632 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.206 ns) 2.979 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X15_Y14_N18 9 " "Info: 2: + IC(1.623 ns) + CELL(0.206 ns) = 2.979 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.829 ns" { START start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 3.600 ns inst16 3 COMB LCCOMB_X15_Y14_N30 8 " "Info: 3: + IC(0.415 ns) + CELL(0.206 ns) = 3.600 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.666 ns) 4.594 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 4 REG LCFF_X15_Y14_N15 5 " "Info: 4: + IC(0.328 ns) + CELL(0.666 ns) = 4.594 ns; Loc. = LCFF_X15_Y14_N15; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 48.50 % ) " "Info: Total cell delay = 2.228 ns ( 48.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.366 ns ( 51.50 % ) " "Info: Total interconnect delay = 2.366 ns ( 51.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.594 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.623ns 0.415ns 0.328ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.108 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.108 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.422ns 0.362ns 2.198ns 7.380ns 0.875ns } { 0.000ns 1.150ns 0.370ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.594 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.623ns 0.415ns 0.328ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.975 ns - Shortest register register " "Info: - Shortest register to register delay is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 1 REG LCFF_X15_Y14_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N15; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.370 ns) 1.547 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst7~35 2 COMB LCCOMB_X15_Y10_N20 2 " "Info: 2: + IC(1.177 ns) + CELL(0.370 ns) = 1.547 ns; Loc. = LCCOMB_X15_Y10_N20; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst7~35'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 384 872 936 432 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 2.867 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~70 3 COMB LCCOMB_X15_Y10_N6 1 " "Info: 3: + IC(0.696 ns) + CELL(0.624 ns) = 2.867 ns; Loc. = LCCOMB_X15_Y10_N6; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~70'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.975 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 4 REG LCFF_X15_Y10_N7 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.975 ns; Loc. = LCFF_X15_Y10_N7; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 37.04 % ) " "Info: Total cell delay = 1.102 ns ( 37.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.873 ns ( 62.96 % ) " "Info: Total interconnect delay = 1.873 ns ( 62.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.177ns 0.696ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.108 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.108 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.422ns 0.362ns 2.198ns 7.380ns 0.875ns } { 0.000ns 1.150ns 0.370ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.594 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.594 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.623ns 0.415ns 0.328ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.177ns 0.696ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_Consistant 62 " "Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock \"CK_Consistant\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 CK_Consistant 4.333 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9\" for clock \"CK_Consistant\" (Hold time is 4.333 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.306 ns + Largest " "Info: + Largest clock skew is 7.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 14.651 ns + Longest register " "Info: + Longest clock path from clock \"CK_Consistant\" to destination register is 14.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK_Consistant 1 CLK PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -800 -632 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.206 ns) 3.166 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X25_Y10_N6 2 " "Info: 2: + IC(1.986 ns) + CELL(0.206 ns) = 3.166 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 5.730 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X15_Y14_N18 9 " "Info: 3: + IC(2.198 ns) + CELL(0.366 ns) = 5.730 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.380 ns) + CELL(0.000 ns) 13.110 ns start_stop_selection:inst19\|inst3~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(7.380 ns) + CELL(0.000 ns) = 13.110 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.666 ns) 14.651 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 5 REG LCFF_X15_Y10_N7 6 " "Info: 5: + IC(0.875 ns) + CELL(0.666 ns) = 14.651 ns; Loc. = LCFF_X15_Y10_N7; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 15.10 % ) " "Info: Total cell delay = 2.212 ns ( 15.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.439 ns ( 84.90 % ) " "Info: Total interconnect delay = 12.439 ns ( 84.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.651 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.651 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.986ns 2.198ns 7.380ns 0.875ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant source 7.345 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Consistant\" to source register is 7.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK_Consistant 1 CLK PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1448 -800 -632 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.206 ns) 3.166 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X25_Y10_N6 2 " "Info: 2: + IC(1.986 ns) + CELL(0.206 ns) = 3.166 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 5.730 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X15_Y14_N18 9 " "Info: 3: + IC(2.198 ns) + CELL(0.366 ns) = 5.730 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 6.351 ns inst16 4 COMB LCCOMB_X15_Y14_N30 8 " "Info: 4: + IC(0.415 ns) + CELL(0.206 ns) = 6.351 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.666 ns) 7.345 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 5 REG LCFF_X15_Y14_N15 5 " "Info: 5: + IC(0.328 ns) + CELL(0.666 ns) = 7.345 ns; Loc. = LCFF_X15_Y14_N15; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.418 ns ( 32.92 % ) " "Info: Total cell delay = 2.418 ns ( 32.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.927 ns ( 67.08 % ) " "Info: Total interconnect delay = 4.927 ns ( 67.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.986ns 2.198ns 0.415ns 0.328ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.651 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.651 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.986ns 2.198ns 7.380ns 0.875ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.986ns 2.198ns 0.415ns 0.328ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.975 ns - Shortest register register " "Info: - Shortest register to register delay is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 1 REG LCFF_X15_Y14_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N15; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.370 ns) 1.547 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst7~35 2 COMB LCCOMB_X15_Y10_N20 2 " "Info: 2: + IC(1.177 ns) + CELL(0.370 ns) = 1.547 ns; Loc. = LCCOMB_X15_Y10_N20; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst7~35'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 384 872 936 432 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 2.867 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~70 3 COMB LCCOMB_X15_Y10_N6 1 " "Info: 3: + IC(0.696 ns) + CELL(0.624 ns) = 2.867 ns; Loc. = LCCOMB_X15_Y10_N6; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~70'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.975 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 4 REG LCFF_X15_Y10_N7 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.975 ns; Loc. = LCFF_X15_Y10_N7; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 37.04 % ) " "Info: Total cell delay = 1.102 ns ( 37.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.873 ns ( 62.96 % ) " "Info: Total interconnect delay = 1.873 ns ( 62.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.177ns 0.696ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.651 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.651 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.986ns 2.198ns 7.380ns 0.875ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.986ns 2.198ns 0.415ns 0.328ns } { 0.000ns 0.974ns 0.206ns 0.366ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.177ns 0.696ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 62 " "Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 CLR 4.333 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9\" for clock \"CLR\" (Hold time is 4.333 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.306 ns + Largest " "Info: + Largest clock skew is 7.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 16.347 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 16.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.624 ns) 4.181 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X25_Y10_N8 1 " "Info: 2: + IC(2.553 ns) + CELL(0.624 ns) = 4.181 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.319 ns) 4.862 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X25_Y10_N6 2 " "Info: 3: + IC(0.362 ns) + CELL(0.319 ns) = 4.862 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 7.426 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X15_Y14_N18 9 " "Info: 4: + IC(2.198 ns) + CELL(0.366 ns) = 7.426 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.380 ns) + CELL(0.000 ns) 14.806 ns start_stop_selection:inst19\|inst3~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(7.380 ns) + CELL(0.000 ns) = 14.806 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.666 ns) 16.347 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 6 REG LCFF_X15_Y10_N7 6 " "Info: 6: + IC(0.875 ns) + CELL(0.666 ns) = 16.347 ns; Loc. = LCFF_X15_Y10_N7; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.979 ns ( 18.22 % ) " "Info: Total cell delay = 2.979 ns ( 18.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.368 ns ( 81.78 % ) " "Info: Total interconnect delay = 13.368 ns ( 81.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.347 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.347 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 7.380ns 0.875ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 9.041 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 9.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.624 ns) 4.181 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X25_Y10_N8 1 " "Info: 2: + IC(2.553 ns) + CELL(0.624 ns) = 4.181 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.319 ns) 4.862 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X25_Y10_N6 2 " "Info: 3: + IC(0.362 ns) + CELL(0.319 ns) = 4.862 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 7.426 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X15_Y14_N18 9 " "Info: 4: + IC(2.198 ns) + CELL(0.366 ns) = 7.426 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 8.047 ns inst16 5 COMB LCCOMB_X15_Y14_N30 8 " "Info: 5: + IC(0.415 ns) + CELL(0.206 ns) = 8.047 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.666 ns) 9.041 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 6 REG LCFF_X15_Y14_N15 5 " "Info: 6: + IC(0.328 ns) + CELL(0.666 ns) = 9.041 ns; Loc. = LCFF_X15_Y14_N15; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.185 ns ( 35.23 % ) " "Info: Total cell delay = 3.185 ns ( 35.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.856 ns ( 64.77 % ) " "Info: Total interconnect delay = 5.856 ns ( 64.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.041 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.041 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.415ns 0.328ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.347 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.347 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 7.380ns 0.875ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.041 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.041 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.415ns 0.328ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.975 ns - Shortest register register " "Info: - Shortest register to register delay is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 1 REG LCFF_X15_Y14_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N15; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.370 ns) 1.547 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst7~35 2 COMB LCCOMB_X15_Y10_N20 2 " "Info: 2: + IC(1.177 ns) + CELL(0.370 ns) = 1.547 ns; Loc. = LCCOMB_X15_Y10_N20; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst7~35'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 384 872 936 432 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 2.867 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~70 3 COMB LCCOMB_X15_Y10_N6 1 " "Info: 3: + IC(0.696 ns) + CELL(0.624 ns) = 2.867 ns; Loc. = LCCOMB_X15_Y10_N6; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~70'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.975 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 4 REG LCFF_X15_Y10_N7 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.975 ns; Loc. = LCFF_X15_Y10_N7; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 37.04 % ) " "Info: Total cell delay = 1.102 ns ( 37.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.873 ns ( 62.96 % ) " "Info: Total interconnect delay = 1.873 ns ( 62.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.177ns 0.696ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.347 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.347 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 7.380ns 0.875ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.041 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.041 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.415ns 0.328ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.177ns 0.696ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_Single 62 " "Warning: Circuit may not operate. Detected 62 non-operational path(s) clocked by clock \"CK_Single\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 CK_Single 4.333 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9\" for clock \"CK_Single\" (Hold time is 4.333 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.306 ns + Largest " "Info: + Largest clock skew is 7.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 13.030 ns + Longest register " "Info: + Longest clock path from clock \"CK_Single\" to destination register is 13.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK_Single 1 CLK PIN_203 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_203; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -800 -632 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.589 ns) 4.109 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X15_Y14_N18 9 " "Info: 2: + IC(2.546 ns) + CELL(0.589 ns) = 4.109 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.380 ns) + CELL(0.000 ns) 11.489 ns start_stop_selection:inst19\|inst3~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(7.380 ns) + CELL(0.000 ns) = 11.489 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.666 ns) 13.030 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 4 REG LCFF_X15_Y10_N7 6 " "Info: 4: + IC(0.875 ns) + CELL(0.666 ns) = 13.030 ns; Loc. = LCFF_X15_Y10_N7; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.229 ns ( 17.11 % ) " "Info: Total cell delay = 2.229 ns ( 17.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.801 ns ( 82.89 % ) " "Info: Total interconnect delay = 10.801 ns ( 82.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.030 ns" { CK_Single start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.030 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.546ns 7.380ns 0.875ns } { 0.000ns 0.974ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single source 5.724 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Single\" to source register is 5.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns CK_Single 1 CLK PIN_203 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_203; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 -800 -632 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.589 ns) 4.109 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X15_Y14_N18 9 " "Info: 2: + IC(2.546 ns) + CELL(0.589 ns) = 4.109 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 4.730 ns inst16 3 COMB LCCOMB_X15_Y14_N30 8 " "Info: 3: + IC(0.415 ns) + CELL(0.206 ns) = 4.730 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.666 ns) 5.724 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 4 REG LCFF_X15_Y14_N15 5 " "Info: 4: + IC(0.328 ns) + CELL(0.666 ns) = 5.724 ns; Loc. = LCFF_X15_Y14_N15; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.435 ns ( 42.54 % ) " "Info: Total cell delay = 2.435 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.289 ns ( 57.46 % ) " "Info: Total interconnect delay = 3.289 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.724 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.724 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.546ns 0.415ns 0.328ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.030 ns" { CK_Single start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.030 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.546ns 7.380ns 0.875ns } { 0.000ns 0.974ns 0.589ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.724 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.724 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.546ns 0.415ns 0.328ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.975 ns - Shortest register register " "Info: - Shortest register to register delay is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst 1 REG LCFF_X15_Y14_N15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N15; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.370 ns) 1.547 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst7~35 2 COMB LCCOMB_X15_Y10_N20 2 " "Info: 2: + IC(1.177 ns) + CELL(0.370 ns) = 1.547 ns; Loc. = LCCOMB_X15_Y10_N20; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst7~35'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 384 872 936 432 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 2.867 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~70 3 COMB LCCOMB_X15_Y10_N6 1 " "Info: 3: + IC(0.696 ns) + CELL(0.624 ns) = 2.867 ns; Loc. = LCCOMB_X15_Y10_N6; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~70'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.975 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 4 REG LCFF_X15_Y10_N7 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.975 ns; Loc. = LCFF_X15_Y10_N7; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 37.04 % ) " "Info: Total cell delay = 1.102 ns ( 37.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.873 ns ( 62.96 % ) " "Info: Total interconnect delay = 1.873 ns ( 62.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.177ns 0.696ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.030 ns" { CK_Single start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.030 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.546ns 7.380ns 0.875ns } { 0.000ns 0.974ns 0.589ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.724 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.724 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.546ns 0.415ns 0.328ns } { 0.000ns 0.974ns 0.589ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst7~35 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~70 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.177ns 0.696ns 0.000ns } { 0.000ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 33 " "Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 uIR5 1.956 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2\" for clock \"uIR5\" (Hold time is 1.956 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.587 ns + Largest " "Info: + Largest clock skew is 7.587 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 12.733 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 12.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.674 ns) + CELL(0.494 ns) 4.152 ns inst16 2 COMB LCCOMB_X15_Y14_N30 8 " "Info: 2: + IC(2.674 ns) + CELL(0.494 ns) = 4.152 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.915 ns) + CELL(0.666 ns) 12.733 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 3 REG LCFF_X14_Y10_N21 2 " "Info: 3: + IC(7.915 ns) + CELL(0.666 ns) = 12.733 ns; Loc. = LCFF_X14_Y10_N21; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.581 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 16.84 % ) " "Info: Total cell delay = 2.144 ns ( 16.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.589 ns ( 83.16 % ) " "Info: Total interconnect delay = 10.589 ns ( 83.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.733 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.733 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.674ns 7.915ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 5.146 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 5.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.674 ns) + CELL(0.494 ns) 4.152 ns inst16 2 COMB LCCOMB_X15_Y14_N30 8 " "Info: 2: + IC(2.674 ns) + CELL(0.494 ns) = 4.152 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.168 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.666 ns) 5.146 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X15_Y14_N11 18 " "Info: 3: + IC(0.328 ns) + CELL(0.666 ns) = 5.146 ns; Loc. = LCFF_X15_Y14_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 41.66 % ) " "Info: Total cell delay = 2.144 ns ( 41.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.002 ns ( 58.34 % ) " "Info: Total interconnect delay = 3.002 ns ( 58.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.674ns 0.328ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.733 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.733 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.674ns 7.915ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.674ns 0.328ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.633 ns - Shortest register register " "Info: - Shortest register to register delay is 5.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y14_N11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.616 ns) 1.836 ns mux2-8:B_sclector\|inst13~129 2 COMB LCCOMB_X14_Y12_N14 1 " "Info: 2: + IC(1.220 ns) + CELL(0.616 ns) = 1.836 ns; Loc. = LCCOMB_X14_Y12_N14; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst13~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst13~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 512 408 472 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.206 ns) 2.621 ns mux2-8:B_sclector\|inst13~131 3 COMB LCCOMB_X15_Y12_N20 3 " "Info: 3: + IC(0.579 ns) + CELL(0.206 ns) = 2.621 ns; Loc. = LCCOMB_X15_Y12_N20; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst13~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { mux2-8:B_sclector|inst13~129 mux2-8:B_sclector|inst13~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 512 408 472 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 3.378 ns ALU_parallel_8b:inst4\|74181:inst1\|43~121 4 COMB LCCOMB_X15_Y12_N22 5 " "Info: 4: + IC(0.391 ns) + CELL(0.366 ns) = 3.378 ns; Loc. = LCCOMB_X15_Y12_N22; Fanout = 5; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { mux2-8:B_sclector|inst13~131 ALU_parallel_8b:inst4|74181:inst1|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.650 ns) 5.525 ns ALU_parallel_8b:inst4\|74181:inst1\|81 5 COMB LCCOMB_X14_Y10_N20 8 " "Info: 5: + IC(1.497 ns) + CELL(0.650 ns) = 5.525 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { ALU_parallel_8b:inst4|74181:inst1|43~121 ALU_parallel_8b:inst4|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.633 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 6 REG LCFF_X14_Y10_N21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.633 ns; Loc. = LCFF_X14_Y10_N21; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|81 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 34.55 % ) " "Info: Total cell delay = 1.946 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.687 ns ( 65.45 % ) " "Info: Total interconnect delay = 3.687 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst13~129 mux2-8:B_sclector|inst13~131 ALU_parallel_8b:inst4|74181:inst1|43~121 ALU_parallel_8b:inst4|74181:inst1|81 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst13~129 {} mux2-8:B_sclector|inst13~131 {} ALU_parallel_8b:inst4|74181:inst1|43~121 {} ALU_parallel_8b:inst4|74181:inst1|81 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 1.220ns 0.579ns 0.391ns 1.497ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.366ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.733 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.733 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.674ns 7.915ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.146 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.146 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.674ns 0.328ns } { 0.000ns 0.984ns 0.494ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst13~129 mux2-8:B_sclector|inst13~131 ALU_parallel_8b:inst4|74181:inst1|43~121 ALU_parallel_8b:inst4|74181:inst1|81 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst13~129 {} mux2-8:B_sclector|inst13~131 {} ALU_parallel_8b:inst4|74181:inst1|43~121 {} ALU_parallel_8b:inst4|74181:inst1|81 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 1.220ns 0.579ns 0.391ns 1.497ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.366ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 57 " "Warning: Circuit may not operate. Detected 57 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 uIR6 1.956 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2\" for clock \"uIR6\" (Hold time is 1.956 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.587 ns + Largest " "Info: + Largest clock skew is 7.587 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 12.690 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 12.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.370 ns) 4.109 ns inst16 2 COMB LCCOMB_X15_Y14_N30 8 " "Info: 2: + IC(2.745 ns) + CELL(0.370 ns) = 4.109 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.915 ns) + CELL(0.666 ns) 12.690 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 3 REG LCFF_X14_Y10_N21 2 " "Info: 3: + IC(7.915 ns) + CELL(0.666 ns) = 12.690 ns; Loc. = LCFF_X14_Y10_N21; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.581 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 16.00 % ) " "Info: Total cell delay = 2.030 ns ( 16.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.660 ns ( 84.00 % ) " "Info: Total interconnect delay = 10.660 ns ( 84.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.690 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.690 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.745ns 7.915ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 5.103 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 5.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.370 ns) 4.109 ns inst16 2 COMB LCCOMB_X15_Y14_N30 8 " "Info: 2: + IC(2.745 ns) + CELL(0.370 ns) = 4.109 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.666 ns) 5.103 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X15_Y14_N11 18 " "Info: 3: + IC(0.328 ns) + CELL(0.666 ns) = 5.103 ns; Loc. = LCFF_X15_Y14_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 39.78 % ) " "Info: Total cell delay = 2.030 ns ( 39.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.073 ns ( 60.22 % ) " "Info: Total interconnect delay = 3.073 ns ( 60.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.103 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.745ns 0.328ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.690 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.690 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.745ns 7.915ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.103 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.745ns 0.328ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.633 ns - Shortest register register " "Info: - Shortest register to register delay is 5.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y14_N11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.616 ns) 1.836 ns mux2-8:B_sclector\|inst13~129 2 COMB LCCOMB_X14_Y12_N14 1 " "Info: 2: + IC(1.220 ns) + CELL(0.616 ns) = 1.836 ns; Loc. = LCCOMB_X14_Y12_N14; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst13~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst13~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 512 408 472 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.206 ns) 2.621 ns mux2-8:B_sclector\|inst13~131 3 COMB LCCOMB_X15_Y12_N20 3 " "Info: 3: + IC(0.579 ns) + CELL(0.206 ns) = 2.621 ns; Loc. = LCCOMB_X15_Y12_N20; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst13~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { mux2-8:B_sclector|inst13~129 mux2-8:B_sclector|inst13~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 512 408 472 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 3.378 ns ALU_parallel_8b:inst4\|74181:inst1\|43~121 4 COMB LCCOMB_X15_Y12_N22 5 " "Info: 4: + IC(0.391 ns) + CELL(0.366 ns) = 3.378 ns; Loc. = LCCOMB_X15_Y12_N22; Fanout = 5; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { mux2-8:B_sclector|inst13~131 ALU_parallel_8b:inst4|74181:inst1|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.650 ns) 5.525 ns ALU_parallel_8b:inst4\|74181:inst1\|81 5 COMB LCCOMB_X14_Y10_N20 8 " "Info: 5: + IC(1.497 ns) + CELL(0.650 ns) = 5.525 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { ALU_parallel_8b:inst4|74181:inst1|43~121 ALU_parallel_8b:inst4|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.633 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 6 REG LCFF_X14_Y10_N21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.633 ns; Loc. = LCFF_X14_Y10_N21; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|81 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 34.55 % ) " "Info: Total cell delay = 1.946 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.687 ns ( 65.45 % ) " "Info: Total interconnect delay = 3.687 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst13~129 mux2-8:B_sclector|inst13~131 ALU_parallel_8b:inst4|74181:inst1|43~121 ALU_parallel_8b:inst4|74181:inst1|81 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst13~129 {} mux2-8:B_sclector|inst13~131 {} ALU_parallel_8b:inst4|74181:inst1|43~121 {} ALU_parallel_8b:inst4|74181:inst1|81 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 1.220ns 0.579ns 0.391ns 1.497ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.366ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.690 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.690 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.745ns 7.915ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.103 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.103 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.745ns 0.328ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst13~129 mux2-8:B_sclector|inst13~131 ALU_parallel_8b:inst4|74181:inst1|43~121 ALU_parallel_8b:inst4|74181:inst1|81 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst13~129 {} mux2-8:B_sclector|inst13~131 {} ALU_parallel_8b:inst4|74181:inst1|43~121 {} ALU_parallel_8b:inst4|74181:inst1|81 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 1.220ns 0.579ns 0.391ns 1.497ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.366ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 35 " "Warning: Circuit may not operate. Detected 35 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 uIR4 1.956 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" and destination pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2\" for clock \"uIR4\" (Hold time is 1.956 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.587 ns + Largest " "Info: + Largest clock skew is 7.587 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 12.807 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 12.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.743 ns) + CELL(0.499 ns) 4.226 ns inst16 2 COMB LCCOMB_X15_Y14_N30 8 " "Info: 2: + IC(2.743 ns) + CELL(0.499 ns) = 4.226 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.915 ns) + CELL(0.666 ns) 12.807 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 3 REG LCFF_X14_Y10_N21 2 " "Info: 3: + IC(7.915 ns) + CELL(0.666 ns) = 12.807 ns; Loc. = LCFF_X14_Y10_N21; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.581 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.149 ns ( 16.78 % ) " "Info: Total cell delay = 2.149 ns ( 16.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.658 ns ( 83.22 % ) " "Info: Total interconnect delay = 10.658 ns ( 83.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.807 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.807 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.743ns 7.915ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 5.220 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 5.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.743 ns) + CELL(0.499 ns) 4.226 ns inst16 2 COMB LCCOMB_X15_Y14_N30 8 " "Info: 2: + IC(2.743 ns) + CELL(0.499 ns) = 4.226 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.666 ns) 5.220 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X15_Y14_N11 18 " "Info: 3: + IC(0.328 ns) + CELL(0.666 ns) = 5.220 ns; Loc. = LCFF_X15_Y14_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.149 ns ( 41.17 % ) " "Info: Total cell delay = 2.149 ns ( 41.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.071 ns ( 58.83 % ) " "Info: Total interconnect delay = 3.071 ns ( 58.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.743ns 0.328ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.807 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.807 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.743ns 7.915ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.743ns 0.328ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.633 ns - Shortest register register " "Info: - Shortest register to register delay is 5.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y14_N11 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y14_N11; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.616 ns) 1.836 ns mux2-8:B_sclector\|inst13~129 2 COMB LCCOMB_X14_Y12_N14 1 " "Info: 2: + IC(1.220 ns) + CELL(0.616 ns) = 1.836 ns; Loc. = LCCOMB_X14_Y12_N14; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst13~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst13~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 512 408 472 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.206 ns) 2.621 ns mux2-8:B_sclector\|inst13~131 3 COMB LCCOMB_X15_Y12_N20 3 " "Info: 3: + IC(0.579 ns) + CELL(0.206 ns) = 2.621 ns; Loc. = LCCOMB_X15_Y12_N20; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst13~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { mux2-8:B_sclector|inst13~129 mux2-8:B_sclector|inst13~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 512 408 472 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 3.378 ns ALU_parallel_8b:inst4\|74181:inst1\|43~121 4 COMB LCCOMB_X15_Y12_N22 5 " "Info: 4: + IC(0.391 ns) + CELL(0.366 ns) = 3.378 ns; Loc. = LCCOMB_X15_Y12_N22; Fanout = 5; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { mux2-8:B_sclector|inst13~131 ALU_parallel_8b:inst4|74181:inst1|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.650 ns) 5.525 ns ALU_parallel_8b:inst4\|74181:inst1\|81 5 COMB LCCOMB_X14_Y10_N20 8 " "Info: 5: + IC(1.497 ns) + CELL(0.650 ns) = 5.525 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { ALU_parallel_8b:inst4|74181:inst1|43~121 ALU_parallel_8b:inst4|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.633 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2 6 REG LCFF_X14_Y10_N21 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.633 ns; Loc. = LCFF_X14_Y10_N21; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|81 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.946 ns ( 34.55 % ) " "Info: Total cell delay = 1.946 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.687 ns ( 65.45 % ) " "Info: Total interconnect delay = 3.687 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst13~129 mux2-8:B_sclector|inst13~131 ALU_parallel_8b:inst4|74181:inst1|43~121 ALU_parallel_8b:inst4|74181:inst1|81 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst13~129 {} mux2-8:B_sclector|inst13~131 {} ALU_parallel_8b:inst4|74181:inst1|43~121 {} ALU_parallel_8b:inst4|74181:inst1|81 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 1.220ns 0.579ns 0.391ns 1.497ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.366ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.807 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.807 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.743ns 7.915ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.743ns 0.328ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst13~129 mux2-8:B_sclector|inst13~131 ALU_parallel_8b:inst4|74181:inst1|43~121 ALU_parallel_8b:inst4|74181:inst1|81 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.633 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst13~129 {} mux2-8:B_sclector|inst13~131 {} ALU_parallel_8b:inst4|74181:inst1|43~121 {} ALU_parallel_8b:inst4|74181:inst1|81 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 1.220ns 0.579ns 0.391ns 1.497ns 0.000ns } { 0.000ns 0.616ns 0.206ns 0.366ns 0.650ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst B_MDR uIR6 12.237 ns register " "Info: tsu for register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst\" (data pin = \"B_MDR\", clock pin = \"uIR6\") is 12.237 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.557 ns + Longest pin register " "Info: + Longest pin to register delay is 20.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns B_MDR 1 PIN PIN_105 9 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 9; PIN Node = 'B_MDR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_MDR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -128 -88 80 -112 "B_MDR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.253 ns) + CELL(0.370 ns) 9.628 ns mux2-8:B_sclector\|inst22 2 COMB LCCOMB_X14_Y11_N4 1 " "Info: 2: + IC(8.253 ns) + CELL(0.370 ns) = 9.628 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst22'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { B_MDR mux2-8:B_sclector|inst22 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 1024 296 360 1072 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.624 ns) 11.695 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X15_Y13_N4 3 " "Info: 3: + IC(1.443 ns) + CELL(0.624 ns) = 11.695 ns; Loc. = LCCOMB_X15_Y13_N4; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { mux2-8:B_sclector|inst22 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.366 ns) 12.450 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X15_Y13_N20 2 " "Info: 4: + IC(0.389 ns) + CELL(0.366 ns) = 12.450 ns; Loc. = LCCOMB_X15_Y13_N20; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 13.198 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X15_Y13_N24 3 " "Info: 5: + IC(0.382 ns) + CELL(0.366 ns) = 13.198 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 13.951 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X15_Y13_N28 3 " "Info: 6: + IC(0.383 ns) + CELL(0.370 ns) = 13.951 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 15.277 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X14_Y10_N8 3 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 15.277 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 17.025 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(1.542 ns) + CELL(0.206 ns) = 17.025 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 17.610 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X13_Y4_N2 8 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 17.610 ns; Loc. = LCCOMB_X13_Y4_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.206 ns) 20.449 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst~feeder 10 COMB LCCOMB_X25_Y10_N28 1 " "Info: 10: + IC(2.633 ns) + CELL(0.206 ns) = 20.449 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst~feeder'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 20.557 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 11 REG LCFF_X25_Y10_N29 1 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 20.557 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.033 ns ( 19.62 % ) " "Info: Total cell delay = 4.033 ns ( 19.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.524 ns ( 80.38 % ) " "Info: Total interconnect delay = 16.524 ns ( 80.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.557 ns" { B_MDR mux2-8:B_sclector|inst22 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.557 ns" { B_MDR {} B_MDR~combout {} mux2-8:B_sclector|inst22 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 8.253ns 1.443ns 0.389ns 0.382ns 0.383ns 1.120ns 1.542ns 0.379ns 2.633ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.624ns 0.366ns 0.366ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 8.280 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to destination register is 8.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.370 ns) 4.109 ns register_4x:inst8\|inst7 2 COMB LCCOMB_X15_Y14_N6 1 " "Info: 2: + IC(2.745 ns) + CELL(0.370 ns) = 4.109 ns; Loc. = LCCOMB_X15_Y14_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { uIR6 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.000 ns) 6.744 ns register_4x:inst8\|inst7~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.635 ns) + CELL(0.000 ns) = 6.744 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 8.280 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst 4 REG LCFF_X25_Y10_N29 1 " "Info: 4: + IC(0.870 ns) + CELL(0.666 ns) = 8.280 ns; Loc. = LCFF_X25_Y10_N29; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 24.52 % ) " "Info: Total cell delay = 2.030 ns ( 24.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.250 ns ( 75.48 % ) " "Info: Total interconnect delay = 6.250 ns ( 75.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.745ns 2.635ns 0.870ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.557 ns" { B_MDR mux2-8:B_sclector|inst22 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.557 ns" { B_MDR {} B_MDR~combout {} mux2-8:B_sclector|inst22 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst~feeder {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 8.253ns 1.443ns 0.389ns 0.382ns 0.383ns 1.120ns 1.542ns 0.379ns 2.633ns 0.000ns } { 0.000ns 1.005ns 0.370ns 0.624ns 0.366ns 0.366ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.280 ns" { uIR6 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.280 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.745ns 2.635ns 0.870ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR LA15 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 35.719 ns register " "Info: tco from clock \"CLR\" to destination pin \"LA15\" through register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2\" is 35.719 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 17.729 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 17.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.624 ns) 4.181 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X25_Y10_N8 1 " "Info: 2: + IC(2.553 ns) + CELL(0.624 ns) = 4.181 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.319 ns) 4.862 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X25_Y10_N6 2 " "Info: 3: + IC(0.362 ns) + CELL(0.319 ns) = 4.862 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 7.426 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X15_Y14_N18 9 " "Info: 4: + IC(2.198 ns) + CELL(0.366 ns) = 7.426 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 8.047 ns inst16 5 COMB LCCOMB_X15_Y14_N30 8 " "Info: 5: + IC(0.415 ns) + CELL(0.206 ns) = 8.047 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.970 ns) 10.517 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X14_Y8_N9 20 " "Info: 6: + IC(1.500 ns) + CELL(0.970 ns) = 10.517 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.651 ns) 12.854 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X15_Y14_N28 1 " "Info: 7: + IC(1.686 ns) + CELL(0.651 ns) = 12.854 ns; Loc. = LCCOMB_X15_Y14_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.577 ns) 13.797 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X15_Y14_N22 1 " "Info: 8: + IC(0.366 ns) + CELL(0.577 ns) = 13.797 ns; Loc. = LCCOMB_X15_Y14_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.353 ns) + CELL(0.000 ns) 16.150 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G1 8 " "Info: 9: + IC(2.353 ns) + CELL(0.000 ns) = 16.150 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.353 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.666 ns) 17.729 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 10 REG LCFF_X15_Y13_N23 2 " "Info: 10: + IC(0.913 ns) + CELL(0.666 ns) = 17.729 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.383 ns ( 30.36 % ) " "Info: Total cell delay = 5.383 ns ( 30.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.346 ns ( 69.64 % ) " "Info: Total interconnect delay = 12.346 ns ( 69.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.729 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.729 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.686 ns + Longest register pin " "Info: + Longest register to pin delay is 17.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2 1 REG LCFF_X15_Y13_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.206 ns) 1.353 ns mux2-8:B_sclector\|inst24~126 2 COMB LCCOMB_X15_Y12_N30 1 " "Info: 2: + IC(1.147 ns) + CELL(0.206 ns) = 1.353 ns; Loc. = LCCOMB_X15_Y12_N30; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~126'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 1.923 ns mux2-8:B_sclector\|inst24~127 3 COMB LCCOMB_X15_Y12_N12 1 " "Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 1.923 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst24~127'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.206 ns) 3.211 ns mux2-8:B_sclector\|inst24~128 4 COMB LCCOMB_X15_Y13_N0 3 " "Info: 4: + IC(1.082 ns) + CELL(0.206 ns) = 3.211 ns; Loc. = LCCOMB_X15_Y13_N0; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 3.802 ns ALU_parallel_8b:inst4\|74181:inst\|44~121 5 COMB LCCOMB_X15_Y13_N26 3 " "Info: 5: + IC(0.385 ns) + CELL(0.206 ns) = 3.802 ns; Loc. = LCCOMB_X15_Y13_N26; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|44~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.624 ns) 4.804 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X15_Y13_N28 3 " "Info: 6: + IC(0.378 ns) + CELL(0.624 ns) = 4.804 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 6.130 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X14_Y10_N8 3 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 6.130 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 7.878 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(1.542 ns) + CELL(0.206 ns) = 7.878 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 8.463 ns ALU_parallel_8b:inst4\|74181:inst1\|78~84 9 COMB LCCOMB_X13_Y4_N26 1 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 8.463 ns; Loc. = LCCOMB_X13_Y4_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~84'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|78~84 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 9.020 ns ALU_parallel_8b:inst4\|74181:inst1\|78~85 10 COMB LCCOMB_X13_Y4_N28 1 " "Info: 10: + IC(0.351 ns) + CELL(0.206 ns) = 9.020 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~85'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { ALU_parallel_8b:inst4|74181:inst1|78~84 ALU_parallel_8b:inst4|74181:inst1|78~85 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.370 ns) 10.966 ns micro_address_generator:inst22\|inst10~33 11 COMB LCCOMB_X14_Y10_N6 2 " "Info: 11: + IC(1.576 ns) + CELL(0.370 ns) = 10.966 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { ALU_parallel_8b:inst4|74181:inst1|78~85 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 11.544 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 12 COMB LCCOMB_X14_Y10_N0 2 " "Info: 12: + IC(0.372 ns) + CELL(0.206 ns) = 11.544 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 12.125 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 13 COMB LCCOMB_X14_Y10_N12 2 " "Info: 13: + IC(0.375 ns) + CELL(0.206 ns) = 12.125 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(3.096 ns) 17.686 ns LA15 14 PIN PIN_33 0 " "Info: 14: + IC(2.465 ns) + CELL(3.096 ns) = 17.686 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'LA15'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { 536 2632 2808 552 "LA15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.150 ns ( 34.77 % ) " "Info: Total cell delay = 6.150 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.536 ns ( 65.23 % ) " "Info: Total interconnect delay = 11.536 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.686 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|78~84 ALU_parallel_8b:inst4|74181:inst1|78~85 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.686 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|78~84 {} ALU_parallel_8b:inst4|74181:inst1|78~85 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} LA15 {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 0.351ns 1.576ns 0.372ns 0.375ns 2.465ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.729 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.729 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.415ns 1.500ns 1.686ns 0.366ns 2.353ns 0.913ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.970ns 0.651ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.686 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 mux2-8:B_sclector|inst24~126 mux2-8:B_sclector|inst24~127 mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|44~121 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|78~84 ALU_parallel_8b:inst4|74181:inst1|78~85 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.686 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst2 {} mux2-8:B_sclector|inst24~126 {} mux2-8:B_sclector|inst24~127 {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|44~121 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|78~84 {} ALU_parallel_8b:inst4|74181:inst1|78~85 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} LA15 {} } { 0.000ns 1.147ns 0.364ns 1.082ns 0.385ns 0.378ns 1.120ns 1.542ns 0.379ns 0.351ns 1.576ns 0.372ns 0.375ns 2.465ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B_MDR LA15 26.833 ns Longest " "Info: Longest tpd from source pin \"B_MDR\" to destination pin \"LA15\" is 26.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns B_MDR 1 PIN PIN_105 9 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 9; PIN Node = 'B_MDR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_MDR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -128 -88 80 -112 "B_MDR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.253 ns) + CELL(0.370 ns) 9.628 ns mux2-8:B_sclector\|inst22 2 COMB LCCOMB_X14_Y11_N4 1 " "Info: 2: + IC(8.253 ns) + CELL(0.370 ns) = 9.628 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst22'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { B_MDR mux2-8:B_sclector|inst22 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 1024 296 360 1072 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.624 ns) 11.695 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X15_Y13_N4 3 " "Info: 3: + IC(1.443 ns) + CELL(0.624 ns) = 11.695 ns; Loc. = LCCOMB_X15_Y13_N4; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { mux2-8:B_sclector|inst22 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.366 ns) 12.450 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X15_Y13_N20 2 " "Info: 4: + IC(0.389 ns) + CELL(0.366 ns) = 12.450 ns; Loc. = LCCOMB_X15_Y13_N20; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 13.198 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X15_Y13_N24 3 " "Info: 5: + IC(0.382 ns) + CELL(0.366 ns) = 13.198 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.370 ns) 13.951 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X15_Y13_N28 3 " "Info: 6: + IC(0.383 ns) + CELL(0.370 ns) = 13.951 ns; Loc. = LCCOMB_X15_Y13_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 15.277 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X14_Y10_N8 3 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 15.277 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.206 ns) 17.025 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X13_Y4_N12 2 " "Info: 8: + IC(1.542 ns) + CELL(0.206 ns) = 17.025 ns; Loc. = LCCOMB_X13_Y4_N12; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 17.610 ns ALU_parallel_8b:inst4\|74181:inst1\|78~84 9 COMB LCCOMB_X13_Y4_N26 1 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 17.610 ns; Loc. = LCCOMB_X13_Y4_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~84'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|78~84 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 18.167 ns ALU_parallel_8b:inst4\|74181:inst1\|78~85 10 COMB LCCOMB_X13_Y4_N28 1 " "Info: 10: + IC(0.351 ns) + CELL(0.206 ns) = 18.167 ns; Loc. = LCCOMB_X13_Y4_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~85'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { ALU_parallel_8b:inst4|74181:inst1|78~84 ALU_parallel_8b:inst4|74181:inst1|78~85 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.370 ns) 20.113 ns micro_address_generator:inst22\|inst10~33 11 COMB LCCOMB_X14_Y10_N6 2 " "Info: 11: + IC(1.576 ns) + CELL(0.370 ns) = 20.113 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { ALU_parallel_8b:inst4|74181:inst1|78~85 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 20.691 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 12 COMB LCCOMB_X14_Y10_N0 2 " "Info: 12: + IC(0.372 ns) + CELL(0.206 ns) = 20.691 ns; Loc. = LCCOMB_X14_Y10_N0; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 21.272 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 13 COMB LCCOMB_X14_Y10_N12 2 " "Info: 13: + IC(0.375 ns) + CELL(0.206 ns) = 21.272 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(3.096 ns) 26.833 ns LA15 14 PIN PIN_33 0 " "Info: 14: + IC(2.465 ns) + CELL(3.096 ns) = 26.833 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'LA15'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.561 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { 536 2632 2808 552 "LA15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.803 ns ( 29.08 % ) " "Info: Total cell delay = 7.803 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.030 ns ( 70.92 % ) " "Info: Total interconnect delay = 19.030 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "26.833 ns" { B_MDR mux2-8:B_sclector|inst22 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|78~84 ALU_parallel_8b:inst4|74181:inst1|78~85 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 LA15 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "26.833 ns" { B_MDR {} B_MDR~combout {} mux2-8:B_sclector|inst22 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|78~84 {} ALU_parallel_8b:inst4|74181:inst1|78~85 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} LA15 {} } { 0.000ns 0.000ns 8.253ns 1.443ns 0.389ns 0.382ns 0.383ns 1.120ns 1.542ns 0.379ns 0.351ns 1.576ns 0.372ns 0.375ns 2.465ns } { 0.000ns 1.005ns 0.370ns 0.624ns 0.366ns 0.366ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 S2 CLR 7.702 ns register " "Info: th for register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3\" (data pin = \"S2\", clock pin = \"CLR\") is 7.702 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 16.477 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 16.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.624 ns) 4.181 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X25_Y10_N8 1 " "Info: 2: + IC(2.553 ns) + CELL(0.624 ns) = 4.181 ns; Loc. = LCCOMB_X25_Y10_N8; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.319 ns) 4.862 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X25_Y10_N6 2 " "Info: 3: + IC(0.362 ns) + CELL(0.319 ns) = 4.862 ns; Loc. = LCCOMB_X25_Y10_N6; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.366 ns) 7.426 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X15_Y14_N18 9 " "Info: 4: + IC(2.198 ns) + CELL(0.366 ns) = 7.426 ns; Loc. = LCCOMB_X15_Y14_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 8.047 ns inst16 5 COMB LCCOMB_X15_Y14_N30 8 " "Info: 5: + IC(0.415 ns) + CELL(0.206 ns) = 8.047 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.764 ns) + CELL(0.666 ns) 16.477 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 6 REG LCFF_X13_Y4_N25 2 " "Info: 6: + IC(7.764 ns) + CELL(0.666 ns) = 16.477 ns; Loc. = LCFF_X13_Y4_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.430 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.185 ns ( 19.33 % ) " "Info: Total cell delay = 3.185 ns ( 19.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.292 ns ( 80.67 % ) " "Info: Total interconnect delay = 13.292 ns ( 80.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.477 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.477 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.415ns 7.764ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.081 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns S2 1 PIN PIN_114 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 8; PIN Node = 'S2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/machine_v1.bdf" { { -744 408 576 -728 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.294 ns) + CELL(0.614 ns) 7.903 ns ALU_parallel_8b:inst4\|74181:inst1\|46~255 2 COMB LCCOMB_X13_Y4_N10 4 " "Info: 2: + IC(6.294 ns) + CELL(0.614 ns) = 7.903 ns; Loc. = LCCOMB_X13_Y4_N10; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|46~255'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.908 ns" { S2 ALU_parallel_8b:inst4|74181:inst1|46~255 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.651 ns) 8.973 ns ALU_parallel_8b:inst4\|74181:inst1\|80 3 COMB LCCOMB_X13_Y4_N24 7 " "Info: 3: + IC(0.419 ns) + CELL(0.651 ns) = 8.973 ns; Loc. = LCCOMB_X13_Y4_N24; Fanout = 7; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|80'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { ALU_parallel_8b:inst4|74181:inst1|46~255 ALU_parallel_8b:inst4|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.081 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 4 REG LCFF_X13_Y4_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.081 ns; Loc. = LCFF_X13_Y4_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|80 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.368 ns ( 26.08 % ) " "Info: Total cell delay = 2.368 ns ( 26.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.713 ns ( 73.92 % ) " "Info: Total interconnect delay = 6.713 ns ( 73.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { S2 ALU_parallel_8b:inst4|74181:inst1|46~255 ALU_parallel_8b:inst4|74181:inst1|80 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { S2 {} S2~combout {} ALU_parallel_8b:inst4|74181:inst1|46~255 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 6.294ns 0.419ns 0.000ns } { 0.000ns 0.995ns 0.614ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.477 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.477 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.553ns 0.362ns 2.198ns 0.415ns 7.764ns } { 0.000ns 1.004ns 0.624ns 0.319ns 0.366ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.081 ns" { S2 ALU_parallel_8b:inst4|74181:inst1|46~255 ALU_parallel_8b:inst4|74181:inst1|80 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.081 ns" { S2 {} S2~combout {} ALU_parallel_8b:inst4|74181:inst1|46~255 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 6.294ns 0.419ns 0.000ns } { 0.000ns 0.995ns 0.614ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 19:12:11 2024 " "Info: Processing ended: Thu May 09 19:12:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
