
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000045                       # Number of seconds simulated
sim_ticks                                    44786000                       # Number of ticks simulated
final_tick                                   44786000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130449                       # Simulator instruction rate (inst/s)
host_op_rate                                   137915                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47210780                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659984                       # Number of bytes of host memory used
host_seconds                                     0.95                       # Real time elapsed on the host
sim_insts                                      123744                       # Number of instructions simulated
sim_ops                                        130829                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          25536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            13                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 13                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         860268834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         570178181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          71450900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          25722324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          80025008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          25722324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          75737954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          25722324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1734827848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    860268834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     71450900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     80025008                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     75737954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1087482695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18577234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18577234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18577234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        860268834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        570178181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         71450900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         25722324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         80025008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         25722324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         75737954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         25722324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1753405082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         13                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       13                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  76864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   77696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      44763000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   13                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    338.036364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   205.207917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.896072                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           73     33.18%     33.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           49     22.27%     55.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     10.00%     65.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      7.27%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      5.00%     77.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      6.36%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.73%     86.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.27%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24     10.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          220                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     12293250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34812000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6005000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10235.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28985.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1716.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1734.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      969                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      36481.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1323000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   721875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7300800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26588790                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               191250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               38668515                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            986.661946                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1928250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37808250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   204120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   111375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1138800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23385960                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3000750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30383805                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            775.270118                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      7361500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33043000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  11818                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             9436                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1038                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                9058                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   5442                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            60.079488                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    878                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  64                       # Number of system calls
system.cpu0.numCycles                           89573                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             22395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         77042                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      11818                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              6320                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        33861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2173                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     9204                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  637                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             57346                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.503924                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.825107                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   42337     73.83%     73.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1207      2.10%     75.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1390      2.42%     78.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     906      1.58%     79.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    1356      2.36%     82.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     807      1.41%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1302      2.27%     85.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2060      3.59%     89.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5981     10.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               57346                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.131937                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.860103                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16526                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                28539                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     7788                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 3712                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   781                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1051                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  318                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 75201                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1161                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   781                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   18127                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   4220                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7300                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     9820                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                17098                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 73022                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   11                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  7208                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    73                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  9401                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              85943                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               349450                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          100673                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                57249                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   28694                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               142                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           140                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    18080                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               12257                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8678                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              662                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             457                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     69806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                286                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    52692                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2121                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          22093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        85135                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            91                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        57346                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.918844                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.968798                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              29427     51.31%     51.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3146      5.49%     56.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              24773     43.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          57346                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                32793     62.24%     62.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3646      6.92%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     69.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                9305     17.66%     86.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               6945     13.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 52692                       # Type of FU issued
system.cpu0.iq.rate                          0.588258                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            164795                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            92187                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        51540                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 52664                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              65                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         4410                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2084                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   781                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   3106                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  486                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              70101                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                12257                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8678                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               127                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    17                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  455                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            30                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           215                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          552                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 767                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                52200                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 9064                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              492                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                       15886                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6467                       # Number of branches executed
system.cpu0.iew.exec_stores                      6822                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.582765                       # Inst execution rate
system.cpu0.iew.wb_sent                         51738                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        51568                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    34767                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    73715                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.575709                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.471641                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          22106                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            195                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              733                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        54073                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.887670                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.630067                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        33910     62.71%     62.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         7464     13.80%     76.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         8044     14.88%     91.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1487      2.75%     94.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          427      0.79%     94.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          734      1.36%     96.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          675      1.25%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           98      0.18%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1234      2.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        54073                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               42468                       # Number of instructions committed
system.cpu0.commit.committedOps                 47999                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         14441                       # Number of memory references committed
system.cpu0.commit.loads                         7847                       # Number of loads committed
system.cpu0.commit.membars                        116                       # Number of memory barriers committed
system.cpu0.commit.branches                      5796                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    42723                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 300                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           29945     62.39%     62.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      7.52%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           7847     16.35%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6594     13.74%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            47999                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1234                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      122644                       # The number of ROB reads
system.cpu0.rob.rob_writes                     143494                       # The number of ROB writes
system.cpu0.timesIdled                            399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          32227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      42468                       # Number of Instructions Simulated
system.cpu0.committedOps                        47999                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.109188                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.109188                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.474116                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.474116                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   70641                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  34530                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   182392                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   26809                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  17064                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               28                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          212.573737                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              12089                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              369                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            32.761518                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   212.573737                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.207592                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.207592                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.333008                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            31048                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           31048                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         8519                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           8519                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3471                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3471                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        11990                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           11990                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        11993                       # number of overall hits
system.cpu0.dcache.overall_hits::total          11993                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          251                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2971                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2971                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3222                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3222                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3222                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3222                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14149751                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14149751                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    156172473                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    156172473                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    170322224                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    170322224                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    170322224                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    170322224                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         8770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         8770                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6442                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6442                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        15212                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        15212                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        15215                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        15215                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.028620                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028620                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.461192                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.461192                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.211806                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.211806                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.211765                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.211765                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56373.509960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56373.509960                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52565.625379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52565.625379                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52862.266915                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52862.266915                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52862.266915                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52862.266915                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          462                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu0.dcache.writebacks::total               13                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           89                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2727                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2727                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2816                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2816                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2816                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2816                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          244                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          244                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          406                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          406                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9373499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9373499                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     13188251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13188251                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     22561750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     22561750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     22561750                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     22561750                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.018472                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.018472                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.037876                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037876                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.026689                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.026689                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.026684                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.026684                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 57861.104938                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57861.104938                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54050.209016                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54050.209016                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 55570.812808                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55570.812808                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 55570.812808                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55570.812808                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              224                       # number of replacements
system.cpu0.icache.tags.tagsinuse          259.370894                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               8422                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              601                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            14.013311                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   259.370894                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.506584                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.506584                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            19009                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           19009                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         8422                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           8422                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         8422                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            8422                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         8422                       # number of overall hits
system.cpu0.icache.overall_hits::total           8422                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          782                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          782                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          782                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           782                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          782                       # number of overall misses
system.cpu0.icache.overall_misses::total          782                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43079750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43079750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43079750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43079750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43079750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43079750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         9204                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         9204                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         9204                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         9204                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         9204                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         9204                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.084963                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.084963                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.084963                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.084963                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.084963                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.084963                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55089.194373                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55089.194373                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55089.194373                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55089.194373                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55089.194373                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55089.194373                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          134                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          180                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          180                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          180                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          602                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          602                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          602                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33110500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33110500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33110500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33110500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33110500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33110500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.065406                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.065406                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.065406                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.065406                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.065406                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.065406                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 55000.830565                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55000.830565                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 55000.830565                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55000.830565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 55000.830565                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55000.830565                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   5247                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             5004                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              172                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                5053                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3314                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            65.584801                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    106                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           21299                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              5148                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         39334                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       5247                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              3420                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        13074                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    387                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     3616                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   61                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             18423                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.188677                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.296713                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   12040     65.35%     65.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     500      2.71%     68.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     217      1.18%     69.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     363      1.97%     71.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     307      1.67%     72.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     355      1.93%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     251      1.36%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1330      7.22%     83.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3060     16.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               18423                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.246350                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.846753                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    3081                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                10387                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     1594                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 3195                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   166                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 110                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 36308                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   166                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4154                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1129                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1190                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     3686                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 8098                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 35804                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  7886                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                    14                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              52630                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               175413                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           54508                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                43583                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    9044                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    15583                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                7709                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                782                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              295                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              70                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     35065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 42                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    29642                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              495                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           6208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        28374                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        18423                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.608967                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.771570                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3290     17.86%     17.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                624      3.39%     21.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              14509     78.75%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          18423                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                19551     65.96%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3076     10.38%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.33% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6478     21.85%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                537      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 29642                       # Type of FU issued
system.cpu1.iq.rate                          1.391709                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             78200                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            41326                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        29328                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 29642                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1582                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          254                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   166                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    702                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              35110                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 7709                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 782                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            83                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 148                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                29535                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 6391                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              105                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        6925                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    4108                       # Number of branches executed
system.cpu1.iew.exec_stores                       534                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.386685                       # Inst execution rate
system.cpu1.iew.wb_sent                         29358                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        29328                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    24048                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    43373                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.376966                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.554446                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           6146                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              145                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        17555                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.646198                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.115600                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         5989     34.12%     34.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         5643     32.14%     66.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2306     13.14%     79.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1346      7.67%     87.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           89      0.51%     87.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1014      5.78%     93.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           47      0.27%     93.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           70      0.40%     94.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1051      5.99%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        17555                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               28354                       # Number of instructions committed
system.cpu1.commit.committedOps                 28899                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          6655                       # Number of memory references committed
system.cpu1.commit.loads                         6127                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                      4074                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    24911                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  54                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           19169     66.33%     66.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075     10.64%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           6127     21.20%     98.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           528      1.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            28899                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1051                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       51367                       # The number of ROB reads
system.cpu1.rob.rob_writes                      71023                       # The number of ROB writes
system.cpu1.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       68273                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      28354                       # Number of Instructions Simulated
system.cpu1.committedOps                        28899                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.751181                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.751181                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.331236                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.331236                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   44521                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  20583                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   107244                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   23596                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   7282                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           13.998812                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               6643                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               75                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            88.573333                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    13.998812                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.013671                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.013671                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           75                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.073242                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            13819                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           13819                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         6154                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           6154                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          485                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           485                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         6639                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            6639                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         6641                       # number of overall hits
system.cpu1.dcache.overall_hits::total           6641                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          180                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          180                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           37                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          217                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           217                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          218                       # number of overall misses
system.cpu1.dcache.overall_misses::total          218                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3943490                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3943490                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1469250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1469250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        37000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      5412740                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5412740                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      5412740                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5412740                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         6334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          522                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          522                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         6856                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6856                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         6859                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6859                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.028418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028418                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.070881                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.070881                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.031651                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.031651                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.031783                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.031783                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 21908.277778                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21908.277778                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 39709.459459                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39709.459459                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24943.502304                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24943.502304                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24829.082569                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24829.082569                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.875000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          110                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          131                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          131                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           70                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           86                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           87                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1375255                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1375255                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       451000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       451000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1826255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1826255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1835255                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1835255                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011051                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011051                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.030651                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030651                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012544                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012544                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012684                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012684                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 19646.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19646.500000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28187.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28187.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 21235.523256                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21235.523256                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 21094.885057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21094.885057                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            9.585681                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3542                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            70.840000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     9.585681                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.018722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.018722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             7282                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            7282                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         3542                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           3542                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         3542                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            3542                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         3542                       # number of overall hits
system.cpu1.icache.overall_hits::total           3542                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           74                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           74                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           74                       # number of overall misses
system.cpu1.icache.overall_misses::total           74                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4420000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4420000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4420000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4420000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4420000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4420000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         3616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         3616                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3616                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         3616                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3616                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.020465                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020465                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.020465                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020465                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.020465                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020465                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59729.729730                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59729.729730                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59729.729730                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59729.729730                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59729.729730                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59729.729730                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           91                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3134750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3134750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3134750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3134750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3134750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3134750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.013827                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.013827                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.013827                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.013827                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.013827                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.013827                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst        62695                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        62695                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst        62695                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        62695                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst        62695                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        62695                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   5050                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4738                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              188                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                3351                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   3136                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.584005                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    117                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           20780                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              5158                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         38401                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       5050                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              3253                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        12482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    413                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     3576                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   69                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             17854                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.217318                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.304153                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   11510     64.47%     64.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     595      3.33%     67.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     224      1.25%     69.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     266      1.49%     70.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     402      2.25%     72.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     273      1.53%     74.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     320      1.79%     76.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1258      7.05%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3006     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               17854                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.243022                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.847979                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    3001                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 9862                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     1671                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 3142                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   178                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 140                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 35941                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   178                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3983                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1080                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1186                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     3750                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 7677                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 35290                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  7465                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    12                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands              51199                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               172750                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           53665                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                41581                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    9614                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                22                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    15055                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                7685                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                856                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              293                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              71                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     34466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 49                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    28660                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              655                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           6706                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        30141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            11                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        17854                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.605243                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.775534                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3236     18.12%     18.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                576      3.23%     21.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              14042     78.65%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          17854                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                18686     65.20%     65.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3076     10.73%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.93% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                6360     22.19%     98.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                538      1.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 28660                       # Type of FU issued
system.cpu2.iq.rate                          1.379211                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             75827                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            41227                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        28349                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 28660                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         1697                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          341                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   178                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    751                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              34518                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 7685                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 856                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            87                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 168                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                28538                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 6266                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              120                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        6796                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3874                       # Number of branches executed
system.cpu2.iew.exec_stores                       530                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.373340                       # Inst execution rate
system.cpu2.iew.wb_sent                         28383                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        28349                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    23410                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    42151                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.364244                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.555384                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           6643                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              160                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        16925                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.643072                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.122919                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         5858     34.61%     34.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         5310     31.37%     65.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2266     13.39%     79.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1363      8.05%     87.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           60      0.35%     87.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          921      5.44%     93.22% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           38      0.22%     93.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           67      0.40%     93.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1042      6.16%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        16925                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               27284                       # Number of instructions committed
system.cpu2.commit.committedOps                 27809                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          6503                       # Number of memory references committed
system.cpu2.commit.loads                         5988                       # Number of loads committed
system.cpu2.commit.membars                         22                       # Number of memory barriers committed
system.cpu2.commit.branches                      3809                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    24082                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  52                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           18231     65.56%     65.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075     11.06%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.62% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           5988     21.53%     98.15% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           515      1.85%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            27809                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1042                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       50166                       # The number of ROB reads
system.cpu2.rob.rob_writes                      69902                       # The number of ROB writes
system.cpu2.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       68792                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      27284                       # Number of Instructions Simulated
system.cpu2.committedOps                        27809                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.761619                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.761619                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.312993                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.312993                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   43070                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  20230                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   103947                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   22135                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   7192                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           13.472660                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               6536                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               74                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            88.324324                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    13.472660                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.013157                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.013157                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           74                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.072266                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            13593                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           13593                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         6060                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           6060                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          472                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           472                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         6532                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            6532                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         6534                       # number of overall hits
system.cpu2.dcache.overall_hits::total           6534                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          175                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          175                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           37                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          212                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           212                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          213                       # number of overall misses
system.cpu2.dcache.overall_misses::total          213                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3580490                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3580490                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1451500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1451500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        41000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        41000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      5031990                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      5031990                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      5031990                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      5031990                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         6235                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6235                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          509                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          509                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         6744                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         6744                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         6747                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         6747                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.028067                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028067                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.072692                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.072692                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.031435                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031435                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.031570                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031570                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 20459.942857                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 20459.942857                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 39229.729730                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 39229.729730                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13666.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13666.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 23735.801887                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23735.801887                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 23624.366197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23624.366197                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     5.600000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          107                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          128                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          128                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           68                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           84                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           84                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           85                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1294755                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1294755                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       447250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       447250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        32000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        32000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1742005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1742005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1751005                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1751005                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010906                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010906                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.031434                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.031434                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012456                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012456                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.012598                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012598                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 19040.514706                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19040.514706                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 27953.125000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27953.125000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10666.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 20738.154762                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20738.154762                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 20600.058824                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20600.058824                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            9.656780                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3493                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.375000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     9.656780                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.018861                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.018861                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             7208                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            7208                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         3493                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           3493                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         3493                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            3493                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         3493                       # number of overall hits
system.cpu2.icache.overall_hits::total           3493                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           83                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           83                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           83                       # number of overall misses
system.cpu2.icache.overall_misses::total           83                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4932750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4932750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4932750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4932750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4932750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4932750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         3576                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3576                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         3576                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3576                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         3576                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3576                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.023210                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.023210                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.023210                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.023210                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.023210                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.023210                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 59430.722892                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59430.722892                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 59430.722892                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59430.722892                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 59430.722892                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59430.722892                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           27                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           27                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           56                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           56                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3578500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3578500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3578500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3578500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3578500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3578500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.015660                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.015660                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.015660                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.015660                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.015660                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.015660                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 63901.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63901.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 63901.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63901.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 63901.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63901.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4572                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             4214                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              186                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                4348                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2869                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            65.984361                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    117                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           20457                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              5390                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         36120                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4572                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              2986                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        11775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    413                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     3564                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   67                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             17379                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.149951                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.277137                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   11439     65.82%     65.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     464      2.67%     68.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     270      1.55%     70.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     244      1.40%     71.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     358      2.06%     73.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     288      1.66%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     326      1.88%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1120      6.44%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2870     16.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               17379                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.223493                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.765655                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    3172                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 9498                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     1617                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2915                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   177                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 169                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   33                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 33652                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   177                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    4083                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1023                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1495                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     3547                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 7054                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 33002                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  6849                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              47295                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               161631                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           50459                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                38504                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    8783                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                30                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            33                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    13913                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                7428                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                761                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              253                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              56                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     32269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 61                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    26851                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              616                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           6208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        28087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            22                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        17379                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.545026                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.817982                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3659     21.05%     21.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                589      3.39%     24.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              13131     75.56%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          17379                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                17163     63.92%     63.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3076     11.46%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.38% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                6108     22.75%     98.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                504      1.88%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 26851                       # Type of FU issued
system.cpu3.iq.rate                          1.312558                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             71695                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            38548                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        26555                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 26851                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         1669                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          265                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   177                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    693                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              32333                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 7428                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 761                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 161                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                26738                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 6021                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              111                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        6522                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3434                       # Number of branches executed
system.cpu3.iew.exec_stores                       501                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.307034                       # Inst execution rate
system.cpu3.iew.wb_sent                         26590                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        26555                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    22048                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    39349                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.298089                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.560319                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           6147                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              157                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        16510                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.582193                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.126731                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         6179     37.43%     37.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         4929     29.85%     67.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         2176     13.18%     80.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1244      7.53%     88.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           59      0.36%     88.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          787      4.77%     93.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           49      0.30%     93.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           52      0.31%     93.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1035      6.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        16510                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               25638                       # Number of instructions committed
system.cpu3.commit.committedOps                 26122                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          6255                       # Number of memory references committed
system.cpu3.commit.loads                         5759                       # Number of loads committed
system.cpu3.commit.membars                         21                       # Number of memory barriers committed
system.cpu3.commit.branches                      3395                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    22800                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  47                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           16792     64.28%     64.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075     11.77%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           5759     22.05%     98.10% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           496      1.90%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            26122                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1035                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       47575                       # The number of ROB reads
system.cpu3.rob.rob_writes                      65472                       # The number of ROB writes
system.cpu3.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       69115                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      25638                       # Number of Instructions Simulated
system.cpu3.committedOps                        26122                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.797917                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.797917                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.253263                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.253263                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   40711                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  19490                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    97836                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   19644                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   6930                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    17                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           13.900121                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6281                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               80                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            78.512500                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    13.900121                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.013574                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.013574                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           80                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13045                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13045                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         5820                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           5820                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          450                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           450                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         6270                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6270                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         6272                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6272                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          158                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          158                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           38                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          196                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           196                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          197                       # number of overall misses
system.cpu3.dcache.overall_misses::total          197                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      3224993                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3224993                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1613250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1613250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        51000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      4838243                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4838243                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      4838243                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4838243                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         5978                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         5978                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          488                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          488                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         6466                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6466                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         6469                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6469                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.026430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026430                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.077869                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.077869                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.030312                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.030312                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.030453                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.030453                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 20411.348101                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20411.348101                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 42453.947368                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 42453.947368                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12750                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12750                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 24684.913265                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 24684.913265                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 24559.609137                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 24559.609137                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.750000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           89                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          109                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          109                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           69                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           87                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           88                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1398754                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1398754                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       527500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       527500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1926254                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1926254                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1935754                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1935754                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.011542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011542                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.036885                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.036885                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.013455                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013455                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.013603                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013603                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 20271.797101                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20271.797101                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 29305.555556                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 29305.555556                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 22140.850575                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22140.850575                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 21997.204545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21997.204545                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            9.118163                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3488                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            65.811321                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     9.118163                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.017809                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.017809                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             7181                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            7181                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         3488                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           3488                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         3488                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            3488                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         3488                       # number of overall hits
system.cpu3.icache.overall_hits::total           3488                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           76                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           76                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            76                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           76                       # number of overall misses
system.cpu3.icache.overall_misses::total           76                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4422998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4422998                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4422998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4422998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4422998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4422998                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         3564                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3564                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         3564                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3564                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         3564                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3564                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.021324                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021324                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.021324                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021324                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.021324                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021324                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 58197.342105                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 58197.342105                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 58197.342105                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 58197.342105                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 58197.342105                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 58197.342105                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           86                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           23                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           23                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3385501                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3385501                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3385501                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3385501                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3385501                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3385501                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.014871                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.014871                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.014871                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.014871                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.014871                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.014871                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63877.377358                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63877.377358                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63877.377358                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63877.377358                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63877.377358                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63877.377358                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1145                       # Transaction distribution
system.membus.trans_dist::ReadResp               1144                       # Transaction distribution
system.membus.trans_dist::Writeback                13                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq               283                       # Transaction distribution
system.membus.trans_dist::ReadExResp              283                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   78464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              228                       # Total snoops (count)
system.membus.snoop_fanout::samples              1462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1462                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1844499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3194000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2161494                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy             264250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             461245                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             297500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            450995                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy            282999                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer14.occupancy            462746                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
