Time resolution is 1 ps
$finish called at time : 100 s : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab3/4_0/traffic_lights_simple/traffic_lights_simple.srcs/sim_1/new/traffic_lights_simple_tb.v" Line 14
