# Wavedac_test
# 2014-08-03 02:38:05Z

set_location "ClockBlock" clockblockcell -1 -1 0
set_location "Net_40" 2 2 0 0
set_location "Net_41" 2 3 1 0
set_location "Net_42" 3 3 0 0
set_io "WaveDAC_out(0)" iocell 0 0
set_location "\SPIS_1:BSPIS:es3:SPISlave:BitCounter\" 3 2 7
set_location "\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\" 3 1 4
set_location "\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\" 2 3 4
set_location "\SPIS_1:BSPIS:es3:SPISlave:byte_complete\" 2 3 0 1
set_location "\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\" 2 2 1 2
set_location "\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\" 3 2 0 3
set_location "\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\" 3 2 0 2
set_location "\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\" 2 1 0 2
set_location "\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\" 2 1 1 1
set_location "\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\" 3 1 0 3
set_location "\SPIS_1:BSPIS:es3:SPISlave:rx_status_4\" 3 1 1 2
set_location "\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\" 2 1 2
set_location "\SPIS_1:BSPIS:es3:SPISlave:sync_1\" 2 1 5 1
set_location "\SPIS_1:BSPIS:es3:SPISlave:sync_2\" 2 1 5 2
set_location "\SPIS_1:BSPIS:es3:SPISlave:sync_3\" 3 3 5 0
set_location "\SPIS_1:BSPIS:es3:SPISlave:sync_4\" 2 1 5 0
set_location "\SPIS_1:BSPIS:es3:SPISlave:tx_load\" 2 2 1 0
set_location "\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\" 2 3 0 0
set_location "\TFTSHIELD_1:CR_1:Sync:ctrl_reg\" 2 3 6
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\" 3 0 7
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\" 2 0 4
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\" 2 2 4
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\" 3 0 1 3
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\" 2 3 1 1
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\" 3 0 0 0
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\" 2 3 0 2
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\" 2 0 1 0
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\" 2 2 2
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:state_0\" 2 0 1 3
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:state_1\" 3 3 0 2
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:state_2\" 3 1 1 0
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\" 2 0 0 2
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\" 2 3 0 3
set_location "\TFTSHIELD_1:SPIM_1:RxInternalInterrupt\" interrupt -1 -1 0
set_location "\TFTSHIELD_1:SPIM_1:TxInternalInterrupt\" interrupt -1 -1 1
set_location "\WaveDAC8_1:BuffAmp:ABuf\" abufcell -1 -1 2
set_location "\WaveDAC8_1:Net_107\" 3 1 0 2
set_location "\WaveDAC8_1:Net_134\" 3 1 0 1
set_location "\WaveDAC8_1:Net_183\" 3 1 0 0
set_location "\WaveDAC8_1:VDAC8:viDAC8\" vidaccell -1 -1 2
set_location "\WaveDAC8_1:Wave1_DMA\" drqcell -1 -1 0
set_location "\WaveDAC8_1:Wave2_DMA\" drqcell -1 -1 1
set_location "__ONE__" 2 2 0 3
set_io "cs_lcd(0)" iocell 6 4
set_io "dc_lcd(0)" iocell 6 3
set_io "miso(0)" iocell 1 3
set_io "miso_lcd(0)" iocell 6 6
set_io "mosi(0)" iocell 1 4
set_io "mosi_lcd(0)" iocell 6 5
set_io "rt_cs(0)" iocell 6 2
set_io "sclk(0)" iocell 1 1
set_io "sclk_lcd(0)" iocell 6 7
set_io "ss_lcd(0)" iocell 12 6
