{"cells":[{"cell_type":"markdown","metadata":{"id":"c3XfWgWlCVYr"},"source":["# ğŸ”§ RTL Agent Pipeline\n","**Natural Language â†’ Gemini LLM â†’ Verilog RTL â†’ Icarus Simulation â†’ Auto-Repair Loop**\n","\n","```\n","Natural-Language / PDF Input\n","         â†“\n","   Gemini LLM (RTL + Testbench Generation)\n","         â†“\n","   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”\n","   â”‚      AGENT CONTROL LAYER        â”‚\n","   â”‚  â€¢ Tracks iteration state       â”‚\n","   â”‚  â€¢ Decides compile vs repair    â”‚\n","   â”‚  â€¢ Maintains best candidate     â”‚\n","   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜\n","                  â†“\n","         Icarus Verilog (iverilog + vvp)\n","                  â†“\n","   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”\n","   â”‚     AGENT DECISION POLICY       â”‚\n","   â”‚  â€¢ Classify: pass / fail        â”‚\n","   â”‚  â€¢ Send errors back to Gemini   â”‚\n","   â”‚  â€¢ Accept or retry (max 3)      â”‚\n","   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜\n","                  â†“\n","        Final RTL + Simulation Report\n","```\n","\n","---\n","**Instructions:**\n","1. Run Cell 1 to install dependencies\n","2. Run Cell 2 to set your Gemini API key\n","3. Run Cell 3 to paste all pipeline code\n","4. Run Cell 4 and enter your hardware description (or upload a PDF)\n","5. Watch the agent iterate automatically!"]},{"cell_type":"code","execution_count":null,"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"executionInfo":{"elapsed":19943,"status":"ok","timestamp":1772060017966,"user":{"displayName":"Srija Vuppala","userId":"02576353045002077820"},"user_tz":360},"id":"mFnS5liJCVYt","outputId":"21dd7958-ab83-4a45-c902-47ceda3d5282"},"outputs":[{"output_type":"stream","name":"stdout","text":["Reading package lists...\n","Building dependency tree...\n","Reading state information...\n","Suggested packages:\n","  gtkwave\n","The following NEW packages will be installed:\n","  iverilog\n","0 upgraded, 1 newly installed, 0 to remove and 2 not upgraded.\n","Need to get 2,130 kB of archives.\n","After this operation, 6,749 kB of additional disk space will be used.\n","Get:1 http://archive.ubuntu.com/ubuntu jammy/universe amd64 iverilog amd64 11.0-1.1 [2,130 kB]\n","Fetched 2,130 kB in 0s (5,644 kB/s)\n","Selecting previously unselected package iverilog.\n","(Reading database ... 117540 files and directories currently installed.)\n","Preparing to unpack .../iverilog_11.0-1.1_amd64.deb ...\n","Unpacking iverilog (11.0-1.1) ...\n","Setting up iverilog (11.0-1.1) ...\n","Processing triggers for man-db (2.10.2-1) ...\n","\u001b[2K   \u001b[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”\u001b[0m \u001b[32m24.9/24.9 MB\u001b[0m \u001b[31m75.8 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n","\u001b[?25hâœ… All dependencies installed.\n"]}],"source":["# ============================================================\n","# CELL 1: Install Dependencies\n","# ============================================================\n","!apt-get install -y iverilog -q\n","!pip install google-generativeai PyMuPDF Pillow -q\n","print('âœ… All dependencies installed.')"]},{"cell_type":"code","execution_count":null,"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"executionInfo":{"elapsed":5546,"status":"ok","timestamp":1772060023517,"user":{"displayName":"Srija Vuppala","userId":"02576353045002077820"},"user_tz":360},"id":"aYiTol0GCVYt","outputId":"3323e332-207b-4bb9-9e10-77e48efd55fd"},"outputs":[{"output_type":"stream","name":"stderr","text":["/usr/local/lib/python3.12/dist-packages/google/colab/_import_hooks/_hook_injector.py:55: FutureWarning: \n","\n","All support for the `google.generativeai` package has ended. It will no longer be receiving \n","updates or bug fixes. Please switch to the `google.genai` package as soon as possible.\n","See README for more details:\n","\n","https://github.com/google-gemini/deprecated-generative-ai-python/blob/main/README.md\n","\n","  loader.exec_module(module)\n"]},{"output_type":"stream","name":"stdout","text":["âœ… Gemini configured.\n"]}],"source":["# CELL 2 - Replace model names with these\n","from google.colab import userdata\n","import google.generativeai as genai\n","\n","GEMINI_API_KEY = userdata.get('GEMINI_API_KEY')\n","genai.configure(api_key=GEMINI_API_KEY)\n","text_model   = genai.GenerativeModel('gemini-2.5-flash-lite')\n","vision_model = genai.GenerativeModel('gemini-2.5-flash-lite')\n","print('âœ… Gemini configured.')"]},{"cell_type":"code","execution_count":null,"metadata":{"colab":{"base_uri":"https://localhost:8080/","height":538},"executionInfo":{"elapsed":658,"status":"ok","timestamp":1772060024189,"user":{"displayName":"Srija Vuppala","userId":"02576353045002077820"},"user_tz":360},"id":"-dqc1pvCEIEb","outputId":"284fd0e0-1b52-4709-89f2-6b469ca06643"},"outputs":[{"output_type":"stream","name":"stdout","text":["models/gemini-2.5-flash\n","models/gemini-2.5-pro\n","models/gemini-2.0-flash\n","models/gemini-2.0-flash-001\n","models/gemini-2.0-flash-exp-image-generation\n","models/gemini-2.0-flash-lite-001\n","models/gemini-2.0-flash-lite\n","models/gemini-2.5-flash-preview-tts\n","models/gemini-2.5-pro-preview-tts\n","models/gemma-3-1b-it\n","models/gemma-3-4b-it\n","models/gemma-3-12b-it\n","models/gemma-3-27b-it\n","models/gemma-3n-e4b-it\n","models/gemma-3n-e2b-it\n","models/gemini-flash-latest\n","models/gemini-flash-lite-latest\n","models/gemini-pro-latest\n","models/gemini-2.5-flash-lite\n","models/gemini-2.5-flash-image\n","models/gemini-2.5-flash-lite-preview-09-2025\n","models/gemini-3-pro-preview\n","models/gemini-3-flash-preview\n","models/gemini-3.1-pro-preview\n","models/gemini-3.1-pro-preview-customtools\n","models/gemini-3-pro-image-preview\n","models/nano-banana-pro-preview\n","models/gemini-robotics-er-1.5-preview\n","models/gemini-2.5-computer-use-preview-10-2025\n","models/deep-research-pro-preview-12-2025\n"]}],"source":["for m in genai.list_models():\n","    if 'generateContent' in m.supported_generation_methods:\n","        print(m.name)"]},{"cell_type":"code","execution_count":null,"metadata":{"id":"Ssfognn7CVYt","colab":{"base_uri":"https://localhost:8080/"},"executionInfo":{"status":"ok","timestamp":1772060024770,"user_tz":360,"elapsed":577,"user":{"displayName":"Srija Vuppala","userId":"02576353045002077820"}},"outputId":"3e503449-0162-4e1c-e634-650018994cc3"},"outputs":[{"output_type":"stream","name":"stdout","text":["âœ… Pipeline code loaded. Run the next cell to start.\n"]}],"source":["# ============================================================\n","# CELL 3: Full Pipeline Code\n","# ============================================================\n","import subprocess\n","import json\n","import re\n","import os\n","import io\n","import fitz          # PyMuPDF\n","from PIL import Image\n","from pathlib import Path\n","\n","WORK_DIR = Path('/content/rtl_agent')\n","WORK_DIR.mkdir(exist_ok=True)\n","\n","MAX_RETRIES = 3\n","\n","# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","# INPUT LAYER: PDF or Text\n","# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","\n","def extract_from_pdf(pdf_path: str) -> str:\n","    \"\"\"Extract everything from a PDF and let Gemini decide what's relevant.\"\"\"\n","    print(f'ğŸ“„ Reading PDF: {pdf_path}')\n","    doc = fitz.open(pdf_path)\n","    all_text = ''\n","    all_images = []\n","\n","    for page_num in range(len(doc)):\n","        page = doc.load_page(page_num)\n","        all_text += f'\\n--- Page {page_num+1} ---\\n'\n","        all_text += page.get_text()\n","\n","        for img in page.get_images(full=True):\n","            xref = img[0]\n","            base_img = doc.extract_image(xref)\n","            pil_img = Image.open(io.BytesIO(base_img['image']))\n","            all_images.append(pil_img)\n","\n","    print(f'  â†’ Extracted {len(all_text)} chars, {len(all_images)} images')\n","\n","    # Let Gemini summarize everything into a hardware description\n","    prompt_parts = [\n","        'You are an expert hardware design engineer. '\n","        'I am giving you raw content extracted from a document (text + images). '\n","        'Extract and summarize ALL hardware-relevant information: '\n","        'module names, port lists, truth tables, timing specs, logic descriptions, constraints. '\n","        'Output a clean, structured hardware specification that can be used to write Verilog RTL.\\n\\n'\n","        f'RAW TEXT:\\n{all_text}'\n","    ] + all_images\n","\n","    response = vision_model.generate_content(prompt_parts)\n","    hw_spec = response.text\n","    print('  â†’ Gemini distilled PDF into hardware spec.')\n","    return hw_spec\n","\n","\n","def get_hardware_description() -> str:\n","    \"\"\"Prompt user: type description OR upload a PDF.\"\"\"\n","    print('\\n' + '='*60)\n","    print('RTL AGENT PIPELINE - Input')\n","    print('='*60)\n","    print('Options:')\n","    print('  [1] Type / paste a hardware description')\n","    print('  [2] Provide a PDF file path')\n","    choice = input('\\nChoice (1 or 2): ').strip()\n","\n","    if choice == '2':\n","        pdf_path = input('PDF path (e.g. /content/spec.pdf): ').strip()\n","        return extract_from_pdf(pdf_path)\n","    else:\n","        print('\\nPaste your hardware description below.')\n","        print('(Type END on a new line when done)\\n')\n","        lines = []\n","        while True:\n","            line = input()\n","            if line.strip().upper() == 'END':\n","                break\n","            lines.append(line)\n","        return '\\n'.join(lines)\n","\n","\n","# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","# LLM LAYER: Gemini calls\n","# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","\n","def gemini_generate_rtl(hw_description: str) -> dict:\n","    \"\"\"Ask Gemini to generate RTL + Testbench from a hardware description.\"\"\"\n","    prompt = f\"\"\"You are an expert RTL design engineer using SystemVerilog/Verilog.\n","\n","Given this hardware description, generate:\n","1. A synthesizable RTL module (DUT)\n","2. A self-contained Icarus Verilog-compatible testbench that:\n","   - Instantiates the DUT\n","   - Applies all meaningful input combinations\n","   - Uses $display to print results\n","   - Ends with $finish\n","   - Uses only Icarus-compatible constructs (no $fatal, no assertions)\n","\n","HARDWARE DESCRIPTION:\n","{hw_description}\n","\n","Respond ONLY in this exact JSON format:\n","{{\n","  \"module_name\": \"<top module name>\",\n","  \"rtl_code\": \"<full Verilog/SV code for DUT>\",\n","  \"testbench_code\": \"<full Verilog/SV testbench code>\",\n","  \"explanation\": \"<brief explanation of the design>\"\n","}}\n","\n","Output ONLY the JSON. No markdown, no backticks.\"\"\"\n","\n","    response = text_model.generate_content(prompt)\n","    raw = response.text.strip()\n","    # Strip any accidental markdown fences\n","    raw = re.sub(r'^```[a-z]*\\n?', '', raw, flags=re.MULTILINE)\n","    raw = re.sub(r'```$', '', raw, flags=re.MULTILINE)\n","    return json.loads(raw.strip())\n","\n","\n","def gemini_repair_rtl(hw_description: str, rtl_code: str, tb_code: str,\n","                      compile_result: dict, run_result: dict, attempt: int) -> dict:\n","    \"\"\"Ask Gemini to fix RTL/TB based on compile and simulation errors.\"\"\"\n","    compile_summary = (\n","        f\"Return code: {compile_result['returncode']}\\n\"\n","        f\"STDERR:\\n{compile_result['stderr']}\\n\"\n","        f\"STDOUT:\\n{compile_result['stdout']}\"\n","    )\n","    sim_summary = (\n","        f\"Return code: {run_result['returncode']}\\n\"\n","        f\"STDOUT:\\n{run_result['stdout']}\\n\"\n","        f\"STDERR:\\n{run_result['stderr']}\"\n","    ) if run_result else 'Simulation did not run (compile failed).'\n","\n","    prompt = f\"\"\"You are an expert RTL debug engineer.\n","\n","You generated Verilog RTL and a testbench for this hardware description:\n","{hw_description}\n","\n","This is attempt {attempt} of 3. The simulation failed. Fix ONLY what is broken.\n","Do NOT rewrite from scratch unless absolutely necessary.\n","Focus on Icarus Verilog compatibility.\n","\n","CURRENT RTL (DUT):\n","{rtl_code}\n","\n","CURRENT TESTBENCH:\n","{tb_code}\n","\n","COMPILE RESULT:\n","{compile_summary}\n","\n","SIMULATION RESULT:\n","{sim_summary}\n","\n","Common Icarus issues to check:\n","- Use `wire` not `logic` for module ports if compatibility issues\n","- No `$fatal`, use `$display + $finish` instead\n","- Timescale directive must be before module definition\n","- File I/O: $fopen/$fclose are fine\n","- No SystemVerilog-only constructs unless using -g2012 flag\n","\n","Respond ONLY in this exact JSON format:\n","{{\n","  \"module_name\": \"<top module name>\",\n","  \"rtl_code\": \"<fixed Verilog/SV code for DUT>\",\n","  \"testbench_code\": \"<fixed Verilog/SV testbench code>\",\n","  \"changes_made\": \"<bullet list of what you changed and why>\"\n","}}\n","\n","Output ONLY the JSON. No markdown, no backticks.\"\"\"\n","\n","    response = text_model.generate_content(prompt)\n","    raw = response.text.strip()\n","    raw = re.sub(r'^```[a-z]*\\n?', '', raw, flags=re.MULTILINE)\n","    raw = re.sub(r'```$', '', raw, flags=re.MULTILINE)\n","    return json.loads(raw.strip())\n","\n","\n","# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","# TOOL EXECUTION LAYER: Icarus Verilog\n","# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","\n","def run_cmd(cmd: list, cwd=None, timeout=60) -> dict:\n","    \"\"\"Run a shell command and return structured result.\"\"\"\n","    result = subprocess.run(\n","        cmd, cwd=str(cwd) if cwd else None,\n","        text=True, stdout=subprocess.PIPE,\n","        stderr=subprocess.PIPE, timeout=timeout\n","    )\n","    return {\n","        'cmd': ' '.join(cmd),\n","        'returncode': result.returncode,\n","        'stdout': result.stdout.strip(),\n","        'stderr': result.stderr.strip(),\n","    }\n","\n","\n","def write_and_compile(rtl_code: str, tb_code: str, module_name: str) -> tuple:\n","    \"\"\"Write Verilog files and compile with Icarus.\"\"\"\n","    dut_file = WORK_DIR / f'{module_name}.sv'\n","    tb_file  = WORK_DIR / f'tb_{module_name}.sv'\n","    sim_out  = WORK_DIR / 'sim.out'\n","\n","    dut_file.write_text(rtl_code)\n","    tb_file.write_text(tb_code)\n","\n","    compile_result = run_cmd(\n","        ['iverilog', '-g2012', '-o', str(sim_out),\n","         dut_file.name, tb_file.name],\n","        cwd=WORK_DIR\n","    )\n","    return compile_result, sim_out\n","\n","\n","def run_simulation(sim_out: Path) -> dict:\n","    \"\"\"Run compiled simulation binary.\"\"\"\n","    return run_cmd(['vvp', sim_out.name], cwd=WORK_DIR)\n","\n","\n","\n","# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","# AGENT CONTROL + DECISION LAYER\n","# â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","\n","def print_banner(msg: str, char='='):\n","    print(f'\\n{char*60}')\n","    print(f'  {msg}')\n","    print(f'{char*60}')\n","\n","\n","def agent_classify(compile_result: dict, run_result: dict) -> str:\n","    \"\"\"\n","    Classify the current state.\n","    Returns: 'PASS', 'COMPILE_FAIL', or 'SIM_FAIL'\n","    \"\"\"\n","    if compile_result['returncode'] != 0:\n","        return 'COMPILE_FAIL'\n","    if run_result and run_result['returncode'] != 0:\n","        return 'SIM_FAIL'\n","    return 'PASS'\n","\n","\n","def run_rtl_agent(hw_description: str):\n","    \"\"\"Main agent loop.\"\"\"\n","    print_banner('AGENT CONTROL LAYER - Starting')\n","\n","    # Agent state\n","    state = {\n","        'best_candidate': None,\n","        'iteration': 0,\n","        'status': 'INIT',\n","        'history': []\n","    }\n","\n","    rtl_code = tb_code = module_name = None\n","\n","    for attempt in range(1, MAX_RETRIES + 1):\n","        state['iteration'] = attempt\n","        print_banner(f'ITERATION {attempt} / {MAX_RETRIES}', char='-')\n","\n","        # â”€â”€ Step 1: Generate or Repair RTL â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","        if attempt == 1:\n","            print('ğŸ¤– Gemini: Generating initial RTL + Testbench...')\n","            try:\n","                result = gemini_generate_rtl(hw_description)\n","                rtl_code     = result['rtl_code']\n","                tb_code      = result['testbench_code']\n","                module_name  = result['module_name']\n","                print(f'  â†’ Module: {module_name}')\n","                print(f'  â†’ Explanation: {result.get(\"explanation\", \"\")[:200]}')\n","            except Exception as e:\n","                print(f'âŒ Gemini generation failed: {e}')\n","                print('  Raw response:', result if 'result' in dir() else 'N/A')\n","                break\n","        else:\n","            print(f'ğŸ”§ Gemini: Repairing RTL (attempt {attempt})...')\n","            prev = state['history'][-1]\n","            try:\n","                result = gemini_repair_rtl(\n","                    hw_description, rtl_code, tb_code,\n","                    prev['compile_result'], prev['run_result'], attempt\n","                )\n","                rtl_code    = result['rtl_code']\n","                tb_code     = result['testbench_code']\n","                module_name = result.get('module_name', module_name)\n","                print(f'  â†’ Changes: {result.get(\"changes_made\", \"\")[:300]}')\n","            except Exception as e:\n","                print(f'âŒ Gemini repair failed: {e}')\n","                break\n","\n","        # â”€â”€ Step 2: Write & Compile â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","        print(f'\\nâš™ï¸  TOOL: iverilog compile...')\n","        compile_result, sim_out = write_and_compile(rtl_code, tb_code, module_name)\n","        print(f'   Return code: {compile_result[\"returncode\"]}')\n","        if compile_result['stderr']:\n","            print(f'   Stderr: {compile_result[\"stderr\"][:500]}')\n","\n","        # â”€â”€ Step 3: Simulate (if compile passed) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","        run_result = None\n","        if compile_result['returncode'] == 0:\n","            print(f'\\nâš™ï¸  TOOL: vvp simulation...')\n","            run_result = run_simulation(sim_out)\n","            print(f'   Return code: {run_result[\"returncode\"]}')\n","            print(f'   Output:\\n{run_result[\"stdout\"][:1000]}')\n","            if run_result['stderr']:\n","                print(f'   Stderr: {run_result[\"stderr\"][:500]}')\n","\n","        # â”€â”€ Step 4: Agent Decision Policy â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","        status = agent_classify(compile_result, run_result)\n","        state['status'] = status\n","        state['history'].append({\n","            'attempt': attempt,\n","            'status': status,\n","            'compile_result': compile_result,\n","            'run_result': run_result,\n","            'rtl_code': rtl_code,\n","            'tb_code': tb_code,\n","        })\n","\n","        print(f'\\nğŸ“Š AGENT DECISION: {status}')\n","\n","        if status == 'PASS':\n","            state['best_candidate'] = state['history'][-1]\n","            print('âœ… All constraints satisfied. Terminating loop.')\n","            break\n","        elif attempt == MAX_RETRIES:\n","            print(f'â›” Max retries ({MAX_RETRIES}) reached. Stopping.')\n","            # Save best candidate if any compile passed\n","            for h in reversed(state['history']):\n","                if h['compile_result']['returncode'] == 0:\n","                    state['best_candidate'] = h\n","                    break\n","        else:\n","            print(f'ğŸ”„ Sending errors back to Gemini for repair...')\n","\n","    # â”€â”€ Final Report â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","    print_banner('FINAL REPORT')\n","    final_status = state['status']\n","    print(f'Status:      {final_status}')\n","    print(f'Iterations:  {state[\"iteration\"]} / {MAX_RETRIES}')\n","\n","    if state['best_candidate']:\n","        best = state['best_candidate']\n","        print(f'Best result: Attempt {best[\"attempt\"]} ({best[\"status\"]})')\n","        print(f'\\n--- Final RTL Code ---')\n","        print(best['rtl_code'])\n","        print(f'\\n--- Final Testbench ---')\n","        print(best['tb_code'])\n","        # Save final files\n","        (WORK_DIR / 'final_dut.sv').write_text(best['rtl_code'])\n","        (WORK_DIR / 'final_tb.sv').write_text(best['tb_code'])\n","        print(f'\\nğŸ’¾ Files saved to: {WORK_DIR}/final_dut.sv and final_tb.sv')\n","    else:\n","        print('âŒ No passing candidate found.')\n","\n","    # Full feedback packet\n","    feedback = {\n","        'final_status': final_status,\n","        'total_iterations': state['iteration'],\n","        'history': [\n","            {\n","                'attempt': h['attempt'],\n","                'status': h['status'],\n","                'compile_returncode': h['compile_result']['returncode'],\n","                'sim_returncode': h['run_result']['returncode'] if h['run_result'] else None,\n","            }\n","            for h in state['history']\n","        ]\n","    }\n","    print(f'\\n--- Feedback Packet (JSON) ---')\n","    print(json.dumps(feedback, indent=2))\n","    return state\n","\n","\n","print('âœ… Pipeline code loaded. Run the next cell to start.')"]},{"cell_type":"code","execution_count":null,"metadata":{"colab":{"base_uri":"https://localhost:8080/","height":555},"executionInfo":{"elapsed":812,"status":"ok","timestamp":1772060025597,"user":{"displayName":"Srija Vuppala","userId":"02576353045002077820"},"user_tz":360},"id":"PTlkRSvPFMEN","outputId":"c2e66651-12cd-45e8-e7fe-87f77ada80e6"},"outputs":[{"output_type":"stream","name":"stdout","text":["Models available to your API key:\n","models/gemini-2.5-flash\n","models/gemini-2.5-pro\n","models/gemini-2.0-flash\n","models/gemini-2.0-flash-001\n","models/gemini-2.0-flash-exp-image-generation\n","models/gemini-2.0-flash-lite-001\n","models/gemini-2.0-flash-lite\n","models/gemini-2.5-flash-preview-tts\n","models/gemini-2.5-pro-preview-tts\n","models/gemma-3-1b-it\n","models/gemma-3-4b-it\n","models/gemma-3-12b-it\n","models/gemma-3-27b-it\n","models/gemma-3n-e4b-it\n","models/gemma-3n-e2b-it\n","models/gemini-flash-latest\n","models/gemini-flash-lite-latest\n","models/gemini-pro-latest\n","models/gemini-2.5-flash-lite\n","models/gemini-2.5-flash-image\n","models/gemini-2.5-flash-lite-preview-09-2025\n","models/gemini-3-pro-preview\n","models/gemini-3-flash-preview\n","models/gemini-3.1-pro-preview\n","models/gemini-3.1-pro-preview-customtools\n","models/gemini-3-pro-image-preview\n","models/nano-banana-pro-preview\n","models/gemini-robotics-er-1.5-preview\n","models/gemini-2.5-computer-use-preview-10-2025\n","models/deep-research-pro-preview-12-2025\n"]}],"source":["# NEW CELL - Run this RIGHT NOW before anything else\n","import google.generativeai as genai\n","from google.colab import userdata\n","\n","genai.configure(api_key=userdata.get('GEMINI_API_KEY'))\n","\n","print(\"Models available to your API key:\")\n","for m in genai.list_models():\n","    if 'generateContent' in m.supported_generation_methods:\n","        print(m.name)"]},{"cell_type":"code","execution_count":null,"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"executionInfo":{"elapsed":12,"status":"ok","timestamp":1772060025615,"user":{"displayName":"Srija Vuppala","userId":"02576353045002077820"},"user_tz":360},"id":"F6ceq6N7FRwb","outputId":"c877459b-ace3-4e29-b214-55d3ffd6413f"},"outputs":[{"output_type":"stream","name":"stdout","text":["0.8.6\n"]}],"source":["import google.generativeai\n","print(google.generativeai.__version__)"]},{"cell_type":"code","execution_count":null,"metadata":{"id":"taICywGVFUlJ"},"outputs":[],"source":["!pip install -q --upgrade google-generativeai"]},{"cell_type":"code","execution_count":null,"metadata":{"colab":{"base_uri":"https://localhost:8080/"},"executionInfo":{"elapsed":13,"status":"ok","timestamp":1772060032850,"user":{"displayName":"Srija Vuppala","userId":"02576353045002077820"},"user_tz":360},"id":"_IkwlD47KZQj","outputId":"3c22bcfa-43e5-4700-9ee8-9c7de358ea89"},"outputs":[{"output_type":"stream","name":"stdout","text":["âœ… PDF input cell loaded. Now run Cell 4 to start.\n"]}],"source":["# ============================================================\n","# CELL 3b: PDF Upload + Extraction (add this before Cell 4)\n","# ============================================================\n","import fitz          # PyMuPDF\n","import io\n","import base64\n","from PIL import Image\n","from google.colab import files\n","\n","def upload_and_extract_pdf() -> str:\n","    \"\"\"\n","    1. Shows Colab upload button\n","    2. Extracts all text + images from uploaded PDF\n","    3. Sends everything to Gemini to distill into a hardware spec\n","    \"\"\"\n","    print(\"ğŸ“ Click 'Choose Files' to upload your hardware spec PDF...\")\n","    uploaded = files.upload()  # Opens Colab file picker\n","\n","    if not uploaded:\n","        print(\"âŒ No file uploaded.\")\n","        return None\n","\n","    # Get the uploaded file (take first if multiple)\n","    filename = list(uploaded.keys())[0]\n","    pdf_bytes = uploaded[filename]\n","    print(f\"âœ… Uploaded: {filename} ({len(pdf_bytes):,} bytes)\")\n","\n","    # â”€â”€ Extract text + images from PDF â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","    print(\"\\nğŸ“„ Extracting text and images...\")\n","    doc = fitz.open(stream=pdf_bytes, filetype=\"pdf\")\n","\n","    all_text = \"\"\n","    all_images = []\n","\n","    for page_num in range(len(doc)):\n","        page = doc.load_page(page_num)\n","\n","        # Extract text\n","        page_text = page.get_text()\n","        all_text += f\"\\n--- Page {page_num + 1} ---\\n{page_text}\"\n","\n","        # Extract images\n","        for img in page.get_images(full=True):\n","            xref = img[0]\n","            try:\n","                base_img = doc.extract_image(xref)\n","                pil_img = Image.open(io.BytesIO(base_img[\"image\"]))\n","                # Convert to RGB if needed (handles CMYK, RGBA etc.)\n","                if pil_img.mode not in (\"RGB\", \"L\"):\n","                    pil_img = pil_img.convert(\"RGB\")\n","                all_images.append(pil_img)\n","            except Exception as e:\n","                print(f\"  âš ï¸  Skipped image on page {page_num+1}: {e}\")\n","\n","    print(f\"  â†’ {len(doc)} pages, {len(all_text):,} chars, {len(all_images)} images extracted\")\n","\n","    # â”€â”€ Send everything to Gemini â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","    print(\"\\nğŸ¤– Gemini: Analyzing PDF content...\")\n","\n","    prompt = (\n","        \"You are an expert hardware design engineer.\\n\"\n","        \"I am giving you raw content extracted from a hardware specification document \"\n","        \"(text pages + circuit diagrams, truth tables, timing diagrams as images).\\n\\n\"\n","        \"Your job:\\n\"\n","        \"1. Read ALL text and analyze ALL images carefully\\n\"\n","        \"2. Extract every hardware-relevant detail: module names, port names, \"\n","        \"bit widths, truth tables, logic equations, timing constraints, \"\n","        \"interface specs, and any behavioral descriptions\\n\"\n","        \"3. Output a clean, structured hardware specification formatted like this:\\n\\n\"\n","        \"MODULE NAME: <name>\\n\"\n","        \"DESCRIPTION: <what it does>\\n\"\n","        \"INPUTS: <list with bit widths>\\n\"\n","        \"OUTPUTS: <list with bit widths>\\n\"\n","        \"BEHAVIOR: <detailed logic description, truth tables, equations>\\n\"\n","        \"CONSTRAINTS: <any timing or structural requirements>\\n\\n\"\n","        \"Be thorough â€” this spec will be used to generate Verilog RTL automatically.\\n\\n\"\n","        f\"EXTRACTED TEXT:\\n{all_text}\"\n","    )\n","\n","    # Build content list: prompt text + all images\n","    content_parts = [prompt] + all_images\n","\n","    try:\n","        response = vision_model.generate_content(content_parts)\n","        hw_spec = response.text\n","        print(\"  â†’ Gemini distilled PDF into hardware specification âœ…\")\n","        print(\"\\n\" + \"=\"*60)\n","        print(\"EXTRACTED HARDWARE SPECIFICATION:\")\n","        print(\"=\"*60)\n","        print(hw_spec)\n","        print(\"=\"*60)\n","        return hw_spec\n","    except Exception as e:\n","        print(f\"âŒ Gemini extraction failed: {e}\")\n","        print(\"  Falling back to raw text only...\")\n","        return all_text.strip()\n","\n","\n","# â”€â”€ Updated get_hardware_description with PDF option â”€â”€â”€â”€â”€â”€â”€â”€\n","def get_hardware_description() -> str:\n","    \"\"\"Choose between typing description or uploading PDF.\"\"\"\n","    print(\"\\n\" + \"=\"*60)\n","    print(\"RTL AGENT PIPELINE â€” Input\")\n","    print(\"=\"*60)\n","    print(\"[1] Type / paste a hardware description\")\n","    print(\"[2] Upload a PDF spec sheet\")\n","    choice = input(\"\\nChoice (1 or 2): \").strip()\n","\n","    if choice == \"2\":\n","        return upload_and_extract_pdf()\n","    else:\n","        print(\"\\nPaste your hardware description below.\")\n","        print(\"Type END on a new line when done.\\n\")\n","        lines = []\n","        while True:\n","            line = input()\n","            if line.strip().upper() == \"END\":\n","                break\n","            lines.append(line)\n","        return \"\\n\".join(lines)\n","\n","print(\"âœ… PDF input cell loaded. Now run Cell 4 to start.\")"]},{"cell_type":"code","execution_count":null,"metadata":{"colab":{"base_uri":"https://localhost:8080/","height":1000},"id":"uY2m4TRuFYqF","outputId":"3b6a7923-a426-43e3-d577-2d41d58cf576","executionInfo":{"status":"ok","timestamp":1772060264911,"user_tz":360,"elapsed":232061,"user":{"displayName":"Srija Vuppala","userId":"02576353045002077820"}}},"outputs":[{"output_type":"stream","name":"stdout","text":["============================================================\n","RTL AGENT PIPELINE â€” Choose Input Method\n","============================================================\n","[1] Type / paste a hardware description\n","[2] Upload a PDF spec sheet\n","\n","Choice (1 or 2): 2\n","\n","ğŸ“ Click 'Choose Files' to upload your PDF...\n"]},{"output_type":"display_data","data":{"text/plain":["<IPython.core.display.HTML object>"],"text/html":["\n","     <input type=\"file\" id=\"files-a9baf743-db56-4000-a3c7-1fd52ded9358\" name=\"files[]\" multiple disabled\n","        style=\"border:none\" />\n","     <output id=\"result-a9baf743-db56-4000-a3c7-1fd52ded9358\">\n","      Upload widget is only available when the cell has been executed in the\n","      current browser session. Please rerun this cell to enable.\n","      </output>\n","      <script>// Copyright 2017 Google LLC\n","//\n","// Licensed under the Apache License, Version 2.0 (the \"License\");\n","// you may not use this file except in compliance with the License.\n","// You may obtain a copy of the License at\n","//\n","//      http://www.apache.org/licenses/LICENSE-2.0\n","//\n","// Unless required by applicable law or agreed to in writing, software\n","// distributed under the License is distributed on an \"AS IS\" BASIS,\n","// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n","// See the License for the specific language governing permissions and\n","// limitations under the License.\n","\n","/**\n"," * @fileoverview Helpers for google.colab Python module.\n"," */\n","(function(scope) {\n","function span(text, styleAttributes = {}) {\n","  const element = document.createElement('span');\n","  element.textContent = text;\n","  for (const key of Object.keys(styleAttributes)) {\n","    element.style[key] = styleAttributes[key];\n","  }\n","  return element;\n","}\n","\n","// Max number of bytes which will be uploaded at a time.\n","const MAX_PAYLOAD_SIZE = 100 * 1024;\n","\n","function _uploadFiles(inputId, outputId) {\n","  const steps = uploadFilesStep(inputId, outputId);\n","  const outputElement = document.getElementById(outputId);\n","  // Cache steps on the outputElement to make it available for the next call\n","  // to uploadFilesContinue from Python.\n","  outputElement.steps = steps;\n","\n","  return _uploadFilesContinue(outputId);\n","}\n","\n","// This is roughly an async generator (not supported in the browser yet),\n","// where there are multiple asynchronous steps and the Python side is going\n","// to poll for completion of each step.\n","// This uses a Promise to block the python side on completion of each step,\n","// then passes the result of the previous step as the input to the next step.\n","function _uploadFilesContinue(outputId) {\n","  const outputElement = document.getElementById(outputId);\n","  const steps = outputElement.steps;\n","\n","  const next = steps.next(outputElement.lastPromiseValue);\n","  return Promise.resolve(next.value.promise).then((value) => {\n","    // Cache the last promise value to make it available to the next\n","    // step of the generator.\n","    outputElement.lastPromiseValue = value;\n","    return next.value.response;\n","  });\n","}\n","\n","/**\n"," * Generator function which is called between each async step of the upload\n"," * process.\n"," * @param {string} inputId Element ID of the input file picker element.\n"," * @param {string} outputId Element ID of the output display.\n"," * @return {!Iterable<!Object>} Iterable of next steps.\n"," */\n","function* uploadFilesStep(inputId, outputId) {\n","  const inputElement = document.getElementById(inputId);\n","  inputElement.disabled = false;\n","\n","  const outputElement = document.getElementById(outputId);\n","  outputElement.innerHTML = '';\n","\n","  const pickedPromise = new Promise((resolve) => {\n","    inputElement.addEventListener('change', (e) => {\n","      resolve(e.target.files);\n","    });\n","  });\n","\n","  const cancel = document.createElement('button');\n","  inputElement.parentElement.appendChild(cancel);\n","  cancel.textContent = 'Cancel upload';\n","  const cancelPromise = new Promise((resolve) => {\n","    cancel.onclick = () => {\n","      resolve(null);\n","    };\n","  });\n","\n","  // Wait for the user to pick the files.\n","  const files = yield {\n","    promise: Promise.race([pickedPromise, cancelPromise]),\n","    response: {\n","      action: 'starting',\n","    }\n","  };\n","\n","  cancel.remove();\n","\n","  // Disable the input element since further picks are not allowed.\n","  inputElement.disabled = true;\n","\n","  if (!files) {\n","    return {\n","      response: {\n","        action: 'complete',\n","      }\n","    };\n","  }\n","\n","  for (const file of files) {\n","    const li = document.createElement('li');\n","    li.append(span(file.name, {fontWeight: 'bold'}));\n","    li.append(span(\n","        `(${file.type || 'n/a'}) - ${file.size} bytes, ` +\n","        `last modified: ${\n","            file.lastModifiedDate ? file.lastModifiedDate.toLocaleDateString() :\n","                                    'n/a'} - `));\n","    const percent = span('0% done');\n","    li.appendChild(percent);\n","\n","    outputElement.appendChild(li);\n","\n","    const fileDataPromise = new Promise((resolve) => {\n","      const reader = new FileReader();\n","      reader.onload = (e) => {\n","        resolve(e.target.result);\n","      };\n","      reader.readAsArrayBuffer(file);\n","    });\n","    // Wait for the data to be ready.\n","    let fileData = yield {\n","      promise: fileDataPromise,\n","      response: {\n","        action: 'continue',\n","      }\n","    };\n","\n","    // Use a chunked sending to avoid message size limits. See b/62115660.\n","    let position = 0;\n","    do {\n","      const length = Math.min(fileData.byteLength - position, MAX_PAYLOAD_SIZE);\n","      const chunk = new Uint8Array(fileData, position, length);\n","      position += length;\n","\n","      const base64 = btoa(String.fromCharCode.apply(null, chunk));\n","      yield {\n","        response: {\n","          action: 'append',\n","          file: file.name,\n","          data: base64,\n","        },\n","      };\n","\n","      let percentDone = fileData.byteLength === 0 ?\n","          100 :\n","          Math.round((position / fileData.byteLength) * 100);\n","      percent.textContent = `${percentDone}% done`;\n","\n","    } while (position < fileData.byteLength);\n","  }\n","\n","  // All done.\n","  yield {\n","    response: {\n","      action: 'complete',\n","    }\n","  };\n","}\n","\n","scope.google = scope.google || {};\n","scope.google.colab = scope.google.colab || {};\n","scope.google.colab._files = {\n","  _uploadFiles,\n","  _uploadFilesContinue,\n","};\n","})(self);\n","</script> "]},"metadata":{}},{"output_type":"stream","name":"stdout","text":["Saving Fast_Area_amp_Energy_Efficient_Supergate_Design_With_Multi-Output_amp_Multi-Functional_CDM_Cells 2.pdf to Fast_Area_amp_Energy_Efficient_Supergate_Design_With_Multi-Output_amp_Multi-Functional_CDM_Cells 2.pdf\n","âœ… Uploaded: Fast_Area_amp_Energy_Efficient_Supergate_Design_With_Multi-Output_amp_Multi-Functional_CDM_Cells 2.pdf\n","  â†’ 16 pages, 56 images extracted\n","ğŸ¤– Gemini analyzing PDF...\n","âœ… Hardware spec extracted!\n","\n","ğŸ“ Hardware Description (12219 chars):\n","------------------------------------------------------------\n","This document describes a Cell Design Methodology for Supergate (CDM-SG) design. The core idea is to create flexible and efficient cells that can implement multiple functions.\n","\n","Here's a structured specification for Verilog RTL based on the extracted hardware-relevant details:\n","\n","## CDM-SG Cell Specification\n","\n","### Module Name: `cdm_sg_cell`\n","\n","### Description:\n","\n","This module implements a flexible supergate cell based on the Cell Design Methodology (CDM) proposed in the document. It is designed to be mul...\n","------------------------------------------------------------\n","\n","============================================================\n","  AGENT CONTROL LAYER - Starting\n","============================================================\n","\n","------------------------------------------------------------\n","  ITERATION 1 / 3\n","------------------------------------------------------------\n","ğŸ¤– Gemini: Generating initial RTL + Testbench...\n","  â†’ Module: cdm_sg_cell\n","  â†’ Explanation: The provided Verilog DUT (`cdm_sg_cell`) is a parameterized module designed to represent the core functionality described in the CDM-SG specification. It uses parameters like `NUM_INPUTS`, `NUM_LOOPS`\n","\n","âš™ï¸  TOOL: iverilog compile...\n","   Return code: 7\n","   Stderr: cdm_sg_cell.sv:95: syntax error\n","cdm_sg_cell.sv:95: error: invalid module item.\n","cdm_sg_cell.sv:95: syntax error\n","cdm_sg_cell.sv:95: error: Invalid module instantiation\n","cdm_sg_cell.sv:95: error: Invalid module instantiation\n","cdm_sg_cell.sv:99: syntax error\n","tb_cdm_sg_cell.sv:3: error: invalid module item.\n","\n","ğŸ“Š AGENT DECISION: COMPILE_FAIL\n","ğŸ”„ Sending errors back to Gemini for repair...\n","\n","------------------------------------------------------------\n","  ITERATION 2 / 3\n","------------------------------------------------------------\n","ğŸ”§ Gemini: Repairing RTL (attempt 2)...\n","  â†’ Changes: ['Modified the output assignment in the RTL to correctly concatenate `core_outputs` and `loop_outputs` using the concatenation operator `{}`. Previously, it was assigning them as separate slices which caused an index out of bounds error for `outputs` when `NUM_LOOPS` > 0.', 'Changed the intermediate signal `inverted_outputs` in the RTL to `wire` type instead of `reg` to avoid SystemVerilog specific behavior that might not be fully compatible with all Icarus Verilog versions. This is a common practice for compatibility.', 'Changed `outputs` declaration in RTL from `reg` to `wire` to reflect its combinatorial nature, making it compatible with `assign` statements used for output inversion.']\n","\n","âš™ï¸  TOOL: iverilog compile...\n","   Return code: 7\n","   Stderr: cdm_sg_cell.sv:94: syntax error\n","cdm_sg_cell.sv:94: error: invalid module item.\n","cdm_sg_cell.sv:94: syntax error\n","cdm_sg_cell.sv:94: error: Invalid module instantiation\n","cdm_sg_cell.sv:94: error: Invalid module instantiation\n","cdm_sg_cell.sv:98: syntax error\n","tb_cdm_sg_cell.sv:3: error: invalid module item.\n","\n","ğŸ“Š AGENT DECISION: COMPILE_FAIL\n","ğŸ”„ Sending errors back to Gemini for repair...\n","\n","------------------------------------------------------------\n","  ITERATION 3 / 3\n","------------------------------------------------------------\n","ğŸ”§ Gemini: Repairing RTL (attempt 3)...\n","  â†’ Changes: ['Corrected the `loop_outputs` declaration in the RTL. It was declared with a width of `2 + 2*NUM_LOOPS - 1:0` which is incorrect when used in the `assign outputs = {core_outputs, loop_outputs};` statement. The correct width is `2*NUM_LOOPS` for `loop_outputs` as it represents outputs from `NUM_LOOPS` loops, each producing 2 outputs.', \"Modified the `for` loop in the `USE_OUTPUT_INVERTERS` block in the RTL. The loop bound was changed from `j < $size(outputs)` to `j < $size(outputs)` (which was correct but it's important to use the correct `outputs` signal being inverted). The signal `outputs` was being assigned to its own inverted version in a sequential manner, which is incorrect. An intermediate signal `intermediate_outputs` is now used to store the inverted values before assigning them back to `outputs`.\", 'Changed the `always_comb` block in the RTL for the `CORE_TYPE` case. In Verilog-2001/SystemVerilog, it is preferred to use `always_comb` for combinational logic. Icarus Verilog supports this. The original code used `always begin ... case ... end`. This change improves clarity and is generally considered good practice for combinational logic.', 'In the testbench, the `localparam` for `NUM_OUTPUTS_1`, `NUM_OUTPUTS_2`, `NUM_OUTPUTS_3` were calculating `2 + 2*NUM_LOOPS - 1:0`. This is a width calculation and should be just `2 + 2*NUM_LOOPS` without the `-1:0`. The width calculation in the DUT definition `output wire [2 + 2*NUM_LOOPS - 1:0] outputs` was correct as it defines a range. The testbench `localparam` declaration was corrected to match the intended bit width.', 'Removed `logic` keyword from testbench signals and used `reg` and `wire` as per older Verilog compatibility requirements if `logic` keyword was causing issues with Icarus Verilog.', 'Ensured all `always` blocks use `always_comb` for combinational logic where applicable for better readability and adherence to modern Verilog practices. This was already present for the core logic but ensured consistency.']\n","\n","âš™ï¸  TOOL: iverilog compile...\n","   Return code: 7\n","   Stderr: cdm_sg_cell.sv:95: syntax error\n","cdm_sg_cell.sv:95: error: invalid module item.\n","cdm_sg_cell.sv:95: syntax error\n","cdm_sg_cell.sv:95: error: Invalid module instantiation\n","cdm_sg_cell.sv:95: error: Invalid module instantiation\n","cdm_sg_cell.sv:99: syntax error\n","tb_cdm_sg_cell.sv:3: error: invalid module item.\n","\n","ğŸ“Š AGENT DECISION: COMPILE_FAIL\n","â›” Max retries (3) reached. Stopping.\n","\n","============================================================\n","  FINAL REPORT\n","============================================================\n","Status:      COMPILE_FAIL\n","Iterations:  3 / 3\n","âŒ No passing candidate found.\n","\n","--- Feedback Packet (JSON) ---\n","{\n","  \"final_status\": \"COMPILE_FAIL\",\n","  \"total_iterations\": 3,\n","  \"history\": [\n","    {\n","      \"attempt\": 1,\n","      \"status\": \"COMPILE_FAIL\",\n","      \"compile_returncode\": 7,\n","      \"sim_returncode\": null\n","    },\n","    {\n","      \"attempt\": 2,\n","      \"status\": \"COMPILE_FAIL\",\n","      \"compile_returncode\": 7,\n","      \"sim_returncode\": null\n","    },\n","    {\n","      \"attempt\": 3,\n","      \"status\": \"COMPILE_FAIL\",\n","      \"compile_returncode\": 7,\n","      \"sim_returncode\": null\n","    }\n","  ]\n","}\n"]}],"source":["# ============================================================\n","# CELL 4: Run the Agent (Text OR PDF)\n","# ============================================================\n","from google.colab import files\n","import fitz, io\n","from PIL import Image\n","\n","print(\"=\"*60)\n","print(\"RTL AGENT PIPELINE â€” Choose Input Method\")\n","print(\"=\"*60)\n","print(\"[1] Type / paste a hardware description\")\n","print(\"[2] Upload a PDF spec sheet\")\n","choice = input(\"\\nChoice (1 or 2): \").strip()\n","\n","if choice == \"2\":\n","    # â”€â”€ PDF Upload â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","    print(\"\\nğŸ“ Click 'Choose Files' to upload your PDF...\")\n","    uploaded = files.upload()\n","    filename = list(uploaded.keys())[0]\n","    pdf_bytes = uploaded[filename]\n","    print(f\"âœ… Uploaded: {filename}\")\n","\n","    # Extract text + images\n","    doc = fitz.open(stream=pdf_bytes, filetype=\"pdf\")\n","    all_text = \"\"\n","    all_images = []\n","    for page_num in range(len(doc)):\n","        page = doc.load_page(page_num)\n","        all_text += f\"\\n--- Page {page_num+1} ---\\n{page.get_text()}\"\n","        for img in page.get_images(full=True):\n","            try:\n","                base_img = doc.extract_image(img[0])\n","                pil_img = Image.open(io.BytesIO(base_img[\"image\"])).convert(\"RGB\")\n","                all_images.append(pil_img)\n","            except:\n","                pass\n","    print(f\"  â†’ {len(doc)} pages, {len(all_images)} images extracted\")\n","\n","    # Gemini distills PDF into hardware spec\n","    print(\"ğŸ¤– Gemini analyzing PDF...\")\n","    prompt = (\n","        \"You are a hardware design engineer. Extract all hardware-relevant details \"\n","        \"from this document (text + diagrams): module name, ports, bit widths, \"\n","        \"truth tables, logic behavior, constraints. Output a clean structured spec \"\n","        \"that can be used to write Verilog RTL.\\n\\nEXTRACTED TEXT:\\n\" + all_text\n","    )\n","    response = vision_model.generate_content([prompt] + all_images)\n","    hw_description = response.text\n","    print(\"âœ… Hardware spec extracted!\")\n","\n","else:\n","    # â”€â”€ Manual Text Input â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","    print(\"\\nPaste your hardware description below.\")\n","    print(\"Type END on a new line when done.\\n\")\n","    lines = []\n","    while True:\n","        line = input()\n","        if line.strip().upper() == \"END\":\n","            break\n","        lines.append(line)\n","    hw_description = \"\\n\".join(lines)\n","\n","# â”€â”€ Show what we got â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","print(f\"\\nğŸ“ Hardware Description ({len(hw_description)} chars):\")\n","print(\"-\"*60)\n","print(hw_description[:500] + (\"...\" if len(hw_description) > 500 else \"\"))\n","print(\"-\"*60)\n","\n","# â”€â”€ Run the Agent â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€\n","final_state = run_rtl_agent(hw_description)"]},{"cell_type":"code","execution_count":null,"metadata":{"id":"fRiRqdqKCVYv","colab":{"base_uri":"https://localhost:8080/"},"executionInfo":{"status":"ok","timestamp":1772060462944,"user_tz":360,"elapsed":10,"user":{"displayName":"Srija Vuppala","userId":"02576353045002077820"}},"outputId":"ab3e808f-8cba-40d4-a0c2-aef56879fe7f"},"outputs":[{"output_type":"stream","name":"stdout","text":["=== final_dut.sv ===\n","Not found\n","\n","=== final_tb.sv ===\n","Not found\n"]}],"source":["\n","\n","# ============================================================\n","# CELL 5 (Optional): View saved files\n","# ============================================================\n","from pathlib import Path\n","WORK_DIR = Path('/content/rtl_agent')\n","\n","print('=== final_dut.sv ===')\n","print((WORK_DIR / 'final_dut.sv').read_text() if (WORK_DIR / 'final_dut.sv').exists() else 'Not found')\n","print('\\n=== final_tb.sv ===')\n","print((WORK_DIR / 'final_tb.sv').read_text() if (WORK_DIR / 'final_tb.sv').exists() else 'Not found')"]},{"cell_type":"code","execution_count":null,"metadata":{"id":"3u_aS88BCVYv","colab":{"base_uri":"https://localhost:8080/"},"executionInfo":{"status":"ok","timestamp":1772060265007,"user_tz":360,"elapsed":49,"user":{"displayName":"Srija Vuppala","userId":"02576353045002077820"}},"outputId":"36694313-ff56-48f9-a438-21c290ab6fa9"},"outputs":[{"output_type":"stream","name":"stdout","text":["Compile: FAILED\n","final_dut.sv: No such file or directory\n","No top level modules, and no -s option.\n","\n"]}],"source":["# ============================================================\n","# CELL 6 (Optional): Re-run simulation on saved files manually\n","# ============================================================\n","import subprocess\n","from pathlib import Path\n","WORK_DIR = Path('/content/rtl_agent')\n","\n","dut = WORK_DIR / 'final_dut.sv'\n","tb  = WORK_DIR / 'final_tb.sv'\n","out = WORK_DIR / 'manual_sim.out'\n","\n","# Compile\n","r = subprocess.run(\n","    ['iverilog', '-g2012', '-o', str(out), dut.name, tb.name],\n","    cwd=str(WORK_DIR), capture_output=True, text=True\n",")\n","print('Compile:', 'OK' if r.returncode == 0 else 'FAILED')\n","if r.stderr: print(r.stderr)\n","\n","# Simulate\n","if r.returncode == 0:\n","    r2 = subprocess.run(['vvp', out.name], cwd=str(WORK_DIR), capture_output=True, text=True)\n","    print('\\nSimulation Output:')\n","    print(r2.stdout)"]}],"metadata":{"colab":{"provenance":[]},"kernelspec":{"display_name":"Python 3","name":"python3"},"language_info":{"name":"python"}},"nbformat":4,"nbformat_minor":0}