// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "10/17/2024 01:55:41"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MAIN (
	clk,
	reset,
	switch,
	vgaclk,
	hsync,
	vsync,
	sync_b,
	blank_b,
	red,
	green,
	blue,
	wren,
	data,
	q,
	rdaddress,
	wraddress);
input 	clk;
input 	reset;
input 	switch;
output 	vgaclk;
output 	hsync;
output 	vsync;
output 	sync_b;
output 	blank_b;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
input 	wren;
input 	[31:0] data;
output 	[7:0] q;
output 	[17:0] rdaddress;
output 	[17:0] wraddress;

// Design Ports Information
// reset	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vgaclk	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[0]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[1]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[2]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[3]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[6]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[7]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[8]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[9]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[10]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[11]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[12]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[13]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[14]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[15]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[16]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdaddress[17]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[1]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[2]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[3]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[5]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[6]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[7]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[8]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[9]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[10]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[11]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[13]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[14]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[15]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[16]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wraddress[17]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \reset~input_o ;
wire \switch~input_o ;
wire \data[8]~input_o ;
wire \data[9]~input_o ;
wire \data[10]~input_o ;
wire \data[11]~input_o ;
wire \data[12]~input_o ;
wire \data[13]~input_o ;
wire \data[14]~input_o ;
wire \data[15]~input_o ;
wire \data[16]~input_o ;
wire \data[17]~input_o ;
wire \data[18]~input_o ;
wire \data[19]~input_o ;
wire \data[20]~input_o ;
wire \data[21]~input_o ;
wire \data[22]~input_o ;
wire \data[23]~input_o ;
wire \data[24]~input_o ;
wire \data[25]~input_o ;
wire \data[26]~input_o ;
wire \data[27]~input_o ;
wire \data[28]~input_o ;
wire \data[29]~input_o ;
wire \data[30]~input_o ;
wire \data[31]~input_o ;
wire \clk~input_o ;
wire \pisa|vga|vgapll|toggle~0_combout ;
wire \pisa|vga|vgapll|toggle~q ;
wire \pisa|vga|vga_controller_inst|Add0~21_sumout ;
wire \pisa|vga|vga_controller_inst|Equal0~0_combout ;
wire \pisa|vga|vga_controller_inst|Add0~18 ;
wire \pisa|vga|vga_controller_inst|Add0~1_sumout ;
wire \pisa|vga|vga_controller_inst|Equal0~1_combout ;
wire \pisa|vga|vga_controller_inst|Add0~22 ;
wire \pisa|vga|vga_controller_inst|Add0~25_sumout ;
wire \pisa|vga|vga_controller_inst|x[1]~feeder_combout ;
wire \pisa|vga|vga_controller_inst|Add0~26 ;
wire \pisa|vga|vga_controller_inst|Add0~29_sumout ;
wire \pisa|vga|vga_controller_inst|Add0~30 ;
wire \pisa|vga|vga_controller_inst|Add0~33_sumout ;
wire \pisa|vga|vga_controller_inst|Add0~34 ;
wire \pisa|vga|vga_controller_inst|Add0~37_sumout ;
wire \pisa|vga|vga_controller_inst|x[4]~DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|Add0~38 ;
wire \pisa|vga|vga_controller_inst|Add0~5_sumout ;
wire \pisa|vga|vga_controller_inst|Add0~6 ;
wire \pisa|vga|vga_controller_inst|Add0~9_sumout ;
wire \pisa|vga|vga_controller_inst|x[6]~DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|Add0~10 ;
wire \pisa|vga|vga_controller_inst|Add0~13_sumout ;
wire \pisa|vga|vga_controller_inst|x[7]~feeder_combout ;
wire \pisa|vga|vga_controller_inst|x[7]~DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|Add0~14 ;
wire \pisa|vga|vga_controller_inst|Add0~17_sumout ;
wire \pisa|vga|vga_controller_inst|hsync~0_combout ;
wire \pisa|vga|vga_controller_inst|Add1~25_sumout ;
wire \pisa|vga|vga_controller_inst|y[0]~feeder_combout ;
wire \pisa|vga|vga_controller_inst|Equal1~0_combout ;
wire \pisa|vga|vga_controller_inst|Equal1~1_combout ;
wire \pisa|vga|vga_controller_inst|Add1~26 ;
wire \pisa|vga|vga_controller_inst|Add1~1_sumout ;
wire \pisa|vga|vga_controller_inst|Add1~2 ;
wire \pisa|vga|vga_controller_inst|Add1~29_sumout ;
wire \pisa|vga|vga_controller_inst|Add1~30 ;
wire \pisa|vga|vga_controller_inst|Add1~33_sumout ;
wire \pisa|vga|vga_controller_inst|y[3]~DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|Add1~34 ;
wire \pisa|vga|vga_controller_inst|Add1~37_sumout ;
wire \pisa|vga|vga_controller_inst|y[4]~feeder_combout ;
wire \pisa|vga|vga_controller_inst|y[4]~DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|Add1~38 ;
wire \pisa|vga|vga_controller_inst|Add1~9_sumout ;
wire \pisa|vga|vga_controller_inst|Add1~10 ;
wire \pisa|vga|vga_controller_inst|Add1~13_sumout ;
wire \pisa|vga|vga_controller_inst|y[6]~feeder_combout ;
wire \pisa|vga|vga_controller_inst|Add1~14 ;
wire \pisa|vga|vga_controller_inst|Add1~17_sumout ;
wire \pisa|vga|vga_controller_inst|y[7]~feeder_combout ;
wire \pisa|vga|vga_controller_inst|y[7]~DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|Add1~18 ;
wire \pisa|vga|vga_controller_inst|Add1~21_sumout ;
wire \pisa|vga|vga_controller_inst|Add1~22 ;
wire \pisa|vga|vga_controller_inst|Add1~5_sumout ;
wire \pisa|vga|vga_controller_inst|vsync~1_combout ;
wire \pisa|vga|vga_controller_inst|vsync~0_combout ;
wire \pisa|vga|vga_controller_inst|vsync~2_combout ;
wire \pisa|vga|vga_controller_inst|sync_b~combout ;
wire \pisa|vga|vga_controller_inst|blank_b~0_combout ;
wire \clk~inputCLKENA0_outclk ;
wire \pisa|vga|draw_board_inst|rect_y[7]~feeder_combout ;
wire \pisa|vga|draw_board_inst|rect_y[5]~feeder_combout ;
wire \wren~input_o ;
wire \data[0]~input_o ;
wire \~GND~combout ;
wire \data[1]~input_o ;
wire \data[2]~input_o ;
wire \data[3]~input_o ;
wire \data[4]~input_o ;
wire \data[5]~input_o ;
wire \data[6]~input_o ;
wire \data[7]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \pisa|vga|draw_board_inst|rect_y[1]~0_combout ;
wire \pisa|vga|draw_board_inst|rect_y[4]~2_combout ;
wire \pisa|vga|draw_board_inst|rect_y[4]~feeder_combout ;
wire \pisa|vga|draw_board_inst|rect_y[2]~feeder_combout ;
wire \pisa|vga|draw_board_inst|rect_y[3]~3_combout ;
wire \pisa|vga|draw_board_inst|rect_y[6]~4_combout ;
wire \pisa|vga|draw_board_inst|always1~1_combout ;
wire \pisa|vga|vga_controller_inst|y[0]~DUPLICATE_q ;
wire \pisa|vga|draw_board_inst|rect_y[0]~1_combout ;
wire \pisa|vga|draw_board_inst|always1~0_combout ;
wire \pisa|vga|draw_board_inst|rect_x[8]~feeder_combout ;
wire \pisa|vga|draw_board_inst|rect_y[8]~feeder_combout ;
wire \pisa|vga|draw_board_inst|rect_x[5]~0_combout ;
wire \pisa|vga|vga_controller_inst|x[0]~DUPLICATE_q ;
wire \pisa|vga|draw_board_inst|rect_x[0]~feeder_combout ;
wire \pisa|vga|draw_board_inst|rect_x[3]~feeder_combout ;
wire \pisa|vga|draw_board_inst|rect_x[2]~1_combout ;
wire \pisa|vga|vga_controller_inst|x[1]~DUPLICATE_q ;
wire \pisa|vga|draw_board_inst|rect_x[4]~feeder_combout ;
wire \pisa|vga|draw_board_inst|always1~3_combout ;
wire \pisa|vga|draw_board_inst|always1~4_combout ;
wire \pisa|vga|draw_board_inst|always1~2_combout ;
wire \pisa|vga|draw_board_inst|red~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 ;
wire \pisa|vga|draw_board_inst|red~1_combout ;
wire \pisa|vga|draw_board_inst|red[1]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 ;
wire \pisa|vga|draw_board_inst|red~2_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 ;
wire \pisa|vga|draw_board_inst|red~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 ;
wire \pisa|vga|draw_board_inst|red~4_combout ;
wire \pisa|vga|draw_board_inst|red[4]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 ;
wire \pisa|vga|draw_board_inst|red~5_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 ;
wire \pisa|vga|draw_board_inst|red~6_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 ;
wire \pisa|vga|draw_board_inst|red~7_combout ;
wire \pisa|vga|draw_board_inst|green[1]~feeder_combout ;
wire [9:0] \pisa|vga|draw_board_inst|rect_x ;
wire [9:0] \pisa|vga|vga_controller_inst|x ;
wire [9:0] \pisa|vga|draw_board_inst|rect_y ;
wire [9:0] \pisa|vga|vga_controller_inst|y ;
wire [7:0] \pisa|vga|draw_board_inst|red ;
wire [7:0] \pisa|vga|draw_board_inst|green ;
wire [7:0] \pisa|vga|draw_board_inst|blue ;

wire [39:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \vgaclk~output (
	.i(\pisa|vga|vgapll|toggle~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
defparam \vgaclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \hsync~output (
	.i(\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \vsync~output (
	.i(\pisa|vga|vga_controller_inst|vsync~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \sync_b~output (
	.i(!\pisa|vga|vga_controller_inst|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \blank_b~output (
	.i(\pisa|vga|vga_controller_inst|blank_b~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \red[0]~output (
	.i(\pisa|vga|draw_board_inst|red [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \red[1]~output (
	.i(\pisa|vga|draw_board_inst|red [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \red[2]~output (
	.i(\pisa|vga|draw_board_inst|red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \red[3]~output (
	.i(\pisa|vga|draw_board_inst|red [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \red[4]~output (
	.i(\pisa|vga|draw_board_inst|red [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \red[5]~output (
	.i(\pisa|vga|draw_board_inst|red [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \red[6]~output (
	.i(\pisa|vga|draw_board_inst|red [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \red[7]~output (
	.i(\pisa|vga|draw_board_inst|red [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \green[0]~output (
	.i(\pisa|vga|draw_board_inst|green [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \green[1]~output (
	.i(\pisa|vga|draw_board_inst|green [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \green[2]~output (
	.i(\pisa|vga|draw_board_inst|green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \green[3]~output (
	.i(\pisa|vga|draw_board_inst|green [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \green[4]~output (
	.i(\pisa|vga|draw_board_inst|green [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \green[5]~output (
	.i(\pisa|vga|draw_board_inst|green [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \green[6]~output (
	.i(\pisa|vga|draw_board_inst|green [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \green[7]~output (
	.i(\pisa|vga|draw_board_inst|green [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \blue[0]~output (
	.i(\pisa|vga|draw_board_inst|blue [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \blue[1]~output (
	.i(\pisa|vga|draw_board_inst|blue [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \blue[2]~output (
	.i(\pisa|vga|draw_board_inst|blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \blue[3]~output (
	.i(\pisa|vga|draw_board_inst|blue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \blue[4]~output (
	.i(\pisa|vga|draw_board_inst|blue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \blue[5]~output (
	.i(\pisa|vga|draw_board_inst|blue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \blue[6]~output (
	.i(\pisa|vga|draw_board_inst|blue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \blue[7]~output (
	.i(\pisa|vga|draw_board_inst|blue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \q[0]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[0]),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
defparam \q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \q[1]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[1]),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
defparam \q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \q[2]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[2]),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
defparam \q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \q[3]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[3]),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
defparam \q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \q[4]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[4]),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
defparam \q[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \q[5]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[5]),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
defparam \q[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \q[6]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[6]),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
defparam \q[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \q[7]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[7]),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
defparam \q[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \rdaddress[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[0]),
	.obar());
// synopsys translate_off
defparam \rdaddress[0]~output .bus_hold = "false";
defparam \rdaddress[0]~output .open_drain_output = "false";
defparam \rdaddress[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \rdaddress[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[1]),
	.obar());
// synopsys translate_off
defparam \rdaddress[1]~output .bus_hold = "false";
defparam \rdaddress[1]~output .open_drain_output = "false";
defparam \rdaddress[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \rdaddress[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[2]),
	.obar());
// synopsys translate_off
defparam \rdaddress[2]~output .bus_hold = "false";
defparam \rdaddress[2]~output .open_drain_output = "false";
defparam \rdaddress[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \rdaddress[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[3]),
	.obar());
// synopsys translate_off
defparam \rdaddress[3]~output .bus_hold = "false";
defparam \rdaddress[3]~output .open_drain_output = "false";
defparam \rdaddress[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \rdaddress[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[4]),
	.obar());
// synopsys translate_off
defparam \rdaddress[4]~output .bus_hold = "false";
defparam \rdaddress[4]~output .open_drain_output = "false";
defparam \rdaddress[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \rdaddress[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[5]),
	.obar());
// synopsys translate_off
defparam \rdaddress[5]~output .bus_hold = "false";
defparam \rdaddress[5]~output .open_drain_output = "false";
defparam \rdaddress[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \rdaddress[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[6]),
	.obar());
// synopsys translate_off
defparam \rdaddress[6]~output .bus_hold = "false";
defparam \rdaddress[6]~output .open_drain_output = "false";
defparam \rdaddress[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \rdaddress[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[7]),
	.obar());
// synopsys translate_off
defparam \rdaddress[7]~output .bus_hold = "false";
defparam \rdaddress[7]~output .open_drain_output = "false";
defparam \rdaddress[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \rdaddress[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[8]),
	.obar());
// synopsys translate_off
defparam \rdaddress[8]~output .bus_hold = "false";
defparam \rdaddress[8]~output .open_drain_output = "false";
defparam \rdaddress[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \rdaddress[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[9]),
	.obar());
// synopsys translate_off
defparam \rdaddress[9]~output .bus_hold = "false";
defparam \rdaddress[9]~output .open_drain_output = "false";
defparam \rdaddress[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \rdaddress[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[10]),
	.obar());
// synopsys translate_off
defparam \rdaddress[10]~output .bus_hold = "false";
defparam \rdaddress[10]~output .open_drain_output = "false";
defparam \rdaddress[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \rdaddress[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[11]),
	.obar());
// synopsys translate_off
defparam \rdaddress[11]~output .bus_hold = "false";
defparam \rdaddress[11]~output .open_drain_output = "false";
defparam \rdaddress[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \rdaddress[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[12]),
	.obar());
// synopsys translate_off
defparam \rdaddress[12]~output .bus_hold = "false";
defparam \rdaddress[12]~output .open_drain_output = "false";
defparam \rdaddress[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \rdaddress[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[13]),
	.obar());
// synopsys translate_off
defparam \rdaddress[13]~output .bus_hold = "false";
defparam \rdaddress[13]~output .open_drain_output = "false";
defparam \rdaddress[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \rdaddress[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[14]),
	.obar());
// synopsys translate_off
defparam \rdaddress[14]~output .bus_hold = "false";
defparam \rdaddress[14]~output .open_drain_output = "false";
defparam \rdaddress[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \rdaddress[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[15]),
	.obar());
// synopsys translate_off
defparam \rdaddress[15]~output .bus_hold = "false";
defparam \rdaddress[15]~output .open_drain_output = "false";
defparam \rdaddress[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \rdaddress[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[16]),
	.obar());
// synopsys translate_off
defparam \rdaddress[16]~output .bus_hold = "false";
defparam \rdaddress[16]~output .open_drain_output = "false";
defparam \rdaddress[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \rdaddress[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rdaddress[17]),
	.obar());
// synopsys translate_off
defparam \rdaddress[17]~output .bus_hold = "false";
defparam \rdaddress[17]~output .open_drain_output = "false";
defparam \rdaddress[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \wraddress[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[0]),
	.obar());
// synopsys translate_off
defparam \wraddress[0]~output .bus_hold = "false";
defparam \wraddress[0]~output .open_drain_output = "false";
defparam \wraddress[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \wraddress[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[1]),
	.obar());
// synopsys translate_off
defparam \wraddress[1]~output .bus_hold = "false";
defparam \wraddress[1]~output .open_drain_output = "false";
defparam \wraddress[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \wraddress[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[2]),
	.obar());
// synopsys translate_off
defparam \wraddress[2]~output .bus_hold = "false";
defparam \wraddress[2]~output .open_drain_output = "false";
defparam \wraddress[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \wraddress[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[3]),
	.obar());
// synopsys translate_off
defparam \wraddress[3]~output .bus_hold = "false";
defparam \wraddress[3]~output .open_drain_output = "false";
defparam \wraddress[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \wraddress[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[4]),
	.obar());
// synopsys translate_off
defparam \wraddress[4]~output .bus_hold = "false";
defparam \wraddress[4]~output .open_drain_output = "false";
defparam \wraddress[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \wraddress[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[5]),
	.obar());
// synopsys translate_off
defparam \wraddress[5]~output .bus_hold = "false";
defparam \wraddress[5]~output .open_drain_output = "false";
defparam \wraddress[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N36
cyclonev_io_obuf \wraddress[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[6]),
	.obar());
// synopsys translate_off
defparam \wraddress[6]~output .bus_hold = "false";
defparam \wraddress[6]~output .open_drain_output = "false";
defparam \wraddress[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \wraddress[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[7]),
	.obar());
// synopsys translate_off
defparam \wraddress[7]~output .bus_hold = "false";
defparam \wraddress[7]~output .open_drain_output = "false";
defparam \wraddress[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \wraddress[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[8]),
	.obar());
// synopsys translate_off
defparam \wraddress[8]~output .bus_hold = "false";
defparam \wraddress[8]~output .open_drain_output = "false";
defparam \wraddress[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \wraddress[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[9]),
	.obar());
// synopsys translate_off
defparam \wraddress[9]~output .bus_hold = "false";
defparam \wraddress[9]~output .open_drain_output = "false";
defparam \wraddress[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \wraddress[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[10]),
	.obar());
// synopsys translate_off
defparam \wraddress[10]~output .bus_hold = "false";
defparam \wraddress[10]~output .open_drain_output = "false";
defparam \wraddress[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \wraddress[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[11]),
	.obar());
// synopsys translate_off
defparam \wraddress[11]~output .bus_hold = "false";
defparam \wraddress[11]~output .open_drain_output = "false";
defparam \wraddress[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \wraddress[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[12]),
	.obar());
// synopsys translate_off
defparam \wraddress[12]~output .bus_hold = "false";
defparam \wraddress[12]~output .open_drain_output = "false";
defparam \wraddress[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \wraddress[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[13]),
	.obar());
// synopsys translate_off
defparam \wraddress[13]~output .bus_hold = "false";
defparam \wraddress[13]~output .open_drain_output = "false";
defparam \wraddress[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \wraddress[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[14]),
	.obar());
// synopsys translate_off
defparam \wraddress[14]~output .bus_hold = "false";
defparam \wraddress[14]~output .open_drain_output = "false";
defparam \wraddress[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \wraddress[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[15]),
	.obar());
// synopsys translate_off
defparam \wraddress[15]~output .bus_hold = "false";
defparam \wraddress[15]~output .open_drain_output = "false";
defparam \wraddress[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \wraddress[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[16]),
	.obar());
// synopsys translate_off
defparam \wraddress[16]~output .bus_hold = "false";
defparam \wraddress[16]~output .open_drain_output = "false";
defparam \wraddress[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \wraddress[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wraddress[17]),
	.obar());
// synopsys translate_off
defparam \wraddress[17]~output .bus_hold = "false";
defparam \wraddress[17]~output .open_drain_output = "false";
defparam \wraddress[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N45
cyclonev_lcell_comb \pisa|vga|vgapll|toggle~0 (
// Equation(s):
// \pisa|vga|vgapll|toggle~0_combout  = ( !\pisa|vga|vgapll|toggle~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vgapll|toggle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vgapll|toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vgapll|toggle~0 .extended_lut = "off";
defparam \pisa|vga|vgapll|toggle~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pisa|vga|vgapll|toggle~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N11
dffeas \pisa|vga|vgapll|toggle (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\pisa|vga|vgapll|toggle~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vgapll|toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vgapll|toggle .is_wysiwyg = "true";
defparam \pisa|vga|vgapll|toggle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N0
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~21 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~21_sumout  = SUM(( \pisa|vga|vga_controller_inst|x [0] ) + ( VCC ) + ( !VCC ))
// \pisa|vga|vga_controller_inst|Add0~22  = CARRY(( \pisa|vga|vga_controller_inst|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~21 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N36
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal0~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal0~0_combout  = ( !\pisa|vga|vga_controller_inst|Add0~25_sumout  & ( !\pisa|vga|vga_controller_inst|Add0~37_sumout  & ( (!\pisa|vga|vga_controller_inst|Add0~33_sumout  & (!\pisa|vga|vga_controller_inst|Add0~21_sumout  & 
// !\pisa|vga|vga_controller_inst|Add0~29_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.datae(!\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal0~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \pisa|vga|vga_controller_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N50
dffeas \pisa|vga|vga_controller_inst|x[9] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[9] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N24
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~17 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~17_sumout  = SUM(( \pisa|vga|vga_controller_inst|x [8] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~14  ))
// \pisa|vga|vga_controller_inst|Add0~18  = CARRY(( \pisa|vga|vga_controller_inst|x [8] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~17 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N27
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~1_sumout  = SUM(( \pisa|vga|vga_controller_inst|x [9] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~18  ))

	.dataa(!\pisa|vga|vga_controller_inst|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N48
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal0~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal0~1_combout  = ( \pisa|vga|vga_controller_inst|Add0~1_sumout  & ( !\pisa|vga|vga_controller_inst|Add0~9_sumout  & ( (!\pisa|vga|vga_controller_inst|Add0~13_sumout  & (\pisa|vga|vga_controller_inst|Add0~17_sumout  & 
// (\pisa|vga|vga_controller_inst|Equal0~0_combout  & \pisa|vga|vga_controller_inst|Add0~5_sumout ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Equal0~0_combout ),
	.datad(!\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.datae(!\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal0~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal0~1 .lut_mask = 64'h0000000200000000;
defparam \pisa|vga|vga_controller_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N53
dffeas \pisa|vga|vga_controller_inst|x[0] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[0] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~25 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~25_sumout  = SUM(( \pisa|vga|vga_controller_inst|x [1] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~22  ))
// \pisa|vga|vga_controller_inst|Add0~26  = CARRY(( \pisa|vga|vga_controller_inst|x [1] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~22  ))

	.dataa(!\pisa|vga|vga_controller_inst|x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~25 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N33
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[1]~feeder (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[1]~feeder_combout  = \pisa|vga|vga_controller_inst|Add0~25_sumout 

	.dataa(!\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[1]~feeder .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \pisa|vga|vga_controller_inst|x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N35
dffeas \pisa|vga|vga_controller_inst|x[1] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[1] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~29 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~29_sumout  = SUM(( \pisa|vga|vga_controller_inst|x [2] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~26  ))
// \pisa|vga|vga_controller_inst|Add0~30  = CARRY(( \pisa|vga|vga_controller_inst|x [2] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~29 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N56
dffeas \pisa|vga|vga_controller_inst|x[2] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[2] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N9
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~33 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~33_sumout  = SUM(( \pisa|vga|vga_controller_inst|x [3] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~30  ))
// \pisa|vga|vga_controller_inst|Add0~34  = CARRY(( \pisa|vga|vga_controller_inst|x [3] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~33 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N47
dffeas \pisa|vga|vga_controller_inst|x[3] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[3] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N12
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~37 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~37_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[4]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~34  ))
// \pisa|vga|vga_controller_inst|Add0~38  = CARRY(( \pisa|vga|vga_controller_inst|x[4]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~37 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N43
dffeas \pisa|vga|vga_controller_inst|x[4]~DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~5 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~5_sumout  = SUM(( \pisa|vga|vga_controller_inst|x [5] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~38  ))
// \pisa|vga|vga_controller_inst|Add0~6  = CARRY(( \pisa|vga|vga_controller_inst|x [5] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~5 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N59
dffeas \pisa|vga|vga_controller_inst|x[5] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[5] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N18
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~9 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~9_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[6]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~6  ))
// \pisa|vga|vga_controller_inst|Add0~10  = CARRY(( \pisa|vga|vga_controller_inst|x[6]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~6  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~9 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N41
dffeas \pisa|vga|vga_controller_inst|x[6]~DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[6]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N21
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~13 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~13_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[7]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~10  ))
// \pisa|vga|vga_controller_inst|Add0~14  = CARRY(( \pisa|vga|vga_controller_inst|x[7]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~10  ))

	.dataa(!\pisa|vga|vga_controller_inst|x[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~13 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N30
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[7]~feeder (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[7]~feeder_combout  = \pisa|vga|vga_controller_inst|Add0~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[7]~feeder .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \pisa|vga|vga_controller_inst|x[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N31
dffeas \pisa|vga|vga_controller_inst|x[7]~DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[7]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y1_N38
dffeas \pisa|vga|vga_controller_inst|x[8] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[8] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y1_N44
dffeas \pisa|vga|vga_controller_inst|x[4] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[4] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|hsync~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|hsync~0_combout  = ( \pisa|vga|vga_controller_inst|x [5] & ( \pisa|vga|vga_controller_inst|x [4] & ( (((!\pisa|vga|vga_controller_inst|x [9]) # (!\pisa|vga|vga_controller_inst|x[7]~DUPLICATE_q )) # 
// (\pisa|vga|vga_controller_inst|x[6]~DUPLICATE_q )) # (\pisa|vga|vga_controller_inst|x [8]) ) ) ) # ( !\pisa|vga|vga_controller_inst|x [5] & ( \pisa|vga|vga_controller_inst|x [4] & ( ((!\pisa|vga|vga_controller_inst|x [9]) # 
// (!\pisa|vga|vga_controller_inst|x[7]~DUPLICATE_q )) # (\pisa|vga|vga_controller_inst|x [8]) ) ) ) # ( \pisa|vga|vga_controller_inst|x [5] & ( !\pisa|vga|vga_controller_inst|x [4] & ( ((!\pisa|vga|vga_controller_inst|x [9]) # 
// (!\pisa|vga|vga_controller_inst|x[7]~DUPLICATE_q )) # (\pisa|vga|vga_controller_inst|x [8]) ) ) ) # ( !\pisa|vga|vga_controller_inst|x [5] & ( !\pisa|vga|vga_controller_inst|x [4] & ( ((!\pisa|vga|vga_controller_inst|x[6]~DUPLICATE_q ) # 
// ((!\pisa|vga|vga_controller_inst|x [9]) # (!\pisa|vga|vga_controller_inst|x[7]~DUPLICATE_q ))) # (\pisa|vga|vga_controller_inst|x [8]) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x [8]),
	.datab(!\pisa|vga|vga_controller_inst|x[6]~DUPLICATE_q ),
	.datac(!\pisa|vga|vga_controller_inst|x [9]),
	.datad(!\pisa|vga|vga_controller_inst|x[7]~DUPLICATE_q ),
	.datae(!\pisa|vga|vga_controller_inst|x [5]),
	.dataf(!\pisa|vga|vga_controller_inst|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|hsync~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|hsync~0 .lut_mask = 64'hFFFDFFF5FFF5FFF7;
defparam \pisa|vga|vga_controller_inst|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N30
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~25 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~25_sumout  = SUM(( \pisa|vga|vga_controller_inst|y [0] ) + ( VCC ) + ( !VCC ))
// \pisa|vga|vga_controller_inst|Add1~26  = CARRY(( \pisa|vga|vga_controller_inst|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~25 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N21
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[0]~feeder (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[0]~feeder_combout  = ( \pisa|vga|vga_controller_inst|Add1~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[0]~feeder .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|vga_controller_inst|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N12
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal1~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal1~0_combout  = ( \pisa|vga|vga_controller_inst|Add1~29_sumout  & ( !\pisa|vga|vga_controller_inst|Add1~37_sumout  & ( (\pisa|vga|vga_controller_inst|Add1~25_sumout  & (!\pisa|vga|vga_controller_inst|Add1~1_sumout  & 
// \pisa|vga|vga_controller_inst|Add1~33_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.datae(!\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.dataf(!\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal1~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal1~0 .lut_mask = 64'h0000003000000000;
defparam \pisa|vga|vga_controller_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N9
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal1~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal1~1_combout  = ( !\pisa|vga|vga_controller_inst|Add1~21_sumout  & ( \pisa|vga|vga_controller_inst|Equal1~0_combout  & ( (!\pisa|vga|vga_controller_inst|Add1~13_sumout  & (!\pisa|vga|vga_controller_inst|Add1~9_sumout  & 
// (\pisa|vga|vga_controller_inst|Add1~5_sumout  & !\pisa|vga|vga_controller_inst|Add1~17_sumout ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.datae(!\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal1~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal1~1 .lut_mask = 64'h0000000008000000;
defparam \pisa|vga|vga_controller_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N23
dffeas \pisa|vga|vga_controller_inst|y[0] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[0] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N33
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~1_sumout  = SUM(( \pisa|vga|vga_controller_inst|y [1] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~26  ))
// \pisa|vga|vga_controller_inst|Add1~2  = CARRY(( \pisa|vga|vga_controller_inst|y [1] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N29
dffeas \pisa|vga|vga_controller_inst|y[1] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[1] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N36
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~29 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~29_sumout  = SUM(( \pisa|vga|vga_controller_inst|y [2] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~2  ))
// \pisa|vga|vga_controller_inst|Add1~30  = CARRY(( \pisa|vga|vga_controller_inst|y [2] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~29 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N26
dffeas \pisa|vga|vga_controller_inst|y[2] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[2] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N39
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~33 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~33_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[3]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~30  ))
// \pisa|vga|vga_controller_inst|Add1~34  = CARRY(( \pisa|vga|vga_controller_inst|y[3]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~33 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N7
dffeas \pisa|vga|vga_controller_inst|y[3]~DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~37 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~37_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[4]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~34  ))
// \pisa|vga|vga_controller_inst|Add1~38  = CARRY(( \pisa|vga|vga_controller_inst|y[4]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~37 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[4]~feeder (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[4]~feeder_combout  = \pisa|vga|vga_controller_inst|Add1~37_sumout 

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[4]~feeder .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \pisa|vga|vga_controller_inst|y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N5
dffeas \pisa|vga|vga_controller_inst|y[4]~DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N45
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~9 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~9_sumout  = SUM(( \pisa|vga|vga_controller_inst|y [5] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~38  ))
// \pisa|vga|vga_controller_inst|Add1~10  = CARRY(( \pisa|vga|vga_controller_inst|y [5] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~9 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N16
dffeas \pisa|vga|vga_controller_inst|y[5] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[5] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N48
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~13 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~13_sumout  = SUM(( \pisa|vga|vga_controller_inst|y [6] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~10  ))
// \pisa|vga|vga_controller_inst|Add1~14  = CARRY(( \pisa|vga|vga_controller_inst|y [6] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~13 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N18
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[6]~feeder (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[6]~feeder_combout  = \pisa|vga|vga_controller_inst|Add1~13_sumout 

	.dataa(!\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[6]~feeder .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \pisa|vga|vga_controller_inst|y[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N20
dffeas \pisa|vga|vga_controller_inst|y[6] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[6] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N51
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~17 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~17_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[7]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~14  ))
// \pisa|vga|vga_controller_inst|Add1~18  = CARRY(( \pisa|vga|vga_controller_inst|y[7]~DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~17 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N0
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[7]~feeder (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[7]~feeder_combout  = \pisa|vga|vga_controller_inst|Add1~17_sumout 

	.dataa(!\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[7]~feeder .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \pisa|vga|vga_controller_inst|y[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N1
dffeas \pisa|vga|vga_controller_inst|y[7]~DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[7]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N54
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~21 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~21_sumout  = SUM(( \pisa|vga|vga_controller_inst|y [8] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~18  ))
// \pisa|vga|vga_controller_inst|Add1~22  = CARRY(( \pisa|vga|vga_controller_inst|y [8] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~18  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~21 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N11
dffeas \pisa|vga|vga_controller_inst|y[8] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[8] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~5 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~5_sumout  = SUM(( \pisa|vga|vga_controller_inst|y [9] ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~5 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N14
dffeas \pisa|vga|vga_controller_inst|y[9] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[9] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y1_N8
dffeas \pisa|vga|vga_controller_inst|y[3] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[3] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N27
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~1_combout  = ( !\pisa|vga|vga_controller_inst|y[4]~DUPLICATE_q  & ( (!\pisa|vga|vga_controller_inst|y [9] & (\pisa|vga|vga_controller_inst|y [3] & !\pisa|vga|vga_controller_inst|y [2])) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y [9]),
	.datab(!\pisa|vga|vga_controller_inst|y [3]),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y [2]),
	.datae(!\pisa|vga|vga_controller_inst|y[4]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~1 .lut_mask = 64'h2200000022000000;
defparam \pisa|vga|vga_controller_inst|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N2
dffeas \pisa|vga|vga_controller_inst|y[7] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[7] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~0_combout  = ( \pisa|vga|vga_controller_inst|y [8] & ( \pisa|vga|vga_controller_inst|y [5] & ( (\pisa|vga|vga_controller_inst|y [6] & \pisa|vga|vga_controller_inst|y [7]) ) ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y [6]),
	.datac(!\pisa|vga|vga_controller_inst|y [7]),
	.datad(gnd),
	.datae(!\pisa|vga|vga_controller_inst|y [8]),
	.dataf(!\pisa|vga|vga_controller_inst|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~0 .lut_mask = 64'h0000000000000303;
defparam \pisa|vga|vga_controller_inst|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~2 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~2_combout  = ( \pisa|vga|vga_controller_inst|vsync~0_combout  & ( (!\pisa|vga|vga_controller_inst|vsync~1_combout ) # (!\pisa|vga|vga_controller_inst|y [1]) ) ) # ( !\pisa|vga|vga_controller_inst|vsync~0_combout  )

	.dataa(!\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y [1]),
	.datad(gnd),
	.datae(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~2 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~2 .lut_mask = 64'hFFFFFAFAFFFFFAFA;
defparam \pisa|vga|vga_controller_inst|vsync~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|sync_b (
// Equation(s):
// \pisa|vga|vga_controller_inst|sync_b~combout  = ( \pisa|vga|vga_controller_inst|vsync~0_combout  & ( \pisa|vga|vga_controller_inst|hsync~0_combout  & ( (\pisa|vga|vga_controller_inst|y [1] & \pisa|vga|vga_controller_inst|vsync~1_combout ) ) ) ) # ( 
// \pisa|vga|vga_controller_inst|vsync~0_combout  & ( !\pisa|vga|vga_controller_inst|hsync~0_combout  ) ) # ( !\pisa|vga|vga_controller_inst|vsync~0_combout  & ( !\pisa|vga|vga_controller_inst|hsync~0_combout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y [1]),
	.datac(!\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.datad(gnd),
	.datae(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.dataf(!\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|sync_b .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|sync_b .lut_mask = 64'hFFFFFFFF00000303;
defparam \pisa|vga|vga_controller_inst|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N32
dffeas \pisa|vga|vga_controller_inst|x[7] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[7] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N12
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|blank_b~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|blank_b~0_combout  = ( !\pisa|vga|vga_controller_inst|vsync~0_combout  & ( \pisa|vga|vga_controller_inst|x [7] & ( (!\pisa|vga|vga_controller_inst|y [9] & !\pisa|vga|vga_controller_inst|x [9]) ) ) ) # ( 
// !\pisa|vga|vga_controller_inst|vsync~0_combout  & ( !\pisa|vga|vga_controller_inst|x [7] & ( (!\pisa|vga|vga_controller_inst|y [9] & ((!\pisa|vga|vga_controller_inst|x [8]) # (!\pisa|vga|vga_controller_inst|x [9]))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x [8]),
	.datab(!\pisa|vga|vga_controller_inst|y [9]),
	.datac(!\pisa|vga|vga_controller_inst|x [9]),
	.datad(gnd),
	.datae(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.dataf(!\pisa|vga|vga_controller_inst|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|blank_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|blank_b~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|blank_b~0 .lut_mask = 64'hC8C80000C0C00000;
defparam \pisa|vga|vga_controller_inst|blank_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_y[7]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_y[7]~feeder_combout  = ( \pisa|vga|vga_controller_inst|y[7]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_y[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[7]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_y[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|rect_y[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N50
dffeas \pisa|vga|draw_board_inst|rect_y[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_y[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N12
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_y[5]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_y[5]~feeder_combout  = ( \pisa|vga|vga_controller_inst|y [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_y[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[5]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_y[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|rect_y[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N14
dffeas \pisa|vga|draw_board_inst|rect_y[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_y[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_y[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N15
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\data[7]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({vcc,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .init_file = "pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_m002:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 200000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF00000000FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B100000000010000000000000000000000000000900000000001";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_y[1]~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_y[1]~0_combout  = ( !\pisa|vga|vga_controller_inst|y [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_y[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[1]~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_y[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pisa|vga|draw_board_inst|rect_y[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N50
dffeas \pisa|vga|draw_board_inst|rect_y[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|rect_y[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y1_N4
dffeas \pisa|vga|vga_controller_inst|y[4] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[4] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_y[4]~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_y[4]~2_combout  = ( !\pisa|vga|vga_controller_inst|y [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_y[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[4]~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_y[4]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pisa|vga|draw_board_inst|rect_y[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_y[4]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_y[4]~feeder_combout  = ( \pisa|vga|draw_board_inst|rect_y[4]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|rect_y[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[4]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_y[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|rect_y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N47
dffeas \pisa|vga|draw_board_inst|rect_y[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_y[2]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_y[2]~feeder_combout  = ( \pisa|vga|vga_controller_inst|y [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[2]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_y[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|rect_y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N44
dffeas \pisa|vga|draw_board_inst|rect_y[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_y[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N57
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_y[3]~3 (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_y[3]~3_combout  = ( !\pisa|vga|vga_controller_inst|y[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[3]~3 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_y[3]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pisa|vga|draw_board_inst|rect_y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N2
dffeas \pisa|vga|draw_board_inst|rect_y[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|rect_y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N57
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_y[6]~4 (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_y[6]~4_combout  = !\pisa|vga|vga_controller_inst|y [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_y[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[6]~4 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_y[6]~4 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \pisa|vga|draw_board_inst|rect_y[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N59
dffeas \pisa|vga|draw_board_inst|rect_y[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_y[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N3
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always1~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|always1~1_combout  = ( \pisa|vga|draw_board_inst|rect_y [6] & ( !\pisa|vga|draw_board_inst|rect_y [5] & ( ((\pisa|vga|draw_board_inst|rect_y [3] & ((!\pisa|vga|draw_board_inst|rect_y [2]) # (\pisa|vga|draw_board_inst|rect_y 
// [1])))) # (\pisa|vga|draw_board_inst|rect_y [4]) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|rect_y [1]),
	.datab(!\pisa|vga|draw_board_inst|rect_y [4]),
	.datac(!\pisa|vga|draw_board_inst|rect_y [2]),
	.datad(!\pisa|vga|draw_board_inst|rect_y [3]),
	.datae(!\pisa|vga|draw_board_inst|rect_y [6]),
	.dataf(!\pisa|vga|draw_board_inst|rect_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always1~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always1~1 .lut_mask = 64'h000033F700000000;
defparam \pisa|vga|draw_board_inst|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N22
dffeas \pisa|vga|vga_controller_inst|y[0]~DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_y[0]~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_y[0]~1_combout  = ( !\pisa|vga|vga_controller_inst|y[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[0]~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_y[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pisa|vga|draw_board_inst|rect_y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N2
dffeas \pisa|vga|draw_board_inst|rect_y[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_y[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always1~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|always1~0_combout  = ( \pisa|vga|draw_board_inst|rect_y [2] & ( (!\pisa|vga|draw_board_inst|rect_y [3] & !\pisa|vga|draw_board_inst|rect_y [4]) ) ) # ( !\pisa|vga|draw_board_inst|rect_y [2] & ( (!\pisa|vga|draw_board_inst|rect_y 
// [3] & (!\pisa|vga|draw_board_inst|rect_y [4] & (!\pisa|vga|draw_board_inst|rect_y [1] & !\pisa|vga|draw_board_inst|rect_y [0]))) ) )

	.dataa(!\pisa|vga|draw_board_inst|rect_y [3]),
	.datab(!\pisa|vga|draw_board_inst|rect_y [4]),
	.datac(!\pisa|vga|draw_board_inst|rect_y [1]),
	.datad(!\pisa|vga|draw_board_inst|rect_y [0]),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|rect_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always1~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always1~0 .lut_mask = 64'h8000800088888888;
defparam \pisa|vga|draw_board_inst|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N53
dffeas \pisa|vga|draw_board_inst|rect_x[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_x[8]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_x[8]~feeder_combout  = ( \pisa|vga|vga_controller_inst|x [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_x[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[8]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_x[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|rect_x[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N19
dffeas \pisa|vga|draw_board_inst|rect_x[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_x[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[8] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N55
dffeas \pisa|vga|draw_board_inst|rect_x[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[9] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N15
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_y[8]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_y[8]~feeder_combout  = ( \pisa|vga|vga_controller_inst|y [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_y[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[8]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_y[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|rect_y[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N17
dffeas \pisa|vga|draw_board_inst|rect_y[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_y[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[8] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_x[5]~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_x[5]~0_combout  = ( !\pisa|vga|vga_controller_inst|x [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_x[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[5]~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_x[5]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pisa|vga|draw_board_inst|rect_x[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N20
dffeas \pisa|vga|draw_board_inst|rect_x[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|rect_x[5]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y1_N52
dffeas \pisa|vga|vga_controller_inst|x[0]~DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_x[0]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_x[0]~feeder_combout  = ( \pisa|vga|vga_controller_inst|x[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[0]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_x[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|rect_x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N1
dffeas \pisa|vga|draw_board_inst|rect_x[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_x[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_x[3]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_x[3]~feeder_combout  = ( \pisa|vga|vga_controller_inst|x [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[3]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_x[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|rect_x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N46
dffeas \pisa|vga|draw_board_inst|rect_x[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_x[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_x[2]~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_x[2]~1_combout  = ( !\pisa|vga|vga_controller_inst|x [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_x[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[2]~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_x[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pisa|vga|draw_board_inst|rect_x[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N25
dffeas \pisa|vga|draw_board_inst|rect_x[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_x[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y1_N34
dffeas \pisa|vga|vga_controller_inst|x[1]~DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N29
dffeas \pisa|vga|draw_board_inst|rect_x[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|rect_x[4]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|rect_x[4]~feeder_combout  = ( \pisa|vga|vga_controller_inst|x[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|rect_x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[4]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|rect_x[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|rect_x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N32
dffeas \pisa|vga|draw_board_inst|rect_x[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|rect_x[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N36
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always1~3 (
// Equation(s):
// \pisa|vga|draw_board_inst|always1~3_combout  = ( \pisa|vga|draw_board_inst|rect_x [1] & ( \pisa|vga|draw_board_inst|rect_x [4] & ( (\pisa|vga|draw_board_inst|rect_x [5] & ((!\pisa|vga|draw_board_inst|rect_x [2]) # (\pisa|vga|draw_board_inst|rect_x [3]))) 
// ) ) ) # ( !\pisa|vga|draw_board_inst|rect_x [1] & ( \pisa|vga|draw_board_inst|rect_x [4] & ( (\pisa|vga|draw_board_inst|rect_x [5] & (((\pisa|vga|draw_board_inst|rect_x [0] & !\pisa|vga|draw_board_inst|rect_x [2])) # (\pisa|vga|draw_board_inst|rect_x 
// [3]))) ) ) ) # ( \pisa|vga|draw_board_inst|rect_x [1] & ( !\pisa|vga|draw_board_inst|rect_x [4] & ( (!\pisa|vga|draw_board_inst|rect_x [5] & (!\pisa|vga|draw_board_inst|rect_x [3] & \pisa|vga|draw_board_inst|rect_x [2])) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rect_x [1] & ( !\pisa|vga|draw_board_inst|rect_x [4] & ( (!\pisa|vga|draw_board_inst|rect_x [5] & (!\pisa|vga|draw_board_inst|rect_x [3] & \pisa|vga|draw_board_inst|rect_x [2])) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|rect_x [5]),
	.datab(!\pisa|vga|draw_board_inst|rect_x [0]),
	.datac(!\pisa|vga|draw_board_inst|rect_x [3]),
	.datad(!\pisa|vga|draw_board_inst|rect_x [2]),
	.datae(!\pisa|vga|draw_board_inst|rect_x [1]),
	.dataf(!\pisa|vga|draw_board_inst|rect_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always1~3 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always1~3 .lut_mask = 64'h00A000A015055505;
defparam \pisa|vga|draw_board_inst|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N8
dffeas \pisa|vga|draw_board_inst|rect_y[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_y[9] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y1_N40
dffeas \pisa|vga|vga_controller_inst|x[6] (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[6] .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N17
dffeas \pisa|vga|draw_board_inst|rect_x[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|rect_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|rect_x[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|rect_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always1~4 (
// Equation(s):
// \pisa|vga|draw_board_inst|always1~4_combout  = ( \pisa|vga|draw_board_inst|rect_y [6] & ( \pisa|vga|draw_board_inst|rect_y [7] & ( (!\pisa|vga|draw_board_inst|rect_y [9] & (!\pisa|vga|draw_board_inst|rect_x [5] $ (\pisa|vga|draw_board_inst|rect_x [6]))) ) 
// ) ) # ( !\pisa|vga|draw_board_inst|rect_y [6] & ( \pisa|vga|draw_board_inst|rect_y [7] & ( (!\pisa|vga|draw_board_inst|rect_y [9] & (!\pisa|vga|draw_board_inst|rect_x [5] $ (\pisa|vga|draw_board_inst|rect_x [6]))) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|rect_y [6] & ( !\pisa|vga|draw_board_inst|rect_y [7] & ( (!\pisa|vga|draw_board_inst|rect_y [9] & (!\pisa|vga|draw_board_inst|rect_x [5] $ (\pisa|vga|draw_board_inst|rect_x [6]))) ) ) )

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|rect_y [9]),
	.datac(!\pisa|vga|draw_board_inst|rect_x [5]),
	.datad(!\pisa|vga|draw_board_inst|rect_x [6]),
	.datae(!\pisa|vga|draw_board_inst|rect_y [6]),
	.dataf(!\pisa|vga|draw_board_inst|rect_y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always1~4 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always1~4 .lut_mask = 64'hC00C0000C00CC00C;
defparam \pisa|vga|draw_board_inst|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always1~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|always1~2_combout  = ( !\pisa|vga|draw_board_inst|always1~3_combout  & ( \pisa|vga|draw_board_inst|always1~4_combout  & ( (!\pisa|vga|draw_board_inst|rect_x [7] & (!\pisa|vga|draw_board_inst|rect_x [8] & 
// (!\pisa|vga|draw_board_inst|rect_x [9] & !\pisa|vga|draw_board_inst|rect_y [8]))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|rect_x [7]),
	.datab(!\pisa|vga|draw_board_inst|rect_x [8]),
	.datac(!\pisa|vga|draw_board_inst|rect_x [9]),
	.datad(!\pisa|vga|draw_board_inst|rect_y [8]),
	.datae(!\pisa|vga|draw_board_inst|always1~3_combout ),
	.dataf(!\pisa|vga|draw_board_inst|always1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always1~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always1~2 .lut_mask = 64'h0000000080000000;
defparam \pisa|vga|draw_board_inst|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~0_combout  = ( \pisa|vga|draw_board_inst|always1~0_combout  & ( \pisa|vga|draw_board_inst|always1~2_combout  & ( ((\pisa|vga|draw_board_inst|rect_y [7] & !\pisa|vga|draw_board_inst|always1~1_combout )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( !\pisa|vga|draw_board_inst|always1~0_combout  & ( \pisa|vga|draw_board_inst|always1~2_combout  & ( ((!\pisa|vga|draw_board_inst|rect_y [7] & 
// (!\pisa|vga|draw_board_inst|rect_y [5])) # (\pisa|vga|draw_board_inst|rect_y [7] & ((!\pisa|vga|draw_board_inst|always1~1_combout )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( 
// \pisa|vga|draw_board_inst|always1~0_combout  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|vga|draw_board_inst|always1~0_combout  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|rect_y [7]),
	.datab(!\pisa|vga|draw_board_inst|rect_y [5]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\pisa|vga|draw_board_inst|always1~1_combout ),
	.datae(!\pisa|vga|draw_board_inst|always1~0_combout ),
	.dataf(!\pisa|vga|draw_board_inst|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~0 .lut_mask = 64'hFFFFFFFFDF8F5F0F;
defparam \pisa|vga|draw_board_inst|red~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N23
dffeas \pisa|vga|draw_board_inst|red[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N33
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~1_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1  & ( \pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1  & ( 
// \pisa|vga|draw_board_inst|always1~2_combout  & ( (!\pisa|vga|draw_board_inst|rect_y [7] & (((!\pisa|vga|draw_board_inst|always1~0_combout  & !\pisa|vga|draw_board_inst|rect_y [5])))) # (\pisa|vga|draw_board_inst|rect_y [7] & 
// (!\pisa|vga|draw_board_inst|always1~1_combout )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1  & ( 
// !\pisa|vga|draw_board_inst|always1~2_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always1~1_combout ),
	.datab(!\pisa|vga|draw_board_inst|always1~0_combout ),
	.datac(!\pisa|vga|draw_board_inst|rect_y [5]),
	.datad(!\pisa|vga|draw_board_inst|rect_y [7]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 ),
	.dataf(!\pisa|vga|draw_board_inst|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~1 .lut_mask = 64'hFFFFFFFFC0AAFFFF;
defparam \pisa|vga|draw_board_inst|red~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[1]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[1]~feeder_combout  = ( \pisa|vga|draw_board_inst|red~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|red~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[1]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N43
dffeas \pisa|vga|draw_board_inst|red[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~2_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2  & ( \pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2  & ( 
// \pisa|vga|draw_board_inst|always1~2_combout  & ( (!\pisa|vga|draw_board_inst|rect_y [7] & (!\pisa|vga|draw_board_inst|always1~0_combout  & (!\pisa|vga|draw_board_inst|rect_y [5]))) # (\pisa|vga|draw_board_inst|rect_y [7] & 
// (((!\pisa|vga|draw_board_inst|always1~1_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2  
// & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always1~0_combout ),
	.datab(!\pisa|vga|draw_board_inst|rect_y [5]),
	.datac(!\pisa|vga|draw_board_inst|rect_y [7]),
	.datad(!\pisa|vga|draw_board_inst|always1~1_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 ),
	.dataf(!\pisa|vga|draw_board_inst|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~2 .lut_mask = 64'hFFFFFFFF8F80FFFF;
defparam \pisa|vga|draw_board_inst|red~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N40
dffeas \pisa|vga|draw_board_inst|red[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N9
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~3 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~3_combout  = ( \pisa|vga|draw_board_inst|always1~1_combout  & ( \pisa|vga|draw_board_inst|always1~2_combout  & ( ((!\pisa|vga|draw_board_inst|rect_y [5] & (!\pisa|vga|draw_board_inst|rect_y [7] & 
// !\pisa|vga|draw_board_inst|always1~0_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 ) ) ) ) # ( !\pisa|vga|draw_board_inst|always1~1_combout  & ( \pisa|vga|draw_board_inst|always1~2_combout  & ( 
// (((!\pisa|vga|draw_board_inst|rect_y [5] & !\pisa|vga|draw_board_inst|always1~0_combout )) # (\pisa|vga|draw_board_inst|rect_y [7])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 ) ) ) ) # ( 
// \pisa|vga|draw_board_inst|always1~1_combout  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|vga|draw_board_inst|always1~1_combout  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 ),
	.datab(!\pisa|vga|draw_board_inst|rect_y [5]),
	.datac(!\pisa|vga|draw_board_inst|rect_y [7]),
	.datad(!\pisa|vga|draw_board_inst|always1~0_combout ),
	.datae(!\pisa|vga|draw_board_inst|always1~1_combout ),
	.dataf(!\pisa|vga|draw_board_inst|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~3 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~3 .lut_mask = 64'hFFFFFFFFDF5FD555;
defparam \pisa|vga|draw_board_inst|red~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N34
dffeas \pisa|vga|draw_board_inst|red[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N6
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~4 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~4_combout  = ( \pisa|vga|draw_board_inst|always1~1_combout  & ( \pisa|vga|draw_board_inst|always1~2_combout  & ( ((!\pisa|vga|draw_board_inst|always1~0_combout  & (!\pisa|vga|draw_board_inst|rect_y [7] & 
// !\pisa|vga|draw_board_inst|rect_y [5]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 ) ) ) ) # ( !\pisa|vga|draw_board_inst|always1~1_combout  & ( \pisa|vga|draw_board_inst|always1~2_combout  & ( 
// (((!\pisa|vga|draw_board_inst|always1~0_combout  & !\pisa|vga|draw_board_inst|rect_y [5])) # (\pisa|vga|draw_board_inst|rect_y [7])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 ) ) ) ) # ( 
// \pisa|vga|draw_board_inst|always1~1_combout  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|vga|draw_board_inst|always1~1_combout  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 ),
	.datab(!\pisa|vga|draw_board_inst|always1~0_combout ),
	.datac(!\pisa|vga|draw_board_inst|rect_y [7]),
	.datad(!\pisa|vga|draw_board_inst|rect_y [5]),
	.datae(!\pisa|vga|draw_board_inst|always1~1_combout ),
	.dataf(!\pisa|vga|draw_board_inst|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~4 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~4 .lut_mask = 64'hFFFFFFFFDF5FD555;
defparam \pisa|vga|draw_board_inst|red~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[4]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[4]~feeder_combout  = ( \pisa|vga|draw_board_inst|red~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|red~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[4]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N52
dffeas \pisa|vga|draw_board_inst|red[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N36
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~5 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~5_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5  & ( \pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5  & ( 
// \pisa|vga|draw_board_inst|always1~2_combout  & ( (!\pisa|vga|draw_board_inst|rect_y [7] & (!\pisa|vga|draw_board_inst|rect_y [5] & (!\pisa|vga|draw_board_inst|always1~0_combout ))) # (\pisa|vga|draw_board_inst|rect_y [7] & 
// (((!\pisa|vga|draw_board_inst|always1~1_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5  
// & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|rect_y [7]),
	.datab(!\pisa|vga|draw_board_inst|rect_y [5]),
	.datac(!\pisa|vga|draw_board_inst|always1~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|always1~1_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 ),
	.dataf(!\pisa|vga|draw_board_inst|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~5 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~5 .lut_mask = 64'hFFFFFFFFD580FFFF;
defparam \pisa|vga|draw_board_inst|red~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N40
dffeas \pisa|vga|draw_board_inst|red[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N36
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~6 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~6_combout  = ( \pisa|vga|draw_board_inst|always1~1_combout  & ( \pisa|vga|draw_board_inst|always1~2_combout  & ( ((!\pisa|vga|draw_board_inst|always1~0_combout  & (!\pisa|vga|draw_board_inst|rect_y [7] & 
// !\pisa|vga|draw_board_inst|rect_y [5]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 ) ) ) ) # ( !\pisa|vga|draw_board_inst|always1~1_combout  & ( \pisa|vga|draw_board_inst|always1~2_combout  & ( 
// (((!\pisa|vga|draw_board_inst|always1~0_combout  & !\pisa|vga|draw_board_inst|rect_y [5])) # (\pisa|vga|draw_board_inst|rect_y [7])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 ) ) ) ) # ( 
// \pisa|vga|draw_board_inst|always1~1_combout  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|vga|draw_board_inst|always1~1_combout  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 ),
	.datab(!\pisa|vga|draw_board_inst|always1~0_combout ),
	.datac(!\pisa|vga|draw_board_inst|rect_y [7]),
	.datad(!\pisa|vga|draw_board_inst|rect_y [5]),
	.datae(!\pisa|vga|draw_board_inst|always1~1_combout ),
	.dataf(!\pisa|vga|draw_board_inst|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~6 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~6 .lut_mask = 64'hFFFFFFFFDF5FD555;
defparam \pisa|vga|draw_board_inst|red~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N40
dffeas \pisa|vga|draw_board_inst|red[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N12
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red~7 (
// Equation(s):
// \pisa|vga|draw_board_inst|red~7_combout  = ( \pisa|vga|draw_board_inst|always1~1_combout  & ( \pisa|vga|draw_board_inst|always1~2_combout  & ( ((!\pisa|vga|draw_board_inst|rect_y [7] & (!\pisa|vga|draw_board_inst|rect_y [5] & 
// !\pisa|vga|draw_board_inst|always1~0_combout ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 ) ) ) ) # ( !\pisa|vga|draw_board_inst|always1~1_combout  & ( \pisa|vga|draw_board_inst|always1~2_combout  & ( 
// (((!\pisa|vga|draw_board_inst|rect_y [5] & !\pisa|vga|draw_board_inst|always1~0_combout )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 )) # (\pisa|vga|draw_board_inst|rect_y [7]) ) ) ) # ( 
// \pisa|vga|draw_board_inst|always1~1_combout  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) ) # ( !\pisa|vga|draw_board_inst|always1~1_combout  & ( !\pisa|vga|draw_board_inst|always1~2_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|rect_y [7]),
	.datab(!\pisa|vga|draw_board_inst|rect_y [5]),
	.datac(!\pisa|vga|draw_board_inst|always1~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 ),
	.datae(!\pisa|vga|draw_board_inst|always1~1_combout ),
	.dataf(!\pisa|vga|draw_board_inst|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red~7 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red~7 .lut_mask = 64'hFFFFFFFFD5FF80FF;
defparam \pisa|vga|draw_board_inst|red~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N31
dffeas \pisa|vga|draw_board_inst|red[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N13
dffeas \pisa|vga|draw_board_inst|green[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green[1]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|green[1]~feeder_combout  = ( \pisa|vga|draw_board_inst|red~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|red~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[1]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pisa|vga|draw_board_inst|green[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N22
dffeas \pisa|vga|draw_board_inst|green[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|green[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N38
dffeas \pisa|vga|draw_board_inst|green[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N53
dffeas \pisa|vga|draw_board_inst|green[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N31
dffeas \pisa|vga|draw_board_inst|green[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N25
dffeas \pisa|vga|draw_board_inst|green[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N5
dffeas \pisa|vga|draw_board_inst|green[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N5
dffeas \pisa|vga|draw_board_inst|green[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N55
dffeas \pisa|vga|draw_board_inst|blue[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N34
dffeas \pisa|vga|draw_board_inst|blue[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N25
dffeas \pisa|vga|draw_board_inst|blue[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N29
dffeas \pisa|vga|draw_board_inst|blue[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N8
dffeas \pisa|vga|draw_board_inst|blue[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N37
dffeas \pisa|vga|draw_board_inst|blue[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N37
dffeas \pisa|vga|draw_board_inst|blue[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y1_N11
dffeas \pisa|vga|draw_board_inst|blue[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|red~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \switch~input (
	.i(switch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch~input_o ));
// synopsys translate_off
defparam \switch~input .bus_hold = "false";
defparam \switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \data[8]~input (
	.i(data[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[8]~input_o ));
// synopsys translate_off
defparam \data[8]~input .bus_hold = "false";
defparam \data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \data[9]~input (
	.i(data[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[9]~input_o ));
// synopsys translate_off
defparam \data[9]~input .bus_hold = "false";
defparam \data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \data[10]~input (
	.i(data[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[10]~input_o ));
// synopsys translate_off
defparam \data[10]~input .bus_hold = "false";
defparam \data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \data[11]~input (
	.i(data[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[11]~input_o ));
// synopsys translate_off
defparam \data[11]~input .bus_hold = "false";
defparam \data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \data[12]~input (
	.i(data[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[12]~input_o ));
// synopsys translate_off
defparam \data[12]~input .bus_hold = "false";
defparam \data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N58
cyclonev_io_ibuf \data[13]~input (
	.i(data[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[13]~input_o ));
// synopsys translate_off
defparam \data[13]~input .bus_hold = "false";
defparam \data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \data[14]~input (
	.i(data[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[14]~input_o ));
// synopsys translate_off
defparam \data[14]~input .bus_hold = "false";
defparam \data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N35
cyclonev_io_ibuf \data[15]~input (
	.i(data[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[15]~input_o ));
// synopsys translate_off
defparam \data[15]~input .bus_hold = "false";
defparam \data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \data[16]~input (
	.i(data[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[16]~input_o ));
// synopsys translate_off
defparam \data[16]~input .bus_hold = "false";
defparam \data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \data[17]~input (
	.i(data[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[17]~input_o ));
// synopsys translate_off
defparam \data[17]~input .bus_hold = "false";
defparam \data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \data[18]~input (
	.i(data[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[18]~input_o ));
// synopsys translate_off
defparam \data[18]~input .bus_hold = "false";
defparam \data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \data[19]~input (
	.i(data[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[19]~input_o ));
// synopsys translate_off
defparam \data[19]~input .bus_hold = "false";
defparam \data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \data[20]~input (
	.i(data[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[20]~input_o ));
// synopsys translate_off
defparam \data[20]~input .bus_hold = "false";
defparam \data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \data[21]~input (
	.i(data[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[21]~input_o ));
// synopsys translate_off
defparam \data[21]~input .bus_hold = "false";
defparam \data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \data[22]~input (
	.i(data[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[22]~input_o ));
// synopsys translate_off
defparam \data[22]~input .bus_hold = "false";
defparam \data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \data[23]~input (
	.i(data[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[23]~input_o ));
// synopsys translate_off
defparam \data[23]~input .bus_hold = "false";
defparam \data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \data[24]~input (
	.i(data[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[24]~input_o ));
// synopsys translate_off
defparam \data[24]~input .bus_hold = "false";
defparam \data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \data[25]~input (
	.i(data[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[25]~input_o ));
// synopsys translate_off
defparam \data[25]~input .bus_hold = "false";
defparam \data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \data[26]~input (
	.i(data[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[26]~input_o ));
// synopsys translate_off
defparam \data[26]~input .bus_hold = "false";
defparam \data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \data[27]~input (
	.i(data[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[27]~input_o ));
// synopsys translate_off
defparam \data[27]~input .bus_hold = "false";
defparam \data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N18
cyclonev_io_ibuf \data[28]~input (
	.i(data[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[28]~input_o ));
// synopsys translate_off
defparam \data[28]~input .bus_hold = "false";
defparam \data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \data[29]~input (
	.i(data[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[29]~input_o ));
// synopsys translate_off
defparam \data[29]~input .bus_hold = "false";
defparam \data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N4
cyclonev_io_ibuf \data[30]~input (
	.i(data[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[30]~input_o ));
// synopsys translate_off
defparam \data[30]~input .bus_hold = "false";
defparam \data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \data[31]~input (
	.i(data[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[31]~input_o ));
// synopsys translate_off
defparam \data[31]~input .bus_hold = "false";
defparam \data[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
