#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG4` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG4` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec>;
#[doc = "Field `TYPE_128` reader - 0:0\\]
Type for slv_events_in\\[64\\]
0=level"]
pub type Type128R = crate::BitReader;
#[doc = "Field `TYPE_128` writer - 0:0\\]
Type for slv_events_in\\[64\\]
0=level"]
pub type Type128W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_129` reader - 1:1\\]
Type for slv_events_in\\[65\\]
0=level"]
pub type Type129R = crate::BitReader;
#[doc = "Field `TYPE_129` writer - 1:1\\]
Type for slv_events_in\\[65\\]
0=level"]
pub type Type129W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_130` reader - 2:2\\]
Type for slv_events_in\\[66\\]
0=level"]
pub type Type130R = crate::BitReader;
#[doc = "Field `TYPE_130` writer - 2:2\\]
Type for slv_events_in\\[66\\]
0=level"]
pub type Type130W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_131` reader - 3:3\\]
Type for slv_events_in\\[67\\]
0=level"]
pub type Type131R = crate::BitReader;
#[doc = "Field `TYPE_131` writer - 3:3\\]
Type for slv_events_in\\[67\\]
0=level"]
pub type Type131W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_132` reader - 4:4\\]
Type for slv_events_in\\[68\\]
0=level"]
pub type Type132R = crate::BitReader;
#[doc = "Field `TYPE_132` writer - 4:4\\]
Type for slv_events_in\\[68\\]
0=level"]
pub type Type132W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_133` reader - 5:5\\]
Type for slv_events_in\\[69\\]
0=level"]
pub type Type133R = crate::BitReader;
#[doc = "Field `TYPE_133` writer - 5:5\\]
Type for slv_events_in\\[69\\]
0=level"]
pub type Type133W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_134` reader - 6:6\\]
Type for slv_events_in\\[70\\]
0=level"]
pub type Type134R = crate::BitReader;
#[doc = "Field `TYPE_134` writer - 6:6\\]
Type for slv_events_in\\[70\\]
0=level"]
pub type Type134W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_135` reader - 7:7\\]
Type for slv_events_in\\[71\\]
0=level"]
pub type Type135R = crate::BitReader;
#[doc = "Field `TYPE_135` writer - 7:7\\]
Type for slv_events_in\\[71\\]
0=level"]
pub type Type135W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_136` reader - 8:8\\]
Type for slv_events_in\\[72\\]
0=level"]
pub type Type136R = crate::BitReader;
#[doc = "Field `TYPE_136` writer - 8:8\\]
Type for slv_events_in\\[72\\]
0=level"]
pub type Type136W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_137` reader - 9:9\\]
Type for slv_events_in\\[73\\]
0=level"]
pub type Type137R = crate::BitReader;
#[doc = "Field `TYPE_137` writer - 9:9\\]
Type for slv_events_in\\[73\\]
0=level"]
pub type Type137W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_138` reader - 10:10\\]
Type for slv_events_in\\[74\\]
0=level"]
pub type Type138R = crate::BitReader;
#[doc = "Field `TYPE_138` writer - 10:10\\]
Type for slv_events_in\\[74\\]
0=level"]
pub type Type138W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_139` reader - 11:11\\]
Type for slv_events_in\\[75\\]
0=level"]
pub type Type139R = crate::BitReader;
#[doc = "Field `TYPE_139` writer - 11:11\\]
Type for slv_events_in\\[75\\]
0=level"]
pub type Type139W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_140` reader - 12:12\\]
Type for slv_events_in\\[76\\]
0=level"]
pub type Type140R = crate::BitReader;
#[doc = "Field `TYPE_140` writer - 12:12\\]
Type for slv_events_in\\[76\\]
0=level"]
pub type Type140W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_141` reader - 13:13\\]
Type for slv_events_in\\[77\\]
0=level"]
pub type Type141R = crate::BitReader;
#[doc = "Field `TYPE_141` writer - 13:13\\]
Type for slv_events_in\\[77\\]
0=level"]
pub type Type141W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_142` reader - 14:14\\]
Type for slv_events_in\\[78\\]
0=level"]
pub type Type142R = crate::BitReader;
#[doc = "Field `TYPE_142` writer - 14:14\\]
Type for slv_events_in\\[78\\]
0=level"]
pub type Type142W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_143` reader - 15:15\\]
Type for slv_events_in\\[79\\]
0=level"]
pub type Type143R = crate::BitReader;
#[doc = "Field `TYPE_143` writer - 15:15\\]
Type for slv_events_in\\[79\\]
0=level"]
pub type Type143W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_144` reader - 16:16\\]
Type for slv_events_in\\[80\\]
0=level"]
pub type Type144R = crate::BitReader;
#[doc = "Field `TYPE_144` writer - 16:16\\]
Type for slv_events_in\\[80\\]
0=level"]
pub type Type144W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_145` reader - 17:17\\]
Type for slv_events_in\\[81\\]
0=level"]
pub type Type145R = crate::BitReader;
#[doc = "Field `TYPE_145` writer - 17:17\\]
Type for slv_events_in\\[81\\]
0=level"]
pub type Type145W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_146` reader - 18:18\\]
Type for slv_events_in\\[82\\]
0=level"]
pub type Type146R = crate::BitReader;
#[doc = "Field `TYPE_146` writer - 18:18\\]
Type for slv_events_in\\[82\\]
0=level"]
pub type Type146W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_147` reader - 19:19\\]
Type for slv_events_in\\[83\\]
0=level"]
pub type Type147R = crate::BitReader;
#[doc = "Field `TYPE_147` writer - 19:19\\]
Type for slv_events_in\\[83\\]
0=level"]
pub type Type147W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_148` reader - 20:20\\]
Type for slv_events_in\\[84\\]
0=level"]
pub type Type148R = crate::BitReader;
#[doc = "Field `TYPE_148` writer - 20:20\\]
Type for slv_events_in\\[84\\]
0=level"]
pub type Type148W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_149` reader - 21:21\\]
Type for slv_events_in\\[85\\]
0=level"]
pub type Type149R = crate::BitReader;
#[doc = "Field `TYPE_149` writer - 21:21\\]
Type for slv_events_in\\[85\\]
0=level"]
pub type Type149W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_150` reader - 22:22\\]
Type for slv_events_in\\[86\\]
0=level"]
pub type Type150R = crate::BitReader;
#[doc = "Field `TYPE_150` writer - 22:22\\]
Type for slv_events_in\\[86\\]
0=level"]
pub type Type150W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_151` reader - 23:23\\]
Type for slv_events_in\\[87\\]
0=level"]
pub type Type151R = crate::BitReader;
#[doc = "Field `TYPE_151` writer - 23:23\\]
Type for slv_events_in\\[87\\]
0=level"]
pub type Type151W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_152` reader - 24:24\\]
Type for slv_events_in\\[88\\]
0=level"]
pub type Type152R = crate::BitReader;
#[doc = "Field `TYPE_152` writer - 24:24\\]
Type for slv_events_in\\[88\\]
0=level"]
pub type Type152W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_153` reader - 25:25\\]
Type for slv_events_in\\[89\\]
0=level"]
pub type Type153R = crate::BitReader;
#[doc = "Field `TYPE_153` writer - 25:25\\]
Type for slv_events_in\\[89\\]
0=level"]
pub type Type153W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_154` reader - 26:26\\]
Type for slv_events_in\\[90\\]
0=level"]
pub type Type154R = crate::BitReader;
#[doc = "Field `TYPE_154` writer - 26:26\\]
Type for slv_events_in\\[90\\]
0=level"]
pub type Type154W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_155` reader - 27:27\\]
Type for slv_events_in\\[91\\]
0=level"]
pub type Type155R = crate::BitReader;
#[doc = "Field `TYPE_155` writer - 27:27\\]
Type for slv_events_in\\[91\\]
0=level"]
pub type Type155W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_156` reader - 28:28\\]
Type for slv_events_in\\[92\\]
0=level"]
pub type Type156R = crate::BitReader;
#[doc = "Field `TYPE_156` writer - 28:28\\]
Type for slv_events_in\\[92\\]
0=level"]
pub type Type156W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_157` reader - 29:29\\]
Type for slv_events_in\\[93\\]
0=level"]
pub type Type157R = crate::BitReader;
#[doc = "Field `TYPE_157` writer - 29:29\\]
Type for slv_events_in\\[93\\]
0=level"]
pub type Type157W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_158` reader - 30:30\\]
Type for slv_events_in\\[94\\]
0=level"]
pub type Type158R = crate::BitReader;
#[doc = "Field `TYPE_158` writer - 30:30\\]
Type for slv_events_in\\[94\\]
0=level"]
pub type Type158W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `TYPE_159` reader - 31:31\\]
Type for slv_events_in\\[95\\]
0=level"]
pub type Type159R = crate::BitReader;
#[doc = "Field `TYPE_159` writer - 31:31\\]
Type for slv_events_in\\[95\\]
0=level"]
pub type Type159W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Type for slv_events_in\\[64\\]
0=level"]
    #[inline(always)]
    pub fn type_128(&self) -> Type128R {
        Type128R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Type for slv_events_in\\[65\\]
0=level"]
    #[inline(always)]
    pub fn type_129(&self) -> Type129R {
        Type129R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Type for slv_events_in\\[66\\]
0=level"]
    #[inline(always)]
    pub fn type_130(&self) -> Type130R {
        Type130R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Type for slv_events_in\\[67\\]
0=level"]
    #[inline(always)]
    pub fn type_131(&self) -> Type131R {
        Type131R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Type for slv_events_in\\[68\\]
0=level"]
    #[inline(always)]
    pub fn type_132(&self) -> Type132R {
        Type132R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Type for slv_events_in\\[69\\]
0=level"]
    #[inline(always)]
    pub fn type_133(&self) -> Type133R {
        Type133R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Type for slv_events_in\\[70\\]
0=level"]
    #[inline(always)]
    pub fn type_134(&self) -> Type134R {
        Type134R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Type for slv_events_in\\[71\\]
0=level"]
    #[inline(always)]
    pub fn type_135(&self) -> Type135R {
        Type135R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Type for slv_events_in\\[72\\]
0=level"]
    #[inline(always)]
    pub fn type_136(&self) -> Type136R {
        Type136R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Type for slv_events_in\\[73\\]
0=level"]
    #[inline(always)]
    pub fn type_137(&self) -> Type137R {
        Type137R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Type for slv_events_in\\[74\\]
0=level"]
    #[inline(always)]
    pub fn type_138(&self) -> Type138R {
        Type138R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Type for slv_events_in\\[75\\]
0=level"]
    #[inline(always)]
    pub fn type_139(&self) -> Type139R {
        Type139R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Type for slv_events_in\\[76\\]
0=level"]
    #[inline(always)]
    pub fn type_140(&self) -> Type140R {
        Type140R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Type for slv_events_in\\[77\\]
0=level"]
    #[inline(always)]
    pub fn type_141(&self) -> Type141R {
        Type141R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Type for slv_events_in\\[78\\]
0=level"]
    #[inline(always)]
    pub fn type_142(&self) -> Type142R {
        Type142R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Type for slv_events_in\\[79\\]
0=level"]
    #[inline(always)]
    pub fn type_143(&self) -> Type143R {
        Type143R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Type for slv_events_in\\[80\\]
0=level"]
    #[inline(always)]
    pub fn type_144(&self) -> Type144R {
        Type144R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Type for slv_events_in\\[81\\]
0=level"]
    #[inline(always)]
    pub fn type_145(&self) -> Type145R {
        Type145R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Type for slv_events_in\\[82\\]
0=level"]
    #[inline(always)]
    pub fn type_146(&self) -> Type146R {
        Type146R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Type for slv_events_in\\[83\\]
0=level"]
    #[inline(always)]
    pub fn type_147(&self) -> Type147R {
        Type147R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Type for slv_events_in\\[84\\]
0=level"]
    #[inline(always)]
    pub fn type_148(&self) -> Type148R {
        Type148R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Type for slv_events_in\\[85\\]
0=level"]
    #[inline(always)]
    pub fn type_149(&self) -> Type149R {
        Type149R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Type for slv_events_in\\[86\\]
0=level"]
    #[inline(always)]
    pub fn type_150(&self) -> Type150R {
        Type150R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Type for slv_events_in\\[87\\]
0=level"]
    #[inline(always)]
    pub fn type_151(&self) -> Type151R {
        Type151R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Type for slv_events_in\\[88\\]
0=level"]
    #[inline(always)]
    pub fn type_152(&self) -> Type152R {
        Type152R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Type for slv_events_in\\[89\\]
0=level"]
    #[inline(always)]
    pub fn type_153(&self) -> Type153R {
        Type153R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Type for slv_events_in\\[90\\]
0=level"]
    #[inline(always)]
    pub fn type_154(&self) -> Type154R {
        Type154R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Type for slv_events_in\\[91\\]
0=level"]
    #[inline(always)]
    pub fn type_155(&self) -> Type155R {
        Type155R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Type for slv_events_in\\[92\\]
0=level"]
    #[inline(always)]
    pub fn type_156(&self) -> Type156R {
        Type156R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Type for slv_events_in\\[93\\]
0=level"]
    #[inline(always)]
    pub fn type_157(&self) -> Type157R {
        Type157R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Type for slv_events_in\\[94\\]
0=level"]
    #[inline(always)]
    pub fn type_158(&self) -> Type158R {
        Type158R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Type for slv_events_in\\[95\\]
0=level"]
    #[inline(always)]
    pub fn type_159(&self) -> Type159R {
        Type159R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Type for slv_events_in\\[64\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_128(&mut self) -> Type128W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type128W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Type for slv_events_in\\[65\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_129(&mut self) -> Type129W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type129W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Type for slv_events_in\\[66\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_130(&mut self) -> Type130W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type130W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Type for slv_events_in\\[67\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_131(&mut self) -> Type131W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type131W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Type for slv_events_in\\[68\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_132(&mut self) -> Type132W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type132W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Type for slv_events_in\\[69\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_133(&mut self) -> Type133W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type133W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Type for slv_events_in\\[70\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_134(&mut self) -> Type134W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type134W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Type for slv_events_in\\[71\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_135(&mut self) -> Type135W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type135W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Type for slv_events_in\\[72\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_136(&mut self) -> Type136W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type136W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Type for slv_events_in\\[73\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_137(&mut self) -> Type137W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type137W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Type for slv_events_in\\[74\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_138(&mut self) -> Type138W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type138W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Type for slv_events_in\\[75\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_139(&mut self) -> Type139W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type139W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Type for slv_events_in\\[76\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_140(&mut self) -> Type140W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type140W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Type for slv_events_in\\[77\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_141(&mut self) -> Type141W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type141W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Type for slv_events_in\\[78\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_142(&mut self) -> Type142W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type142W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Type for slv_events_in\\[79\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_143(&mut self) -> Type143W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type143W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Type for slv_events_in\\[80\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_144(&mut self) -> Type144W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type144W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Type for slv_events_in\\[81\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_145(&mut self) -> Type145W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type145W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Type for slv_events_in\\[82\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_146(&mut self) -> Type146W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type146W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Type for slv_events_in\\[83\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_147(&mut self) -> Type147W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type147W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Type for slv_events_in\\[84\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_148(&mut self) -> Type148W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type148W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Type for slv_events_in\\[85\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_149(&mut self) -> Type149W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type149W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Type for slv_events_in\\[86\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_150(&mut self) -> Type150W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type150W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Type for slv_events_in\\[87\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_151(&mut self) -> Type151W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type151W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Type for slv_events_in\\[88\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_152(&mut self) -> Type152W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type152W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Type for slv_events_in\\[89\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_153(&mut self) -> Type153W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type153W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Type for slv_events_in\\[90\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_154(&mut self) -> Type154W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type154W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Type for slv_events_in\\[91\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_155(&mut self) -> Type155W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type155W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Type for slv_events_in\\[92\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_156(&mut self) -> Type156W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type156W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Type for slv_events_in\\[93\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_157(&mut self) -> Type157W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type157W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Type for slv_events_in\\[94\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_158(&mut self) -> Type158W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type158W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Type for slv_events_in\\[95\\]
0=level"]
    #[inline(always)]
    #[must_use]
    pub fn type_159(&mut self) -> Type159W<Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec> {
        Type159W::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG4\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_type_reg4::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_type_reg4::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_type_reg4::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_type_reg4::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_TYPE_REG4 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsTypeReg4Spec {
    const RESET_VALUE: u32 = 0;
}
