
ROBOT_DEV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b0ac  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800b25c  0800b25c  0001b25c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b334  0800b334  00020150  2**0
                  CONTENTS
  4 .ARM          00000008  0800b334  0800b334  0001b334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b33c  0800b33c  00020150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b33c  0800b33c  0001b33c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b340  0800b340  0001b340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000150  20000000  0800b344  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020150  2**0
                  CONTENTS
 10 .bss          00006844  20000150  20000150  00020150  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20006994  20006994  00020150  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020150  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 14 .debug_info   00025f81  00000000  00000000  000201c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000059f7  00000000  00000000  00046144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ef8  00000000  00000000  0004bb40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000017bc  00000000  00000000  0004da38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002a241  00000000  00000000  0004f1f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00026b30  00000000  00000000  00079435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000eb0b7  00000000  00000000  0009ff65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000083fc  00000000  00000000  0018b01c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000085  00000000  00000000  00193418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000150 	.word	0x20000150
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b244 	.word	0x0800b244

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000154 	.word	0x20000154
 80001ec:	0800b244 	.word	0x0800b244

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000200:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000204:	f000 b970 	b.w	80004e8 <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f000 f806 	bl	8000220 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__udivmoddi4>:
 8000220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000224:	9e08      	ldr	r6, [sp, #32]
 8000226:	460d      	mov	r5, r1
 8000228:	4604      	mov	r4, r0
 800022a:	460f      	mov	r7, r1
 800022c:	2b00      	cmp	r3, #0
 800022e:	d14a      	bne.n	80002c6 <__udivmoddi4+0xa6>
 8000230:	428a      	cmp	r2, r1
 8000232:	4694      	mov	ip, r2
 8000234:	d965      	bls.n	8000302 <__udivmoddi4+0xe2>
 8000236:	fab2 f382 	clz	r3, r2
 800023a:	b143      	cbz	r3, 800024e <__udivmoddi4+0x2e>
 800023c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000240:	f1c3 0220 	rsb	r2, r3, #32
 8000244:	409f      	lsls	r7, r3
 8000246:	fa20 f202 	lsr.w	r2, r0, r2
 800024a:	4317      	orrs	r7, r2
 800024c:	409c      	lsls	r4, r3
 800024e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000252:	fa1f f58c 	uxth.w	r5, ip
 8000256:	fbb7 f1fe 	udiv	r1, r7, lr
 800025a:	0c22      	lsrs	r2, r4, #16
 800025c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000260:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000264:	fb01 f005 	mul.w	r0, r1, r5
 8000268:	4290      	cmp	r0, r2
 800026a:	d90a      	bls.n	8000282 <__udivmoddi4+0x62>
 800026c:	eb1c 0202 	adds.w	r2, ip, r2
 8000270:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000274:	f080 811c 	bcs.w	80004b0 <__udivmoddi4+0x290>
 8000278:	4290      	cmp	r0, r2
 800027a:	f240 8119 	bls.w	80004b0 <__udivmoddi4+0x290>
 800027e:	3902      	subs	r1, #2
 8000280:	4462      	add	r2, ip
 8000282:	1a12      	subs	r2, r2, r0
 8000284:	b2a4      	uxth	r4, r4
 8000286:	fbb2 f0fe 	udiv	r0, r2, lr
 800028a:	fb0e 2210 	mls	r2, lr, r0, r2
 800028e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000292:	fb00 f505 	mul.w	r5, r0, r5
 8000296:	42a5      	cmp	r5, r4
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x90>
 800029a:	eb1c 0404 	adds.w	r4, ip, r4
 800029e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80002a2:	f080 8107 	bcs.w	80004b4 <__udivmoddi4+0x294>
 80002a6:	42a5      	cmp	r5, r4
 80002a8:	f240 8104 	bls.w	80004b4 <__udivmoddi4+0x294>
 80002ac:	4464      	add	r4, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b4:	1b64      	subs	r4, r4, r5
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11e      	cbz	r6, 80002c2 <__udivmoddi4+0xa2>
 80002ba:	40dc      	lsrs	r4, r3
 80002bc:	2300      	movs	r3, #0
 80002be:	e9c6 4300 	strd	r4, r3, [r6]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d908      	bls.n	80002dc <__udivmoddi4+0xbc>
 80002ca:	2e00      	cmp	r6, #0
 80002cc:	f000 80ed 	beq.w	80004aa <__udivmoddi4+0x28a>
 80002d0:	2100      	movs	r1, #0
 80002d2:	e9c6 0500 	strd	r0, r5, [r6]
 80002d6:	4608      	mov	r0, r1
 80002d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002dc:	fab3 f183 	clz	r1, r3
 80002e0:	2900      	cmp	r1, #0
 80002e2:	d149      	bne.n	8000378 <__udivmoddi4+0x158>
 80002e4:	42ab      	cmp	r3, r5
 80002e6:	d302      	bcc.n	80002ee <__udivmoddi4+0xce>
 80002e8:	4282      	cmp	r2, r0
 80002ea:	f200 80f8 	bhi.w	80004de <__udivmoddi4+0x2be>
 80002ee:	1a84      	subs	r4, r0, r2
 80002f0:	eb65 0203 	sbc.w	r2, r5, r3
 80002f4:	2001      	movs	r0, #1
 80002f6:	4617      	mov	r7, r2
 80002f8:	2e00      	cmp	r6, #0
 80002fa:	d0e2      	beq.n	80002c2 <__udivmoddi4+0xa2>
 80002fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000300:	e7df      	b.n	80002c2 <__udivmoddi4+0xa2>
 8000302:	b902      	cbnz	r2, 8000306 <__udivmoddi4+0xe6>
 8000304:	deff      	udf	#255	; 0xff
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	2b00      	cmp	r3, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x210>
 8000310:	1a8a      	subs	r2, r1, r2
 8000312:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000316:	fa1f fe8c 	uxth.w	lr, ip
 800031a:	2101      	movs	r1, #1
 800031c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000320:	fb07 2015 	mls	r0, r7, r5, r2
 8000324:	0c22      	lsrs	r2, r4, #16
 8000326:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800032a:	fb0e f005 	mul.w	r0, lr, r5
 800032e:	4290      	cmp	r0, r2
 8000330:	d908      	bls.n	8000344 <__udivmoddi4+0x124>
 8000332:	eb1c 0202 	adds.w	r2, ip, r2
 8000336:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x122>
 800033c:	4290      	cmp	r0, r2
 800033e:	f200 80cb 	bhi.w	80004d8 <__udivmoddi4+0x2b8>
 8000342:	4645      	mov	r5, r8
 8000344:	1a12      	subs	r2, r2, r0
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb2 f0f7 	udiv	r0, r2, r7
 800034c:	fb07 2210 	mls	r2, r7, r0, r2
 8000350:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000354:	fb0e fe00 	mul.w	lr, lr, r0
 8000358:	45a6      	cmp	lr, r4
 800035a:	d908      	bls.n	800036e <__udivmoddi4+0x14e>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x14c>
 8000366:	45a6      	cmp	lr, r4
 8000368:	f200 80bb 	bhi.w	80004e2 <__udivmoddi4+0x2c2>
 800036c:	4610      	mov	r0, r2
 800036e:	eba4 040e 	sub.w	r4, r4, lr
 8000372:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000376:	e79f      	b.n	80002b8 <__udivmoddi4+0x98>
 8000378:	f1c1 0720 	rsb	r7, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000382:	ea4c 0c03 	orr.w	ip, ip, r3
 8000386:	fa05 f401 	lsl.w	r4, r5, r1
 800038a:	fa20 f307 	lsr.w	r3, r0, r7
 800038e:	40fd      	lsrs	r5, r7
 8000390:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fbb5 f8f9 	udiv	r8, r5, r9
 800039a:	fa1f fe8c 	uxth.w	lr, ip
 800039e:	fb09 5518 	mls	r5, r9, r8, r5
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003a8:	fb08 f50e 	mul.w	r5, r8, lr
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	fa02 f201 	lsl.w	r2, r2, r1
 80003b2:	fa00 f001 	lsl.w	r0, r0, r1
 80003b6:	d90b      	bls.n	80003d0 <__udivmoddi4+0x1b0>
 80003b8:	eb1c 0404 	adds.w	r4, ip, r4
 80003bc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003c0:	f080 8088 	bcs.w	80004d4 <__udivmoddi4+0x2b4>
 80003c4:	42a5      	cmp	r5, r4
 80003c6:	f240 8085 	bls.w	80004d4 <__udivmoddi4+0x2b4>
 80003ca:	f1a8 0802 	sub.w	r8, r8, #2
 80003ce:	4464      	add	r4, ip
 80003d0:	1b64      	subs	r4, r4, r5
 80003d2:	b29d      	uxth	r5, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003e4:	45a6      	cmp	lr, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1da>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80003f0:	d26c      	bcs.n	80004cc <__udivmoddi4+0x2ac>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	d96a      	bls.n	80004cc <__udivmoddi4+0x2ac>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000402:	eba4 040e 	sub.w	r4, r4, lr
 8000406:	42ac      	cmp	r4, r5
 8000408:	46c8      	mov	r8, r9
 800040a:	46ae      	mov	lr, r5
 800040c:	d356      	bcc.n	80004bc <__udivmoddi4+0x29c>
 800040e:	d053      	beq.n	80004b8 <__udivmoddi4+0x298>
 8000410:	b156      	cbz	r6, 8000428 <__udivmoddi4+0x208>
 8000412:	ebb0 0208 	subs.w	r2, r0, r8
 8000416:	eb64 040e 	sbc.w	r4, r4, lr
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	40ca      	lsrs	r2, r1
 8000420:	40cc      	lsrs	r4, r1
 8000422:	4317      	orrs	r7, r2
 8000424:	e9c6 7400 	strd	r7, r4, [r6]
 8000428:	4618      	mov	r0, r3
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	f1c3 0120 	rsb	r1, r3, #32
 8000434:	fa02 fc03 	lsl.w	ip, r2, r3
 8000438:	fa20 f201 	lsr.w	r2, r0, r1
 800043c:	fa25 f101 	lsr.w	r1, r5, r1
 8000440:	409d      	lsls	r5, r3
 8000442:	432a      	orrs	r2, r5
 8000444:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000450:	fb07 1510 	mls	r5, r7, r0, r1
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800045a:	fb00 f50e 	mul.w	r5, r0, lr
 800045e:	428d      	cmp	r5, r1
 8000460:	fa04 f403 	lsl.w	r4, r4, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x258>
 8000466:	eb1c 0101 	adds.w	r1, ip, r1
 800046a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800046e:	d22f      	bcs.n	80004d0 <__udivmoddi4+0x2b0>
 8000470:	428d      	cmp	r5, r1
 8000472:	d92d      	bls.n	80004d0 <__udivmoddi4+0x2b0>
 8000474:	3802      	subs	r0, #2
 8000476:	4461      	add	r1, ip
 8000478:	1b49      	subs	r1, r1, r5
 800047a:	b292      	uxth	r2, r2
 800047c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000480:	fb07 1115 	mls	r1, r7, r5, r1
 8000484:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000488:	fb05 f10e 	mul.w	r1, r5, lr
 800048c:	4291      	cmp	r1, r2
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x282>
 8000490:	eb1c 0202 	adds.w	r2, ip, r2
 8000494:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000498:	d216      	bcs.n	80004c8 <__udivmoddi4+0x2a8>
 800049a:	4291      	cmp	r1, r2
 800049c:	d914      	bls.n	80004c8 <__udivmoddi4+0x2a8>
 800049e:	3d02      	subs	r5, #2
 80004a0:	4462      	add	r2, ip
 80004a2:	1a52      	subs	r2, r2, r1
 80004a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004a8:	e738      	b.n	800031c <__udivmoddi4+0xfc>
 80004aa:	4631      	mov	r1, r6
 80004ac:	4630      	mov	r0, r6
 80004ae:	e708      	b.n	80002c2 <__udivmoddi4+0xa2>
 80004b0:	4639      	mov	r1, r7
 80004b2:	e6e6      	b.n	8000282 <__udivmoddi4+0x62>
 80004b4:	4610      	mov	r0, r2
 80004b6:	e6fb      	b.n	80002b0 <__udivmoddi4+0x90>
 80004b8:	4548      	cmp	r0, r9
 80004ba:	d2a9      	bcs.n	8000410 <__udivmoddi4+0x1f0>
 80004bc:	ebb9 0802 	subs.w	r8, r9, r2
 80004c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004c4:	3b01      	subs	r3, #1
 80004c6:	e7a3      	b.n	8000410 <__udivmoddi4+0x1f0>
 80004c8:	4645      	mov	r5, r8
 80004ca:	e7ea      	b.n	80004a2 <__udivmoddi4+0x282>
 80004cc:	462b      	mov	r3, r5
 80004ce:	e794      	b.n	80003fa <__udivmoddi4+0x1da>
 80004d0:	4640      	mov	r0, r8
 80004d2:	e7d1      	b.n	8000478 <__udivmoddi4+0x258>
 80004d4:	46d0      	mov	r8, sl
 80004d6:	e77b      	b.n	80003d0 <__udivmoddi4+0x1b0>
 80004d8:	3d02      	subs	r5, #2
 80004da:	4462      	add	r2, ip
 80004dc:	e732      	b.n	8000344 <__udivmoddi4+0x124>
 80004de:	4608      	mov	r0, r1
 80004e0:	e70a      	b.n	80002f8 <__udivmoddi4+0xd8>
 80004e2:	4464      	add	r4, ip
 80004e4:	3802      	subs	r0, #2
 80004e6:	e742      	b.n	800036e <__udivmoddi4+0x14e>

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <init>:
 *      Author: bentjh01
 */

#include "init.h"

void init(void){
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
	motors_init();
 80004f0:	f00a fcb0 	bl	800ae54 <motors_init>
}
 80004f4:	bf00      	nop
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80004fc:	4b17      	ldr	r3, [pc, #92]	; (800055c <MX_CAN1_Init+0x64>)
 80004fe:	4a18      	ldr	r2, [pc, #96]	; (8000560 <MX_CAN1_Init+0x68>)
 8000500:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 7;
 8000502:	4b16      	ldr	r3, [pc, #88]	; (800055c <MX_CAN1_Init+0x64>)
 8000504:	2207      	movs	r2, #7
 8000506:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000508:	4b14      	ldr	r3, [pc, #80]	; (800055c <MX_CAN1_Init+0x64>)
 800050a:	2200      	movs	r2, #0
 800050c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800050e:	4b13      	ldr	r3, [pc, #76]	; (800055c <MX_CAN1_Init+0x64>)
 8000510:	2200      	movs	r2, #0
 8000512:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000514:	4b11      	ldr	r3, [pc, #68]	; (800055c <MX_CAN1_Init+0x64>)
 8000516:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800051a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800051c:	4b0f      	ldr	r3, [pc, #60]	; (800055c <MX_CAN1_Init+0x64>)
 800051e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000522:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000524:	4b0d      	ldr	r3, [pc, #52]	; (800055c <MX_CAN1_Init+0x64>)
 8000526:	2200      	movs	r2, #0
 8000528:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800052a:	4b0c      	ldr	r3, [pc, #48]	; (800055c <MX_CAN1_Init+0x64>)
 800052c:	2200      	movs	r2, #0
 800052e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000530:	4b0a      	ldr	r3, [pc, #40]	; (800055c <MX_CAN1_Init+0x64>)
 8000532:	2200      	movs	r2, #0
 8000534:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000536:	4b09      	ldr	r3, [pc, #36]	; (800055c <MX_CAN1_Init+0x64>)
 8000538:	2200      	movs	r2, #0
 800053a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800053c:	4b07      	ldr	r3, [pc, #28]	; (800055c <MX_CAN1_Init+0x64>)
 800053e:	2200      	movs	r2, #0
 8000540:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8000542:	4b06      	ldr	r3, [pc, #24]	; (800055c <MX_CAN1_Init+0x64>)
 8000544:	2201      	movs	r2, #1
 8000546:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000548:	4804      	ldr	r0, [pc, #16]	; (800055c <MX_CAN1_Init+0x64>)
 800054a:	f000 fc67 	bl	8000e1c <HAL_CAN_Init>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000554:	f000 f9ee 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000558:	bf00      	nop
 800055a:	bd80      	pop	{r7, pc}
 800055c:	2000016c 	.word	0x2000016c
 8000560:	40006400 	.word	0x40006400

08000564 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b08a      	sub	sp, #40	; 0x28
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056c:	f107 0314 	add.w	r3, r7, #20
 8000570:	2200      	movs	r2, #0
 8000572:	601a      	str	r2, [r3, #0]
 8000574:	605a      	str	r2, [r3, #4]
 8000576:	609a      	str	r2, [r3, #8]
 8000578:	60da      	str	r2, [r3, #12]
 800057a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a19      	ldr	r2, [pc, #100]	; (80005e8 <HAL_CAN_MspInit+0x84>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d12b      	bne.n	80005de <HAL_CAN_MspInit+0x7a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000586:	2300      	movs	r3, #0
 8000588:	613b      	str	r3, [r7, #16]
 800058a:	4b18      	ldr	r3, [pc, #96]	; (80005ec <HAL_CAN_MspInit+0x88>)
 800058c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800058e:	4a17      	ldr	r2, [pc, #92]	; (80005ec <HAL_CAN_MspInit+0x88>)
 8000590:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000594:	6413      	str	r3, [r2, #64]	; 0x40
 8000596:	4b15      	ldr	r3, [pc, #84]	; (80005ec <HAL_CAN_MspInit+0x88>)
 8000598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800059a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800059e:	613b      	str	r3, [r7, #16]
 80005a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]
 80005a6:	4b11      	ldr	r3, [pc, #68]	; (80005ec <HAL_CAN_MspInit+0x88>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	4a10      	ldr	r2, [pc, #64]	; (80005ec <HAL_CAN_MspInit+0x88>)
 80005ac:	f043 0308 	orr.w	r3, r3, #8
 80005b0:	6313      	str	r3, [r2, #48]	; 0x30
 80005b2:	4b0e      	ldr	r3, [pc, #56]	; (80005ec <HAL_CAN_MspInit+0x88>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b6:	f003 0308 	and.w	r3, r3, #8
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80005be:	2303      	movs	r3, #3
 80005c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005c2:	2302      	movs	r3, #2
 80005c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	2300      	movs	r3, #0
 80005c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005ca:	2303      	movs	r3, #3
 80005cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80005ce:	2309      	movs	r3, #9
 80005d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005d2:	f107 0314 	add.w	r3, r7, #20
 80005d6:	4619      	mov	r1, r3
 80005d8:	4805      	ldr	r0, [pc, #20]	; (80005f0 <HAL_CAN_MspInit+0x8c>)
 80005da:	f001 f817 	bl	800160c <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80005de:	bf00      	nop
 80005e0:	3728      	adds	r7, #40	; 0x28
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	40006400 	.word	0x40006400
 80005ec:	40023800 	.word	0x40023800
 80005f0:	40020c00 	.word	0x40020c00

080005f4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005f8:	4a04      	ldr	r2, [pc, #16]	; (800060c <MX_FREERTOS_Init+0x18>)
 80005fa:	2100      	movs	r1, #0
 80005fc:	4804      	ldr	r0, [pc, #16]	; (8000610 <MX_FREERTOS_Init+0x1c>)
 80005fe:	f007 fa05 	bl	8007a0c <osThreadNew>
 8000602:	4603      	mov	r3, r0
 8000604:	4a03      	ldr	r2, [pc, #12]	; (8000614 <MX_FREERTOS_Init+0x20>)
 8000606:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}
 800060c:	0800b2d4 	.word	0x0800b2d4
 8000610:	08000619 	.word	0x08000619
 8000614:	20000194 	.word	0x20000194

08000618 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000620:	f009 ff24 	bl	800a46c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000624:	2001      	movs	r0, #1
 8000626:	f007 fa83 	bl	8007b30 <osDelay>
 800062a:	e7fb      	b.n	8000624 <StartDefaultTask+0xc>

0800062c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b08c      	sub	sp, #48	; 0x30
 8000630:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000632:	f107 031c 	add.w	r3, r7, #28
 8000636:	2200      	movs	r2, #0
 8000638:	601a      	str	r2, [r3, #0]
 800063a:	605a      	str	r2, [r3, #4]
 800063c:	609a      	str	r2, [r3, #8]
 800063e:	60da      	str	r2, [r3, #12]
 8000640:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000642:	2300      	movs	r3, #0
 8000644:	61bb      	str	r3, [r7, #24]
 8000646:	4b67      	ldr	r3, [pc, #412]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	4a66      	ldr	r2, [pc, #408]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 800064c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000650:	6313      	str	r3, [r2, #48]	; 0x30
 8000652:	4b64      	ldr	r3, [pc, #400]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800065a:	61bb      	str	r3, [r7, #24]
 800065c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065e:	2300      	movs	r3, #0
 8000660:	617b      	str	r3, [r7, #20]
 8000662:	4b60      	ldr	r3, [pc, #384]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	4a5f      	ldr	r2, [pc, #380]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 8000668:	f043 0301 	orr.w	r3, r3, #1
 800066c:	6313      	str	r3, [r2, #48]	; 0x30
 800066e:	4b5d      	ldr	r3, [pc, #372]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	617b      	str	r3, [r7, #20]
 8000678:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	613b      	str	r3, [r7, #16]
 800067e:	4b59      	ldr	r3, [pc, #356]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	4a58      	ldr	r2, [pc, #352]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 8000684:	f043 0308 	orr.w	r3, r3, #8
 8000688:	6313      	str	r3, [r2, #48]	; 0x30
 800068a:	4b56      	ldr	r3, [pc, #344]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	f003 0308 	and.w	r3, r3, #8
 8000692:	613b      	str	r3, [r7, #16]
 8000694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	4b52      	ldr	r3, [pc, #328]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	4a51      	ldr	r2, [pc, #324]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006a4:	6313      	str	r3, [r2, #48]	; 0x30
 80006a6:	4b4f      	ldr	r3, [pc, #316]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006b2:	2300      	movs	r3, #0
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	4b4b      	ldr	r3, [pc, #300]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	4a4a      	ldr	r2, [pc, #296]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006c0:	6313      	str	r3, [r2, #48]	; 0x30
 80006c2:	4b48      	ldr	r3, [pc, #288]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006ce:	2300      	movs	r3, #0
 80006d0:	607b      	str	r3, [r7, #4]
 80006d2:	4b44      	ldr	r3, [pc, #272]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d6:	4a43      	ldr	r2, [pc, #268]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006d8:	f043 0320 	orr.w	r3, r3, #32
 80006dc:	6313      	str	r3, [r2, #48]	; 0x30
 80006de:	4b41      	ldr	r3, [pc, #260]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	f003 0320 	and.w	r3, r3, #32
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006ea:	2300      	movs	r3, #0
 80006ec:	603b      	str	r3, [r7, #0]
 80006ee:	4b3d      	ldr	r3, [pc, #244]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	4a3c      	ldr	r2, [pc, #240]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006f4:	f043 0310 	orr.w	r3, r3, #16
 80006f8:	6313      	str	r3, [r2, #48]	; 0x30
 80006fa:	4b3a      	ldr	r3, [pc, #232]	; (80007e4 <MX_GPIO_Init+0x1b8>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	f003 0310 	and.w	r3, r3, #16
 8000702:	603b      	str	r3, [r7, #0]
 8000704:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, POWER1_CTRL_Pin|POWER2_CTRL_Pin|POWER3_CTRL_Pin|POWER4_CTRL_Pin, GPIO_PIN_RESET);
 8000706:	2200      	movs	r2, #0
 8000708:	213c      	movs	r1, #60	; 0x3c
 800070a:	4837      	ldr	r0, [pc, #220]	; (80007e8 <MX_GPIO_Init+0x1bc>)
 800070c:	f001 f92a 	bl	8001964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LED_A_Pin|LED_B_Pin|LED_C_Pin|LED_D_Pin
 8000710:	2200      	movs	r2, #0
 8000712:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 8000716:	4835      	ldr	r0, [pc, #212]	; (80007ec <MX_GPIO_Init+0x1c0>)
 8000718:	f001 f924 	bl	8001964 <HAL_GPIO_WritePin>
                          |LED_E_Pin|LED_F_Pin|LED_G_Pin|LED_H_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI5_NSS_Pin|LED_GF14_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	f244 0140 	movw	r1, #16448	; 0x4040
 8000722:	4833      	ldr	r0, [pc, #204]	; (80007f0 <MX_GPIO_Init+0x1c4>)
 8000724:	f001 f91e 	bl	8001964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8000728:	2200      	movs	r2, #0
 800072a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800072e:	4831      	ldr	r0, [pc, #196]	; (80007f4 <MX_GPIO_Init+0x1c8>)
 8000730:	f001 f918 	bl	8001964 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = PIN_Y_Pin|PIN_X_Pin|PIN_V_Pin|PIN_Z_Pin;
 8000734:	23e4      	movs	r3, #228	; 0xe4
 8000736:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000738:	2300      	movs	r3, #0
 800073a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073c:	2300      	movs	r3, #0
 800073e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000740:	f107 031c 	add.w	r3, r7, #28
 8000744:	4619      	mov	r1, r3
 8000746:	482c      	ldr	r0, [pc, #176]	; (80007f8 <MX_GPIO_Init+0x1cc>)
 8000748:	f000 ff60 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = POWER1_CTRL_Pin|POWER2_CTRL_Pin|POWER3_CTRL_Pin|POWER4_CTRL_Pin;
 800074c:	233c      	movs	r3, #60	; 0x3c
 800074e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000750:	2301      	movs	r3, #1
 8000752:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000754:	2300      	movs	r3, #0
 8000756:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000758:	2300      	movs	r3, #0
 800075a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800075c:	f107 031c 	add.w	r3, r7, #28
 8000760:	4619      	mov	r1, r3
 8000762:	4821      	ldr	r0, [pc, #132]	; (80007e8 <MX_GPIO_Init+0x1bc>)
 8000764:	f000 ff52 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LED_A_Pin|LED_B_Pin|LED_C_Pin|LED_D_Pin
 8000768:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 800076c:	61fb      	str	r3, [r7, #28]
                          |LED_E_Pin|LED_F_Pin|LED_G_Pin|LED_H_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076e:	2301      	movs	r3, #1
 8000770:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000772:	2300      	movs	r3, #0
 8000774:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000776:	2300      	movs	r3, #0
 8000778:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800077a:	f107 031c 	add.w	r3, r7, #28
 800077e:	4619      	mov	r1, r3
 8000780:	481a      	ldr	r0, [pc, #104]	; (80007ec <MX_GPIO_Init+0x1c0>)
 8000782:	f000 ff43 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = SPI5_NSS_Pin|LED_GF14_Pin;
 8000786:	f244 0340 	movw	r3, #16448	; 0x4040
 800078a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078c:	2301      	movs	r3, #1
 800078e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000790:	2300      	movs	r3, #0
 8000792:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000794:	2300      	movs	r3, #0
 8000796:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000798:	f107 031c 	add.w	r3, r7, #28
 800079c:	4619      	mov	r1, r3
 800079e:	4814      	ldr	r0, [pc, #80]	; (80007f0 <MX_GPIO_Init+0x1c4>)
 80007a0:	f000 ff34 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = PIN_YA1_Pin|PIN_ZA0_Pin|PIN_XA2_Pin|PIN_W_Pin;
 80007a4:	230f      	movs	r3, #15
 80007a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007a8:	2300      	movs	r3, #0
 80007aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ac:	2300      	movs	r3, #0
 80007ae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b0:	f107 031c 	add.w	r3, r7, #28
 80007b4:	4619      	mov	r1, r3
 80007b6:	4811      	ldr	r0, [pc, #68]	; (80007fc <MX_GPIO_Init+0x1d0>)
 80007b8:	f000 ff28 	bl	800160c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 80007bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80007c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c2:	2301      	movs	r3, #1
 80007c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ca:	2300      	movs	r3, #0
 80007cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 80007ce:	f107 031c 	add.w	r3, r7, #28
 80007d2:	4619      	mov	r1, r3
 80007d4:	4807      	ldr	r0, [pc, #28]	; (80007f4 <MX_GPIO_Init+0x1c8>)
 80007d6:	f000 ff19 	bl	800160c <HAL_GPIO_Init>

}
 80007da:	bf00      	nop
 80007dc:	3730      	adds	r7, #48	; 0x30
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40021c00 	.word	0x40021c00
 80007ec:	40021800 	.word	0x40021800
 80007f0:	40021400 	.word	0x40021400
 80007f4:	40021000 	.word	0x40021000
 80007f8:	40022000 	.word	0x40022000
 80007fc:	40020000 	.word	0x40020000

08000800 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000806:	f000 faa3 	bl	8000d50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800080a:	f000 f817 	bl	800083c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800080e:	f7ff ff0d 	bl	800062c <MX_GPIO_Init>
  MX_SPI5_Init();
 8000812:	f000 f89f 	bl	8000954 <MX_SPI5_Init>
  MX_CAN1_Init();
 8000816:	f7ff fe6f 	bl	80004f8 <MX_CAN1_Init>
  MX_USART6_UART_Init();
 800081a:	f000 f9fd 	bl	8000c18 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  init();
 800081e:	f7ff fe65 	bl	80004ec <init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000822:	f007 f8a9 	bl	8007978 <osKernelInitialize>

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000826:	f7ff fee5 	bl	80005f4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800082a:	f007 f8c9 	bl	80079c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int coint = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */
	  coint++;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3301      	adds	r3, #1
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	e7fb      	b.n	8000832 <main+0x32>
	...

0800083c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b094      	sub	sp, #80	; 0x50
 8000840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000842:	f107 0320 	add.w	r3, r7, #32
 8000846:	2230      	movs	r2, #48	; 0x30
 8000848:	2100      	movs	r1, #0
 800084a:	4618      	mov	r0, r3
 800084c:	f00a fc1c 	bl	800b088 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000850:	f107 030c 	add.w	r3, r7, #12
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	605a      	str	r2, [r3, #4]
 800085a:	609a      	str	r2, [r3, #8]
 800085c:	60da      	str	r2, [r3, #12]
 800085e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000860:	2300      	movs	r3, #0
 8000862:	60bb      	str	r3, [r7, #8]
 8000864:	4b28      	ldr	r3, [pc, #160]	; (8000908 <SystemClock_Config+0xcc>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000868:	4a27      	ldr	r2, [pc, #156]	; (8000908 <SystemClock_Config+0xcc>)
 800086a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800086e:	6413      	str	r3, [r2, #64]	; 0x40
 8000870:	4b25      	ldr	r3, [pc, #148]	; (8000908 <SystemClock_Config+0xcc>)
 8000872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000878:	60bb      	str	r3, [r7, #8]
 800087a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800087c:	2300      	movs	r3, #0
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	4b22      	ldr	r3, [pc, #136]	; (800090c <SystemClock_Config+0xd0>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a21      	ldr	r2, [pc, #132]	; (800090c <SystemClock_Config+0xd0>)
 8000886:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800088a:	6013      	str	r3, [r2, #0]
 800088c:	4b1f      	ldr	r3, [pc, #124]	; (800090c <SystemClock_Config+0xd0>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000894:	607b      	str	r3, [r7, #4]
 8000896:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000898:	2301      	movs	r3, #1
 800089a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800089c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a2:	2302      	movs	r3, #2
 80008a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80008aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80008ac:	2306      	movs	r3, #6
 80008ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80008b0:	23a8      	movs	r3, #168	; 0xa8
 80008b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008b4:	2302      	movs	r3, #2
 80008b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008b8:	2307      	movs	r3, #7
 80008ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008bc:	f107 0320 	add.w	r3, r7, #32
 80008c0:	4618      	mov	r0, r3
 80008c2:	f002 fad3 	bl	8002e6c <HAL_RCC_OscConfig>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008cc:	f000 f832 	bl	8000934 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d0:	230f      	movs	r3, #15
 80008d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008d4:	2302      	movs	r3, #2
 80008d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008d8:	2300      	movs	r3, #0
 80008da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008e8:	f107 030c 	add.w	r3, r7, #12
 80008ec:	2105      	movs	r1, #5
 80008ee:	4618      	mov	r0, r3
 80008f0:	f002 fd34 	bl	800335c <HAL_RCC_ClockConfig>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008fa:	f000 f81b 	bl	8000934 <Error_Handler>
  }
}
 80008fe:	bf00      	nop
 8000900:	3750      	adds	r7, #80	; 0x50
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40023800 	.word	0x40023800
 800090c:	40007000 	.word	0x40007000

08000910 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a04      	ldr	r2, [pc, #16]	; (8000930 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d101      	bne.n	8000926 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000922:	f000 fa37 	bl	8000d94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40000c00 	.word	0x40000c00

08000934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	HAL_GPIO_TogglePin(LED_A_GPIO_Port, LED_A_Pin);
 8000938:	f44f 7180 	mov.w	r1, #256	; 0x100
 800093c:	4804      	ldr	r0, [pc, #16]	; (8000950 <Error_Handler+0x1c>)
 800093e:	f001 f82a 	bl	8001996 <HAL_GPIO_TogglePin>
	osDelay(500);
 8000942:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000946:	f007 f8f3 	bl	8007b30 <osDelay>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800094a:	b672      	cpsid	i
}
 800094c:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800094e:	e7fe      	b.n	800094e <Error_Handler+0x1a>
 8000950:	40021800 	.word	0x40021800

08000954 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8000958:	4b17      	ldr	r3, [pc, #92]	; (80009b8 <MX_SPI5_Init+0x64>)
 800095a:	4a18      	ldr	r2, [pc, #96]	; (80009bc <MX_SPI5_Init+0x68>)
 800095c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800095e:	4b16      	ldr	r3, [pc, #88]	; (80009b8 <MX_SPI5_Init+0x64>)
 8000960:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000964:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000966:	4b14      	ldr	r3, [pc, #80]	; (80009b8 <MX_SPI5_Init+0x64>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800096c:	4b12      	ldr	r3, [pc, #72]	; (80009b8 <MX_SPI5_Init+0x64>)
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000972:	4b11      	ldr	r3, [pc, #68]	; (80009b8 <MX_SPI5_Init+0x64>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000978:	4b0f      	ldr	r3, [pc, #60]	; (80009b8 <MX_SPI5_Init+0x64>)
 800097a:	2200      	movs	r2, #0
 800097c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800097e:	4b0e      	ldr	r3, [pc, #56]	; (80009b8 <MX_SPI5_Init+0x64>)
 8000980:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000984:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000986:	4b0c      	ldr	r3, [pc, #48]	; (80009b8 <MX_SPI5_Init+0x64>)
 8000988:	2230      	movs	r2, #48	; 0x30
 800098a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800098c:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <MX_SPI5_Init+0x64>)
 800098e:	2200      	movs	r2, #0
 8000990:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000992:	4b09      	ldr	r3, [pc, #36]	; (80009b8 <MX_SPI5_Init+0x64>)
 8000994:	2200      	movs	r2, #0
 8000996:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000998:	4b07      	ldr	r3, [pc, #28]	; (80009b8 <MX_SPI5_Init+0x64>)
 800099a:	2200      	movs	r2, #0
 800099c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 800099e:	4b06      	ldr	r3, [pc, #24]	; (80009b8 <MX_SPI5_Init+0x64>)
 80009a0:	220a      	movs	r2, #10
 80009a2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80009a4:	4804      	ldr	r0, [pc, #16]	; (80009b8 <MX_SPI5_Init+0x64>)
 80009a6:	f002 feeb 	bl	8003780 <HAL_SPI_Init>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80009b0:	f7ff ffc0 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	20000198 	.word	0x20000198
 80009bc:	40015000 	.word	0x40015000

080009c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08a      	sub	sp, #40	; 0x28
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	f107 0314 	add.w	r3, r7, #20
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a19      	ldr	r2, [pc, #100]	; (8000a44 <HAL_SPI_MspInit+0x84>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d12c      	bne.n	8000a3c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	613b      	str	r3, [r7, #16]
 80009e6:	4b18      	ldr	r3, [pc, #96]	; (8000a48 <HAL_SPI_MspInit+0x88>)
 80009e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ea:	4a17      	ldr	r2, [pc, #92]	; (8000a48 <HAL_SPI_MspInit+0x88>)
 80009ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80009f0:	6453      	str	r3, [r2, #68]	; 0x44
 80009f2:	4b15      	ldr	r3, [pc, #84]	; (8000a48 <HAL_SPI_MspInit+0x88>)
 80009f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009fa:	613b      	str	r3, [r7, #16]
 80009fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	60fb      	str	r3, [r7, #12]
 8000a02:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <HAL_SPI_MspInit+0x88>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a06:	4a10      	ldr	r2, [pc, #64]	; (8000a48 <HAL_SPI_MspInit+0x88>)
 8000a08:	f043 0320 	orr.w	r3, r3, #32
 8000a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <HAL_SPI_MspInit+0x88>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	f003 0320 	and.w	r3, r3, #32
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    PF8     ------> SPI5_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 8000a1a:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000a1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a20:	2302      	movs	r3, #2
 8000a22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a24:	2300      	movs	r3, #0
 8000a26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a28:	2303      	movs	r3, #3
 8000a2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000a2c:	2305      	movs	r3, #5
 8000a2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	4619      	mov	r1, r3
 8000a36:	4805      	ldr	r0, [pc, #20]	; (8000a4c <HAL_SPI_MspInit+0x8c>)
 8000a38:	f000 fde8 	bl	800160c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8000a3c:	bf00      	nop
 8000a3e:	3728      	adds	r7, #40	; 0x28
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40015000 	.word	0x40015000
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	40021400 	.word	0x40021400

08000a50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b082      	sub	sp, #8
 8000a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	607b      	str	r3, [r7, #4]
 8000a5a:	4b12      	ldr	r3, [pc, #72]	; (8000aa4 <HAL_MspInit+0x54>)
 8000a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a5e:	4a11      	ldr	r2, [pc, #68]	; (8000aa4 <HAL_MspInit+0x54>)
 8000a60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a64:	6453      	str	r3, [r2, #68]	; 0x44
 8000a66:	4b0f      	ldr	r3, [pc, #60]	; (8000aa4 <HAL_MspInit+0x54>)
 8000a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	603b      	str	r3, [r7, #0]
 8000a76:	4b0b      	ldr	r3, [pc, #44]	; (8000aa4 <HAL_MspInit+0x54>)
 8000a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7a:	4a0a      	ldr	r2, [pc, #40]	; (8000aa4 <HAL_MspInit+0x54>)
 8000a7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a80:	6413      	str	r3, [r2, #64]	; 0x40
 8000a82:	4b08      	ldr	r3, [pc, #32]	; (8000aa4 <HAL_MspInit+0x54>)
 8000a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a8a:	603b      	str	r3, [r7, #0]
 8000a8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	210f      	movs	r1, #15
 8000a92:	f06f 0001 	mvn.w	r0, #1
 8000a96:	f000 fd8f 	bl	80015b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40023800 	.word	0x40023800

08000aa8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08e      	sub	sp, #56	; 0x38
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000ab8:	2300      	movs	r3, #0
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	4b33      	ldr	r3, [pc, #204]	; (8000b8c <HAL_InitTick+0xe4>)
 8000abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac0:	4a32      	ldr	r2, [pc, #200]	; (8000b8c <HAL_InitTick+0xe4>)
 8000ac2:	f043 0308 	orr.w	r3, r3, #8
 8000ac6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ac8:	4b30      	ldr	r3, [pc, #192]	; (8000b8c <HAL_InitTick+0xe4>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000acc:	f003 0308 	and.w	r3, r3, #8
 8000ad0:	60fb      	str	r3, [r7, #12]
 8000ad2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ad4:	f107 0210 	add.w	r2, r7, #16
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	4611      	mov	r1, r2
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f002 fe1c 	bl	800371c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ae4:	6a3b      	ldr	r3, [r7, #32]
 8000ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d103      	bne.n	8000af6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000aee:	f002 fded 	bl	80036cc <HAL_RCC_GetPCLK1Freq>
 8000af2:	6378      	str	r0, [r7, #52]	; 0x34
 8000af4:	e004      	b.n	8000b00 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000af6:	f002 fde9 	bl	80036cc <HAL_RCC_GetPCLK1Freq>
 8000afa:	4603      	mov	r3, r0
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b02:	4a23      	ldr	r2, [pc, #140]	; (8000b90 <HAL_InitTick+0xe8>)
 8000b04:	fba2 2303 	umull	r2, r3, r2, r3
 8000b08:	0c9b      	lsrs	r3, r3, #18
 8000b0a:	3b01      	subs	r3, #1
 8000b0c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8000b0e:	4b21      	ldr	r3, [pc, #132]	; (8000b94 <HAL_InitTick+0xec>)
 8000b10:	4a21      	ldr	r2, [pc, #132]	; (8000b98 <HAL_InitTick+0xf0>)
 8000b12:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8000b14:	4b1f      	ldr	r3, [pc, #124]	; (8000b94 <HAL_InitTick+0xec>)
 8000b16:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b1a:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8000b1c:	4a1d      	ldr	r2, [pc, #116]	; (8000b94 <HAL_InitTick+0xec>)
 8000b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b20:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8000b22:	4b1c      	ldr	r3, [pc, #112]	; (8000b94 <HAL_InitTick+0xec>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b28:	4b1a      	ldr	r3, [pc, #104]	; (8000b94 <HAL_InitTick+0xec>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b2e:	4b19      	ldr	r3, [pc, #100]	; (8000b94 <HAL_InitTick+0xec>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8000b34:	4817      	ldr	r0, [pc, #92]	; (8000b94 <HAL_InitTick+0xec>)
 8000b36:	f002 feac 	bl	8003892 <HAL_TIM_Base_Init>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000b40:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d11b      	bne.n	8000b80 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8000b48:	4812      	ldr	r0, [pc, #72]	; (8000b94 <HAL_InitTick+0xec>)
 8000b4a:	f002 fefb 	bl	8003944 <HAL_TIM_Base_Start_IT>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000b54:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d111      	bne.n	8000b80 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8000b5c:	2032      	movs	r0, #50	; 0x32
 8000b5e:	f000 fd47 	bl	80015f0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2b0f      	cmp	r3, #15
 8000b66:	d808      	bhi.n	8000b7a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	6879      	ldr	r1, [r7, #4]
 8000b6c:	2032      	movs	r0, #50	; 0x32
 8000b6e:	f000 fd23 	bl	80015b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b72:	4a0a      	ldr	r2, [pc, #40]	; (8000b9c <HAL_InitTick+0xf4>)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6013      	str	r3, [r2, #0]
 8000b78:	e002      	b.n	8000b80 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b80:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	3738      	adds	r7, #56	; 0x38
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	431bde83 	.word	0x431bde83
 8000b94:	200001f0 	.word	0x200001f0
 8000b98:	40000c00 	.word	0x40000c00
 8000b9c:	20000004 	.word	0x20000004

08000ba0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ba4:	e7fe      	b.n	8000ba4 <NMI_Handler+0x4>

08000ba6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000baa:	e7fe      	b.n	8000baa <HardFault_Handler+0x4>

08000bac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bb0:	e7fe      	b.n	8000bb0 <MemManage_Handler+0x4>

08000bb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb6:	e7fe      	b.n	8000bb6 <BusFault_Handler+0x4>

08000bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <UsageFault_Handler+0x4>

08000bbe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr

08000bcc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000bd0:	4802      	ldr	r0, [pc, #8]	; (8000bdc <TIM5_IRQHandler+0x10>)
 8000bd2:	f002 ff27 	bl	8003a24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200001f0 	.word	0x200001f0

08000be0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000be4:	4802      	ldr	r0, [pc, #8]	; (8000bf0 <OTG_FS_IRQHandler+0x10>)
 8000be6:	f001 f834 	bl	8001c52 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	2000614c 	.word	0x2000614c

08000bf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <SystemInit+0x20>)
 8000bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bfe:	4a05      	ldr	r2, [pc, #20]	; (8000c14 <SystemInit+0x20>)
 8000c00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000c1c:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <MX_USART6_UART_Init+0x4c>)
 8000c1e:	4a12      	ldr	r2, [pc, #72]	; (8000c68 <MX_USART6_UART_Init+0x50>)
 8000c20:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8000c22:	4b10      	ldr	r3, [pc, #64]	; (8000c64 <MX_USART6_UART_Init+0x4c>)
 8000c24:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8000c28:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000c2a:	4b0e      	ldr	r3, [pc, #56]	; (8000c64 <MX_USART6_UART_Init+0x4c>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000c30:	4b0c      	ldr	r3, [pc, #48]	; (8000c64 <MX_USART6_UART_Init+0x4c>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000c36:	4b0b      	ldr	r3, [pc, #44]	; (8000c64 <MX_USART6_UART_Init+0x4c>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000c3c:	4b09      	ldr	r3, [pc, #36]	; (8000c64 <MX_USART6_UART_Init+0x4c>)
 8000c3e:	220c      	movs	r2, #12
 8000c40:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c42:	4b08      	ldr	r3, [pc, #32]	; (8000c64 <MX_USART6_UART_Init+0x4c>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c48:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <MX_USART6_UART_Init+0x4c>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000c4e:	4805      	ldr	r0, [pc, #20]	; (8000c64 <MX_USART6_UART_Init+0x4c>)
 8000c50:	f003 f8c0 	bl	8003dd4 <HAL_UART_Init>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000c5a:	f7ff fe6b 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	20000238 	.word	0x20000238
 8000c68:	40011400 	.word	0x40011400

08000c6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08a      	sub	sp, #40	; 0x28
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c74:	f107 0314 	add.w	r3, r7, #20
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
 8000c7c:	605a      	str	r2, [r3, #4]
 8000c7e:	609a      	str	r2, [r3, #8]
 8000c80:	60da      	str	r2, [r3, #12]
 8000c82:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a19      	ldr	r2, [pc, #100]	; (8000cf0 <HAL_UART_MspInit+0x84>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d12c      	bne.n	8000ce8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	613b      	str	r3, [r7, #16]
 8000c92:	4b18      	ldr	r3, [pc, #96]	; (8000cf4 <HAL_UART_MspInit+0x88>)
 8000c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c96:	4a17      	ldr	r2, [pc, #92]	; (8000cf4 <HAL_UART_MspInit+0x88>)
 8000c98:	f043 0320 	orr.w	r3, r3, #32
 8000c9c:	6453      	str	r3, [r2, #68]	; 0x44
 8000c9e:	4b15      	ldr	r3, [pc, #84]	; (8000cf4 <HAL_UART_MspInit+0x88>)
 8000ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca2:	f003 0320 	and.w	r3, r3, #32
 8000ca6:	613b      	str	r3, [r7, #16]
 8000ca8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	60fb      	str	r3, [r7, #12]
 8000cae:	4b11      	ldr	r3, [pc, #68]	; (8000cf4 <HAL_UART_MspInit+0x88>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	4a10      	ldr	r2, [pc, #64]	; (8000cf4 <HAL_UART_MspInit+0x88>)
 8000cb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cba:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <HAL_UART_MspInit+0x88>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PG14     ------> USART6_TX
    PG9     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 8000cc6:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8000cca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000cd8:	2308      	movs	r3, #8
 8000cda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cdc:	f107 0314 	add.w	r3, r7, #20
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4805      	ldr	r0, [pc, #20]	; (8000cf8 <HAL_UART_MspInit+0x8c>)
 8000ce4:	f000 fc92 	bl	800160c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8000ce8:	bf00      	nop
 8000cea:	3728      	adds	r7, #40	; 0x28
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40011400 	.word	0x40011400
 8000cf4:	40023800 	.word	0x40023800
 8000cf8:	40021800 	.word	0x40021800

08000cfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000cfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d34 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d00:	f7ff ff78 	bl	8000bf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d04:	480c      	ldr	r0, [pc, #48]	; (8000d38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d06:	490d      	ldr	r1, [pc, #52]	; (8000d3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d08:	4a0d      	ldr	r2, [pc, #52]	; (8000d40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d0c:	e002      	b.n	8000d14 <LoopCopyDataInit>

08000d0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d12:	3304      	adds	r3, #4

08000d14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d18:	d3f9      	bcc.n	8000d0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d1a:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d1c:	4c0a      	ldr	r4, [pc, #40]	; (8000d48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d20:	e001      	b.n	8000d26 <LoopFillZerobss>

08000d22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d24:	3204      	adds	r2, #4

08000d26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d28:	d3fb      	bcc.n	8000d22 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d2a:	f00a fa0b 	bl	800b144 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d2e:	f7ff fd67 	bl	8000800 <main>
  bx  lr    
 8000d32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d34:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000d38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d3c:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8000d40:	0800b344 	.word	0x0800b344
  ldr r2, =_sbss
 8000d44:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8000d48:	20006994 	.word	0x20006994

08000d4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d4c:	e7fe      	b.n	8000d4c <ADC_IRQHandler>
	...

08000d50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d54:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <HAL_Init+0x40>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a0d      	ldr	r2, [pc, #52]	; (8000d90 <HAL_Init+0x40>)
 8000d5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d60:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <HAL_Init+0x40>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a0a      	ldr	r2, [pc, #40]	; (8000d90 <HAL_Init+0x40>)
 8000d66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d6c:	4b08      	ldr	r3, [pc, #32]	; (8000d90 <HAL_Init+0x40>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a07      	ldr	r2, [pc, #28]	; (8000d90 <HAL_Init+0x40>)
 8000d72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d78:	2003      	movs	r0, #3
 8000d7a:	f000 fc12 	bl	80015a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d7e:	200f      	movs	r0, #15
 8000d80:	f7ff fe92 	bl	8000aa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d84:	f7ff fe64 	bl	8000a50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d88:	2300      	movs	r3, #0
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	bf00      	nop
 8000d90:	40023c00 	.word	0x40023c00

08000d94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <HAL_IncTick+0x20>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <HAL_IncTick+0x24>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4413      	add	r3, r2
 8000da4:	4a04      	ldr	r2, [pc, #16]	; (8000db8 <HAL_IncTick+0x24>)
 8000da6:	6013      	str	r3, [r2, #0]
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	20000008 	.word	0x20000008
 8000db8:	20000280 	.word	0x20000280

08000dbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000dc0:	4b03      	ldr	r3, [pc, #12]	; (8000dd0 <HAL_GetTick+0x14>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
}
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	20000280 	.word	0x20000280

08000dd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ddc:	f7ff ffee 	bl	8000dbc <HAL_GetTick>
 8000de0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000dec:	d005      	beq.n	8000dfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dee:	4b0a      	ldr	r3, [pc, #40]	; (8000e18 <HAL_Delay+0x44>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	461a      	mov	r2, r3
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	4413      	add	r3, r2
 8000df8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dfa:	bf00      	nop
 8000dfc:	f7ff ffde 	bl	8000dbc <HAL_GetTick>
 8000e00:	4602      	mov	r2, r0
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	68fa      	ldr	r2, [r7, #12]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d8f7      	bhi.n	8000dfc <HAL_Delay+0x28>
  {
  }
}
 8000e0c:	bf00      	nop
 8000e0e:	bf00      	nop
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000008 	.word	0x20000008

08000e1c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d101      	bne.n	8000e2e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	e0ed      	b.n	800100a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d102      	bne.n	8000e40 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000e3a:	6878      	ldr	r0, [r7, #4]
 8000e3c:	f7ff fb92 	bl	8000564 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f042 0201 	orr.w	r2, r2, #1
 8000e4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e50:	f7ff ffb4 	bl	8000dbc <HAL_GetTick>
 8000e54:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e56:	e012      	b.n	8000e7e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e58:	f7ff ffb0 	bl	8000dbc <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	2b0a      	cmp	r3, #10
 8000e64:	d90b      	bls.n	8000e7e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2205      	movs	r2, #5
 8000e76:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e0c5      	b.n	800100a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f003 0301 	and.w	r3, r3, #1
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d0e5      	beq.n	8000e58 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	f022 0202 	bic.w	r2, r2, #2
 8000e9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e9c:	f7ff ff8e 	bl	8000dbc <HAL_GetTick>
 8000ea0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ea2:	e012      	b.n	8000eca <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ea4:	f7ff ff8a 	bl	8000dbc <HAL_GetTick>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	2b0a      	cmp	r3, #10
 8000eb0:	d90b      	bls.n	8000eca <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eb6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2205      	movs	r2, #5
 8000ec2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	e09f      	b.n	800100a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f003 0302 	and.w	r3, r3, #2
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d1e5      	bne.n	8000ea4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	7e1b      	ldrb	r3, [r3, #24]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d108      	bne.n	8000ef2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	e007      	b.n	8000f02 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	681a      	ldr	r2, [r3, #0]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	7e5b      	ldrb	r3, [r3, #25]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d108      	bne.n	8000f1c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	e007      	b.n	8000f2c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000f2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	7e9b      	ldrb	r3, [r3, #26]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d108      	bne.n	8000f46 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f042 0220 	orr.w	r2, r2, #32
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	e007      	b.n	8000f56 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f022 0220 	bic.w	r2, r2, #32
 8000f54:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	7edb      	ldrb	r3, [r3, #27]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d108      	bne.n	8000f70 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f022 0210 	bic.w	r2, r2, #16
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	e007      	b.n	8000f80 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f042 0210 	orr.w	r2, r2, #16
 8000f7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	7f1b      	ldrb	r3, [r3, #28]
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d108      	bne.n	8000f9a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f042 0208 	orr.w	r2, r2, #8
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	e007      	b.n	8000faa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f022 0208 	bic.w	r2, r2, #8
 8000fa8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	7f5b      	ldrb	r3, [r3, #29]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d108      	bne.n	8000fc4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f042 0204 	orr.w	r2, r2, #4
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	e007      	b.n	8000fd4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f022 0204 	bic.w	r2, r2, #4
 8000fd2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	689a      	ldr	r2, [r3, #8]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	431a      	orrs	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	691b      	ldr	r3, [r3, #16]
 8000fe2:	431a      	orrs	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	695b      	ldr	r3, [r3, #20]
 8000fe8:	ea42 0103 	orr.w	r1, r2, r3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	1e5a      	subs	r2, r3, #1
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	430a      	orrs	r2, r1
 8000ff8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2201      	movs	r2, #1
 8001004:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001014:	b480      	push	{r7}
 8001016:	b087      	sub	sp, #28
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f893 3020 	ldrb.w	r3, [r3, #32]
 800102a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800102c:	7cfb      	ldrb	r3, [r7, #19]
 800102e:	2b01      	cmp	r3, #1
 8001030:	d003      	beq.n	800103a <HAL_CAN_ConfigFilter+0x26>
 8001032:	7cfb      	ldrb	r3, [r7, #19]
 8001034:	2b02      	cmp	r3, #2
 8001036:	f040 80be 	bne.w	80011b6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800103a:	4b65      	ldr	r3, [pc, #404]	; (80011d0 <HAL_CAN_ConfigFilter+0x1bc>)
 800103c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001044:	f043 0201 	orr.w	r2, r3, #1
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001054:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001068:	021b      	lsls	r3, r3, #8
 800106a:	431a      	orrs	r2, r3
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f003 031f 	and.w	r3, r3, #31
 800107a:	2201      	movs	r2, #1
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	43db      	mvns	r3, r3
 800108c:	401a      	ands	r2, r3
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	69db      	ldr	r3, [r3, #28]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d123      	bne.n	80010e4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	43db      	mvns	r3, r3
 80010a6:	401a      	ands	r2, r3
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010ba:	683a      	ldr	r2, [r7, #0]
 80010bc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80010be:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	3248      	adds	r2, #72	; 0x48
 80010c4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010d8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010da:	6979      	ldr	r1, [r7, #20]
 80010dc:	3348      	adds	r3, #72	; 0x48
 80010de:	00db      	lsls	r3, r3, #3
 80010e0:	440b      	add	r3, r1
 80010e2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	69db      	ldr	r3, [r3, #28]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d122      	bne.n	8001132 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	431a      	orrs	r2, r3
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001108:	683a      	ldr	r2, [r7, #0]
 800110a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800110c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	3248      	adds	r2, #72	; 0x48
 8001112:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001126:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001128:	6979      	ldr	r1, [r7, #20]
 800112a:	3348      	adds	r3, #72	; 0x48
 800112c:	00db      	lsls	r3, r3, #3
 800112e:	440b      	add	r3, r1
 8001130:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d109      	bne.n	800114e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	43db      	mvns	r3, r3
 8001144:	401a      	ands	r2, r3
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800114c:	e007      	b.n	800115e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	431a      	orrs	r2, r3
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	691b      	ldr	r3, [r3, #16]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d109      	bne.n	800117a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	43db      	mvns	r3, r3
 8001170:	401a      	ands	r2, r3
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001178:	e007      	b.n	800118a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	431a      	orrs	r2, r3
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	6a1b      	ldr	r3, [r3, #32]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d107      	bne.n	80011a2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	431a      	orrs	r2, r3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80011a8:	f023 0201 	bic.w	r2, r3, #1
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80011b2:	2300      	movs	r3, #0
 80011b4:	e006      	b.n	80011c4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ba:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
  }
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	371c      	adds	r7, #28
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	40006400 	.word	0x40006400

080011d4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d12e      	bne.n	8001246 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2202      	movs	r2, #2
 80011ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f022 0201 	bic.w	r2, r2, #1
 80011fe:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001200:	f7ff fddc 	bl	8000dbc <HAL_GetTick>
 8001204:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001206:	e012      	b.n	800122e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001208:	f7ff fdd8 	bl	8000dbc <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b0a      	cmp	r3, #10
 8001214:	d90b      	bls.n	800122e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2205      	movs	r2, #5
 8001226:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e012      	b.n	8001254 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	2b00      	cmp	r3, #0
 800123a:	d1e5      	bne.n	8001208 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2200      	movs	r2, #0
 8001240:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001242:	2300      	movs	r3, #0
 8001244:	e006      	b.n	8001254 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
  }
}
 8001254:	4618      	mov	r0, r3
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}

0800125c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800125c:	b480      	push	{r7}
 800125e:	b089      	sub	sp, #36	; 0x24
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
 8001268:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001270:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800127a:	7ffb      	ldrb	r3, [r7, #31]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d003      	beq.n	8001288 <HAL_CAN_AddTxMessage+0x2c>
 8001280:	7ffb      	ldrb	r3, [r7, #31]
 8001282:	2b02      	cmp	r3, #2
 8001284:	f040 80ad 	bne.w	80013e2 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d10a      	bne.n	80012a8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001298:	2b00      	cmp	r3, #0
 800129a:	d105      	bne.n	80012a8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	f000 8095 	beq.w	80013d2 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	0e1b      	lsrs	r3, r3, #24
 80012ac:	f003 0303 	and.w	r3, r3, #3
 80012b0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80012b2:	2201      	movs	r2, #1
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	409a      	lsls	r2, r3
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10d      	bne.n	80012e0 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80012ce:	68f9      	ldr	r1, [r7, #12]
 80012d0:	6809      	ldr	r1, [r1, #0]
 80012d2:	431a      	orrs	r2, r3
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	3318      	adds	r3, #24
 80012d8:	011b      	lsls	r3, r3, #4
 80012da:	440b      	add	r3, r1
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	e00f      	b.n	8001300 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012ea:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012f0:	68f9      	ldr	r1, [r7, #12]
 80012f2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80012f4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	3318      	adds	r3, #24
 80012fa:	011b      	lsls	r3, r3, #4
 80012fc:	440b      	add	r3, r1
 80012fe:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	6819      	ldr	r1, [r3, #0]
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	691a      	ldr	r2, [r3, #16]
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	3318      	adds	r3, #24
 800130c:	011b      	lsls	r3, r3, #4
 800130e:	440b      	add	r3, r1
 8001310:	3304      	adds	r3, #4
 8001312:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	7d1b      	ldrb	r3, [r3, #20]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d111      	bne.n	8001340 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	3318      	adds	r3, #24
 8001324:	011b      	lsls	r3, r3, #4
 8001326:	4413      	add	r3, r2
 8001328:	3304      	adds	r3, #4
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	68fa      	ldr	r2, [r7, #12]
 800132e:	6811      	ldr	r1, [r2, #0]
 8001330:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	3318      	adds	r3, #24
 8001338:	011b      	lsls	r3, r3, #4
 800133a:	440b      	add	r3, r1
 800133c:	3304      	adds	r3, #4
 800133e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3307      	adds	r3, #7
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	061a      	lsls	r2, r3, #24
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3306      	adds	r3, #6
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	041b      	lsls	r3, r3, #16
 8001350:	431a      	orrs	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	3305      	adds	r3, #5
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	021b      	lsls	r3, r3, #8
 800135a:	4313      	orrs	r3, r2
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	3204      	adds	r2, #4
 8001360:	7812      	ldrb	r2, [r2, #0]
 8001362:	4610      	mov	r0, r2
 8001364:	68fa      	ldr	r2, [r7, #12]
 8001366:	6811      	ldr	r1, [r2, #0]
 8001368:	ea43 0200 	orr.w	r2, r3, r0
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	011b      	lsls	r3, r3, #4
 8001370:	440b      	add	r3, r1
 8001372:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001376:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3303      	adds	r3, #3
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	061a      	lsls	r2, r3, #24
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3302      	adds	r3, #2
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	041b      	lsls	r3, r3, #16
 8001388:	431a      	orrs	r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	3301      	adds	r3, #1
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	021b      	lsls	r3, r3, #8
 8001392:	4313      	orrs	r3, r2
 8001394:	687a      	ldr	r2, [r7, #4]
 8001396:	7812      	ldrb	r2, [r2, #0]
 8001398:	4610      	mov	r0, r2
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	6811      	ldr	r1, [r2, #0]
 800139e:	ea43 0200 	orr.w	r2, r3, r0
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	011b      	lsls	r3, r3, #4
 80013a6:	440b      	add	r3, r1
 80013a8:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80013ac:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	3318      	adds	r3, #24
 80013b6:	011b      	lsls	r3, r3, #4
 80013b8:	4413      	add	r3, r2
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	68fa      	ldr	r2, [r7, #12]
 80013be:	6811      	ldr	r1, [r2, #0]
 80013c0:	f043 0201 	orr.w	r2, r3, #1
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	3318      	adds	r3, #24
 80013c8:	011b      	lsls	r3, r3, #4
 80013ca:	440b      	add	r3, r1
 80013cc:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80013ce:	2300      	movs	r3, #0
 80013d0:	e00e      	b.n	80013f0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e006      	b.n	80013f0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
  }
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3724      	adds	r7, #36	; 0x24
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f893 3020 	ldrb.w	r3, [r3, #32]
 800140c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	2b01      	cmp	r3, #1
 8001412:	d002      	beq.n	800141a <HAL_CAN_ActivateNotification+0x1e>
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	2b02      	cmp	r3, #2
 8001418:	d109      	bne.n	800142e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	6959      	ldr	r1, [r3, #20]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	683a      	ldr	r2, [r7, #0]
 8001426:	430a      	orrs	r2, r1
 8001428:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800142a:	2300      	movs	r3, #0
 800142c:	e006      	b.n	800143c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001432:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
  }
}
 800143c:	4618      	mov	r0, r3
 800143e:	3714      	adds	r7, #20
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f003 0307 	and.w	r3, r3, #7
 8001456:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001458:	4b0c      	ldr	r3, [pc, #48]	; (800148c <__NVIC_SetPriorityGrouping+0x44>)
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800145e:	68ba      	ldr	r2, [r7, #8]
 8001460:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001464:	4013      	ands	r3, r2
 8001466:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001470:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800147a:	4a04      	ldr	r2, [pc, #16]	; (800148c <__NVIC_SetPriorityGrouping+0x44>)
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	60d3      	str	r3, [r2, #12]
}
 8001480:	bf00      	nop
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	e000ed00 	.word	0xe000ed00

08001490 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001494:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	0a1b      	lsrs	r3, r3, #8
 800149a:	f003 0307 	and.w	r3, r3, #7
}
 800149e:	4618      	mov	r0, r3
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	db0b      	blt.n	80014d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	f003 021f 	and.w	r2, r3, #31
 80014c4:	4907      	ldr	r1, [pc, #28]	; (80014e4 <__NVIC_EnableIRQ+0x38>)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	095b      	lsrs	r3, r3, #5
 80014cc:	2001      	movs	r0, #1
 80014ce:	fa00 f202 	lsl.w	r2, r0, r2
 80014d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014d6:	bf00      	nop
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	e000e100 	.word	0xe000e100

080014e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	6039      	str	r1, [r7, #0]
 80014f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	db0a      	blt.n	8001512 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	b2da      	uxtb	r2, r3
 8001500:	490c      	ldr	r1, [pc, #48]	; (8001534 <__NVIC_SetPriority+0x4c>)
 8001502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001506:	0112      	lsls	r2, r2, #4
 8001508:	b2d2      	uxtb	r2, r2
 800150a:	440b      	add	r3, r1
 800150c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001510:	e00a      	b.n	8001528 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	b2da      	uxtb	r2, r3
 8001516:	4908      	ldr	r1, [pc, #32]	; (8001538 <__NVIC_SetPriority+0x50>)
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	f003 030f 	and.w	r3, r3, #15
 800151e:	3b04      	subs	r3, #4
 8001520:	0112      	lsls	r2, r2, #4
 8001522:	b2d2      	uxtb	r2, r2
 8001524:	440b      	add	r3, r1
 8001526:	761a      	strb	r2, [r3, #24]
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	e000e100 	.word	0xe000e100
 8001538:	e000ed00 	.word	0xe000ed00

0800153c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800153c:	b480      	push	{r7}
 800153e:	b089      	sub	sp, #36	; 0x24
 8001540:	af00      	add	r7, sp, #0
 8001542:	60f8      	str	r0, [r7, #12]
 8001544:	60b9      	str	r1, [r7, #8]
 8001546:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f003 0307 	and.w	r3, r3, #7
 800154e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	f1c3 0307 	rsb	r3, r3, #7
 8001556:	2b04      	cmp	r3, #4
 8001558:	bf28      	it	cs
 800155a:	2304      	movcs	r3, #4
 800155c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	3304      	adds	r3, #4
 8001562:	2b06      	cmp	r3, #6
 8001564:	d902      	bls.n	800156c <NVIC_EncodePriority+0x30>
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	3b03      	subs	r3, #3
 800156a:	e000      	b.n	800156e <NVIC_EncodePriority+0x32>
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001570:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	43da      	mvns	r2, r3
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	401a      	ands	r2, r3
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001584:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	fa01 f303 	lsl.w	r3, r1, r3
 800158e:	43d9      	mvns	r1, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001594:	4313      	orrs	r3, r2
         );
}
 8001596:	4618      	mov	r0, r3
 8001598:	3724      	adds	r7, #36	; 0x24
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b082      	sub	sp, #8
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff ff4c 	bl	8001448 <__NVIC_SetPriorityGrouping>
}
 80015b0:	bf00      	nop
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
 80015c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015ca:	f7ff ff61 	bl	8001490 <__NVIC_GetPriorityGrouping>
 80015ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	68b9      	ldr	r1, [r7, #8]
 80015d4:	6978      	ldr	r0, [r7, #20]
 80015d6:	f7ff ffb1 	bl	800153c <NVIC_EncodePriority>
 80015da:	4602      	mov	r2, r0
 80015dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e0:	4611      	mov	r1, r2
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff ff80 	bl	80014e8 <__NVIC_SetPriority>
}
 80015e8:	bf00      	nop
 80015ea:	3718      	adds	r7, #24
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff ff54 	bl	80014ac <__NVIC_EnableIRQ>
}
 8001604:	bf00      	nop
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800160c:	b480      	push	{r7}
 800160e:	b089      	sub	sp, #36	; 0x24
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800161e:	2300      	movs	r3, #0
 8001620:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
 8001626:	e177      	b.n	8001918 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001628:	2201      	movs	r2, #1
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	697a      	ldr	r2, [r7, #20]
 8001638:	4013      	ands	r3, r2
 800163a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800163c:	693a      	ldr	r2, [r7, #16]
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	429a      	cmp	r2, r3
 8001642:	f040 8166 	bne.w	8001912 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f003 0303 	and.w	r3, r3, #3
 800164e:	2b01      	cmp	r3, #1
 8001650:	d005      	beq.n	800165e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800165a:	2b02      	cmp	r3, #2
 800165c:	d130      	bne.n	80016c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	2203      	movs	r2, #3
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43db      	mvns	r3, r3
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	4013      	ands	r3, r2
 8001674:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	68da      	ldr	r2, [r3, #12]
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	4313      	orrs	r3, r2
 8001686:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001694:	2201      	movs	r2, #1
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	43db      	mvns	r3, r3
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	4013      	ands	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	091b      	lsrs	r3, r3, #4
 80016aa:	f003 0201 	and.w	r2, r3, #1
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	2b03      	cmp	r3, #3
 80016ca:	d017      	beq.n	80016fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	2203      	movs	r2, #3
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	43db      	mvns	r3, r3
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4013      	ands	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	689a      	ldr	r2, [r3, #8]
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f003 0303 	and.w	r3, r3, #3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d123      	bne.n	8001750 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	08da      	lsrs	r2, r3, #3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3208      	adds	r2, #8
 8001710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001714:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	220f      	movs	r2, #15
 8001720:	fa02 f303 	lsl.w	r3, r2, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4013      	ands	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	691a      	ldr	r2, [r3, #16]
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4313      	orrs	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	08da      	lsrs	r2, r3, #3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	3208      	adds	r2, #8
 800174a:	69b9      	ldr	r1, [r7, #24]
 800174c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	2203      	movs	r2, #3
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	4013      	ands	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f003 0203 	and.w	r2, r3, #3
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	4313      	orrs	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800178c:	2b00      	cmp	r3, #0
 800178e:	f000 80c0 	beq.w	8001912 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	4b66      	ldr	r3, [pc, #408]	; (8001930 <HAL_GPIO_Init+0x324>)
 8001798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179a:	4a65      	ldr	r2, [pc, #404]	; (8001930 <HAL_GPIO_Init+0x324>)
 800179c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017a0:	6453      	str	r3, [r2, #68]	; 0x44
 80017a2:	4b63      	ldr	r3, [pc, #396]	; (8001930 <HAL_GPIO_Init+0x324>)
 80017a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017aa:	60fb      	str	r3, [r7, #12]
 80017ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017ae:	4a61      	ldr	r2, [pc, #388]	; (8001934 <HAL_GPIO_Init+0x328>)
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	089b      	lsrs	r3, r3, #2
 80017b4:	3302      	adds	r3, #2
 80017b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017bc:	69fb      	ldr	r3, [r7, #28]
 80017be:	f003 0303 	and.w	r3, r3, #3
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	220f      	movs	r2, #15
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	43db      	mvns	r3, r3
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	4013      	ands	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a58      	ldr	r2, [pc, #352]	; (8001938 <HAL_GPIO_Init+0x32c>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d037      	beq.n	800184a <HAL_GPIO_Init+0x23e>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a57      	ldr	r2, [pc, #348]	; (800193c <HAL_GPIO_Init+0x330>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d031      	beq.n	8001846 <HAL_GPIO_Init+0x23a>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a56      	ldr	r2, [pc, #344]	; (8001940 <HAL_GPIO_Init+0x334>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d02b      	beq.n	8001842 <HAL_GPIO_Init+0x236>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a55      	ldr	r2, [pc, #340]	; (8001944 <HAL_GPIO_Init+0x338>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d025      	beq.n	800183e <HAL_GPIO_Init+0x232>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a54      	ldr	r2, [pc, #336]	; (8001948 <HAL_GPIO_Init+0x33c>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d01f      	beq.n	800183a <HAL_GPIO_Init+0x22e>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a53      	ldr	r2, [pc, #332]	; (800194c <HAL_GPIO_Init+0x340>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d019      	beq.n	8001836 <HAL_GPIO_Init+0x22a>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a52      	ldr	r2, [pc, #328]	; (8001950 <HAL_GPIO_Init+0x344>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d013      	beq.n	8001832 <HAL_GPIO_Init+0x226>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a51      	ldr	r2, [pc, #324]	; (8001954 <HAL_GPIO_Init+0x348>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d00d      	beq.n	800182e <HAL_GPIO_Init+0x222>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4a50      	ldr	r2, [pc, #320]	; (8001958 <HAL_GPIO_Init+0x34c>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d007      	beq.n	800182a <HAL_GPIO_Init+0x21e>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a4f      	ldr	r2, [pc, #316]	; (800195c <HAL_GPIO_Init+0x350>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d101      	bne.n	8001826 <HAL_GPIO_Init+0x21a>
 8001822:	2309      	movs	r3, #9
 8001824:	e012      	b.n	800184c <HAL_GPIO_Init+0x240>
 8001826:	230a      	movs	r3, #10
 8001828:	e010      	b.n	800184c <HAL_GPIO_Init+0x240>
 800182a:	2308      	movs	r3, #8
 800182c:	e00e      	b.n	800184c <HAL_GPIO_Init+0x240>
 800182e:	2307      	movs	r3, #7
 8001830:	e00c      	b.n	800184c <HAL_GPIO_Init+0x240>
 8001832:	2306      	movs	r3, #6
 8001834:	e00a      	b.n	800184c <HAL_GPIO_Init+0x240>
 8001836:	2305      	movs	r3, #5
 8001838:	e008      	b.n	800184c <HAL_GPIO_Init+0x240>
 800183a:	2304      	movs	r3, #4
 800183c:	e006      	b.n	800184c <HAL_GPIO_Init+0x240>
 800183e:	2303      	movs	r3, #3
 8001840:	e004      	b.n	800184c <HAL_GPIO_Init+0x240>
 8001842:	2302      	movs	r3, #2
 8001844:	e002      	b.n	800184c <HAL_GPIO_Init+0x240>
 8001846:	2301      	movs	r3, #1
 8001848:	e000      	b.n	800184c <HAL_GPIO_Init+0x240>
 800184a:	2300      	movs	r3, #0
 800184c:	69fa      	ldr	r2, [r7, #28]
 800184e:	f002 0203 	and.w	r2, r2, #3
 8001852:	0092      	lsls	r2, r2, #2
 8001854:	4093      	lsls	r3, r2
 8001856:	69ba      	ldr	r2, [r7, #24]
 8001858:	4313      	orrs	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800185c:	4935      	ldr	r1, [pc, #212]	; (8001934 <HAL_GPIO_Init+0x328>)
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	089b      	lsrs	r3, r3, #2
 8001862:	3302      	adds	r3, #2
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800186a:	4b3d      	ldr	r3, [pc, #244]	; (8001960 <HAL_GPIO_Init+0x354>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	43db      	mvns	r3, r3
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	4013      	ands	r3, r2
 8001878:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d003      	beq.n	800188e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	4313      	orrs	r3, r2
 800188c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800188e:	4a34      	ldr	r2, [pc, #208]	; (8001960 <HAL_GPIO_Init+0x354>)
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001894:	4b32      	ldr	r3, [pc, #200]	; (8001960 <HAL_GPIO_Init+0x354>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	43db      	mvns	r3, r3
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4013      	ands	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80018b0:	69ba      	ldr	r2, [r7, #24]
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018b8:	4a29      	ldr	r2, [pc, #164]	; (8001960 <HAL_GPIO_Init+0x354>)
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018be:	4b28      	ldr	r3, [pc, #160]	; (8001960 <HAL_GPIO_Init+0x354>)
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	43db      	mvns	r3, r3
 80018c8:	69ba      	ldr	r2, [r7, #24]
 80018ca:	4013      	ands	r3, r2
 80018cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d003      	beq.n	80018e2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80018da:	69ba      	ldr	r2, [r7, #24]
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	4313      	orrs	r3, r2
 80018e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018e2:	4a1f      	ldr	r2, [pc, #124]	; (8001960 <HAL_GPIO_Init+0x354>)
 80018e4:	69bb      	ldr	r3, [r7, #24]
 80018e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018e8:	4b1d      	ldr	r3, [pc, #116]	; (8001960 <HAL_GPIO_Init+0x354>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	4013      	ands	r3, r2
 80018f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d003      	beq.n	800190c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	4313      	orrs	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800190c:	4a14      	ldr	r2, [pc, #80]	; (8001960 <HAL_GPIO_Init+0x354>)
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	3301      	adds	r3, #1
 8001916:	61fb      	str	r3, [r7, #28]
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	2b0f      	cmp	r3, #15
 800191c:	f67f ae84 	bls.w	8001628 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001920:	bf00      	nop
 8001922:	bf00      	nop
 8001924:	3724      	adds	r7, #36	; 0x24
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	40023800 	.word	0x40023800
 8001934:	40013800 	.word	0x40013800
 8001938:	40020000 	.word	0x40020000
 800193c:	40020400 	.word	0x40020400
 8001940:	40020800 	.word	0x40020800
 8001944:	40020c00 	.word	0x40020c00
 8001948:	40021000 	.word	0x40021000
 800194c:	40021400 	.word	0x40021400
 8001950:	40021800 	.word	0x40021800
 8001954:	40021c00 	.word	0x40021c00
 8001958:	40022000 	.word	0x40022000
 800195c:	40022400 	.word	0x40022400
 8001960:	40013c00 	.word	0x40013c00

08001964 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	807b      	strh	r3, [r7, #2]
 8001970:	4613      	mov	r3, r2
 8001972:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001974:	787b      	ldrb	r3, [r7, #1]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d003      	beq.n	8001982 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800197a:	887a      	ldrh	r2, [r7, #2]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001980:	e003      	b.n	800198a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001982:	887b      	ldrh	r3, [r7, #2]
 8001984:	041a      	lsls	r2, r3, #16
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	619a      	str	r2, [r3, #24]
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001996:	b480      	push	{r7}
 8001998:	b085      	sub	sp, #20
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	460b      	mov	r3, r1
 80019a0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019a8:	887a      	ldrh	r2, [r7, #2]
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	4013      	ands	r3, r2
 80019ae:	041a      	lsls	r2, r3, #16
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	43d9      	mvns	r1, r3
 80019b4:	887b      	ldrh	r3, [r7, #2]
 80019b6:	400b      	ands	r3, r1
 80019b8:	431a      	orrs	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	619a      	str	r2, [r3, #24]
}
 80019be:	bf00      	nop
 80019c0:	3714      	adds	r7, #20
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b086      	sub	sp, #24
 80019ce:	af02      	add	r7, sp, #8
 80019d0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d101      	bne.n	80019dc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e101      	b.n	8001be0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d106      	bne.n	80019fc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f008 ff18 	bl	800a82c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2203      	movs	r2, #3
 8001a00:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a0a:	d102      	bne.n	8001a12 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f002 fdb7 	bl	800458a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6818      	ldr	r0, [r3, #0]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	7c1a      	ldrb	r2, [r3, #16]
 8001a24:	f88d 2000 	strb.w	r2, [sp]
 8001a28:	3304      	adds	r3, #4
 8001a2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a2c:	f002 fc96 	bl	800435c <USB_CoreInit>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d005      	beq.n	8001a42 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2202      	movs	r2, #2
 8001a3a:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e0ce      	b.n	8001be0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2100      	movs	r1, #0
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f002 fdaf 	bl	80045ac <USB_SetCurrentMode>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d005      	beq.n	8001a60 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2202      	movs	r2, #2
 8001a58:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e0bf      	b.n	8001be0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a60:	2300      	movs	r3, #0
 8001a62:	73fb      	strb	r3, [r7, #15]
 8001a64:	e04a      	b.n	8001afc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a66:	7bfa      	ldrb	r2, [r7, #15]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	00db      	lsls	r3, r3, #3
 8001a6e:	4413      	add	r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	440b      	add	r3, r1
 8001a74:	3315      	adds	r3, #21
 8001a76:	2201      	movs	r2, #1
 8001a78:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a7a:	7bfa      	ldrb	r2, [r7, #15]
 8001a7c:	6879      	ldr	r1, [r7, #4]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	4413      	add	r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	440b      	add	r3, r1
 8001a88:	3314      	adds	r3, #20
 8001a8a:	7bfa      	ldrb	r2, [r7, #15]
 8001a8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a8e:	7bfa      	ldrb	r2, [r7, #15]
 8001a90:	7bfb      	ldrb	r3, [r7, #15]
 8001a92:	b298      	uxth	r0, r3
 8001a94:	6879      	ldr	r1, [r7, #4]
 8001a96:	4613      	mov	r3, r2
 8001a98:	00db      	lsls	r3, r3, #3
 8001a9a:	4413      	add	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	332e      	adds	r3, #46	; 0x2e
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001aa6:	7bfa      	ldrb	r2, [r7, #15]
 8001aa8:	6879      	ldr	r1, [r7, #4]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	00db      	lsls	r3, r3, #3
 8001aae:	4413      	add	r3, r2
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	440b      	add	r3, r1
 8001ab4:	3318      	adds	r3, #24
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001aba:	7bfa      	ldrb	r2, [r7, #15]
 8001abc:	6879      	ldr	r1, [r7, #4]
 8001abe:	4613      	mov	r3, r2
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	4413      	add	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	440b      	add	r3, r1
 8001ac8:	331c      	adds	r3, #28
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ace:	7bfa      	ldrb	r2, [r7, #15]
 8001ad0:	6879      	ldr	r1, [r7, #4]
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	00db      	lsls	r3, r3, #3
 8001ad6:	4413      	add	r3, r2
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	440b      	add	r3, r1
 8001adc:	3320      	adds	r3, #32
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001ae2:	7bfa      	ldrb	r2, [r7, #15]
 8001ae4:	6879      	ldr	r1, [r7, #4]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	00db      	lsls	r3, r3, #3
 8001aea:	4413      	add	r3, r2
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	440b      	add	r3, r1
 8001af0:	3324      	adds	r3, #36	; 0x24
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	3301      	adds	r3, #1
 8001afa:	73fb      	strb	r3, [r7, #15]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	791b      	ldrb	r3, [r3, #4]
 8001b00:	7bfa      	ldrb	r2, [r7, #15]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d3af      	bcc.n	8001a66 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b06:	2300      	movs	r3, #0
 8001b08:	73fb      	strb	r3, [r7, #15]
 8001b0a:	e044      	b.n	8001b96 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b0c:	7bfa      	ldrb	r2, [r7, #15]
 8001b0e:	6879      	ldr	r1, [r7, #4]
 8001b10:	4613      	mov	r3, r2
 8001b12:	00db      	lsls	r3, r3, #3
 8001b14:	4413      	add	r3, r2
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	440b      	add	r3, r1
 8001b1a:	f203 2355 	addw	r3, r3, #597	; 0x255
 8001b1e:	2200      	movs	r2, #0
 8001b20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b22:	7bfa      	ldrb	r2, [r7, #15]
 8001b24:	6879      	ldr	r1, [r7, #4]
 8001b26:	4613      	mov	r3, r2
 8001b28:	00db      	lsls	r3, r3, #3
 8001b2a:	4413      	add	r3, r2
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	440b      	add	r3, r1
 8001b30:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8001b34:	7bfa      	ldrb	r2, [r7, #15]
 8001b36:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b38:	7bfa      	ldrb	r2, [r7, #15]
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	4413      	add	r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	440b      	add	r3, r1
 8001b46:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b4e:	7bfa      	ldrb	r2, [r7, #15]
 8001b50:	6879      	ldr	r1, [r7, #4]
 8001b52:	4613      	mov	r3, r2
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	4413      	add	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b64:	7bfa      	ldrb	r2, [r7, #15]
 8001b66:	6879      	ldr	r1, [r7, #4]
 8001b68:	4613      	mov	r3, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	4413      	add	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	440b      	add	r3, r1
 8001b72:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b7a:	7bfa      	ldrb	r2, [r7, #15]
 8001b7c:	6879      	ldr	r1, [r7, #4]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	4413      	add	r3, r2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	440b      	add	r3, r1
 8001b88:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	3301      	adds	r3, #1
 8001b94:	73fb      	strb	r3, [r7, #15]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	791b      	ldrb	r3, [r3, #4]
 8001b9a:	7bfa      	ldrb	r2, [r7, #15]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d3b5      	bcc.n	8001b0c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6818      	ldr	r0, [r3, #0]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	7c1a      	ldrb	r2, [r3, #16]
 8001ba8:	f88d 2000 	strb.w	r2, [sp]
 8001bac:	3304      	adds	r3, #4
 8001bae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bb0:	f002 fd48 	bl	8004644 <USB_DevInit>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d005      	beq.n	8001bc6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2202      	movs	r2, #2
 8001bbe:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e00c      	b.n	8001be0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f003 fd8c 	bl	80056f6 <USB_DevDisconnect>

  return HAL_OK;
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3710      	adds	r7, #16
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d101      	bne.n	8001c04 <HAL_PCD_Start+0x1c>
 8001c00:	2302      	movs	r3, #2
 8001c02:	e022      	b.n	8001c4a <HAL_PCD_Start+0x62>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d009      	beq.n	8001c2c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d105      	bne.n	8001c2c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c24:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f002 fc99 	bl	8004568 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f003 fd3a 	bl	80056b4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2200      	movs	r2, #0
 8001c44:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c52:	b590      	push	{r4, r7, lr}
 8001c54:	b08d      	sub	sp, #52	; 0x34
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c60:	6a3b      	ldr	r3, [r7, #32]
 8001c62:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f003 fdf8 	bl	800585e <USB_GetMode>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f040 848c 	bne.w	800258e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f003 fd5c 	bl	8005738 <USB_ReadInterrupts>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f000 8482 	beq.w	800258c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	0a1b      	lsrs	r3, r3, #8
 8001c92:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f8c3 24d4 	str.w	r2, [r3, #1236]	; 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f003 fd49 	bl	8005738 <USB_ReadInterrupts>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d107      	bne.n	8001cc0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	695a      	ldr	r2, [r3, #20]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f002 0202 	and.w	r2, r2, #2
 8001cbe:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f003 fd37 	bl	8005738 <USB_ReadInterrupts>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	f003 0310 	and.w	r3, r3, #16
 8001cd0:	2b10      	cmp	r3, #16
 8001cd2:	d161      	bne.n	8001d98 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	699a      	ldr	r2, [r3, #24]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f022 0210 	bic.w	r2, r2, #16
 8001ce2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	f003 020f 	and.w	r2, r3, #15
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	4413      	add	r3, r2
 8001d00:	3304      	adds	r3, #4
 8001d02:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	0c5b      	lsrs	r3, r3, #17
 8001d08:	f003 030f 	and.w	r3, r3, #15
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d124      	bne.n	8001d5a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d035      	beq.n	8001d88 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	091b      	lsrs	r3, r3, #4
 8001d24:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001d26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	6a38      	ldr	r0, [r7, #32]
 8001d30:	f003 fb6e 	bl	8005410 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	68da      	ldr	r2, [r3, #12]
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	091b      	lsrs	r3, r3, #4
 8001d3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d40:	441a      	add	r2, r3
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	695a      	ldr	r2, [r3, #20]
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	091b      	lsrs	r3, r3, #4
 8001d4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d52:	441a      	add	r2, r3
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	615a      	str	r2, [r3, #20]
 8001d58:	e016      	b.n	8001d88 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	0c5b      	lsrs	r3, r3, #17
 8001d5e:	f003 030f 	and.w	r3, r3, #15
 8001d62:	2b06      	cmp	r3, #6
 8001d64:	d110      	bne.n	8001d88 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8001d6c:	2208      	movs	r2, #8
 8001d6e:	4619      	mov	r1, r3
 8001d70:	6a38      	ldr	r0, [r7, #32]
 8001d72:	f003 fb4d 	bl	8005410 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	695a      	ldr	r2, [r3, #20]
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	091b      	lsrs	r3, r3, #4
 8001d7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d82:	441a      	add	r2, r3
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	699a      	ldr	r2, [r3, #24]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f042 0210 	orr.w	r2, r2, #16
 8001d96:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f003 fccb 	bl	8005738 <USB_ReadInterrupts>
 8001da2:	4603      	mov	r3, r0
 8001da4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001da8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001dac:	f040 80a7 	bne.w	8001efe <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f003 fcd0 	bl	800575e <USB_ReadDevAllOutEpInterrupt>
 8001dbe:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001dc0:	e099      	b.n	8001ef6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001dc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f000 808e 	beq.w	8001eea <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd4:	b2d2      	uxtb	r2, r2
 8001dd6:	4611      	mov	r1, r2
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f003 fcf4 	bl	80057c6 <USB_ReadDevOutEPInterrupt>
 8001dde:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d00c      	beq.n	8001e04 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	015a      	lsls	r2, r3, #5
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	4413      	add	r3, r2
 8001df2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001df6:	461a      	mov	r2, r3
 8001df8:	2301      	movs	r3, #1
 8001dfa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001dfc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f000 fea2 	bl	8002b48 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	f003 0308 	and.w	r3, r3, #8
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d00c      	beq.n	8001e28 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e10:	015a      	lsls	r2, r3, #5
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	4413      	add	r3, r2
 8001e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e1a:	461a      	mov	r2, r3
 8001e1c:	2308      	movs	r3, #8
 8001e1e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001e20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 ff78 	bl	8002d18 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d008      	beq.n	8001e44 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e34:	015a      	lsls	r2, r3, #5
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	4413      	add	r3, r2
 8001e3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e3e:	461a      	mov	r2, r3
 8001e40:	2310      	movs	r3, #16
 8001e42:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d030      	beq.n	8001eb0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001e4e:	6a3b      	ldr	r3, [r7, #32]
 8001e50:	695b      	ldr	r3, [r3, #20]
 8001e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e56:	2b80      	cmp	r3, #128	; 0x80
 8001e58:	d109      	bne.n	8001e6e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	69fa      	ldr	r2, [r7, #28]
 8001e64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001e68:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e6c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001e6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e70:	4613      	mov	r3, r2
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	4413      	add	r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	4413      	add	r3, r2
 8001e80:	3304      	adds	r3, #4
 8001e82:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	78db      	ldrb	r3, [r3, #3]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d108      	bne.n	8001e9e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	4619      	mov	r1, r3
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f008 fdcd 	bl	800aa38 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea0:	015a      	lsls	r2, r3, #5
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001eaa:	461a      	mov	r2, r3
 8001eac:	2302      	movs	r3, #2
 8001eae:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	f003 0320 	and.w	r3, r3, #32
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d008      	beq.n	8001ecc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ebc:	015a      	lsls	r2, r3, #5
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	2320      	movs	r3, #32
 8001eca:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d009      	beq.n	8001eea <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed8:	015a      	lsls	r2, r3, #5
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	4413      	add	r3, r2
 8001ede:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ee8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eec:	3301      	adds	r3, #1
 8001eee:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ef2:	085b      	lsrs	r3, r3, #1
 8001ef4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	f47f af62 	bne.w	8001dc2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f003 fc18 	bl	8005738 <USB_ReadInterrupts>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f0e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001f12:	f040 80db 	bne.w	80020cc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f003 fc39 	bl	8005792 <USB_ReadDevAllInEpInterrupt>
 8001f20:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8001f26:	e0cd      	b.n	80020c4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 80c2 	beq.w	80020b8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f3a:	b2d2      	uxtb	r2, r2
 8001f3c:	4611      	mov	r1, r2
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f003 fc5f 	bl	8005802 <USB_ReadDevInEPInterrupt>
 8001f44:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d057      	beq.n	8002000 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f52:	f003 030f 	and.w	r3, r3, #15
 8001f56:	2201      	movs	r2, #1
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	69f9      	ldr	r1, [r7, #28]
 8001f6c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001f70:	4013      	ands	r3, r2
 8001f72:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f76:	015a      	lsls	r2, r3, #5
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001f80:	461a      	mov	r2, r3
 8001f82:	2301      	movs	r3, #1
 8001f84:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	799b      	ldrb	r3, [r3, #6]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d132      	bne.n	8001ff4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001f8e:	6879      	ldr	r1, [r7, #4]
 8001f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f92:	4613      	mov	r3, r2
 8001f94:	00db      	lsls	r3, r3, #3
 8001f96:	4413      	add	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	440b      	add	r3, r1
 8001f9c:	3320      	adds	r3, #32
 8001f9e:	6819      	ldr	r1, [r3, #0]
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	4413      	add	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	4403      	add	r3, r0
 8001fae:	331c      	adds	r3, #28
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4419      	add	r1, r3
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fb8:	4613      	mov	r3, r2
 8001fba:	00db      	lsls	r3, r3, #3
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4403      	add	r3, r0
 8001fc2:	3320      	adds	r3, #32
 8001fc4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d113      	bne.n	8001ff4 <HAL_PCD_IRQHandler+0x3a2>
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	00db      	lsls	r3, r3, #3
 8001fd4:	4413      	add	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	440b      	add	r3, r1
 8001fda:	3324      	adds	r3, #36	; 0x24
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d108      	bne.n	8001ff4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6818      	ldr	r0, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8001fec:	461a      	mov	r2, r3
 8001fee:	2101      	movs	r1, #1
 8001ff0:	f003 fc66 	bl	80058c0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f008 fc97 	bl	800a92e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	f003 0308 	and.w	r3, r3, #8
 8002006:	2b00      	cmp	r3, #0
 8002008:	d008      	beq.n	800201c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800200a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200c:	015a      	lsls	r2, r3, #5
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	4413      	add	r3, r2
 8002012:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002016:	461a      	mov	r2, r3
 8002018:	2308      	movs	r3, #8
 800201a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800201c:	693b      	ldr	r3, [r7, #16]
 800201e:	f003 0310 	and.w	r3, r3, #16
 8002022:	2b00      	cmp	r3, #0
 8002024:	d008      	beq.n	8002038 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002028:	015a      	lsls	r2, r3, #5
 800202a:	69fb      	ldr	r3, [r7, #28]
 800202c:	4413      	add	r3, r2
 800202e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002032:	461a      	mov	r2, r3
 8002034:	2310      	movs	r3, #16
 8002036:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800203e:	2b00      	cmp	r3, #0
 8002040:	d008      	beq.n	8002054 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002044:	015a      	lsls	r2, r3, #5
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	4413      	add	r3, r2
 800204a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800204e:	461a      	mov	r2, r3
 8002050:	2340      	movs	r3, #64	; 0x40
 8002052:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d023      	beq.n	80020a6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800205e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002060:	6a38      	ldr	r0, [r7, #32]
 8002062:	f002 fc53 	bl	800490c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002068:	4613      	mov	r3, r2
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	4413      	add	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	3310      	adds	r3, #16
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	4413      	add	r3, r2
 8002076:	3304      	adds	r3, #4
 8002078:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	78db      	ldrb	r3, [r3, #3]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d108      	bne.n	8002094 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	2200      	movs	r2, #0
 8002086:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208a:	b2db      	uxtb	r3, r3
 800208c:	4619      	mov	r1, r3
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f008 fce4 	bl	800aa5c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002096:	015a      	lsls	r2, r3, #5
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	4413      	add	r3, r2
 800209c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80020a0:	461a      	mov	r2, r3
 80020a2:	2302      	movs	r3, #2
 80020a4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d003      	beq.n	80020b8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80020b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 fcbb 	bl	8002a2e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80020b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ba:	3301      	adds	r3, #1
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80020be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c0:	085b      	lsrs	r3, r3, #1
 80020c2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80020c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f47f af2e 	bne.w	8001f28 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f003 fb31 	bl	8005738 <USB_ReadInterrupts>
 80020d6:	4603      	mov	r3, r0
 80020d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80020dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80020e0:	d122      	bne.n	8002128 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	69fa      	ldr	r2, [r7, #28]
 80020ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020f0:	f023 0301 	bic.w	r3, r3, #1
 80020f4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d108      	bne.n	8002112 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002108:	2100      	movs	r1, #0
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 fea2 	bl	8002e54 <HAL_PCDEx_LPM_Callback>
 8002110:	e002      	b.n	8002118 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f008 fc82 	bl	800aa1c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	695a      	ldr	r2, [r3, #20]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002126:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4618      	mov	r0, r3
 800212e:	f003 fb03 	bl	8005738 <USB_ReadInterrupts>
 8002132:	4603      	mov	r3, r0
 8002134:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002138:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800213c:	d112      	bne.n	8002164 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	2b01      	cmp	r3, #1
 800214c:	d102      	bne.n	8002154 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f008 fc3e 	bl	800a9d0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	695a      	ldr	r2, [r3, #20]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002162:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4618      	mov	r0, r3
 800216a:	f003 fae5 	bl	8005738 <USB_ReadInterrupts>
 800216e:	4603      	mov	r3, r0
 8002170:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002174:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002178:	f040 80b7 	bne.w	80022ea <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	69fa      	ldr	r2, [r7, #28]
 8002186:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800218a:	f023 0301 	bic.w	r3, r3, #1
 800218e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2110      	movs	r1, #16
 8002196:	4618      	mov	r0, r3
 8002198:	f002 fbb8 	bl	800490c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800219c:	2300      	movs	r3, #0
 800219e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021a0:	e046      	b.n	8002230 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80021a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021a4:	015a      	lsls	r2, r3, #5
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	4413      	add	r3, r2
 80021aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80021ae:	461a      	mov	r2, r3
 80021b0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80021b4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80021b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021b8:	015a      	lsls	r2, r3, #5
 80021ba:	69fb      	ldr	r3, [r7, #28]
 80021bc:	4413      	add	r3, r2
 80021be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021c6:	0151      	lsls	r1, r2, #5
 80021c8:	69fa      	ldr	r2, [r7, #28]
 80021ca:	440a      	add	r2, r1
 80021cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80021d0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80021d4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80021d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021d8:	015a      	lsls	r2, r3, #5
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	4413      	add	r3, r2
 80021de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80021e2:	461a      	mov	r2, r3
 80021e4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80021e8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80021ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ec:	015a      	lsls	r2, r3, #5
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	4413      	add	r3, r2
 80021f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021fa:	0151      	lsls	r1, r2, #5
 80021fc:	69fa      	ldr	r2, [r7, #28]
 80021fe:	440a      	add	r2, r1
 8002200:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002204:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002208:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800220a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800220c:	015a      	lsls	r2, r3, #5
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	4413      	add	r3, r2
 8002212:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800221a:	0151      	lsls	r1, r2, #5
 800221c:	69fa      	ldr	r2, [r7, #28]
 800221e:	440a      	add	r2, r1
 8002220:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002224:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002228:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800222a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800222c:	3301      	adds	r3, #1
 800222e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	791b      	ldrb	r3, [r3, #4]
 8002234:	461a      	mov	r2, r3
 8002236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002238:	4293      	cmp	r3, r2
 800223a:	d3b2      	bcc.n	80021a2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002242:	69db      	ldr	r3, [r3, #28]
 8002244:	69fa      	ldr	r2, [r7, #28]
 8002246:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800224a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800224e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	7bdb      	ldrb	r3, [r3, #15]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d016      	beq.n	8002286 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800225e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002262:	69fa      	ldr	r2, [r7, #28]
 8002264:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002268:	f043 030b 	orr.w	r3, r3, #11
 800226c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002278:	69fa      	ldr	r2, [r7, #28]
 800227a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800227e:	f043 030b 	orr.w	r3, r3, #11
 8002282:	6453      	str	r3, [r2, #68]	; 0x44
 8002284:	e015      	b.n	80022b2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	69fa      	ldr	r2, [r7, #28]
 8002290:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002294:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002298:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800229c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	69fa      	ldr	r2, [r7, #28]
 80022a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80022ac:	f043 030b 	orr.w	r3, r3, #11
 80022b0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	69fa      	ldr	r2, [r7, #28]
 80022bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80022c0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80022c4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6818      	ldr	r0, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f203 439c 	addw	r3, r3, #1180	; 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80022d4:	461a      	mov	r2, r3
 80022d6:	f003 faf3 	bl	80058c0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	695a      	ldr	r2, [r3, #20]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80022e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f003 fa22 	bl	8005738 <USB_ReadInterrupts>
 80022f4:	4603      	mov	r3, r0
 80022f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022fe:	d123      	bne.n	8002348 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4618      	mov	r0, r3
 8002306:	f003 fab8 	bl	800587a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f002 fb75 	bl	80049fe <USB_GetDevSpeed>
 8002314:	4603      	mov	r3, r0
 8002316:	461a      	mov	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681c      	ldr	r4, [r3, #0]
 8002320:	f001 f9c8 	bl	80036b4 <HAL_RCC_GetHCLKFreq>
 8002324:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800232a:	461a      	mov	r2, r3
 800232c:	4620      	mov	r0, r4
 800232e:	f002 f879 	bl	8004424 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f008 fb23 	bl	800a97e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	695a      	ldr	r2, [r3, #20]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002346:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4618      	mov	r0, r3
 800234e:	f003 f9f3 	bl	8005738 <USB_ReadInterrupts>
 8002352:	4603      	mov	r3, r0
 8002354:	f003 0308 	and.w	r3, r3, #8
 8002358:	2b08      	cmp	r3, #8
 800235a:	d10a      	bne.n	8002372 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f008 fb00 	bl	800a962 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	695a      	ldr	r2, [r3, #20]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f002 0208 	and.w	r2, r2, #8
 8002370:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4618      	mov	r0, r3
 8002378:	f003 f9de 	bl	8005738 <USB_ReadInterrupts>
 800237c:	4603      	mov	r3, r0
 800237e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002382:	2b80      	cmp	r3, #128	; 0x80
 8002384:	d123      	bne.n	80023ce <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002386:	6a3b      	ldr	r3, [r7, #32]
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800238e:	6a3b      	ldr	r3, [r7, #32]
 8002390:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002392:	2301      	movs	r3, #1
 8002394:	627b      	str	r3, [r7, #36]	; 0x24
 8002396:	e014      	b.n	80023c2 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800239c:	4613      	mov	r3, r2
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	4413      	add	r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	f203 2357 	addw	r3, r3, #599	; 0x257
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d105      	bne.n	80023bc <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80023b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	4619      	mov	r1, r3
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 fb08 	bl	80029cc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023be:	3301      	adds	r3, #1
 80023c0:	627b      	str	r3, [r7, #36]	; 0x24
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	791b      	ldrb	r3, [r3, #4]
 80023c6:	461a      	mov	r2, r3
 80023c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d3e4      	bcc.n	8002398 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f003 f9b0 	bl	8005738 <USB_ReadInterrupts>
 80023d8:	4603      	mov	r3, r0
 80023da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023e2:	d13c      	bne.n	800245e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023e4:	2301      	movs	r3, #1
 80023e6:	627b      	str	r3, [r7, #36]	; 0x24
 80023e8:	e02b      	b.n	8002442 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80023ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ec:	015a      	lsls	r2, r3, #5
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	4413      	add	r3, r2
 80023f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80023fa:	6879      	ldr	r1, [r7, #4]
 80023fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023fe:	4613      	mov	r3, r2
 8002400:	00db      	lsls	r3, r3, #3
 8002402:	4413      	add	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	440b      	add	r3, r1
 8002408:	3318      	adds	r3, #24
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d115      	bne.n	800243c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002410:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002412:	2b00      	cmp	r3, #0
 8002414:	da12      	bge.n	800243c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800241a:	4613      	mov	r3, r2
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	4413      	add	r3, r2
 8002420:	009b      	lsls	r3, r3, #2
 8002422:	440b      	add	r3, r1
 8002424:	3317      	adds	r3, #23
 8002426:	2201      	movs	r2, #1
 8002428:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800242a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242c:	b2db      	uxtb	r3, r3
 800242e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002432:	b2db      	uxtb	r3, r3
 8002434:	4619      	mov	r1, r3
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 fac8 	bl	80029cc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800243c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243e:	3301      	adds	r3, #1
 8002440:	627b      	str	r3, [r7, #36]	; 0x24
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	791b      	ldrb	r3, [r3, #4]
 8002446:	461a      	mov	r2, r3
 8002448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244a:	4293      	cmp	r3, r2
 800244c:	d3cd      	bcc.n	80023ea <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	695a      	ldr	r2, [r3, #20]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800245c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f003 f968 	bl	8005738 <USB_ReadInterrupts>
 8002468:	4603      	mov	r3, r0
 800246a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800246e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002472:	d156      	bne.n	8002522 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002474:	2301      	movs	r3, #1
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
 8002478:	e045      	b.n	8002506 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800247a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247c:	015a      	lsls	r2, r3, #5
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	4413      	add	r3, r2
 8002482:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800248a:	6879      	ldr	r1, [r7, #4]
 800248c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800248e:	4613      	mov	r3, r2
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	4413      	add	r3, r2
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	440b      	add	r3, r1
 8002498:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d12e      	bne.n	8002500 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80024a2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	da2b      	bge.n	8002500 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80024b4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d121      	bne.n	8002500 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024c0:	4613      	mov	r3, r2
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	4413      	add	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	440b      	add	r3, r1
 80024ca:	f203 2357 	addw	r3, r3, #599	; 0x257
 80024ce:	2201      	movs	r2, #1
 80024d0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80024d2:	6a3b      	ldr	r3, [r7, #32]
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80024da:	6a3b      	ldr	r3, [r7, #32]
 80024dc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80024de:	6a3b      	ldr	r3, [r7, #32]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10a      	bne.n	8002500 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	69fa      	ldr	r2, [r7, #28]
 80024f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80024f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024fc:	6053      	str	r3, [r2, #4]
            break;
 80024fe:	e008      	b.n	8002512 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002502:	3301      	adds	r3, #1
 8002504:	627b      	str	r3, [r7, #36]	; 0x24
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	791b      	ldrb	r3, [r3, #4]
 800250a:	461a      	mov	r2, r3
 800250c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250e:	4293      	cmp	r3, r2
 8002510:	d3b3      	bcc.n	800247a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	695a      	ldr	r2, [r3, #20]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002520:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4618      	mov	r0, r3
 8002528:	f003 f906 	bl	8005738 <USB_ReadInterrupts>
 800252c:	4603      	mov	r3, r0
 800252e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002532:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002536:	d10a      	bne.n	800254e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f008 faa1 	bl	800aa80 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	695a      	ldr	r2, [r3, #20]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800254c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f003 f8f0 	bl	8005738 <USB_ReadInterrupts>
 8002558:	4603      	mov	r3, r0
 800255a:	f003 0304 	and.w	r3, r3, #4
 800255e:	2b04      	cmp	r3, #4
 8002560:	d115      	bne.n	800258e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	f003 0304 	and.w	r3, r3, #4
 8002570:	2b00      	cmp	r3, #0
 8002572:	d002      	beq.n	800257a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f008 fa91 	bl	800aa9c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6859      	ldr	r1, [r3, #4]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	430a      	orrs	r2, r1
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	e000      	b.n	800258e <HAL_PCD_IRQHandler+0x93c>
      return;
 800258c:	bf00      	nop
    }
  }
}
 800258e:	3734      	adds	r7, #52	; 0x34
 8002590:	46bd      	mov	sp, r7
 8002592:	bd90      	pop	{r4, r7, pc}

08002594 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	460b      	mov	r3, r1
 800259e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d101      	bne.n	80025ae <HAL_PCD_SetAddress+0x1a>
 80025aa:	2302      	movs	r3, #2
 80025ac:	e012      	b.n	80025d4 <HAL_PCD_SetAddress+0x40>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  hpcd->USB_Address = address;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	78fa      	ldrb	r2, [r7, #3]
 80025ba:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	78fa      	ldrb	r2, [r7, #3]
 80025c2:	4611      	mov	r1, r2
 80025c4:	4618      	mov	r0, r3
 80025c6:	f003 f84f 	bl	8005668 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3708      	adds	r7, #8
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	4608      	mov	r0, r1
 80025e6:	4611      	mov	r1, r2
 80025e8:	461a      	mov	r2, r3
 80025ea:	4603      	mov	r3, r0
 80025ec:	70fb      	strb	r3, [r7, #3]
 80025ee:	460b      	mov	r3, r1
 80025f0:	803b      	strh	r3, [r7, #0]
 80025f2:	4613      	mov	r3, r2
 80025f4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80025f6:	2300      	movs	r3, #0
 80025f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80025fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	da0f      	bge.n	8002622 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002602:	78fb      	ldrb	r3, [r7, #3]
 8002604:	f003 020f 	and.w	r2, r3, #15
 8002608:	4613      	mov	r3, r2
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	4413      	add	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	3310      	adds	r3, #16
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	4413      	add	r3, r2
 8002616:	3304      	adds	r3, #4
 8002618:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2201      	movs	r2, #1
 800261e:	705a      	strb	r2, [r3, #1]
 8002620:	e00f      	b.n	8002642 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002622:	78fb      	ldrb	r3, [r7, #3]
 8002624:	f003 020f 	and.w	r2, r3, #15
 8002628:	4613      	mov	r3, r2
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	4413      	add	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	4413      	add	r3, r2
 8002638:	3304      	adds	r3, #4
 800263a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2200      	movs	r2, #0
 8002640:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002642:	78fb      	ldrb	r3, [r7, #3]
 8002644:	f003 030f 	and.w	r3, r3, #15
 8002648:	b2da      	uxtb	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800264e:	883a      	ldrh	r2, [r7, #0]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	78ba      	ldrb	r2, [r7, #2]
 8002658:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	785b      	ldrb	r3, [r3, #1]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d004      	beq.n	800266c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	b29a      	uxth	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800266c:	78bb      	ldrb	r3, [r7, #2]
 800266e:	2b02      	cmp	r3, #2
 8002670:	d102      	bne.n	8002678 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2200      	movs	r2, #0
 8002676:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800267e:	2b01      	cmp	r3, #1
 8002680:	d101      	bne.n	8002686 <HAL_PCD_EP_Open+0xaa>
 8002682:	2302      	movs	r3, #2
 8002684:	e00e      	b.n	80026a4 <HAL_PCD_EP_Open+0xc8>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68f9      	ldr	r1, [r7, #12]
 8002694:	4618      	mov	r0, r3
 8002696:	f002 f9d7 	bl	8004a48 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return ret;
 80026a2:	7afb      	ldrb	r3, [r7, #11]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3710      	adds	r7, #16
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	460b      	mov	r3, r1
 80026b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80026b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	da0f      	bge.n	80026e0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026c0:	78fb      	ldrb	r3, [r7, #3]
 80026c2:	f003 020f 	and.w	r2, r3, #15
 80026c6:	4613      	mov	r3, r2
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	4413      	add	r3, r2
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	3310      	adds	r3, #16
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	4413      	add	r3, r2
 80026d4:	3304      	adds	r3, #4
 80026d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2201      	movs	r2, #1
 80026dc:	705a      	strb	r2, [r3, #1]
 80026de:	e00f      	b.n	8002700 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026e0:	78fb      	ldrb	r3, [r7, #3]
 80026e2:	f003 020f 	and.w	r2, r3, #15
 80026e6:	4613      	mov	r3, r2
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	4413      	add	r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	4413      	add	r3, r2
 80026f6:	3304      	adds	r3, #4
 80026f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2200      	movs	r2, #0
 80026fe:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002700:	78fb      	ldrb	r3, [r7, #3]
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	b2da      	uxtb	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 8002712:	2b01      	cmp	r3, #1
 8002714:	d101      	bne.n	800271a <HAL_PCD_EP_Close+0x6e>
 8002716:	2302      	movs	r3, #2
 8002718:	e00e      	b.n	8002738 <HAL_PCD_EP_Close+0x8c>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2201      	movs	r2, #1
 800271e:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68f9      	ldr	r1, [r7, #12]
 8002728:	4618      	mov	r0, r3
 800272a:	f002 fa15 	bl	8004b58 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	607a      	str	r2, [r7, #4]
 800274a:	603b      	str	r3, [r7, #0]
 800274c:	460b      	mov	r3, r1
 800274e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002750:	7afb      	ldrb	r3, [r7, #11]
 8002752:	f003 020f 	and.w	r2, r3, #15
 8002756:	4613      	mov	r3, r2
 8002758:	00db      	lsls	r3, r3, #3
 800275a:	4413      	add	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002762:	68fa      	ldr	r2, [r7, #12]
 8002764:	4413      	add	r3, r2
 8002766:	3304      	adds	r3, #4
 8002768:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	2200      	movs	r2, #0
 800277a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	2200      	movs	r2, #0
 8002780:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002782:	7afb      	ldrb	r3, [r7, #11]
 8002784:	f003 030f 	and.w	r3, r3, #15
 8002788:	b2da      	uxtb	r2, r3
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	799b      	ldrb	r3, [r3, #6]
 8002792:	2b01      	cmp	r3, #1
 8002794:	d102      	bne.n	800279c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6818      	ldr	r0, [r3, #0]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	799b      	ldrb	r3, [r3, #6]
 80027a4:	461a      	mov	r2, r3
 80027a6:	6979      	ldr	r1, [r7, #20]
 80027a8:	f002 fab2 	bl	8004d10 <USB_EPStartXfer>

  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3718      	adds	r7, #24
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b083      	sub	sp, #12
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	460b      	mov	r3, r1
 80027c0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80027c2:	78fb      	ldrb	r3, [r7, #3]
 80027c4:	f003 020f 	and.w	r2, r3, #15
 80027c8:	6879      	ldr	r1, [r7, #4]
 80027ca:	4613      	mov	r3, r2
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	4413      	add	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	440b      	add	r3, r1
 80027d4:	f503 731a 	add.w	r3, r3, #616	; 0x268
 80027d8:	681b      	ldr	r3, [r3, #0]
}
 80027da:	4618      	mov	r0, r3
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr

080027e6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b086      	sub	sp, #24
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	60f8      	str	r0, [r7, #12]
 80027ee:	607a      	str	r2, [r7, #4]
 80027f0:	603b      	str	r3, [r7, #0]
 80027f2:	460b      	mov	r3, r1
 80027f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027f6:	7afb      	ldrb	r3, [r7, #11]
 80027f8:	f003 020f 	and.w	r2, r3, #15
 80027fc:	4613      	mov	r3, r2
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	4413      	add	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	3310      	adds	r3, #16
 8002806:	68fa      	ldr	r2, [r7, #12]
 8002808:	4413      	add	r3, r2
 800280a:	3304      	adds	r3, #4
 800280c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	2200      	movs	r2, #0
 800281e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	2201      	movs	r2, #1
 8002824:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002826:	7afb      	ldrb	r3, [r7, #11]
 8002828:	f003 030f 	and.w	r3, r3, #15
 800282c:	b2da      	uxtb	r2, r3
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	799b      	ldrb	r3, [r3, #6]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d102      	bne.n	8002840 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	799b      	ldrb	r3, [r3, #6]
 8002848:	461a      	mov	r2, r3
 800284a:	6979      	ldr	r1, [r7, #20]
 800284c:	f002 fa60 	bl	8004d10 <USB_EPStartXfer>

  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b084      	sub	sp, #16
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
 8002862:	460b      	mov	r3, r1
 8002864:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002866:	78fb      	ldrb	r3, [r7, #3]
 8002868:	f003 030f 	and.w	r3, r3, #15
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	7912      	ldrb	r2, [r2, #4]
 8002870:	4293      	cmp	r3, r2
 8002872:	d901      	bls.n	8002878 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	e04f      	b.n	8002918 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002878:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800287c:	2b00      	cmp	r3, #0
 800287e:	da0f      	bge.n	80028a0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002880:	78fb      	ldrb	r3, [r7, #3]
 8002882:	f003 020f 	and.w	r2, r3, #15
 8002886:	4613      	mov	r3, r2
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	4413      	add	r3, r2
 800288c:	009b      	lsls	r3, r3, #2
 800288e:	3310      	adds	r3, #16
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	4413      	add	r3, r2
 8002894:	3304      	adds	r3, #4
 8002896:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2201      	movs	r2, #1
 800289c:	705a      	strb	r2, [r3, #1]
 800289e:	e00d      	b.n	80028bc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80028a0:	78fa      	ldrb	r2, [r7, #3]
 80028a2:	4613      	mov	r3, r2
 80028a4:	00db      	lsls	r3, r3, #3
 80028a6:	4413      	add	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	4413      	add	r3, r2
 80028b2:	3304      	adds	r3, #4
 80028b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2200      	movs	r2, #0
 80028ba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2201      	movs	r2, #1
 80028c0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028c2:	78fb      	ldrb	r3, [r7, #3]
 80028c4:	f003 030f 	and.w	r3, r3, #15
 80028c8:	b2da      	uxtb	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d101      	bne.n	80028dc <HAL_PCD_EP_SetStall+0x82>
 80028d8:	2302      	movs	r3, #2
 80028da:	e01d      	b.n	8002918 <HAL_PCD_EP_SetStall+0xbe>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2201      	movs	r2, #1
 80028e0:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68f9      	ldr	r1, [r7, #12]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f002 fde8 	bl	80054c0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80028f0:	78fb      	ldrb	r3, [r7, #3]
 80028f2:	f003 030f 	and.w	r3, r3, #15
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d109      	bne.n	800290e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6818      	ldr	r0, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	7999      	ldrb	r1, [r3, #6]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8002908:	461a      	mov	r2, r3
 800290a:	f002 ffd9 	bl	80058c0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 8002916:	2300      	movs	r3, #0
}
 8002918:	4618      	mov	r0, r3
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	460b      	mov	r3, r1
 800292a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800292c:	78fb      	ldrb	r3, [r7, #3]
 800292e:	f003 030f 	and.w	r3, r3, #15
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	7912      	ldrb	r2, [r2, #4]
 8002936:	4293      	cmp	r3, r2
 8002938:	d901      	bls.n	800293e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e042      	b.n	80029c4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800293e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002942:	2b00      	cmp	r3, #0
 8002944:	da0f      	bge.n	8002966 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002946:	78fb      	ldrb	r3, [r7, #3]
 8002948:	f003 020f 	and.w	r2, r3, #15
 800294c:	4613      	mov	r3, r2
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4413      	add	r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	3310      	adds	r3, #16
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	4413      	add	r3, r2
 800295a:	3304      	adds	r3, #4
 800295c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2201      	movs	r2, #1
 8002962:	705a      	strb	r2, [r3, #1]
 8002964:	e00f      	b.n	8002986 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002966:	78fb      	ldrb	r3, [r7, #3]
 8002968:	f003 020f 	and.w	r2, r3, #15
 800296c:	4613      	mov	r3, r2
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	4413      	add	r3, r2
 800297c:	3304      	adds	r3, #4
 800297e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800298c:	78fb      	ldrb	r3, [r7, #3]
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	b2da      	uxtb	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 3494 	ldrb.w	r3, [r3, #1172]	; 0x494
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d101      	bne.n	80029a6 <HAL_PCD_EP_ClrStall+0x86>
 80029a2:	2302      	movs	r3, #2
 80029a4:	e00e      	b.n	80029c4 <HAL_PCD_EP_ClrStall+0xa4>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	68f9      	ldr	r1, [r7, #12]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f002 fdf1 	bl	800559c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}

080029cc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	460b      	mov	r3, r1
 80029d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80029d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	da0c      	bge.n	80029fa <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029e0:	78fb      	ldrb	r3, [r7, #3]
 80029e2:	f003 020f 	and.w	r2, r3, #15
 80029e6:	4613      	mov	r3, r2
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	4413      	add	r3, r2
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	3310      	adds	r3, #16
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	4413      	add	r3, r2
 80029f4:	3304      	adds	r3, #4
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	e00c      	b.n	8002a14 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029fa:	78fb      	ldrb	r3, [r7, #3]
 80029fc:	f003 020f 	and.w	r2, r3, #15
 8002a00:	4613      	mov	r3, r2
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	4413      	add	r3, r2
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	4413      	add	r3, r2
 8002a10:	3304      	adds	r3, #4
 8002a12:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68f9      	ldr	r1, [r7, #12]
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f002 fc10 	bl	8005240 <USB_EPStopXfer>
 8002a20:	4603      	mov	r3, r0
 8002a22:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002a24:	7afb      	ldrb	r3, [r7, #11]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b08a      	sub	sp, #40	; 0x28
 8002a32:	af02      	add	r7, sp, #8
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	4613      	mov	r3, r2
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	4413      	add	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	3310      	adds	r3, #16
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	4413      	add	r3, r2
 8002a52:	3304      	adds	r3, #4
 8002a54:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	695a      	ldr	r2, [r3, #20]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d901      	bls.n	8002a66 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e06b      	b.n	8002b3e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	691a      	ldr	r2, [r3, #16]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	69fa      	ldr	r2, [r7, #28]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d902      	bls.n	8002a82 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	3303      	adds	r3, #3
 8002a86:	089b      	lsrs	r3, r3, #2
 8002a88:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002a8a:	e02a      	b.n	8002ae2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	691a      	ldr	r2, [r3, #16]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	69fa      	ldr	r2, [r7, #28]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d902      	bls.n	8002aa8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002aa8:	69fb      	ldr	r3, [r7, #28]
 8002aaa:	3303      	adds	r3, #3
 8002aac:	089b      	lsrs	r3, r3, #2
 8002aae:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	68d9      	ldr	r1, [r3, #12]
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	b2da      	uxtb	r2, r3
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	6978      	ldr	r0, [r7, #20]
 8002ac6:	f002 fc65 	bl	8005394 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	68da      	ldr	r2, [r3, #12]
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	441a      	add	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	695a      	ldr	r2, [r3, #20]
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	441a      	add	r2, r3
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	015a      	lsls	r2, r3, #5
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	4413      	add	r3, r2
 8002aea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d809      	bhi.n	8002b0c <PCD_WriteEmptyTxFifo+0xde>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	695a      	ldr	r2, [r3, #20]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d203      	bcs.n	8002b0c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d1bf      	bne.n	8002a8c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	691a      	ldr	r2, [r3, #16]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d811      	bhi.n	8002b3c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	f003 030f 	and.w	r3, r3, #15
 8002b1e:	2201      	movs	r2, #1
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	6939      	ldr	r1, [r7, #16]
 8002b34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002b38:	4013      	ands	r3, r2
 8002b3a:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3720      	adds	r7, #32
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
	...

08002b48 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b088      	sub	sp, #32
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	333c      	adds	r3, #60	; 0x3c
 8002b60:	3304      	adds	r3, #4
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	015a      	lsls	r2, r3, #5
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	799b      	ldrb	r3, [r3, #6]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d17b      	bne.n	8002c76 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	f003 0308 	and.w	r3, r3, #8
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d015      	beq.n	8002bb4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	4a61      	ldr	r2, [pc, #388]	; (8002d10 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	f240 80b9 	bls.w	8002d04 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 80b3 	beq.w	8002d04 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	015a      	lsls	r2, r3, #5
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	4413      	add	r3, r2
 8002ba6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002baa:	461a      	mov	r2, r3
 8002bac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bb0:	6093      	str	r3, [r2, #8]
 8002bb2:	e0a7      	b.n	8002d04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d009      	beq.n	8002bd2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	015a      	lsls	r2, r3, #5
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002bca:	461a      	mov	r2, r3
 8002bcc:	2320      	movs	r3, #32
 8002bce:	6093      	str	r3, [r2, #8]
 8002bd0:	e098      	b.n	8002d04 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	f040 8093 	bne.w	8002d04 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	4a4b      	ldr	r2, [pc, #300]	; (8002d10 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d90f      	bls.n	8002c06 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00a      	beq.n	8002c06 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	015a      	lsls	r2, r3, #5
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c02:	6093      	str	r3, [r2, #8]
 8002c04:	e07e      	b.n	8002d04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	00db      	lsls	r3, r3, #3
 8002c0c:	4413      	add	r3, r2
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	4413      	add	r3, r2
 8002c18:	3304      	adds	r3, #4
 8002c1a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a1a      	ldr	r2, [r3, #32]
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	0159      	lsls	r1, r3, #5
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	440b      	add	r3, r1
 8002c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c32:	1ad2      	subs	r2, r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d114      	bne.n	8002c68 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d109      	bne.n	8002c5a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6818      	ldr	r0, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8002c50:	461a      	mov	r2, r3
 8002c52:	2101      	movs	r1, #1
 8002c54:	f002 fe34 	bl	80058c0 <USB_EP0_OutStart>
 8002c58:	e006      	b.n	8002c68 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	441a      	add	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f007 fe42 	bl	800a8f8 <HAL_PCD_DataOutStageCallback>
 8002c74:	e046      	b.n	8002d04 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	4a26      	ldr	r2, [pc, #152]	; (8002d14 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d124      	bne.n	8002cc8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d00a      	beq.n	8002c9e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	015a      	lsls	r2, r3, #5
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	4413      	add	r3, r2
 8002c90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002c94:	461a      	mov	r2, r3
 8002c96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c9a:	6093      	str	r3, [r2, #8]
 8002c9c:	e032      	b.n	8002d04 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	f003 0320 	and.w	r3, r3, #32
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d008      	beq.n	8002cba <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	015a      	lsls	r2, r3, #5
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	4413      	add	r3, r2
 8002cb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	2320      	movs	r3, #32
 8002cb8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f007 fe19 	bl	800a8f8 <HAL_PCD_DataOutStageCallback>
 8002cc6:	e01d      	b.n	8002d04 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d114      	bne.n	8002cf8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002cce:	6879      	ldr	r1, [r7, #4]
 8002cd0:	683a      	ldr	r2, [r7, #0]
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	00db      	lsls	r3, r3, #3
 8002cd6:	4413      	add	r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	440b      	add	r3, r1
 8002cdc:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d108      	bne.n	8002cf8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6818      	ldr	r0, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	f002 fde4 	bl	80058c0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f007 fdfa 	bl	800a8f8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3720      	adds	r7, #32
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	4f54300a 	.word	0x4f54300a
 8002d14:	4f54310a 	.word	0x4f54310a

08002d18 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	333c      	adds	r3, #60	; 0x3c
 8002d30:	3304      	adds	r3, #4
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	015a      	lsls	r2, r3, #5
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	4a15      	ldr	r2, [pc, #84]	; (8002da0 <PCD_EP_OutSetupPacket_int+0x88>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d90e      	bls.n	8002d6c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d009      	beq.n	8002d6c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	015a      	lsls	r2, r3, #5
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	4413      	add	r3, r2
 8002d60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002d64:	461a      	mov	r2, r3
 8002d66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d6a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f007 fdb1 	bl	800a8d4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	4a0a      	ldr	r2, [pc, #40]	; (8002da0 <PCD_EP_OutSetupPacket_int+0x88>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d90c      	bls.n	8002d94 <PCD_EP_OutSetupPacket_int+0x7c>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	799b      	ldrb	r3, [r3, #6]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d108      	bne.n	8002d94 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6818      	ldr	r0, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	2101      	movs	r1, #1
 8002d90:	f002 fd96 	bl	80058c0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3718      	adds	r7, #24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	4f54300a 	.word	0x4f54300a

08002da4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	460b      	mov	r3, r1
 8002dae:	70fb      	strb	r3, [r7, #3]
 8002db0:	4613      	mov	r3, r2
 8002db2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dba:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002dbc:	78fb      	ldrb	r3, [r7, #3]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d107      	bne.n	8002dd2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002dc2:	883b      	ldrh	r3, [r7, #0]
 8002dc4:	0419      	lsls	r1, r3, #16
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	430a      	orrs	r2, r1
 8002dce:	629a      	str	r2, [r3, #40]	; 0x28
 8002dd0:	e028      	b.n	8002e24 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd8:	0c1b      	lsrs	r3, r3, #16
 8002dda:	68ba      	ldr	r2, [r7, #8]
 8002ddc:	4413      	add	r3, r2
 8002dde:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002de0:	2300      	movs	r3, #0
 8002de2:	73fb      	strb	r3, [r7, #15]
 8002de4:	e00d      	b.n	8002e02 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	7bfb      	ldrb	r3, [r7, #15]
 8002dec:	3340      	adds	r3, #64	; 0x40
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	0c1b      	lsrs	r3, r3, #16
 8002df6:	68ba      	ldr	r2, [r7, #8]
 8002df8:	4413      	add	r3, r2
 8002dfa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002dfc:	7bfb      	ldrb	r3, [r7, #15]
 8002dfe:	3301      	adds	r3, #1
 8002e00:	73fb      	strb	r3, [r7, #15]
 8002e02:	7bfa      	ldrb	r2, [r7, #15]
 8002e04:	78fb      	ldrb	r3, [r7, #3]
 8002e06:	3b01      	subs	r3, #1
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d3ec      	bcc.n	8002de6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002e0c:	883b      	ldrh	r3, [r7, #0]
 8002e0e:	0418      	lsls	r0, r3, #16
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6819      	ldr	r1, [r3, #0]
 8002e14:	78fb      	ldrb	r3, [r7, #3]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	68ba      	ldr	r2, [r7, #8]
 8002e1a:	4302      	orrs	r2, r0
 8002e1c:	3340      	adds	r3, #64	; 0x40
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	440b      	add	r3, r1
 8002e22:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3714      	adds	r7, #20
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b083      	sub	sp, #12
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
 8002e3a:	460b      	mov	r3, r1
 8002e3c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	887a      	ldrh	r2, [r7, #2]
 8002e44:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002e46:	2300      	movs	r3, #0
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002e60:	bf00      	nop
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e267      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d075      	beq.n	8002f76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e8a:	4b88      	ldr	r3, [pc, #544]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f003 030c 	and.w	r3, r3, #12
 8002e92:	2b04      	cmp	r3, #4
 8002e94:	d00c      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e96:	4b85      	ldr	r3, [pc, #532]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002e9e:	2b08      	cmp	r3, #8
 8002ea0:	d112      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ea2:	4b82      	ldr	r3, [pc, #520]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eaa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eae:	d10b      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb0:	4b7e      	ldr	r3, [pc, #504]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d05b      	beq.n	8002f74 <HAL_RCC_OscConfig+0x108>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d157      	bne.n	8002f74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e242      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ed0:	d106      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x74>
 8002ed2:	4b76      	ldr	r3, [pc, #472]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a75      	ldr	r2, [pc, #468]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002ed8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002edc:	6013      	str	r3, [r2, #0]
 8002ede:	e01d      	b.n	8002f1c <HAL_RCC_OscConfig+0xb0>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ee8:	d10c      	bne.n	8002f04 <HAL_RCC_OscConfig+0x98>
 8002eea:	4b70      	ldr	r3, [pc, #448]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a6f      	ldr	r2, [pc, #444]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002ef0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ef4:	6013      	str	r3, [r2, #0]
 8002ef6:	4b6d      	ldr	r3, [pc, #436]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a6c      	ldr	r2, [pc, #432]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002efc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f00:	6013      	str	r3, [r2, #0]
 8002f02:	e00b      	b.n	8002f1c <HAL_RCC_OscConfig+0xb0>
 8002f04:	4b69      	ldr	r3, [pc, #420]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a68      	ldr	r2, [pc, #416]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002f0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f0e:	6013      	str	r3, [r2, #0]
 8002f10:	4b66      	ldr	r3, [pc, #408]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a65      	ldr	r2, [pc, #404]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002f16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d013      	beq.n	8002f4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f24:	f7fd ff4a 	bl	8000dbc <HAL_GetTick>
 8002f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f2a:	e008      	b.n	8002f3e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f2c:	f7fd ff46 	bl	8000dbc <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b64      	cmp	r3, #100	; 0x64
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e207      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f3e:	4b5b      	ldr	r3, [pc, #364]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d0f0      	beq.n	8002f2c <HAL_RCC_OscConfig+0xc0>
 8002f4a:	e014      	b.n	8002f76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f4c:	f7fd ff36 	bl	8000dbc <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f54:	f7fd ff32 	bl	8000dbc <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b64      	cmp	r3, #100	; 0x64
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e1f3      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f66:	4b51      	ldr	r3, [pc, #324]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1f0      	bne.n	8002f54 <HAL_RCC_OscConfig+0xe8>
 8002f72:	e000      	b.n	8002f76 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d063      	beq.n	800304a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f82:	4b4a      	ldr	r3, [pc, #296]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	f003 030c 	and.w	r3, r3, #12
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00b      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f8e:	4b47      	ldr	r3, [pc, #284]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002f96:	2b08      	cmp	r3, #8
 8002f98:	d11c      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f9a:	4b44      	ldr	r3, [pc, #272]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d116      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fa6:	4b41      	ldr	r3, [pc, #260]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0302 	and.w	r3, r3, #2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d005      	beq.n	8002fbe <HAL_RCC_OscConfig+0x152>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d001      	beq.n	8002fbe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e1c7      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fbe:	4b3b      	ldr	r3, [pc, #236]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	00db      	lsls	r3, r3, #3
 8002fcc:	4937      	ldr	r1, [pc, #220]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fd2:	e03a      	b.n	800304a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d020      	beq.n	800301e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fdc:	4b34      	ldr	r3, [pc, #208]	; (80030b0 <HAL_RCC_OscConfig+0x244>)
 8002fde:	2201      	movs	r2, #1
 8002fe0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe2:	f7fd feeb 	bl	8000dbc <HAL_GetTick>
 8002fe6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fe8:	e008      	b.n	8002ffc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fea:	f7fd fee7 	bl	8000dbc <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d901      	bls.n	8002ffc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ff8:	2303      	movs	r3, #3
 8002ffa:	e1a8      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ffc:	4b2b      	ldr	r3, [pc, #172]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0302 	and.w	r3, r3, #2
 8003004:	2b00      	cmp	r3, #0
 8003006:	d0f0      	beq.n	8002fea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003008:	4b28      	ldr	r3, [pc, #160]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	00db      	lsls	r3, r3, #3
 8003016:	4925      	ldr	r1, [pc, #148]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8003018:	4313      	orrs	r3, r2
 800301a:	600b      	str	r3, [r1, #0]
 800301c:	e015      	b.n	800304a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800301e:	4b24      	ldr	r3, [pc, #144]	; (80030b0 <HAL_RCC_OscConfig+0x244>)
 8003020:	2200      	movs	r2, #0
 8003022:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003024:	f7fd feca 	bl	8000dbc <HAL_GetTick>
 8003028:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800302a:	e008      	b.n	800303e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800302c:	f7fd fec6 	bl	8000dbc <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b02      	cmp	r3, #2
 8003038:	d901      	bls.n	800303e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e187      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800303e:	4b1b      	ldr	r3, [pc, #108]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d1f0      	bne.n	800302c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0308 	and.w	r3, r3, #8
 8003052:	2b00      	cmp	r3, #0
 8003054:	d036      	beq.n	80030c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d016      	beq.n	800308c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800305e:	4b15      	ldr	r3, [pc, #84]	; (80030b4 <HAL_RCC_OscConfig+0x248>)
 8003060:	2201      	movs	r2, #1
 8003062:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003064:	f7fd feaa 	bl	8000dbc <HAL_GetTick>
 8003068:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800306a:	e008      	b.n	800307e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800306c:	f7fd fea6 	bl	8000dbc <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	2b02      	cmp	r3, #2
 8003078:	d901      	bls.n	800307e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800307a:	2303      	movs	r3, #3
 800307c:	e167      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800307e:	4b0b      	ldr	r3, [pc, #44]	; (80030ac <HAL_RCC_OscConfig+0x240>)
 8003080:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003082:	f003 0302 	and.w	r3, r3, #2
 8003086:	2b00      	cmp	r3, #0
 8003088:	d0f0      	beq.n	800306c <HAL_RCC_OscConfig+0x200>
 800308a:	e01b      	b.n	80030c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800308c:	4b09      	ldr	r3, [pc, #36]	; (80030b4 <HAL_RCC_OscConfig+0x248>)
 800308e:	2200      	movs	r2, #0
 8003090:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003092:	f7fd fe93 	bl	8000dbc <HAL_GetTick>
 8003096:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003098:	e00e      	b.n	80030b8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800309a:	f7fd fe8f 	bl	8000dbc <HAL_GetTick>
 800309e:	4602      	mov	r2, r0
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d907      	bls.n	80030b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e150      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
 80030ac:	40023800 	.word	0x40023800
 80030b0:	42470000 	.word	0x42470000
 80030b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b8:	4b88      	ldr	r3, [pc, #544]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 80030ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030bc:	f003 0302 	and.w	r3, r3, #2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1ea      	bne.n	800309a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0304 	and.w	r3, r3, #4
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	f000 8097 	beq.w	8003200 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030d2:	2300      	movs	r3, #0
 80030d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030d6:	4b81      	ldr	r3, [pc, #516]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 80030d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10f      	bne.n	8003102 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030e2:	2300      	movs	r3, #0
 80030e4:	60bb      	str	r3, [r7, #8]
 80030e6:	4b7d      	ldr	r3, [pc, #500]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	4a7c      	ldr	r2, [pc, #496]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 80030ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030f0:	6413      	str	r3, [r2, #64]	; 0x40
 80030f2:	4b7a      	ldr	r3, [pc, #488]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 80030f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030fa:	60bb      	str	r3, [r7, #8]
 80030fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030fe:	2301      	movs	r3, #1
 8003100:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003102:	4b77      	ldr	r3, [pc, #476]	; (80032e0 <HAL_RCC_OscConfig+0x474>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800310a:	2b00      	cmp	r3, #0
 800310c:	d118      	bne.n	8003140 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800310e:	4b74      	ldr	r3, [pc, #464]	; (80032e0 <HAL_RCC_OscConfig+0x474>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a73      	ldr	r2, [pc, #460]	; (80032e0 <HAL_RCC_OscConfig+0x474>)
 8003114:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003118:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800311a:	f7fd fe4f 	bl	8000dbc <HAL_GetTick>
 800311e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003120:	e008      	b.n	8003134 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003122:	f7fd fe4b 	bl	8000dbc <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d901      	bls.n	8003134 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e10c      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003134:	4b6a      	ldr	r3, [pc, #424]	; (80032e0 <HAL_RCC_OscConfig+0x474>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800313c:	2b00      	cmp	r3, #0
 800313e:	d0f0      	beq.n	8003122 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d106      	bne.n	8003156 <HAL_RCC_OscConfig+0x2ea>
 8003148:	4b64      	ldr	r3, [pc, #400]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 800314a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800314c:	4a63      	ldr	r2, [pc, #396]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 800314e:	f043 0301 	orr.w	r3, r3, #1
 8003152:	6713      	str	r3, [r2, #112]	; 0x70
 8003154:	e01c      	b.n	8003190 <HAL_RCC_OscConfig+0x324>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	2b05      	cmp	r3, #5
 800315c:	d10c      	bne.n	8003178 <HAL_RCC_OscConfig+0x30c>
 800315e:	4b5f      	ldr	r3, [pc, #380]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 8003160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003162:	4a5e      	ldr	r2, [pc, #376]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 8003164:	f043 0304 	orr.w	r3, r3, #4
 8003168:	6713      	str	r3, [r2, #112]	; 0x70
 800316a:	4b5c      	ldr	r3, [pc, #368]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 800316c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800316e:	4a5b      	ldr	r2, [pc, #364]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 8003170:	f043 0301 	orr.w	r3, r3, #1
 8003174:	6713      	str	r3, [r2, #112]	; 0x70
 8003176:	e00b      	b.n	8003190 <HAL_RCC_OscConfig+0x324>
 8003178:	4b58      	ldr	r3, [pc, #352]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 800317a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800317c:	4a57      	ldr	r2, [pc, #348]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 800317e:	f023 0301 	bic.w	r3, r3, #1
 8003182:	6713      	str	r3, [r2, #112]	; 0x70
 8003184:	4b55      	ldr	r3, [pc, #340]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 8003186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003188:	4a54      	ldr	r2, [pc, #336]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 800318a:	f023 0304 	bic.w	r3, r3, #4
 800318e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d015      	beq.n	80031c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003198:	f7fd fe10 	bl	8000dbc <HAL_GetTick>
 800319c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800319e:	e00a      	b.n	80031b6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031a0:	f7fd fe0c 	bl	8000dbc <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e0cb      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b6:	4b49      	ldr	r3, [pc, #292]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 80031b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ba:	f003 0302 	and.w	r3, r3, #2
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0ee      	beq.n	80031a0 <HAL_RCC_OscConfig+0x334>
 80031c2:	e014      	b.n	80031ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c4:	f7fd fdfa 	bl	8000dbc <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ca:	e00a      	b.n	80031e2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031cc:	f7fd fdf6 	bl	8000dbc <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031da:	4293      	cmp	r3, r2
 80031dc:	d901      	bls.n	80031e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e0b5      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031e2:	4b3e      	ldr	r3, [pc, #248]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 80031e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1ee      	bne.n	80031cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031ee:	7dfb      	ldrb	r3, [r7, #23]
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d105      	bne.n	8003200 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031f4:	4b39      	ldr	r3, [pc, #228]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 80031f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f8:	4a38      	ldr	r2, [pc, #224]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 80031fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	2b00      	cmp	r3, #0
 8003206:	f000 80a1 	beq.w	800334c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800320a:	4b34      	ldr	r3, [pc, #208]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f003 030c 	and.w	r3, r3, #12
 8003212:	2b08      	cmp	r3, #8
 8003214:	d05c      	beq.n	80032d0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	2b02      	cmp	r3, #2
 800321c:	d141      	bne.n	80032a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800321e:	4b31      	ldr	r3, [pc, #196]	; (80032e4 <HAL_RCC_OscConfig+0x478>)
 8003220:	2200      	movs	r2, #0
 8003222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003224:	f7fd fdca 	bl	8000dbc <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800322c:	f7fd fdc6 	bl	8000dbc <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b02      	cmp	r3, #2
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e087      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800323e:	4b27      	ldr	r3, [pc, #156]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1f0      	bne.n	800322c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	69da      	ldr	r2, [r3, #28]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	431a      	orrs	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003258:	019b      	lsls	r3, r3, #6
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003260:	085b      	lsrs	r3, r3, #1
 8003262:	3b01      	subs	r3, #1
 8003264:	041b      	lsls	r3, r3, #16
 8003266:	431a      	orrs	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326c:	061b      	lsls	r3, r3, #24
 800326e:	491b      	ldr	r1, [pc, #108]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 8003270:	4313      	orrs	r3, r2
 8003272:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003274:	4b1b      	ldr	r3, [pc, #108]	; (80032e4 <HAL_RCC_OscConfig+0x478>)
 8003276:	2201      	movs	r2, #1
 8003278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800327a:	f7fd fd9f 	bl	8000dbc <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003280:	e008      	b.n	8003294 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003282:	f7fd fd9b 	bl	8000dbc <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	2b02      	cmp	r3, #2
 800328e:	d901      	bls.n	8003294 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	e05c      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003294:	4b11      	ldr	r3, [pc, #68]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d0f0      	beq.n	8003282 <HAL_RCC_OscConfig+0x416>
 80032a0:	e054      	b.n	800334c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032a2:	4b10      	ldr	r3, [pc, #64]	; (80032e4 <HAL_RCC_OscConfig+0x478>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a8:	f7fd fd88 	bl	8000dbc <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032b0:	f7fd fd84 	bl	8000dbc <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e045      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032c2:	4b06      	ldr	r3, [pc, #24]	; (80032dc <HAL_RCC_OscConfig+0x470>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f0      	bne.n	80032b0 <HAL_RCC_OscConfig+0x444>
 80032ce:	e03d      	b.n	800334c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	699b      	ldr	r3, [r3, #24]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d107      	bne.n	80032e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e038      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
 80032dc:	40023800 	.word	0x40023800
 80032e0:	40007000 	.word	0x40007000
 80032e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032e8:	4b1b      	ldr	r3, [pc, #108]	; (8003358 <HAL_RCC_OscConfig+0x4ec>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d028      	beq.n	8003348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003300:	429a      	cmp	r2, r3
 8003302:	d121      	bne.n	8003348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800330e:	429a      	cmp	r2, r3
 8003310:	d11a      	bne.n	8003348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003318:	4013      	ands	r3, r2
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800331e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003320:	4293      	cmp	r3, r2
 8003322:	d111      	bne.n	8003348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800332e:	085b      	lsrs	r3, r3, #1
 8003330:	3b01      	subs	r3, #1
 8003332:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003334:	429a      	cmp	r2, r3
 8003336:	d107      	bne.n	8003348 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003342:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003344:	429a      	cmp	r2, r3
 8003346:	d001      	beq.n	800334c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e000      	b.n	800334e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3718      	adds	r7, #24
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	40023800 	.word	0x40023800

0800335c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d101      	bne.n	8003370 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e0cc      	b.n	800350a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003370:	4b68      	ldr	r3, [pc, #416]	; (8003514 <HAL_RCC_ClockConfig+0x1b8>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 030f 	and.w	r3, r3, #15
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	429a      	cmp	r2, r3
 800337c:	d90c      	bls.n	8003398 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800337e:	4b65      	ldr	r3, [pc, #404]	; (8003514 <HAL_RCC_ClockConfig+0x1b8>)
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	b2d2      	uxtb	r2, r2
 8003384:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003386:	4b63      	ldr	r3, [pc, #396]	; (8003514 <HAL_RCC_ClockConfig+0x1b8>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	429a      	cmp	r2, r3
 8003392:	d001      	beq.n	8003398 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e0b8      	b.n	800350a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d020      	beq.n	80033e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0304 	and.w	r3, r3, #4
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d005      	beq.n	80033bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033b0:	4b59      	ldr	r3, [pc, #356]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	4a58      	ldr	r2, [pc, #352]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80033b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0308 	and.w	r3, r3, #8
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d005      	beq.n	80033d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033c8:	4b53      	ldr	r3, [pc, #332]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	4a52      	ldr	r2, [pc, #328]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80033ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d4:	4b50      	ldr	r3, [pc, #320]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	494d      	ldr	r1, [pc, #308]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0301 	and.w	r3, r3, #1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d044      	beq.n	800347c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d107      	bne.n	800340a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033fa:	4b47      	ldr	r3, [pc, #284]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d119      	bne.n	800343a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e07f      	b.n	800350a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	2b02      	cmp	r3, #2
 8003410:	d003      	beq.n	800341a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003416:	2b03      	cmp	r3, #3
 8003418:	d107      	bne.n	800342a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800341a:	4b3f      	ldr	r3, [pc, #252]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d109      	bne.n	800343a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	e06f      	b.n	800350a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800342a:	4b3b      	ldr	r3, [pc, #236]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b00      	cmp	r3, #0
 8003434:	d101      	bne.n	800343a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e067      	b.n	800350a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800343a:	4b37      	ldr	r3, [pc, #220]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f023 0203 	bic.w	r2, r3, #3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	4934      	ldr	r1, [pc, #208]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 8003448:	4313      	orrs	r3, r2
 800344a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800344c:	f7fd fcb6 	bl	8000dbc <HAL_GetTick>
 8003450:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003452:	e00a      	b.n	800346a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003454:	f7fd fcb2 	bl	8000dbc <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003462:	4293      	cmp	r3, r2
 8003464:	d901      	bls.n	800346a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e04f      	b.n	800350a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800346a:	4b2b      	ldr	r3, [pc, #172]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	f003 020c 	and.w	r2, r3, #12
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	429a      	cmp	r2, r3
 800347a:	d1eb      	bne.n	8003454 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800347c:	4b25      	ldr	r3, [pc, #148]	; (8003514 <HAL_RCC_ClockConfig+0x1b8>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 030f 	and.w	r3, r3, #15
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	429a      	cmp	r2, r3
 8003488:	d20c      	bcs.n	80034a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800348a:	4b22      	ldr	r3, [pc, #136]	; (8003514 <HAL_RCC_ClockConfig+0x1b8>)
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	b2d2      	uxtb	r2, r2
 8003490:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003492:	4b20      	ldr	r3, [pc, #128]	; (8003514 <HAL_RCC_ClockConfig+0x1b8>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 030f 	and.w	r3, r3, #15
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	429a      	cmp	r2, r3
 800349e:	d001      	beq.n	80034a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e032      	b.n	800350a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0304 	and.w	r3, r3, #4
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d008      	beq.n	80034c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034b0:	4b19      	ldr	r3, [pc, #100]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	4916      	ldr	r1, [pc, #88]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0308 	and.w	r3, r3, #8
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d009      	beq.n	80034e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034ce:	4b12      	ldr	r3, [pc, #72]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	691b      	ldr	r3, [r3, #16]
 80034da:	00db      	lsls	r3, r3, #3
 80034dc:	490e      	ldr	r1, [pc, #56]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034e2:	f000 f821 	bl	8003528 <HAL_RCC_GetSysClockFreq>
 80034e6:	4602      	mov	r2, r0
 80034e8:	4b0b      	ldr	r3, [pc, #44]	; (8003518 <HAL_RCC_ClockConfig+0x1bc>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	091b      	lsrs	r3, r3, #4
 80034ee:	f003 030f 	and.w	r3, r3, #15
 80034f2:	490a      	ldr	r1, [pc, #40]	; (800351c <HAL_RCC_ClockConfig+0x1c0>)
 80034f4:	5ccb      	ldrb	r3, [r1, r3]
 80034f6:	fa22 f303 	lsr.w	r3, r2, r3
 80034fa:	4a09      	ldr	r2, [pc, #36]	; (8003520 <HAL_RCC_ClockConfig+0x1c4>)
 80034fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80034fe:	4b09      	ldr	r3, [pc, #36]	; (8003524 <HAL_RCC_ClockConfig+0x1c8>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4618      	mov	r0, r3
 8003504:	f7fd fad0 	bl	8000aa8 <HAL_InitTick>

  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3710      	adds	r7, #16
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	40023c00 	.word	0x40023c00
 8003518:	40023800 	.word	0x40023800
 800351c:	0800b2f8 	.word	0x0800b2f8
 8003520:	20000000 	.word	0x20000000
 8003524:	20000004 	.word	0x20000004

08003528 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003528:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800352c:	b090      	sub	sp, #64	; 0x40
 800352e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	637b      	str	r3, [r7, #52]	; 0x34
 8003534:	2300      	movs	r3, #0
 8003536:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003538:	2300      	movs	r3, #0
 800353a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800353c:	2300      	movs	r3, #0
 800353e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003540:	4b59      	ldr	r3, [pc, #356]	; (80036a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f003 030c 	and.w	r3, r3, #12
 8003548:	2b08      	cmp	r3, #8
 800354a:	d00d      	beq.n	8003568 <HAL_RCC_GetSysClockFreq+0x40>
 800354c:	2b08      	cmp	r3, #8
 800354e:	f200 80a1 	bhi.w	8003694 <HAL_RCC_GetSysClockFreq+0x16c>
 8003552:	2b00      	cmp	r3, #0
 8003554:	d002      	beq.n	800355c <HAL_RCC_GetSysClockFreq+0x34>
 8003556:	2b04      	cmp	r3, #4
 8003558:	d003      	beq.n	8003562 <HAL_RCC_GetSysClockFreq+0x3a>
 800355a:	e09b      	b.n	8003694 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800355c:	4b53      	ldr	r3, [pc, #332]	; (80036ac <HAL_RCC_GetSysClockFreq+0x184>)
 800355e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003560:	e09b      	b.n	800369a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003562:	4b53      	ldr	r3, [pc, #332]	; (80036b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003564:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003566:	e098      	b.n	800369a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003568:	4b4f      	ldr	r3, [pc, #316]	; (80036a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003570:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003572:	4b4d      	ldr	r3, [pc, #308]	; (80036a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d028      	beq.n	80035d0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800357e:	4b4a      	ldr	r3, [pc, #296]	; (80036a8 <HAL_RCC_GetSysClockFreq+0x180>)
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	099b      	lsrs	r3, r3, #6
 8003584:	2200      	movs	r2, #0
 8003586:	623b      	str	r3, [r7, #32]
 8003588:	627a      	str	r2, [r7, #36]	; 0x24
 800358a:	6a3b      	ldr	r3, [r7, #32]
 800358c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003590:	2100      	movs	r1, #0
 8003592:	4b47      	ldr	r3, [pc, #284]	; (80036b0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003594:	fb03 f201 	mul.w	r2, r3, r1
 8003598:	2300      	movs	r3, #0
 800359a:	fb00 f303 	mul.w	r3, r0, r3
 800359e:	4413      	add	r3, r2
 80035a0:	4a43      	ldr	r2, [pc, #268]	; (80036b0 <HAL_RCC_GetSysClockFreq+0x188>)
 80035a2:	fba0 1202 	umull	r1, r2, r0, r2
 80035a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80035a8:	460a      	mov	r2, r1
 80035aa:	62ba      	str	r2, [r7, #40]	; 0x28
 80035ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035ae:	4413      	add	r3, r2
 80035b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035b4:	2200      	movs	r2, #0
 80035b6:	61bb      	str	r3, [r7, #24]
 80035b8:	61fa      	str	r2, [r7, #28]
 80035ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035be:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80035c2:	f7fc fe15 	bl	80001f0 <__aeabi_uldivmod>
 80035c6:	4602      	mov	r2, r0
 80035c8:	460b      	mov	r3, r1
 80035ca:	4613      	mov	r3, r2
 80035cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035ce:	e053      	b.n	8003678 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035d0:	4b35      	ldr	r3, [pc, #212]	; (80036a8 <HAL_RCC_GetSysClockFreq+0x180>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	099b      	lsrs	r3, r3, #6
 80035d6:	2200      	movs	r2, #0
 80035d8:	613b      	str	r3, [r7, #16]
 80035da:	617a      	str	r2, [r7, #20]
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80035e2:	f04f 0b00 	mov.w	fp, #0
 80035e6:	4652      	mov	r2, sl
 80035e8:	465b      	mov	r3, fp
 80035ea:	f04f 0000 	mov.w	r0, #0
 80035ee:	f04f 0100 	mov.w	r1, #0
 80035f2:	0159      	lsls	r1, r3, #5
 80035f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035f8:	0150      	lsls	r0, r2, #5
 80035fa:	4602      	mov	r2, r0
 80035fc:	460b      	mov	r3, r1
 80035fe:	ebb2 080a 	subs.w	r8, r2, sl
 8003602:	eb63 090b 	sbc.w	r9, r3, fp
 8003606:	f04f 0200 	mov.w	r2, #0
 800360a:	f04f 0300 	mov.w	r3, #0
 800360e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003612:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003616:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800361a:	ebb2 0408 	subs.w	r4, r2, r8
 800361e:	eb63 0509 	sbc.w	r5, r3, r9
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	f04f 0300 	mov.w	r3, #0
 800362a:	00eb      	lsls	r3, r5, #3
 800362c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003630:	00e2      	lsls	r2, r4, #3
 8003632:	4614      	mov	r4, r2
 8003634:	461d      	mov	r5, r3
 8003636:	eb14 030a 	adds.w	r3, r4, sl
 800363a:	603b      	str	r3, [r7, #0]
 800363c:	eb45 030b 	adc.w	r3, r5, fp
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	f04f 0300 	mov.w	r3, #0
 800364a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800364e:	4629      	mov	r1, r5
 8003650:	028b      	lsls	r3, r1, #10
 8003652:	4621      	mov	r1, r4
 8003654:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003658:	4621      	mov	r1, r4
 800365a:	028a      	lsls	r2, r1, #10
 800365c:	4610      	mov	r0, r2
 800365e:	4619      	mov	r1, r3
 8003660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003662:	2200      	movs	r2, #0
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	60fa      	str	r2, [r7, #12]
 8003668:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800366c:	f7fc fdc0 	bl	80001f0 <__aeabi_uldivmod>
 8003670:	4602      	mov	r2, r0
 8003672:	460b      	mov	r3, r1
 8003674:	4613      	mov	r3, r2
 8003676:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003678:	4b0b      	ldr	r3, [pc, #44]	; (80036a8 <HAL_RCC_GetSysClockFreq+0x180>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	0c1b      	lsrs	r3, r3, #16
 800367e:	f003 0303 	and.w	r3, r3, #3
 8003682:	3301      	adds	r3, #1
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003688:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800368a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800368c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003690:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003692:	e002      	b.n	800369a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003694:	4b05      	ldr	r3, [pc, #20]	; (80036ac <HAL_RCC_GetSysClockFreq+0x184>)
 8003696:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003698:	bf00      	nop
    }
  }
  return sysclockfreq;
 800369a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800369c:	4618      	mov	r0, r3
 800369e:	3740      	adds	r7, #64	; 0x40
 80036a0:	46bd      	mov	sp, r7
 80036a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036a6:	bf00      	nop
 80036a8:	40023800 	.word	0x40023800
 80036ac:	00f42400 	.word	0x00f42400
 80036b0:	00b71b00 	.word	0x00b71b00

080036b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036b8:	4b03      	ldr	r3, [pc, #12]	; (80036c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80036ba:	681b      	ldr	r3, [r3, #0]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	20000000 	.word	0x20000000

080036cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80036d0:	f7ff fff0 	bl	80036b4 <HAL_RCC_GetHCLKFreq>
 80036d4:	4602      	mov	r2, r0
 80036d6:	4b05      	ldr	r3, [pc, #20]	; (80036ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	0a9b      	lsrs	r3, r3, #10
 80036dc:	f003 0307 	and.w	r3, r3, #7
 80036e0:	4903      	ldr	r1, [pc, #12]	; (80036f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036e2:	5ccb      	ldrb	r3, [r1, r3]
 80036e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	40023800 	.word	0x40023800
 80036f0:	0800b308 	.word	0x0800b308

080036f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80036f8:	f7ff ffdc 	bl	80036b4 <HAL_RCC_GetHCLKFreq>
 80036fc:	4602      	mov	r2, r0
 80036fe:	4b05      	ldr	r3, [pc, #20]	; (8003714 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	0b5b      	lsrs	r3, r3, #13
 8003704:	f003 0307 	and.w	r3, r3, #7
 8003708:	4903      	ldr	r1, [pc, #12]	; (8003718 <HAL_RCC_GetPCLK2Freq+0x24>)
 800370a:	5ccb      	ldrb	r3, [r1, r3]
 800370c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003710:	4618      	mov	r0, r3
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40023800 	.word	0x40023800
 8003718:	0800b308 	.word	0x0800b308

0800371c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	220f      	movs	r2, #15
 800372a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800372c:	4b12      	ldr	r3, [pc, #72]	; (8003778 <HAL_RCC_GetClockConfig+0x5c>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f003 0203 	and.w	r2, r3, #3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003738:	4b0f      	ldr	r3, [pc, #60]	; (8003778 <HAL_RCC_GetClockConfig+0x5c>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003744:	4b0c      	ldr	r3, [pc, #48]	; (8003778 <HAL_RCC_GetClockConfig+0x5c>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003750:	4b09      	ldr	r3, [pc, #36]	; (8003778 <HAL_RCC_GetClockConfig+0x5c>)
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	08db      	lsrs	r3, r3, #3
 8003756:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800375e:	4b07      	ldr	r3, [pc, #28]	; (800377c <HAL_RCC_GetClockConfig+0x60>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 020f 	and.w	r2, r3, #15
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	601a      	str	r2, [r3, #0]
}
 800376a:	bf00      	nop
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	40023800 	.word	0x40023800
 800377c:	40023c00 	.word	0x40023c00

08003780 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d101      	bne.n	8003792 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e07b      	b.n	800388a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003796:	2b00      	cmp	r3, #0
 8003798:	d108      	bne.n	80037ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037a2:	d009      	beq.n	80037b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	61da      	str	r2, [r3, #28]
 80037aa:	e005      	b.n	80037b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d106      	bne.n	80037d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7fd f8f4 	bl	80009c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003800:	431a      	orrs	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800380a:	431a      	orrs	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	f003 0302 	and.w	r3, r3, #2
 8003814:	431a      	orrs	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003828:	431a      	orrs	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003832:	431a      	orrs	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800383c:	ea42 0103 	orr.w	r1, r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003844:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	430a      	orrs	r2, r1
 800384e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	699b      	ldr	r3, [r3, #24]
 8003854:	0c1b      	lsrs	r3, r3, #16
 8003856:	f003 0104 	and.w	r1, r3, #4
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800385e:	f003 0210 	and.w	r2, r3, #16
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	69da      	ldr	r2, [r3, #28]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003878:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003892:	b580      	push	{r7, lr}
 8003894:	b082      	sub	sp, #8
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d101      	bne.n	80038a4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e041      	b.n	8003928 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d106      	bne.n	80038be <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f000 f839 	bl	8003930 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2202      	movs	r2, #2
 80038c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	3304      	adds	r3, #4
 80038ce:	4619      	mov	r1, r3
 80038d0:	4610      	mov	r0, r2
 80038d2:	f000 f9bf 	bl	8003c54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003944:	b480      	push	{r7}
 8003946:	b085      	sub	sp, #20
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003952:	b2db      	uxtb	r3, r3
 8003954:	2b01      	cmp	r3, #1
 8003956:	d001      	beq.n	800395c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e04e      	b.n	80039fa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2202      	movs	r2, #2
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	68da      	ldr	r2, [r3, #12]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 0201 	orr.w	r2, r2, #1
 8003972:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a23      	ldr	r2, [pc, #140]	; (8003a08 <HAL_TIM_Base_Start_IT+0xc4>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d022      	beq.n	80039c4 <HAL_TIM_Base_Start_IT+0x80>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003986:	d01d      	beq.n	80039c4 <HAL_TIM_Base_Start_IT+0x80>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a1f      	ldr	r2, [pc, #124]	; (8003a0c <HAL_TIM_Base_Start_IT+0xc8>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d018      	beq.n	80039c4 <HAL_TIM_Base_Start_IT+0x80>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a1e      	ldr	r2, [pc, #120]	; (8003a10 <HAL_TIM_Base_Start_IT+0xcc>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d013      	beq.n	80039c4 <HAL_TIM_Base_Start_IT+0x80>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a1c      	ldr	r2, [pc, #112]	; (8003a14 <HAL_TIM_Base_Start_IT+0xd0>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d00e      	beq.n	80039c4 <HAL_TIM_Base_Start_IT+0x80>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a1b      	ldr	r2, [pc, #108]	; (8003a18 <HAL_TIM_Base_Start_IT+0xd4>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d009      	beq.n	80039c4 <HAL_TIM_Base_Start_IT+0x80>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a19      	ldr	r2, [pc, #100]	; (8003a1c <HAL_TIM_Base_Start_IT+0xd8>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d004      	beq.n	80039c4 <HAL_TIM_Base_Start_IT+0x80>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a18      	ldr	r2, [pc, #96]	; (8003a20 <HAL_TIM_Base_Start_IT+0xdc>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d111      	bne.n	80039e8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f003 0307 	and.w	r3, r3, #7
 80039ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2b06      	cmp	r3, #6
 80039d4:	d010      	beq.n	80039f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f042 0201 	orr.w	r2, r2, #1
 80039e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e6:	e007      	b.n	80039f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0201 	orr.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3714      	adds	r7, #20
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	40010000 	.word	0x40010000
 8003a0c:	40000400 	.word	0x40000400
 8003a10:	40000800 	.word	0x40000800
 8003a14:	40000c00 	.word	0x40000c00
 8003a18:	40010400 	.word	0x40010400
 8003a1c:	40014000 	.word	0x40014000
 8003a20:	40001800 	.word	0x40001800

08003a24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	f003 0302 	and.w	r3, r3, #2
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d020      	beq.n	8003a88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d01b      	beq.n	8003a88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f06f 0202 	mvn.w	r2, #2
 8003a58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	f003 0303 	and.w	r3, r3, #3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f000 f8d2 	bl	8003c18 <HAL_TIM_IC_CaptureCallback>
 8003a74:	e005      	b.n	8003a82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f8c4 	bl	8003c04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f000 f8d5 	bl	8003c2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	f003 0304 	and.w	r3, r3, #4
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d020      	beq.n	8003ad4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f003 0304 	and.w	r3, r3, #4
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d01b      	beq.n	8003ad4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f06f 0204 	mvn.w	r2, #4
 8003aa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2202      	movs	r2, #2
 8003aaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d003      	beq.n	8003ac2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 f8ac 	bl	8003c18 <HAL_TIM_IC_CaptureCallback>
 8003ac0:	e005      	b.n	8003ace <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 f89e 	bl	8003c04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f000 f8af 	bl	8003c2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d020      	beq.n	8003b20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f003 0308 	and.w	r3, r3, #8
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d01b      	beq.n	8003b20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f06f 0208 	mvn.w	r2, #8
 8003af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2204      	movs	r2, #4
 8003af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	f003 0303 	and.w	r3, r3, #3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d003      	beq.n	8003b0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f886 	bl	8003c18 <HAL_TIM_IC_CaptureCallback>
 8003b0c:	e005      	b.n	8003b1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f878 	bl	8003c04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f889 	bl	8003c2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	f003 0310 	and.w	r3, r3, #16
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d020      	beq.n	8003b6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f003 0310 	and.w	r3, r3, #16
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d01b      	beq.n	8003b6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f06f 0210 	mvn.w	r2, #16
 8003b3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2208      	movs	r2, #8
 8003b42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d003      	beq.n	8003b5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f000 f860 	bl	8003c18 <HAL_TIM_IC_CaptureCallback>
 8003b58:	e005      	b.n	8003b66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f852 	bl	8003c04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 f863 	bl	8003c2c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00c      	beq.n	8003b90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f003 0301 	and.w	r3, r3, #1
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d007      	beq.n	8003b90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f06f 0201 	mvn.w	r2, #1
 8003b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7fc fec0 	bl	8000910 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00c      	beq.n	8003bb4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d007      	beq.n	8003bb4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f000 f906 	bl	8003dc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00c      	beq.n	8003bd8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d007      	beq.n	8003bd8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 f834 	bl	8003c40 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f003 0320 	and.w	r3, r3, #32
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00c      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d007      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f06f 0220 	mvn.w	r2, #32
 8003bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 f8d8 	bl	8003dac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003bfc:	bf00      	nop
 8003bfe:	3710      	adds	r7, #16
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr

08003c54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b085      	sub	sp, #20
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a46      	ldr	r2, [pc, #280]	; (8003d80 <TIM_Base_SetConfig+0x12c>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d013      	beq.n	8003c94 <TIM_Base_SetConfig+0x40>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c72:	d00f      	beq.n	8003c94 <TIM_Base_SetConfig+0x40>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a43      	ldr	r2, [pc, #268]	; (8003d84 <TIM_Base_SetConfig+0x130>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d00b      	beq.n	8003c94 <TIM_Base_SetConfig+0x40>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a42      	ldr	r2, [pc, #264]	; (8003d88 <TIM_Base_SetConfig+0x134>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d007      	beq.n	8003c94 <TIM_Base_SetConfig+0x40>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a41      	ldr	r2, [pc, #260]	; (8003d8c <TIM_Base_SetConfig+0x138>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d003      	beq.n	8003c94 <TIM_Base_SetConfig+0x40>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a40      	ldr	r2, [pc, #256]	; (8003d90 <TIM_Base_SetConfig+0x13c>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d108      	bne.n	8003ca6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a35      	ldr	r2, [pc, #212]	; (8003d80 <TIM_Base_SetConfig+0x12c>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d02b      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cb4:	d027      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a32      	ldr	r2, [pc, #200]	; (8003d84 <TIM_Base_SetConfig+0x130>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d023      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a31      	ldr	r2, [pc, #196]	; (8003d88 <TIM_Base_SetConfig+0x134>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d01f      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a30      	ldr	r2, [pc, #192]	; (8003d8c <TIM_Base_SetConfig+0x138>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d01b      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a2f      	ldr	r2, [pc, #188]	; (8003d90 <TIM_Base_SetConfig+0x13c>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d017      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a2e      	ldr	r2, [pc, #184]	; (8003d94 <TIM_Base_SetConfig+0x140>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d013      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a2d      	ldr	r2, [pc, #180]	; (8003d98 <TIM_Base_SetConfig+0x144>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d00f      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a2c      	ldr	r2, [pc, #176]	; (8003d9c <TIM_Base_SetConfig+0x148>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d00b      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a2b      	ldr	r2, [pc, #172]	; (8003da0 <TIM_Base_SetConfig+0x14c>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d007      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a2a      	ldr	r2, [pc, #168]	; (8003da4 <TIM_Base_SetConfig+0x150>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d003      	beq.n	8003d06 <TIM_Base_SetConfig+0xb2>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a29      	ldr	r2, [pc, #164]	; (8003da8 <TIM_Base_SetConfig+0x154>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d108      	bne.n	8003d18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	68fa      	ldr	r2, [r7, #12]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a10      	ldr	r2, [pc, #64]	; (8003d80 <TIM_Base_SetConfig+0x12c>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d003      	beq.n	8003d4c <TIM_Base_SetConfig+0xf8>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a12      	ldr	r2, [pc, #72]	; (8003d90 <TIM_Base_SetConfig+0x13c>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d103      	bne.n	8003d54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	691a      	ldr	r2, [r3, #16]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2201      	movs	r2, #1
 8003d58:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d105      	bne.n	8003d72 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	f023 0201 	bic.w	r2, r3, #1
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	611a      	str	r2, [r3, #16]
  }
}
 8003d72:	bf00      	nop
 8003d74:	3714      	adds	r7, #20
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	40010000 	.word	0x40010000
 8003d84:	40000400 	.word	0x40000400
 8003d88:	40000800 	.word	0x40000800
 8003d8c:	40000c00 	.word	0x40000c00
 8003d90:	40010400 	.word	0x40010400
 8003d94:	40014000 	.word	0x40014000
 8003d98:	40014400 	.word	0x40014400
 8003d9c:	40014800 	.word	0x40014800
 8003da0:	40001800 	.word	0x40001800
 8003da4:	40001c00 	.word	0x40001c00
 8003da8:	40002000 	.word	0x40002000

08003dac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003db4:	bf00      	nop
 8003db6:	370c      	adds	r7, #12
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003dc8:	bf00      	nop
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr

08003dd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e042      	b.n	8003e6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d106      	bne.n	8003e00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f7fc ff36 	bl	8000c6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2224      	movs	r2, #36	; 0x24
 8003e04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68da      	ldr	r2, [r3, #12]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f000 f82b 	bl	8003e74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	691a      	ldr	r2, [r3, #16]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	695a      	ldr	r2, [r3, #20]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68da      	ldr	r2, [r3, #12]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2200      	movs	r2, #0
 8003e52:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2220      	movs	r2, #32
 8003e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2220      	movs	r2, #32
 8003e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3708      	adds	r7, #8
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e78:	b0c0      	sub	sp, #256	; 0x100
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e90:	68d9      	ldr	r1, [r3, #12]
 8003e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	ea40 0301 	orr.w	r3, r0, r1
 8003e9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea2:	689a      	ldr	r2, [r3, #8]
 8003ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	431a      	orrs	r2, r3
 8003eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb8:	69db      	ldr	r3, [r3, #28]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003ecc:	f021 010c 	bic.w	r1, r1, #12
 8003ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003eda:	430b      	orrs	r3, r1
 8003edc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eee:	6999      	ldr	r1, [r3, #24]
 8003ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	ea40 0301 	orr.w	r3, r0, r1
 8003efa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	4b8f      	ldr	r3, [pc, #572]	; (8004140 <UART_SetConfig+0x2cc>)
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d005      	beq.n	8003f14 <UART_SetConfig+0xa0>
 8003f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	4b8d      	ldr	r3, [pc, #564]	; (8004144 <UART_SetConfig+0x2d0>)
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d104      	bne.n	8003f1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f14:	f7ff fbee 	bl	80036f4 <HAL_RCC_GetPCLK2Freq>
 8003f18:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003f1c:	e003      	b.n	8003f26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f1e:	f7ff fbd5 	bl	80036cc <HAL_RCC_GetPCLK1Freq>
 8003f22:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f2a:	69db      	ldr	r3, [r3, #28]
 8003f2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f30:	f040 810c 	bne.w	800414c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003f3e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003f42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003f46:	4622      	mov	r2, r4
 8003f48:	462b      	mov	r3, r5
 8003f4a:	1891      	adds	r1, r2, r2
 8003f4c:	65b9      	str	r1, [r7, #88]	; 0x58
 8003f4e:	415b      	adcs	r3, r3
 8003f50:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003f56:	4621      	mov	r1, r4
 8003f58:	eb12 0801 	adds.w	r8, r2, r1
 8003f5c:	4629      	mov	r1, r5
 8003f5e:	eb43 0901 	adc.w	r9, r3, r1
 8003f62:	f04f 0200 	mov.w	r2, #0
 8003f66:	f04f 0300 	mov.w	r3, #0
 8003f6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f76:	4690      	mov	r8, r2
 8003f78:	4699      	mov	r9, r3
 8003f7a:	4623      	mov	r3, r4
 8003f7c:	eb18 0303 	adds.w	r3, r8, r3
 8003f80:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f84:	462b      	mov	r3, r5
 8003f86:	eb49 0303 	adc.w	r3, r9, r3
 8003f8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f9a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	18db      	adds	r3, r3, r3
 8003fa6:	653b      	str	r3, [r7, #80]	; 0x50
 8003fa8:	4613      	mov	r3, r2
 8003faa:	eb42 0303 	adc.w	r3, r2, r3
 8003fae:	657b      	str	r3, [r7, #84]	; 0x54
 8003fb0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003fb4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003fb8:	f7fc f91a 	bl	80001f0 <__aeabi_uldivmod>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	460b      	mov	r3, r1
 8003fc0:	4b61      	ldr	r3, [pc, #388]	; (8004148 <UART_SetConfig+0x2d4>)
 8003fc2:	fba3 2302 	umull	r2, r3, r3, r2
 8003fc6:	095b      	lsrs	r3, r3, #5
 8003fc8:	011c      	lsls	r4, r3, #4
 8003fca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003fd4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003fd8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003fdc:	4642      	mov	r2, r8
 8003fde:	464b      	mov	r3, r9
 8003fe0:	1891      	adds	r1, r2, r2
 8003fe2:	64b9      	str	r1, [r7, #72]	; 0x48
 8003fe4:	415b      	adcs	r3, r3
 8003fe6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fe8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003fec:	4641      	mov	r1, r8
 8003fee:	eb12 0a01 	adds.w	sl, r2, r1
 8003ff2:	4649      	mov	r1, r9
 8003ff4:	eb43 0b01 	adc.w	fp, r3, r1
 8003ff8:	f04f 0200 	mov.w	r2, #0
 8003ffc:	f04f 0300 	mov.w	r3, #0
 8004000:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004004:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004008:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800400c:	4692      	mov	sl, r2
 800400e:	469b      	mov	fp, r3
 8004010:	4643      	mov	r3, r8
 8004012:	eb1a 0303 	adds.w	r3, sl, r3
 8004016:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800401a:	464b      	mov	r3, r9
 800401c:	eb4b 0303 	adc.w	r3, fp, r3
 8004020:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004030:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004034:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004038:	460b      	mov	r3, r1
 800403a:	18db      	adds	r3, r3, r3
 800403c:	643b      	str	r3, [r7, #64]	; 0x40
 800403e:	4613      	mov	r3, r2
 8004040:	eb42 0303 	adc.w	r3, r2, r3
 8004044:	647b      	str	r3, [r7, #68]	; 0x44
 8004046:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800404a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800404e:	f7fc f8cf 	bl	80001f0 <__aeabi_uldivmod>
 8004052:	4602      	mov	r2, r0
 8004054:	460b      	mov	r3, r1
 8004056:	4611      	mov	r1, r2
 8004058:	4b3b      	ldr	r3, [pc, #236]	; (8004148 <UART_SetConfig+0x2d4>)
 800405a:	fba3 2301 	umull	r2, r3, r3, r1
 800405e:	095b      	lsrs	r3, r3, #5
 8004060:	2264      	movs	r2, #100	; 0x64
 8004062:	fb02 f303 	mul.w	r3, r2, r3
 8004066:	1acb      	subs	r3, r1, r3
 8004068:	00db      	lsls	r3, r3, #3
 800406a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800406e:	4b36      	ldr	r3, [pc, #216]	; (8004148 <UART_SetConfig+0x2d4>)
 8004070:	fba3 2302 	umull	r2, r3, r3, r2
 8004074:	095b      	lsrs	r3, r3, #5
 8004076:	005b      	lsls	r3, r3, #1
 8004078:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800407c:	441c      	add	r4, r3
 800407e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004082:	2200      	movs	r2, #0
 8004084:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004088:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800408c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004090:	4642      	mov	r2, r8
 8004092:	464b      	mov	r3, r9
 8004094:	1891      	adds	r1, r2, r2
 8004096:	63b9      	str	r1, [r7, #56]	; 0x38
 8004098:	415b      	adcs	r3, r3
 800409a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800409c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80040a0:	4641      	mov	r1, r8
 80040a2:	1851      	adds	r1, r2, r1
 80040a4:	6339      	str	r1, [r7, #48]	; 0x30
 80040a6:	4649      	mov	r1, r9
 80040a8:	414b      	adcs	r3, r1
 80040aa:	637b      	str	r3, [r7, #52]	; 0x34
 80040ac:	f04f 0200 	mov.w	r2, #0
 80040b0:	f04f 0300 	mov.w	r3, #0
 80040b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80040b8:	4659      	mov	r1, fp
 80040ba:	00cb      	lsls	r3, r1, #3
 80040bc:	4651      	mov	r1, sl
 80040be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040c2:	4651      	mov	r1, sl
 80040c4:	00ca      	lsls	r2, r1, #3
 80040c6:	4610      	mov	r0, r2
 80040c8:	4619      	mov	r1, r3
 80040ca:	4603      	mov	r3, r0
 80040cc:	4642      	mov	r2, r8
 80040ce:	189b      	adds	r3, r3, r2
 80040d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80040d4:	464b      	mov	r3, r9
 80040d6:	460a      	mov	r2, r1
 80040d8:	eb42 0303 	adc.w	r3, r2, r3
 80040dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80040e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80040ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80040f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80040f4:	460b      	mov	r3, r1
 80040f6:	18db      	adds	r3, r3, r3
 80040f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80040fa:	4613      	mov	r3, r2
 80040fc:	eb42 0303 	adc.w	r3, r2, r3
 8004100:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004102:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004106:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800410a:	f7fc f871 	bl	80001f0 <__aeabi_uldivmod>
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	4b0d      	ldr	r3, [pc, #52]	; (8004148 <UART_SetConfig+0x2d4>)
 8004114:	fba3 1302 	umull	r1, r3, r3, r2
 8004118:	095b      	lsrs	r3, r3, #5
 800411a:	2164      	movs	r1, #100	; 0x64
 800411c:	fb01 f303 	mul.w	r3, r1, r3
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	3332      	adds	r3, #50	; 0x32
 8004126:	4a08      	ldr	r2, [pc, #32]	; (8004148 <UART_SetConfig+0x2d4>)
 8004128:	fba2 2303 	umull	r2, r3, r2, r3
 800412c:	095b      	lsrs	r3, r3, #5
 800412e:	f003 0207 	and.w	r2, r3, #7
 8004132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4422      	add	r2, r4
 800413a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800413c:	e106      	b.n	800434c <UART_SetConfig+0x4d8>
 800413e:	bf00      	nop
 8004140:	40011000 	.word	0x40011000
 8004144:	40011400 	.word	0x40011400
 8004148:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800414c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004150:	2200      	movs	r2, #0
 8004152:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004156:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800415a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800415e:	4642      	mov	r2, r8
 8004160:	464b      	mov	r3, r9
 8004162:	1891      	adds	r1, r2, r2
 8004164:	6239      	str	r1, [r7, #32]
 8004166:	415b      	adcs	r3, r3
 8004168:	627b      	str	r3, [r7, #36]	; 0x24
 800416a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800416e:	4641      	mov	r1, r8
 8004170:	1854      	adds	r4, r2, r1
 8004172:	4649      	mov	r1, r9
 8004174:	eb43 0501 	adc.w	r5, r3, r1
 8004178:	f04f 0200 	mov.w	r2, #0
 800417c:	f04f 0300 	mov.w	r3, #0
 8004180:	00eb      	lsls	r3, r5, #3
 8004182:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004186:	00e2      	lsls	r2, r4, #3
 8004188:	4614      	mov	r4, r2
 800418a:	461d      	mov	r5, r3
 800418c:	4643      	mov	r3, r8
 800418e:	18e3      	adds	r3, r4, r3
 8004190:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004194:	464b      	mov	r3, r9
 8004196:	eb45 0303 	adc.w	r3, r5, r3
 800419a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800419e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80041aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80041ae:	f04f 0200 	mov.w	r2, #0
 80041b2:	f04f 0300 	mov.w	r3, #0
 80041b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80041ba:	4629      	mov	r1, r5
 80041bc:	008b      	lsls	r3, r1, #2
 80041be:	4621      	mov	r1, r4
 80041c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041c4:	4621      	mov	r1, r4
 80041c6:	008a      	lsls	r2, r1, #2
 80041c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80041cc:	f7fc f810 	bl	80001f0 <__aeabi_uldivmod>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	4b60      	ldr	r3, [pc, #384]	; (8004358 <UART_SetConfig+0x4e4>)
 80041d6:	fba3 2302 	umull	r2, r3, r3, r2
 80041da:	095b      	lsrs	r3, r3, #5
 80041dc:	011c      	lsls	r4, r3, #4
 80041de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041e2:	2200      	movs	r2, #0
 80041e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80041e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80041ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80041f0:	4642      	mov	r2, r8
 80041f2:	464b      	mov	r3, r9
 80041f4:	1891      	adds	r1, r2, r2
 80041f6:	61b9      	str	r1, [r7, #24]
 80041f8:	415b      	adcs	r3, r3
 80041fa:	61fb      	str	r3, [r7, #28]
 80041fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004200:	4641      	mov	r1, r8
 8004202:	1851      	adds	r1, r2, r1
 8004204:	6139      	str	r1, [r7, #16]
 8004206:	4649      	mov	r1, r9
 8004208:	414b      	adcs	r3, r1
 800420a:	617b      	str	r3, [r7, #20]
 800420c:	f04f 0200 	mov.w	r2, #0
 8004210:	f04f 0300 	mov.w	r3, #0
 8004214:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004218:	4659      	mov	r1, fp
 800421a:	00cb      	lsls	r3, r1, #3
 800421c:	4651      	mov	r1, sl
 800421e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004222:	4651      	mov	r1, sl
 8004224:	00ca      	lsls	r2, r1, #3
 8004226:	4610      	mov	r0, r2
 8004228:	4619      	mov	r1, r3
 800422a:	4603      	mov	r3, r0
 800422c:	4642      	mov	r2, r8
 800422e:	189b      	adds	r3, r3, r2
 8004230:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004234:	464b      	mov	r3, r9
 8004236:	460a      	mov	r2, r1
 8004238:	eb42 0303 	adc.w	r3, r2, r3
 800423c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	67bb      	str	r3, [r7, #120]	; 0x78
 800424a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800424c:	f04f 0200 	mov.w	r2, #0
 8004250:	f04f 0300 	mov.w	r3, #0
 8004254:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004258:	4649      	mov	r1, r9
 800425a:	008b      	lsls	r3, r1, #2
 800425c:	4641      	mov	r1, r8
 800425e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004262:	4641      	mov	r1, r8
 8004264:	008a      	lsls	r2, r1, #2
 8004266:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800426a:	f7fb ffc1 	bl	80001f0 <__aeabi_uldivmod>
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	4611      	mov	r1, r2
 8004274:	4b38      	ldr	r3, [pc, #224]	; (8004358 <UART_SetConfig+0x4e4>)
 8004276:	fba3 2301 	umull	r2, r3, r3, r1
 800427a:	095b      	lsrs	r3, r3, #5
 800427c:	2264      	movs	r2, #100	; 0x64
 800427e:	fb02 f303 	mul.w	r3, r2, r3
 8004282:	1acb      	subs	r3, r1, r3
 8004284:	011b      	lsls	r3, r3, #4
 8004286:	3332      	adds	r3, #50	; 0x32
 8004288:	4a33      	ldr	r2, [pc, #204]	; (8004358 <UART_SetConfig+0x4e4>)
 800428a:	fba2 2303 	umull	r2, r3, r2, r3
 800428e:	095b      	lsrs	r3, r3, #5
 8004290:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004294:	441c      	add	r4, r3
 8004296:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800429a:	2200      	movs	r2, #0
 800429c:	673b      	str	r3, [r7, #112]	; 0x70
 800429e:	677a      	str	r2, [r7, #116]	; 0x74
 80042a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80042a4:	4642      	mov	r2, r8
 80042a6:	464b      	mov	r3, r9
 80042a8:	1891      	adds	r1, r2, r2
 80042aa:	60b9      	str	r1, [r7, #8]
 80042ac:	415b      	adcs	r3, r3
 80042ae:	60fb      	str	r3, [r7, #12]
 80042b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042b4:	4641      	mov	r1, r8
 80042b6:	1851      	adds	r1, r2, r1
 80042b8:	6039      	str	r1, [r7, #0]
 80042ba:	4649      	mov	r1, r9
 80042bc:	414b      	adcs	r3, r1
 80042be:	607b      	str	r3, [r7, #4]
 80042c0:	f04f 0200 	mov.w	r2, #0
 80042c4:	f04f 0300 	mov.w	r3, #0
 80042c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80042cc:	4659      	mov	r1, fp
 80042ce:	00cb      	lsls	r3, r1, #3
 80042d0:	4651      	mov	r1, sl
 80042d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042d6:	4651      	mov	r1, sl
 80042d8:	00ca      	lsls	r2, r1, #3
 80042da:	4610      	mov	r0, r2
 80042dc:	4619      	mov	r1, r3
 80042de:	4603      	mov	r3, r0
 80042e0:	4642      	mov	r2, r8
 80042e2:	189b      	adds	r3, r3, r2
 80042e4:	66bb      	str	r3, [r7, #104]	; 0x68
 80042e6:	464b      	mov	r3, r9
 80042e8:	460a      	mov	r2, r1
 80042ea:	eb42 0303 	adc.w	r3, r2, r3
 80042ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 80042f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	663b      	str	r3, [r7, #96]	; 0x60
 80042fa:	667a      	str	r2, [r7, #100]	; 0x64
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	f04f 0300 	mov.w	r3, #0
 8004304:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004308:	4649      	mov	r1, r9
 800430a:	008b      	lsls	r3, r1, #2
 800430c:	4641      	mov	r1, r8
 800430e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004312:	4641      	mov	r1, r8
 8004314:	008a      	lsls	r2, r1, #2
 8004316:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800431a:	f7fb ff69 	bl	80001f0 <__aeabi_uldivmod>
 800431e:	4602      	mov	r2, r0
 8004320:	460b      	mov	r3, r1
 8004322:	4b0d      	ldr	r3, [pc, #52]	; (8004358 <UART_SetConfig+0x4e4>)
 8004324:	fba3 1302 	umull	r1, r3, r3, r2
 8004328:	095b      	lsrs	r3, r3, #5
 800432a:	2164      	movs	r1, #100	; 0x64
 800432c:	fb01 f303 	mul.w	r3, r1, r3
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	3332      	adds	r3, #50	; 0x32
 8004336:	4a08      	ldr	r2, [pc, #32]	; (8004358 <UART_SetConfig+0x4e4>)
 8004338:	fba2 2303 	umull	r2, r3, r2, r3
 800433c:	095b      	lsrs	r3, r3, #5
 800433e:	f003 020f 	and.w	r2, r3, #15
 8004342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4422      	add	r2, r4
 800434a:	609a      	str	r2, [r3, #8]
}
 800434c:	bf00      	nop
 800434e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004352:	46bd      	mov	sp, r7
 8004354:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004358:	51eb851f 	.word	0x51eb851f

0800435c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800435c:	b084      	sub	sp, #16
 800435e:	b580      	push	{r7, lr}
 8004360:	b084      	sub	sp, #16
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]
 8004366:	f107 001c 	add.w	r0, r7, #28
 800436a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800436e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8004372:	2b01      	cmp	r3, #1
 8004374:	d123      	bne.n	80043be <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800437a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800438a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800439e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d105      	bne.n	80043b2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f001 fae2 	bl	800597c <USB_CoreReset>
 80043b8:	4603      	mov	r3, r0
 80043ba:	73fb      	strb	r3, [r7, #15]
 80043bc:	e01b      	b.n	80043f6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f001 fad6 	bl	800597c <USB_CoreReset>
 80043d0:	4603      	mov	r3, r0
 80043d2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80043d4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d106      	bne.n	80043ea <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	639a      	str	r2, [r3, #56]	; 0x38
 80043e8:	e005      	b.n	80043f6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ee:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80043f6:	7fbb      	ldrb	r3, [r7, #30]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d10b      	bne.n	8004414 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f043 0206 	orr.w	r2, r3, #6
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	689b      	ldr	r3, [r3, #8]
 800440c:	f043 0220 	orr.w	r2, r3, #32
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004414:	7bfb      	ldrb	r3, [r7, #15]
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004420:	b004      	add	sp, #16
 8004422:	4770      	bx	lr

08004424 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004424:	b480      	push	{r7}
 8004426:	b087      	sub	sp, #28
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	4613      	mov	r3, r2
 8004430:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004432:	79fb      	ldrb	r3, [r7, #7]
 8004434:	2b02      	cmp	r3, #2
 8004436:	d165      	bne.n	8004504 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	4a41      	ldr	r2, [pc, #260]	; (8004540 <USB_SetTurnaroundTime+0x11c>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d906      	bls.n	800444e <USB_SetTurnaroundTime+0x2a>
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	4a40      	ldr	r2, [pc, #256]	; (8004544 <USB_SetTurnaroundTime+0x120>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d202      	bcs.n	800444e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004448:	230f      	movs	r3, #15
 800444a:	617b      	str	r3, [r7, #20]
 800444c:	e062      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	4a3c      	ldr	r2, [pc, #240]	; (8004544 <USB_SetTurnaroundTime+0x120>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d306      	bcc.n	8004464 <USB_SetTurnaroundTime+0x40>
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	4a3b      	ldr	r2, [pc, #236]	; (8004548 <USB_SetTurnaroundTime+0x124>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d202      	bcs.n	8004464 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800445e:	230e      	movs	r3, #14
 8004460:	617b      	str	r3, [r7, #20]
 8004462:	e057      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	4a38      	ldr	r2, [pc, #224]	; (8004548 <USB_SetTurnaroundTime+0x124>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d306      	bcc.n	800447a <USB_SetTurnaroundTime+0x56>
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	4a37      	ldr	r2, [pc, #220]	; (800454c <USB_SetTurnaroundTime+0x128>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d202      	bcs.n	800447a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004474:	230d      	movs	r3, #13
 8004476:	617b      	str	r3, [r7, #20]
 8004478:	e04c      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	4a33      	ldr	r2, [pc, #204]	; (800454c <USB_SetTurnaroundTime+0x128>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d306      	bcc.n	8004490 <USB_SetTurnaroundTime+0x6c>
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	4a32      	ldr	r2, [pc, #200]	; (8004550 <USB_SetTurnaroundTime+0x12c>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d802      	bhi.n	8004490 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800448a:	230c      	movs	r3, #12
 800448c:	617b      	str	r3, [r7, #20]
 800448e:	e041      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	4a2f      	ldr	r2, [pc, #188]	; (8004550 <USB_SetTurnaroundTime+0x12c>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d906      	bls.n	80044a6 <USB_SetTurnaroundTime+0x82>
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	4a2e      	ldr	r2, [pc, #184]	; (8004554 <USB_SetTurnaroundTime+0x130>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d802      	bhi.n	80044a6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80044a0:	230b      	movs	r3, #11
 80044a2:	617b      	str	r3, [r7, #20]
 80044a4:	e036      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	4a2a      	ldr	r2, [pc, #168]	; (8004554 <USB_SetTurnaroundTime+0x130>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d906      	bls.n	80044bc <USB_SetTurnaroundTime+0x98>
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	4a29      	ldr	r2, [pc, #164]	; (8004558 <USB_SetTurnaroundTime+0x134>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d802      	bhi.n	80044bc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80044b6:	230a      	movs	r3, #10
 80044b8:	617b      	str	r3, [r7, #20]
 80044ba:	e02b      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	4a26      	ldr	r2, [pc, #152]	; (8004558 <USB_SetTurnaroundTime+0x134>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d906      	bls.n	80044d2 <USB_SetTurnaroundTime+0xae>
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	4a25      	ldr	r2, [pc, #148]	; (800455c <USB_SetTurnaroundTime+0x138>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d202      	bcs.n	80044d2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80044cc:	2309      	movs	r3, #9
 80044ce:	617b      	str	r3, [r7, #20]
 80044d0:	e020      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	4a21      	ldr	r2, [pc, #132]	; (800455c <USB_SetTurnaroundTime+0x138>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d306      	bcc.n	80044e8 <USB_SetTurnaroundTime+0xc4>
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	4a20      	ldr	r2, [pc, #128]	; (8004560 <USB_SetTurnaroundTime+0x13c>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d802      	bhi.n	80044e8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80044e2:	2308      	movs	r3, #8
 80044e4:	617b      	str	r3, [r7, #20]
 80044e6:	e015      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	4a1d      	ldr	r2, [pc, #116]	; (8004560 <USB_SetTurnaroundTime+0x13c>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d906      	bls.n	80044fe <USB_SetTurnaroundTime+0xda>
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	4a1c      	ldr	r2, [pc, #112]	; (8004564 <USB_SetTurnaroundTime+0x140>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d202      	bcs.n	80044fe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80044f8:	2307      	movs	r3, #7
 80044fa:	617b      	str	r3, [r7, #20]
 80044fc:	e00a      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80044fe:	2306      	movs	r3, #6
 8004500:	617b      	str	r3, [r7, #20]
 8004502:	e007      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004504:	79fb      	ldrb	r3, [r7, #7]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d102      	bne.n	8004510 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800450a:	2309      	movs	r3, #9
 800450c:	617b      	str	r3, [r7, #20]
 800450e:	e001      	b.n	8004514 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004510:	2309      	movs	r3, #9
 8004512:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	68da      	ldr	r2, [r3, #12]
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	029b      	lsls	r3, r3, #10
 8004528:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800452c:	431a      	orrs	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	4618      	mov	r0, r3
 8004536:	371c      	adds	r7, #28
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr
 8004540:	00d8acbf 	.word	0x00d8acbf
 8004544:	00e4e1c0 	.word	0x00e4e1c0
 8004548:	00f42400 	.word	0x00f42400
 800454c:	01067380 	.word	0x01067380
 8004550:	011a499f 	.word	0x011a499f
 8004554:	01312cff 	.word	0x01312cff
 8004558:	014ca43f 	.word	0x014ca43f
 800455c:	016e3600 	.word	0x016e3600
 8004560:	01a6ab1f 	.word	0x01a6ab1f
 8004564:	01e84800 	.word	0x01e84800

08004568 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	f043 0201 	orr.w	r2, r3, #1
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	370c      	adds	r7, #12
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr

0800458a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800458a:	b480      	push	{r7}
 800458c:	b083      	sub	sp, #12
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f023 0201 	bic.w	r2, r3, #1
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800459e:	2300      	movs	r3, #0
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	460b      	mov	r3, r1
 80045b6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80045b8:	2300      	movs	r3, #0
 80045ba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80045c8:	78fb      	ldrb	r3, [r7, #3]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d115      	bne.n	80045fa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80045da:	200a      	movs	r0, #10
 80045dc:	f7fc fbfa 	bl	8000dd4 <HAL_Delay>
      ms += 10U;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	330a      	adds	r3, #10
 80045e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f001 f939 	bl	800585e <USB_GetMode>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d01e      	beq.n	8004630 <USB_SetCurrentMode+0x84>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2bc7      	cmp	r3, #199	; 0xc7
 80045f6:	d9f0      	bls.n	80045da <USB_SetCurrentMode+0x2e>
 80045f8:	e01a      	b.n	8004630 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80045fa:	78fb      	ldrb	r3, [r7, #3]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d115      	bne.n	800462c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800460c:	200a      	movs	r0, #10
 800460e:	f7fc fbe1 	bl	8000dd4 <HAL_Delay>
      ms += 10U;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	330a      	adds	r3, #10
 8004616:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f001 f920 	bl	800585e <USB_GetMode>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d005      	beq.n	8004630 <USB_SetCurrentMode+0x84>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2bc7      	cmp	r3, #199	; 0xc7
 8004628:	d9f0      	bls.n	800460c <USB_SetCurrentMode+0x60>
 800462a:	e001      	b.n	8004630 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e005      	b.n	800463c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2bc8      	cmp	r3, #200	; 0xc8
 8004634:	d101      	bne.n	800463a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e000      	b.n	800463c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800463a:	2300      	movs	r3, #0
}
 800463c:	4618      	mov	r0, r3
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}

08004644 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004644:	b084      	sub	sp, #16
 8004646:	b580      	push	{r7, lr}
 8004648:	b086      	sub	sp, #24
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
 800464e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004652:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004656:	2300      	movs	r3, #0
 8004658:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800465e:	2300      	movs	r3, #0
 8004660:	613b      	str	r3, [r7, #16]
 8004662:	e009      	b.n	8004678 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	3340      	adds	r3, #64	; 0x40
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	4413      	add	r3, r2
 800466e:	2200      	movs	r2, #0
 8004670:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	3301      	adds	r3, #1
 8004676:	613b      	str	r3, [r7, #16]
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	2b0e      	cmp	r3, #14
 800467c:	d9f2      	bls.n	8004664 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800467e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004682:	2b00      	cmp	r3, #0
 8004684:	d11c      	bne.n	80046c0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004694:	f043 0302 	orr.w	r3, r3, #2
 8004698:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046aa:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	639a      	str	r2, [r3, #56]	; 0x38
 80046be:	e00b      	b.n	80046d8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80046de:	461a      	mov	r2, r3
 80046e0:	2300      	movs	r3, #0
 80046e2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80046e4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d10d      	bne.n	8004708 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80046ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d104      	bne.n	80046fe <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80046f4:	2100      	movs	r1, #0
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 f968 	bl	80049cc <USB_SetDevSpeed>
 80046fc:	e008      	b.n	8004710 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80046fe:	2101      	movs	r1, #1
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 f963 	bl	80049cc <USB_SetDevSpeed>
 8004706:	e003      	b.n	8004710 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004708:	2103      	movs	r1, #3
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f95e 	bl	80049cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004710:	2110      	movs	r1, #16
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f000 f8fa 	bl	800490c <USB_FlushTxFifo>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d001      	beq.n	8004722 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 f924 	bl	8004970 <USB_FlushRxFifo>
 8004728:	4603      	mov	r3, r0
 800472a:	2b00      	cmp	r3, #0
 800472c:	d001      	beq.n	8004732 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004738:	461a      	mov	r2, r3
 800473a:	2300      	movs	r3, #0
 800473c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004744:	461a      	mov	r2, r3
 8004746:	2300      	movs	r3, #0
 8004748:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004750:	461a      	mov	r2, r3
 8004752:	2300      	movs	r3, #0
 8004754:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004756:	2300      	movs	r3, #0
 8004758:	613b      	str	r3, [r7, #16]
 800475a:	e043      	b.n	80047e4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	015a      	lsls	r2, r3, #5
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4413      	add	r3, r2
 8004764:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800476e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004772:	d118      	bne.n	80047a6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10a      	bne.n	8004790 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	015a      	lsls	r2, r3, #5
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	4413      	add	r3, r2
 8004782:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004786:	461a      	mov	r2, r3
 8004788:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800478c:	6013      	str	r3, [r2, #0]
 800478e:	e013      	b.n	80047b8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	015a      	lsls	r2, r3, #5
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	4413      	add	r3, r2
 8004798:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800479c:	461a      	mov	r2, r3
 800479e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80047a2:	6013      	str	r3, [r2, #0]
 80047a4:	e008      	b.n	80047b8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	015a      	lsls	r2, r3, #5
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	4413      	add	r3, r2
 80047ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047b2:	461a      	mov	r2, r3
 80047b4:	2300      	movs	r3, #0
 80047b6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	015a      	lsls	r2, r3, #5
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	4413      	add	r3, r2
 80047c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047c4:	461a      	mov	r2, r3
 80047c6:	2300      	movs	r3, #0
 80047c8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	015a      	lsls	r2, r3, #5
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	4413      	add	r3, r2
 80047d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047d6:	461a      	mov	r2, r3
 80047d8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80047dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	3301      	adds	r3, #1
 80047e2:	613b      	str	r3, [r7, #16]
 80047e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80047e8:	461a      	mov	r2, r3
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d3b5      	bcc.n	800475c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80047f0:	2300      	movs	r3, #0
 80047f2:	613b      	str	r3, [r7, #16]
 80047f4:	e043      	b.n	800487e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	015a      	lsls	r2, r3, #5
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	4413      	add	r3, r2
 80047fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004808:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800480c:	d118      	bne.n	8004840 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10a      	bne.n	800482a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	015a      	lsls	r2, r3, #5
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	4413      	add	r3, r2
 800481c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004820:	461a      	mov	r2, r3
 8004822:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004826:	6013      	str	r3, [r2, #0]
 8004828:	e013      	b.n	8004852 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	015a      	lsls	r2, r3, #5
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	4413      	add	r3, r2
 8004832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004836:	461a      	mov	r2, r3
 8004838:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800483c:	6013      	str	r3, [r2, #0]
 800483e:	e008      	b.n	8004852 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	015a      	lsls	r2, r3, #5
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	4413      	add	r3, r2
 8004848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800484c:	461a      	mov	r2, r3
 800484e:	2300      	movs	r3, #0
 8004850:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	015a      	lsls	r2, r3, #5
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	4413      	add	r3, r2
 800485a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800485e:	461a      	mov	r2, r3
 8004860:	2300      	movs	r3, #0
 8004862:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	015a      	lsls	r2, r3, #5
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	4413      	add	r3, r2
 800486c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004870:	461a      	mov	r2, r3
 8004872:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004876:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	3301      	adds	r3, #1
 800487c:	613b      	str	r3, [r7, #16]
 800487e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004882:	461a      	mov	r2, r3
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	4293      	cmp	r3, r2
 8004888:	d3b5      	bcc.n	80047f6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004898:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800489c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80048aa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80048ac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d105      	bne.n	80048c0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	f043 0210 	orr.w	r2, r3, #16
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699a      	ldr	r2, [r3, #24]
 80048c4:	4b10      	ldr	r3, [pc, #64]	; (8004908 <USB_DevInit+0x2c4>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80048cc:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d005      	beq.n	80048e0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	699b      	ldr	r3, [r3, #24]
 80048d8:	f043 0208 	orr.w	r2, r3, #8
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80048e0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d107      	bne.n	80048f8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80048f0:	f043 0304 	orr.w	r3, r3, #4
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80048f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3718      	adds	r7, #24
 80048fe:	46bd      	mov	sp, r7
 8004900:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004904:	b004      	add	sp, #16
 8004906:	4770      	bx	lr
 8004908:	803c3800 	.word	0x803c3800

0800490c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800490c:	b480      	push	{r7}
 800490e:	b085      	sub	sp, #20
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	3301      	adds	r3, #1
 800491e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004926:	d901      	bls.n	800492c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e01b      	b.n	8004964 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	691b      	ldr	r3, [r3, #16]
 8004930:	2b00      	cmp	r3, #0
 8004932:	daf2      	bge.n	800491a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004934:	2300      	movs	r3, #0
 8004936:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	019b      	lsls	r3, r3, #6
 800493c:	f043 0220 	orr.w	r2, r3, #32
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	3301      	adds	r3, #1
 8004948:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004950:	d901      	bls.n	8004956 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e006      	b.n	8004964 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f003 0320 	and.w	r3, r3, #32
 800495e:	2b20      	cmp	r3, #32
 8004960:	d0f0      	beq.n	8004944 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3714      	adds	r7, #20
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	3301      	adds	r3, #1
 8004980:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8004988:	d901      	bls.n	800498e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e018      	b.n	80049c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	2b00      	cmp	r3, #0
 8004994:	daf2      	bge.n	800497c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004996:	2300      	movs	r3, #0
 8004998:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2210      	movs	r2, #16
 800499e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	3301      	adds	r3, #1
 80049a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80049ac:	d901      	bls.n	80049b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e006      	b.n	80049c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	f003 0310 	and.w	r3, r3, #16
 80049ba:	2b10      	cmp	r3, #16
 80049bc:	d0f0      	beq.n	80049a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80049be:	2300      	movs	r3, #0
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3714      	adds	r7, #20
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr

080049cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	460b      	mov	r3, r1
 80049d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	78fb      	ldrb	r3, [r7, #3]
 80049e6:	68f9      	ldr	r1, [r7, #12]
 80049e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80049ec:	4313      	orrs	r3, r2
 80049ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3714      	adds	r7, #20
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr

080049fe <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80049fe:	b480      	push	{r7}
 8004a00:	b087      	sub	sp, #28
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 0306 	and.w	r3, r3, #6
 8004a16:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d102      	bne.n	8004a24 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	75fb      	strb	r3, [r7, #23]
 8004a22:	e00a      	b.n	8004a3a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d002      	beq.n	8004a30 <USB_GetDevSpeed+0x32>
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2b06      	cmp	r3, #6
 8004a2e:	d102      	bne.n	8004a36 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004a30:	2302      	movs	r3, #2
 8004a32:	75fb      	strb	r3, [r7, #23]
 8004a34:	e001      	b.n	8004a3a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004a36:	230f      	movs	r3, #15
 8004a38:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004a3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	371c      	adds	r7, #28
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	785b      	ldrb	r3, [r3, #1]
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d13a      	bne.n	8004ada <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a6a:	69da      	ldr	r2, [r3, #28]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	f003 030f 	and.w	r3, r3, #15
 8004a74:	2101      	movs	r1, #1
 8004a76:	fa01 f303 	lsl.w	r3, r1, r3
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	68f9      	ldr	r1, [r7, #12]
 8004a7e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004a82:	4313      	orrs	r3, r2
 8004a84:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	015a      	lsls	r2, r3, #5
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d155      	bne.n	8004b48 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	015a      	lsls	r2, r3, #5
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	791b      	ldrb	r3, [r3, #4]
 8004ab6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004ab8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	059b      	lsls	r3, r3, #22
 8004abe:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	68ba      	ldr	r2, [r7, #8]
 8004ac4:	0151      	lsls	r1, r2, #5
 8004ac6:	68fa      	ldr	r2, [r7, #12]
 8004ac8:	440a      	add	r2, r1
 8004aca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ad2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ad6:	6013      	str	r3, [r2, #0]
 8004ad8:	e036      	b.n	8004b48 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ae0:	69da      	ldr	r2, [r3, #28]
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	f003 030f 	and.w	r3, r3, #15
 8004aea:	2101      	movs	r1, #1
 8004aec:	fa01 f303 	lsl.w	r3, r1, r3
 8004af0:	041b      	lsls	r3, r3, #16
 8004af2:	68f9      	ldr	r1, [r7, #12]
 8004af4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004af8:	4313      	orrs	r3, r2
 8004afa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	015a      	lsls	r2, r3, #5
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4413      	add	r3, r2
 8004b04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d11a      	bne.n	8004b48 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	015a      	lsls	r2, r3, #5
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	4413      	add	r3, r2
 8004b1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	791b      	ldrb	r3, [r3, #4]
 8004b2c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004b2e:	430b      	orrs	r3, r1
 8004b30:	4313      	orrs	r3, r2
 8004b32:	68ba      	ldr	r2, [r7, #8]
 8004b34:	0151      	lsls	r1, r2, #5
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	440a      	add	r2, r1
 8004b3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b46:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3714      	adds	r7, #20
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
	...

08004b58 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	785b      	ldrb	r3, [r3, #1]
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d161      	bne.n	8004c38 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	015a      	lsls	r2, r3, #5
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004b86:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004b8a:	d11f      	bne.n	8004bcc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	015a      	lsls	r2, r3, #5
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	4413      	add	r3, r2
 8004b94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68ba      	ldr	r2, [r7, #8]
 8004b9c:	0151      	lsls	r1, r2, #5
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	440a      	add	r2, r1
 8004ba2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ba6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004baa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	015a      	lsls	r2, r3, #5
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68ba      	ldr	r2, [r7, #8]
 8004bbc:	0151      	lsls	r1, r2, #5
 8004bbe:	68fa      	ldr	r2, [r7, #12]
 8004bc0:	440a      	add	r2, r1
 8004bc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bc6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004bca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	781b      	ldrb	r3, [r3, #0]
 8004bd8:	f003 030f 	and.w	r3, r3, #15
 8004bdc:	2101      	movs	r1, #1
 8004bde:	fa01 f303 	lsl.w	r3, r1, r3
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	43db      	mvns	r3, r3
 8004be6:	68f9      	ldr	r1, [r7, #12]
 8004be8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004bec:	4013      	ands	r3, r2
 8004bee:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bf6:	69da      	ldr	r2, [r3, #28]
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	f003 030f 	and.w	r3, r3, #15
 8004c00:	2101      	movs	r1, #1
 8004c02:	fa01 f303 	lsl.w	r3, r1, r3
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	43db      	mvns	r3, r3
 8004c0a:	68f9      	ldr	r1, [r7, #12]
 8004c0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c10:	4013      	ands	r3, r2
 8004c12:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	015a      	lsls	r2, r3, #5
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	0159      	lsls	r1, r3, #5
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	440b      	add	r3, r1
 8004c2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c2e:	4619      	mov	r1, r3
 8004c30:	4b35      	ldr	r3, [pc, #212]	; (8004d08 <USB_DeactivateEndpoint+0x1b0>)
 8004c32:	4013      	ands	r3, r2
 8004c34:	600b      	str	r3, [r1, #0]
 8004c36:	e060      	b.n	8004cfa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	015a      	lsls	r2, r3, #5
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	4413      	add	r3, r2
 8004c40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004c4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004c4e:	d11f      	bne.n	8004c90 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	015a      	lsls	r2, r3, #5
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	4413      	add	r3, r2
 8004c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	68ba      	ldr	r2, [r7, #8]
 8004c60:	0151      	lsls	r1, r2, #5
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	440a      	add	r2, r1
 8004c66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c6a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004c6e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	015a      	lsls	r2, r3, #5
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	4413      	add	r3, r2
 8004c78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68ba      	ldr	r2, [r7, #8]
 8004c80:	0151      	lsls	r1, r2, #5
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	440a      	add	r2, r1
 8004c86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c8a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004c8e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	f003 030f 	and.w	r3, r3, #15
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ca6:	041b      	lsls	r3, r3, #16
 8004ca8:	43db      	mvns	r3, r3
 8004caa:	68f9      	ldr	r1, [r7, #12]
 8004cac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cba:	69da      	ldr	r2, [r3, #28]
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	781b      	ldrb	r3, [r3, #0]
 8004cc0:	f003 030f 	and.w	r3, r3, #15
 8004cc4:	2101      	movs	r1, #1
 8004cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004cca:	041b      	lsls	r3, r3, #16
 8004ccc:	43db      	mvns	r3, r3
 8004cce:	68f9      	ldr	r1, [r7, #12]
 8004cd0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	015a      	lsls	r2, r3, #5
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	4413      	add	r3, r2
 8004ce0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	0159      	lsls	r1, r3, #5
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	440b      	add	r3, r1
 8004cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	4b05      	ldr	r3, [pc, #20]	; (8004d0c <USB_DeactivateEndpoint+0x1b4>)
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3714      	adds	r7, #20
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	ec337800 	.word	0xec337800
 8004d0c:	eff37800 	.word	0xeff37800

08004d10 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b08a      	sub	sp, #40	; 0x28
 8004d14:	af02      	add	r7, sp, #8
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	785b      	ldrb	r3, [r3, #1]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	f040 817a 	bne.w	8005026 <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d132      	bne.n	8004da0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	015a      	lsls	r2, r3, #5
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	4413      	add	r3, r2
 8004d42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	69ba      	ldr	r2, [r7, #24]
 8004d4a:	0151      	lsls	r1, r2, #5
 8004d4c:	69fa      	ldr	r2, [r7, #28]
 8004d4e:	440a      	add	r2, r1
 8004d50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d54:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004d58:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004d5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	015a      	lsls	r2, r3, #5
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	4413      	add	r3, r2
 8004d66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	0151      	lsls	r1, r2, #5
 8004d70:	69fa      	ldr	r2, [r7, #28]
 8004d72:	440a      	add	r2, r1
 8004d74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	015a      	lsls	r2, r3, #5
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	4413      	add	r3, r2
 8004d86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	69ba      	ldr	r2, [r7, #24]
 8004d8e:	0151      	lsls	r1, r2, #5
 8004d90:	69fa      	ldr	r2, [r7, #28]
 8004d92:	440a      	add	r2, r1
 8004d94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d98:	0cdb      	lsrs	r3, r3, #19
 8004d9a:	04db      	lsls	r3, r3, #19
 8004d9c:	6113      	str	r3, [r2, #16]
 8004d9e:	e092      	b.n	8004ec6 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	015a      	lsls	r2, r3, #5
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	4413      	add	r3, r2
 8004da8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	0151      	lsls	r1, r2, #5
 8004db2:	69fa      	ldr	r2, [r7, #28]
 8004db4:	440a      	add	r2, r1
 8004db6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004dba:	0cdb      	lsrs	r3, r3, #19
 8004dbc:	04db      	lsls	r3, r3, #19
 8004dbe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	015a      	lsls	r2, r3, #5
 8004dc4:	69fb      	ldr	r3, [r7, #28]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	69ba      	ldr	r2, [r7, #24]
 8004dd0:	0151      	lsls	r1, r2, #5
 8004dd2:	69fa      	ldr	r2, [r7, #28]
 8004dd4:	440a      	add	r2, r1
 8004dd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004dda:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004dde:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004de2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d11a      	bne.n	8004e20 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	691a      	ldr	r2, [r3, #16]
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d903      	bls.n	8004dfe <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	689a      	ldr	r2, [r3, #8]
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	015a      	lsls	r2, r3, #5
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	4413      	add	r3, r2
 8004e06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	69ba      	ldr	r2, [r7, #24]
 8004e0e:	0151      	lsls	r1, r2, #5
 8004e10:	69fa      	ldr	r2, [r7, #28]
 8004e12:	440a      	add	r2, r1
 8004e14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e18:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004e1c:	6113      	str	r3, [r2, #16]
 8004e1e:	e01b      	b.n	8004e58 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	015a      	lsls	r2, r3, #5
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	4413      	add	r3, r2
 8004e28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e2c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	6919      	ldr	r1, [r3, #16]
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	440b      	add	r3, r1
 8004e38:	1e59      	subs	r1, r3, #1
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e42:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004e44:	4ba2      	ldr	r3, [pc, #648]	; (80050d0 <USB_EPStartXfer+0x3c0>)
 8004e46:	400b      	ands	r3, r1
 8004e48:	69b9      	ldr	r1, [r7, #24]
 8004e4a:	0148      	lsls	r0, r1, #5
 8004e4c:	69f9      	ldr	r1, [r7, #28]
 8004e4e:	4401      	add	r1, r0
 8004e50:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004e54:	4313      	orrs	r3, r2
 8004e56:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	015a      	lsls	r2, r3, #5
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	4413      	add	r3, r2
 8004e60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e64:	691a      	ldr	r2, [r3, #16]
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e6e:	69b9      	ldr	r1, [r7, #24]
 8004e70:	0148      	lsls	r0, r1, #5
 8004e72:	69f9      	ldr	r1, [r7, #28]
 8004e74:	4401      	add	r1, r0
 8004e76:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	791b      	ldrb	r3, [r3, #4]
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d11f      	bne.n	8004ec6 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	015a      	lsls	r2, r3, #5
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	4413      	add	r3, r2
 8004e8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	69ba      	ldr	r2, [r7, #24]
 8004e96:	0151      	lsls	r1, r2, #5
 8004e98:	69fa      	ldr	r2, [r7, #28]
 8004e9a:	440a      	add	r2, r1
 8004e9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ea0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004ea4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	015a      	lsls	r2, r3, #5
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	4413      	add	r3, r2
 8004eae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	69ba      	ldr	r2, [r7, #24]
 8004eb6:	0151      	lsls	r1, r2, #5
 8004eb8:	69fa      	ldr	r2, [r7, #28]
 8004eba:	440a      	add	r2, r1
 8004ebc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ec0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004ec4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004ec6:	79fb      	ldrb	r3, [r7, #7]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d14b      	bne.n	8004f64 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	69db      	ldr	r3, [r3, #28]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d009      	beq.n	8004ee8 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	015a      	lsls	r2, r3, #5
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	4413      	add	r3, r2
 8004edc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	69db      	ldr	r3, [r3, #28]
 8004ee6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	791b      	ldrb	r3, [r3, #4]
 8004eec:	2b01      	cmp	r3, #1
 8004eee:	d128      	bne.n	8004f42 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d110      	bne.n	8004f22 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	015a      	lsls	r2, r3, #5
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	4413      	add	r3, r2
 8004f08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	69ba      	ldr	r2, [r7, #24]
 8004f10:	0151      	lsls	r1, r2, #5
 8004f12:	69fa      	ldr	r2, [r7, #28]
 8004f14:	440a      	add	r2, r1
 8004f16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f1a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004f1e:	6013      	str	r3, [r2, #0]
 8004f20:	e00f      	b.n	8004f42 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	015a      	lsls	r2, r3, #5
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	4413      	add	r3, r2
 8004f2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	0151      	lsls	r1, r2, #5
 8004f34:	69fa      	ldr	r2, [r7, #28]
 8004f36:	440a      	add	r2, r1
 8004f38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f40:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f42:	69bb      	ldr	r3, [r7, #24]
 8004f44:	015a      	lsls	r2, r3, #5
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	4413      	add	r3, r2
 8004f4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	0151      	lsls	r1, r2, #5
 8004f54:	69fa      	ldr	r2, [r7, #28]
 8004f56:	440a      	add	r2, r1
 8004f58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f5c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004f60:	6013      	str	r3, [r2, #0]
 8004f62:	e165      	b.n	8005230 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	015a      	lsls	r2, r3, #5
 8004f68:	69fb      	ldr	r3, [r7, #28]
 8004f6a:	4413      	add	r3, r2
 8004f6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	0151      	lsls	r1, r2, #5
 8004f76:	69fa      	ldr	r2, [r7, #28]
 8004f78:	440a      	add	r2, r1
 8004f7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f7e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004f82:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	791b      	ldrb	r3, [r3, #4]
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d015      	beq.n	8004fb8 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 814d 	beq.w	8005230 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	f003 030f 	and.w	r3, r3, #15
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8004fac:	69f9      	ldr	r1, [r7, #28]
 8004fae:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	634b      	str	r3, [r1, #52]	; 0x34
 8004fb6:	e13b      	b.n	8005230 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004fb8:	69fb      	ldr	r3, [r7, #28]
 8004fba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d110      	bne.n	8004fea <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	015a      	lsls	r2, r3, #5
 8004fcc:	69fb      	ldr	r3, [r7, #28]
 8004fce:	4413      	add	r3, r2
 8004fd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	69ba      	ldr	r2, [r7, #24]
 8004fd8:	0151      	lsls	r1, r2, #5
 8004fda:	69fa      	ldr	r2, [r7, #28]
 8004fdc:	440a      	add	r2, r1
 8004fde:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fe2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004fe6:	6013      	str	r3, [r2, #0]
 8004fe8:	e00f      	b.n	800500a <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	015a      	lsls	r2, r3, #5
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	4413      	add	r3, r2
 8004ff2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	0151      	lsls	r1, r2, #5
 8004ffc:	69fa      	ldr	r2, [r7, #28]
 8004ffe:	440a      	add	r2, r1
 8005000:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005004:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005008:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	68d9      	ldr	r1, [r3, #12]
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	781a      	ldrb	r2, [r3, #0]
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	b298      	uxth	r0, r3
 8005018:	79fb      	ldrb	r3, [r7, #7]
 800501a:	9300      	str	r3, [sp, #0]
 800501c:	4603      	mov	r3, r0
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f000 f9b8 	bl	8005394 <USB_WritePacket>
 8005024:	e104      	b.n	8005230 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	015a      	lsls	r2, r3, #5
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	4413      	add	r3, r2
 800502e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005032:	691b      	ldr	r3, [r3, #16]
 8005034:	69ba      	ldr	r2, [r7, #24]
 8005036:	0151      	lsls	r1, r2, #5
 8005038:	69fa      	ldr	r2, [r7, #28]
 800503a:	440a      	add	r2, r1
 800503c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005040:	0cdb      	lsrs	r3, r3, #19
 8005042:	04db      	lsls	r3, r3, #19
 8005044:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005046:	69bb      	ldr	r3, [r7, #24]
 8005048:	015a      	lsls	r2, r3, #5
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	4413      	add	r3, r2
 800504e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	69ba      	ldr	r2, [r7, #24]
 8005056:	0151      	lsls	r1, r2, #5
 8005058:	69fa      	ldr	r2, [r7, #28]
 800505a:	440a      	add	r2, r1
 800505c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005060:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005064:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005068:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d131      	bne.n	80050d4 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d003      	beq.n	8005080 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	689a      	ldr	r2, [r3, #8]
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	689a      	ldr	r2, [r3, #8]
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	015a      	lsls	r2, r3, #5
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	4413      	add	r3, r2
 8005090:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005094:	691a      	ldr	r2, [r3, #16]
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800509e:	69b9      	ldr	r1, [r7, #24]
 80050a0:	0148      	lsls	r0, r1, #5
 80050a2:	69f9      	ldr	r1, [r7, #28]
 80050a4:	4401      	add	r1, r0
 80050a6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80050aa:	4313      	orrs	r3, r2
 80050ac:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	015a      	lsls	r2, r3, #5
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	4413      	add	r3, r2
 80050b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	0151      	lsls	r1, r2, #5
 80050c0:	69fa      	ldr	r2, [r7, #28]
 80050c2:	440a      	add	r2, r1
 80050c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80050cc:	6113      	str	r3, [r2, #16]
 80050ce:	e061      	b.n	8005194 <USB_EPStartXfer+0x484>
 80050d0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d123      	bne.n	8005124 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	015a      	lsls	r2, r3, #5
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	4413      	add	r3, r2
 80050e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050e8:	691a      	ldr	r2, [r3, #16]
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050f2:	69b9      	ldr	r1, [r7, #24]
 80050f4:	0148      	lsls	r0, r1, #5
 80050f6:	69f9      	ldr	r1, [r7, #28]
 80050f8:	4401      	add	r1, r0
 80050fa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80050fe:	4313      	orrs	r3, r2
 8005100:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	015a      	lsls	r2, r3, #5
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	4413      	add	r3, r2
 800510a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	0151      	lsls	r1, r2, #5
 8005114:	69fa      	ldr	r2, [r7, #28]
 8005116:	440a      	add	r2, r1
 8005118:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800511c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005120:	6113      	str	r3, [r2, #16]
 8005122:	e037      	b.n	8005194 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	691a      	ldr	r2, [r3, #16]
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	4413      	add	r3, r2
 800512e:	1e5a      	subs	r2, r3, #1
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	fbb2 f3f3 	udiv	r3, r2, r3
 8005138:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	8afa      	ldrh	r2, [r7, #22]
 8005140:	fb03 f202 	mul.w	r2, r3, r2
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	015a      	lsls	r2, r3, #5
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	4413      	add	r3, r2
 8005150:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005154:	691a      	ldr	r2, [r3, #16]
 8005156:	8afb      	ldrh	r3, [r7, #22]
 8005158:	04d9      	lsls	r1, r3, #19
 800515a:	4b38      	ldr	r3, [pc, #224]	; (800523c <USB_EPStartXfer+0x52c>)
 800515c:	400b      	ands	r3, r1
 800515e:	69b9      	ldr	r1, [r7, #24]
 8005160:	0148      	lsls	r0, r1, #5
 8005162:	69f9      	ldr	r1, [r7, #28]
 8005164:	4401      	add	r1, r0
 8005166:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800516a:	4313      	orrs	r3, r2
 800516c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800516e:	69bb      	ldr	r3, [r7, #24]
 8005170:	015a      	lsls	r2, r3, #5
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	4413      	add	r3, r2
 8005176:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800517a:	691a      	ldr	r2, [r3, #16]
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	6a1b      	ldr	r3, [r3, #32]
 8005180:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005184:	69b9      	ldr	r1, [r7, #24]
 8005186:	0148      	lsls	r0, r1, #5
 8005188:	69f9      	ldr	r1, [r7, #28]
 800518a:	4401      	add	r1, r0
 800518c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005190:	4313      	orrs	r3, r2
 8005192:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005194:	79fb      	ldrb	r3, [r7, #7]
 8005196:	2b01      	cmp	r3, #1
 8005198:	d10d      	bne.n	80051b6 <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d009      	beq.n	80051b6 <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	68d9      	ldr	r1, [r3, #12]
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	015a      	lsls	r2, r3, #5
 80051aa:	69fb      	ldr	r3, [r7, #28]
 80051ac:	4413      	add	r3, r2
 80051ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051b2:	460a      	mov	r2, r1
 80051b4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	791b      	ldrb	r3, [r3, #4]
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d128      	bne.n	8005210 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80051be:	69fb      	ldr	r3, [r7, #28]
 80051c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d110      	bne.n	80051f0 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	015a      	lsls	r2, r3, #5
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	4413      	add	r3, r2
 80051d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	0151      	lsls	r1, r2, #5
 80051e0:	69fa      	ldr	r2, [r7, #28]
 80051e2:	440a      	add	r2, r1
 80051e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051e8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80051ec:	6013      	str	r3, [r2, #0]
 80051ee:	e00f      	b.n	8005210 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80051f0:	69bb      	ldr	r3, [r7, #24]
 80051f2:	015a      	lsls	r2, r3, #5
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	4413      	add	r3, r2
 80051f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	69ba      	ldr	r2, [r7, #24]
 8005200:	0151      	lsls	r1, r2, #5
 8005202:	69fa      	ldr	r2, [r7, #28]
 8005204:	440a      	add	r2, r1
 8005206:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800520a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800520e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	015a      	lsls	r2, r3, #5
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	4413      	add	r3, r2
 8005218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	69ba      	ldr	r2, [r7, #24]
 8005220:	0151      	lsls	r1, r2, #5
 8005222:	69fa      	ldr	r2, [r7, #28]
 8005224:	440a      	add	r2, r1
 8005226:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800522a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800522e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3720      	adds	r7, #32
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	1ff80000 	.word	0x1ff80000

08005240 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005240:	b480      	push	{r7}
 8005242:	b087      	sub	sp, #28
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800524a:	2300      	movs	r3, #0
 800524c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800524e:	2300      	movs	r3, #0
 8005250:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	785b      	ldrb	r3, [r3, #1]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d14a      	bne.n	80052f4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	015a      	lsls	r2, r3, #5
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	4413      	add	r3, r2
 8005268:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005272:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005276:	f040 8086 	bne.w	8005386 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	015a      	lsls	r2, r3, #5
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	4413      	add	r3, r2
 8005284:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	7812      	ldrb	r2, [r2, #0]
 800528e:	0151      	lsls	r1, r2, #5
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	440a      	add	r2, r1
 8005294:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005298:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800529c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	015a      	lsls	r2, r3, #5
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	4413      	add	r3, r2
 80052a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	683a      	ldr	r2, [r7, #0]
 80052b0:	7812      	ldrb	r2, [r2, #0]
 80052b2:	0151      	lsls	r1, r2, #5
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	440a      	add	r2, r1
 80052b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052c0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	3301      	adds	r3, #1
 80052c6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f242 7210 	movw	r2, #10000	; 0x2710
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d902      	bls.n	80052d8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	75fb      	strb	r3, [r7, #23]
          break;
 80052d6:	e056      	b.n	8005386 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	015a      	lsls	r2, r3, #5
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	4413      	add	r3, r2
 80052e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80052ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80052f0:	d0e7      	beq.n	80052c2 <USB_EPStopXfer+0x82>
 80052f2:	e048      	b.n	8005386 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	015a      	lsls	r2, r3, #5
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	4413      	add	r3, r2
 80052fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005308:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800530c:	d13b      	bne.n	8005386 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	015a      	lsls	r2, r3, #5
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	4413      	add	r3, r2
 8005318:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	683a      	ldr	r2, [r7, #0]
 8005320:	7812      	ldrb	r2, [r2, #0]
 8005322:	0151      	lsls	r1, r2, #5
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	440a      	add	r2, r1
 8005328:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800532c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005330:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	781b      	ldrb	r3, [r3, #0]
 8005336:	015a      	lsls	r2, r3, #5
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	4413      	add	r3, r2
 800533c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	683a      	ldr	r2, [r7, #0]
 8005344:	7812      	ldrb	r2, [r2, #0]
 8005346:	0151      	lsls	r1, r2, #5
 8005348:	693a      	ldr	r2, [r7, #16]
 800534a:	440a      	add	r2, r1
 800534c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005350:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005354:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	3301      	adds	r3, #1
 800535a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f242 7210 	movw	r2, #10000	; 0x2710
 8005362:	4293      	cmp	r3, r2
 8005364:	d902      	bls.n	800536c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	75fb      	strb	r3, [r7, #23]
          break;
 800536a:	e00c      	b.n	8005386 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	015a      	lsls	r2, r3, #5
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	4413      	add	r3, r2
 8005376:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005380:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005384:	d0e7      	beq.n	8005356 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005386:	7dfb      	ldrb	r3, [r7, #23]
}
 8005388:	4618      	mov	r0, r3
 800538a:	371c      	adds	r7, #28
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005394:	b480      	push	{r7}
 8005396:	b089      	sub	sp, #36	; 0x24
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	4611      	mov	r1, r2
 80053a0:	461a      	mov	r2, r3
 80053a2:	460b      	mov	r3, r1
 80053a4:	71fb      	strb	r3, [r7, #7]
 80053a6:	4613      	mov	r3, r2
 80053a8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80053b2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d123      	bne.n	8005402 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80053ba:	88bb      	ldrh	r3, [r7, #4]
 80053bc:	3303      	adds	r3, #3
 80053be:	089b      	lsrs	r3, r3, #2
 80053c0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80053c2:	2300      	movs	r3, #0
 80053c4:	61bb      	str	r3, [r7, #24]
 80053c6:	e018      	b.n	80053fa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80053c8:	79fb      	ldrb	r3, [r7, #7]
 80053ca:	031a      	lsls	r2, r3, #12
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	4413      	add	r3, r2
 80053d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053d4:	461a      	mov	r2, r3
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6013      	str	r3, [r2, #0]
      pSrc++;
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	3301      	adds	r3, #1
 80053e0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	3301      	adds	r3, #1
 80053e6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	3301      	adds	r3, #1
 80053ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	3301      	adds	r3, #1
 80053f2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80053f4:	69bb      	ldr	r3, [r7, #24]
 80053f6:	3301      	adds	r3, #1
 80053f8:	61bb      	str	r3, [r7, #24]
 80053fa:	69ba      	ldr	r2, [r7, #24]
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d3e2      	bcc.n	80053c8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	3724      	adds	r7, #36	; 0x24
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005410:	b480      	push	{r7}
 8005412:	b08b      	sub	sp, #44	; 0x2c
 8005414:	af00      	add	r7, sp, #0
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	60b9      	str	r1, [r7, #8]
 800541a:	4613      	mov	r3, r2
 800541c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005426:	88fb      	ldrh	r3, [r7, #6]
 8005428:	089b      	lsrs	r3, r3, #2
 800542a:	b29b      	uxth	r3, r3
 800542c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800542e:	88fb      	ldrh	r3, [r7, #6]
 8005430:	f003 0303 	and.w	r3, r3, #3
 8005434:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005436:	2300      	movs	r3, #0
 8005438:	623b      	str	r3, [r7, #32]
 800543a:	e014      	b.n	8005466 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005446:	601a      	str	r2, [r3, #0]
    pDest++;
 8005448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544a:	3301      	adds	r3, #1
 800544c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800544e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005450:	3301      	adds	r3, #1
 8005452:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005456:	3301      	adds	r3, #1
 8005458:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800545a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545c:	3301      	adds	r3, #1
 800545e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	3301      	adds	r3, #1
 8005464:	623b      	str	r3, [r7, #32]
 8005466:	6a3a      	ldr	r2, [r7, #32]
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	429a      	cmp	r2, r3
 800546c:	d3e6      	bcc.n	800543c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800546e:	8bfb      	ldrh	r3, [r7, #30]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d01e      	beq.n	80054b2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005474:	2300      	movs	r3, #0
 8005476:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800547e:	461a      	mov	r2, r3
 8005480:	f107 0310 	add.w	r3, r7, #16
 8005484:	6812      	ldr	r2, [r2, #0]
 8005486:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	6a3b      	ldr	r3, [r7, #32]
 800548c:	b2db      	uxtb	r3, r3
 800548e:	00db      	lsls	r3, r3, #3
 8005490:	fa22 f303 	lsr.w	r3, r2, r3
 8005494:	b2da      	uxtb	r2, r3
 8005496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005498:	701a      	strb	r2, [r3, #0]
      i++;
 800549a:	6a3b      	ldr	r3, [r7, #32]
 800549c:	3301      	adds	r3, #1
 800549e:	623b      	str	r3, [r7, #32]
      pDest++;
 80054a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a2:	3301      	adds	r3, #1
 80054a4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80054a6:	8bfb      	ldrh	r3, [r7, #30]
 80054a8:	3b01      	subs	r3, #1
 80054aa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80054ac:	8bfb      	ldrh	r3, [r7, #30]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1ea      	bne.n	8005488 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80054b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80054b4:	4618      	mov	r0, r3
 80054b6:	372c      	adds	r7, #44	; 0x2c
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	785b      	ldrb	r3, [r3, #1]
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d12c      	bne.n	8005536 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	015a      	lsls	r2, r3, #5
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	4413      	add	r3, r2
 80054e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	db12      	blt.n	8005514 <USB_EPSetStall+0x54>
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d00f      	beq.n	8005514 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	015a      	lsls	r2, r3, #5
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	4413      	add	r3, r2
 80054fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	68ba      	ldr	r2, [r7, #8]
 8005504:	0151      	lsls	r1, r2, #5
 8005506:	68fa      	ldr	r2, [r7, #12]
 8005508:	440a      	add	r2, r1
 800550a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800550e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005512:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	015a      	lsls	r2, r3, #5
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	4413      	add	r3, r2
 800551c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68ba      	ldr	r2, [r7, #8]
 8005524:	0151      	lsls	r1, r2, #5
 8005526:	68fa      	ldr	r2, [r7, #12]
 8005528:	440a      	add	r2, r1
 800552a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800552e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005532:	6013      	str	r3, [r2, #0]
 8005534:	e02b      	b.n	800558e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	015a      	lsls	r2, r3, #5
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	4413      	add	r3, r2
 800553e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	db12      	blt.n	800556e <USB_EPSetStall+0xae>
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d00f      	beq.n	800556e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	015a      	lsls	r2, r3, #5
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	4413      	add	r3, r2
 8005556:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68ba      	ldr	r2, [r7, #8]
 800555e:	0151      	lsls	r1, r2, #5
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	440a      	add	r2, r1
 8005564:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005568:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800556c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	015a      	lsls	r2, r3, #5
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	4413      	add	r3, r2
 8005576:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	0151      	lsls	r1, r2, #5
 8005580:	68fa      	ldr	r2, [r7, #12]
 8005582:	440a      	add	r2, r1
 8005584:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005588:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800558c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3714      	adds	r7, #20
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr

0800559c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800559c:	b480      	push	{r7}
 800559e:	b085      	sub	sp, #20
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	785b      	ldrb	r3, [r3, #1]
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d128      	bne.n	800560a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	015a      	lsls	r2, r3, #5
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	4413      	add	r3, r2
 80055c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68ba      	ldr	r2, [r7, #8]
 80055c8:	0151      	lsls	r1, r2, #5
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	440a      	add	r2, r1
 80055ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055d2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80055d6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	791b      	ldrb	r3, [r3, #4]
 80055dc:	2b03      	cmp	r3, #3
 80055de:	d003      	beq.n	80055e8 <USB_EPClearStall+0x4c>
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	791b      	ldrb	r3, [r3, #4]
 80055e4:	2b02      	cmp	r3, #2
 80055e6:	d138      	bne.n	800565a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	015a      	lsls	r2, r3, #5
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	4413      	add	r3, r2
 80055f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	0151      	lsls	r1, r2, #5
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	440a      	add	r2, r1
 80055fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005606:	6013      	str	r3, [r2, #0]
 8005608:	e027      	b.n	800565a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	015a      	lsls	r2, r3, #5
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	4413      	add	r3, r2
 8005612:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68ba      	ldr	r2, [r7, #8]
 800561a:	0151      	lsls	r1, r2, #5
 800561c:	68fa      	ldr	r2, [r7, #12]
 800561e:	440a      	add	r2, r1
 8005620:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005624:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005628:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	791b      	ldrb	r3, [r3, #4]
 800562e:	2b03      	cmp	r3, #3
 8005630:	d003      	beq.n	800563a <USB_EPClearStall+0x9e>
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	791b      	ldrb	r3, [r3, #4]
 8005636:	2b02      	cmp	r3, #2
 8005638:	d10f      	bne.n	800565a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	015a      	lsls	r2, r3, #5
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	4413      	add	r3, r2
 8005642:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	0151      	lsls	r1, r2, #5
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	440a      	add	r2, r1
 8005650:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005658:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3714      	adds	r7, #20
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	460b      	mov	r3, r1
 8005672:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005686:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800568a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005692:	681a      	ldr	r2, [r3, #0]
 8005694:	78fb      	ldrb	r3, [r7, #3]
 8005696:	011b      	lsls	r3, r3, #4
 8005698:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800569c:	68f9      	ldr	r1, [r7, #12]
 800569e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80056a2:	4313      	orrs	r3, r2
 80056a4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3714      	adds	r7, #20
 80056ac:	46bd      	mov	sp, r7
 80056ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b2:	4770      	bx	lr

080056b4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80056ce:	f023 0303 	bic.w	r3, r3, #3
 80056d2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80056e2:	f023 0302 	bic.w	r3, r3, #2
 80056e6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr

080056f6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b085      	sub	sp, #20
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005710:	f023 0303 	bic.w	r3, r3, #3
 8005714:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005724:	f043 0302 	orr.w	r3, r3, #2
 8005728:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800572a:	2300      	movs	r3, #0
}
 800572c:	4618      	mov	r0, r3
 800572e:	3714      	adds	r7, #20
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	695b      	ldr	r3, [r3, #20]
 8005744:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	699b      	ldr	r3, [r3, #24]
 800574a:	68fa      	ldr	r2, [r7, #12]
 800574c:	4013      	ands	r3, r2
 800574e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005750:	68fb      	ldr	r3, [r7, #12]
}
 8005752:	4618      	mov	r0, r3
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr

0800575e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800575e:	b480      	push	{r7}
 8005760:	b085      	sub	sp, #20
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005770:	699b      	ldr	r3, [r3, #24]
 8005772:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800577a:	69db      	ldr	r3, [r3, #28]
 800577c:	68ba      	ldr	r2, [r7, #8]
 800577e:	4013      	ands	r3, r2
 8005780:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	0c1b      	lsrs	r3, r3, #16
}
 8005786:	4618      	mov	r0, r3
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005792:	b480      	push	{r7}
 8005794:	b085      	sub	sp, #20
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057a4:	699b      	ldr	r3, [r3, #24]
 80057a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057ae:	69db      	ldr	r3, [r3, #28]
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	4013      	ands	r3, r2
 80057b4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	b29b      	uxth	r3, r3
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3714      	adds	r7, #20
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr

080057c6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80057c6:	b480      	push	{r7}
 80057c8:	b085      	sub	sp, #20
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
 80057ce:	460b      	mov	r3, r1
 80057d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80057d6:	78fb      	ldrb	r3, [r7, #3]
 80057d8:	015a      	lsls	r2, r3, #5
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	4413      	add	r3, r2
 80057de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	68ba      	ldr	r2, [r7, #8]
 80057f0:	4013      	ands	r3, r2
 80057f2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80057f4:	68bb      	ldr	r3, [r7, #8]
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005802:	b480      	push	{r7}
 8005804:	b087      	sub	sp, #28
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
 800580a:	460b      	mov	r3, r1
 800580c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800581c:	697b      	ldr	r3, [r7, #20]
 800581e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005824:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005826:	78fb      	ldrb	r3, [r7, #3]
 8005828:	f003 030f 	and.w	r3, r3, #15
 800582c:	68fa      	ldr	r2, [r7, #12]
 800582e:	fa22 f303 	lsr.w	r3, r2, r3
 8005832:	01db      	lsls	r3, r3, #7
 8005834:	b2db      	uxtb	r3, r3
 8005836:	693a      	ldr	r2, [r7, #16]
 8005838:	4313      	orrs	r3, r2
 800583a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800583c:	78fb      	ldrb	r3, [r7, #3]
 800583e:	015a      	lsls	r2, r3, #5
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	4413      	add	r3, r2
 8005844:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	693a      	ldr	r2, [r7, #16]
 800584c:	4013      	ands	r3, r2
 800584e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005850:	68bb      	ldr	r3, [r7, #8]
}
 8005852:	4618      	mov	r0, r3
 8005854:	371c      	adds	r7, #28
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr

0800585e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800585e:	b480      	push	{r7}
 8005860:	b083      	sub	sp, #12
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	f003 0301 	and.w	r3, r3, #1
}
 800586e:	4618      	mov	r0, r3
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr

0800587a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800587a:	b480      	push	{r7}
 800587c:	b085      	sub	sp, #20
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005894:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005898:	f023 0307 	bic.w	r3, r3, #7
 800589c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	68fa      	ldr	r2, [r7, #12]
 80058a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80058ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058b0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3714      	adds	r7, #20
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	460b      	mov	r3, r1
 80058ca:	607a      	str	r2, [r7, #4]
 80058cc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	333c      	adds	r3, #60	; 0x3c
 80058d6:	3304      	adds	r3, #4
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	4a26      	ldr	r2, [pc, #152]	; (8005978 <USB_EP0_OutStart+0xb8>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d90a      	bls.n	80058fa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80058f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80058f4:	d101      	bne.n	80058fa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	e037      	b.n	800596a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005900:	461a      	mov	r2, r3
 8005902:	2300      	movs	r3, #0
 8005904:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005914:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005918:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005928:	f043 0318 	orr.w	r3, r3, #24
 800592c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	697a      	ldr	r2, [r7, #20]
 8005938:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800593c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005940:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005942:	7afb      	ldrb	r3, [r7, #11]
 8005944:	2b01      	cmp	r3, #1
 8005946:	d10f      	bne.n	8005968 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800594e:	461a      	mov	r2, r3
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005962:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005966:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	371c      	adds	r7, #28
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	4f54300a 	.word	0x4f54300a

0800597c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005984:	2300      	movs	r3, #0
 8005986:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	3301      	adds	r3, #1
 800598c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005994:	d901      	bls.n	800599a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e01b      	b.n	80059d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	daf2      	bge.n	8005988 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80059a2:	2300      	movs	r3, #0
 80059a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	691b      	ldr	r3, [r3, #16]
 80059aa:	f043 0201 	orr.w	r2, r3, #1
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	3301      	adds	r3, #1
 80059b6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80059be:	d901      	bls.n	80059c4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e006      	b.n	80059d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d0f0      	beq.n	80059b2 <USB_CoreReset+0x36>

  return HAL_OK;
 80059d0:	2300      	movs	r3, #0
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	3714      	adds	r7, #20
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
	...

080059e0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	460b      	mov	r3, r1
 80059ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80059ec:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80059f0:	f005 f9ec 	bl	800adcc <USBD_static_malloc>
 80059f4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d109      	bne.n	8005a10 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	32b0      	adds	r2, #176	; 0xb0
 8005a06:	2100      	movs	r1, #0
 8005a08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	e0d4      	b.n	8005bba <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005a10:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8005a14:	2100      	movs	r1, #0
 8005a16:	68f8      	ldr	r0, [r7, #12]
 8005a18:	f005 fb36 	bl	800b088 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	32b0      	adds	r2, #176	; 0xb0
 8005a26:	68f9      	ldr	r1, [r7, #12]
 8005a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	32b0      	adds	r2, #176	; 0xb0
 8005a36:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	7c1b      	ldrb	r3, [r3, #16]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d138      	bne.n	8005aba <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005a48:	4b5e      	ldr	r3, [pc, #376]	; (8005bc4 <USBD_CDC_Init+0x1e4>)
 8005a4a:	7819      	ldrb	r1, [r3, #0]
 8005a4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a50:	2202      	movs	r2, #2
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f005 f897 	bl	800ab86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005a58:	4b5a      	ldr	r3, [pc, #360]	; (8005bc4 <USBD_CDC_Init+0x1e4>)
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	f003 020f 	and.w	r2, r3, #15
 8005a60:	6879      	ldr	r1, [r7, #4]
 8005a62:	4613      	mov	r3, r2
 8005a64:	009b      	lsls	r3, r3, #2
 8005a66:	4413      	add	r3, r2
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	440b      	add	r3, r1
 8005a6c:	3324      	adds	r3, #36	; 0x24
 8005a6e:	2201      	movs	r2, #1
 8005a70:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005a72:	4b55      	ldr	r3, [pc, #340]	; (8005bc8 <USBD_CDC_Init+0x1e8>)
 8005a74:	7819      	ldrb	r1, [r3, #0]
 8005a76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f005 f882 	bl	800ab86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005a82:	4b51      	ldr	r3, [pc, #324]	; (8005bc8 <USBD_CDC_Init+0x1e8>)
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	f003 020f 	and.w	r2, r3, #15
 8005a8a:	6879      	ldr	r1, [r7, #4]
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4413      	add	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	440b      	add	r3, r1
 8005a96:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005a9e:	4b4b      	ldr	r3, [pc, #300]	; (8005bcc <USBD_CDC_Init+0x1ec>)
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	f003 020f 	and.w	r2, r3, #15
 8005aa6:	6879      	ldr	r1, [r7, #4]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	440b      	add	r3, r1
 8005ab2:	3326      	adds	r3, #38	; 0x26
 8005ab4:	2210      	movs	r2, #16
 8005ab6:	801a      	strh	r2, [r3, #0]
 8005ab8:	e035      	b.n	8005b26 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005aba:	4b42      	ldr	r3, [pc, #264]	; (8005bc4 <USBD_CDC_Init+0x1e4>)
 8005abc:	7819      	ldrb	r1, [r3, #0]
 8005abe:	2340      	movs	r3, #64	; 0x40
 8005ac0:	2202      	movs	r2, #2
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f005 f85f 	bl	800ab86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005ac8:	4b3e      	ldr	r3, [pc, #248]	; (8005bc4 <USBD_CDC_Init+0x1e4>)
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	f003 020f 	and.w	r2, r3, #15
 8005ad0:	6879      	ldr	r1, [r7, #4]
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	4413      	add	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	440b      	add	r3, r1
 8005adc:	3324      	adds	r3, #36	; 0x24
 8005ade:	2201      	movs	r2, #1
 8005ae0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005ae2:	4b39      	ldr	r3, [pc, #228]	; (8005bc8 <USBD_CDC_Init+0x1e8>)
 8005ae4:	7819      	ldrb	r1, [r3, #0]
 8005ae6:	2340      	movs	r3, #64	; 0x40
 8005ae8:	2202      	movs	r2, #2
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f005 f84b 	bl	800ab86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005af0:	4b35      	ldr	r3, [pc, #212]	; (8005bc8 <USBD_CDC_Init+0x1e8>)
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	f003 020f 	and.w	r2, r3, #15
 8005af8:	6879      	ldr	r1, [r7, #4]
 8005afa:	4613      	mov	r3, r2
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	4413      	add	r3, r2
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	440b      	add	r3, r1
 8005b04:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005b08:	2201      	movs	r2, #1
 8005b0a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005b0c:	4b2f      	ldr	r3, [pc, #188]	; (8005bcc <USBD_CDC_Init+0x1ec>)
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	f003 020f 	and.w	r2, r3, #15
 8005b14:	6879      	ldr	r1, [r7, #4]
 8005b16:	4613      	mov	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4413      	add	r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	440b      	add	r3, r1
 8005b20:	3326      	adds	r3, #38	; 0x26
 8005b22:	2210      	movs	r2, #16
 8005b24:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005b26:	4b29      	ldr	r3, [pc, #164]	; (8005bcc <USBD_CDC_Init+0x1ec>)
 8005b28:	7819      	ldrb	r1, [r3, #0]
 8005b2a:	2308      	movs	r3, #8
 8005b2c:	2203      	movs	r2, #3
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f005 f829 	bl	800ab86 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005b34:	4b25      	ldr	r3, [pc, #148]	; (8005bcc <USBD_CDC_Init+0x1ec>)
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	f003 020f 	and.w	r2, r3, #15
 8005b3c:	6879      	ldr	r1, [r7, #4]
 8005b3e:	4613      	mov	r3, r2
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	4413      	add	r3, r2
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	440b      	add	r3, r1
 8005b48:	3324      	adds	r3, #36	; 0x24
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	33b0      	adds	r3, #176	; 0xb0
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	4413      	add	r3, r2
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d101      	bne.n	8005b88 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005b84:	2302      	movs	r3, #2
 8005b86:	e018      	b.n	8005bba <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	7c1b      	ldrb	r3, [r3, #16]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d10a      	bne.n	8005ba6 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005b90:	4b0d      	ldr	r3, [pc, #52]	; (8005bc8 <USBD_CDC_Init+0x1e8>)
 8005b92:	7819      	ldrb	r1, [r3, #0]
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005b9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f005 f8e0 	bl	800ad64 <USBD_LL_PrepareReceive>
 8005ba4:	e008      	b.n	8005bb8 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005ba6:	4b08      	ldr	r3, [pc, #32]	; (8005bc8 <USBD_CDC_Init+0x1e8>)
 8005ba8:	7819      	ldrb	r1, [r3, #0]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005bb0:	2340      	movs	r3, #64	; 0x40
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f005 f8d6 	bl	800ad64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}
 8005bc2:	bf00      	nop
 8005bc4:	20000093 	.word	0x20000093
 8005bc8:	20000094 	.word	0x20000094
 8005bcc:	20000095 	.word	0x20000095

08005bd0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	460b      	mov	r3, r1
 8005bda:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005bdc:	4b3a      	ldr	r3, [pc, #232]	; (8005cc8 <USBD_CDC_DeInit+0xf8>)
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	4619      	mov	r1, r3
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f004 fff5 	bl	800abd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005be8:	4b37      	ldr	r3, [pc, #220]	; (8005cc8 <USBD_CDC_DeInit+0xf8>)
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	f003 020f 	and.w	r2, r3, #15
 8005bf0:	6879      	ldr	r1, [r7, #4]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	4413      	add	r3, r2
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	440b      	add	r3, r1
 8005bfc:	3324      	adds	r3, #36	; 0x24
 8005bfe:	2200      	movs	r2, #0
 8005c00:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005c02:	4b32      	ldr	r3, [pc, #200]	; (8005ccc <USBD_CDC_DeInit+0xfc>)
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	4619      	mov	r1, r3
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f004 ffe2 	bl	800abd2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005c0e:	4b2f      	ldr	r3, [pc, #188]	; (8005ccc <USBD_CDC_DeInit+0xfc>)
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	f003 020f 	and.w	r2, r3, #15
 8005c16:	6879      	ldr	r1, [r7, #4]
 8005c18:	4613      	mov	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	4413      	add	r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	440b      	add	r3, r1
 8005c22:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005c26:	2200      	movs	r2, #0
 8005c28:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005c2a:	4b29      	ldr	r3, [pc, #164]	; (8005cd0 <USBD_CDC_DeInit+0x100>)
 8005c2c:	781b      	ldrb	r3, [r3, #0]
 8005c2e:	4619      	mov	r1, r3
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f004 ffce 	bl	800abd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005c36:	4b26      	ldr	r3, [pc, #152]	; (8005cd0 <USBD_CDC_DeInit+0x100>)
 8005c38:	781b      	ldrb	r3, [r3, #0]
 8005c3a:	f003 020f 	and.w	r2, r3, #15
 8005c3e:	6879      	ldr	r1, [r7, #4]
 8005c40:	4613      	mov	r3, r2
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	4413      	add	r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	440b      	add	r3, r1
 8005c4a:	3324      	adds	r3, #36	; 0x24
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005c50:	4b1f      	ldr	r3, [pc, #124]	; (8005cd0 <USBD_CDC_DeInit+0x100>)
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	f003 020f 	and.w	r2, r3, #15
 8005c58:	6879      	ldr	r1, [r7, #4]
 8005c5a:	4613      	mov	r3, r2
 8005c5c:	009b      	lsls	r3, r3, #2
 8005c5e:	4413      	add	r3, r2
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	440b      	add	r3, r1
 8005c64:	3326      	adds	r3, #38	; 0x26
 8005c66:	2200      	movs	r2, #0
 8005c68:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	32b0      	adds	r2, #176	; 0xb0
 8005c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d01f      	beq.n	8005cbc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	33b0      	adds	r3, #176	; 0xb0
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	4413      	add	r3, r2
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	32b0      	adds	r2, #176	; 0xb0
 8005c9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f005 f8a2 	bl	800ade8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	32b0      	adds	r2, #176	; 0xb0
 8005cae:	2100      	movs	r1, #0
 8005cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}
 8005cc6:	bf00      	nop
 8005cc8:	20000093 	.word	0x20000093
 8005ccc:	20000094 	.word	0x20000094
 8005cd0:	20000095 	.word	0x20000095

08005cd4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b086      	sub	sp, #24
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
 8005cdc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	32b0      	adds	r2, #176	; 0xb0
 8005ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cec:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d101      	bne.n	8005d04 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e0bf      	b.n	8005e84 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	781b      	ldrb	r3, [r3, #0]
 8005d08:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d050      	beq.n	8005db2 <USBD_CDC_Setup+0xde>
 8005d10:	2b20      	cmp	r3, #32
 8005d12:	f040 80af 	bne.w	8005e74 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	88db      	ldrh	r3, [r3, #6]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d03a      	beq.n	8005d94 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	b25b      	sxtb	r3, r3
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	da1b      	bge.n	8005d60 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	33b0      	adds	r3, #176	; 0xb0
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4413      	add	r3, r2
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	683a      	ldr	r2, [r7, #0]
 8005d3c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005d3e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005d40:	683a      	ldr	r2, [r7, #0]
 8005d42:	88d2      	ldrh	r2, [r2, #6]
 8005d44:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	88db      	ldrh	r3, [r3, #6]
 8005d4a:	2b07      	cmp	r3, #7
 8005d4c:	bf28      	it	cs
 8005d4e:	2307      	movcs	r3, #7
 8005d50:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	89fa      	ldrh	r2, [r7, #14]
 8005d56:	4619      	mov	r1, r3
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f001 fd49 	bl	80077f0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005d5e:	e090      	b.n	8005e82 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	785a      	ldrb	r2, [r3, #1]
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	88db      	ldrh	r3, [r3, #6]
 8005d6e:	2b3f      	cmp	r3, #63	; 0x3f
 8005d70:	d803      	bhi.n	8005d7a <USBD_CDC_Setup+0xa6>
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	88db      	ldrh	r3, [r3, #6]
 8005d76:	b2da      	uxtb	r2, r3
 8005d78:	e000      	b.n	8005d7c <USBD_CDC_Setup+0xa8>
 8005d7a:	2240      	movs	r2, #64	; 0x40
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005d82:	6939      	ldr	r1, [r7, #16]
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f001 fd5b 	bl	8007848 <USBD_CtlPrepareRx>
      break;
 8005d92:	e076      	b.n	8005e82 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	33b0      	adds	r3, #176	; 0xb0
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	4413      	add	r3, r2
 8005da2:	685b      	ldr	r3, [r3, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	7850      	ldrb	r0, [r2, #1]
 8005daa:	2200      	movs	r2, #0
 8005dac:	6839      	ldr	r1, [r7, #0]
 8005dae:	4798      	blx	r3
      break;
 8005db0:	e067      	b.n	8005e82 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	785b      	ldrb	r3, [r3, #1]
 8005db6:	2b0b      	cmp	r3, #11
 8005db8:	d851      	bhi.n	8005e5e <USBD_CDC_Setup+0x18a>
 8005dba:	a201      	add	r2, pc, #4	; (adr r2, 8005dc0 <USBD_CDC_Setup+0xec>)
 8005dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dc0:	08005df1 	.word	0x08005df1
 8005dc4:	08005e6d 	.word	0x08005e6d
 8005dc8:	08005e5f 	.word	0x08005e5f
 8005dcc:	08005e5f 	.word	0x08005e5f
 8005dd0:	08005e5f 	.word	0x08005e5f
 8005dd4:	08005e5f 	.word	0x08005e5f
 8005dd8:	08005e5f 	.word	0x08005e5f
 8005ddc:	08005e5f 	.word	0x08005e5f
 8005de0:	08005e5f 	.word	0x08005e5f
 8005de4:	08005e5f 	.word	0x08005e5f
 8005de8:	08005e1b 	.word	0x08005e1b
 8005dec:	08005e45 	.word	0x08005e45
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	2b03      	cmp	r3, #3
 8005dfa:	d107      	bne.n	8005e0c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005dfc:	f107 030a 	add.w	r3, r7, #10
 8005e00:	2202      	movs	r2, #2
 8005e02:	4619      	mov	r1, r3
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f001 fcf3 	bl	80077f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005e0a:	e032      	b.n	8005e72 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005e0c:	6839      	ldr	r1, [r7, #0]
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f001 fc7d 	bl	800770e <USBD_CtlError>
            ret = USBD_FAIL;
 8005e14:	2303      	movs	r3, #3
 8005e16:	75fb      	strb	r3, [r7, #23]
          break;
 8005e18:	e02b      	b.n	8005e72 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	2b03      	cmp	r3, #3
 8005e24:	d107      	bne.n	8005e36 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005e26:	f107 030d 	add.w	r3, r7, #13
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f001 fcde 	bl	80077f0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005e34:	e01d      	b.n	8005e72 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005e36:	6839      	ldr	r1, [r7, #0]
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f001 fc68 	bl	800770e <USBD_CtlError>
            ret = USBD_FAIL;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	75fb      	strb	r3, [r7, #23]
          break;
 8005e42:	e016      	b.n	8005e72 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	2b03      	cmp	r3, #3
 8005e4e:	d00f      	beq.n	8005e70 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005e50:	6839      	ldr	r1, [r7, #0]
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f001 fc5b 	bl	800770e <USBD_CtlError>
            ret = USBD_FAIL;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005e5c:	e008      	b.n	8005e70 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005e5e:	6839      	ldr	r1, [r7, #0]
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f001 fc54 	bl	800770e <USBD_CtlError>
          ret = USBD_FAIL;
 8005e66:	2303      	movs	r3, #3
 8005e68:	75fb      	strb	r3, [r7, #23]
          break;
 8005e6a:	e002      	b.n	8005e72 <USBD_CDC_Setup+0x19e>
          break;
 8005e6c:	bf00      	nop
 8005e6e:	e008      	b.n	8005e82 <USBD_CDC_Setup+0x1ae>
          break;
 8005e70:	bf00      	nop
      }
      break;
 8005e72:	e006      	b.n	8005e82 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005e74:	6839      	ldr	r1, [r7, #0]
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f001 fc49 	bl	800770e <USBD_CtlError>
      ret = USBD_FAIL;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	75fb      	strb	r3, [r7, #23]
      break;
 8005e80:	bf00      	nop
  }

  return (uint8_t)ret;
 8005e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3718      	adds	r7, #24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	460b      	mov	r3, r1
 8005e96:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8005e9e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	32b0      	adds	r2, #176	; 0xb0
 8005eaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d101      	bne.n	8005eb6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e065      	b.n	8005f82 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	32b0      	adds	r2, #176	; 0xb0
 8005ec0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ec4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005ec6:	78fb      	ldrb	r3, [r7, #3]
 8005ec8:	f003 020f 	and.w	r2, r3, #15
 8005ecc:	6879      	ldr	r1, [r7, #4]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	4413      	add	r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	440b      	add	r3, r1
 8005ed8:	3318      	adds	r3, #24
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d02f      	beq.n	8005f40 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005ee0:	78fb      	ldrb	r3, [r7, #3]
 8005ee2:	f003 020f 	and.w	r2, r3, #15
 8005ee6:	6879      	ldr	r1, [r7, #4]
 8005ee8:	4613      	mov	r3, r2
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	4413      	add	r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	440b      	add	r3, r1
 8005ef2:	3318      	adds	r3, #24
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	78fb      	ldrb	r3, [r7, #3]
 8005ef8:	f003 010f 	and.w	r1, r3, #15
 8005efc:	68f8      	ldr	r0, [r7, #12]
 8005efe:	460b      	mov	r3, r1
 8005f00:	00db      	lsls	r3, r3, #3
 8005f02:	440b      	add	r3, r1
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	4403      	add	r3, r0
 8005f08:	331c      	adds	r3, #28
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	fbb2 f1f3 	udiv	r1, r2, r3
 8005f10:	fb01 f303 	mul.w	r3, r1, r3
 8005f14:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d112      	bne.n	8005f40 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005f1a:	78fb      	ldrb	r3, [r7, #3]
 8005f1c:	f003 020f 	and.w	r2, r3, #15
 8005f20:	6879      	ldr	r1, [r7, #4]
 8005f22:	4613      	mov	r3, r2
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	4413      	add	r3, r2
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	440b      	add	r3, r1
 8005f2c:	3318      	adds	r3, #24
 8005f2e:	2200      	movs	r2, #0
 8005f30:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005f32:	78f9      	ldrb	r1, [r7, #3]
 8005f34:	2300      	movs	r3, #0
 8005f36:	2200      	movs	r2, #0
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f004 fef2 	bl	800ad22 <USBD_LL_Transmit>
 8005f3e:	e01f      	b.n	8005f80 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	33b0      	adds	r3, #176	; 0xb0
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d010      	beq.n	8005f80 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	33b0      	adds	r3, #176	; 0xb0
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	4413      	add	r3, r2
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	691b      	ldr	r3, [r3, #16]
 8005f70:	68ba      	ldr	r2, [r7, #8]
 8005f72:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005f76:	68ba      	ldr	r2, [r7, #8]
 8005f78:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005f7c:	78fa      	ldrb	r2, [r7, #3]
 8005f7e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}

08005f8a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b084      	sub	sp, #16
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	6078      	str	r0, [r7, #4]
 8005f92:	460b      	mov	r3, r1
 8005f94:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	32b0      	adds	r2, #176	; 0xb0
 8005fa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fa4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	32b0      	adds	r2, #176	; 0xb0
 8005fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	e01a      	b.n	8005ff2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005fbc:	78fb      	ldrb	r3, [r7, #3]
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f004 fef0 	bl	800ada6 <USBD_LL_GetRxDataSize>
 8005fc6:	4602      	mov	r2, r0
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	33b0      	adds	r3, #176	; 0xb0
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	4413      	add	r3, r2
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005fec:	4611      	mov	r1, r2
 8005fee:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005ffa:	b580      	push	{r7, lr}
 8005ffc:	b084      	sub	sp, #16
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	32b0      	adds	r2, #176	; 0xb0
 800600c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006010:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d101      	bne.n	800601c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006018:	2303      	movs	r3, #3
 800601a:	e025      	b.n	8006068 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	33b0      	adds	r3, #176	; 0xb0
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	4413      	add	r3, r2
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d01a      	beq.n	8006066 <USBD_CDC_EP0_RxReady+0x6c>
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006036:	2bff      	cmp	r3, #255	; 0xff
 8006038:	d015      	beq.n	8006066 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	33b0      	adds	r3, #176	; 0xb0
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	4413      	add	r3, r2
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8006052:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006054:	68fa      	ldr	r2, [r7, #12]
 8006056:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800605a:	b292      	uxth	r2, r2
 800605c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	22ff      	movs	r2, #255	; 0xff
 8006062:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3710      	adds	r7, #16
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}

08006070 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006078:	2182      	movs	r1, #130	; 0x82
 800607a:	4818      	ldr	r0, [pc, #96]	; (80060dc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800607c:	f000 fd0f 	bl	8006a9e <USBD_GetEpDesc>
 8006080:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006082:	2101      	movs	r1, #1
 8006084:	4815      	ldr	r0, [pc, #84]	; (80060dc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006086:	f000 fd0a 	bl	8006a9e <USBD_GetEpDesc>
 800608a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800608c:	2181      	movs	r1, #129	; 0x81
 800608e:	4813      	ldr	r0, [pc, #76]	; (80060dc <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006090:	f000 fd05 	bl	8006a9e <USBD_GetEpDesc>
 8006094:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d002      	beq.n	80060a2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	2210      	movs	r2, #16
 80060a0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d006      	beq.n	80060b6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060b0:	711a      	strb	r2, [r3, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d006      	beq.n	80060ca <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060c4:	711a      	strb	r2, [r3, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2243      	movs	r2, #67	; 0x43
 80060ce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80060d0:	4b02      	ldr	r3, [pc, #8]	; (80060dc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3718      	adds	r7, #24
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	20000050 	.word	0x20000050

080060e0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80060e8:	2182      	movs	r1, #130	; 0x82
 80060ea:	4818      	ldr	r0, [pc, #96]	; (800614c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80060ec:	f000 fcd7 	bl	8006a9e <USBD_GetEpDesc>
 80060f0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80060f2:	2101      	movs	r1, #1
 80060f4:	4815      	ldr	r0, [pc, #84]	; (800614c <USBD_CDC_GetHSCfgDesc+0x6c>)
 80060f6:	f000 fcd2 	bl	8006a9e <USBD_GetEpDesc>
 80060fa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80060fc:	2181      	movs	r1, #129	; 0x81
 80060fe:	4813      	ldr	r0, [pc, #76]	; (800614c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006100:	f000 fccd 	bl	8006a9e <USBD_GetEpDesc>
 8006104:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d002      	beq.n	8006112 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	2210      	movs	r2, #16
 8006110:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d006      	beq.n	8006126 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	2200      	movs	r2, #0
 800611c:	711a      	strb	r2, [r3, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	f042 0202 	orr.w	r2, r2, #2
 8006124:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d006      	beq.n	800613a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	711a      	strb	r2, [r3, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	f042 0202 	orr.w	r2, r2, #2
 8006138:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2243      	movs	r2, #67	; 0x43
 800613e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006140:	4b02      	ldr	r3, [pc, #8]	; (800614c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006142:	4618      	mov	r0, r3
 8006144:	3718      	adds	r7, #24
 8006146:	46bd      	mov	sp, r7
 8006148:	bd80      	pop	{r7, pc}
 800614a:	bf00      	nop
 800614c:	20000050 	.word	0x20000050

08006150 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b086      	sub	sp, #24
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006158:	2182      	movs	r1, #130	; 0x82
 800615a:	4818      	ldr	r0, [pc, #96]	; (80061bc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800615c:	f000 fc9f 	bl	8006a9e <USBD_GetEpDesc>
 8006160:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006162:	2101      	movs	r1, #1
 8006164:	4815      	ldr	r0, [pc, #84]	; (80061bc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006166:	f000 fc9a 	bl	8006a9e <USBD_GetEpDesc>
 800616a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800616c:	2181      	movs	r1, #129	; 0x81
 800616e:	4813      	ldr	r0, [pc, #76]	; (80061bc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006170:	f000 fc95 	bl	8006a9e <USBD_GetEpDesc>
 8006174:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d002      	beq.n	8006182 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	2210      	movs	r2, #16
 8006180:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d006      	beq.n	8006196 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	2200      	movs	r2, #0
 800618c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006190:	711a      	strb	r2, [r3, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d006      	beq.n	80061aa <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	2200      	movs	r2, #0
 80061a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061a4:	711a      	strb	r2, [r3, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2243      	movs	r2, #67	; 0x43
 80061ae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80061b0:	4b02      	ldr	r3, [pc, #8]	; (80061bc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3718      	adds	r7, #24
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	20000050 	.word	0x20000050

080061c0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	220a      	movs	r2, #10
 80061cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80061ce:	4b03      	ldr	r3, [pc, #12]	; (80061dc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr
 80061dc:	2000000c 	.word	0x2000000c

080061e0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d101      	bne.n	80061f4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80061f0:	2303      	movs	r3, #3
 80061f2:	e009      	b.n	8006208 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	33b0      	adds	r3, #176	; 0xb0
 80061fe:	009b      	lsls	r3, r3, #2
 8006200:	4413      	add	r3, r2
 8006202:	683a      	ldr	r2, [r7, #0]
 8006204:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006214:	b480      	push	{r7}
 8006216:	b087      	sub	sp, #28
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	32b0      	adds	r2, #176	; 0xb0
 800622a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800622e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d101      	bne.n	800623a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006236:	2303      	movs	r3, #3
 8006238:	e008      	b.n	800624c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800623a:	697b      	ldr	r3, [r7, #20]
 800623c:	68ba      	ldr	r2, [r7, #8]
 800623e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	371c      	adds	r7, #28
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006258:	b480      	push	{r7}
 800625a:	b085      	sub	sp, #20
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	32b0      	adds	r2, #176	; 0xb0
 800626c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006270:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d101      	bne.n	800627c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006278:	2303      	movs	r3, #3
 800627a:	e004      	b.n	8006286 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	683a      	ldr	r2, [r7, #0]
 8006280:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3714      	adds	r7, #20
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
	...

08006294 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	32b0      	adds	r2, #176	; 0xb0
 80062a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062aa:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	32b0      	adds	r2, #176	; 0xb0
 80062b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d101      	bne.n	80062c2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80062be:	2303      	movs	r3, #3
 80062c0:	e018      	b.n	80062f4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	7c1b      	ldrb	r3, [r3, #16]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d10a      	bne.n	80062e0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80062ca:	4b0c      	ldr	r3, [pc, #48]	; (80062fc <USBD_CDC_ReceivePacket+0x68>)
 80062cc:	7819      	ldrb	r1, [r3, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80062d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f004 fd43 	bl	800ad64 <USBD_LL_PrepareReceive>
 80062de:	e008      	b.n	80062f2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80062e0:	4b06      	ldr	r3, [pc, #24]	; (80062fc <USBD_CDC_ReceivePacket+0x68>)
 80062e2:	7819      	ldrb	r1, [r3, #0]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80062ea:	2340      	movs	r3, #64	; 0x40
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f004 fd39 	bl	800ad64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80062f2:	2300      	movs	r3, #0
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3710      	adds	r7, #16
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	20000094 	.word	0x20000094

08006300 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b086      	sub	sp, #24
 8006304:	af00      	add	r7, sp, #0
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	60b9      	str	r1, [r7, #8]
 800630a:	4613      	mov	r3, r2
 800630c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d101      	bne.n	8006318 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006314:	2303      	movs	r3, #3
 8006316:	e01f      	b.n	8006358 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2200      	movs	r2, #0
 800631c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	2200      	movs	r2, #0
 800632c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d003      	beq.n	800633e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	79fa      	ldrb	r2, [r7, #7]
 800634a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800634c:	68f8      	ldr	r0, [r7, #12]
 800634e:	f004 fbb3 	bl	800aab8 <USBD_LL_Init>
 8006352:	4603      	mov	r3, r0
 8006354:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006356:	7dfb      	ldrb	r3, [r7, #23]
}
 8006358:	4618      	mov	r0, r3
 800635a:	3718      	adds	r7, #24
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800636a:	2300      	movs	r3, #0
 800636c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d101      	bne.n	8006378 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006374:	2303      	movs	r3, #3
 8006376:	e025      	b.n	80063c4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	683a      	ldr	r2, [r7, #0]
 800637c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	32ae      	adds	r2, #174	; 0xae
 800638a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800638e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00f      	beq.n	80063b4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	32ae      	adds	r2, #174	; 0xae
 800639e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a4:	f107 020e 	add.w	r2, r7, #14
 80063a8:	4610      	mov	r0, r2
 80063aa:	4798      	blx	r3
 80063ac:	4602      	mov	r2, r0
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80063ba:	1c5a      	adds	r2, r3, #1
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3710      	adds	r7, #16
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f004 fbbb 	bl	800ab50 <USBD_LL_Start>
 80063da:	4603      	mov	r3, r0
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3708      	adds	r7, #8
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}

080063e4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80063ec:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	370c      	adds	r7, #12
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr

080063fa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b084      	sub	sp, #16
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
 8006402:	460b      	mov	r3, r1
 8006404:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006406:	2300      	movs	r3, #0
 8006408:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006410:	2b00      	cmp	r3, #0
 8006412:	d009      	beq.n	8006428 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	78fa      	ldrb	r2, [r7, #3]
 800641e:	4611      	mov	r1, r2
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	4798      	blx	r3
 8006424:	4603      	mov	r3, r0
 8006426:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006428:	7bfb      	ldrb	r3, [r7, #15]
}
 800642a:	4618      	mov	r0, r3
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}

08006432 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b084      	sub	sp, #16
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]
 800643a:	460b      	mov	r3, r1
 800643c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800643e:	2300      	movs	r3, #0
 8006440:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	78fa      	ldrb	r2, [r7, #3]
 800644c:	4611      	mov	r1, r2
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	4798      	blx	r3
 8006452:	4603      	mov	r3, r0
 8006454:	2b00      	cmp	r3, #0
 8006456:	d001      	beq.n	800645c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006458:	2303      	movs	r3, #3
 800645a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800645c:	7bfb      	ldrb	r3, [r7, #15]
}
 800645e:	4618      	mov	r0, r3
 8006460:	3710      	adds	r7, #16
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b084      	sub	sp, #16
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
 800646e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006476:	6839      	ldr	r1, [r7, #0]
 8006478:	4618      	mov	r0, r3
 800647a:	f001 f90e 	bl	800769a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2201      	movs	r2, #1
 8006482:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800648c:	461a      	mov	r2, r3
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800649a:	f003 031f 	and.w	r3, r3, #31
 800649e:	2b02      	cmp	r3, #2
 80064a0:	d01a      	beq.n	80064d8 <USBD_LL_SetupStage+0x72>
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d822      	bhi.n	80064ec <USBD_LL_SetupStage+0x86>
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d002      	beq.n	80064b0 <USBD_LL_SetupStage+0x4a>
 80064aa:	2b01      	cmp	r3, #1
 80064ac:	d00a      	beq.n	80064c4 <USBD_LL_SetupStage+0x5e>
 80064ae:	e01d      	b.n	80064ec <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80064b6:	4619      	mov	r1, r3
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f000 fb65 	bl	8006b88 <USBD_StdDevReq>
 80064be:	4603      	mov	r3, r0
 80064c0:	73fb      	strb	r3, [r7, #15]
      break;
 80064c2:	e020      	b.n	8006506 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80064ca:	4619      	mov	r1, r3
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 fbcd 	bl	8006c6c <USBD_StdItfReq>
 80064d2:	4603      	mov	r3, r0
 80064d4:	73fb      	strb	r3, [r7, #15]
      break;
 80064d6:	e016      	b.n	8006506 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80064de:	4619      	mov	r1, r3
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f000 fc2f 	bl	8006d44 <USBD_StdEPReq>
 80064e6:	4603      	mov	r3, r0
 80064e8:	73fb      	strb	r3, [r7, #15]
      break;
 80064ea:	e00c      	b.n	8006506 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80064f2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	4619      	mov	r1, r3
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f004 fb88 	bl	800ac10 <USBD_LL_StallEP>
 8006500:	4603      	mov	r3, r0
 8006502:	73fb      	strb	r3, [r7, #15]
      break;
 8006504:	bf00      	nop
  }

  return ret;
 8006506:	7bfb      	ldrb	r3, [r7, #15]
}
 8006508:	4618      	mov	r0, r3
 800650a:	3710      	adds	r7, #16
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b086      	sub	sp, #24
 8006514:	af00      	add	r7, sp, #0
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	460b      	mov	r3, r1
 800651a:	607a      	str	r2, [r7, #4]
 800651c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800651e:	2300      	movs	r3, #0
 8006520:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8006522:	7afb      	ldrb	r3, [r7, #11]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d16e      	bne.n	8006606 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800652e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006536:	2b03      	cmp	r3, #3
 8006538:	f040 8098 	bne.w	800666c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	689a      	ldr	r2, [r3, #8]
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	429a      	cmp	r2, r3
 8006546:	d913      	bls.n	8006570 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	689a      	ldr	r2, [r3, #8]
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	1ad2      	subs	r2, r2, r3
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	68da      	ldr	r2, [r3, #12]
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	4293      	cmp	r3, r2
 8006560:	bf28      	it	cs
 8006562:	4613      	movcs	r3, r2
 8006564:	461a      	mov	r2, r3
 8006566:	6879      	ldr	r1, [r7, #4]
 8006568:	68f8      	ldr	r0, [r7, #12]
 800656a:	f001 f98a 	bl	8007882 <USBD_CtlContinueRx>
 800656e:	e07d      	b.n	800666c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006576:	f003 031f 	and.w	r3, r3, #31
 800657a:	2b02      	cmp	r3, #2
 800657c:	d014      	beq.n	80065a8 <USBD_LL_DataOutStage+0x98>
 800657e:	2b02      	cmp	r3, #2
 8006580:	d81d      	bhi.n	80065be <USBD_LL_DataOutStage+0xae>
 8006582:	2b00      	cmp	r3, #0
 8006584:	d002      	beq.n	800658c <USBD_LL_DataOutStage+0x7c>
 8006586:	2b01      	cmp	r3, #1
 8006588:	d003      	beq.n	8006592 <USBD_LL_DataOutStage+0x82>
 800658a:	e018      	b.n	80065be <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800658c:	2300      	movs	r3, #0
 800658e:	75bb      	strb	r3, [r7, #22]
            break;
 8006590:	e018      	b.n	80065c4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006598:	b2db      	uxtb	r3, r3
 800659a:	4619      	mov	r1, r3
 800659c:	68f8      	ldr	r0, [r7, #12]
 800659e:	f000 fa64 	bl	8006a6a <USBD_CoreFindIF>
 80065a2:	4603      	mov	r3, r0
 80065a4:	75bb      	strb	r3, [r7, #22]
            break;
 80065a6:	e00d      	b.n	80065c4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	4619      	mov	r1, r3
 80065b2:	68f8      	ldr	r0, [r7, #12]
 80065b4:	f000 fa66 	bl	8006a84 <USBD_CoreFindEP>
 80065b8:	4603      	mov	r3, r0
 80065ba:	75bb      	strb	r3, [r7, #22]
            break;
 80065bc:	e002      	b.n	80065c4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80065be:	2300      	movs	r3, #0
 80065c0:	75bb      	strb	r3, [r7, #22]
            break;
 80065c2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80065c4:	7dbb      	ldrb	r3, [r7, #22]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d119      	bne.n	80065fe <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	2b03      	cmp	r3, #3
 80065d4:	d113      	bne.n	80065fe <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80065d6:	7dba      	ldrb	r2, [r7, #22]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	32ae      	adds	r2, #174	; 0xae
 80065dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00b      	beq.n	80065fe <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80065e6:	7dba      	ldrb	r2, [r7, #22]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80065ee:	7dba      	ldrb	r2, [r7, #22]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	32ae      	adds	r2, #174	; 0xae
 80065f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80065fe:	68f8      	ldr	r0, [r7, #12]
 8006600:	f001 f950 	bl	80078a4 <USBD_CtlSendStatus>
 8006604:	e032      	b.n	800666c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006606:	7afb      	ldrb	r3, [r7, #11]
 8006608:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800660c:	b2db      	uxtb	r3, r3
 800660e:	4619      	mov	r1, r3
 8006610:	68f8      	ldr	r0, [r7, #12]
 8006612:	f000 fa37 	bl	8006a84 <USBD_CoreFindEP>
 8006616:	4603      	mov	r3, r0
 8006618:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800661a:	7dbb      	ldrb	r3, [r7, #22]
 800661c:	2bff      	cmp	r3, #255	; 0xff
 800661e:	d025      	beq.n	800666c <USBD_LL_DataOutStage+0x15c>
 8006620:	7dbb      	ldrb	r3, [r7, #22]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d122      	bne.n	800666c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800662c:	b2db      	uxtb	r3, r3
 800662e:	2b03      	cmp	r3, #3
 8006630:	d117      	bne.n	8006662 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006632:	7dba      	ldrb	r2, [r7, #22]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	32ae      	adds	r2, #174	; 0xae
 8006638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800663c:	699b      	ldr	r3, [r3, #24]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d00f      	beq.n	8006662 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006642:	7dba      	ldrb	r2, [r7, #22]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800664a:	7dba      	ldrb	r2, [r7, #22]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	32ae      	adds	r2, #174	; 0xae
 8006650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006654:	699b      	ldr	r3, [r3, #24]
 8006656:	7afa      	ldrb	r2, [r7, #11]
 8006658:	4611      	mov	r1, r2
 800665a:	68f8      	ldr	r0, [r7, #12]
 800665c:	4798      	blx	r3
 800665e:	4603      	mov	r3, r0
 8006660:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006662:	7dfb      	ldrb	r3, [r7, #23]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d001      	beq.n	800666c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006668:	7dfb      	ldrb	r3, [r7, #23]
 800666a:	e000      	b.n	800666e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	3718      	adds	r7, #24
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}

08006676 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006676:	b580      	push	{r7, lr}
 8006678:	b086      	sub	sp, #24
 800667a:	af00      	add	r7, sp, #0
 800667c:	60f8      	str	r0, [r7, #12]
 800667e:	460b      	mov	r3, r1
 8006680:	607a      	str	r2, [r7, #4]
 8006682:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006684:	7afb      	ldrb	r3, [r7, #11]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d16f      	bne.n	800676a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	3314      	adds	r3, #20
 800668e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006696:	2b02      	cmp	r3, #2
 8006698:	d15a      	bne.n	8006750 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	689a      	ldr	r2, [r3, #8]
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	429a      	cmp	r2, r3
 80066a4:	d914      	bls.n	80066d0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	689a      	ldr	r2, [r3, #8]
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	1ad2      	subs	r2, r2, r3
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	461a      	mov	r2, r3
 80066ba:	6879      	ldr	r1, [r7, #4]
 80066bc:	68f8      	ldr	r0, [r7, #12]
 80066be:	f001 f8b2 	bl	8007826 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80066c2:	2300      	movs	r3, #0
 80066c4:	2200      	movs	r2, #0
 80066c6:	2100      	movs	r1, #0
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f004 fb4b 	bl	800ad64 <USBD_LL_PrepareReceive>
 80066ce:	e03f      	b.n	8006750 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	68da      	ldr	r2, [r3, #12]
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	429a      	cmp	r2, r3
 80066da:	d11c      	bne.n	8006716 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d316      	bcc.n	8006716 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	685a      	ldr	r2, [r3, #4]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d20f      	bcs.n	8006716 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80066f6:	2200      	movs	r2, #0
 80066f8:	2100      	movs	r1, #0
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	f001 f893 	bl	8007826 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006708:	2300      	movs	r3, #0
 800670a:	2200      	movs	r2, #0
 800670c:	2100      	movs	r1, #0
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f004 fb28 	bl	800ad64 <USBD_LL_PrepareReceive>
 8006714:	e01c      	b.n	8006750 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b03      	cmp	r3, #3
 8006720:	d10f      	bne.n	8006742 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006728:	68db      	ldr	r3, [r3, #12]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d009      	beq.n	8006742 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2200      	movs	r2, #0
 8006732:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	68f8      	ldr	r0, [r7, #12]
 8006740:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006742:	2180      	movs	r1, #128	; 0x80
 8006744:	68f8      	ldr	r0, [r7, #12]
 8006746:	f004 fa63 	bl	800ac10 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800674a:	68f8      	ldr	r0, [r7, #12]
 800674c:	f001 f8bd 	bl	80078ca <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d03a      	beq.n	80067d0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800675a:	68f8      	ldr	r0, [r7, #12]
 800675c:	f7ff fe42 	bl	80063e4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006768:	e032      	b.n	80067d0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800676a:	7afb      	ldrb	r3, [r7, #11]
 800676c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006770:	b2db      	uxtb	r3, r3
 8006772:	4619      	mov	r1, r3
 8006774:	68f8      	ldr	r0, [r7, #12]
 8006776:	f000 f985 	bl	8006a84 <USBD_CoreFindEP>
 800677a:	4603      	mov	r3, r0
 800677c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800677e:	7dfb      	ldrb	r3, [r7, #23]
 8006780:	2bff      	cmp	r3, #255	; 0xff
 8006782:	d025      	beq.n	80067d0 <USBD_LL_DataInStage+0x15a>
 8006784:	7dfb      	ldrb	r3, [r7, #23]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d122      	bne.n	80067d0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006790:	b2db      	uxtb	r3, r3
 8006792:	2b03      	cmp	r3, #3
 8006794:	d11c      	bne.n	80067d0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006796:	7dfa      	ldrb	r2, [r7, #23]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	32ae      	adds	r2, #174	; 0xae
 800679c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067a0:	695b      	ldr	r3, [r3, #20]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d014      	beq.n	80067d0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80067a6:	7dfa      	ldrb	r2, [r7, #23]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80067ae:	7dfa      	ldrb	r2, [r7, #23]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	32ae      	adds	r2, #174	; 0xae
 80067b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067b8:	695b      	ldr	r3, [r3, #20]
 80067ba:	7afa      	ldrb	r2, [r7, #11]
 80067bc:	4611      	mov	r1, r2
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	4798      	blx	r3
 80067c2:	4603      	mov	r3, r0
 80067c4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80067c6:	7dbb      	ldrb	r3, [r7, #22]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d001      	beq.n	80067d0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80067cc:	7dbb      	ldrb	r3, [r7, #22]
 80067ce:	e000      	b.n	80067d2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80067da:	b580      	push	{r7, lr}
 80067dc:	b084      	sub	sp, #16
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80067e2:	2300      	movs	r3, #0
 80067e4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006812:	2b00      	cmp	r3, #0
 8006814:	d014      	beq.n	8006840 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00e      	beq.n	8006840 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	6852      	ldr	r2, [r2, #4]
 800682e:	b2d2      	uxtb	r2, r2
 8006830:	4611      	mov	r1, r2
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	4798      	blx	r3
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d001      	beq.n	8006840 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800683c:	2303      	movs	r3, #3
 800683e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006840:	2340      	movs	r3, #64	; 0x40
 8006842:	2200      	movs	r2, #0
 8006844:	2100      	movs	r1, #0
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f004 f99d 	bl	800ab86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2240      	movs	r2, #64	; 0x40
 8006858:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800685c:	2340      	movs	r3, #64	; 0x40
 800685e:	2200      	movs	r2, #0
 8006860:	2180      	movs	r1, #128	; 0x80
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f004 f98f 	bl	800ab86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2240      	movs	r2, #64	; 0x40
 8006872:	621a      	str	r2, [r3, #32]

  return ret;
 8006874:	7bfb      	ldrb	r3, [r7, #15]
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}

0800687e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800687e:	b480      	push	{r7}
 8006880:	b083      	sub	sp, #12
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
 8006886:	460b      	mov	r3, r1
 8006888:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	78fa      	ldrb	r2, [r7, #3]
 800688e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006890:	2300      	movs	r3, #0
}
 8006892:	4618      	mov	r0, r3
 8006894:	370c      	adds	r7, #12
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr

0800689e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800689e:	b480      	push	{r7}
 80068a0:	b083      	sub	sp, #12
 80068a2:	af00      	add	r7, sp, #0
 80068a4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	2b04      	cmp	r3, #4
 80068b0:	d006      	beq.n	80068c0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068b8:	b2da      	uxtb	r2, r3
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2204      	movs	r2, #4
 80068c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80068c8:	2300      	movs	r3, #0
}
 80068ca:	4618      	mov	r0, r3
 80068cc:	370c      	adds	r7, #12
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr

080068d6 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80068d6:	b480      	push	{r7}
 80068d8:	b083      	sub	sp, #12
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	2b04      	cmp	r3, #4
 80068e8:	d106      	bne.n	80068f8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80068f0:	b2da      	uxtb	r2, r3
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr

08006906 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006906:	b580      	push	{r7, lr}
 8006908:	b082      	sub	sp, #8
 800690a:	af00      	add	r7, sp, #0
 800690c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006914:	b2db      	uxtb	r3, r3
 8006916:	2b03      	cmp	r3, #3
 8006918:	d110      	bne.n	800693c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006920:	2b00      	cmp	r3, #0
 8006922:	d00b      	beq.n	800693c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800692a:	69db      	ldr	r3, [r3, #28]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d005      	beq.n	800693c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006936:	69db      	ldr	r3, [r3, #28]
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3708      	adds	r7, #8
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006946:	b580      	push	{r7, lr}
 8006948:	b082      	sub	sp, #8
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
 800694e:	460b      	mov	r3, r1
 8006950:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	32ae      	adds	r2, #174	; 0xae
 800695c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d101      	bne.n	8006968 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006964:	2303      	movs	r3, #3
 8006966:	e01c      	b.n	80069a2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800696e:	b2db      	uxtb	r3, r3
 8006970:	2b03      	cmp	r3, #3
 8006972:	d115      	bne.n	80069a0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	32ae      	adds	r2, #174	; 0xae
 800697e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00b      	beq.n	80069a0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	32ae      	adds	r2, #174	; 0xae
 8006992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006996:	6a1b      	ldr	r3, [r3, #32]
 8006998:	78fa      	ldrb	r2, [r7, #3]
 800699a:	4611      	mov	r1, r2
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3708      	adds	r7, #8
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}

080069aa <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b082      	sub	sp, #8
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
 80069b2:	460b      	mov	r3, r1
 80069b4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	32ae      	adds	r2, #174	; 0xae
 80069c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d101      	bne.n	80069cc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80069c8:	2303      	movs	r3, #3
 80069ca:	e01c      	b.n	8006a06 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	2b03      	cmp	r3, #3
 80069d6:	d115      	bne.n	8006a04 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	32ae      	adds	r2, #174	; 0xae
 80069e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00b      	beq.n	8006a04 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	32ae      	adds	r2, #174	; 0xae
 80069f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fc:	78fa      	ldrb	r2, [r7, #3]
 80069fe:	4611      	mov	r1, r2
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3708      	adds	r7, #8
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}

08006a0e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b083      	sub	sp, #12
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006a16:	2300      	movs	r3, #0
}
 8006a18:	4618      	mov	r0, r3
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d00e      	beq.n	8006a60 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	6852      	ldr	r2, [r2, #4]
 8006a4e:	b2d2      	uxtb	r2, r2
 8006a50:	4611      	mov	r1, r2
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	4798      	blx	r3
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d001      	beq.n	8006a60 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3710      	adds	r7, #16
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}

08006a6a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006a6a:	b480      	push	{r7}
 8006a6c:	b083      	sub	sp, #12
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
 8006a72:	460b      	mov	r3, r1
 8006a74:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006a76:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	460b      	mov	r3, r1
 8006a8e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006a90:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	370c      	adds	r7, #12
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr

08006a9e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006a9e:	b580      	push	{r7, lr}
 8006aa0:	b086      	sub	sp, #24
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	885b      	ldrh	r3, [r3, #2]
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	b29b      	uxth	r3, r3
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d920      	bls.n	8006b08 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006ace:	e013      	b.n	8006af8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006ad0:	f107 030a 	add.w	r3, r7, #10
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	6978      	ldr	r0, [r7, #20]
 8006ad8:	f000 f81b 	bl	8006b12 <USBD_GetNextDesc>
 8006adc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	785b      	ldrb	r3, [r3, #1]
 8006ae2:	2b05      	cmp	r3, #5
 8006ae4:	d108      	bne.n	8006af8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	789b      	ldrb	r3, [r3, #2]
 8006aee:	78fa      	ldrb	r2, [r7, #3]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d008      	beq.n	8006b06 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006af4:	2300      	movs	r3, #0
 8006af6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	885b      	ldrh	r3, [r3, #2]
 8006afc:	b29a      	uxth	r2, r3
 8006afe:	897b      	ldrh	r3, [r7, #10]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d8e5      	bhi.n	8006ad0 <USBD_GetEpDesc+0x32>
 8006b04:	e000      	b.n	8006b08 <USBD_GetEpDesc+0x6a>
          break;
 8006b06:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006b08:	693b      	ldr	r3, [r7, #16]
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3718      	adds	r7, #24
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006b12:	b480      	push	{r7}
 8006b14:	b085      	sub	sp, #20
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
 8006b1a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	881a      	ldrh	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	4413      	add	r3, r2
 8006b2c:	b29a      	uxth	r2, r3
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	781b      	ldrb	r3, [r3, #0]
 8006b36:	461a      	mov	r2, r3
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4413      	add	r3, r2
 8006b3c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3714      	adds	r7, #20
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b087      	sub	sp, #28
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	781b      	ldrb	r3, [r3, #0]
 8006b5c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	3301      	adds	r3, #1
 8006b62:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006b6a:	8a3b      	ldrh	r3, [r7, #16]
 8006b6c:	021b      	lsls	r3, r3, #8
 8006b6e:	b21a      	sxth	r2, r3
 8006b70:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	b21b      	sxth	r3, r3
 8006b78:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006b7a:	89fb      	ldrh	r3, [r7, #14]
}
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	371c      	adds	r7, #28
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b92:	2300      	movs	r3, #0
 8006b94:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b9e:	2b40      	cmp	r3, #64	; 0x40
 8006ba0:	d005      	beq.n	8006bae <USBD_StdDevReq+0x26>
 8006ba2:	2b40      	cmp	r3, #64	; 0x40
 8006ba4:	d857      	bhi.n	8006c56 <USBD_StdDevReq+0xce>
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d00f      	beq.n	8006bca <USBD_StdDevReq+0x42>
 8006baa:	2b20      	cmp	r3, #32
 8006bac:	d153      	bne.n	8006c56 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	32ae      	adds	r2, #174	; 0xae
 8006bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	6839      	ldr	r1, [r7, #0]
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	4798      	blx	r3
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	73fb      	strb	r3, [r7, #15]
      break;
 8006bc8:	e04a      	b.n	8006c60 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006bca:	683b      	ldr	r3, [r7, #0]
 8006bcc:	785b      	ldrb	r3, [r3, #1]
 8006bce:	2b09      	cmp	r3, #9
 8006bd0:	d83b      	bhi.n	8006c4a <USBD_StdDevReq+0xc2>
 8006bd2:	a201      	add	r2, pc, #4	; (adr r2, 8006bd8 <USBD_StdDevReq+0x50>)
 8006bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd8:	08006c2d 	.word	0x08006c2d
 8006bdc:	08006c41 	.word	0x08006c41
 8006be0:	08006c4b 	.word	0x08006c4b
 8006be4:	08006c37 	.word	0x08006c37
 8006be8:	08006c4b 	.word	0x08006c4b
 8006bec:	08006c0b 	.word	0x08006c0b
 8006bf0:	08006c01 	.word	0x08006c01
 8006bf4:	08006c4b 	.word	0x08006c4b
 8006bf8:	08006c23 	.word	0x08006c23
 8006bfc:	08006c15 	.word	0x08006c15
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006c00:	6839      	ldr	r1, [r7, #0]
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 fa3c 	bl	8007080 <USBD_GetDescriptor>
          break;
 8006c08:	e024      	b.n	8006c54 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006c0a:	6839      	ldr	r1, [r7, #0]
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 fba1 	bl	8007354 <USBD_SetAddress>
          break;
 8006c12:	e01f      	b.n	8006c54 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006c14:	6839      	ldr	r1, [r7, #0]
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 fbe0 	bl	80073dc <USBD_SetConfig>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	73fb      	strb	r3, [r7, #15]
          break;
 8006c20:	e018      	b.n	8006c54 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006c22:	6839      	ldr	r1, [r7, #0]
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 fc83 	bl	8007530 <USBD_GetConfig>
          break;
 8006c2a:	e013      	b.n	8006c54 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006c2c:	6839      	ldr	r1, [r7, #0]
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 fcb4 	bl	800759c <USBD_GetStatus>
          break;
 8006c34:	e00e      	b.n	8006c54 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006c36:	6839      	ldr	r1, [r7, #0]
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 fce3 	bl	8007604 <USBD_SetFeature>
          break;
 8006c3e:	e009      	b.n	8006c54 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006c40:	6839      	ldr	r1, [r7, #0]
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 fd07 	bl	8007656 <USBD_ClrFeature>
          break;
 8006c48:	e004      	b.n	8006c54 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006c4a:	6839      	ldr	r1, [r7, #0]
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 fd5e 	bl	800770e <USBD_CtlError>
          break;
 8006c52:	bf00      	nop
      }
      break;
 8006c54:	e004      	b.n	8006c60 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006c56:	6839      	ldr	r1, [r7, #0]
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 fd58 	bl	800770e <USBD_CtlError>
      break;
 8006c5e:	bf00      	nop
  }

  return ret;
 8006c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3710      	adds	r7, #16
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop

08006c6c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006c76:	2300      	movs	r3, #0
 8006c78:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	781b      	ldrb	r3, [r3, #0]
 8006c7e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006c82:	2b40      	cmp	r3, #64	; 0x40
 8006c84:	d005      	beq.n	8006c92 <USBD_StdItfReq+0x26>
 8006c86:	2b40      	cmp	r3, #64	; 0x40
 8006c88:	d852      	bhi.n	8006d30 <USBD_StdItfReq+0xc4>
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d001      	beq.n	8006c92 <USBD_StdItfReq+0x26>
 8006c8e:	2b20      	cmp	r3, #32
 8006c90:	d14e      	bne.n	8006d30 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	3b01      	subs	r3, #1
 8006c9c:	2b02      	cmp	r3, #2
 8006c9e:	d840      	bhi.n	8006d22 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	889b      	ldrh	r3, [r3, #4]
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d836      	bhi.n	8006d18 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	889b      	ldrh	r3, [r3, #4]
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	4619      	mov	r1, r3
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f7ff fed9 	bl	8006a6a <USBD_CoreFindIF>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006cbc:	7bbb      	ldrb	r3, [r7, #14]
 8006cbe:	2bff      	cmp	r3, #255	; 0xff
 8006cc0:	d01d      	beq.n	8006cfe <USBD_StdItfReq+0x92>
 8006cc2:	7bbb      	ldrb	r3, [r7, #14]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d11a      	bne.n	8006cfe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006cc8:	7bba      	ldrb	r2, [r7, #14]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	32ae      	adds	r2, #174	; 0xae
 8006cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d00f      	beq.n	8006cf8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006cd8:	7bba      	ldrb	r2, [r7, #14]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006ce0:	7bba      	ldrb	r2, [r7, #14]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	32ae      	adds	r2, #174	; 0xae
 8006ce6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	6839      	ldr	r1, [r7, #0]
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	4798      	blx	r3
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006cf6:	e004      	b.n	8006d02 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006cf8:	2303      	movs	r3, #3
 8006cfa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006cfc:	e001      	b.n	8006d02 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006cfe:	2303      	movs	r3, #3
 8006d00:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	88db      	ldrh	r3, [r3, #6]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d110      	bne.n	8006d2c <USBD_StdItfReq+0xc0>
 8006d0a:	7bfb      	ldrb	r3, [r7, #15]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d10d      	bne.n	8006d2c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 fdc7 	bl	80078a4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006d16:	e009      	b.n	8006d2c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006d18:	6839      	ldr	r1, [r7, #0]
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f000 fcf7 	bl	800770e <USBD_CtlError>
          break;
 8006d20:	e004      	b.n	8006d2c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006d22:	6839      	ldr	r1, [r7, #0]
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 fcf2 	bl	800770e <USBD_CtlError>
          break;
 8006d2a:	e000      	b.n	8006d2e <USBD_StdItfReq+0xc2>
          break;
 8006d2c:	bf00      	nop
      }
      break;
 8006d2e:	e004      	b.n	8006d3a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006d30:	6839      	ldr	r1, [r7, #0]
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 fceb 	bl	800770e <USBD_CtlError>
      break;
 8006d38:	bf00      	nop
  }

  return ret;
 8006d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3710      	adds	r7, #16
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006d4e:	2300      	movs	r3, #0
 8006d50:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	889b      	ldrh	r3, [r3, #4]
 8006d56:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006d60:	2b40      	cmp	r3, #64	; 0x40
 8006d62:	d007      	beq.n	8006d74 <USBD_StdEPReq+0x30>
 8006d64:	2b40      	cmp	r3, #64	; 0x40
 8006d66:	f200 817f 	bhi.w	8007068 <USBD_StdEPReq+0x324>
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d02a      	beq.n	8006dc4 <USBD_StdEPReq+0x80>
 8006d6e:	2b20      	cmp	r3, #32
 8006d70:	f040 817a 	bne.w	8007068 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006d74:	7bbb      	ldrb	r3, [r7, #14]
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f7ff fe83 	bl	8006a84 <USBD_CoreFindEP>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006d82:	7b7b      	ldrb	r3, [r7, #13]
 8006d84:	2bff      	cmp	r3, #255	; 0xff
 8006d86:	f000 8174 	beq.w	8007072 <USBD_StdEPReq+0x32e>
 8006d8a:	7b7b      	ldrb	r3, [r7, #13]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f040 8170 	bne.w	8007072 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006d92:	7b7a      	ldrb	r2, [r7, #13]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006d9a:	7b7a      	ldrb	r2, [r7, #13]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	32ae      	adds	r2, #174	; 0xae
 8006da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006da4:	689b      	ldr	r3, [r3, #8]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	f000 8163 	beq.w	8007072 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006dac:	7b7a      	ldrb	r2, [r7, #13]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	32ae      	adds	r2, #174	; 0xae
 8006db2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	6839      	ldr	r1, [r7, #0]
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	4798      	blx	r3
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006dc2:	e156      	b.n	8007072 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	785b      	ldrb	r3, [r3, #1]
 8006dc8:	2b03      	cmp	r3, #3
 8006dca:	d008      	beq.n	8006dde <USBD_StdEPReq+0x9a>
 8006dcc:	2b03      	cmp	r3, #3
 8006dce:	f300 8145 	bgt.w	800705c <USBD_StdEPReq+0x318>
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f000 809b 	beq.w	8006f0e <USBD_StdEPReq+0x1ca>
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d03c      	beq.n	8006e56 <USBD_StdEPReq+0x112>
 8006ddc:	e13e      	b.n	800705c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d002      	beq.n	8006df0 <USBD_StdEPReq+0xac>
 8006dea:	2b03      	cmp	r3, #3
 8006dec:	d016      	beq.n	8006e1c <USBD_StdEPReq+0xd8>
 8006dee:	e02c      	b.n	8006e4a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006df0:	7bbb      	ldrb	r3, [r7, #14]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00d      	beq.n	8006e12 <USBD_StdEPReq+0xce>
 8006df6:	7bbb      	ldrb	r3, [r7, #14]
 8006df8:	2b80      	cmp	r3, #128	; 0x80
 8006dfa:	d00a      	beq.n	8006e12 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006dfc:	7bbb      	ldrb	r3, [r7, #14]
 8006dfe:	4619      	mov	r1, r3
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f003 ff05 	bl	800ac10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006e06:	2180      	movs	r1, #128	; 0x80
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f003 ff01 	bl	800ac10 <USBD_LL_StallEP>
 8006e0e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006e10:	e020      	b.n	8006e54 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006e12:	6839      	ldr	r1, [r7, #0]
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f000 fc7a 	bl	800770e <USBD_CtlError>
              break;
 8006e1a:	e01b      	b.n	8006e54 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	885b      	ldrh	r3, [r3, #2]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d10e      	bne.n	8006e42 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006e24:	7bbb      	ldrb	r3, [r7, #14]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00b      	beq.n	8006e42 <USBD_StdEPReq+0xfe>
 8006e2a:	7bbb      	ldrb	r3, [r7, #14]
 8006e2c:	2b80      	cmp	r3, #128	; 0x80
 8006e2e:	d008      	beq.n	8006e42 <USBD_StdEPReq+0xfe>
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	88db      	ldrh	r3, [r3, #6]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d104      	bne.n	8006e42 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006e38:	7bbb      	ldrb	r3, [r7, #14]
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f003 fee7 	bl	800ac10 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f000 fd2e 	bl	80078a4 <USBD_CtlSendStatus>

              break;
 8006e48:	e004      	b.n	8006e54 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006e4a:	6839      	ldr	r1, [r7, #0]
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f000 fc5e 	bl	800770e <USBD_CtlError>
              break;
 8006e52:	bf00      	nop
          }
          break;
 8006e54:	e107      	b.n	8007066 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b02      	cmp	r3, #2
 8006e60:	d002      	beq.n	8006e68 <USBD_StdEPReq+0x124>
 8006e62:	2b03      	cmp	r3, #3
 8006e64:	d016      	beq.n	8006e94 <USBD_StdEPReq+0x150>
 8006e66:	e04b      	b.n	8006f00 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006e68:	7bbb      	ldrb	r3, [r7, #14]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d00d      	beq.n	8006e8a <USBD_StdEPReq+0x146>
 8006e6e:	7bbb      	ldrb	r3, [r7, #14]
 8006e70:	2b80      	cmp	r3, #128	; 0x80
 8006e72:	d00a      	beq.n	8006e8a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006e74:	7bbb      	ldrb	r3, [r7, #14]
 8006e76:	4619      	mov	r1, r3
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f003 fec9 	bl	800ac10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006e7e:	2180      	movs	r1, #128	; 0x80
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f003 fec5 	bl	800ac10 <USBD_LL_StallEP>
 8006e86:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006e88:	e040      	b.n	8006f0c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006e8a:	6839      	ldr	r1, [r7, #0]
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 fc3e 	bl	800770e <USBD_CtlError>
              break;
 8006e92:	e03b      	b.n	8006f0c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	885b      	ldrh	r3, [r3, #2]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d136      	bne.n	8006f0a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006e9c:	7bbb      	ldrb	r3, [r7, #14]
 8006e9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d004      	beq.n	8006eb0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006ea6:	7bbb      	ldrb	r3, [r7, #14]
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f003 fecf 	bl	800ac4e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f000 fcf7 	bl	80078a4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006eb6:	7bbb      	ldrb	r3, [r7, #14]
 8006eb8:	4619      	mov	r1, r3
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f7ff fde2 	bl	8006a84 <USBD_CoreFindEP>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006ec4:	7b7b      	ldrb	r3, [r7, #13]
 8006ec6:	2bff      	cmp	r3, #255	; 0xff
 8006ec8:	d01f      	beq.n	8006f0a <USBD_StdEPReq+0x1c6>
 8006eca:	7b7b      	ldrb	r3, [r7, #13]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d11c      	bne.n	8006f0a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006ed0:	7b7a      	ldrb	r2, [r7, #13]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006ed8:	7b7a      	ldrb	r2, [r7, #13]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	32ae      	adds	r2, #174	; 0xae
 8006ede:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d010      	beq.n	8006f0a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006ee8:	7b7a      	ldrb	r2, [r7, #13]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	32ae      	adds	r2, #174	; 0xae
 8006eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	6839      	ldr	r1, [r7, #0]
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	4798      	blx	r3
 8006efa:	4603      	mov	r3, r0
 8006efc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006efe:	e004      	b.n	8006f0a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006f00:	6839      	ldr	r1, [r7, #0]
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 fc03 	bl	800770e <USBD_CtlError>
              break;
 8006f08:	e000      	b.n	8006f0c <USBD_StdEPReq+0x1c8>
              break;
 8006f0a:	bf00      	nop
          }
          break;
 8006f0c:	e0ab      	b.n	8007066 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	2b02      	cmp	r3, #2
 8006f18:	d002      	beq.n	8006f20 <USBD_StdEPReq+0x1dc>
 8006f1a:	2b03      	cmp	r3, #3
 8006f1c:	d032      	beq.n	8006f84 <USBD_StdEPReq+0x240>
 8006f1e:	e097      	b.n	8007050 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006f20:	7bbb      	ldrb	r3, [r7, #14]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d007      	beq.n	8006f36 <USBD_StdEPReq+0x1f2>
 8006f26:	7bbb      	ldrb	r3, [r7, #14]
 8006f28:	2b80      	cmp	r3, #128	; 0x80
 8006f2a:	d004      	beq.n	8006f36 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006f2c:	6839      	ldr	r1, [r7, #0]
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 fbed 	bl	800770e <USBD_CtlError>
                break;
 8006f34:	e091      	b.n	800705a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006f36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	da0b      	bge.n	8006f56 <USBD_StdEPReq+0x212>
 8006f3e:	7bbb      	ldrb	r3, [r7, #14]
 8006f40:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f44:	4613      	mov	r3, r2
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	4413      	add	r3, r2
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	3310      	adds	r3, #16
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	4413      	add	r3, r2
 8006f52:	3304      	adds	r3, #4
 8006f54:	e00b      	b.n	8006f6e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006f56:	7bbb      	ldrb	r3, [r7, #14]
 8006f58:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	009b      	lsls	r3, r3, #2
 8006f60:	4413      	add	r3, r2
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	3304      	adds	r3, #4
 8006f6e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	2200      	movs	r2, #0
 8006f74:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	2202      	movs	r2, #2
 8006f7a:	4619      	mov	r1, r3
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f000 fc37 	bl	80077f0 <USBD_CtlSendData>
              break;
 8006f82:	e06a      	b.n	800705a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006f84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	da11      	bge.n	8006fb0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006f8c:	7bbb      	ldrb	r3, [r7, #14]
 8006f8e:	f003 020f 	and.w	r2, r3, #15
 8006f92:	6879      	ldr	r1, [r7, #4]
 8006f94:	4613      	mov	r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	4413      	add	r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	440b      	add	r3, r1
 8006f9e:	3324      	adds	r3, #36	; 0x24
 8006fa0:	881b      	ldrh	r3, [r3, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d117      	bne.n	8006fd6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006fa6:	6839      	ldr	r1, [r7, #0]
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 fbb0 	bl	800770e <USBD_CtlError>
                  break;
 8006fae:	e054      	b.n	800705a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006fb0:	7bbb      	ldrb	r3, [r7, #14]
 8006fb2:	f003 020f 	and.w	r2, r3, #15
 8006fb6:	6879      	ldr	r1, [r7, #4]
 8006fb8:	4613      	mov	r3, r2
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	4413      	add	r3, r2
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	440b      	add	r3, r1
 8006fc2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006fc6:	881b      	ldrh	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d104      	bne.n	8006fd6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006fcc:	6839      	ldr	r1, [r7, #0]
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 fb9d 	bl	800770e <USBD_CtlError>
                  break;
 8006fd4:	e041      	b.n	800705a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006fd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	da0b      	bge.n	8006ff6 <USBD_StdEPReq+0x2b2>
 8006fde:	7bbb      	ldrb	r3, [r7, #14]
 8006fe0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006fe4:	4613      	mov	r3, r2
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	4413      	add	r3, r2
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	3310      	adds	r3, #16
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	4413      	add	r3, r2
 8006ff2:	3304      	adds	r3, #4
 8006ff4:	e00b      	b.n	800700e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006ff6:	7bbb      	ldrb	r3, [r7, #14]
 8006ff8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	009b      	lsls	r3, r3, #2
 8007000:	4413      	add	r3, r2
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	4413      	add	r3, r2
 800700c:	3304      	adds	r3, #4
 800700e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007010:	7bbb      	ldrb	r3, [r7, #14]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d002      	beq.n	800701c <USBD_StdEPReq+0x2d8>
 8007016:	7bbb      	ldrb	r3, [r7, #14]
 8007018:	2b80      	cmp	r3, #128	; 0x80
 800701a:	d103      	bne.n	8007024 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	2200      	movs	r2, #0
 8007020:	601a      	str	r2, [r3, #0]
 8007022:	e00e      	b.n	8007042 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007024:	7bbb      	ldrb	r3, [r7, #14]
 8007026:	4619      	mov	r1, r3
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f003 fe2f 	bl	800ac8c <USBD_LL_IsStallEP>
 800702e:	4603      	mov	r3, r0
 8007030:	2b00      	cmp	r3, #0
 8007032:	d003      	beq.n	800703c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	2201      	movs	r2, #1
 8007038:	601a      	str	r2, [r3, #0]
 800703a:	e002      	b.n	8007042 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	2200      	movs	r2, #0
 8007040:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	2202      	movs	r2, #2
 8007046:	4619      	mov	r1, r3
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f000 fbd1 	bl	80077f0 <USBD_CtlSendData>
              break;
 800704e:	e004      	b.n	800705a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8007050:	6839      	ldr	r1, [r7, #0]
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 fb5b 	bl	800770e <USBD_CtlError>
              break;
 8007058:	bf00      	nop
          }
          break;
 800705a:	e004      	b.n	8007066 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800705c:	6839      	ldr	r1, [r7, #0]
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fb55 	bl	800770e <USBD_CtlError>
          break;
 8007064:	bf00      	nop
      }
      break;
 8007066:	e005      	b.n	8007074 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8007068:	6839      	ldr	r1, [r7, #0]
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 fb4f 	bl	800770e <USBD_CtlError>
      break;
 8007070:	e000      	b.n	8007074 <USBD_StdEPReq+0x330>
      break;
 8007072:	bf00      	nop
  }

  return ret;
 8007074:	7bfb      	ldrb	r3, [r7, #15]
}
 8007076:	4618      	mov	r0, r3
 8007078:	3710      	adds	r7, #16
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
	...

08007080 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800708a:	2300      	movs	r3, #0
 800708c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800708e:	2300      	movs	r3, #0
 8007090:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007092:	2300      	movs	r3, #0
 8007094:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	885b      	ldrh	r3, [r3, #2]
 800709a:	0a1b      	lsrs	r3, r3, #8
 800709c:	b29b      	uxth	r3, r3
 800709e:	3b01      	subs	r3, #1
 80070a0:	2b06      	cmp	r3, #6
 80070a2:	f200 8128 	bhi.w	80072f6 <USBD_GetDescriptor+0x276>
 80070a6:	a201      	add	r2, pc, #4	; (adr r2, 80070ac <USBD_GetDescriptor+0x2c>)
 80070a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ac:	080070c9 	.word	0x080070c9
 80070b0:	080070e1 	.word	0x080070e1
 80070b4:	08007121 	.word	0x08007121
 80070b8:	080072f7 	.word	0x080072f7
 80070bc:	080072f7 	.word	0x080072f7
 80070c0:	08007297 	.word	0x08007297
 80070c4:	080072c3 	.word	0x080072c3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	7c12      	ldrb	r2, [r2, #16]
 80070d4:	f107 0108 	add.w	r1, r7, #8
 80070d8:	4610      	mov	r0, r2
 80070da:	4798      	blx	r3
 80070dc:	60f8      	str	r0, [r7, #12]
      break;
 80070de:	e112      	b.n	8007306 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	7c1b      	ldrb	r3, [r3, #16]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d10d      	bne.n	8007104 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070f0:	f107 0208 	add.w	r2, r7, #8
 80070f4:	4610      	mov	r0, r2
 80070f6:	4798      	blx	r3
 80070f8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	3301      	adds	r3, #1
 80070fe:	2202      	movs	r2, #2
 8007100:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007102:	e100      	b.n	8007306 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800710a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800710c:	f107 0208 	add.w	r2, r7, #8
 8007110:	4610      	mov	r0, r2
 8007112:	4798      	blx	r3
 8007114:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	3301      	adds	r3, #1
 800711a:	2202      	movs	r2, #2
 800711c:	701a      	strb	r2, [r3, #0]
      break;
 800711e:	e0f2      	b.n	8007306 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	885b      	ldrh	r3, [r3, #2]
 8007124:	b2db      	uxtb	r3, r3
 8007126:	2b05      	cmp	r3, #5
 8007128:	f200 80ac 	bhi.w	8007284 <USBD_GetDescriptor+0x204>
 800712c:	a201      	add	r2, pc, #4	; (adr r2, 8007134 <USBD_GetDescriptor+0xb4>)
 800712e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007132:	bf00      	nop
 8007134:	0800714d 	.word	0x0800714d
 8007138:	08007181 	.word	0x08007181
 800713c:	080071b5 	.word	0x080071b5
 8007140:	080071e9 	.word	0x080071e9
 8007144:	0800721d 	.word	0x0800721d
 8007148:	08007251 	.word	0x08007251
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d00b      	beq.n	8007170 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	7c12      	ldrb	r2, [r2, #16]
 8007164:	f107 0108 	add.w	r1, r7, #8
 8007168:	4610      	mov	r0, r2
 800716a:	4798      	blx	r3
 800716c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800716e:	e091      	b.n	8007294 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007170:	6839      	ldr	r1, [r7, #0]
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 facb 	bl	800770e <USBD_CtlError>
            err++;
 8007178:	7afb      	ldrb	r3, [r7, #11]
 800717a:	3301      	adds	r3, #1
 800717c:	72fb      	strb	r3, [r7, #11]
          break;
 800717e:	e089      	b.n	8007294 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00b      	beq.n	80071a4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	687a      	ldr	r2, [r7, #4]
 8007196:	7c12      	ldrb	r2, [r2, #16]
 8007198:	f107 0108 	add.w	r1, r7, #8
 800719c:	4610      	mov	r0, r2
 800719e:	4798      	blx	r3
 80071a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80071a2:	e077      	b.n	8007294 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80071a4:	6839      	ldr	r1, [r7, #0]
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fab1 	bl	800770e <USBD_CtlError>
            err++;
 80071ac:	7afb      	ldrb	r3, [r7, #11]
 80071ae:	3301      	adds	r3, #1
 80071b0:	72fb      	strb	r3, [r7, #11]
          break;
 80071b2:	e06f      	b.n	8007294 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d00b      	beq.n	80071d8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071c6:	68db      	ldr	r3, [r3, #12]
 80071c8:	687a      	ldr	r2, [r7, #4]
 80071ca:	7c12      	ldrb	r2, [r2, #16]
 80071cc:	f107 0108 	add.w	r1, r7, #8
 80071d0:	4610      	mov	r0, r2
 80071d2:	4798      	blx	r3
 80071d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80071d6:	e05d      	b.n	8007294 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80071d8:	6839      	ldr	r1, [r7, #0]
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 fa97 	bl	800770e <USBD_CtlError>
            err++;
 80071e0:	7afb      	ldrb	r3, [r7, #11]
 80071e2:	3301      	adds	r3, #1
 80071e4:	72fb      	strb	r3, [r7, #11]
          break;
 80071e6:	e055      	b.n	8007294 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071ee:	691b      	ldr	r3, [r3, #16]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d00b      	beq.n	800720c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071fa:	691b      	ldr	r3, [r3, #16]
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	7c12      	ldrb	r2, [r2, #16]
 8007200:	f107 0108 	add.w	r1, r7, #8
 8007204:	4610      	mov	r0, r2
 8007206:	4798      	blx	r3
 8007208:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800720a:	e043      	b.n	8007294 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800720c:	6839      	ldr	r1, [r7, #0]
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fa7d 	bl	800770e <USBD_CtlError>
            err++;
 8007214:	7afb      	ldrb	r3, [r7, #11]
 8007216:	3301      	adds	r3, #1
 8007218:	72fb      	strb	r3, [r7, #11]
          break;
 800721a:	e03b      	b.n	8007294 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007222:	695b      	ldr	r3, [r3, #20]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d00b      	beq.n	8007240 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800722e:	695b      	ldr	r3, [r3, #20]
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	7c12      	ldrb	r2, [r2, #16]
 8007234:	f107 0108 	add.w	r1, r7, #8
 8007238:	4610      	mov	r0, r2
 800723a:	4798      	blx	r3
 800723c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800723e:	e029      	b.n	8007294 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007240:	6839      	ldr	r1, [r7, #0]
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 fa63 	bl	800770e <USBD_CtlError>
            err++;
 8007248:	7afb      	ldrb	r3, [r7, #11]
 800724a:	3301      	adds	r3, #1
 800724c:	72fb      	strb	r3, [r7, #11]
          break;
 800724e:	e021      	b.n	8007294 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007256:	699b      	ldr	r3, [r3, #24]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d00b      	beq.n	8007274 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007262:	699b      	ldr	r3, [r3, #24]
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	7c12      	ldrb	r2, [r2, #16]
 8007268:	f107 0108 	add.w	r1, r7, #8
 800726c:	4610      	mov	r0, r2
 800726e:	4798      	blx	r3
 8007270:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007272:	e00f      	b.n	8007294 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007274:	6839      	ldr	r1, [r7, #0]
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 fa49 	bl	800770e <USBD_CtlError>
            err++;
 800727c:	7afb      	ldrb	r3, [r7, #11]
 800727e:	3301      	adds	r3, #1
 8007280:	72fb      	strb	r3, [r7, #11]
          break;
 8007282:	e007      	b.n	8007294 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007284:	6839      	ldr	r1, [r7, #0]
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f000 fa41 	bl	800770e <USBD_CtlError>
          err++;
 800728c:	7afb      	ldrb	r3, [r7, #11]
 800728e:	3301      	adds	r3, #1
 8007290:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007292:	bf00      	nop
      }
      break;
 8007294:	e037      	b.n	8007306 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	7c1b      	ldrb	r3, [r3, #16]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d109      	bne.n	80072b2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072a6:	f107 0208 	add.w	r2, r7, #8
 80072aa:	4610      	mov	r0, r2
 80072ac:	4798      	blx	r3
 80072ae:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80072b0:	e029      	b.n	8007306 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80072b2:	6839      	ldr	r1, [r7, #0]
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 fa2a 	bl	800770e <USBD_CtlError>
        err++;
 80072ba:	7afb      	ldrb	r3, [r7, #11]
 80072bc:	3301      	adds	r3, #1
 80072be:	72fb      	strb	r3, [r7, #11]
      break;
 80072c0:	e021      	b.n	8007306 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	7c1b      	ldrb	r3, [r3, #16]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10d      	bne.n	80072e6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d2:	f107 0208 	add.w	r2, r7, #8
 80072d6:	4610      	mov	r0, r2
 80072d8:	4798      	blx	r3
 80072da:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	3301      	adds	r3, #1
 80072e0:	2207      	movs	r2, #7
 80072e2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80072e4:	e00f      	b.n	8007306 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80072e6:	6839      	ldr	r1, [r7, #0]
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	f000 fa10 	bl	800770e <USBD_CtlError>
        err++;
 80072ee:	7afb      	ldrb	r3, [r7, #11]
 80072f0:	3301      	adds	r3, #1
 80072f2:	72fb      	strb	r3, [r7, #11]
      break;
 80072f4:	e007      	b.n	8007306 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80072f6:	6839      	ldr	r1, [r7, #0]
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 fa08 	bl	800770e <USBD_CtlError>
      err++;
 80072fe:	7afb      	ldrb	r3, [r7, #11]
 8007300:	3301      	adds	r3, #1
 8007302:	72fb      	strb	r3, [r7, #11]
      break;
 8007304:	bf00      	nop
  }

  if (err != 0U)
 8007306:	7afb      	ldrb	r3, [r7, #11]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d11e      	bne.n	800734a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	88db      	ldrh	r3, [r3, #6]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d016      	beq.n	8007342 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007314:	893b      	ldrh	r3, [r7, #8]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00e      	beq.n	8007338 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	88da      	ldrh	r2, [r3, #6]
 800731e:	893b      	ldrh	r3, [r7, #8]
 8007320:	4293      	cmp	r3, r2
 8007322:	bf28      	it	cs
 8007324:	4613      	movcs	r3, r2
 8007326:	b29b      	uxth	r3, r3
 8007328:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800732a:	893b      	ldrh	r3, [r7, #8]
 800732c:	461a      	mov	r2, r3
 800732e:	68f9      	ldr	r1, [r7, #12]
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 fa5d 	bl	80077f0 <USBD_CtlSendData>
 8007336:	e009      	b.n	800734c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007338:	6839      	ldr	r1, [r7, #0]
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 f9e7 	bl	800770e <USBD_CtlError>
 8007340:	e004      	b.n	800734c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 faae 	bl	80078a4 <USBD_CtlSendStatus>
 8007348:	e000      	b.n	800734c <USBD_GetDescriptor+0x2cc>
    return;
 800734a:	bf00      	nop
  }
}
 800734c:	3710      	adds	r7, #16
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
 8007352:	bf00      	nop

08007354 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b084      	sub	sp, #16
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	889b      	ldrh	r3, [r3, #4]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d131      	bne.n	80073ca <USBD_SetAddress+0x76>
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	88db      	ldrh	r3, [r3, #6]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d12d      	bne.n	80073ca <USBD_SetAddress+0x76>
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	885b      	ldrh	r3, [r3, #2]
 8007372:	2b7f      	cmp	r3, #127	; 0x7f
 8007374:	d829      	bhi.n	80073ca <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	885b      	ldrh	r3, [r3, #2]
 800737a:	b2db      	uxtb	r3, r3
 800737c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007380:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007388:	b2db      	uxtb	r3, r3
 800738a:	2b03      	cmp	r3, #3
 800738c:	d104      	bne.n	8007398 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800738e:	6839      	ldr	r1, [r7, #0]
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 f9bc 	bl	800770e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007396:	e01d      	b.n	80073d4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	7bfa      	ldrb	r2, [r7, #15]
 800739c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80073a0:	7bfb      	ldrb	r3, [r7, #15]
 80073a2:	4619      	mov	r1, r3
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f003 fc9d 	bl	800ace4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fa7a 	bl	80078a4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d004      	beq.n	80073c0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2202      	movs	r2, #2
 80073ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073be:	e009      	b.n	80073d4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073c8:	e004      	b.n	80073d4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80073ca:	6839      	ldr	r1, [r7, #0]
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 f99e 	bl	800770e <USBD_CtlError>
  }
}
 80073d2:	bf00      	nop
 80073d4:	bf00      	nop
 80073d6:	3710      	adds	r7, #16
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80073e6:	2300      	movs	r3, #0
 80073e8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	885b      	ldrh	r3, [r3, #2]
 80073ee:	b2da      	uxtb	r2, r3
 80073f0:	4b4e      	ldr	r3, [pc, #312]	; (800752c <USBD_SetConfig+0x150>)
 80073f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80073f4:	4b4d      	ldr	r3, [pc, #308]	; (800752c <USBD_SetConfig+0x150>)
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d905      	bls.n	8007408 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80073fc:	6839      	ldr	r1, [r7, #0]
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 f985 	bl	800770e <USBD_CtlError>
    return USBD_FAIL;
 8007404:	2303      	movs	r3, #3
 8007406:	e08c      	b.n	8007522 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800740e:	b2db      	uxtb	r3, r3
 8007410:	2b02      	cmp	r3, #2
 8007412:	d002      	beq.n	800741a <USBD_SetConfig+0x3e>
 8007414:	2b03      	cmp	r3, #3
 8007416:	d029      	beq.n	800746c <USBD_SetConfig+0x90>
 8007418:	e075      	b.n	8007506 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800741a:	4b44      	ldr	r3, [pc, #272]	; (800752c <USBD_SetConfig+0x150>)
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d020      	beq.n	8007464 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8007422:	4b42      	ldr	r3, [pc, #264]	; (800752c <USBD_SetConfig+0x150>)
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	461a      	mov	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800742c:	4b3f      	ldr	r3, [pc, #252]	; (800752c <USBD_SetConfig+0x150>)
 800742e:	781b      	ldrb	r3, [r3, #0]
 8007430:	4619      	mov	r1, r3
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f7fe ffe1 	bl	80063fa <USBD_SetClassConfig>
 8007438:	4603      	mov	r3, r0
 800743a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800743c:	7bfb      	ldrb	r3, [r7, #15]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d008      	beq.n	8007454 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007442:	6839      	ldr	r1, [r7, #0]
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 f962 	bl	800770e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2202      	movs	r2, #2
 800744e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007452:	e065      	b.n	8007520 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 fa25 	bl	80078a4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2203      	movs	r2, #3
 800745e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007462:	e05d      	b.n	8007520 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 fa1d 	bl	80078a4 <USBD_CtlSendStatus>
      break;
 800746a:	e059      	b.n	8007520 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800746c:	4b2f      	ldr	r3, [pc, #188]	; (800752c <USBD_SetConfig+0x150>)
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d112      	bne.n	800749a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2202      	movs	r2, #2
 8007478:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800747c:	4b2b      	ldr	r3, [pc, #172]	; (800752c <USBD_SetConfig+0x150>)
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	461a      	mov	r2, r3
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007486:	4b29      	ldr	r3, [pc, #164]	; (800752c <USBD_SetConfig+0x150>)
 8007488:	781b      	ldrb	r3, [r3, #0]
 800748a:	4619      	mov	r1, r3
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f7fe ffd0 	bl	8006432 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 fa06 	bl	80078a4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007498:	e042      	b.n	8007520 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800749a:	4b24      	ldr	r3, [pc, #144]	; (800752c <USBD_SetConfig+0x150>)
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	461a      	mov	r2, r3
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d02a      	beq.n	80074fe <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	4619      	mov	r1, r3
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f7fe ffbe 	bl	8006432 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80074b6:	4b1d      	ldr	r3, [pc, #116]	; (800752c <USBD_SetConfig+0x150>)
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	461a      	mov	r2, r3
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80074c0:	4b1a      	ldr	r3, [pc, #104]	; (800752c <USBD_SetConfig+0x150>)
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	4619      	mov	r1, r3
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f7fe ff97 	bl	80063fa <USBD_SetClassConfig>
 80074cc:	4603      	mov	r3, r0
 80074ce:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80074d0:	7bfb      	ldrb	r3, [r7, #15]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00f      	beq.n	80074f6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80074d6:	6839      	ldr	r1, [r7, #0]
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 f918 	bl	800770e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	b2db      	uxtb	r3, r3
 80074e4:	4619      	mov	r1, r3
 80074e6:	6878      	ldr	r0, [r7, #4]
 80074e8:	f7fe ffa3 	bl	8006432 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2202      	movs	r2, #2
 80074f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80074f4:	e014      	b.n	8007520 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f000 f9d4 	bl	80078a4 <USBD_CtlSendStatus>
      break;
 80074fc:	e010      	b.n	8007520 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 f9d0 	bl	80078a4 <USBD_CtlSendStatus>
      break;
 8007504:	e00c      	b.n	8007520 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8007506:	6839      	ldr	r1, [r7, #0]
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 f900 	bl	800770e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800750e:	4b07      	ldr	r3, [pc, #28]	; (800752c <USBD_SetConfig+0x150>)
 8007510:	781b      	ldrb	r3, [r3, #0]
 8007512:	4619      	mov	r1, r3
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f7fe ff8c 	bl	8006432 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800751a:	2303      	movs	r3, #3
 800751c:	73fb      	strb	r3, [r7, #15]
      break;
 800751e:	bf00      	nop
  }

  return ret;
 8007520:	7bfb      	ldrb	r3, [r7, #15]
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	20000284 	.word	0x20000284

08007530 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b082      	sub	sp, #8
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	88db      	ldrh	r3, [r3, #6]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d004      	beq.n	800754c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007542:	6839      	ldr	r1, [r7, #0]
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f000 f8e2 	bl	800770e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800754a:	e023      	b.n	8007594 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007552:	b2db      	uxtb	r3, r3
 8007554:	2b02      	cmp	r3, #2
 8007556:	dc02      	bgt.n	800755e <USBD_GetConfig+0x2e>
 8007558:	2b00      	cmp	r3, #0
 800755a:	dc03      	bgt.n	8007564 <USBD_GetConfig+0x34>
 800755c:	e015      	b.n	800758a <USBD_GetConfig+0x5a>
 800755e:	2b03      	cmp	r3, #3
 8007560:	d00b      	beq.n	800757a <USBD_GetConfig+0x4a>
 8007562:	e012      	b.n	800758a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	3308      	adds	r3, #8
 800756e:	2201      	movs	r2, #1
 8007570:	4619      	mov	r1, r3
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 f93c 	bl	80077f0 <USBD_CtlSendData>
        break;
 8007578:	e00c      	b.n	8007594 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	3304      	adds	r3, #4
 800757e:	2201      	movs	r2, #1
 8007580:	4619      	mov	r1, r3
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 f934 	bl	80077f0 <USBD_CtlSendData>
        break;
 8007588:	e004      	b.n	8007594 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800758a:	6839      	ldr	r1, [r7, #0]
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f000 f8be 	bl	800770e <USBD_CtlError>
        break;
 8007592:	bf00      	nop
}
 8007594:	bf00      	nop
 8007596:	3708      	adds	r7, #8
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}

0800759c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b082      	sub	sp, #8
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
 80075a4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	3b01      	subs	r3, #1
 80075b0:	2b02      	cmp	r3, #2
 80075b2:	d81e      	bhi.n	80075f2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	88db      	ldrh	r3, [r3, #6]
 80075b8:	2b02      	cmp	r3, #2
 80075ba:	d004      	beq.n	80075c6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80075bc:	6839      	ldr	r1, [r7, #0]
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 f8a5 	bl	800770e <USBD_CtlError>
        break;
 80075c4:	e01a      	b.n	80075fc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2201      	movs	r2, #1
 80075ca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d005      	beq.n	80075e2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	f043 0202 	orr.w	r2, r3, #2
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	330c      	adds	r3, #12
 80075e6:	2202      	movs	r2, #2
 80075e8:	4619      	mov	r1, r3
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 f900 	bl	80077f0 <USBD_CtlSendData>
      break;
 80075f0:	e004      	b.n	80075fc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80075f2:	6839      	ldr	r1, [r7, #0]
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 f88a 	bl	800770e <USBD_CtlError>
      break;
 80075fa:	bf00      	nop
  }
}
 80075fc:	bf00      	nop
 80075fe:	3708      	adds	r7, #8
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	885b      	ldrh	r3, [r3, #2]
 8007612:	2b01      	cmp	r3, #1
 8007614:	d107      	bne.n	8007626 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2201      	movs	r2, #1
 800761a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 f940 	bl	80078a4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007624:	e013      	b.n	800764e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	885b      	ldrh	r3, [r3, #2]
 800762a:	2b02      	cmp	r3, #2
 800762c:	d10b      	bne.n	8007646 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	889b      	ldrh	r3, [r3, #4]
 8007632:	0a1b      	lsrs	r3, r3, #8
 8007634:	b29b      	uxth	r3, r3
 8007636:	b2da      	uxtb	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f930 	bl	80078a4 <USBD_CtlSendStatus>
}
 8007644:	e003      	b.n	800764e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007646:	6839      	ldr	r1, [r7, #0]
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 f860 	bl	800770e <USBD_CtlError>
}
 800764e:	bf00      	nop
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007656:	b580      	push	{r7, lr}
 8007658:	b082      	sub	sp, #8
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
 800765e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007666:	b2db      	uxtb	r3, r3
 8007668:	3b01      	subs	r3, #1
 800766a:	2b02      	cmp	r3, #2
 800766c:	d80b      	bhi.n	8007686 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	885b      	ldrh	r3, [r3, #2]
 8007672:	2b01      	cmp	r3, #1
 8007674:	d10c      	bne.n	8007690 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2200      	movs	r2, #0
 800767a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 f910 	bl	80078a4 <USBD_CtlSendStatus>
      }
      break;
 8007684:	e004      	b.n	8007690 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007686:	6839      	ldr	r1, [r7, #0]
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f000 f840 	bl	800770e <USBD_CtlError>
      break;
 800768e:	e000      	b.n	8007692 <USBD_ClrFeature+0x3c>
      break;
 8007690:	bf00      	nop
  }
}
 8007692:	bf00      	nop
 8007694:	3708      	adds	r7, #8
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}

0800769a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800769a:	b580      	push	{r7, lr}
 800769c:	b084      	sub	sp, #16
 800769e:	af00      	add	r7, sp, #0
 80076a0:	6078      	str	r0, [r7, #4]
 80076a2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	781a      	ldrb	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	3301      	adds	r3, #1
 80076b4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	781a      	ldrb	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	3301      	adds	r3, #1
 80076c2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f7ff fa41 	bl	8006b4c <SWAPBYTE>
 80076ca:	4603      	mov	r3, r0
 80076cc:	461a      	mov	r2, r3
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	3301      	adds	r3, #1
 80076d6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	3301      	adds	r3, #1
 80076dc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80076de:	68f8      	ldr	r0, [r7, #12]
 80076e0:	f7ff fa34 	bl	8006b4c <SWAPBYTE>
 80076e4:	4603      	mov	r3, r0
 80076e6:	461a      	mov	r2, r3
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	3301      	adds	r3, #1
 80076f0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	3301      	adds	r3, #1
 80076f6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80076f8:	68f8      	ldr	r0, [r7, #12]
 80076fa:	f7ff fa27 	bl	8006b4c <SWAPBYTE>
 80076fe:	4603      	mov	r3, r0
 8007700:	461a      	mov	r2, r3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	80da      	strh	r2, [r3, #6]
}
 8007706:	bf00      	nop
 8007708:	3710      	adds	r7, #16
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}

0800770e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800770e:	b580      	push	{r7, lr}
 8007710:	b082      	sub	sp, #8
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
 8007716:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007718:	2180      	movs	r1, #128	; 0x80
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f003 fa78 	bl	800ac10 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007720:	2100      	movs	r1, #0
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f003 fa74 	bl	800ac10 <USBD_LL_StallEP>
}
 8007728:	bf00      	nop
 800772a:	3708      	adds	r7, #8
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}

08007730 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b086      	sub	sp, #24
 8007734:	af00      	add	r7, sp, #0
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	60b9      	str	r1, [r7, #8]
 800773a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800773c:	2300      	movs	r3, #0
 800773e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d036      	beq.n	80077b4 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800774a:	6938      	ldr	r0, [r7, #16]
 800774c:	f000 f836 	bl	80077bc <USBD_GetLen>
 8007750:	4603      	mov	r3, r0
 8007752:	3301      	adds	r3, #1
 8007754:	b29b      	uxth	r3, r3
 8007756:	005b      	lsls	r3, r3, #1
 8007758:	b29a      	uxth	r2, r3
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800775e:	7dfb      	ldrb	r3, [r7, #23]
 8007760:	68ba      	ldr	r2, [r7, #8]
 8007762:	4413      	add	r3, r2
 8007764:	687a      	ldr	r2, [r7, #4]
 8007766:	7812      	ldrb	r2, [r2, #0]
 8007768:	701a      	strb	r2, [r3, #0]
  idx++;
 800776a:	7dfb      	ldrb	r3, [r7, #23]
 800776c:	3301      	adds	r3, #1
 800776e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007770:	7dfb      	ldrb	r3, [r7, #23]
 8007772:	68ba      	ldr	r2, [r7, #8]
 8007774:	4413      	add	r3, r2
 8007776:	2203      	movs	r2, #3
 8007778:	701a      	strb	r2, [r3, #0]
  idx++;
 800777a:	7dfb      	ldrb	r3, [r7, #23]
 800777c:	3301      	adds	r3, #1
 800777e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007780:	e013      	b.n	80077aa <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007782:	7dfb      	ldrb	r3, [r7, #23]
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	4413      	add	r3, r2
 8007788:	693a      	ldr	r2, [r7, #16]
 800778a:	7812      	ldrb	r2, [r2, #0]
 800778c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	3301      	adds	r3, #1
 8007792:	613b      	str	r3, [r7, #16]
    idx++;
 8007794:	7dfb      	ldrb	r3, [r7, #23]
 8007796:	3301      	adds	r3, #1
 8007798:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800779a:	7dfb      	ldrb	r3, [r7, #23]
 800779c:	68ba      	ldr	r2, [r7, #8]
 800779e:	4413      	add	r3, r2
 80077a0:	2200      	movs	r2, #0
 80077a2:	701a      	strb	r2, [r3, #0]
    idx++;
 80077a4:	7dfb      	ldrb	r3, [r7, #23]
 80077a6:	3301      	adds	r3, #1
 80077a8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	781b      	ldrb	r3, [r3, #0]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d1e7      	bne.n	8007782 <USBD_GetString+0x52>
 80077b2:	e000      	b.n	80077b6 <USBD_GetString+0x86>
    return;
 80077b4:	bf00      	nop
  }
}
 80077b6:	3718      	adds	r7, #24
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80077bc:	b480      	push	{r7}
 80077be:	b085      	sub	sp, #20
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80077c4:	2300      	movs	r3, #0
 80077c6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80077cc:	e005      	b.n	80077da <USBD_GetLen+0x1e>
  {
    len++;
 80077ce:	7bfb      	ldrb	r3, [r7, #15]
 80077d0:	3301      	adds	r3, #1
 80077d2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	3301      	adds	r3, #1
 80077d8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d1f5      	bne.n	80077ce <USBD_GetLen+0x12>
  }

  return len;
 80077e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3714      	adds	r7, #20
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2202      	movs	r2, #2
 8007800:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	687a      	ldr	r2, [r7, #4]
 800780e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	68ba      	ldr	r2, [r7, #8]
 8007814:	2100      	movs	r1, #0
 8007816:	68f8      	ldr	r0, [r7, #12]
 8007818:	f003 fa83 	bl	800ad22 <USBD_LL_Transmit>

  return USBD_OK;
 800781c:	2300      	movs	r3, #0
}
 800781e:	4618      	mov	r0, r3
 8007820:	3710      	adds	r7, #16
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}

08007826 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007826:	b580      	push	{r7, lr}
 8007828:	b084      	sub	sp, #16
 800782a:	af00      	add	r7, sp, #0
 800782c:	60f8      	str	r0, [r7, #12]
 800782e:	60b9      	str	r1, [r7, #8]
 8007830:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	68ba      	ldr	r2, [r7, #8]
 8007836:	2100      	movs	r1, #0
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f003 fa72 	bl	800ad22 <USBD_LL_Transmit>

  return USBD_OK;
 800783e:	2300      	movs	r3, #0
}
 8007840:	4618      	mov	r0, r3
 8007842:	3710      	adds	r7, #16
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}

08007848 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b084      	sub	sp, #16
 800784c:	af00      	add	r7, sp, #0
 800784e:	60f8      	str	r0, [r7, #12]
 8007850:	60b9      	str	r1, [r7, #8]
 8007852:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2203      	movs	r2, #3
 8007858:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	68ba      	ldr	r2, [r7, #8]
 8007870:	2100      	movs	r1, #0
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f003 fa76 	bl	800ad64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	3710      	adds	r7, #16
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}

08007882 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007882:	b580      	push	{r7, lr}
 8007884:	b084      	sub	sp, #16
 8007886:	af00      	add	r7, sp, #0
 8007888:	60f8      	str	r0, [r7, #12]
 800788a:	60b9      	str	r1, [r7, #8]
 800788c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	68ba      	ldr	r2, [r7, #8]
 8007892:	2100      	movs	r1, #0
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f003 fa65 	bl	800ad64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800789a:	2300      	movs	r3, #0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3710      	adds	r7, #16
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2204      	movs	r2, #4
 80078b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80078b4:	2300      	movs	r3, #0
 80078b6:	2200      	movs	r2, #0
 80078b8:	2100      	movs	r1, #0
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f003 fa31 	bl	800ad22 <USBD_LL_Transmit>

  return USBD_OK;
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3708      	adds	r7, #8
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}

080078ca <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b082      	sub	sp, #8
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2205      	movs	r2, #5
 80078d6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80078da:	2300      	movs	r3, #0
 80078dc:	2200      	movs	r2, #0
 80078de:	2100      	movs	r1, #0
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f003 fa3f 	bl	800ad64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80078e6:	2300      	movs	r3, #0
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3708      	adds	r7, #8
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}

080078f0 <__NVIC_SetPriority>:
{
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	4603      	mov	r3, r0
 80078f8:	6039      	str	r1, [r7, #0]
 80078fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80078fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007900:	2b00      	cmp	r3, #0
 8007902:	db0a      	blt.n	800791a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	b2da      	uxtb	r2, r3
 8007908:	490c      	ldr	r1, [pc, #48]	; (800793c <__NVIC_SetPriority+0x4c>)
 800790a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800790e:	0112      	lsls	r2, r2, #4
 8007910:	b2d2      	uxtb	r2, r2
 8007912:	440b      	add	r3, r1
 8007914:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007918:	e00a      	b.n	8007930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	b2da      	uxtb	r2, r3
 800791e:	4908      	ldr	r1, [pc, #32]	; (8007940 <__NVIC_SetPriority+0x50>)
 8007920:	79fb      	ldrb	r3, [r7, #7]
 8007922:	f003 030f 	and.w	r3, r3, #15
 8007926:	3b04      	subs	r3, #4
 8007928:	0112      	lsls	r2, r2, #4
 800792a:	b2d2      	uxtb	r2, r2
 800792c:	440b      	add	r3, r1
 800792e:	761a      	strb	r2, [r3, #24]
}
 8007930:	bf00      	nop
 8007932:	370c      	adds	r7, #12
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr
 800793c:	e000e100 	.word	0xe000e100
 8007940:	e000ed00 	.word	0xe000ed00

08007944 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007944:	b580      	push	{r7, lr}
 8007946:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007948:	4b05      	ldr	r3, [pc, #20]	; (8007960 <SysTick_Handler+0x1c>)
 800794a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800794c:	f001 fd28 	bl	80093a0 <xTaskGetSchedulerState>
 8007950:	4603      	mov	r3, r0
 8007952:	2b01      	cmp	r3, #1
 8007954:	d001      	beq.n	800795a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007956:	f002 fb0f 	bl	8009f78 <xPortSysTickHandler>
  }
}
 800795a:	bf00      	nop
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	e000e010 	.word	0xe000e010

08007964 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007964:	b580      	push	{r7, lr}
 8007966:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007968:	2100      	movs	r1, #0
 800796a:	f06f 0004 	mvn.w	r0, #4
 800796e:	f7ff ffbf 	bl	80078f0 <__NVIC_SetPriority>
#endif
}
 8007972:	bf00      	nop
 8007974:	bd80      	pop	{r7, pc}
	...

08007978 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007978:	b480      	push	{r7}
 800797a:	b083      	sub	sp, #12
 800797c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800797e:	f3ef 8305 	mrs	r3, IPSR
 8007982:	603b      	str	r3, [r7, #0]
  return(result);
 8007984:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007986:	2b00      	cmp	r3, #0
 8007988:	d003      	beq.n	8007992 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800798a:	f06f 0305 	mvn.w	r3, #5
 800798e:	607b      	str	r3, [r7, #4]
 8007990:	e00c      	b.n	80079ac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007992:	4b0a      	ldr	r3, [pc, #40]	; (80079bc <osKernelInitialize+0x44>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d105      	bne.n	80079a6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800799a:	4b08      	ldr	r3, [pc, #32]	; (80079bc <osKernelInitialize+0x44>)
 800799c:	2201      	movs	r2, #1
 800799e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80079a0:	2300      	movs	r3, #0
 80079a2:	607b      	str	r3, [r7, #4]
 80079a4:	e002      	b.n	80079ac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80079a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80079aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80079ac:	687b      	ldr	r3, [r7, #4]
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	370c      	adds	r7, #12
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr
 80079ba:	bf00      	nop
 80079bc:	20000288 	.word	0x20000288

080079c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b082      	sub	sp, #8
 80079c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80079c6:	f3ef 8305 	mrs	r3, IPSR
 80079ca:	603b      	str	r3, [r7, #0]
  return(result);
 80079cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d003      	beq.n	80079da <osKernelStart+0x1a>
    stat = osErrorISR;
 80079d2:	f06f 0305 	mvn.w	r3, #5
 80079d6:	607b      	str	r3, [r7, #4]
 80079d8:	e010      	b.n	80079fc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80079da:	4b0b      	ldr	r3, [pc, #44]	; (8007a08 <osKernelStart+0x48>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d109      	bne.n	80079f6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80079e2:	f7ff ffbf 	bl	8007964 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80079e6:	4b08      	ldr	r3, [pc, #32]	; (8007a08 <osKernelStart+0x48>)
 80079e8:	2202      	movs	r2, #2
 80079ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80079ec:	f001 f87c 	bl	8008ae8 <vTaskStartScheduler>
      stat = osOK;
 80079f0:	2300      	movs	r3, #0
 80079f2:	607b      	str	r3, [r7, #4]
 80079f4:	e002      	b.n	80079fc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80079f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80079fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80079fc:	687b      	ldr	r3, [r7, #4]
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3708      	adds	r7, #8
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
 8007a06:	bf00      	nop
 8007a08:	20000288 	.word	0x20000288

08007a0c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b08e      	sub	sp, #56	; 0x38
 8007a10:	af04      	add	r7, sp, #16
 8007a12:	60f8      	str	r0, [r7, #12]
 8007a14:	60b9      	str	r1, [r7, #8]
 8007a16:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a1c:	f3ef 8305 	mrs	r3, IPSR
 8007a20:	617b      	str	r3, [r7, #20]
  return(result);
 8007a22:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d17e      	bne.n	8007b26 <osThreadNew+0x11a>
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d07b      	beq.n	8007b26 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007a2e:	2380      	movs	r3, #128	; 0x80
 8007a30:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007a32:	2318      	movs	r3, #24
 8007a34:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007a36:	2300      	movs	r3, #0
 8007a38:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007a3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007a3e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d045      	beq.n	8007ad2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d002      	beq.n	8007a54 <osThreadNew+0x48>
        name = attr->name;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	699b      	ldr	r3, [r3, #24]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d002      	beq.n	8007a62 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d008      	beq.n	8007a7a <osThreadNew+0x6e>
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	2b38      	cmp	r3, #56	; 0x38
 8007a6c:	d805      	bhi.n	8007a7a <osThreadNew+0x6e>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	f003 0301 	and.w	r3, r3, #1
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d001      	beq.n	8007a7e <osThreadNew+0x72>
        return (NULL);
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	e054      	b.n	8007b28 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	695b      	ldr	r3, [r3, #20]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d003      	beq.n	8007a8e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	089b      	lsrs	r3, r3, #2
 8007a8c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d00e      	beq.n	8007ab4 <osThreadNew+0xa8>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	68db      	ldr	r3, [r3, #12]
 8007a9a:	2ba7      	cmp	r3, #167	; 0xa7
 8007a9c:	d90a      	bls.n	8007ab4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d006      	beq.n	8007ab4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	695b      	ldr	r3, [r3, #20]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d002      	beq.n	8007ab4 <osThreadNew+0xa8>
        mem = 1;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	61bb      	str	r3, [r7, #24]
 8007ab2:	e010      	b.n	8007ad6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d10c      	bne.n	8007ad6 <osThreadNew+0xca>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d108      	bne.n	8007ad6 <osThreadNew+0xca>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	691b      	ldr	r3, [r3, #16]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d104      	bne.n	8007ad6 <osThreadNew+0xca>
          mem = 0;
 8007acc:	2300      	movs	r3, #0
 8007ace:	61bb      	str	r3, [r7, #24]
 8007ad0:	e001      	b.n	8007ad6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007ad6:	69bb      	ldr	r3, [r7, #24]
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d110      	bne.n	8007afe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ae4:	9202      	str	r2, [sp, #8]
 8007ae6:	9301      	str	r3, [sp, #4]
 8007ae8:	69fb      	ldr	r3, [r7, #28]
 8007aea:	9300      	str	r3, [sp, #0]
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	6a3a      	ldr	r2, [r7, #32]
 8007af0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007af2:	68f8      	ldr	r0, [r7, #12]
 8007af4:	f000 fe0c 	bl	8008710 <xTaskCreateStatic>
 8007af8:	4603      	mov	r3, r0
 8007afa:	613b      	str	r3, [r7, #16]
 8007afc:	e013      	b.n	8007b26 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007afe:	69bb      	ldr	r3, [r7, #24]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d110      	bne.n	8007b26 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007b04:	6a3b      	ldr	r3, [r7, #32]
 8007b06:	b29a      	uxth	r2, r3
 8007b08:	f107 0310 	add.w	r3, r7, #16
 8007b0c:	9301      	str	r3, [sp, #4]
 8007b0e:	69fb      	ldr	r3, [r7, #28]
 8007b10:	9300      	str	r3, [sp, #0]
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007b16:	68f8      	ldr	r0, [r7, #12]
 8007b18:	f000 fe57 	bl	80087ca <xTaskCreate>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d001      	beq.n	8007b26 <osThreadNew+0x11a>
            hTask = NULL;
 8007b22:	2300      	movs	r3, #0
 8007b24:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007b26:	693b      	ldr	r3, [r7, #16]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3728      	adds	r7, #40	; 0x28
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b084      	sub	sp, #16
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b38:	f3ef 8305 	mrs	r3, IPSR
 8007b3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b3e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d003      	beq.n	8007b4c <osDelay+0x1c>
    stat = osErrorISR;
 8007b44:	f06f 0305 	mvn.w	r3, #5
 8007b48:	60fb      	str	r3, [r7, #12]
 8007b4a:	e007      	b.n	8007b5c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d002      	beq.n	8007b5c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f000 ff92 	bl	8008a80 <vTaskDelay>
    }
  }

  return (stat);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
	...

08007b68 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	60b9      	str	r1, [r7, #8]
 8007b72:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	4a07      	ldr	r2, [pc, #28]	; (8007b94 <vApplicationGetIdleTaskMemory+0x2c>)
 8007b78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	4a06      	ldr	r2, [pc, #24]	; (8007b98 <vApplicationGetIdleTaskMemory+0x30>)
 8007b7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2280      	movs	r2, #128	; 0x80
 8007b84:	601a      	str	r2, [r3, #0]
}
 8007b86:	bf00      	nop
 8007b88:	3714      	adds	r7, #20
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	2000028c 	.word	0x2000028c
 8007b98:	20000334 	.word	0x20000334

08007b9c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	4a07      	ldr	r2, [pc, #28]	; (8007bc8 <vApplicationGetTimerTaskMemory+0x2c>)
 8007bac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	4a06      	ldr	r2, [pc, #24]	; (8007bcc <vApplicationGetTimerTaskMemory+0x30>)
 8007bb2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007bba:	601a      	str	r2, [r3, #0]
}
 8007bbc:	bf00      	nop
 8007bbe:	3714      	adds	r7, #20
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr
 8007bc8:	20000534 	.word	0x20000534
 8007bcc:	200005dc 	.word	0x200005dc

08007bd0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b083      	sub	sp, #12
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f103 0208 	add.w	r2, r3, #8
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007be8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f103 0208 	add.w	r2, r3, #8
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f103 0208 	add.w	r2, r3, #8
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007c04:	bf00      	nop
 8007c06:	370c      	adds	r7, #12
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr

08007c10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c1e:	bf00      	nop
 8007c20:	370c      	adds	r7, #12
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr

08007c2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c2a:	b480      	push	{r7}
 8007c2c:	b085      	sub	sp, #20
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	6078      	str	r0, [r7, #4]
 8007c32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	689a      	ldr	r2, [r3, #8]
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	683a      	ldr	r2, [r7, #0]
 8007c4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	683a      	ldr	r2, [r7, #0]
 8007c54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	1c5a      	adds	r2, r3, #1
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	601a      	str	r2, [r3, #0]
}
 8007c66:	bf00      	nop
 8007c68:	3714      	adds	r7, #20
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr

08007c72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c72:	b480      	push	{r7}
 8007c74:	b085      	sub	sp, #20
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
 8007c7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c88:	d103      	bne.n	8007c92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	60fb      	str	r3, [r7, #12]
 8007c90:	e00c      	b.n	8007cac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	3308      	adds	r3, #8
 8007c96:	60fb      	str	r3, [r7, #12]
 8007c98:	e002      	b.n	8007ca0 <vListInsert+0x2e>
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	60fb      	str	r3, [r7, #12]
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	68ba      	ldr	r2, [r7, #8]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d2f6      	bcs.n	8007c9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	685a      	ldr	r2, [r3, #4]
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	683a      	ldr	r2, [r7, #0]
 8007cba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	68fa      	ldr	r2, [r7, #12]
 8007cc0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	683a      	ldr	r2, [r7, #0]
 8007cc6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	687a      	ldr	r2, [r7, #4]
 8007ccc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	1c5a      	adds	r2, r3, #1
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	601a      	str	r2, [r3, #0]
}
 8007cd8:	bf00      	nop
 8007cda:	3714      	adds	r7, #20
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	6892      	ldr	r2, [r2, #8]
 8007cfa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	6852      	ldr	r2, [r2, #4]
 8007d04:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d103      	bne.n	8007d18 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	689a      	ldr	r2, [r3, #8]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	1e5a      	subs	r2, r3, #1
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3714      	adds	r7, #20
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b084      	sub	sp, #16
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d10a      	bne.n	8007d62 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d50:	f383 8811 	msr	BASEPRI, r3
 8007d54:	f3bf 8f6f 	isb	sy
 8007d58:	f3bf 8f4f 	dsb	sy
 8007d5c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007d5e:	bf00      	nop
 8007d60:	e7fe      	b.n	8007d60 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007d62:	f002 f877 	bl	8009e54 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d6e:	68f9      	ldr	r1, [r7, #12]
 8007d70:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007d72:	fb01 f303 	mul.w	r3, r1, r3
 8007d76:	441a      	add	r2, r3
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681a      	ldr	r2, [r3, #0]
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681a      	ldr	r2, [r3, #0]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d92:	3b01      	subs	r3, #1
 8007d94:	68f9      	ldr	r1, [r7, #12]
 8007d96:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007d98:	fb01 f303 	mul.w	r3, r1, r3
 8007d9c:	441a      	add	r2, r3
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	22ff      	movs	r2, #255	; 0xff
 8007da6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	22ff      	movs	r2, #255	; 0xff
 8007dae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d114      	bne.n	8007de2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	691b      	ldr	r3, [r3, #16]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d01a      	beq.n	8007df6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	3310      	adds	r3, #16
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f001 f929 	bl	800901c <xTaskRemoveFromEventList>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d012      	beq.n	8007df6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007dd0:	4b0c      	ldr	r3, [pc, #48]	; (8007e04 <xQueueGenericReset+0xcc>)
 8007dd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dd6:	601a      	str	r2, [r3, #0]
 8007dd8:	f3bf 8f4f 	dsb	sy
 8007ddc:	f3bf 8f6f 	isb	sy
 8007de0:	e009      	b.n	8007df6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	3310      	adds	r3, #16
 8007de6:	4618      	mov	r0, r3
 8007de8:	f7ff fef2 	bl	8007bd0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	3324      	adds	r3, #36	; 0x24
 8007df0:	4618      	mov	r0, r3
 8007df2:	f7ff feed 	bl	8007bd0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007df6:	f002 f85d 	bl	8009eb4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007dfa:	2301      	movs	r3, #1
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3710      	adds	r7, #16
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	e000ed04 	.word	0xe000ed04

08007e08 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b08e      	sub	sp, #56	; 0x38
 8007e0c:	af02      	add	r7, sp, #8
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	60b9      	str	r1, [r7, #8]
 8007e12:	607a      	str	r2, [r7, #4]
 8007e14:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d10a      	bne.n	8007e32 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e20:	f383 8811 	msr	BASEPRI, r3
 8007e24:	f3bf 8f6f 	isb	sy
 8007e28:	f3bf 8f4f 	dsb	sy
 8007e2c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007e2e:	bf00      	nop
 8007e30:	e7fe      	b.n	8007e30 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d10a      	bne.n	8007e4e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e3c:	f383 8811 	msr	BASEPRI, r3
 8007e40:	f3bf 8f6f 	isb	sy
 8007e44:	f3bf 8f4f 	dsb	sy
 8007e48:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007e4a:	bf00      	nop
 8007e4c:	e7fe      	b.n	8007e4c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <xQueueGenericCreateStatic+0x52>
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d001      	beq.n	8007e5e <xQueueGenericCreateStatic+0x56>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e000      	b.n	8007e60 <xQueueGenericCreateStatic+0x58>
 8007e5e:	2300      	movs	r3, #0
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d10a      	bne.n	8007e7a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e68:	f383 8811 	msr	BASEPRI, r3
 8007e6c:	f3bf 8f6f 	isb	sy
 8007e70:	f3bf 8f4f 	dsb	sy
 8007e74:	623b      	str	r3, [r7, #32]
}
 8007e76:	bf00      	nop
 8007e78:	e7fe      	b.n	8007e78 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d102      	bne.n	8007e86 <xQueueGenericCreateStatic+0x7e>
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d101      	bne.n	8007e8a <xQueueGenericCreateStatic+0x82>
 8007e86:	2301      	movs	r3, #1
 8007e88:	e000      	b.n	8007e8c <xQueueGenericCreateStatic+0x84>
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d10a      	bne.n	8007ea6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e94:	f383 8811 	msr	BASEPRI, r3
 8007e98:	f3bf 8f6f 	isb	sy
 8007e9c:	f3bf 8f4f 	dsb	sy
 8007ea0:	61fb      	str	r3, [r7, #28]
}
 8007ea2:	bf00      	nop
 8007ea4:	e7fe      	b.n	8007ea4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007ea6:	2350      	movs	r3, #80	; 0x50
 8007ea8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	2b50      	cmp	r3, #80	; 0x50
 8007eae:	d00a      	beq.n	8007ec6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	61bb      	str	r3, [r7, #24]
}
 8007ec2:	bf00      	nop
 8007ec4:	e7fe      	b.n	8007ec4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007ec6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d00d      	beq.n	8007eee <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007eda:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee0:	9300      	str	r3, [sp, #0]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	687a      	ldr	r2, [r7, #4]
 8007ee6:	68b9      	ldr	r1, [r7, #8]
 8007ee8:	68f8      	ldr	r0, [r7, #12]
 8007eea:	f000 f805 	bl	8007ef8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3730      	adds	r7, #48	; 0x30
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	60f8      	str	r0, [r7, #12]
 8007f00:	60b9      	str	r1, [r7, #8]
 8007f02:	607a      	str	r2, [r7, #4]
 8007f04:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d103      	bne.n	8007f14 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007f0c:	69bb      	ldr	r3, [r7, #24]
 8007f0e:	69ba      	ldr	r2, [r7, #24]
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	e002      	b.n	8007f1a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007f14:	69bb      	ldr	r3, [r7, #24]
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007f1a:	69bb      	ldr	r3, [r7, #24]
 8007f1c:	68fa      	ldr	r2, [r7, #12]
 8007f1e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007f20:	69bb      	ldr	r3, [r7, #24]
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007f26:	2101      	movs	r1, #1
 8007f28:	69b8      	ldr	r0, [r7, #24]
 8007f2a:	f7ff ff05 	bl	8007d38 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007f2e:	69bb      	ldr	r3, [r7, #24]
 8007f30:	78fa      	ldrb	r2, [r7, #3]
 8007f32:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007f36:	bf00      	nop
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
	...

08007f40 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b08e      	sub	sp, #56	; 0x38
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	60f8      	str	r0, [r7, #12]
 8007f48:	60b9      	str	r1, [r7, #8]
 8007f4a:	607a      	str	r2, [r7, #4]
 8007f4c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d10a      	bne.n	8007f72 <xQueueGenericSend+0x32>
	__asm volatile
 8007f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f60:	f383 8811 	msr	BASEPRI, r3
 8007f64:	f3bf 8f6f 	isb	sy
 8007f68:	f3bf 8f4f 	dsb	sy
 8007f6c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007f6e:	bf00      	nop
 8007f70:	e7fe      	b.n	8007f70 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d103      	bne.n	8007f80 <xQueueGenericSend+0x40>
 8007f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d101      	bne.n	8007f84 <xQueueGenericSend+0x44>
 8007f80:	2301      	movs	r3, #1
 8007f82:	e000      	b.n	8007f86 <xQueueGenericSend+0x46>
 8007f84:	2300      	movs	r3, #0
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d10a      	bne.n	8007fa0 <xQueueGenericSend+0x60>
	__asm volatile
 8007f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f8e:	f383 8811 	msr	BASEPRI, r3
 8007f92:	f3bf 8f6f 	isb	sy
 8007f96:	f3bf 8f4f 	dsb	sy
 8007f9a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007f9c:	bf00      	nop
 8007f9e:	e7fe      	b.n	8007f9e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	2b02      	cmp	r3, #2
 8007fa4:	d103      	bne.n	8007fae <xQueueGenericSend+0x6e>
 8007fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	d101      	bne.n	8007fb2 <xQueueGenericSend+0x72>
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e000      	b.n	8007fb4 <xQueueGenericSend+0x74>
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d10a      	bne.n	8007fce <xQueueGenericSend+0x8e>
	__asm volatile
 8007fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fbc:	f383 8811 	msr	BASEPRI, r3
 8007fc0:	f3bf 8f6f 	isb	sy
 8007fc4:	f3bf 8f4f 	dsb	sy
 8007fc8:	623b      	str	r3, [r7, #32]
}
 8007fca:	bf00      	nop
 8007fcc:	e7fe      	b.n	8007fcc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fce:	f001 f9e7 	bl	80093a0 <xTaskGetSchedulerState>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d102      	bne.n	8007fde <xQueueGenericSend+0x9e>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d101      	bne.n	8007fe2 <xQueueGenericSend+0xa2>
 8007fde:	2301      	movs	r3, #1
 8007fe0:	e000      	b.n	8007fe4 <xQueueGenericSend+0xa4>
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d10a      	bne.n	8007ffe <xQueueGenericSend+0xbe>
	__asm volatile
 8007fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fec:	f383 8811 	msr	BASEPRI, r3
 8007ff0:	f3bf 8f6f 	isb	sy
 8007ff4:	f3bf 8f4f 	dsb	sy
 8007ff8:	61fb      	str	r3, [r7, #28]
}
 8007ffa:	bf00      	nop
 8007ffc:	e7fe      	b.n	8007ffc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ffe:	f001 ff29 	bl	8009e54 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008004:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800800a:	429a      	cmp	r2, r3
 800800c:	d302      	bcc.n	8008014 <xQueueGenericSend+0xd4>
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	2b02      	cmp	r3, #2
 8008012:	d129      	bne.n	8008068 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008014:	683a      	ldr	r2, [r7, #0]
 8008016:	68b9      	ldr	r1, [r7, #8]
 8008018:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800801a:	f000 fa0b 	bl	8008434 <prvCopyDataToQueue>
 800801e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008024:	2b00      	cmp	r3, #0
 8008026:	d010      	beq.n	800804a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008028:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800802a:	3324      	adds	r3, #36	; 0x24
 800802c:	4618      	mov	r0, r3
 800802e:	f000 fff5 	bl	800901c <xTaskRemoveFromEventList>
 8008032:	4603      	mov	r3, r0
 8008034:	2b00      	cmp	r3, #0
 8008036:	d013      	beq.n	8008060 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008038:	4b3f      	ldr	r3, [pc, #252]	; (8008138 <xQueueGenericSend+0x1f8>)
 800803a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800803e:	601a      	str	r2, [r3, #0]
 8008040:	f3bf 8f4f 	dsb	sy
 8008044:	f3bf 8f6f 	isb	sy
 8008048:	e00a      	b.n	8008060 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800804a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800804c:	2b00      	cmp	r3, #0
 800804e:	d007      	beq.n	8008060 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008050:	4b39      	ldr	r3, [pc, #228]	; (8008138 <xQueueGenericSend+0x1f8>)
 8008052:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008056:	601a      	str	r2, [r3, #0]
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008060:	f001 ff28 	bl	8009eb4 <vPortExitCritical>
				return pdPASS;
 8008064:	2301      	movs	r3, #1
 8008066:	e063      	b.n	8008130 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d103      	bne.n	8008076 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800806e:	f001 ff21 	bl	8009eb4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008072:	2300      	movs	r3, #0
 8008074:	e05c      	b.n	8008130 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008076:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008078:	2b00      	cmp	r3, #0
 800807a:	d106      	bne.n	800808a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800807c:	f107 0314 	add.w	r3, r7, #20
 8008080:	4618      	mov	r0, r3
 8008082:	f001 f82f 	bl	80090e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008086:	2301      	movs	r3, #1
 8008088:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800808a:	f001 ff13 	bl	8009eb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800808e:	f000 fd9b 	bl	8008bc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008092:	f001 fedf 	bl	8009e54 <vPortEnterCritical>
 8008096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008098:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800809c:	b25b      	sxtb	r3, r3
 800809e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080a2:	d103      	bne.n	80080ac <xQueueGenericSend+0x16c>
 80080a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080b2:	b25b      	sxtb	r3, r3
 80080b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080b8:	d103      	bne.n	80080c2 <xQueueGenericSend+0x182>
 80080ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080bc:	2200      	movs	r2, #0
 80080be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080c2:	f001 fef7 	bl	8009eb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080c6:	1d3a      	adds	r2, r7, #4
 80080c8:	f107 0314 	add.w	r3, r7, #20
 80080cc:	4611      	mov	r1, r2
 80080ce:	4618      	mov	r0, r3
 80080d0:	f001 f81e 	bl	8009110 <xTaskCheckForTimeOut>
 80080d4:	4603      	mov	r3, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d124      	bne.n	8008124 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80080da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80080dc:	f000 faa2 	bl	8008624 <prvIsQueueFull>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d018      	beq.n	8008118 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80080e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080e8:	3310      	adds	r3, #16
 80080ea:	687a      	ldr	r2, [r7, #4]
 80080ec:	4611      	mov	r1, r2
 80080ee:	4618      	mov	r0, r3
 80080f0:	f000 ff44 	bl	8008f7c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80080f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80080f6:	f000 fa2d 	bl	8008554 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80080fa:	f000 fd73 	bl	8008be4 <xTaskResumeAll>
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	f47f af7c 	bne.w	8007ffe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008106:	4b0c      	ldr	r3, [pc, #48]	; (8008138 <xQueueGenericSend+0x1f8>)
 8008108:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800810c:	601a      	str	r2, [r3, #0]
 800810e:	f3bf 8f4f 	dsb	sy
 8008112:	f3bf 8f6f 	isb	sy
 8008116:	e772      	b.n	8007ffe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008118:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800811a:	f000 fa1b 	bl	8008554 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800811e:	f000 fd61 	bl	8008be4 <xTaskResumeAll>
 8008122:	e76c      	b.n	8007ffe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008124:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008126:	f000 fa15 	bl	8008554 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800812a:	f000 fd5b 	bl	8008be4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800812e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008130:	4618      	mov	r0, r3
 8008132:	3738      	adds	r7, #56	; 0x38
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}
 8008138:	e000ed04 	.word	0xe000ed04

0800813c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b090      	sub	sp, #64	; 0x40
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	607a      	str	r2, [r7, #4]
 8008148:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800814e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008150:	2b00      	cmp	r3, #0
 8008152:	d10a      	bne.n	800816a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008158:	f383 8811 	msr	BASEPRI, r3
 800815c:	f3bf 8f6f 	isb	sy
 8008160:	f3bf 8f4f 	dsb	sy
 8008164:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008166:	bf00      	nop
 8008168:	e7fe      	b.n	8008168 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d103      	bne.n	8008178 <xQueueGenericSendFromISR+0x3c>
 8008170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008174:	2b00      	cmp	r3, #0
 8008176:	d101      	bne.n	800817c <xQueueGenericSendFromISR+0x40>
 8008178:	2301      	movs	r3, #1
 800817a:	e000      	b.n	800817e <xQueueGenericSendFromISR+0x42>
 800817c:	2300      	movs	r3, #0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d10a      	bne.n	8008198 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008186:	f383 8811 	msr	BASEPRI, r3
 800818a:	f3bf 8f6f 	isb	sy
 800818e:	f3bf 8f4f 	dsb	sy
 8008192:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008194:	bf00      	nop
 8008196:	e7fe      	b.n	8008196 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	2b02      	cmp	r3, #2
 800819c:	d103      	bne.n	80081a6 <xQueueGenericSendFromISR+0x6a>
 800819e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081a2:	2b01      	cmp	r3, #1
 80081a4:	d101      	bne.n	80081aa <xQueueGenericSendFromISR+0x6e>
 80081a6:	2301      	movs	r3, #1
 80081a8:	e000      	b.n	80081ac <xQueueGenericSendFromISR+0x70>
 80081aa:	2300      	movs	r3, #0
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d10a      	bne.n	80081c6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80081b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b4:	f383 8811 	msr	BASEPRI, r3
 80081b8:	f3bf 8f6f 	isb	sy
 80081bc:	f3bf 8f4f 	dsb	sy
 80081c0:	623b      	str	r3, [r7, #32]
}
 80081c2:	bf00      	nop
 80081c4:	e7fe      	b.n	80081c4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80081c6:	f001 ff27 	bl	800a018 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80081ca:	f3ef 8211 	mrs	r2, BASEPRI
 80081ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d2:	f383 8811 	msr	BASEPRI, r3
 80081d6:	f3bf 8f6f 	isb	sy
 80081da:	f3bf 8f4f 	dsb	sy
 80081de:	61fa      	str	r2, [r7, #28]
 80081e0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80081e2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80081e4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80081e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d302      	bcc.n	80081f8 <xQueueGenericSendFromISR+0xbc>
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	d12f      	bne.n	8008258 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80081f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80081fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008204:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008206:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008208:	683a      	ldr	r2, [r7, #0]
 800820a:	68b9      	ldr	r1, [r7, #8]
 800820c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800820e:	f000 f911 	bl	8008434 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008212:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008216:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800821a:	d112      	bne.n	8008242 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800821c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800821e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008220:	2b00      	cmp	r3, #0
 8008222:	d016      	beq.n	8008252 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008226:	3324      	adds	r3, #36	; 0x24
 8008228:	4618      	mov	r0, r3
 800822a:	f000 fef7 	bl	800901c <xTaskRemoveFromEventList>
 800822e:	4603      	mov	r3, r0
 8008230:	2b00      	cmp	r3, #0
 8008232:	d00e      	beq.n	8008252 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d00b      	beq.n	8008252 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2201      	movs	r2, #1
 800823e:	601a      	str	r2, [r3, #0]
 8008240:	e007      	b.n	8008252 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008242:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008246:	3301      	adds	r3, #1
 8008248:	b2db      	uxtb	r3, r3
 800824a:	b25a      	sxtb	r2, r3
 800824c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800824e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008252:	2301      	movs	r3, #1
 8008254:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008256:	e001      	b.n	800825c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008258:	2300      	movs	r3, #0
 800825a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800825c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800825e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008266:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800826a:	4618      	mov	r0, r3
 800826c:	3740      	adds	r7, #64	; 0x40
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
	...

08008274 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b08c      	sub	sp, #48	; 0x30
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008280:	2300      	movs	r3, #0
 8008282:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800828a:	2b00      	cmp	r3, #0
 800828c:	d10a      	bne.n	80082a4 <xQueueReceive+0x30>
	__asm volatile
 800828e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008292:	f383 8811 	msr	BASEPRI, r3
 8008296:	f3bf 8f6f 	isb	sy
 800829a:	f3bf 8f4f 	dsb	sy
 800829e:	623b      	str	r3, [r7, #32]
}
 80082a0:	bf00      	nop
 80082a2:	e7fe      	b.n	80082a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d103      	bne.n	80082b2 <xQueueReceive+0x3e>
 80082aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d101      	bne.n	80082b6 <xQueueReceive+0x42>
 80082b2:	2301      	movs	r3, #1
 80082b4:	e000      	b.n	80082b8 <xQueueReceive+0x44>
 80082b6:	2300      	movs	r3, #0
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d10a      	bne.n	80082d2 <xQueueReceive+0x5e>
	__asm volatile
 80082bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c0:	f383 8811 	msr	BASEPRI, r3
 80082c4:	f3bf 8f6f 	isb	sy
 80082c8:	f3bf 8f4f 	dsb	sy
 80082cc:	61fb      	str	r3, [r7, #28]
}
 80082ce:	bf00      	nop
 80082d0:	e7fe      	b.n	80082d0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80082d2:	f001 f865 	bl	80093a0 <xTaskGetSchedulerState>
 80082d6:	4603      	mov	r3, r0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d102      	bne.n	80082e2 <xQueueReceive+0x6e>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d101      	bne.n	80082e6 <xQueueReceive+0x72>
 80082e2:	2301      	movs	r3, #1
 80082e4:	e000      	b.n	80082e8 <xQueueReceive+0x74>
 80082e6:	2300      	movs	r3, #0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d10a      	bne.n	8008302 <xQueueReceive+0x8e>
	__asm volatile
 80082ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f0:	f383 8811 	msr	BASEPRI, r3
 80082f4:	f3bf 8f6f 	isb	sy
 80082f8:	f3bf 8f4f 	dsb	sy
 80082fc:	61bb      	str	r3, [r7, #24]
}
 80082fe:	bf00      	nop
 8008300:	e7fe      	b.n	8008300 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008302:	f001 fda7 	bl	8009e54 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800830a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800830c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800830e:	2b00      	cmp	r3, #0
 8008310:	d01f      	beq.n	8008352 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008312:	68b9      	ldr	r1, [r7, #8]
 8008314:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008316:	f000 f8f7 	bl	8008508 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800831a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800831c:	1e5a      	subs	r2, r3, #1
 800831e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008320:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d00f      	beq.n	800834a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800832a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800832c:	3310      	adds	r3, #16
 800832e:	4618      	mov	r0, r3
 8008330:	f000 fe74 	bl	800901c <xTaskRemoveFromEventList>
 8008334:	4603      	mov	r3, r0
 8008336:	2b00      	cmp	r3, #0
 8008338:	d007      	beq.n	800834a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800833a:	4b3d      	ldr	r3, [pc, #244]	; (8008430 <xQueueReceive+0x1bc>)
 800833c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008340:	601a      	str	r2, [r3, #0]
 8008342:	f3bf 8f4f 	dsb	sy
 8008346:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800834a:	f001 fdb3 	bl	8009eb4 <vPortExitCritical>
				return pdPASS;
 800834e:	2301      	movs	r3, #1
 8008350:	e069      	b.n	8008426 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d103      	bne.n	8008360 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008358:	f001 fdac 	bl	8009eb4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800835c:	2300      	movs	r3, #0
 800835e:	e062      	b.n	8008426 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008362:	2b00      	cmp	r3, #0
 8008364:	d106      	bne.n	8008374 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008366:	f107 0310 	add.w	r3, r7, #16
 800836a:	4618      	mov	r0, r3
 800836c:	f000 feba 	bl	80090e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008370:	2301      	movs	r3, #1
 8008372:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008374:	f001 fd9e 	bl	8009eb4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008378:	f000 fc26 	bl	8008bc8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800837c:	f001 fd6a 	bl	8009e54 <vPortEnterCritical>
 8008380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008382:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008386:	b25b      	sxtb	r3, r3
 8008388:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800838c:	d103      	bne.n	8008396 <xQueueReceive+0x122>
 800838e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008390:	2200      	movs	r2, #0
 8008392:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008398:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800839c:	b25b      	sxtb	r3, r3
 800839e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083a2:	d103      	bne.n	80083ac <xQueueReceive+0x138>
 80083a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083a6:	2200      	movs	r2, #0
 80083a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083ac:	f001 fd82 	bl	8009eb4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80083b0:	1d3a      	adds	r2, r7, #4
 80083b2:	f107 0310 	add.w	r3, r7, #16
 80083b6:	4611      	mov	r1, r2
 80083b8:	4618      	mov	r0, r3
 80083ba:	f000 fea9 	bl	8009110 <xTaskCheckForTimeOut>
 80083be:	4603      	mov	r3, r0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d123      	bne.n	800840c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083c6:	f000 f917 	bl	80085f8 <prvIsQueueEmpty>
 80083ca:	4603      	mov	r3, r0
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d017      	beq.n	8008400 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80083d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d2:	3324      	adds	r3, #36	; 0x24
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	4611      	mov	r1, r2
 80083d8:	4618      	mov	r0, r3
 80083da:	f000 fdcf 	bl	8008f7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80083de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083e0:	f000 f8b8 	bl	8008554 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80083e4:	f000 fbfe 	bl	8008be4 <xTaskResumeAll>
 80083e8:	4603      	mov	r3, r0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d189      	bne.n	8008302 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80083ee:	4b10      	ldr	r3, [pc, #64]	; (8008430 <xQueueReceive+0x1bc>)
 80083f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083f4:	601a      	str	r2, [r3, #0]
 80083f6:	f3bf 8f4f 	dsb	sy
 80083fa:	f3bf 8f6f 	isb	sy
 80083fe:	e780      	b.n	8008302 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008400:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008402:	f000 f8a7 	bl	8008554 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008406:	f000 fbed 	bl	8008be4 <xTaskResumeAll>
 800840a:	e77a      	b.n	8008302 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800840c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800840e:	f000 f8a1 	bl	8008554 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008412:	f000 fbe7 	bl	8008be4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008416:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008418:	f000 f8ee 	bl	80085f8 <prvIsQueueEmpty>
 800841c:	4603      	mov	r3, r0
 800841e:	2b00      	cmp	r3, #0
 8008420:	f43f af6f 	beq.w	8008302 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008424:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008426:	4618      	mov	r0, r3
 8008428:	3730      	adds	r7, #48	; 0x30
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	e000ed04 	.word	0xe000ed04

08008434 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b086      	sub	sp, #24
 8008438:	af00      	add	r7, sp, #0
 800843a:	60f8      	str	r0, [r7, #12]
 800843c:	60b9      	str	r1, [r7, #8]
 800843e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008440:	2300      	movs	r3, #0
 8008442:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008448:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800844e:	2b00      	cmp	r3, #0
 8008450:	d10d      	bne.n	800846e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d14d      	bne.n	80084f6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	4618      	mov	r0, r3
 8008460:	f000 ffbc 	bl	80093dc <xTaskPriorityDisinherit>
 8008464:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2200      	movs	r2, #0
 800846a:	609a      	str	r2, [r3, #8]
 800846c:	e043      	b.n	80084f6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d119      	bne.n	80084a8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6858      	ldr	r0, [r3, #4]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800847c:	461a      	mov	r2, r3
 800847e:	68b9      	ldr	r1, [r7, #8]
 8008480:	f002 fe86 	bl	800b190 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	685a      	ldr	r2, [r3, #4]
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848c:	441a      	add	r2, r3
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	685a      	ldr	r2, [r3, #4]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	429a      	cmp	r2, r3
 800849c:	d32b      	bcc.n	80084f6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	605a      	str	r2, [r3, #4]
 80084a6:	e026      	b.n	80084f6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	68d8      	ldr	r0, [r3, #12]
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084b0:	461a      	mov	r2, r3
 80084b2:	68b9      	ldr	r1, [r7, #8]
 80084b4:	f002 fe6c 	bl	800b190 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	68da      	ldr	r2, [r3, #12]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c0:	425b      	negs	r3, r3
 80084c2:	441a      	add	r2, r3
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	68da      	ldr	r2, [r3, #12]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d207      	bcs.n	80084e4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	689a      	ldr	r2, [r3, #8]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084dc:	425b      	negs	r3, r3
 80084de:	441a      	add	r2, r3
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b02      	cmp	r3, #2
 80084e8:	d105      	bne.n	80084f6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d002      	beq.n	80084f6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	3b01      	subs	r3, #1
 80084f4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	1c5a      	adds	r2, r3, #1
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80084fe:	697b      	ldr	r3, [r7, #20]
}
 8008500:	4618      	mov	r0, r3
 8008502:	3718      	adds	r7, #24
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b082      	sub	sp, #8
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008516:	2b00      	cmp	r3, #0
 8008518:	d018      	beq.n	800854c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	68da      	ldr	r2, [r3, #12]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008522:	441a      	add	r2, r3
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	68da      	ldr	r2, [r3, #12]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	429a      	cmp	r2, r3
 8008532:	d303      	bcc.n	800853c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	68d9      	ldr	r1, [r3, #12]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008544:	461a      	mov	r2, r3
 8008546:	6838      	ldr	r0, [r7, #0]
 8008548:	f002 fe22 	bl	800b190 <memcpy>
	}
}
 800854c:	bf00      	nop
 800854e:	3708      	adds	r7, #8
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}

08008554 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800855c:	f001 fc7a 	bl	8009e54 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008566:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008568:	e011      	b.n	800858e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800856e:	2b00      	cmp	r3, #0
 8008570:	d012      	beq.n	8008598 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	3324      	adds	r3, #36	; 0x24
 8008576:	4618      	mov	r0, r3
 8008578:	f000 fd50 	bl	800901c <xTaskRemoveFromEventList>
 800857c:	4603      	mov	r3, r0
 800857e:	2b00      	cmp	r3, #0
 8008580:	d001      	beq.n	8008586 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008582:	f000 fe27 	bl	80091d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008586:	7bfb      	ldrb	r3, [r7, #15]
 8008588:	3b01      	subs	r3, #1
 800858a:	b2db      	uxtb	r3, r3
 800858c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800858e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008592:	2b00      	cmp	r3, #0
 8008594:	dce9      	bgt.n	800856a <prvUnlockQueue+0x16>
 8008596:	e000      	b.n	800859a <prvUnlockQueue+0x46>
					break;
 8008598:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	22ff      	movs	r2, #255	; 0xff
 800859e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80085a2:	f001 fc87 	bl	8009eb4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80085a6:	f001 fc55 	bl	8009e54 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085b2:	e011      	b.n	80085d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	691b      	ldr	r3, [r3, #16]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d012      	beq.n	80085e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	3310      	adds	r3, #16
 80085c0:	4618      	mov	r0, r3
 80085c2:	f000 fd2b 	bl	800901c <xTaskRemoveFromEventList>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d001      	beq.n	80085d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80085cc:	f000 fe02 	bl	80091d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80085d0:	7bbb      	ldrb	r3, [r7, #14]
 80085d2:	3b01      	subs	r3, #1
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	dce9      	bgt.n	80085b4 <prvUnlockQueue+0x60>
 80085e0:	e000      	b.n	80085e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80085e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	22ff      	movs	r2, #255	; 0xff
 80085e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80085ec:	f001 fc62 	bl	8009eb4 <vPortExitCritical>
}
 80085f0:	bf00      	nop
 80085f2:	3710      	adds	r7, #16
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b084      	sub	sp, #16
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008600:	f001 fc28 	bl	8009e54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008608:	2b00      	cmp	r3, #0
 800860a:	d102      	bne.n	8008612 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800860c:	2301      	movs	r3, #1
 800860e:	60fb      	str	r3, [r7, #12]
 8008610:	e001      	b.n	8008616 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008612:	2300      	movs	r3, #0
 8008614:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008616:	f001 fc4d 	bl	8009eb4 <vPortExitCritical>

	return xReturn;
 800861a:	68fb      	ldr	r3, [r7, #12]
}
 800861c:	4618      	mov	r0, r3
 800861e:	3710      	adds	r7, #16
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b084      	sub	sp, #16
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800862c:	f001 fc12 	bl	8009e54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008638:	429a      	cmp	r2, r3
 800863a:	d102      	bne.n	8008642 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800863c:	2301      	movs	r3, #1
 800863e:	60fb      	str	r3, [r7, #12]
 8008640:	e001      	b.n	8008646 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008642:	2300      	movs	r3, #0
 8008644:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008646:	f001 fc35 	bl	8009eb4 <vPortExitCritical>

	return xReturn;
 800864a:	68fb      	ldr	r3, [r7, #12]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3710      	adds	r7, #16
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008654:	b480      	push	{r7}
 8008656:	b085      	sub	sp, #20
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800865e:	2300      	movs	r3, #0
 8008660:	60fb      	str	r3, [r7, #12]
 8008662:	e014      	b.n	800868e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008664:	4a0f      	ldr	r2, [pc, #60]	; (80086a4 <vQueueAddToRegistry+0x50>)
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d10b      	bne.n	8008688 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008670:	490c      	ldr	r1, [pc, #48]	; (80086a4 <vQueueAddToRegistry+0x50>)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	683a      	ldr	r2, [r7, #0]
 8008676:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800867a:	4a0a      	ldr	r2, [pc, #40]	; (80086a4 <vQueueAddToRegistry+0x50>)
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	00db      	lsls	r3, r3, #3
 8008680:	4413      	add	r3, r2
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008686:	e006      	b.n	8008696 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	3301      	adds	r3, #1
 800868c:	60fb      	str	r3, [r7, #12]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2b07      	cmp	r3, #7
 8008692:	d9e7      	bls.n	8008664 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008694:	bf00      	nop
 8008696:	bf00      	nop
 8008698:	3714      	adds	r7, #20
 800869a:	46bd      	mov	sp, r7
 800869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a0:	4770      	bx	lr
 80086a2:	bf00      	nop
 80086a4:	200009dc 	.word	0x200009dc

080086a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b086      	sub	sp, #24
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80086b8:	f001 fbcc 	bl	8009e54 <vPortEnterCritical>
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80086c2:	b25b      	sxtb	r3, r3
 80086c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086c8:	d103      	bne.n	80086d2 <vQueueWaitForMessageRestricted+0x2a>
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	2200      	movs	r2, #0
 80086ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80086d8:	b25b      	sxtb	r3, r3
 80086da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086de:	d103      	bne.n	80086e8 <vQueueWaitForMessageRestricted+0x40>
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80086e8:	f001 fbe4 	bl	8009eb4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d106      	bne.n	8008702 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	3324      	adds	r3, #36	; 0x24
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	68b9      	ldr	r1, [r7, #8]
 80086fc:	4618      	mov	r0, r3
 80086fe:	f000 fc61 	bl	8008fc4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008702:	6978      	ldr	r0, [r7, #20]
 8008704:	f7ff ff26 	bl	8008554 <prvUnlockQueue>
	}
 8008708:	bf00      	nop
 800870a:	3718      	adds	r7, #24
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008710:	b580      	push	{r7, lr}
 8008712:	b08e      	sub	sp, #56	; 0x38
 8008714:	af04      	add	r7, sp, #16
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]
 800871c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800871e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008720:	2b00      	cmp	r3, #0
 8008722:	d10a      	bne.n	800873a <xTaskCreateStatic+0x2a>
	__asm volatile
 8008724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008728:	f383 8811 	msr	BASEPRI, r3
 800872c:	f3bf 8f6f 	isb	sy
 8008730:	f3bf 8f4f 	dsb	sy
 8008734:	623b      	str	r3, [r7, #32]
}
 8008736:	bf00      	nop
 8008738:	e7fe      	b.n	8008738 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800873a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800873c:	2b00      	cmp	r3, #0
 800873e:	d10a      	bne.n	8008756 <xTaskCreateStatic+0x46>
	__asm volatile
 8008740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008744:	f383 8811 	msr	BASEPRI, r3
 8008748:	f3bf 8f6f 	isb	sy
 800874c:	f3bf 8f4f 	dsb	sy
 8008750:	61fb      	str	r3, [r7, #28]
}
 8008752:	bf00      	nop
 8008754:	e7fe      	b.n	8008754 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008756:	23a8      	movs	r3, #168	; 0xa8
 8008758:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	2ba8      	cmp	r3, #168	; 0xa8
 800875e:	d00a      	beq.n	8008776 <xTaskCreateStatic+0x66>
	__asm volatile
 8008760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008764:	f383 8811 	msr	BASEPRI, r3
 8008768:	f3bf 8f6f 	isb	sy
 800876c:	f3bf 8f4f 	dsb	sy
 8008770:	61bb      	str	r3, [r7, #24]
}
 8008772:	bf00      	nop
 8008774:	e7fe      	b.n	8008774 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008776:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800877a:	2b00      	cmp	r3, #0
 800877c:	d01e      	beq.n	80087bc <xTaskCreateStatic+0xac>
 800877e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008780:	2b00      	cmp	r3, #0
 8008782:	d01b      	beq.n	80087bc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008786:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800878a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800878c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800878e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008790:	2202      	movs	r2, #2
 8008792:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008796:	2300      	movs	r3, #0
 8008798:	9303      	str	r3, [sp, #12]
 800879a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800879c:	9302      	str	r3, [sp, #8]
 800879e:	f107 0314 	add.w	r3, r7, #20
 80087a2:	9301      	str	r3, [sp, #4]
 80087a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087a6:	9300      	str	r3, [sp, #0]
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	68b9      	ldr	r1, [r7, #8]
 80087ae:	68f8      	ldr	r0, [r7, #12]
 80087b0:	f000 f850 	bl	8008854 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80087b6:	f000 f8f3 	bl	80089a0 <prvAddNewTaskToReadyList>
 80087ba:	e001      	b.n	80087c0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80087bc:	2300      	movs	r3, #0
 80087be:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80087c0:	697b      	ldr	r3, [r7, #20]
	}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3728      	adds	r7, #40	; 0x28
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}

080087ca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80087ca:	b580      	push	{r7, lr}
 80087cc:	b08c      	sub	sp, #48	; 0x30
 80087ce:	af04      	add	r7, sp, #16
 80087d0:	60f8      	str	r0, [r7, #12]
 80087d2:	60b9      	str	r1, [r7, #8]
 80087d4:	603b      	str	r3, [r7, #0]
 80087d6:	4613      	mov	r3, r2
 80087d8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80087da:	88fb      	ldrh	r3, [r7, #6]
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	4618      	mov	r0, r3
 80087e0:	f001 fc5a 	bl	800a098 <pvPortMalloc>
 80087e4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d00e      	beq.n	800880a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80087ec:	20a8      	movs	r0, #168	; 0xa8
 80087ee:	f001 fc53 	bl	800a098 <pvPortMalloc>
 80087f2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d003      	beq.n	8008802 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80087fa:	69fb      	ldr	r3, [r7, #28]
 80087fc:	697a      	ldr	r2, [r7, #20]
 80087fe:	631a      	str	r2, [r3, #48]	; 0x30
 8008800:	e005      	b.n	800880e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008802:	6978      	ldr	r0, [r7, #20]
 8008804:	f001 fd14 	bl	800a230 <vPortFree>
 8008808:	e001      	b.n	800880e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800880a:	2300      	movs	r3, #0
 800880c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800880e:	69fb      	ldr	r3, [r7, #28]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d017      	beq.n	8008844 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	2200      	movs	r2, #0
 8008818:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800881c:	88fa      	ldrh	r2, [r7, #6]
 800881e:	2300      	movs	r3, #0
 8008820:	9303      	str	r3, [sp, #12]
 8008822:	69fb      	ldr	r3, [r7, #28]
 8008824:	9302      	str	r3, [sp, #8]
 8008826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008828:	9301      	str	r3, [sp, #4]
 800882a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800882c:	9300      	str	r3, [sp, #0]
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	68b9      	ldr	r1, [r7, #8]
 8008832:	68f8      	ldr	r0, [r7, #12]
 8008834:	f000 f80e 	bl	8008854 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008838:	69f8      	ldr	r0, [r7, #28]
 800883a:	f000 f8b1 	bl	80089a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800883e:	2301      	movs	r3, #1
 8008840:	61bb      	str	r3, [r7, #24]
 8008842:	e002      	b.n	800884a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008844:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008848:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800884a:	69bb      	ldr	r3, [r7, #24]
	}
 800884c:	4618      	mov	r0, r3
 800884e:	3720      	adds	r7, #32
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b088      	sub	sp, #32
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	607a      	str	r2, [r7, #4]
 8008860:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008864:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	461a      	mov	r2, r3
 800886c:	21a5      	movs	r1, #165	; 0xa5
 800886e:	f002 fc0b 	bl	800b088 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008874:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800887c:	3b01      	subs	r3, #1
 800887e:	009b      	lsls	r3, r3, #2
 8008880:	4413      	add	r3, r2
 8008882:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008884:	69bb      	ldr	r3, [r7, #24]
 8008886:	f023 0307 	bic.w	r3, r3, #7
 800888a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800888c:	69bb      	ldr	r3, [r7, #24]
 800888e:	f003 0307 	and.w	r3, r3, #7
 8008892:	2b00      	cmp	r3, #0
 8008894:	d00a      	beq.n	80088ac <prvInitialiseNewTask+0x58>
	__asm volatile
 8008896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800889a:	f383 8811 	msr	BASEPRI, r3
 800889e:	f3bf 8f6f 	isb	sy
 80088a2:	f3bf 8f4f 	dsb	sy
 80088a6:	617b      	str	r3, [r7, #20]
}
 80088a8:	bf00      	nop
 80088aa:	e7fe      	b.n	80088aa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d01f      	beq.n	80088f2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088b2:	2300      	movs	r3, #0
 80088b4:	61fb      	str	r3, [r7, #28]
 80088b6:	e012      	b.n	80088de <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80088b8:	68ba      	ldr	r2, [r7, #8]
 80088ba:	69fb      	ldr	r3, [r7, #28]
 80088bc:	4413      	add	r3, r2
 80088be:	7819      	ldrb	r1, [r3, #0]
 80088c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	4413      	add	r3, r2
 80088c6:	3334      	adds	r3, #52	; 0x34
 80088c8:	460a      	mov	r2, r1
 80088ca:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80088cc:	68ba      	ldr	r2, [r7, #8]
 80088ce:	69fb      	ldr	r3, [r7, #28]
 80088d0:	4413      	add	r3, r2
 80088d2:	781b      	ldrb	r3, [r3, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d006      	beq.n	80088e6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088d8:	69fb      	ldr	r3, [r7, #28]
 80088da:	3301      	adds	r3, #1
 80088dc:	61fb      	str	r3, [r7, #28]
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	2b0f      	cmp	r3, #15
 80088e2:	d9e9      	bls.n	80088b8 <prvInitialiseNewTask+0x64>
 80088e4:	e000      	b.n	80088e8 <prvInitialiseNewTask+0x94>
			{
				break;
 80088e6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80088e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088ea:	2200      	movs	r2, #0
 80088ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80088f0:	e003      	b.n	80088fa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80088f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80088fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088fc:	2b37      	cmp	r3, #55	; 0x37
 80088fe:	d901      	bls.n	8008904 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008900:	2337      	movs	r3, #55	; 0x37
 8008902:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008906:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008908:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800890a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800890c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800890e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008912:	2200      	movs	r2, #0
 8008914:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008918:	3304      	adds	r3, #4
 800891a:	4618      	mov	r0, r3
 800891c:	f7ff f978 	bl	8007c10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008922:	3318      	adds	r3, #24
 8008924:	4618      	mov	r0, r3
 8008926:	f7ff f973 	bl	8007c10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800892a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800892c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800892e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008932:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008938:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800893a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800893c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800893e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008942:	2200      	movs	r2, #0
 8008944:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800894a:	2200      	movs	r2, #0
 800894c:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008952:	3354      	adds	r3, #84	; 0x54
 8008954:	224c      	movs	r2, #76	; 0x4c
 8008956:	2100      	movs	r1, #0
 8008958:	4618      	mov	r0, r3
 800895a:	f002 fb95 	bl	800b088 <memset>
 800895e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008960:	4a0c      	ldr	r2, [pc, #48]	; (8008994 <prvInitialiseNewTask+0x140>)
 8008962:	659a      	str	r2, [r3, #88]	; 0x58
 8008964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008966:	4a0c      	ldr	r2, [pc, #48]	; (8008998 <prvInitialiseNewTask+0x144>)
 8008968:	65da      	str	r2, [r3, #92]	; 0x5c
 800896a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800896c:	4a0b      	ldr	r2, [pc, #44]	; (800899c <prvInitialiseNewTask+0x148>)
 800896e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008970:	683a      	ldr	r2, [r7, #0]
 8008972:	68f9      	ldr	r1, [r7, #12]
 8008974:	69b8      	ldr	r0, [r7, #24]
 8008976:	f001 f941 	bl	8009bfc <pxPortInitialiseStack>
 800897a:	4602      	mov	r2, r0
 800897c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800897e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008982:	2b00      	cmp	r3, #0
 8008984:	d002      	beq.n	800898c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800898a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800898c:	bf00      	nop
 800898e:	3720      	adds	r7, #32
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}
 8008994:	20006858 	.word	0x20006858
 8008998:	200068c0 	.word	0x200068c0
 800899c:	20006928 	.word	0x20006928

080089a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b082      	sub	sp, #8
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80089a8:	f001 fa54 	bl	8009e54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80089ac:	4b2d      	ldr	r3, [pc, #180]	; (8008a64 <prvAddNewTaskToReadyList+0xc4>)
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	3301      	adds	r3, #1
 80089b2:	4a2c      	ldr	r2, [pc, #176]	; (8008a64 <prvAddNewTaskToReadyList+0xc4>)
 80089b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80089b6:	4b2c      	ldr	r3, [pc, #176]	; (8008a68 <prvAddNewTaskToReadyList+0xc8>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d109      	bne.n	80089d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80089be:	4a2a      	ldr	r2, [pc, #168]	; (8008a68 <prvAddNewTaskToReadyList+0xc8>)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80089c4:	4b27      	ldr	r3, [pc, #156]	; (8008a64 <prvAddNewTaskToReadyList+0xc4>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d110      	bne.n	80089ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80089cc:	f000 fc26 	bl	800921c <prvInitialiseTaskLists>
 80089d0:	e00d      	b.n	80089ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80089d2:	4b26      	ldr	r3, [pc, #152]	; (8008a6c <prvAddNewTaskToReadyList+0xcc>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d109      	bne.n	80089ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80089da:	4b23      	ldr	r3, [pc, #140]	; (8008a68 <prvAddNewTaskToReadyList+0xc8>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089e4:	429a      	cmp	r2, r3
 80089e6:	d802      	bhi.n	80089ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80089e8:	4a1f      	ldr	r2, [pc, #124]	; (8008a68 <prvAddNewTaskToReadyList+0xc8>)
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80089ee:	4b20      	ldr	r3, [pc, #128]	; (8008a70 <prvAddNewTaskToReadyList+0xd0>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	3301      	adds	r3, #1
 80089f4:	4a1e      	ldr	r2, [pc, #120]	; (8008a70 <prvAddNewTaskToReadyList+0xd0>)
 80089f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80089f8:	4b1d      	ldr	r3, [pc, #116]	; (8008a70 <prvAddNewTaskToReadyList+0xd0>)
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a04:	4b1b      	ldr	r3, [pc, #108]	; (8008a74 <prvAddNewTaskToReadyList+0xd4>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d903      	bls.n	8008a14 <prvAddNewTaskToReadyList+0x74>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a10:	4a18      	ldr	r2, [pc, #96]	; (8008a74 <prvAddNewTaskToReadyList+0xd4>)
 8008a12:	6013      	str	r3, [r2, #0]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a18:	4613      	mov	r3, r2
 8008a1a:	009b      	lsls	r3, r3, #2
 8008a1c:	4413      	add	r3, r2
 8008a1e:	009b      	lsls	r3, r3, #2
 8008a20:	4a15      	ldr	r2, [pc, #84]	; (8008a78 <prvAddNewTaskToReadyList+0xd8>)
 8008a22:	441a      	add	r2, r3
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	3304      	adds	r3, #4
 8008a28:	4619      	mov	r1, r3
 8008a2a:	4610      	mov	r0, r2
 8008a2c:	f7ff f8fd 	bl	8007c2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008a30:	f001 fa40 	bl	8009eb4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008a34:	4b0d      	ldr	r3, [pc, #52]	; (8008a6c <prvAddNewTaskToReadyList+0xcc>)
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d00e      	beq.n	8008a5a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a3c:	4b0a      	ldr	r3, [pc, #40]	; (8008a68 <prvAddNewTaskToReadyList+0xc8>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d207      	bcs.n	8008a5a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008a4a:	4b0c      	ldr	r3, [pc, #48]	; (8008a7c <prvAddNewTaskToReadyList+0xdc>)
 8008a4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a50:	601a      	str	r2, [r3, #0]
 8008a52:	f3bf 8f4f 	dsb	sy
 8008a56:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a5a:	bf00      	nop
 8008a5c:	3708      	adds	r7, #8
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
 8008a62:	bf00      	nop
 8008a64:	20000ef0 	.word	0x20000ef0
 8008a68:	20000a1c 	.word	0x20000a1c
 8008a6c:	20000efc 	.word	0x20000efc
 8008a70:	20000f0c 	.word	0x20000f0c
 8008a74:	20000ef8 	.word	0x20000ef8
 8008a78:	20000a20 	.word	0x20000a20
 8008a7c:	e000ed04 	.word	0xe000ed04

08008a80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b084      	sub	sp, #16
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d017      	beq.n	8008ac2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008a92:	4b13      	ldr	r3, [pc, #76]	; (8008ae0 <vTaskDelay+0x60>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00a      	beq.n	8008ab0 <vTaskDelay+0x30>
	__asm volatile
 8008a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a9e:	f383 8811 	msr	BASEPRI, r3
 8008aa2:	f3bf 8f6f 	isb	sy
 8008aa6:	f3bf 8f4f 	dsb	sy
 8008aaa:	60bb      	str	r3, [r7, #8]
}
 8008aac:	bf00      	nop
 8008aae:	e7fe      	b.n	8008aae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008ab0:	f000 f88a 	bl	8008bc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008ab4:	2100      	movs	r1, #0
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 fcfe 	bl	80094b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008abc:	f000 f892 	bl	8008be4 <xTaskResumeAll>
 8008ac0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d107      	bne.n	8008ad8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008ac8:	4b06      	ldr	r3, [pc, #24]	; (8008ae4 <vTaskDelay+0x64>)
 8008aca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ace:	601a      	str	r2, [r3, #0]
 8008ad0:	f3bf 8f4f 	dsb	sy
 8008ad4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008ad8:	bf00      	nop
 8008ada:	3710      	adds	r7, #16
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	20000f18 	.word	0x20000f18
 8008ae4:	e000ed04 	.word	0xe000ed04

08008ae8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b08a      	sub	sp, #40	; 0x28
 8008aec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008aee:	2300      	movs	r3, #0
 8008af0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008af2:	2300      	movs	r3, #0
 8008af4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008af6:	463a      	mov	r2, r7
 8008af8:	1d39      	adds	r1, r7, #4
 8008afa:	f107 0308 	add.w	r3, r7, #8
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7ff f832 	bl	8007b68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008b04:	6839      	ldr	r1, [r7, #0]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	68ba      	ldr	r2, [r7, #8]
 8008b0a:	9202      	str	r2, [sp, #8]
 8008b0c:	9301      	str	r3, [sp, #4]
 8008b0e:	2300      	movs	r3, #0
 8008b10:	9300      	str	r3, [sp, #0]
 8008b12:	2300      	movs	r3, #0
 8008b14:	460a      	mov	r2, r1
 8008b16:	4924      	ldr	r1, [pc, #144]	; (8008ba8 <vTaskStartScheduler+0xc0>)
 8008b18:	4824      	ldr	r0, [pc, #144]	; (8008bac <vTaskStartScheduler+0xc4>)
 8008b1a:	f7ff fdf9 	bl	8008710 <xTaskCreateStatic>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	4a23      	ldr	r2, [pc, #140]	; (8008bb0 <vTaskStartScheduler+0xc8>)
 8008b22:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008b24:	4b22      	ldr	r3, [pc, #136]	; (8008bb0 <vTaskStartScheduler+0xc8>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d002      	beq.n	8008b32 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	617b      	str	r3, [r7, #20]
 8008b30:	e001      	b.n	8008b36 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008b32:	2300      	movs	r3, #0
 8008b34:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	2b01      	cmp	r3, #1
 8008b3a:	d102      	bne.n	8008b42 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008b3c:	f000 fd10 	bl	8009560 <xTimerCreateTimerTask>
 8008b40:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d11b      	bne.n	8008b80 <vTaskStartScheduler+0x98>
	__asm volatile
 8008b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b4c:	f383 8811 	msr	BASEPRI, r3
 8008b50:	f3bf 8f6f 	isb	sy
 8008b54:	f3bf 8f4f 	dsb	sy
 8008b58:	613b      	str	r3, [r7, #16]
}
 8008b5a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008b5c:	4b15      	ldr	r3, [pc, #84]	; (8008bb4 <vTaskStartScheduler+0xcc>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	3354      	adds	r3, #84	; 0x54
 8008b62:	4a15      	ldr	r2, [pc, #84]	; (8008bb8 <vTaskStartScheduler+0xd0>)
 8008b64:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008b66:	4b15      	ldr	r3, [pc, #84]	; (8008bbc <vTaskStartScheduler+0xd4>)
 8008b68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b6c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008b6e:	4b14      	ldr	r3, [pc, #80]	; (8008bc0 <vTaskStartScheduler+0xd8>)
 8008b70:	2201      	movs	r2, #1
 8008b72:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008b74:	4b13      	ldr	r3, [pc, #76]	; (8008bc4 <vTaskStartScheduler+0xdc>)
 8008b76:	2200      	movs	r2, #0
 8008b78:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008b7a:	f001 f8c9 	bl	8009d10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008b7e:	e00e      	b.n	8008b9e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008b80:	697b      	ldr	r3, [r7, #20]
 8008b82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b86:	d10a      	bne.n	8008b9e <vTaskStartScheduler+0xb6>
	__asm volatile
 8008b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8c:	f383 8811 	msr	BASEPRI, r3
 8008b90:	f3bf 8f6f 	isb	sy
 8008b94:	f3bf 8f4f 	dsb	sy
 8008b98:	60fb      	str	r3, [r7, #12]
}
 8008b9a:	bf00      	nop
 8008b9c:	e7fe      	b.n	8008b9c <vTaskStartScheduler+0xb4>
}
 8008b9e:	bf00      	nop
 8008ba0:	3718      	adds	r7, #24
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
 8008ba6:	bf00      	nop
 8008ba8:	0800b268 	.word	0x0800b268
 8008bac:	080091ed 	.word	0x080091ed
 8008bb0:	20000f14 	.word	0x20000f14
 8008bb4:	20000a1c 	.word	0x20000a1c
 8008bb8:	2000014c 	.word	0x2000014c
 8008bbc:	20000f10 	.word	0x20000f10
 8008bc0:	20000efc 	.word	0x20000efc
 8008bc4:	20000ef4 	.word	0x20000ef4

08008bc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008bc8:	b480      	push	{r7}
 8008bca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008bcc:	4b04      	ldr	r3, [pc, #16]	; (8008be0 <vTaskSuspendAll+0x18>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	4a03      	ldr	r2, [pc, #12]	; (8008be0 <vTaskSuspendAll+0x18>)
 8008bd4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008bd6:	bf00      	nop
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr
 8008be0:	20000f18 	.word	0x20000f18

08008be4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b084      	sub	sp, #16
 8008be8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008bea:	2300      	movs	r3, #0
 8008bec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008bf2:	4b42      	ldr	r3, [pc, #264]	; (8008cfc <xTaskResumeAll+0x118>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d10a      	bne.n	8008c10 <xTaskResumeAll+0x2c>
	__asm volatile
 8008bfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bfe:	f383 8811 	msr	BASEPRI, r3
 8008c02:	f3bf 8f6f 	isb	sy
 8008c06:	f3bf 8f4f 	dsb	sy
 8008c0a:	603b      	str	r3, [r7, #0]
}
 8008c0c:	bf00      	nop
 8008c0e:	e7fe      	b.n	8008c0e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008c10:	f001 f920 	bl	8009e54 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008c14:	4b39      	ldr	r3, [pc, #228]	; (8008cfc <xTaskResumeAll+0x118>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	3b01      	subs	r3, #1
 8008c1a:	4a38      	ldr	r2, [pc, #224]	; (8008cfc <xTaskResumeAll+0x118>)
 8008c1c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c1e:	4b37      	ldr	r3, [pc, #220]	; (8008cfc <xTaskResumeAll+0x118>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d162      	bne.n	8008cec <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008c26:	4b36      	ldr	r3, [pc, #216]	; (8008d00 <xTaskResumeAll+0x11c>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d05e      	beq.n	8008cec <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c2e:	e02f      	b.n	8008c90 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c30:	4b34      	ldr	r3, [pc, #208]	; (8008d04 <xTaskResumeAll+0x120>)
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	3318      	adds	r3, #24
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f7ff f851 	bl	8007ce4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	3304      	adds	r3, #4
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7ff f84c 	bl	8007ce4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c50:	4b2d      	ldr	r3, [pc, #180]	; (8008d08 <xTaskResumeAll+0x124>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d903      	bls.n	8008c60 <xTaskResumeAll+0x7c>
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c5c:	4a2a      	ldr	r2, [pc, #168]	; (8008d08 <xTaskResumeAll+0x124>)
 8008c5e:	6013      	str	r3, [r2, #0]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c64:	4613      	mov	r3, r2
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	4413      	add	r3, r2
 8008c6a:	009b      	lsls	r3, r3, #2
 8008c6c:	4a27      	ldr	r2, [pc, #156]	; (8008d0c <xTaskResumeAll+0x128>)
 8008c6e:	441a      	add	r2, r3
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	3304      	adds	r3, #4
 8008c74:	4619      	mov	r1, r3
 8008c76:	4610      	mov	r0, r2
 8008c78:	f7fe ffd7 	bl	8007c2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c80:	4b23      	ldr	r3, [pc, #140]	; (8008d10 <xTaskResumeAll+0x12c>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c86:	429a      	cmp	r2, r3
 8008c88:	d302      	bcc.n	8008c90 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008c8a:	4b22      	ldr	r3, [pc, #136]	; (8008d14 <xTaskResumeAll+0x130>)
 8008c8c:	2201      	movs	r2, #1
 8008c8e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c90:	4b1c      	ldr	r3, [pc, #112]	; (8008d04 <xTaskResumeAll+0x120>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1cb      	bne.n	8008c30 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d001      	beq.n	8008ca2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008c9e:	f000 fb5f 	bl	8009360 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008ca2:	4b1d      	ldr	r3, [pc, #116]	; (8008d18 <xTaskResumeAll+0x134>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d010      	beq.n	8008cd0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008cae:	f000 f847 	bl	8008d40 <xTaskIncrementTick>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d002      	beq.n	8008cbe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008cb8:	4b16      	ldr	r3, [pc, #88]	; (8008d14 <xTaskResumeAll+0x130>)
 8008cba:	2201      	movs	r2, #1
 8008cbc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	3b01      	subs	r3, #1
 8008cc2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d1f1      	bne.n	8008cae <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008cca:	4b13      	ldr	r3, [pc, #76]	; (8008d18 <xTaskResumeAll+0x134>)
 8008ccc:	2200      	movs	r2, #0
 8008cce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008cd0:	4b10      	ldr	r3, [pc, #64]	; (8008d14 <xTaskResumeAll+0x130>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d009      	beq.n	8008cec <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008cdc:	4b0f      	ldr	r3, [pc, #60]	; (8008d1c <xTaskResumeAll+0x138>)
 8008cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ce2:	601a      	str	r2, [r3, #0]
 8008ce4:	f3bf 8f4f 	dsb	sy
 8008ce8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008cec:	f001 f8e2 	bl	8009eb4 <vPortExitCritical>

	return xAlreadyYielded;
 8008cf0:	68bb      	ldr	r3, [r7, #8]
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3710      	adds	r7, #16
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}
 8008cfa:	bf00      	nop
 8008cfc:	20000f18 	.word	0x20000f18
 8008d00:	20000ef0 	.word	0x20000ef0
 8008d04:	20000eb0 	.word	0x20000eb0
 8008d08:	20000ef8 	.word	0x20000ef8
 8008d0c:	20000a20 	.word	0x20000a20
 8008d10:	20000a1c 	.word	0x20000a1c
 8008d14:	20000f04 	.word	0x20000f04
 8008d18:	20000f00 	.word	0x20000f00
 8008d1c:	e000ed04 	.word	0xe000ed04

08008d20 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008d26:	4b05      	ldr	r3, [pc, #20]	; (8008d3c <xTaskGetTickCount+0x1c>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008d2c:	687b      	ldr	r3, [r7, #4]
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	370c      	adds	r7, #12
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr
 8008d3a:	bf00      	nop
 8008d3c:	20000ef4 	.word	0x20000ef4

08008d40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008d46:	2300      	movs	r3, #0
 8008d48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d4a:	4b4f      	ldr	r3, [pc, #316]	; (8008e88 <xTaskIncrementTick+0x148>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	f040 808f 	bne.w	8008e72 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008d54:	4b4d      	ldr	r3, [pc, #308]	; (8008e8c <xTaskIncrementTick+0x14c>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008d5c:	4a4b      	ldr	r2, [pc, #300]	; (8008e8c <xTaskIncrementTick+0x14c>)
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d120      	bne.n	8008daa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008d68:	4b49      	ldr	r3, [pc, #292]	; (8008e90 <xTaskIncrementTick+0x150>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d00a      	beq.n	8008d88 <xTaskIncrementTick+0x48>
	__asm volatile
 8008d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d76:	f383 8811 	msr	BASEPRI, r3
 8008d7a:	f3bf 8f6f 	isb	sy
 8008d7e:	f3bf 8f4f 	dsb	sy
 8008d82:	603b      	str	r3, [r7, #0]
}
 8008d84:	bf00      	nop
 8008d86:	e7fe      	b.n	8008d86 <xTaskIncrementTick+0x46>
 8008d88:	4b41      	ldr	r3, [pc, #260]	; (8008e90 <xTaskIncrementTick+0x150>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	60fb      	str	r3, [r7, #12]
 8008d8e:	4b41      	ldr	r3, [pc, #260]	; (8008e94 <xTaskIncrementTick+0x154>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4a3f      	ldr	r2, [pc, #252]	; (8008e90 <xTaskIncrementTick+0x150>)
 8008d94:	6013      	str	r3, [r2, #0]
 8008d96:	4a3f      	ldr	r2, [pc, #252]	; (8008e94 <xTaskIncrementTick+0x154>)
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	6013      	str	r3, [r2, #0]
 8008d9c:	4b3e      	ldr	r3, [pc, #248]	; (8008e98 <xTaskIncrementTick+0x158>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	3301      	adds	r3, #1
 8008da2:	4a3d      	ldr	r2, [pc, #244]	; (8008e98 <xTaskIncrementTick+0x158>)
 8008da4:	6013      	str	r3, [r2, #0]
 8008da6:	f000 fadb 	bl	8009360 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008daa:	4b3c      	ldr	r3, [pc, #240]	; (8008e9c <xTaskIncrementTick+0x15c>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	693a      	ldr	r2, [r7, #16]
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d349      	bcc.n	8008e48 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008db4:	4b36      	ldr	r3, [pc, #216]	; (8008e90 <xTaskIncrementTick+0x150>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d104      	bne.n	8008dc8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dbe:	4b37      	ldr	r3, [pc, #220]	; (8008e9c <xTaskIncrementTick+0x15c>)
 8008dc0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008dc4:	601a      	str	r2, [r3, #0]
					break;
 8008dc6:	e03f      	b.n	8008e48 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dc8:	4b31      	ldr	r3, [pc, #196]	; (8008e90 <xTaskIncrementTick+0x150>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	68db      	ldr	r3, [r3, #12]
 8008dce:	68db      	ldr	r3, [r3, #12]
 8008dd0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008dd8:	693a      	ldr	r2, [r7, #16]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d203      	bcs.n	8008de8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008de0:	4a2e      	ldr	r2, [pc, #184]	; (8008e9c <xTaskIncrementTick+0x15c>)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008de6:	e02f      	b.n	8008e48 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	3304      	adds	r3, #4
 8008dec:	4618      	mov	r0, r3
 8008dee:	f7fe ff79 	bl	8007ce4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d004      	beq.n	8008e04 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	3318      	adds	r3, #24
 8008dfe:	4618      	mov	r0, r3
 8008e00:	f7fe ff70 	bl	8007ce4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e08:	4b25      	ldr	r3, [pc, #148]	; (8008ea0 <xTaskIncrementTick+0x160>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	d903      	bls.n	8008e18 <xTaskIncrementTick+0xd8>
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e14:	4a22      	ldr	r2, [pc, #136]	; (8008ea0 <xTaskIncrementTick+0x160>)
 8008e16:	6013      	str	r3, [r2, #0]
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e1c:	4613      	mov	r3, r2
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	4413      	add	r3, r2
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	4a1f      	ldr	r2, [pc, #124]	; (8008ea4 <xTaskIncrementTick+0x164>)
 8008e26:	441a      	add	r2, r3
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	3304      	adds	r3, #4
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	4610      	mov	r0, r2
 8008e30:	f7fe fefb 	bl	8007c2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e38:	4b1b      	ldr	r3, [pc, #108]	; (8008ea8 <xTaskIncrementTick+0x168>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d3b8      	bcc.n	8008db4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008e42:	2301      	movs	r3, #1
 8008e44:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e46:	e7b5      	b.n	8008db4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008e48:	4b17      	ldr	r3, [pc, #92]	; (8008ea8 <xTaskIncrementTick+0x168>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e4e:	4915      	ldr	r1, [pc, #84]	; (8008ea4 <xTaskIncrementTick+0x164>)
 8008e50:	4613      	mov	r3, r2
 8008e52:	009b      	lsls	r3, r3, #2
 8008e54:	4413      	add	r3, r2
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	440b      	add	r3, r1
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d901      	bls.n	8008e64 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008e60:	2301      	movs	r3, #1
 8008e62:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008e64:	4b11      	ldr	r3, [pc, #68]	; (8008eac <xTaskIncrementTick+0x16c>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d007      	beq.n	8008e7c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	617b      	str	r3, [r7, #20]
 8008e70:	e004      	b.n	8008e7c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008e72:	4b0f      	ldr	r3, [pc, #60]	; (8008eb0 <xTaskIncrementTick+0x170>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	3301      	adds	r3, #1
 8008e78:	4a0d      	ldr	r2, [pc, #52]	; (8008eb0 <xTaskIncrementTick+0x170>)
 8008e7a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008e7c:	697b      	ldr	r3, [r7, #20]
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3718      	adds	r7, #24
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}
 8008e86:	bf00      	nop
 8008e88:	20000f18 	.word	0x20000f18
 8008e8c:	20000ef4 	.word	0x20000ef4
 8008e90:	20000ea8 	.word	0x20000ea8
 8008e94:	20000eac 	.word	0x20000eac
 8008e98:	20000f08 	.word	0x20000f08
 8008e9c:	20000f10 	.word	0x20000f10
 8008ea0:	20000ef8 	.word	0x20000ef8
 8008ea4:	20000a20 	.word	0x20000a20
 8008ea8:	20000a1c 	.word	0x20000a1c
 8008eac:	20000f04 	.word	0x20000f04
 8008eb0:	20000f00 	.word	0x20000f00

08008eb4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008eba:	4b2a      	ldr	r3, [pc, #168]	; (8008f64 <vTaskSwitchContext+0xb0>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d003      	beq.n	8008eca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008ec2:	4b29      	ldr	r3, [pc, #164]	; (8008f68 <vTaskSwitchContext+0xb4>)
 8008ec4:	2201      	movs	r2, #1
 8008ec6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008ec8:	e046      	b.n	8008f58 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8008eca:	4b27      	ldr	r3, [pc, #156]	; (8008f68 <vTaskSwitchContext+0xb4>)
 8008ecc:	2200      	movs	r2, #0
 8008ece:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ed0:	4b26      	ldr	r3, [pc, #152]	; (8008f6c <vTaskSwitchContext+0xb8>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	60fb      	str	r3, [r7, #12]
 8008ed6:	e010      	b.n	8008efa <vTaskSwitchContext+0x46>
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d10a      	bne.n	8008ef4 <vTaskSwitchContext+0x40>
	__asm volatile
 8008ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee2:	f383 8811 	msr	BASEPRI, r3
 8008ee6:	f3bf 8f6f 	isb	sy
 8008eea:	f3bf 8f4f 	dsb	sy
 8008eee:	607b      	str	r3, [r7, #4]
}
 8008ef0:	bf00      	nop
 8008ef2:	e7fe      	b.n	8008ef2 <vTaskSwitchContext+0x3e>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	3b01      	subs	r3, #1
 8008ef8:	60fb      	str	r3, [r7, #12]
 8008efa:	491d      	ldr	r1, [pc, #116]	; (8008f70 <vTaskSwitchContext+0xbc>)
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	4613      	mov	r3, r2
 8008f00:	009b      	lsls	r3, r3, #2
 8008f02:	4413      	add	r3, r2
 8008f04:	009b      	lsls	r3, r3, #2
 8008f06:	440b      	add	r3, r1
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d0e4      	beq.n	8008ed8 <vTaskSwitchContext+0x24>
 8008f0e:	68fa      	ldr	r2, [r7, #12]
 8008f10:	4613      	mov	r3, r2
 8008f12:	009b      	lsls	r3, r3, #2
 8008f14:	4413      	add	r3, r2
 8008f16:	009b      	lsls	r3, r3, #2
 8008f18:	4a15      	ldr	r2, [pc, #84]	; (8008f70 <vTaskSwitchContext+0xbc>)
 8008f1a:	4413      	add	r3, r2
 8008f1c:	60bb      	str	r3, [r7, #8]
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	685b      	ldr	r3, [r3, #4]
 8008f22:	685a      	ldr	r2, [r3, #4]
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	605a      	str	r2, [r3, #4]
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	685a      	ldr	r2, [r3, #4]
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	3308      	adds	r3, #8
 8008f30:	429a      	cmp	r2, r3
 8008f32:	d104      	bne.n	8008f3e <vTaskSwitchContext+0x8a>
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	685a      	ldr	r2, [r3, #4]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	605a      	str	r2, [r3, #4]
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	68db      	ldr	r3, [r3, #12]
 8008f44:	4a0b      	ldr	r2, [pc, #44]	; (8008f74 <vTaskSwitchContext+0xc0>)
 8008f46:	6013      	str	r3, [r2, #0]
 8008f48:	4a08      	ldr	r2, [pc, #32]	; (8008f6c <vTaskSwitchContext+0xb8>)
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008f4e:	4b09      	ldr	r3, [pc, #36]	; (8008f74 <vTaskSwitchContext+0xc0>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	3354      	adds	r3, #84	; 0x54
 8008f54:	4a08      	ldr	r2, [pc, #32]	; (8008f78 <vTaskSwitchContext+0xc4>)
 8008f56:	6013      	str	r3, [r2, #0]
}
 8008f58:	bf00      	nop
 8008f5a:	3714      	adds	r7, #20
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr
 8008f64:	20000f18 	.word	0x20000f18
 8008f68:	20000f04 	.word	0x20000f04
 8008f6c:	20000ef8 	.word	0x20000ef8
 8008f70:	20000a20 	.word	0x20000a20
 8008f74:	20000a1c 	.word	0x20000a1c
 8008f78:	2000014c 	.word	0x2000014c

08008f7c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b084      	sub	sp, #16
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d10a      	bne.n	8008fa2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f90:	f383 8811 	msr	BASEPRI, r3
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	f3bf 8f4f 	dsb	sy
 8008f9c:	60fb      	str	r3, [r7, #12]
}
 8008f9e:	bf00      	nop
 8008fa0:	e7fe      	b.n	8008fa0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fa2:	4b07      	ldr	r3, [pc, #28]	; (8008fc0 <vTaskPlaceOnEventList+0x44>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	3318      	adds	r3, #24
 8008fa8:	4619      	mov	r1, r3
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f7fe fe61 	bl	8007c72 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008fb0:	2101      	movs	r1, #1
 8008fb2:	6838      	ldr	r0, [r7, #0]
 8008fb4:	f000 fa80 	bl	80094b8 <prvAddCurrentTaskToDelayedList>
}
 8008fb8:	bf00      	nop
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}
 8008fc0:	20000a1c 	.word	0x20000a1c

08008fc4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b086      	sub	sp, #24
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	60f8      	str	r0, [r7, #12]
 8008fcc:	60b9      	str	r1, [r7, #8]
 8008fce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10a      	bne.n	8008fec <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fda:	f383 8811 	msr	BASEPRI, r3
 8008fde:	f3bf 8f6f 	isb	sy
 8008fe2:	f3bf 8f4f 	dsb	sy
 8008fe6:	617b      	str	r3, [r7, #20]
}
 8008fe8:	bf00      	nop
 8008fea:	e7fe      	b.n	8008fea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fec:	4b0a      	ldr	r3, [pc, #40]	; (8009018 <vTaskPlaceOnEventListRestricted+0x54>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	3318      	adds	r3, #24
 8008ff2:	4619      	mov	r1, r3
 8008ff4:	68f8      	ldr	r0, [r7, #12]
 8008ff6:	f7fe fe18 	bl	8007c2a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d002      	beq.n	8009006 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009000:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009004:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009006:	6879      	ldr	r1, [r7, #4]
 8009008:	68b8      	ldr	r0, [r7, #8]
 800900a:	f000 fa55 	bl	80094b8 <prvAddCurrentTaskToDelayedList>
	}
 800900e:	bf00      	nop
 8009010:	3718      	adds	r7, #24
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
 8009016:	bf00      	nop
 8009018:	20000a1c 	.word	0x20000a1c

0800901c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b086      	sub	sp, #24
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	68db      	ldr	r3, [r3, #12]
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800902c:	693b      	ldr	r3, [r7, #16]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d10a      	bne.n	8009048 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009032:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009036:	f383 8811 	msr	BASEPRI, r3
 800903a:	f3bf 8f6f 	isb	sy
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	60fb      	str	r3, [r7, #12]
}
 8009044:	bf00      	nop
 8009046:	e7fe      	b.n	8009046 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	3318      	adds	r3, #24
 800904c:	4618      	mov	r0, r3
 800904e:	f7fe fe49 	bl	8007ce4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009052:	4b1e      	ldr	r3, [pc, #120]	; (80090cc <xTaskRemoveFromEventList+0xb0>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d11d      	bne.n	8009096 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	3304      	adds	r3, #4
 800905e:	4618      	mov	r0, r3
 8009060:	f7fe fe40 	bl	8007ce4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009068:	4b19      	ldr	r3, [pc, #100]	; (80090d0 <xTaskRemoveFromEventList+0xb4>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	429a      	cmp	r2, r3
 800906e:	d903      	bls.n	8009078 <xTaskRemoveFromEventList+0x5c>
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009074:	4a16      	ldr	r2, [pc, #88]	; (80090d0 <xTaskRemoveFromEventList+0xb4>)
 8009076:	6013      	str	r3, [r2, #0]
 8009078:	693b      	ldr	r3, [r7, #16]
 800907a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800907c:	4613      	mov	r3, r2
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	4413      	add	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	4a13      	ldr	r2, [pc, #76]	; (80090d4 <xTaskRemoveFromEventList+0xb8>)
 8009086:	441a      	add	r2, r3
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	3304      	adds	r3, #4
 800908c:	4619      	mov	r1, r3
 800908e:	4610      	mov	r0, r2
 8009090:	f7fe fdcb 	bl	8007c2a <vListInsertEnd>
 8009094:	e005      	b.n	80090a2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	3318      	adds	r3, #24
 800909a:	4619      	mov	r1, r3
 800909c:	480e      	ldr	r0, [pc, #56]	; (80090d8 <xTaskRemoveFromEventList+0xbc>)
 800909e:	f7fe fdc4 	bl	8007c2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090a6:	4b0d      	ldr	r3, [pc, #52]	; (80090dc <xTaskRemoveFromEventList+0xc0>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d905      	bls.n	80090bc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80090b0:	2301      	movs	r3, #1
 80090b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80090b4:	4b0a      	ldr	r3, [pc, #40]	; (80090e0 <xTaskRemoveFromEventList+0xc4>)
 80090b6:	2201      	movs	r2, #1
 80090b8:	601a      	str	r2, [r3, #0]
 80090ba:	e001      	b.n	80090c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80090bc:	2300      	movs	r3, #0
 80090be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80090c0:	697b      	ldr	r3, [r7, #20]
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	3718      	adds	r7, #24
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}
 80090ca:	bf00      	nop
 80090cc:	20000f18 	.word	0x20000f18
 80090d0:	20000ef8 	.word	0x20000ef8
 80090d4:	20000a20 	.word	0x20000a20
 80090d8:	20000eb0 	.word	0x20000eb0
 80090dc:	20000a1c 	.word	0x20000a1c
 80090e0:	20000f04 	.word	0x20000f04

080090e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80090e4:	b480      	push	{r7}
 80090e6:	b083      	sub	sp, #12
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80090ec:	4b06      	ldr	r3, [pc, #24]	; (8009108 <vTaskInternalSetTimeOutState+0x24>)
 80090ee:	681a      	ldr	r2, [r3, #0]
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80090f4:	4b05      	ldr	r3, [pc, #20]	; (800910c <vTaskInternalSetTimeOutState+0x28>)
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	605a      	str	r2, [r3, #4]
}
 80090fc:	bf00      	nop
 80090fe:	370c      	adds	r7, #12
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr
 8009108:	20000f08 	.word	0x20000f08
 800910c:	20000ef4 	.word	0x20000ef4

08009110 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b088      	sub	sp, #32
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d10a      	bne.n	8009136 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009124:	f383 8811 	msr	BASEPRI, r3
 8009128:	f3bf 8f6f 	isb	sy
 800912c:	f3bf 8f4f 	dsb	sy
 8009130:	613b      	str	r3, [r7, #16]
}
 8009132:	bf00      	nop
 8009134:	e7fe      	b.n	8009134 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d10a      	bne.n	8009152 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800913c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009140:	f383 8811 	msr	BASEPRI, r3
 8009144:	f3bf 8f6f 	isb	sy
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	60fb      	str	r3, [r7, #12]
}
 800914e:	bf00      	nop
 8009150:	e7fe      	b.n	8009150 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009152:	f000 fe7f 	bl	8009e54 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009156:	4b1d      	ldr	r3, [pc, #116]	; (80091cc <xTaskCheckForTimeOut+0xbc>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	69ba      	ldr	r2, [r7, #24]
 8009162:	1ad3      	subs	r3, r2, r3
 8009164:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800916e:	d102      	bne.n	8009176 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009170:	2300      	movs	r3, #0
 8009172:	61fb      	str	r3, [r7, #28]
 8009174:	e023      	b.n	80091be <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	4b15      	ldr	r3, [pc, #84]	; (80091d0 <xTaskCheckForTimeOut+0xc0>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	429a      	cmp	r2, r3
 8009180:	d007      	beq.n	8009192 <xTaskCheckForTimeOut+0x82>
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	69ba      	ldr	r2, [r7, #24]
 8009188:	429a      	cmp	r2, r3
 800918a:	d302      	bcc.n	8009192 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800918c:	2301      	movs	r3, #1
 800918e:	61fb      	str	r3, [r7, #28]
 8009190:	e015      	b.n	80091be <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	697a      	ldr	r2, [r7, #20]
 8009198:	429a      	cmp	r2, r3
 800919a:	d20b      	bcs.n	80091b4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	681a      	ldr	r2, [r3, #0]
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	1ad2      	subs	r2, r2, r3
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f7ff ff9b 	bl	80090e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80091ae:	2300      	movs	r3, #0
 80091b0:	61fb      	str	r3, [r7, #28]
 80091b2:	e004      	b.n	80091be <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	2200      	movs	r2, #0
 80091b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80091ba:	2301      	movs	r3, #1
 80091bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80091be:	f000 fe79 	bl	8009eb4 <vPortExitCritical>

	return xReturn;
 80091c2:	69fb      	ldr	r3, [r7, #28]
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3720      	adds	r7, #32
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	20000ef4 	.word	0x20000ef4
 80091d0:	20000f08 	.word	0x20000f08

080091d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80091d4:	b480      	push	{r7}
 80091d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80091d8:	4b03      	ldr	r3, [pc, #12]	; (80091e8 <vTaskMissedYield+0x14>)
 80091da:	2201      	movs	r2, #1
 80091dc:	601a      	str	r2, [r3, #0]
}
 80091de:	bf00      	nop
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr
 80091e8:	20000f04 	.word	0x20000f04

080091ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80091f4:	f000 f852 	bl	800929c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80091f8:	4b06      	ldr	r3, [pc, #24]	; (8009214 <prvIdleTask+0x28>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d9f9      	bls.n	80091f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009200:	4b05      	ldr	r3, [pc, #20]	; (8009218 <prvIdleTask+0x2c>)
 8009202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009206:	601a      	str	r2, [r3, #0]
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009210:	e7f0      	b.n	80091f4 <prvIdleTask+0x8>
 8009212:	bf00      	nop
 8009214:	20000a20 	.word	0x20000a20
 8009218:	e000ed04 	.word	0xe000ed04

0800921c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b082      	sub	sp, #8
 8009220:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009222:	2300      	movs	r3, #0
 8009224:	607b      	str	r3, [r7, #4]
 8009226:	e00c      	b.n	8009242 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009228:	687a      	ldr	r2, [r7, #4]
 800922a:	4613      	mov	r3, r2
 800922c:	009b      	lsls	r3, r3, #2
 800922e:	4413      	add	r3, r2
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	4a12      	ldr	r2, [pc, #72]	; (800927c <prvInitialiseTaskLists+0x60>)
 8009234:	4413      	add	r3, r2
 8009236:	4618      	mov	r0, r3
 8009238:	f7fe fcca 	bl	8007bd0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	3301      	adds	r3, #1
 8009240:	607b      	str	r3, [r7, #4]
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2b37      	cmp	r3, #55	; 0x37
 8009246:	d9ef      	bls.n	8009228 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009248:	480d      	ldr	r0, [pc, #52]	; (8009280 <prvInitialiseTaskLists+0x64>)
 800924a:	f7fe fcc1 	bl	8007bd0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800924e:	480d      	ldr	r0, [pc, #52]	; (8009284 <prvInitialiseTaskLists+0x68>)
 8009250:	f7fe fcbe 	bl	8007bd0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009254:	480c      	ldr	r0, [pc, #48]	; (8009288 <prvInitialiseTaskLists+0x6c>)
 8009256:	f7fe fcbb 	bl	8007bd0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800925a:	480c      	ldr	r0, [pc, #48]	; (800928c <prvInitialiseTaskLists+0x70>)
 800925c:	f7fe fcb8 	bl	8007bd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009260:	480b      	ldr	r0, [pc, #44]	; (8009290 <prvInitialiseTaskLists+0x74>)
 8009262:	f7fe fcb5 	bl	8007bd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009266:	4b0b      	ldr	r3, [pc, #44]	; (8009294 <prvInitialiseTaskLists+0x78>)
 8009268:	4a05      	ldr	r2, [pc, #20]	; (8009280 <prvInitialiseTaskLists+0x64>)
 800926a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800926c:	4b0a      	ldr	r3, [pc, #40]	; (8009298 <prvInitialiseTaskLists+0x7c>)
 800926e:	4a05      	ldr	r2, [pc, #20]	; (8009284 <prvInitialiseTaskLists+0x68>)
 8009270:	601a      	str	r2, [r3, #0]
}
 8009272:	bf00      	nop
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	20000a20 	.word	0x20000a20
 8009280:	20000e80 	.word	0x20000e80
 8009284:	20000e94 	.word	0x20000e94
 8009288:	20000eb0 	.word	0x20000eb0
 800928c:	20000ec4 	.word	0x20000ec4
 8009290:	20000edc 	.word	0x20000edc
 8009294:	20000ea8 	.word	0x20000ea8
 8009298:	20000eac 	.word	0x20000eac

0800929c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80092a2:	e019      	b.n	80092d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80092a4:	f000 fdd6 	bl	8009e54 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092a8:	4b10      	ldr	r3, [pc, #64]	; (80092ec <prvCheckTasksWaitingTermination+0x50>)
 80092aa:	68db      	ldr	r3, [r3, #12]
 80092ac:	68db      	ldr	r3, [r3, #12]
 80092ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	3304      	adds	r3, #4
 80092b4:	4618      	mov	r0, r3
 80092b6:	f7fe fd15 	bl	8007ce4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80092ba:	4b0d      	ldr	r3, [pc, #52]	; (80092f0 <prvCheckTasksWaitingTermination+0x54>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	3b01      	subs	r3, #1
 80092c0:	4a0b      	ldr	r2, [pc, #44]	; (80092f0 <prvCheckTasksWaitingTermination+0x54>)
 80092c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80092c4:	4b0b      	ldr	r3, [pc, #44]	; (80092f4 <prvCheckTasksWaitingTermination+0x58>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	3b01      	subs	r3, #1
 80092ca:	4a0a      	ldr	r2, [pc, #40]	; (80092f4 <prvCheckTasksWaitingTermination+0x58>)
 80092cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80092ce:	f000 fdf1 	bl	8009eb4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 f810 	bl	80092f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80092d8:	4b06      	ldr	r3, [pc, #24]	; (80092f4 <prvCheckTasksWaitingTermination+0x58>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d1e1      	bne.n	80092a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80092e0:	bf00      	nop
 80092e2:	bf00      	nop
 80092e4:	3708      	adds	r7, #8
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
 80092ea:	bf00      	nop
 80092ec:	20000ec4 	.word	0x20000ec4
 80092f0:	20000ef0 	.word	0x20000ef0
 80092f4:	20000ed8 	.word	0x20000ed8

080092f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b084      	sub	sp, #16
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	3354      	adds	r3, #84	; 0x54
 8009304:	4618      	mov	r0, r3
 8009306:	f001 fec7 	bl	800b098 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8009310:	2b00      	cmp	r3, #0
 8009312:	d108      	bne.n	8009326 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009318:	4618      	mov	r0, r3
 800931a:	f000 ff89 	bl	800a230 <vPortFree>
				vPortFree( pxTCB );
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 ff86 	bl	800a230 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009324:	e018      	b.n	8009358 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800932c:	2b01      	cmp	r3, #1
 800932e:	d103      	bne.n	8009338 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009330:	6878      	ldr	r0, [r7, #4]
 8009332:	f000 ff7d 	bl	800a230 <vPortFree>
	}
 8009336:	e00f      	b.n	8009358 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800933e:	2b02      	cmp	r3, #2
 8009340:	d00a      	beq.n	8009358 <prvDeleteTCB+0x60>
	__asm volatile
 8009342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009346:	f383 8811 	msr	BASEPRI, r3
 800934a:	f3bf 8f6f 	isb	sy
 800934e:	f3bf 8f4f 	dsb	sy
 8009352:	60fb      	str	r3, [r7, #12]
}
 8009354:	bf00      	nop
 8009356:	e7fe      	b.n	8009356 <prvDeleteTCB+0x5e>
	}
 8009358:	bf00      	nop
 800935a:	3710      	adds	r7, #16
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}

08009360 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009366:	4b0c      	ldr	r3, [pc, #48]	; (8009398 <prvResetNextTaskUnblockTime+0x38>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d104      	bne.n	800937a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009370:	4b0a      	ldr	r3, [pc, #40]	; (800939c <prvResetNextTaskUnblockTime+0x3c>)
 8009372:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009376:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009378:	e008      	b.n	800938c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800937a:	4b07      	ldr	r3, [pc, #28]	; (8009398 <prvResetNextTaskUnblockTime+0x38>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	68db      	ldr	r3, [r3, #12]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	4a04      	ldr	r2, [pc, #16]	; (800939c <prvResetNextTaskUnblockTime+0x3c>)
 800938a:	6013      	str	r3, [r2, #0]
}
 800938c:	bf00      	nop
 800938e:	370c      	adds	r7, #12
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr
 8009398:	20000ea8 	.word	0x20000ea8
 800939c:	20000f10 	.word	0x20000f10

080093a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80093a6:	4b0b      	ldr	r3, [pc, #44]	; (80093d4 <xTaskGetSchedulerState+0x34>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d102      	bne.n	80093b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80093ae:	2301      	movs	r3, #1
 80093b0:	607b      	str	r3, [r7, #4]
 80093b2:	e008      	b.n	80093c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093b4:	4b08      	ldr	r3, [pc, #32]	; (80093d8 <xTaskGetSchedulerState+0x38>)
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d102      	bne.n	80093c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80093bc:	2302      	movs	r3, #2
 80093be:	607b      	str	r3, [r7, #4]
 80093c0:	e001      	b.n	80093c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80093c2:	2300      	movs	r3, #0
 80093c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80093c6:	687b      	ldr	r3, [r7, #4]
	}
 80093c8:	4618      	mov	r0, r3
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr
 80093d4:	20000efc 	.word	0x20000efc
 80093d8:	20000f18 	.word	0x20000f18

080093dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b086      	sub	sp, #24
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80093e8:	2300      	movs	r3, #0
 80093ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d056      	beq.n	80094a0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80093f2:	4b2e      	ldr	r3, [pc, #184]	; (80094ac <xTaskPriorityDisinherit+0xd0>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	693a      	ldr	r2, [r7, #16]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d00a      	beq.n	8009412 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80093fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009400:	f383 8811 	msr	BASEPRI, r3
 8009404:	f3bf 8f6f 	isb	sy
 8009408:	f3bf 8f4f 	dsb	sy
 800940c:	60fb      	str	r3, [r7, #12]
}
 800940e:	bf00      	nop
 8009410:	e7fe      	b.n	8009410 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009416:	2b00      	cmp	r3, #0
 8009418:	d10a      	bne.n	8009430 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800941a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800941e:	f383 8811 	msr	BASEPRI, r3
 8009422:	f3bf 8f6f 	isb	sy
 8009426:	f3bf 8f4f 	dsb	sy
 800942a:	60bb      	str	r3, [r7, #8]
}
 800942c:	bf00      	nop
 800942e:	e7fe      	b.n	800942e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009434:	1e5a      	subs	r2, r3, #1
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009442:	429a      	cmp	r2, r3
 8009444:	d02c      	beq.n	80094a0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800944a:	2b00      	cmp	r3, #0
 800944c:	d128      	bne.n	80094a0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	3304      	adds	r3, #4
 8009452:	4618      	mov	r0, r3
 8009454:	f7fe fc46 	bl	8007ce4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009464:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009470:	4b0f      	ldr	r3, [pc, #60]	; (80094b0 <xTaskPriorityDisinherit+0xd4>)
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	429a      	cmp	r2, r3
 8009476:	d903      	bls.n	8009480 <xTaskPriorityDisinherit+0xa4>
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800947c:	4a0c      	ldr	r2, [pc, #48]	; (80094b0 <xTaskPriorityDisinherit+0xd4>)
 800947e:	6013      	str	r3, [r2, #0]
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009484:	4613      	mov	r3, r2
 8009486:	009b      	lsls	r3, r3, #2
 8009488:	4413      	add	r3, r2
 800948a:	009b      	lsls	r3, r3, #2
 800948c:	4a09      	ldr	r2, [pc, #36]	; (80094b4 <xTaskPriorityDisinherit+0xd8>)
 800948e:	441a      	add	r2, r3
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	3304      	adds	r3, #4
 8009494:	4619      	mov	r1, r3
 8009496:	4610      	mov	r0, r2
 8009498:	f7fe fbc7 	bl	8007c2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800949c:	2301      	movs	r3, #1
 800949e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80094a0:	697b      	ldr	r3, [r7, #20]
	}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3718      	adds	r7, #24
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	20000a1c 	.word	0x20000a1c
 80094b0:	20000ef8 	.word	0x20000ef8
 80094b4:	20000a20 	.word	0x20000a20

080094b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80094c2:	4b21      	ldr	r3, [pc, #132]	; (8009548 <prvAddCurrentTaskToDelayedList+0x90>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094c8:	4b20      	ldr	r3, [pc, #128]	; (800954c <prvAddCurrentTaskToDelayedList+0x94>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	3304      	adds	r3, #4
 80094ce:	4618      	mov	r0, r3
 80094d0:	f7fe fc08 	bl	8007ce4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094da:	d10a      	bne.n	80094f2 <prvAddCurrentTaskToDelayedList+0x3a>
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d007      	beq.n	80094f2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80094e2:	4b1a      	ldr	r3, [pc, #104]	; (800954c <prvAddCurrentTaskToDelayedList+0x94>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	3304      	adds	r3, #4
 80094e8:	4619      	mov	r1, r3
 80094ea:	4819      	ldr	r0, [pc, #100]	; (8009550 <prvAddCurrentTaskToDelayedList+0x98>)
 80094ec:	f7fe fb9d 	bl	8007c2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80094f0:	e026      	b.n	8009540 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80094f2:	68fa      	ldr	r2, [r7, #12]
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	4413      	add	r3, r2
 80094f8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80094fa:	4b14      	ldr	r3, [pc, #80]	; (800954c <prvAddCurrentTaskToDelayedList+0x94>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	68ba      	ldr	r2, [r7, #8]
 8009500:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009502:	68ba      	ldr	r2, [r7, #8]
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	429a      	cmp	r2, r3
 8009508:	d209      	bcs.n	800951e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800950a:	4b12      	ldr	r3, [pc, #72]	; (8009554 <prvAddCurrentTaskToDelayedList+0x9c>)
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	4b0f      	ldr	r3, [pc, #60]	; (800954c <prvAddCurrentTaskToDelayedList+0x94>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	3304      	adds	r3, #4
 8009514:	4619      	mov	r1, r3
 8009516:	4610      	mov	r0, r2
 8009518:	f7fe fbab 	bl	8007c72 <vListInsert>
}
 800951c:	e010      	b.n	8009540 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800951e:	4b0e      	ldr	r3, [pc, #56]	; (8009558 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009520:	681a      	ldr	r2, [r3, #0]
 8009522:	4b0a      	ldr	r3, [pc, #40]	; (800954c <prvAddCurrentTaskToDelayedList+0x94>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	3304      	adds	r3, #4
 8009528:	4619      	mov	r1, r3
 800952a:	4610      	mov	r0, r2
 800952c:	f7fe fba1 	bl	8007c72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009530:	4b0a      	ldr	r3, [pc, #40]	; (800955c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	68ba      	ldr	r2, [r7, #8]
 8009536:	429a      	cmp	r2, r3
 8009538:	d202      	bcs.n	8009540 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800953a:	4a08      	ldr	r2, [pc, #32]	; (800955c <prvAddCurrentTaskToDelayedList+0xa4>)
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	6013      	str	r3, [r2, #0]
}
 8009540:	bf00      	nop
 8009542:	3710      	adds	r7, #16
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}
 8009548:	20000ef4 	.word	0x20000ef4
 800954c:	20000a1c 	.word	0x20000a1c
 8009550:	20000edc 	.word	0x20000edc
 8009554:	20000eac 	.word	0x20000eac
 8009558:	20000ea8 	.word	0x20000ea8
 800955c:	20000f10 	.word	0x20000f10

08009560 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b08a      	sub	sp, #40	; 0x28
 8009564:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009566:	2300      	movs	r3, #0
 8009568:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800956a:	f000 fb07 	bl	8009b7c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800956e:	4b1c      	ldr	r3, [pc, #112]	; (80095e0 <xTimerCreateTimerTask+0x80>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d021      	beq.n	80095ba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009576:	2300      	movs	r3, #0
 8009578:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800957a:	2300      	movs	r3, #0
 800957c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800957e:	1d3a      	adds	r2, r7, #4
 8009580:	f107 0108 	add.w	r1, r7, #8
 8009584:	f107 030c 	add.w	r3, r7, #12
 8009588:	4618      	mov	r0, r3
 800958a:	f7fe fb07 	bl	8007b9c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800958e:	6879      	ldr	r1, [r7, #4]
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	68fa      	ldr	r2, [r7, #12]
 8009594:	9202      	str	r2, [sp, #8]
 8009596:	9301      	str	r3, [sp, #4]
 8009598:	2302      	movs	r3, #2
 800959a:	9300      	str	r3, [sp, #0]
 800959c:	2300      	movs	r3, #0
 800959e:	460a      	mov	r2, r1
 80095a0:	4910      	ldr	r1, [pc, #64]	; (80095e4 <xTimerCreateTimerTask+0x84>)
 80095a2:	4811      	ldr	r0, [pc, #68]	; (80095e8 <xTimerCreateTimerTask+0x88>)
 80095a4:	f7ff f8b4 	bl	8008710 <xTaskCreateStatic>
 80095a8:	4603      	mov	r3, r0
 80095aa:	4a10      	ldr	r2, [pc, #64]	; (80095ec <xTimerCreateTimerTask+0x8c>)
 80095ac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80095ae:	4b0f      	ldr	r3, [pc, #60]	; (80095ec <xTimerCreateTimerTask+0x8c>)
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d001      	beq.n	80095ba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80095b6:	2301      	movs	r3, #1
 80095b8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d10a      	bne.n	80095d6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80095c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c4:	f383 8811 	msr	BASEPRI, r3
 80095c8:	f3bf 8f6f 	isb	sy
 80095cc:	f3bf 8f4f 	dsb	sy
 80095d0:	613b      	str	r3, [r7, #16]
}
 80095d2:	bf00      	nop
 80095d4:	e7fe      	b.n	80095d4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80095d6:	697b      	ldr	r3, [r7, #20]
}
 80095d8:	4618      	mov	r0, r3
 80095da:	3718      	adds	r7, #24
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}
 80095e0:	20000f4c 	.word	0x20000f4c
 80095e4:	0800b270 	.word	0x0800b270
 80095e8:	08009725 	.word	0x08009725
 80095ec:	20000f50 	.word	0x20000f50

080095f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b08a      	sub	sp, #40	; 0x28
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	60b9      	str	r1, [r7, #8]
 80095fa:	607a      	str	r2, [r7, #4]
 80095fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80095fe:	2300      	movs	r3, #0
 8009600:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d10a      	bne.n	800961e <xTimerGenericCommand+0x2e>
	__asm volatile
 8009608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800960c:	f383 8811 	msr	BASEPRI, r3
 8009610:	f3bf 8f6f 	isb	sy
 8009614:	f3bf 8f4f 	dsb	sy
 8009618:	623b      	str	r3, [r7, #32]
}
 800961a:	bf00      	nop
 800961c:	e7fe      	b.n	800961c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800961e:	4b1a      	ldr	r3, [pc, #104]	; (8009688 <xTimerGenericCommand+0x98>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d02a      	beq.n	800967c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	2b05      	cmp	r3, #5
 8009636:	dc18      	bgt.n	800966a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009638:	f7ff feb2 	bl	80093a0 <xTaskGetSchedulerState>
 800963c:	4603      	mov	r3, r0
 800963e:	2b02      	cmp	r3, #2
 8009640:	d109      	bne.n	8009656 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009642:	4b11      	ldr	r3, [pc, #68]	; (8009688 <xTimerGenericCommand+0x98>)
 8009644:	6818      	ldr	r0, [r3, #0]
 8009646:	f107 0110 	add.w	r1, r7, #16
 800964a:	2300      	movs	r3, #0
 800964c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800964e:	f7fe fc77 	bl	8007f40 <xQueueGenericSend>
 8009652:	6278      	str	r0, [r7, #36]	; 0x24
 8009654:	e012      	b.n	800967c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009656:	4b0c      	ldr	r3, [pc, #48]	; (8009688 <xTimerGenericCommand+0x98>)
 8009658:	6818      	ldr	r0, [r3, #0]
 800965a:	f107 0110 	add.w	r1, r7, #16
 800965e:	2300      	movs	r3, #0
 8009660:	2200      	movs	r2, #0
 8009662:	f7fe fc6d 	bl	8007f40 <xQueueGenericSend>
 8009666:	6278      	str	r0, [r7, #36]	; 0x24
 8009668:	e008      	b.n	800967c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800966a:	4b07      	ldr	r3, [pc, #28]	; (8009688 <xTimerGenericCommand+0x98>)
 800966c:	6818      	ldr	r0, [r3, #0]
 800966e:	f107 0110 	add.w	r1, r7, #16
 8009672:	2300      	movs	r3, #0
 8009674:	683a      	ldr	r2, [r7, #0]
 8009676:	f7fe fd61 	bl	800813c <xQueueGenericSendFromISR>
 800967a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800967c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800967e:	4618      	mov	r0, r3
 8009680:	3728      	adds	r7, #40	; 0x28
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	20000f4c 	.word	0x20000f4c

0800968c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b088      	sub	sp, #32
 8009690:	af02      	add	r7, sp, #8
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009696:	4b22      	ldr	r3, [pc, #136]	; (8009720 <prvProcessExpiredTimer+0x94>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	68db      	ldr	r3, [r3, #12]
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	3304      	adds	r3, #4
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7fe fb1d 	bl	8007ce4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80096b0:	f003 0304 	and.w	r3, r3, #4
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d022      	beq.n	80096fe <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	699a      	ldr	r2, [r3, #24]
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	18d1      	adds	r1, r2, r3
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	683a      	ldr	r2, [r7, #0]
 80096c4:	6978      	ldr	r0, [r7, #20]
 80096c6:	f000 f8d1 	bl	800986c <prvInsertTimerInActiveList>
 80096ca:	4603      	mov	r3, r0
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d01f      	beq.n	8009710 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80096d0:	2300      	movs	r3, #0
 80096d2:	9300      	str	r3, [sp, #0]
 80096d4:	2300      	movs	r3, #0
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	2100      	movs	r1, #0
 80096da:	6978      	ldr	r0, [r7, #20]
 80096dc:	f7ff ff88 	bl	80095f0 <xTimerGenericCommand>
 80096e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80096e2:	693b      	ldr	r3, [r7, #16]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d113      	bne.n	8009710 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80096e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ec:	f383 8811 	msr	BASEPRI, r3
 80096f0:	f3bf 8f6f 	isb	sy
 80096f4:	f3bf 8f4f 	dsb	sy
 80096f8:	60fb      	str	r3, [r7, #12]
}
 80096fa:	bf00      	nop
 80096fc:	e7fe      	b.n	80096fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80096fe:	697b      	ldr	r3, [r7, #20]
 8009700:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009704:	f023 0301 	bic.w	r3, r3, #1
 8009708:	b2da      	uxtb	r2, r3
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	6a1b      	ldr	r3, [r3, #32]
 8009714:	6978      	ldr	r0, [r7, #20]
 8009716:	4798      	blx	r3
}
 8009718:	bf00      	nop
 800971a:	3718      	adds	r7, #24
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}
 8009720:	20000f44 	.word	0x20000f44

08009724 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b084      	sub	sp, #16
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800972c:	f107 0308 	add.w	r3, r7, #8
 8009730:	4618      	mov	r0, r3
 8009732:	f000 f857 	bl	80097e4 <prvGetNextExpireTime>
 8009736:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	4619      	mov	r1, r3
 800973c:	68f8      	ldr	r0, [r7, #12]
 800973e:	f000 f803 	bl	8009748 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009742:	f000 f8d5 	bl	80098f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009746:	e7f1      	b.n	800972c <prvTimerTask+0x8>

08009748 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
 8009750:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009752:	f7ff fa39 	bl	8008bc8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009756:	f107 0308 	add.w	r3, r7, #8
 800975a:	4618      	mov	r0, r3
 800975c:	f000 f866 	bl	800982c <prvSampleTimeNow>
 8009760:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d130      	bne.n	80097ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d10a      	bne.n	8009784 <prvProcessTimerOrBlockTask+0x3c>
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	429a      	cmp	r2, r3
 8009774:	d806      	bhi.n	8009784 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009776:	f7ff fa35 	bl	8008be4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800977a:	68f9      	ldr	r1, [r7, #12]
 800977c:	6878      	ldr	r0, [r7, #4]
 800977e:	f7ff ff85 	bl	800968c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009782:	e024      	b.n	80097ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d008      	beq.n	800979c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800978a:	4b13      	ldr	r3, [pc, #76]	; (80097d8 <prvProcessTimerOrBlockTask+0x90>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d101      	bne.n	8009798 <prvProcessTimerOrBlockTask+0x50>
 8009794:	2301      	movs	r3, #1
 8009796:	e000      	b.n	800979a <prvProcessTimerOrBlockTask+0x52>
 8009798:	2300      	movs	r3, #0
 800979a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800979c:	4b0f      	ldr	r3, [pc, #60]	; (80097dc <prvProcessTimerOrBlockTask+0x94>)
 800979e:	6818      	ldr	r0, [r3, #0]
 80097a0:	687a      	ldr	r2, [r7, #4]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	1ad3      	subs	r3, r2, r3
 80097a6:	683a      	ldr	r2, [r7, #0]
 80097a8:	4619      	mov	r1, r3
 80097aa:	f7fe ff7d 	bl	80086a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80097ae:	f7ff fa19 	bl	8008be4 <xTaskResumeAll>
 80097b2:	4603      	mov	r3, r0
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d10a      	bne.n	80097ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80097b8:	4b09      	ldr	r3, [pc, #36]	; (80097e0 <prvProcessTimerOrBlockTask+0x98>)
 80097ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097be:	601a      	str	r2, [r3, #0]
 80097c0:	f3bf 8f4f 	dsb	sy
 80097c4:	f3bf 8f6f 	isb	sy
}
 80097c8:	e001      	b.n	80097ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80097ca:	f7ff fa0b 	bl	8008be4 <xTaskResumeAll>
}
 80097ce:	bf00      	nop
 80097d0:	3710      	adds	r7, #16
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}
 80097d6:	bf00      	nop
 80097d8:	20000f48 	.word	0x20000f48
 80097dc:	20000f4c 	.word	0x20000f4c
 80097e0:	e000ed04 	.word	0xe000ed04

080097e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80097e4:	b480      	push	{r7}
 80097e6:	b085      	sub	sp, #20
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80097ec:	4b0e      	ldr	r3, [pc, #56]	; (8009828 <prvGetNextExpireTime+0x44>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d101      	bne.n	80097fa <prvGetNextExpireTime+0x16>
 80097f6:	2201      	movs	r2, #1
 80097f8:	e000      	b.n	80097fc <prvGetNextExpireTime+0x18>
 80097fa:	2200      	movs	r2, #0
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d105      	bne.n	8009814 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009808:	4b07      	ldr	r3, [pc, #28]	; (8009828 <prvGetNextExpireTime+0x44>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	60fb      	str	r3, [r7, #12]
 8009812:	e001      	b.n	8009818 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009814:	2300      	movs	r3, #0
 8009816:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009818:	68fb      	ldr	r3, [r7, #12]
}
 800981a:	4618      	mov	r0, r3
 800981c:	3714      	adds	r7, #20
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr
 8009826:	bf00      	nop
 8009828:	20000f44 	.word	0x20000f44

0800982c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b084      	sub	sp, #16
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009834:	f7ff fa74 	bl	8008d20 <xTaskGetTickCount>
 8009838:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800983a:	4b0b      	ldr	r3, [pc, #44]	; (8009868 <prvSampleTimeNow+0x3c>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	68fa      	ldr	r2, [r7, #12]
 8009840:	429a      	cmp	r2, r3
 8009842:	d205      	bcs.n	8009850 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009844:	f000 f936 	bl	8009ab4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2201      	movs	r2, #1
 800984c:	601a      	str	r2, [r3, #0]
 800984e:	e002      	b.n	8009856 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	2200      	movs	r2, #0
 8009854:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009856:	4a04      	ldr	r2, [pc, #16]	; (8009868 <prvSampleTimeNow+0x3c>)
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800985c:	68fb      	ldr	r3, [r7, #12]
}
 800985e:	4618      	mov	r0, r3
 8009860:	3710      	adds	r7, #16
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}
 8009866:	bf00      	nop
 8009868:	20000f54 	.word	0x20000f54

0800986c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b086      	sub	sp, #24
 8009870:	af00      	add	r7, sp, #0
 8009872:	60f8      	str	r0, [r7, #12]
 8009874:	60b9      	str	r1, [r7, #8]
 8009876:	607a      	str	r2, [r7, #4]
 8009878:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800987a:	2300      	movs	r3, #0
 800987c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	68ba      	ldr	r2, [r7, #8]
 8009882:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	68fa      	ldr	r2, [r7, #12]
 8009888:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800988a:	68ba      	ldr	r2, [r7, #8]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	429a      	cmp	r2, r3
 8009890:	d812      	bhi.n	80098b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009892:	687a      	ldr	r2, [r7, #4]
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	1ad2      	subs	r2, r2, r3
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	699b      	ldr	r3, [r3, #24]
 800989c:	429a      	cmp	r2, r3
 800989e:	d302      	bcc.n	80098a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80098a0:	2301      	movs	r3, #1
 80098a2:	617b      	str	r3, [r7, #20]
 80098a4:	e01b      	b.n	80098de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80098a6:	4b10      	ldr	r3, [pc, #64]	; (80098e8 <prvInsertTimerInActiveList+0x7c>)
 80098a8:	681a      	ldr	r2, [r3, #0]
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	3304      	adds	r3, #4
 80098ae:	4619      	mov	r1, r3
 80098b0:	4610      	mov	r0, r2
 80098b2:	f7fe f9de 	bl	8007c72 <vListInsert>
 80098b6:	e012      	b.n	80098de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80098b8:	687a      	ldr	r2, [r7, #4]
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	429a      	cmp	r2, r3
 80098be:	d206      	bcs.n	80098ce <prvInsertTimerInActiveList+0x62>
 80098c0:	68ba      	ldr	r2, [r7, #8]
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d302      	bcc.n	80098ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80098c8:	2301      	movs	r3, #1
 80098ca:	617b      	str	r3, [r7, #20]
 80098cc:	e007      	b.n	80098de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80098ce:	4b07      	ldr	r3, [pc, #28]	; (80098ec <prvInsertTimerInActiveList+0x80>)
 80098d0:	681a      	ldr	r2, [r3, #0]
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	3304      	adds	r3, #4
 80098d6:	4619      	mov	r1, r3
 80098d8:	4610      	mov	r0, r2
 80098da:	f7fe f9ca 	bl	8007c72 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80098de:	697b      	ldr	r3, [r7, #20]
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3718      	adds	r7, #24
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}
 80098e8:	20000f48 	.word	0x20000f48
 80098ec:	20000f44 	.word	0x20000f44

080098f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b08e      	sub	sp, #56	; 0x38
 80098f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80098f6:	e0ca      	b.n	8009a8e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	da18      	bge.n	8009930 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80098fe:	1d3b      	adds	r3, r7, #4
 8009900:	3304      	adds	r3, #4
 8009902:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009906:	2b00      	cmp	r3, #0
 8009908:	d10a      	bne.n	8009920 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800990a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800990e:	f383 8811 	msr	BASEPRI, r3
 8009912:	f3bf 8f6f 	isb	sy
 8009916:	f3bf 8f4f 	dsb	sy
 800991a:	61fb      	str	r3, [r7, #28]
}
 800991c:	bf00      	nop
 800991e:	e7fe      	b.n	800991e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009920:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009926:	6850      	ldr	r0, [r2, #4]
 8009928:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800992a:	6892      	ldr	r2, [r2, #8]
 800992c:	4611      	mov	r1, r2
 800992e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2b00      	cmp	r3, #0
 8009934:	f2c0 80ab 	blt.w	8009a8e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800993c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800993e:	695b      	ldr	r3, [r3, #20]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d004      	beq.n	800994e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009946:	3304      	adds	r3, #4
 8009948:	4618      	mov	r0, r3
 800994a:	f7fe f9cb 	bl	8007ce4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800994e:	463b      	mov	r3, r7
 8009950:	4618      	mov	r0, r3
 8009952:	f7ff ff6b 	bl	800982c <prvSampleTimeNow>
 8009956:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2b09      	cmp	r3, #9
 800995c:	f200 8096 	bhi.w	8009a8c <prvProcessReceivedCommands+0x19c>
 8009960:	a201      	add	r2, pc, #4	; (adr r2, 8009968 <prvProcessReceivedCommands+0x78>)
 8009962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009966:	bf00      	nop
 8009968:	08009991 	.word	0x08009991
 800996c:	08009991 	.word	0x08009991
 8009970:	08009991 	.word	0x08009991
 8009974:	08009a05 	.word	0x08009a05
 8009978:	08009a19 	.word	0x08009a19
 800997c:	08009a63 	.word	0x08009a63
 8009980:	08009991 	.word	0x08009991
 8009984:	08009991 	.word	0x08009991
 8009988:	08009a05 	.word	0x08009a05
 800998c:	08009a19 	.word	0x08009a19
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009992:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009996:	f043 0301 	orr.w	r3, r3, #1
 800999a:	b2da      	uxtb	r2, r3
 800999c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800999e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80099a2:	68ba      	ldr	r2, [r7, #8]
 80099a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099a6:	699b      	ldr	r3, [r3, #24]
 80099a8:	18d1      	adds	r1, r2, r3
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80099b0:	f7ff ff5c 	bl	800986c <prvInsertTimerInActiveList>
 80099b4:	4603      	mov	r3, r0
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d069      	beq.n	8009a8e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099bc:	6a1b      	ldr	r3, [r3, #32]
 80099be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80099c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80099c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80099c8:	f003 0304 	and.w	r3, r3, #4
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d05e      	beq.n	8009a8e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80099d0:	68ba      	ldr	r2, [r7, #8]
 80099d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099d4:	699b      	ldr	r3, [r3, #24]
 80099d6:	441a      	add	r2, r3
 80099d8:	2300      	movs	r3, #0
 80099da:	9300      	str	r3, [sp, #0]
 80099dc:	2300      	movs	r3, #0
 80099de:	2100      	movs	r1, #0
 80099e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80099e2:	f7ff fe05 	bl	80095f0 <xTimerGenericCommand>
 80099e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80099e8:	6a3b      	ldr	r3, [r7, #32]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d14f      	bne.n	8009a8e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80099ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f2:	f383 8811 	msr	BASEPRI, r3
 80099f6:	f3bf 8f6f 	isb	sy
 80099fa:	f3bf 8f4f 	dsb	sy
 80099fe:	61bb      	str	r3, [r7, #24]
}
 8009a00:	bf00      	nop
 8009a02:	e7fe      	b.n	8009a02 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a0a:	f023 0301 	bic.w	r3, r3, #1
 8009a0e:	b2da      	uxtb	r2, r3
 8009a10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009a16:	e03a      	b.n	8009a8e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a1e:	f043 0301 	orr.w	r3, r3, #1
 8009a22:	b2da      	uxtb	r2, r3
 8009a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009a2a:	68ba      	ldr	r2, [r7, #8]
 8009a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a2e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a32:	699b      	ldr	r3, [r3, #24]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d10a      	bne.n	8009a4e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009a38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a3c:	f383 8811 	msr	BASEPRI, r3
 8009a40:	f3bf 8f6f 	isb	sy
 8009a44:	f3bf 8f4f 	dsb	sy
 8009a48:	617b      	str	r3, [r7, #20]
}
 8009a4a:	bf00      	nop
 8009a4c:	e7fe      	b.n	8009a4c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a50:	699a      	ldr	r2, [r3, #24]
 8009a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a54:	18d1      	adds	r1, r2, r3
 8009a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a5c:	f7ff ff06 	bl	800986c <prvInsertTimerInActiveList>
					break;
 8009a60:	e015      	b.n	8009a8e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a68:	f003 0302 	and.w	r3, r3, #2
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d103      	bne.n	8009a78 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009a70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a72:	f000 fbdd 	bl	800a230 <vPortFree>
 8009a76:	e00a      	b.n	8009a8e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a7a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a7e:	f023 0301 	bic.w	r3, r3, #1
 8009a82:	b2da      	uxtb	r2, r3
 8009a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a86:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009a8a:	e000      	b.n	8009a8e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8009a8c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a8e:	4b08      	ldr	r3, [pc, #32]	; (8009ab0 <prvProcessReceivedCommands+0x1c0>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	1d39      	adds	r1, r7, #4
 8009a94:	2200      	movs	r2, #0
 8009a96:	4618      	mov	r0, r3
 8009a98:	f7fe fbec 	bl	8008274 <xQueueReceive>
 8009a9c:	4603      	mov	r3, r0
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	f47f af2a 	bne.w	80098f8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009aa4:	bf00      	nop
 8009aa6:	bf00      	nop
 8009aa8:	3730      	adds	r7, #48	; 0x30
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}
 8009aae:	bf00      	nop
 8009ab0:	20000f4c 	.word	0x20000f4c

08009ab4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b088      	sub	sp, #32
 8009ab8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009aba:	e048      	b.n	8009b4e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009abc:	4b2d      	ldr	r3, [pc, #180]	; (8009b74 <prvSwitchTimerLists+0xc0>)
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	68db      	ldr	r3, [r3, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ac6:	4b2b      	ldr	r3, [pc, #172]	; (8009b74 <prvSwitchTimerLists+0xc0>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	68db      	ldr	r3, [r3, #12]
 8009acc:	68db      	ldr	r3, [r3, #12]
 8009ace:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	3304      	adds	r3, #4
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f7fe f905 	bl	8007ce4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6a1b      	ldr	r3, [r3, #32]
 8009ade:	68f8      	ldr	r0, [r7, #12]
 8009ae0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009ae8:	f003 0304 	and.w	r3, r3, #4
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d02e      	beq.n	8009b4e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	699b      	ldr	r3, [r3, #24]
 8009af4:	693a      	ldr	r2, [r7, #16]
 8009af6:	4413      	add	r3, r2
 8009af8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009afa:	68ba      	ldr	r2, [r7, #8]
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	429a      	cmp	r2, r3
 8009b00:	d90e      	bls.n	8009b20 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	68ba      	ldr	r2, [r7, #8]
 8009b06:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	68fa      	ldr	r2, [r7, #12]
 8009b0c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b0e:	4b19      	ldr	r3, [pc, #100]	; (8009b74 <prvSwitchTimerLists+0xc0>)
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	3304      	adds	r3, #4
 8009b16:	4619      	mov	r1, r3
 8009b18:	4610      	mov	r0, r2
 8009b1a:	f7fe f8aa 	bl	8007c72 <vListInsert>
 8009b1e:	e016      	b.n	8009b4e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009b20:	2300      	movs	r3, #0
 8009b22:	9300      	str	r3, [sp, #0]
 8009b24:	2300      	movs	r3, #0
 8009b26:	693a      	ldr	r2, [r7, #16]
 8009b28:	2100      	movs	r1, #0
 8009b2a:	68f8      	ldr	r0, [r7, #12]
 8009b2c:	f7ff fd60 	bl	80095f0 <xTimerGenericCommand>
 8009b30:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d10a      	bne.n	8009b4e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b3c:	f383 8811 	msr	BASEPRI, r3
 8009b40:	f3bf 8f6f 	isb	sy
 8009b44:	f3bf 8f4f 	dsb	sy
 8009b48:	603b      	str	r3, [r7, #0]
}
 8009b4a:	bf00      	nop
 8009b4c:	e7fe      	b.n	8009b4c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009b4e:	4b09      	ldr	r3, [pc, #36]	; (8009b74 <prvSwitchTimerLists+0xc0>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d1b1      	bne.n	8009abc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009b58:	4b06      	ldr	r3, [pc, #24]	; (8009b74 <prvSwitchTimerLists+0xc0>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009b5e:	4b06      	ldr	r3, [pc, #24]	; (8009b78 <prvSwitchTimerLists+0xc4>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4a04      	ldr	r2, [pc, #16]	; (8009b74 <prvSwitchTimerLists+0xc0>)
 8009b64:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009b66:	4a04      	ldr	r2, [pc, #16]	; (8009b78 <prvSwitchTimerLists+0xc4>)
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	6013      	str	r3, [r2, #0]
}
 8009b6c:	bf00      	nop
 8009b6e:	3718      	adds	r7, #24
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}
 8009b74:	20000f44 	.word	0x20000f44
 8009b78:	20000f48 	.word	0x20000f48

08009b7c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b082      	sub	sp, #8
 8009b80:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009b82:	f000 f967 	bl	8009e54 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009b86:	4b15      	ldr	r3, [pc, #84]	; (8009bdc <prvCheckForValidListAndQueue+0x60>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d120      	bne.n	8009bd0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009b8e:	4814      	ldr	r0, [pc, #80]	; (8009be0 <prvCheckForValidListAndQueue+0x64>)
 8009b90:	f7fe f81e 	bl	8007bd0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009b94:	4813      	ldr	r0, [pc, #76]	; (8009be4 <prvCheckForValidListAndQueue+0x68>)
 8009b96:	f7fe f81b 	bl	8007bd0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009b9a:	4b13      	ldr	r3, [pc, #76]	; (8009be8 <prvCheckForValidListAndQueue+0x6c>)
 8009b9c:	4a10      	ldr	r2, [pc, #64]	; (8009be0 <prvCheckForValidListAndQueue+0x64>)
 8009b9e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009ba0:	4b12      	ldr	r3, [pc, #72]	; (8009bec <prvCheckForValidListAndQueue+0x70>)
 8009ba2:	4a10      	ldr	r2, [pc, #64]	; (8009be4 <prvCheckForValidListAndQueue+0x68>)
 8009ba4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	9300      	str	r3, [sp, #0]
 8009baa:	4b11      	ldr	r3, [pc, #68]	; (8009bf0 <prvCheckForValidListAndQueue+0x74>)
 8009bac:	4a11      	ldr	r2, [pc, #68]	; (8009bf4 <prvCheckForValidListAndQueue+0x78>)
 8009bae:	2110      	movs	r1, #16
 8009bb0:	200a      	movs	r0, #10
 8009bb2:	f7fe f929 	bl	8007e08 <xQueueGenericCreateStatic>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	4a08      	ldr	r2, [pc, #32]	; (8009bdc <prvCheckForValidListAndQueue+0x60>)
 8009bba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009bbc:	4b07      	ldr	r3, [pc, #28]	; (8009bdc <prvCheckForValidListAndQueue+0x60>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d005      	beq.n	8009bd0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009bc4:	4b05      	ldr	r3, [pc, #20]	; (8009bdc <prvCheckForValidListAndQueue+0x60>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	490b      	ldr	r1, [pc, #44]	; (8009bf8 <prvCheckForValidListAndQueue+0x7c>)
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7fe fd42 	bl	8008654 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009bd0:	f000 f970 	bl	8009eb4 <vPortExitCritical>
}
 8009bd4:	bf00      	nop
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}
 8009bda:	bf00      	nop
 8009bdc:	20000f4c 	.word	0x20000f4c
 8009be0:	20000f1c 	.word	0x20000f1c
 8009be4:	20000f30 	.word	0x20000f30
 8009be8:	20000f44 	.word	0x20000f44
 8009bec:	20000f48 	.word	0x20000f48
 8009bf0:	20000ff8 	.word	0x20000ff8
 8009bf4:	20000f58 	.word	0x20000f58
 8009bf8:	0800b278 	.word	0x0800b278

08009bfc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009bfc:	b480      	push	{r7}
 8009bfe:	b085      	sub	sp, #20
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	60f8      	str	r0, [r7, #12]
 8009c04:	60b9      	str	r1, [r7, #8]
 8009c06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	3b04      	subs	r3, #4
 8009c0c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009c14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	3b04      	subs	r3, #4
 8009c1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	f023 0201 	bic.w	r2, r3, #1
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	3b04      	subs	r3, #4
 8009c2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009c2c:	4a0c      	ldr	r2, [pc, #48]	; (8009c60 <pxPortInitialiseStack+0x64>)
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	3b14      	subs	r3, #20
 8009c36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009c38:	687a      	ldr	r2, [r7, #4]
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	3b04      	subs	r3, #4
 8009c42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f06f 0202 	mvn.w	r2, #2
 8009c4a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	3b20      	subs	r3, #32
 8009c50:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009c52:	68fb      	ldr	r3, [r7, #12]
}
 8009c54:	4618      	mov	r0, r3
 8009c56:	3714      	adds	r7, #20
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5e:	4770      	bx	lr
 8009c60:	08009c65 	.word	0x08009c65

08009c64 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009c64:	b480      	push	{r7}
 8009c66:	b085      	sub	sp, #20
 8009c68:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009c6e:	4b12      	ldr	r3, [pc, #72]	; (8009cb8 <prvTaskExitError+0x54>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c76:	d00a      	beq.n	8009c8e <prvTaskExitError+0x2a>
	__asm volatile
 8009c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c7c:	f383 8811 	msr	BASEPRI, r3
 8009c80:	f3bf 8f6f 	isb	sy
 8009c84:	f3bf 8f4f 	dsb	sy
 8009c88:	60fb      	str	r3, [r7, #12]
}
 8009c8a:	bf00      	nop
 8009c8c:	e7fe      	b.n	8009c8c <prvTaskExitError+0x28>
	__asm volatile
 8009c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c92:	f383 8811 	msr	BASEPRI, r3
 8009c96:	f3bf 8f6f 	isb	sy
 8009c9a:	f3bf 8f4f 	dsb	sy
 8009c9e:	60bb      	str	r3, [r7, #8]
}
 8009ca0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009ca2:	bf00      	nop
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0fc      	beq.n	8009ca4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009caa:	bf00      	nop
 8009cac:	bf00      	nop
 8009cae:	3714      	adds	r7, #20
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb6:	4770      	bx	lr
 8009cb8:	20000098 	.word	0x20000098
 8009cbc:	00000000 	.word	0x00000000

08009cc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009cc0:	4b07      	ldr	r3, [pc, #28]	; (8009ce0 <pxCurrentTCBConst2>)
 8009cc2:	6819      	ldr	r1, [r3, #0]
 8009cc4:	6808      	ldr	r0, [r1, #0]
 8009cc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cca:	f380 8809 	msr	PSP, r0
 8009cce:	f3bf 8f6f 	isb	sy
 8009cd2:	f04f 0000 	mov.w	r0, #0
 8009cd6:	f380 8811 	msr	BASEPRI, r0
 8009cda:	4770      	bx	lr
 8009cdc:	f3af 8000 	nop.w

08009ce0 <pxCurrentTCBConst2>:
 8009ce0:	20000a1c 	.word	0x20000a1c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009ce4:	bf00      	nop
 8009ce6:	bf00      	nop

08009ce8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009ce8:	4808      	ldr	r0, [pc, #32]	; (8009d0c <prvPortStartFirstTask+0x24>)
 8009cea:	6800      	ldr	r0, [r0, #0]
 8009cec:	6800      	ldr	r0, [r0, #0]
 8009cee:	f380 8808 	msr	MSP, r0
 8009cf2:	f04f 0000 	mov.w	r0, #0
 8009cf6:	f380 8814 	msr	CONTROL, r0
 8009cfa:	b662      	cpsie	i
 8009cfc:	b661      	cpsie	f
 8009cfe:	f3bf 8f4f 	dsb	sy
 8009d02:	f3bf 8f6f 	isb	sy
 8009d06:	df00      	svc	0
 8009d08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009d0a:	bf00      	nop
 8009d0c:	e000ed08 	.word	0xe000ed08

08009d10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b086      	sub	sp, #24
 8009d14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009d16:	4b46      	ldr	r3, [pc, #280]	; (8009e30 <xPortStartScheduler+0x120>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4a46      	ldr	r2, [pc, #280]	; (8009e34 <xPortStartScheduler+0x124>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d10a      	bne.n	8009d36 <xPortStartScheduler+0x26>
	__asm volatile
 8009d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d24:	f383 8811 	msr	BASEPRI, r3
 8009d28:	f3bf 8f6f 	isb	sy
 8009d2c:	f3bf 8f4f 	dsb	sy
 8009d30:	613b      	str	r3, [r7, #16]
}
 8009d32:	bf00      	nop
 8009d34:	e7fe      	b.n	8009d34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009d36:	4b3e      	ldr	r3, [pc, #248]	; (8009e30 <xPortStartScheduler+0x120>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a3f      	ldr	r2, [pc, #252]	; (8009e38 <xPortStartScheduler+0x128>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d10a      	bne.n	8009d56 <xPortStartScheduler+0x46>
	__asm volatile
 8009d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d44:	f383 8811 	msr	BASEPRI, r3
 8009d48:	f3bf 8f6f 	isb	sy
 8009d4c:	f3bf 8f4f 	dsb	sy
 8009d50:	60fb      	str	r3, [r7, #12]
}
 8009d52:	bf00      	nop
 8009d54:	e7fe      	b.n	8009d54 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009d56:	4b39      	ldr	r3, [pc, #228]	; (8009e3c <xPortStartScheduler+0x12c>)
 8009d58:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	22ff      	movs	r2, #255	; 0xff
 8009d66:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009d68:	697b      	ldr	r3, [r7, #20]
 8009d6a:	781b      	ldrb	r3, [r3, #0]
 8009d6c:	b2db      	uxtb	r3, r3
 8009d6e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009d70:	78fb      	ldrb	r3, [r7, #3]
 8009d72:	b2db      	uxtb	r3, r3
 8009d74:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009d78:	b2da      	uxtb	r2, r3
 8009d7a:	4b31      	ldr	r3, [pc, #196]	; (8009e40 <xPortStartScheduler+0x130>)
 8009d7c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009d7e:	4b31      	ldr	r3, [pc, #196]	; (8009e44 <xPortStartScheduler+0x134>)
 8009d80:	2207      	movs	r2, #7
 8009d82:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d84:	e009      	b.n	8009d9a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009d86:	4b2f      	ldr	r3, [pc, #188]	; (8009e44 <xPortStartScheduler+0x134>)
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	3b01      	subs	r3, #1
 8009d8c:	4a2d      	ldr	r2, [pc, #180]	; (8009e44 <xPortStartScheduler+0x134>)
 8009d8e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009d90:	78fb      	ldrb	r3, [r7, #3]
 8009d92:	b2db      	uxtb	r3, r3
 8009d94:	005b      	lsls	r3, r3, #1
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009d9a:	78fb      	ldrb	r3, [r7, #3]
 8009d9c:	b2db      	uxtb	r3, r3
 8009d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009da2:	2b80      	cmp	r3, #128	; 0x80
 8009da4:	d0ef      	beq.n	8009d86 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009da6:	4b27      	ldr	r3, [pc, #156]	; (8009e44 <xPortStartScheduler+0x134>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	f1c3 0307 	rsb	r3, r3, #7
 8009dae:	2b04      	cmp	r3, #4
 8009db0:	d00a      	beq.n	8009dc8 <xPortStartScheduler+0xb8>
	__asm volatile
 8009db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009db6:	f383 8811 	msr	BASEPRI, r3
 8009dba:	f3bf 8f6f 	isb	sy
 8009dbe:	f3bf 8f4f 	dsb	sy
 8009dc2:	60bb      	str	r3, [r7, #8]
}
 8009dc4:	bf00      	nop
 8009dc6:	e7fe      	b.n	8009dc6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009dc8:	4b1e      	ldr	r3, [pc, #120]	; (8009e44 <xPortStartScheduler+0x134>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	021b      	lsls	r3, r3, #8
 8009dce:	4a1d      	ldr	r2, [pc, #116]	; (8009e44 <xPortStartScheduler+0x134>)
 8009dd0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009dd2:	4b1c      	ldr	r3, [pc, #112]	; (8009e44 <xPortStartScheduler+0x134>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009dda:	4a1a      	ldr	r2, [pc, #104]	; (8009e44 <xPortStartScheduler+0x134>)
 8009ddc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	b2da      	uxtb	r2, r3
 8009de2:	697b      	ldr	r3, [r7, #20]
 8009de4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009de6:	4b18      	ldr	r3, [pc, #96]	; (8009e48 <xPortStartScheduler+0x138>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	4a17      	ldr	r2, [pc, #92]	; (8009e48 <xPortStartScheduler+0x138>)
 8009dec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009df0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009df2:	4b15      	ldr	r3, [pc, #84]	; (8009e48 <xPortStartScheduler+0x138>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a14      	ldr	r2, [pc, #80]	; (8009e48 <xPortStartScheduler+0x138>)
 8009df8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009dfc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009dfe:	f000 f8dd 	bl	8009fbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009e02:	4b12      	ldr	r3, [pc, #72]	; (8009e4c <xPortStartScheduler+0x13c>)
 8009e04:	2200      	movs	r2, #0
 8009e06:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009e08:	f000 f8fc 	bl	800a004 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009e0c:	4b10      	ldr	r3, [pc, #64]	; (8009e50 <xPortStartScheduler+0x140>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a0f      	ldr	r2, [pc, #60]	; (8009e50 <xPortStartScheduler+0x140>)
 8009e12:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009e16:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009e18:	f7ff ff66 	bl	8009ce8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009e1c:	f7ff f84a 	bl	8008eb4 <vTaskSwitchContext>
	prvTaskExitError();
 8009e20:	f7ff ff20 	bl	8009c64 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009e24:	2300      	movs	r3, #0
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3718      	adds	r7, #24
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}
 8009e2e:	bf00      	nop
 8009e30:	e000ed00 	.word	0xe000ed00
 8009e34:	410fc271 	.word	0x410fc271
 8009e38:	410fc270 	.word	0x410fc270
 8009e3c:	e000e400 	.word	0xe000e400
 8009e40:	20001048 	.word	0x20001048
 8009e44:	2000104c 	.word	0x2000104c
 8009e48:	e000ed20 	.word	0xe000ed20
 8009e4c:	20000098 	.word	0x20000098
 8009e50:	e000ef34 	.word	0xe000ef34

08009e54 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e54:	b480      	push	{r7}
 8009e56:	b083      	sub	sp, #12
 8009e58:	af00      	add	r7, sp, #0
	__asm volatile
 8009e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e5e:	f383 8811 	msr	BASEPRI, r3
 8009e62:	f3bf 8f6f 	isb	sy
 8009e66:	f3bf 8f4f 	dsb	sy
 8009e6a:	607b      	str	r3, [r7, #4]
}
 8009e6c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009e6e:	4b0f      	ldr	r3, [pc, #60]	; (8009eac <vPortEnterCritical+0x58>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	3301      	adds	r3, #1
 8009e74:	4a0d      	ldr	r2, [pc, #52]	; (8009eac <vPortEnterCritical+0x58>)
 8009e76:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009e78:	4b0c      	ldr	r3, [pc, #48]	; (8009eac <vPortEnterCritical+0x58>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d10f      	bne.n	8009ea0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009e80:	4b0b      	ldr	r3, [pc, #44]	; (8009eb0 <vPortEnterCritical+0x5c>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	b2db      	uxtb	r3, r3
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d00a      	beq.n	8009ea0 <vPortEnterCritical+0x4c>
	__asm volatile
 8009e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e8e:	f383 8811 	msr	BASEPRI, r3
 8009e92:	f3bf 8f6f 	isb	sy
 8009e96:	f3bf 8f4f 	dsb	sy
 8009e9a:	603b      	str	r3, [r7, #0]
}
 8009e9c:	bf00      	nop
 8009e9e:	e7fe      	b.n	8009e9e <vPortEnterCritical+0x4a>
	}
}
 8009ea0:	bf00      	nop
 8009ea2:	370c      	adds	r7, #12
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr
 8009eac:	20000098 	.word	0x20000098
 8009eb0:	e000ed04 	.word	0xe000ed04

08009eb4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b083      	sub	sp, #12
 8009eb8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009eba:	4b12      	ldr	r3, [pc, #72]	; (8009f04 <vPortExitCritical+0x50>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d10a      	bne.n	8009ed8 <vPortExitCritical+0x24>
	__asm volatile
 8009ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ec6:	f383 8811 	msr	BASEPRI, r3
 8009eca:	f3bf 8f6f 	isb	sy
 8009ece:	f3bf 8f4f 	dsb	sy
 8009ed2:	607b      	str	r3, [r7, #4]
}
 8009ed4:	bf00      	nop
 8009ed6:	e7fe      	b.n	8009ed6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009ed8:	4b0a      	ldr	r3, [pc, #40]	; (8009f04 <vPortExitCritical+0x50>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	3b01      	subs	r3, #1
 8009ede:	4a09      	ldr	r2, [pc, #36]	; (8009f04 <vPortExitCritical+0x50>)
 8009ee0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009ee2:	4b08      	ldr	r3, [pc, #32]	; (8009f04 <vPortExitCritical+0x50>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d105      	bne.n	8009ef6 <vPortExitCritical+0x42>
 8009eea:	2300      	movs	r3, #0
 8009eec:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	f383 8811 	msr	BASEPRI, r3
}
 8009ef4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009ef6:	bf00      	nop
 8009ef8:	370c      	adds	r7, #12
 8009efa:	46bd      	mov	sp, r7
 8009efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f00:	4770      	bx	lr
 8009f02:	bf00      	nop
 8009f04:	20000098 	.word	0x20000098
	...

08009f10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009f10:	f3ef 8009 	mrs	r0, PSP
 8009f14:	f3bf 8f6f 	isb	sy
 8009f18:	4b15      	ldr	r3, [pc, #84]	; (8009f70 <pxCurrentTCBConst>)
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	f01e 0f10 	tst.w	lr, #16
 8009f20:	bf08      	it	eq
 8009f22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009f26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f2a:	6010      	str	r0, [r2, #0]
 8009f2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009f30:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009f34:	f380 8811 	msr	BASEPRI, r0
 8009f38:	f3bf 8f4f 	dsb	sy
 8009f3c:	f3bf 8f6f 	isb	sy
 8009f40:	f7fe ffb8 	bl	8008eb4 <vTaskSwitchContext>
 8009f44:	f04f 0000 	mov.w	r0, #0
 8009f48:	f380 8811 	msr	BASEPRI, r0
 8009f4c:	bc09      	pop	{r0, r3}
 8009f4e:	6819      	ldr	r1, [r3, #0]
 8009f50:	6808      	ldr	r0, [r1, #0]
 8009f52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f56:	f01e 0f10 	tst.w	lr, #16
 8009f5a:	bf08      	it	eq
 8009f5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009f60:	f380 8809 	msr	PSP, r0
 8009f64:	f3bf 8f6f 	isb	sy
 8009f68:	4770      	bx	lr
 8009f6a:	bf00      	nop
 8009f6c:	f3af 8000 	nop.w

08009f70 <pxCurrentTCBConst>:
 8009f70:	20000a1c 	.word	0x20000a1c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009f74:	bf00      	nop
 8009f76:	bf00      	nop

08009f78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b082      	sub	sp, #8
 8009f7c:	af00      	add	r7, sp, #0
	__asm volatile
 8009f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f82:	f383 8811 	msr	BASEPRI, r3
 8009f86:	f3bf 8f6f 	isb	sy
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	607b      	str	r3, [r7, #4]
}
 8009f90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009f92:	f7fe fed5 	bl	8008d40 <xTaskIncrementTick>
 8009f96:	4603      	mov	r3, r0
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d003      	beq.n	8009fa4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009f9c:	4b06      	ldr	r3, [pc, #24]	; (8009fb8 <xPortSysTickHandler+0x40>)
 8009f9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fa2:	601a      	str	r2, [r3, #0]
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	f383 8811 	msr	BASEPRI, r3
}
 8009fae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009fb0:	bf00      	nop
 8009fb2:	3708      	adds	r7, #8
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}
 8009fb8:	e000ed04 	.word	0xe000ed04

08009fbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009fc0:	4b0b      	ldr	r3, [pc, #44]	; (8009ff0 <vPortSetupTimerInterrupt+0x34>)
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009fc6:	4b0b      	ldr	r3, [pc, #44]	; (8009ff4 <vPortSetupTimerInterrupt+0x38>)
 8009fc8:	2200      	movs	r2, #0
 8009fca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009fcc:	4b0a      	ldr	r3, [pc, #40]	; (8009ff8 <vPortSetupTimerInterrupt+0x3c>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a0a      	ldr	r2, [pc, #40]	; (8009ffc <vPortSetupTimerInterrupt+0x40>)
 8009fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8009fd6:	099b      	lsrs	r3, r3, #6
 8009fd8:	4a09      	ldr	r2, [pc, #36]	; (800a000 <vPortSetupTimerInterrupt+0x44>)
 8009fda:	3b01      	subs	r3, #1
 8009fdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009fde:	4b04      	ldr	r3, [pc, #16]	; (8009ff0 <vPortSetupTimerInterrupt+0x34>)
 8009fe0:	2207      	movs	r2, #7
 8009fe2:	601a      	str	r2, [r3, #0]
}
 8009fe4:	bf00      	nop
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fec:	4770      	bx	lr
 8009fee:	bf00      	nop
 8009ff0:	e000e010 	.word	0xe000e010
 8009ff4:	e000e018 	.word	0xe000e018
 8009ff8:	20000000 	.word	0x20000000
 8009ffc:	10624dd3 	.word	0x10624dd3
 800a000:	e000e014 	.word	0xe000e014

0800a004 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a004:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a014 <vPortEnableVFP+0x10>
 800a008:	6801      	ldr	r1, [r0, #0]
 800a00a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a00e:	6001      	str	r1, [r0, #0]
 800a010:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a012:	bf00      	nop
 800a014:	e000ed88 	.word	0xe000ed88

0800a018 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a018:	b480      	push	{r7}
 800a01a:	b085      	sub	sp, #20
 800a01c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a01e:	f3ef 8305 	mrs	r3, IPSR
 800a022:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	2b0f      	cmp	r3, #15
 800a028:	d914      	bls.n	800a054 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a02a:	4a17      	ldr	r2, [pc, #92]	; (800a088 <vPortValidateInterruptPriority+0x70>)
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	4413      	add	r3, r2
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a034:	4b15      	ldr	r3, [pc, #84]	; (800a08c <vPortValidateInterruptPriority+0x74>)
 800a036:	781b      	ldrb	r3, [r3, #0]
 800a038:	7afa      	ldrb	r2, [r7, #11]
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d20a      	bcs.n	800a054 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a03e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a042:	f383 8811 	msr	BASEPRI, r3
 800a046:	f3bf 8f6f 	isb	sy
 800a04a:	f3bf 8f4f 	dsb	sy
 800a04e:	607b      	str	r3, [r7, #4]
}
 800a050:	bf00      	nop
 800a052:	e7fe      	b.n	800a052 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a054:	4b0e      	ldr	r3, [pc, #56]	; (800a090 <vPortValidateInterruptPriority+0x78>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a05c:	4b0d      	ldr	r3, [pc, #52]	; (800a094 <vPortValidateInterruptPriority+0x7c>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	429a      	cmp	r2, r3
 800a062:	d90a      	bls.n	800a07a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a064:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a068:	f383 8811 	msr	BASEPRI, r3
 800a06c:	f3bf 8f6f 	isb	sy
 800a070:	f3bf 8f4f 	dsb	sy
 800a074:	603b      	str	r3, [r7, #0]
}
 800a076:	bf00      	nop
 800a078:	e7fe      	b.n	800a078 <vPortValidateInterruptPriority+0x60>
	}
 800a07a:	bf00      	nop
 800a07c:	3714      	adds	r7, #20
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr
 800a086:	bf00      	nop
 800a088:	e000e3f0 	.word	0xe000e3f0
 800a08c:	20001048 	.word	0x20001048
 800a090:	e000ed0c 	.word	0xe000ed0c
 800a094:	2000104c 	.word	0x2000104c

0800a098 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b08a      	sub	sp, #40	; 0x28
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a0a4:	f7fe fd90 	bl	8008bc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a0a8:	4b5b      	ldr	r3, [pc, #364]	; (800a218 <pvPortMalloc+0x180>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d101      	bne.n	800a0b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a0b0:	f000 f920 	bl	800a2f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a0b4:	4b59      	ldr	r3, [pc, #356]	; (800a21c <pvPortMalloc+0x184>)
 800a0b6:	681a      	ldr	r2, [r3, #0]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	4013      	ands	r3, r2
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f040 8093 	bne.w	800a1e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d01d      	beq.n	800a104 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a0c8:	2208      	movs	r2, #8
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	4413      	add	r3, r2
 800a0ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f003 0307 	and.w	r3, r3, #7
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d014      	beq.n	800a104 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f023 0307 	bic.w	r3, r3, #7
 800a0e0:	3308      	adds	r3, #8
 800a0e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f003 0307 	and.w	r3, r3, #7
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d00a      	beq.n	800a104 <pvPortMalloc+0x6c>
	__asm volatile
 800a0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f2:	f383 8811 	msr	BASEPRI, r3
 800a0f6:	f3bf 8f6f 	isb	sy
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	617b      	str	r3, [r7, #20]
}
 800a100:	bf00      	nop
 800a102:	e7fe      	b.n	800a102 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d06e      	beq.n	800a1e8 <pvPortMalloc+0x150>
 800a10a:	4b45      	ldr	r3, [pc, #276]	; (800a220 <pvPortMalloc+0x188>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	687a      	ldr	r2, [r7, #4]
 800a110:	429a      	cmp	r2, r3
 800a112:	d869      	bhi.n	800a1e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a114:	4b43      	ldr	r3, [pc, #268]	; (800a224 <pvPortMalloc+0x18c>)
 800a116:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a118:	4b42      	ldr	r3, [pc, #264]	; (800a224 <pvPortMalloc+0x18c>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a11e:	e004      	b.n	800a12a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a122:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a12a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	687a      	ldr	r2, [r7, #4]
 800a130:	429a      	cmp	r2, r3
 800a132:	d903      	bls.n	800a13c <pvPortMalloc+0xa4>
 800a134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d1f1      	bne.n	800a120 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a13c:	4b36      	ldr	r3, [pc, #216]	; (800a218 <pvPortMalloc+0x180>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a142:	429a      	cmp	r2, r3
 800a144:	d050      	beq.n	800a1e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a146:	6a3b      	ldr	r3, [r7, #32]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	2208      	movs	r2, #8
 800a14c:	4413      	add	r3, r2
 800a14e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	6a3b      	ldr	r3, [r7, #32]
 800a156:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a15a:	685a      	ldr	r2, [r3, #4]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	1ad2      	subs	r2, r2, r3
 800a160:	2308      	movs	r3, #8
 800a162:	005b      	lsls	r3, r3, #1
 800a164:	429a      	cmp	r2, r3
 800a166:	d91f      	bls.n	800a1a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	4413      	add	r3, r2
 800a16e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a170:	69bb      	ldr	r3, [r7, #24]
 800a172:	f003 0307 	and.w	r3, r3, #7
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00a      	beq.n	800a190 <pvPortMalloc+0xf8>
	__asm volatile
 800a17a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a17e:	f383 8811 	msr	BASEPRI, r3
 800a182:	f3bf 8f6f 	isb	sy
 800a186:	f3bf 8f4f 	dsb	sy
 800a18a:	613b      	str	r3, [r7, #16]
}
 800a18c:	bf00      	nop
 800a18e:	e7fe      	b.n	800a18e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a192:	685a      	ldr	r2, [r3, #4]
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	1ad2      	subs	r2, r2, r3
 800a198:	69bb      	ldr	r3, [r7, #24]
 800a19a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a1a2:	69b8      	ldr	r0, [r7, #24]
 800a1a4:	f000 f908 	bl	800a3b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a1a8:	4b1d      	ldr	r3, [pc, #116]	; (800a220 <pvPortMalloc+0x188>)
 800a1aa:	681a      	ldr	r2, [r3, #0]
 800a1ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ae:	685b      	ldr	r3, [r3, #4]
 800a1b0:	1ad3      	subs	r3, r2, r3
 800a1b2:	4a1b      	ldr	r2, [pc, #108]	; (800a220 <pvPortMalloc+0x188>)
 800a1b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a1b6:	4b1a      	ldr	r3, [pc, #104]	; (800a220 <pvPortMalloc+0x188>)
 800a1b8:	681a      	ldr	r2, [r3, #0]
 800a1ba:	4b1b      	ldr	r3, [pc, #108]	; (800a228 <pvPortMalloc+0x190>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d203      	bcs.n	800a1ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a1c2:	4b17      	ldr	r3, [pc, #92]	; (800a220 <pvPortMalloc+0x188>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	4a18      	ldr	r2, [pc, #96]	; (800a228 <pvPortMalloc+0x190>)
 800a1c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1cc:	685a      	ldr	r2, [r3, #4]
 800a1ce:	4b13      	ldr	r3, [pc, #76]	; (800a21c <pvPortMalloc+0x184>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	431a      	orrs	r2, r3
 800a1d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1da:	2200      	movs	r2, #0
 800a1dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a1de:	4b13      	ldr	r3, [pc, #76]	; (800a22c <pvPortMalloc+0x194>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	3301      	adds	r3, #1
 800a1e4:	4a11      	ldr	r2, [pc, #68]	; (800a22c <pvPortMalloc+0x194>)
 800a1e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a1e8:	f7fe fcfc 	bl	8008be4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a1ec:	69fb      	ldr	r3, [r7, #28]
 800a1ee:	f003 0307 	and.w	r3, r3, #7
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d00a      	beq.n	800a20c <pvPortMalloc+0x174>
	__asm volatile
 800a1f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fa:	f383 8811 	msr	BASEPRI, r3
 800a1fe:	f3bf 8f6f 	isb	sy
 800a202:	f3bf 8f4f 	dsb	sy
 800a206:	60fb      	str	r3, [r7, #12]
}
 800a208:	bf00      	nop
 800a20a:	e7fe      	b.n	800a20a <pvPortMalloc+0x172>
	return pvReturn;
 800a20c:	69fb      	ldr	r3, [r7, #28]
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3728      	adds	r7, #40	; 0x28
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}
 800a216:	bf00      	nop
 800a218:	20004c58 	.word	0x20004c58
 800a21c:	20004c6c 	.word	0x20004c6c
 800a220:	20004c5c 	.word	0x20004c5c
 800a224:	20004c50 	.word	0x20004c50
 800a228:	20004c60 	.word	0x20004c60
 800a22c:	20004c64 	.word	0x20004c64

0800a230 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b086      	sub	sp, #24
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d04d      	beq.n	800a2de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a242:	2308      	movs	r3, #8
 800a244:	425b      	negs	r3, r3
 800a246:	697a      	ldr	r2, [r7, #20]
 800a248:	4413      	add	r3, r2
 800a24a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a250:	693b      	ldr	r3, [r7, #16]
 800a252:	685a      	ldr	r2, [r3, #4]
 800a254:	4b24      	ldr	r3, [pc, #144]	; (800a2e8 <vPortFree+0xb8>)
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4013      	ands	r3, r2
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d10a      	bne.n	800a274 <vPortFree+0x44>
	__asm volatile
 800a25e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a262:	f383 8811 	msr	BASEPRI, r3
 800a266:	f3bf 8f6f 	isb	sy
 800a26a:	f3bf 8f4f 	dsb	sy
 800a26e:	60fb      	str	r3, [r7, #12]
}
 800a270:	bf00      	nop
 800a272:	e7fe      	b.n	800a272 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a274:	693b      	ldr	r3, [r7, #16]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d00a      	beq.n	800a292 <vPortFree+0x62>
	__asm volatile
 800a27c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a280:	f383 8811 	msr	BASEPRI, r3
 800a284:	f3bf 8f6f 	isb	sy
 800a288:	f3bf 8f4f 	dsb	sy
 800a28c:	60bb      	str	r3, [r7, #8]
}
 800a28e:	bf00      	nop
 800a290:	e7fe      	b.n	800a290 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	685a      	ldr	r2, [r3, #4]
 800a296:	4b14      	ldr	r3, [pc, #80]	; (800a2e8 <vPortFree+0xb8>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4013      	ands	r3, r2
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d01e      	beq.n	800a2de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d11a      	bne.n	800a2de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a2a8:	693b      	ldr	r3, [r7, #16]
 800a2aa:	685a      	ldr	r2, [r3, #4]
 800a2ac:	4b0e      	ldr	r3, [pc, #56]	; (800a2e8 <vPortFree+0xb8>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	43db      	mvns	r3, r3
 800a2b2:	401a      	ands	r2, r3
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a2b8:	f7fe fc86 	bl	8008bc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a2bc:	693b      	ldr	r3, [r7, #16]
 800a2be:	685a      	ldr	r2, [r3, #4]
 800a2c0:	4b0a      	ldr	r3, [pc, #40]	; (800a2ec <vPortFree+0xbc>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4413      	add	r3, r2
 800a2c6:	4a09      	ldr	r2, [pc, #36]	; (800a2ec <vPortFree+0xbc>)
 800a2c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a2ca:	6938      	ldr	r0, [r7, #16]
 800a2cc:	f000 f874 	bl	800a3b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a2d0:	4b07      	ldr	r3, [pc, #28]	; (800a2f0 <vPortFree+0xc0>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	3301      	adds	r3, #1
 800a2d6:	4a06      	ldr	r2, [pc, #24]	; (800a2f0 <vPortFree+0xc0>)
 800a2d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a2da:	f7fe fc83 	bl	8008be4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a2de:	bf00      	nop
 800a2e0:	3718      	adds	r7, #24
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	20004c6c 	.word	0x20004c6c
 800a2ec:	20004c5c 	.word	0x20004c5c
 800a2f0:	20004c68 	.word	0x20004c68

0800a2f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b085      	sub	sp, #20
 800a2f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a2fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a2fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a300:	4b27      	ldr	r3, [pc, #156]	; (800a3a0 <prvHeapInit+0xac>)
 800a302:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f003 0307 	and.w	r3, r3, #7
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d00c      	beq.n	800a328 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	3307      	adds	r3, #7
 800a312:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	f023 0307 	bic.w	r3, r3, #7
 800a31a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a31c:	68ba      	ldr	r2, [r7, #8]
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	1ad3      	subs	r3, r2, r3
 800a322:	4a1f      	ldr	r2, [pc, #124]	; (800a3a0 <prvHeapInit+0xac>)
 800a324:	4413      	add	r3, r2
 800a326:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a32c:	4a1d      	ldr	r2, [pc, #116]	; (800a3a4 <prvHeapInit+0xb0>)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a332:	4b1c      	ldr	r3, [pc, #112]	; (800a3a4 <prvHeapInit+0xb0>)
 800a334:	2200      	movs	r2, #0
 800a336:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	68ba      	ldr	r2, [r7, #8]
 800a33c:	4413      	add	r3, r2
 800a33e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a340:	2208      	movs	r2, #8
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	1a9b      	subs	r3, r3, r2
 800a346:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	f023 0307 	bic.w	r3, r3, #7
 800a34e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	4a15      	ldr	r2, [pc, #84]	; (800a3a8 <prvHeapInit+0xb4>)
 800a354:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a356:	4b14      	ldr	r3, [pc, #80]	; (800a3a8 <prvHeapInit+0xb4>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	2200      	movs	r2, #0
 800a35c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a35e:	4b12      	ldr	r3, [pc, #72]	; (800a3a8 <prvHeapInit+0xb4>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	2200      	movs	r2, #0
 800a364:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	68fa      	ldr	r2, [r7, #12]
 800a36e:	1ad2      	subs	r2, r2, r3
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a374:	4b0c      	ldr	r3, [pc, #48]	; (800a3a8 <prvHeapInit+0xb4>)
 800a376:	681a      	ldr	r2, [r3, #0]
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	4a0a      	ldr	r2, [pc, #40]	; (800a3ac <prvHeapInit+0xb8>)
 800a382:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	4a09      	ldr	r2, [pc, #36]	; (800a3b0 <prvHeapInit+0xbc>)
 800a38a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a38c:	4b09      	ldr	r3, [pc, #36]	; (800a3b4 <prvHeapInit+0xc0>)
 800a38e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a392:	601a      	str	r2, [r3, #0]
}
 800a394:	bf00      	nop
 800a396:	3714      	adds	r7, #20
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr
 800a3a0:	20001050 	.word	0x20001050
 800a3a4:	20004c50 	.word	0x20004c50
 800a3a8:	20004c58 	.word	0x20004c58
 800a3ac:	20004c60 	.word	0x20004c60
 800a3b0:	20004c5c 	.word	0x20004c5c
 800a3b4:	20004c6c 	.word	0x20004c6c

0800a3b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b085      	sub	sp, #20
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a3c0:	4b28      	ldr	r3, [pc, #160]	; (800a464 <prvInsertBlockIntoFreeList+0xac>)
 800a3c2:	60fb      	str	r3, [r7, #12]
 800a3c4:	e002      	b.n	800a3cc <prvInsertBlockIntoFreeList+0x14>
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	60fb      	str	r3, [r7, #12]
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	687a      	ldr	r2, [r7, #4]
 800a3d2:	429a      	cmp	r2, r3
 800a3d4:	d8f7      	bhi.n	800a3c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	685b      	ldr	r3, [r3, #4]
 800a3de:	68ba      	ldr	r2, [r7, #8]
 800a3e0:	4413      	add	r3, r2
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	429a      	cmp	r2, r3
 800a3e6:	d108      	bne.n	800a3fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	685a      	ldr	r2, [r3, #4]
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	685b      	ldr	r3, [r3, #4]
 800a3f0:	441a      	add	r2, r3
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	68ba      	ldr	r2, [r7, #8]
 800a404:	441a      	add	r2, r3
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d118      	bne.n	800a440 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681a      	ldr	r2, [r3, #0]
 800a412:	4b15      	ldr	r3, [pc, #84]	; (800a468 <prvInsertBlockIntoFreeList+0xb0>)
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	429a      	cmp	r2, r3
 800a418:	d00d      	beq.n	800a436 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	685a      	ldr	r2, [r3, #4]
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	441a      	add	r2, r3
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	681a      	ldr	r2, [r3, #0]
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	601a      	str	r2, [r3, #0]
 800a434:	e008      	b.n	800a448 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a436:	4b0c      	ldr	r3, [pc, #48]	; (800a468 <prvInsertBlockIntoFreeList+0xb0>)
 800a438:	681a      	ldr	r2, [r3, #0]
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	601a      	str	r2, [r3, #0]
 800a43e:	e003      	b.n	800a448 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	681a      	ldr	r2, [r3, #0]
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a448:	68fa      	ldr	r2, [r7, #12]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d002      	beq.n	800a456 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a456:	bf00      	nop
 800a458:	3714      	adds	r7, #20
 800a45a:	46bd      	mov	sp, r7
 800a45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a460:	4770      	bx	lr
 800a462:	bf00      	nop
 800a464:	20004c50 	.word	0x20004c50
 800a468:	20004c58 	.word	0x20004c58

0800a46c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a470:	2200      	movs	r2, #0
 800a472:	4912      	ldr	r1, [pc, #72]	; (800a4bc <MX_USB_DEVICE_Init+0x50>)
 800a474:	4812      	ldr	r0, [pc, #72]	; (800a4c0 <MX_USB_DEVICE_Init+0x54>)
 800a476:	f7fb ff43 	bl	8006300 <USBD_Init>
 800a47a:	4603      	mov	r3, r0
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d001      	beq.n	800a484 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a480:	f7f6 fa58 	bl	8000934 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a484:	490f      	ldr	r1, [pc, #60]	; (800a4c4 <MX_USB_DEVICE_Init+0x58>)
 800a486:	480e      	ldr	r0, [pc, #56]	; (800a4c0 <MX_USB_DEVICE_Init+0x54>)
 800a488:	f7fb ff6a 	bl	8006360 <USBD_RegisterClass>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d001      	beq.n	800a496 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a492:	f7f6 fa4f 	bl	8000934 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a496:	490c      	ldr	r1, [pc, #48]	; (800a4c8 <MX_USB_DEVICE_Init+0x5c>)
 800a498:	4809      	ldr	r0, [pc, #36]	; (800a4c0 <MX_USB_DEVICE_Init+0x54>)
 800a49a:	f7fb fea1 	bl	80061e0 <USBD_CDC_RegisterInterface>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d001      	beq.n	800a4a8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a4a4:	f7f6 fa46 	bl	8000934 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a4a8:	4805      	ldr	r0, [pc, #20]	; (800a4c0 <MX_USB_DEVICE_Init+0x54>)
 800a4aa:	f7fb ff8f 	bl	80063cc <USBD_Start>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d001      	beq.n	800a4b8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a4b4:	f7f6 fa3e 	bl	8000934 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a4b8:	bf00      	nop
 800a4ba:	bd80      	pop	{r7, pc}
 800a4bc:	200000b0 	.word	0x200000b0
 800a4c0:	20004c70 	.word	0x20004c70
 800a4c4:	20000018 	.word	0x20000018
 800a4c8:	2000009c 	.word	0x2000009c

0800a4cc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	4905      	ldr	r1, [pc, #20]	; (800a4e8 <CDC_Init_FS+0x1c>)
 800a4d4:	4805      	ldr	r0, [pc, #20]	; (800a4ec <CDC_Init_FS+0x20>)
 800a4d6:	f7fb fe9d 	bl	8006214 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a4da:	4905      	ldr	r1, [pc, #20]	; (800a4f0 <CDC_Init_FS+0x24>)
 800a4dc:	4803      	ldr	r0, [pc, #12]	; (800a4ec <CDC_Init_FS+0x20>)
 800a4de:	f7fb febb 	bl	8006258 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a4e2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	bd80      	pop	{r7, pc}
 800a4e8:	2000574c 	.word	0x2000574c
 800a4ec:	20004c70 	.word	0x20004c70
 800a4f0:	20004f4c 	.word	0x20004f4c

0800a4f4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a4f4:	b480      	push	{r7}
 800a4f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a4f8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a502:	4770      	bx	lr

0800a504 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a504:	b480      	push	{r7}
 800a506:	b083      	sub	sp, #12
 800a508:	af00      	add	r7, sp, #0
 800a50a:	4603      	mov	r3, r0
 800a50c:	6039      	str	r1, [r7, #0]
 800a50e:	71fb      	strb	r3, [r7, #7]
 800a510:	4613      	mov	r3, r2
 800a512:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a514:	79fb      	ldrb	r3, [r7, #7]
 800a516:	2b23      	cmp	r3, #35	; 0x23
 800a518:	d84a      	bhi.n	800a5b0 <CDC_Control_FS+0xac>
 800a51a:	a201      	add	r2, pc, #4	; (adr r2, 800a520 <CDC_Control_FS+0x1c>)
 800a51c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a520:	0800a5b1 	.word	0x0800a5b1
 800a524:	0800a5b1 	.word	0x0800a5b1
 800a528:	0800a5b1 	.word	0x0800a5b1
 800a52c:	0800a5b1 	.word	0x0800a5b1
 800a530:	0800a5b1 	.word	0x0800a5b1
 800a534:	0800a5b1 	.word	0x0800a5b1
 800a538:	0800a5b1 	.word	0x0800a5b1
 800a53c:	0800a5b1 	.word	0x0800a5b1
 800a540:	0800a5b1 	.word	0x0800a5b1
 800a544:	0800a5b1 	.word	0x0800a5b1
 800a548:	0800a5b1 	.word	0x0800a5b1
 800a54c:	0800a5b1 	.word	0x0800a5b1
 800a550:	0800a5b1 	.word	0x0800a5b1
 800a554:	0800a5b1 	.word	0x0800a5b1
 800a558:	0800a5b1 	.word	0x0800a5b1
 800a55c:	0800a5b1 	.word	0x0800a5b1
 800a560:	0800a5b1 	.word	0x0800a5b1
 800a564:	0800a5b1 	.word	0x0800a5b1
 800a568:	0800a5b1 	.word	0x0800a5b1
 800a56c:	0800a5b1 	.word	0x0800a5b1
 800a570:	0800a5b1 	.word	0x0800a5b1
 800a574:	0800a5b1 	.word	0x0800a5b1
 800a578:	0800a5b1 	.word	0x0800a5b1
 800a57c:	0800a5b1 	.word	0x0800a5b1
 800a580:	0800a5b1 	.word	0x0800a5b1
 800a584:	0800a5b1 	.word	0x0800a5b1
 800a588:	0800a5b1 	.word	0x0800a5b1
 800a58c:	0800a5b1 	.word	0x0800a5b1
 800a590:	0800a5b1 	.word	0x0800a5b1
 800a594:	0800a5b1 	.word	0x0800a5b1
 800a598:	0800a5b1 	.word	0x0800a5b1
 800a59c:	0800a5b1 	.word	0x0800a5b1
 800a5a0:	0800a5b1 	.word	0x0800a5b1
 800a5a4:	0800a5b1 	.word	0x0800a5b1
 800a5a8:	0800a5b1 	.word	0x0800a5b1
 800a5ac:	0800a5b1 	.word	0x0800a5b1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a5b0:	bf00      	nop
  }

  return (USBD_OK);
 800a5b2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	370c      	adds	r7, #12
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b082      	sub	sp, #8
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a5ca:	6879      	ldr	r1, [r7, #4]
 800a5cc:	4805      	ldr	r0, [pc, #20]	; (800a5e4 <CDC_Receive_FS+0x24>)
 800a5ce:	f7fb fe43 	bl	8006258 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a5d2:	4804      	ldr	r0, [pc, #16]	; (800a5e4 <CDC_Receive_FS+0x24>)
 800a5d4:	f7fb fe5e 	bl	8006294 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a5d8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3708      	adds	r7, #8
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}
 800a5e2:	bf00      	nop
 800a5e4:	20004c70 	.word	0x20004c70

0800a5e8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b087      	sub	sp, #28
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	60f8      	str	r0, [r7, #12]
 800a5f0:	60b9      	str	r1, [r7, #8]
 800a5f2:	4613      	mov	r3, r2
 800a5f4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a5fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	371c      	adds	r7, #28
 800a602:	46bd      	mov	sp, r7
 800a604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a608:	4770      	bx	lr
	...

0800a60c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
 800a612:	4603      	mov	r3, r0
 800a614:	6039      	str	r1, [r7, #0]
 800a616:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	2212      	movs	r2, #18
 800a61c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a61e:	4b03      	ldr	r3, [pc, #12]	; (800a62c <USBD_FS_DeviceDescriptor+0x20>)
}
 800a620:	4618      	mov	r0, r3
 800a622:	370c      	adds	r7, #12
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr
 800a62c:	200000cc 	.word	0x200000cc

0800a630 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a630:	b480      	push	{r7}
 800a632:	b083      	sub	sp, #12
 800a634:	af00      	add	r7, sp, #0
 800a636:	4603      	mov	r3, r0
 800a638:	6039      	str	r1, [r7, #0]
 800a63a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	2204      	movs	r2, #4
 800a640:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a642:	4b03      	ldr	r3, [pc, #12]	; (800a650 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a644:	4618      	mov	r0, r3
 800a646:	370c      	adds	r7, #12
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr
 800a650:	200000e0 	.word	0x200000e0

0800a654 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b082      	sub	sp, #8
 800a658:	af00      	add	r7, sp, #0
 800a65a:	4603      	mov	r3, r0
 800a65c:	6039      	str	r1, [r7, #0]
 800a65e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a660:	79fb      	ldrb	r3, [r7, #7]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d105      	bne.n	800a672 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a666:	683a      	ldr	r2, [r7, #0]
 800a668:	4907      	ldr	r1, [pc, #28]	; (800a688 <USBD_FS_ProductStrDescriptor+0x34>)
 800a66a:	4808      	ldr	r0, [pc, #32]	; (800a68c <USBD_FS_ProductStrDescriptor+0x38>)
 800a66c:	f7fd f860 	bl	8007730 <USBD_GetString>
 800a670:	e004      	b.n	800a67c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a672:	683a      	ldr	r2, [r7, #0]
 800a674:	4904      	ldr	r1, [pc, #16]	; (800a688 <USBD_FS_ProductStrDescriptor+0x34>)
 800a676:	4805      	ldr	r0, [pc, #20]	; (800a68c <USBD_FS_ProductStrDescriptor+0x38>)
 800a678:	f7fd f85a 	bl	8007730 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a67c:	4b02      	ldr	r3, [pc, #8]	; (800a688 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3708      	adds	r7, #8
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}
 800a686:	bf00      	nop
 800a688:	20005f4c 	.word	0x20005f4c
 800a68c:	0800b280 	.word	0x0800b280

0800a690 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b082      	sub	sp, #8
 800a694:	af00      	add	r7, sp, #0
 800a696:	4603      	mov	r3, r0
 800a698:	6039      	str	r1, [r7, #0]
 800a69a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a69c:	683a      	ldr	r2, [r7, #0]
 800a69e:	4904      	ldr	r1, [pc, #16]	; (800a6b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a6a0:	4804      	ldr	r0, [pc, #16]	; (800a6b4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a6a2:	f7fd f845 	bl	8007730 <USBD_GetString>
  return USBD_StrDesc;
 800a6a6:	4b02      	ldr	r3, [pc, #8]	; (800a6b0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3708      	adds	r7, #8
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}
 800a6b0:	20005f4c 	.word	0x20005f4c
 800a6b4:	0800b298 	.word	0x0800b298

0800a6b8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b082      	sub	sp, #8
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	4603      	mov	r3, r0
 800a6c0:	6039      	str	r1, [r7, #0]
 800a6c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	221a      	movs	r2, #26
 800a6c8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a6ca:	f000 f843 	bl	800a754 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a6ce:	4b02      	ldr	r3, [pc, #8]	; (800a6d8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	3708      	adds	r7, #8
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	200000e4 	.word	0x200000e4

0800a6dc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b082      	sub	sp, #8
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	6039      	str	r1, [r7, #0]
 800a6e6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a6e8:	79fb      	ldrb	r3, [r7, #7]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d105      	bne.n	800a6fa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a6ee:	683a      	ldr	r2, [r7, #0]
 800a6f0:	4907      	ldr	r1, [pc, #28]	; (800a710 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a6f2:	4808      	ldr	r0, [pc, #32]	; (800a714 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a6f4:	f7fd f81c 	bl	8007730 <USBD_GetString>
 800a6f8:	e004      	b.n	800a704 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a6fa:	683a      	ldr	r2, [r7, #0]
 800a6fc:	4904      	ldr	r1, [pc, #16]	; (800a710 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a6fe:	4805      	ldr	r0, [pc, #20]	; (800a714 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a700:	f7fd f816 	bl	8007730 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a704:	4b02      	ldr	r3, [pc, #8]	; (800a710 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a706:	4618      	mov	r0, r3
 800a708:	3708      	adds	r7, #8
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
 800a70e:	bf00      	nop
 800a710:	20005f4c 	.word	0x20005f4c
 800a714:	0800b2ac 	.word	0x0800b2ac

0800a718 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b082      	sub	sp, #8
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	4603      	mov	r3, r0
 800a720:	6039      	str	r1, [r7, #0]
 800a722:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a724:	79fb      	ldrb	r3, [r7, #7]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d105      	bne.n	800a736 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a72a:	683a      	ldr	r2, [r7, #0]
 800a72c:	4907      	ldr	r1, [pc, #28]	; (800a74c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a72e:	4808      	ldr	r0, [pc, #32]	; (800a750 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a730:	f7fc fffe 	bl	8007730 <USBD_GetString>
 800a734:	e004      	b.n	800a740 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a736:	683a      	ldr	r2, [r7, #0]
 800a738:	4904      	ldr	r1, [pc, #16]	; (800a74c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a73a:	4805      	ldr	r0, [pc, #20]	; (800a750 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a73c:	f7fc fff8 	bl	8007730 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a740:	4b02      	ldr	r3, [pc, #8]	; (800a74c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a742:	4618      	mov	r0, r3
 800a744:	3708      	adds	r7, #8
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}
 800a74a:	bf00      	nop
 800a74c:	20005f4c 	.word	0x20005f4c
 800a750:	0800b2b8 	.word	0x0800b2b8

0800a754 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b084      	sub	sp, #16
 800a758:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a75a:	4b0f      	ldr	r3, [pc, #60]	; (800a798 <Get_SerialNum+0x44>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a760:	4b0e      	ldr	r3, [pc, #56]	; (800a79c <Get_SerialNum+0x48>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a766:	4b0e      	ldr	r3, [pc, #56]	; (800a7a0 <Get_SerialNum+0x4c>)
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a76c:	68fa      	ldr	r2, [r7, #12]
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	4413      	add	r3, r2
 800a772:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d009      	beq.n	800a78e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a77a:	2208      	movs	r2, #8
 800a77c:	4909      	ldr	r1, [pc, #36]	; (800a7a4 <Get_SerialNum+0x50>)
 800a77e:	68f8      	ldr	r0, [r7, #12]
 800a780:	f000 f814 	bl	800a7ac <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a784:	2204      	movs	r2, #4
 800a786:	4908      	ldr	r1, [pc, #32]	; (800a7a8 <Get_SerialNum+0x54>)
 800a788:	68b8      	ldr	r0, [r7, #8]
 800a78a:	f000 f80f 	bl	800a7ac <IntToUnicode>
  }
}
 800a78e:	bf00      	nop
 800a790:	3710      	adds	r7, #16
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}
 800a796:	bf00      	nop
 800a798:	1fff7a10 	.word	0x1fff7a10
 800a79c:	1fff7a14 	.word	0x1fff7a14
 800a7a0:	1fff7a18 	.word	0x1fff7a18
 800a7a4:	200000e6 	.word	0x200000e6
 800a7a8:	200000f6 	.word	0x200000f6

0800a7ac <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b087      	sub	sp, #28
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	60f8      	str	r0, [r7, #12]
 800a7b4:	60b9      	str	r1, [r7, #8]
 800a7b6:	4613      	mov	r3, r2
 800a7b8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a7be:	2300      	movs	r3, #0
 800a7c0:	75fb      	strb	r3, [r7, #23]
 800a7c2:	e027      	b.n	800a814 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	0f1b      	lsrs	r3, r3, #28
 800a7c8:	2b09      	cmp	r3, #9
 800a7ca:	d80b      	bhi.n	800a7e4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	0f1b      	lsrs	r3, r3, #28
 800a7d0:	b2da      	uxtb	r2, r3
 800a7d2:	7dfb      	ldrb	r3, [r7, #23]
 800a7d4:	005b      	lsls	r3, r3, #1
 800a7d6:	4619      	mov	r1, r3
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	440b      	add	r3, r1
 800a7dc:	3230      	adds	r2, #48	; 0x30
 800a7de:	b2d2      	uxtb	r2, r2
 800a7e0:	701a      	strb	r2, [r3, #0]
 800a7e2:	e00a      	b.n	800a7fa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	0f1b      	lsrs	r3, r3, #28
 800a7e8:	b2da      	uxtb	r2, r3
 800a7ea:	7dfb      	ldrb	r3, [r7, #23]
 800a7ec:	005b      	lsls	r3, r3, #1
 800a7ee:	4619      	mov	r1, r3
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	440b      	add	r3, r1
 800a7f4:	3237      	adds	r2, #55	; 0x37
 800a7f6:	b2d2      	uxtb	r2, r2
 800a7f8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	011b      	lsls	r3, r3, #4
 800a7fe:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a800:	7dfb      	ldrb	r3, [r7, #23]
 800a802:	005b      	lsls	r3, r3, #1
 800a804:	3301      	adds	r3, #1
 800a806:	68ba      	ldr	r2, [r7, #8]
 800a808:	4413      	add	r3, r2
 800a80a:	2200      	movs	r2, #0
 800a80c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a80e:	7dfb      	ldrb	r3, [r7, #23]
 800a810:	3301      	adds	r3, #1
 800a812:	75fb      	strb	r3, [r7, #23]
 800a814:	7dfa      	ldrb	r2, [r7, #23]
 800a816:	79fb      	ldrb	r3, [r7, #7]
 800a818:	429a      	cmp	r2, r3
 800a81a:	d3d3      	bcc.n	800a7c4 <IntToUnicode+0x18>
  }
}
 800a81c:	bf00      	nop
 800a81e:	bf00      	nop
 800a820:	371c      	adds	r7, #28
 800a822:	46bd      	mov	sp, r7
 800a824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a828:	4770      	bx	lr
	...

0800a82c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b08a      	sub	sp, #40	; 0x28
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a834:	f107 0314 	add.w	r3, r7, #20
 800a838:	2200      	movs	r2, #0
 800a83a:	601a      	str	r2, [r3, #0]
 800a83c:	605a      	str	r2, [r3, #4]
 800a83e:	609a      	str	r2, [r3, #8]
 800a840:	60da      	str	r2, [r3, #12]
 800a842:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a84c:	d13a      	bne.n	800a8c4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a84e:	2300      	movs	r3, #0
 800a850:	613b      	str	r3, [r7, #16]
 800a852:	4b1e      	ldr	r3, [pc, #120]	; (800a8cc <HAL_PCD_MspInit+0xa0>)
 800a854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a856:	4a1d      	ldr	r2, [pc, #116]	; (800a8cc <HAL_PCD_MspInit+0xa0>)
 800a858:	f043 0301 	orr.w	r3, r3, #1
 800a85c:	6313      	str	r3, [r2, #48]	; 0x30
 800a85e:	4b1b      	ldr	r3, [pc, #108]	; (800a8cc <HAL_PCD_MspInit+0xa0>)
 800a860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a862:	f003 0301 	and.w	r3, r3, #1
 800a866:	613b      	str	r3, [r7, #16]
 800a868:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 800a86a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a86e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a870:	2302      	movs	r3, #2
 800a872:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a874:	2300      	movs	r3, #0
 800a876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a878:	2303      	movs	r3, #3
 800a87a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a87c:	230a      	movs	r3, #10
 800a87e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a880:	f107 0314 	add.w	r3, r7, #20
 800a884:	4619      	mov	r1, r3
 800a886:	4812      	ldr	r0, [pc, #72]	; (800a8d0 <HAL_PCD_MspInit+0xa4>)
 800a888:	f7f6 fec0 	bl	800160c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a88c:	4b0f      	ldr	r3, [pc, #60]	; (800a8cc <HAL_PCD_MspInit+0xa0>)
 800a88e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a890:	4a0e      	ldr	r2, [pc, #56]	; (800a8cc <HAL_PCD_MspInit+0xa0>)
 800a892:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a896:	6353      	str	r3, [r2, #52]	; 0x34
 800a898:	2300      	movs	r3, #0
 800a89a:	60fb      	str	r3, [r7, #12]
 800a89c:	4b0b      	ldr	r3, [pc, #44]	; (800a8cc <HAL_PCD_MspInit+0xa0>)
 800a89e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8a0:	4a0a      	ldr	r2, [pc, #40]	; (800a8cc <HAL_PCD_MspInit+0xa0>)
 800a8a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a8a6:	6453      	str	r3, [r2, #68]	; 0x44
 800a8a8:	4b08      	ldr	r3, [pc, #32]	; (800a8cc <HAL_PCD_MspInit+0xa0>)
 800a8aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a8b0:	60fb      	str	r3, [r7, #12]
 800a8b2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	2105      	movs	r1, #5
 800a8b8:	2043      	movs	r0, #67	; 0x43
 800a8ba:	f7f6 fe7d 	bl	80015b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a8be:	2043      	movs	r0, #67	; 0x43
 800a8c0:	f7f6 fe96 	bl	80015f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a8c4:	bf00      	nop
 800a8c6:	3728      	adds	r7, #40	; 0x28
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}
 800a8cc:	40023800 	.word	0x40023800
 800a8d0:	40020000 	.word	0x40020000

0800a8d4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b082      	sub	sp, #8
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	; 0x4e0
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	f203 439c 	addw	r3, r3, #1180	; 0x49c
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	4610      	mov	r0, r2
 800a8ec:	f7fb fdbb 	bl	8006466 <USBD_LL_SetupStage>
}
 800a8f0:	bf00      	nop
 800a8f2:	3708      	adds	r7, #8
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	bd80      	pop	{r7, pc}

0800a8f8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b082      	sub	sp, #8
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
 800a900:	460b      	mov	r3, r1
 800a902:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	; 0x4e0
 800a90a:	78fa      	ldrb	r2, [r7, #3]
 800a90c:	6879      	ldr	r1, [r7, #4]
 800a90e:	4613      	mov	r3, r2
 800a910:	00db      	lsls	r3, r3, #3
 800a912:	4413      	add	r3, r2
 800a914:	009b      	lsls	r3, r3, #2
 800a916:	440b      	add	r3, r1
 800a918:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800a91c:	681a      	ldr	r2, [r3, #0]
 800a91e:	78fb      	ldrb	r3, [r7, #3]
 800a920:	4619      	mov	r1, r3
 800a922:	f7fb fdf5 	bl	8006510 <USBD_LL_DataOutStage>
}
 800a926:	bf00      	nop
 800a928:	3708      	adds	r7, #8
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bd80      	pop	{r7, pc}

0800a92e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a92e:	b580      	push	{r7, lr}
 800a930:	b082      	sub	sp, #8
 800a932:	af00      	add	r7, sp, #0
 800a934:	6078      	str	r0, [r7, #4]
 800a936:	460b      	mov	r3, r1
 800a938:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	; 0x4e0
 800a940:	78fa      	ldrb	r2, [r7, #3]
 800a942:	6879      	ldr	r1, [r7, #4]
 800a944:	4613      	mov	r3, r2
 800a946:	00db      	lsls	r3, r3, #3
 800a948:	4413      	add	r3, r2
 800a94a:	009b      	lsls	r3, r3, #2
 800a94c:	440b      	add	r3, r1
 800a94e:	3320      	adds	r3, #32
 800a950:	681a      	ldr	r2, [r3, #0]
 800a952:	78fb      	ldrb	r3, [r7, #3]
 800a954:	4619      	mov	r1, r3
 800a956:	f7fb fe8e 	bl	8006676 <USBD_LL_DataInStage>
}
 800a95a:	bf00      	nop
 800a95c:	3708      	adds	r7, #8
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}

0800a962 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a962:	b580      	push	{r7, lr}
 800a964:	b082      	sub	sp, #8
 800a966:	af00      	add	r7, sp, #0
 800a968:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800a970:	4618      	mov	r0, r3
 800a972:	f7fb ffc8 	bl	8006906 <USBD_LL_SOF>
}
 800a976:	bf00      	nop
 800a978:	3708      	adds	r7, #8
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}

0800a97e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a97e:	b580      	push	{r7, lr}
 800a980:	b084      	sub	sp, #16
 800a982:	af00      	add	r7, sp, #0
 800a984:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a986:	2301      	movs	r3, #1
 800a988:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	79db      	ldrb	r3, [r3, #7]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d102      	bne.n	800a998 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a992:	2300      	movs	r3, #0
 800a994:	73fb      	strb	r3, [r7, #15]
 800a996:	e008      	b.n	800a9aa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	79db      	ldrb	r3, [r3, #7]
 800a99c:	2b02      	cmp	r3, #2
 800a99e:	d102      	bne.n	800a9a6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	73fb      	strb	r3, [r7, #15]
 800a9a4:	e001      	b.n	800a9aa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a9a6:	f7f5 ffc5 	bl	8000934 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800a9b0:	7bfa      	ldrb	r2, [r7, #15]
 800a9b2:	4611      	mov	r1, r2
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	f7fb ff62 	bl	800687e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f7fb ff0a 	bl	80067da <USBD_LL_Reset>
}
 800a9c6:	bf00      	nop
 800a9c8:	3710      	adds	r7, #16
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}
	...

0800a9d0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b082      	sub	sp, #8
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f7fb ff5d 	bl	800689e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	687a      	ldr	r2, [r7, #4]
 800a9f0:	6812      	ldr	r2, [r2, #0]
 800a9f2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a9f6:	f043 0301 	orr.w	r3, r3, #1
 800a9fa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	7adb      	ldrb	r3, [r3, #11]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d005      	beq.n	800aa10 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aa04:	4b04      	ldr	r3, [pc, #16]	; (800aa18 <HAL_PCD_SuspendCallback+0x48>)
 800aa06:	691b      	ldr	r3, [r3, #16]
 800aa08:	4a03      	ldr	r2, [pc, #12]	; (800aa18 <HAL_PCD_SuspendCallback+0x48>)
 800aa0a:	f043 0306 	orr.w	r3, r3, #6
 800aa0e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800aa10:	bf00      	nop
 800aa12:	3708      	adds	r7, #8
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}
 800aa18:	e000ed00 	.word	0xe000ed00

0800aa1c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b082      	sub	sp, #8
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f7fb ff53 	bl	80068d6 <USBD_LL_Resume>
}
 800aa30:	bf00      	nop
 800aa32:	3708      	adds	r7, #8
 800aa34:	46bd      	mov	sp, r7
 800aa36:	bd80      	pop	{r7, pc}

0800aa38 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b082      	sub	sp, #8
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
 800aa40:	460b      	mov	r3, r1
 800aa42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800aa4a:	78fa      	ldrb	r2, [r7, #3]
 800aa4c:	4611      	mov	r1, r2
 800aa4e:	4618      	mov	r0, r3
 800aa50:	f7fb ffab 	bl	80069aa <USBD_LL_IsoOUTIncomplete>
}
 800aa54:	bf00      	nop
 800aa56:	3708      	adds	r7, #8
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}

0800aa5c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa5c:	b580      	push	{r7, lr}
 800aa5e:	b082      	sub	sp, #8
 800aa60:	af00      	add	r7, sp, #0
 800aa62:	6078      	str	r0, [r7, #4]
 800aa64:	460b      	mov	r3, r1
 800aa66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800aa6e:	78fa      	ldrb	r2, [r7, #3]
 800aa70:	4611      	mov	r1, r2
 800aa72:	4618      	mov	r0, r3
 800aa74:	f7fb ff67 	bl	8006946 <USBD_LL_IsoINIncomplete>
}
 800aa78:	bf00      	nop
 800aa7a:	3708      	adds	r7, #8
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b082      	sub	sp, #8
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f7fb ffbd 	bl	8006a0e <USBD_LL_DevConnected>
}
 800aa94:	bf00      	nop
 800aa96:	3708      	adds	r7, #8
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}

0800aa9c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b082      	sub	sp, #8
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	; 0x4e0
 800aaaa:	4618      	mov	r0, r3
 800aaac:	f7fb ffba 	bl	8006a24 <USBD_LL_DevDisconnected>
}
 800aab0:	bf00      	nop
 800aab2:	3708      	adds	r7, #8
 800aab4:	46bd      	mov	sp, r7
 800aab6:	bd80      	pop	{r7, pc}

0800aab8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b082      	sub	sp, #8
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	781b      	ldrb	r3, [r3, #0]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d13c      	bne.n	800ab42 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800aac8:	4a20      	ldr	r2, [pc, #128]	; (800ab4c <USBD_LL_Init+0x94>)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f8c2 34e0 	str.w	r3, [r2, #1248]	; 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	4a1e      	ldr	r2, [pc, #120]	; (800ab4c <USBD_LL_Init+0x94>)
 800aad4:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800aad8:	4b1c      	ldr	r3, [pc, #112]	; (800ab4c <USBD_LL_Init+0x94>)
 800aada:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800aade:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800aae0:	4b1a      	ldr	r3, [pc, #104]	; (800ab4c <USBD_LL_Init+0x94>)
 800aae2:	2204      	movs	r2, #4
 800aae4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800aae6:	4b19      	ldr	r3, [pc, #100]	; (800ab4c <USBD_LL_Init+0x94>)
 800aae8:	2202      	movs	r2, #2
 800aaea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800aaec:	4b17      	ldr	r3, [pc, #92]	; (800ab4c <USBD_LL_Init+0x94>)
 800aaee:	2200      	movs	r2, #0
 800aaf0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800aaf2:	4b16      	ldr	r3, [pc, #88]	; (800ab4c <USBD_LL_Init+0x94>)
 800aaf4:	2202      	movs	r2, #2
 800aaf6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800aaf8:	4b14      	ldr	r3, [pc, #80]	; (800ab4c <USBD_LL_Init+0x94>)
 800aafa:	2200      	movs	r2, #0
 800aafc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800aafe:	4b13      	ldr	r3, [pc, #76]	; (800ab4c <USBD_LL_Init+0x94>)
 800ab00:	2200      	movs	r2, #0
 800ab02:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ab04:	4b11      	ldr	r3, [pc, #68]	; (800ab4c <USBD_LL_Init+0x94>)
 800ab06:	2200      	movs	r2, #0
 800ab08:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ab0a:	4b10      	ldr	r3, [pc, #64]	; (800ab4c <USBD_LL_Init+0x94>)
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ab10:	4b0e      	ldr	r3, [pc, #56]	; (800ab4c <USBD_LL_Init+0x94>)
 800ab12:	2200      	movs	r2, #0
 800ab14:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ab16:	480d      	ldr	r0, [pc, #52]	; (800ab4c <USBD_LL_Init+0x94>)
 800ab18:	f7f6 ff57 	bl	80019ca <HAL_PCD_Init>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d001      	beq.n	800ab26 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ab22:	f7f5 ff07 	bl	8000934 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ab26:	2180      	movs	r1, #128	; 0x80
 800ab28:	4808      	ldr	r0, [pc, #32]	; (800ab4c <USBD_LL_Init+0x94>)
 800ab2a:	f7f8 f982 	bl	8002e32 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ab2e:	2240      	movs	r2, #64	; 0x40
 800ab30:	2100      	movs	r1, #0
 800ab32:	4806      	ldr	r0, [pc, #24]	; (800ab4c <USBD_LL_Init+0x94>)
 800ab34:	f7f8 f936 	bl	8002da4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ab38:	2280      	movs	r2, #128	; 0x80
 800ab3a:	2101      	movs	r1, #1
 800ab3c:	4803      	ldr	r0, [pc, #12]	; (800ab4c <USBD_LL_Init+0x94>)
 800ab3e:	f7f8 f931 	bl	8002da4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ab42:	2300      	movs	r3, #0
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3708      	adds	r7, #8
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}
 800ab4c:	2000614c 	.word	0x2000614c

0800ab50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b084      	sub	sp, #16
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7f7 f83e 	bl	8001be8 <HAL_PCD_Start>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab70:	7bfb      	ldrb	r3, [r7, #15]
 800ab72:	4618      	mov	r0, r3
 800ab74:	f000 f942 	bl	800adfc <USBD_Get_USB_Status>
 800ab78:	4603      	mov	r3, r0
 800ab7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab7c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3710      	adds	r7, #16
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}

0800ab86 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ab86:	b580      	push	{r7, lr}
 800ab88:	b084      	sub	sp, #16
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	6078      	str	r0, [r7, #4]
 800ab8e:	4608      	mov	r0, r1
 800ab90:	4611      	mov	r1, r2
 800ab92:	461a      	mov	r2, r3
 800ab94:	4603      	mov	r3, r0
 800ab96:	70fb      	strb	r3, [r7, #3]
 800ab98:	460b      	mov	r3, r1
 800ab9a:	70bb      	strb	r3, [r7, #2]
 800ab9c:	4613      	mov	r3, r2
 800ab9e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aba0:	2300      	movs	r3, #0
 800aba2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aba4:	2300      	movs	r3, #0
 800aba6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800abae:	78bb      	ldrb	r3, [r7, #2]
 800abb0:	883a      	ldrh	r2, [r7, #0]
 800abb2:	78f9      	ldrb	r1, [r7, #3]
 800abb4:	f7f7 fd12 	bl	80025dc <HAL_PCD_EP_Open>
 800abb8:	4603      	mov	r3, r0
 800abba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abbc:	7bfb      	ldrb	r3, [r7, #15]
 800abbe:	4618      	mov	r0, r3
 800abc0:	f000 f91c 	bl	800adfc <USBD_Get_USB_Status>
 800abc4:	4603      	mov	r3, r0
 800abc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800abc8:	7bbb      	ldrb	r3, [r7, #14]
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3710      	adds	r7, #16
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}

0800abd2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800abd2:	b580      	push	{r7, lr}
 800abd4:	b084      	sub	sp, #16
 800abd6:	af00      	add	r7, sp, #0
 800abd8:	6078      	str	r0, [r7, #4]
 800abda:	460b      	mov	r3, r1
 800abdc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abde:	2300      	movs	r3, #0
 800abe0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abe2:	2300      	movs	r3, #0
 800abe4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800abec:	78fa      	ldrb	r2, [r7, #3]
 800abee:	4611      	mov	r1, r2
 800abf0:	4618      	mov	r0, r3
 800abf2:	f7f7 fd5b 	bl	80026ac <HAL_PCD_EP_Close>
 800abf6:	4603      	mov	r3, r0
 800abf8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abfa:	7bfb      	ldrb	r3, [r7, #15]
 800abfc:	4618      	mov	r0, r3
 800abfe:	f000 f8fd 	bl	800adfc <USBD_Get_USB_Status>
 800ac02:	4603      	mov	r3, r0
 800ac04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac06:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3710      	adds	r7, #16
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}

0800ac10 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b084      	sub	sp, #16
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
 800ac18:	460b      	mov	r3, r1
 800ac1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac20:	2300      	movs	r3, #0
 800ac22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ac2a:	78fa      	ldrb	r2, [r7, #3]
 800ac2c:	4611      	mov	r1, r2
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f7f7 fe13 	bl	800285a <HAL_PCD_EP_SetStall>
 800ac34:	4603      	mov	r3, r0
 800ac36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac38:	7bfb      	ldrb	r3, [r7, #15]
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	f000 f8de 	bl	800adfc <USBD_Get_USB_Status>
 800ac40:	4603      	mov	r3, r0
 800ac42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac44:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3710      	adds	r7, #16
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}

0800ac4e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac4e:	b580      	push	{r7, lr}
 800ac50:	b084      	sub	sp, #16
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	6078      	str	r0, [r7, #4]
 800ac56:	460b      	mov	r3, r1
 800ac58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ac68:	78fa      	ldrb	r2, [r7, #3]
 800ac6a:	4611      	mov	r1, r2
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	f7f7 fe57 	bl	8002920 <HAL_PCD_EP_ClrStall>
 800ac72:	4603      	mov	r3, r0
 800ac74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac76:	7bfb      	ldrb	r3, [r7, #15]
 800ac78:	4618      	mov	r0, r3
 800ac7a:	f000 f8bf 	bl	800adfc <USBD_Get_USB_Status>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac82:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3710      	adds	r7, #16
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	bd80      	pop	{r7, pc}

0800ac8c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b085      	sub	sp, #20
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
 800ac94:	460b      	mov	r3, r1
 800ac96:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ac9e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aca0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	da0b      	bge.n	800acc0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aca8:	78fb      	ldrb	r3, [r7, #3]
 800acaa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800acae:	68f9      	ldr	r1, [r7, #12]
 800acb0:	4613      	mov	r3, r2
 800acb2:	00db      	lsls	r3, r3, #3
 800acb4:	4413      	add	r3, r2
 800acb6:	009b      	lsls	r3, r3, #2
 800acb8:	440b      	add	r3, r1
 800acba:	3316      	adds	r3, #22
 800acbc:	781b      	ldrb	r3, [r3, #0]
 800acbe:	e00b      	b.n	800acd8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800acc0:	78fb      	ldrb	r3, [r7, #3]
 800acc2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800acc6:	68f9      	ldr	r1, [r7, #12]
 800acc8:	4613      	mov	r3, r2
 800acca:	00db      	lsls	r3, r3, #3
 800accc:	4413      	add	r3, r2
 800acce:	009b      	lsls	r3, r3, #2
 800acd0:	440b      	add	r3, r1
 800acd2:	f203 2356 	addw	r3, r3, #598	; 0x256
 800acd6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800acd8:	4618      	mov	r0, r3
 800acda:	3714      	adds	r7, #20
 800acdc:	46bd      	mov	sp, r7
 800acde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace2:	4770      	bx	lr

0800ace4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b084      	sub	sp, #16
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
 800acec:	460b      	mov	r3, r1
 800acee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acf0:	2300      	movs	r3, #0
 800acf2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acf4:	2300      	movs	r3, #0
 800acf6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800acfe:	78fa      	ldrb	r2, [r7, #3]
 800ad00:	4611      	mov	r1, r2
 800ad02:	4618      	mov	r0, r3
 800ad04:	f7f7 fc46 	bl	8002594 <HAL_PCD_SetAddress>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad0c:	7bfb      	ldrb	r3, [r7, #15]
 800ad0e:	4618      	mov	r0, r3
 800ad10:	f000 f874 	bl	800adfc <USBD_Get_USB_Status>
 800ad14:	4603      	mov	r3, r0
 800ad16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad18:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3710      	adds	r7, #16
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}

0800ad22 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b086      	sub	sp, #24
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	60f8      	str	r0, [r7, #12]
 800ad2a:	607a      	str	r2, [r7, #4]
 800ad2c:	603b      	str	r3, [r7, #0]
 800ad2e:	460b      	mov	r3, r1
 800ad30:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad32:	2300      	movs	r3, #0
 800ad34:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad36:	2300      	movs	r3, #0
 800ad38:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ad40:	7af9      	ldrb	r1, [r7, #11]
 800ad42:	683b      	ldr	r3, [r7, #0]
 800ad44:	687a      	ldr	r2, [r7, #4]
 800ad46:	f7f7 fd4e 	bl	80027e6 <HAL_PCD_EP_Transmit>
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad4e:	7dfb      	ldrb	r3, [r7, #23]
 800ad50:	4618      	mov	r0, r3
 800ad52:	f000 f853 	bl	800adfc <USBD_Get_USB_Status>
 800ad56:	4603      	mov	r3, r0
 800ad58:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ad5a:	7dbb      	ldrb	r3, [r7, #22]
}
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	3718      	adds	r7, #24
 800ad60:	46bd      	mov	sp, r7
 800ad62:	bd80      	pop	{r7, pc}

0800ad64 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b086      	sub	sp, #24
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	60f8      	str	r0, [r7, #12]
 800ad6c:	607a      	str	r2, [r7, #4]
 800ad6e:	603b      	str	r3, [r7, #0]
 800ad70:	460b      	mov	r3, r1
 800ad72:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad74:	2300      	movs	r3, #0
 800ad76:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad78:	2300      	movs	r3, #0
 800ad7a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ad82:	7af9      	ldrb	r1, [r7, #11]
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	687a      	ldr	r2, [r7, #4]
 800ad88:	f7f7 fcda 	bl	8002740 <HAL_PCD_EP_Receive>
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad90:	7dfb      	ldrb	r3, [r7, #23]
 800ad92:	4618      	mov	r0, r3
 800ad94:	f000 f832 	bl	800adfc <USBD_Get_USB_Status>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ad9c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ad9e:	4618      	mov	r0, r3
 800ada0:	3718      	adds	r7, #24
 800ada2:	46bd      	mov	sp, r7
 800ada4:	bd80      	pop	{r7, pc}

0800ada6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ada6:	b580      	push	{r7, lr}
 800ada8:	b082      	sub	sp, #8
 800adaa:	af00      	add	r7, sp, #0
 800adac:	6078      	str	r0, [r7, #4]
 800adae:	460b      	mov	r3, r1
 800adb0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800adb8:	78fa      	ldrb	r2, [r7, #3]
 800adba:	4611      	mov	r1, r2
 800adbc:	4618      	mov	r0, r3
 800adbe:	f7f7 fcfa 	bl	80027b6 <HAL_PCD_EP_GetRxCount>
 800adc2:	4603      	mov	r3, r0
}
 800adc4:	4618      	mov	r0, r3
 800adc6:	3708      	adds	r7, #8
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}

0800adcc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800adcc:	b480      	push	{r7}
 800adce:	b083      	sub	sp, #12
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800add4:	4b03      	ldr	r3, [pc, #12]	; (800ade4 <USBD_static_malloc+0x18>)
}
 800add6:	4618      	mov	r0, r3
 800add8:	370c      	adds	r7, #12
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr
 800ade2:	bf00      	nop
 800ade4:	20006630 	.word	0x20006630

0800ade8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ade8:	b480      	push	{r7}
 800adea:	b083      	sub	sp, #12
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]

}
 800adf0:	bf00      	nop
 800adf2:	370c      	adds	r7, #12
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr

0800adfc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b085      	sub	sp, #20
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	4603      	mov	r3, r0
 800ae04:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae06:	2300      	movs	r3, #0
 800ae08:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ae0a:	79fb      	ldrb	r3, [r7, #7]
 800ae0c:	2b03      	cmp	r3, #3
 800ae0e:	d817      	bhi.n	800ae40 <USBD_Get_USB_Status+0x44>
 800ae10:	a201      	add	r2, pc, #4	; (adr r2, 800ae18 <USBD_Get_USB_Status+0x1c>)
 800ae12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae16:	bf00      	nop
 800ae18:	0800ae29 	.word	0x0800ae29
 800ae1c:	0800ae2f 	.word	0x0800ae2f
 800ae20:	0800ae35 	.word	0x0800ae35
 800ae24:	0800ae3b 	.word	0x0800ae3b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	73fb      	strb	r3, [r7, #15]
    break;
 800ae2c:	e00b      	b.n	800ae46 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ae2e:	2303      	movs	r3, #3
 800ae30:	73fb      	strb	r3, [r7, #15]
    break;
 800ae32:	e008      	b.n	800ae46 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ae34:	2301      	movs	r3, #1
 800ae36:	73fb      	strb	r3, [r7, #15]
    break;
 800ae38:	e005      	b.n	800ae46 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ae3a:	2303      	movs	r3, #3
 800ae3c:	73fb      	strb	r3, [r7, #15]
    break;
 800ae3e:	e002      	b.n	800ae46 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ae40:	2303      	movs	r3, #3
 800ae42:	73fb      	strb	r3, [r7, #15]
    break;
 800ae44:	bf00      	nop
  }
  return usb_status;
 800ae46:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae48:	4618      	mov	r0, r3
 800ae4a:	3714      	adds	r7, #20
 800ae4c:	46bd      	mov	sp, r7
 800ae4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae52:	4770      	bx	lr

0800ae54 <motors_init>:
  .name = "motorTask",
  .stack_size = 128 * 4,
  .priority = (osPriority_t) osPriorityNormal,
};

void motors_init(void){
 800ae54:	b580      	push	{r7, lr}
 800ae56:	af00      	add	r7, sp, #0
	motorsTaskHandle = osThreadNew(motors_task, NULL, &motorTask_attributes);
 800ae58:	4a04      	ldr	r2, [pc, #16]	; (800ae6c <motors_init+0x18>)
 800ae5a:	2100      	movs	r1, #0
 800ae5c:	4804      	ldr	r0, [pc, #16]	; (800ae70 <motors_init+0x1c>)
 800ae5e:	f7fc fdd5 	bl	8007a0c <osThreadNew>
 800ae62:	4603      	mov	r3, r0
 800ae64:	4a03      	ldr	r2, [pc, #12]	; (800ae74 <motors_init+0x20>)
 800ae66:	6013      	str	r3, [r2, #0]
}
 800ae68:	bf00      	nop
 800ae6a:	bd80      	pop	{r7, pc}
 800ae6c:	0800b310 	.word	0x0800b310
 800ae70:	0800af31 	.word	0x0800af31
 800ae74:	20006850 	.word	0x20006850

0800ae78 <split_data_to_bytes>:

static void split_data_to_bytes(int16_t current, uint8_t _txData[8], uint8_t motor_id) {
 800ae78:	b480      	push	{r7}
 800ae7a:	b085      	sub	sp, #20
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	4603      	mov	r3, r0
 800ae80:	6039      	str	r1, [r7, #0]
 800ae82:	80fb      	strh	r3, [r7, #6]
 800ae84:	4613      	mov	r3, r2
 800ae86:	717b      	strb	r3, [r7, #5]
 800ae88:	f107 0318 	add.w	r3, r7, #24
 800ae8c:	60fb      	str	r3, [r7, #12]
    // Check if current is within the valid range for uint8_t
    if (current > 255 || current < 0) {
 800ae8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ae92:	2bff      	cmp	r3, #255	; 0xff
 800ae94:	dc46      	bgt.n	800af24 <split_data_to_bytes+0xac>
 800ae96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	db42      	blt.n	800af24 <split_data_to_bytes+0xac>
        // Handle error or adjust current appropriately
        // For example, you could print an error message or wrap the value
        return;
    }

    switch (motor_id){
 800ae9e:	797b      	ldrb	r3, [r7, #5]
 800aea0:	3b01      	subs	r3, #1
 800aea2:	2b03      	cmp	r3, #3
 800aea4:	d83f      	bhi.n	800af26 <split_data_to_bytes+0xae>
 800aea6:	a201      	add	r2, pc, #4	; (adr r2, 800aeac <split_data_to_bytes+0x34>)
 800aea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeac:	0800aebd 	.word	0x0800aebd
 800aeb0:	0800aed5 	.word	0x0800aed5
 800aeb4:	0800aeef 	.word	0x0800aeef
 800aeb8:	0800af09 	.word	0x0800af09
	case 1:
    // Split current into high and low bytes
//		_txData[0] = (uint8_t)(current >> 8);
//		_txData[1] = (uint8_t)(current & 0xFF);
		_txData[0] = current >> 8;
 800aebc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800aec0:	121b      	asrs	r3, r3, #8
 800aec2:	b21b      	sxth	r3, r3
 800aec4:	b2da      	uxtb	r2, r3
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	701a      	strb	r2, [r3, #0]
		_txData[1] = current;
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	3301      	adds	r3, #1
 800aece:	88fa      	ldrh	r2, [r7, #6]
 800aed0:	b2d2      	uxtb	r2, r2
 800aed2:	701a      	strb	r2, [r3, #0]
	case 2:
		_txData[2] = (uint8_t)(current >> 8);
 800aed4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800aed8:	121b      	asrs	r3, r3, #8
 800aeda:	b21a      	sxth	r2, r3
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	3302      	adds	r3, #2
 800aee0:	b2d2      	uxtb	r2, r2
 800aee2:	701a      	strb	r2, [r3, #0]
		_txData[3] = (uint8_t)(current & 0xFF);
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	3303      	adds	r3, #3
 800aee8:	88fa      	ldrh	r2, [r7, #6]
 800aeea:	b2d2      	uxtb	r2, r2
 800aeec:	701a      	strb	r2, [r3, #0]
	case 3:
		_txData[4] = (uint8_t)(current >> 8);
 800aeee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800aef2:	121b      	asrs	r3, r3, #8
 800aef4:	b21a      	sxth	r2, r3
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	3304      	adds	r3, #4
 800aefa:	b2d2      	uxtb	r2, r2
 800aefc:	701a      	strb	r2, [r3, #0]
		_txData[5] = (uint8_t)(current & 0xFF);
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	3305      	adds	r3, #5
 800af02:	88fa      	ldrh	r2, [r7, #6]
 800af04:	b2d2      	uxtb	r2, r2
 800af06:	701a      	strb	r2, [r3, #0]
	case 4:
		_txData[6] = (uint8_t)(current >> 8);
 800af08:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800af0c:	121b      	asrs	r3, r3, #8
 800af0e:	b21a      	sxth	r2, r3
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	3306      	adds	r3, #6
 800af14:	b2d2      	uxtb	r2, r2
 800af16:	701a      	strb	r2, [r3, #0]
		_txData[7] = (uint8_t)(current & 0xFF);
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	3307      	adds	r3, #7
 800af1c:	88fa      	ldrh	r2, [r7, #6]
 800af1e:	b2d2      	uxtb	r2, r2
 800af20:	701a      	strb	r2, [r3, #0]
 800af22:	e000      	b.n	800af26 <split_data_to_bytes+0xae>
        return;
 800af24:	bf00      	nop
  ptr->given_current = ((int16_t)rxData[4] << 8 | rxData[5]);
}

    // No need to modify remaining elements as they were initialized to 0

}
 800af26:	3714      	adds	r7, #20
 800af28:	46bd      	mov	sp, r7
 800af2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2e:	4770      	bx	lr

0800af30 <motors_task>:

void motors_task(void *arguments){
 800af30:	b580      	push	{r7, lr}
 800af32:	b0aa      	sub	sp, #168	; 0xa8
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 800af3c:	653b      	str	r3, [r7, #80]	; 0x50

	int sanity_count =0;
 800af3e:	2300      	movs	r3, #0
 800af40:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	uint8_t txData[8];
	uint8_t rxData[8];
	uint32_t txMailbox;
	uint32_t rxFifo;
	motor_measure_t moto1;
	int16_t current = 0;
 800af44:	2300      	movs	r3, #0
 800af46:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2

	//
	sFilterConfig.FilterBank = 0;
 800af4a:	2300      	movs	r3, #0
 800af4c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800af50:	2300      	movs	r3, #0
 800af52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800af56:	2301      	movs	r3, #1
 800af58:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	sFilterConfig.FilterIdHigh = 0x0000;
 800af5c:	2300      	movs	r3, #0
 800af5e:	67bb      	str	r3, [r7, #120]	; 0x78
	sFilterConfig.FilterIdLow = 0x0000;
 800af60:	2300      	movs	r3, #0
 800af62:	67fb      	str	r3, [r7, #124]	; 0x7c
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 800af64:	2300      	movs	r3, #0
 800af66:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800af6a:	2300      	movs	r3, #0
 800af6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800af70:	2300      	movs	r3, #0
 800af72:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	sFilterConfig.FilterActivation = ENABLE;
 800af76:	2301      	movs	r3, #1
 800af78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	sFilterConfig.SlaveStartFilterBank = 14;
 800af7c:	230e      	movs	r3, #14
 800af7e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK) {
 800af82:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800af86:	4619      	mov	r1, r3
 800af88:	4836      	ldr	r0, [pc, #216]	; (800b064 <motors_task+0x134>)
 800af8a:	f7f6 f843 	bl	8001014 <HAL_CAN_ConfigFilter>
 800af8e:	4603      	mov	r3, r0
 800af90:	2b00      	cmp	r3, #0
 800af92:	d001      	beq.n	800af98 <motors_task+0x68>
		Error_Handler();
 800af94:	f7f5 fcce 	bl	8000934 <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 800af98:	4832      	ldr	r0, [pc, #200]	; (800b064 <motors_task+0x134>)
 800af9a:	f7f6 f91b 	bl	80011d4 <HAL_CAN_Start>
 800af9e:	4603      	mov	r3, r0
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d001      	beq.n	800afa8 <motors_task+0x78>
		Error_Handler();
 800afa4:	f7f5 fcc6 	bl	8000934 <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 800afa8:	2102      	movs	r1, #2
 800afaa:	482e      	ldr	r0, [pc, #184]	; (800b064 <motors_task+0x134>)
 800afac:	f7f6 fa26 	bl	80013fc <HAL_CAN_ActivateNotification>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d001      	beq.n	800afba <motors_task+0x8a>
		Error_Handler();
 800afb6:	f7f5 fcbd 	bl	8000934 <Error_Handler>
	}

	txHeader.StdId = 0x200;
 800afba:	f44f 7300 	mov.w	r3, #512	; 0x200
 800afbe:	663b      	str	r3, [r7, #96]	; 0x60
	txHeader.RTR   = CAN_RTR_DATA;
 800afc0:	2300      	movs	r3, #0
 800afc2:	66fb      	str	r3, [r7, #108]	; 0x6c
	txHeader.IDE   = CAN_ID_STD;
 800afc4:	2300      	movs	r3, #0
 800afc6:	66bb      	str	r3, [r7, #104]	; 0x68
	txHeader.DLC   = 8;
 800afc8:	2308      	movs	r3, #8
 800afca:	673b      	str	r3, [r7, #112]	; 0x70
	txHeader.TransmitGlobalTime = DISABLE;
 800afcc:	2300      	movs	r3, #0
 800afce:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
	txData[0] = 0;
 800afd2:	2300      	movs	r3, #0
 800afd4:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
	txData[1] = 0;
 800afd8:	2300      	movs	r3, #0
 800afda:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	txData[2] = 0;
 800afde:	2300      	movs	r3, #0
 800afe0:	f887 305a 	strb.w	r3, [r7, #90]	; 0x5a
	txData[3] = 0;
 800afe4:	2300      	movs	r3, #0
 800afe6:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
	txData[4] = 0;
 800afea:	2300      	movs	r3, #0
 800afec:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	txData[5] = 0;
 800aff0:	2300      	movs	r3, #0
 800aff2:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	txData[6] = 0;
 800aff6:	2300      	movs	r3, #0
 800aff8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	txData[7] = 0;
 800affc:	2300      	movs	r3, #0
 800affe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	//
	// Activating 24V supply to the MOTOR CONTROLLER
	HAL_GPIO_WritePin(POWER1_CTRL_GPIO_Port, POWER1_CTRL_Pin, GPIO_PIN_SET);
 800b002:	2201      	movs	r2, #1
 800b004:	2104      	movs	r1, #4
 800b006:	4818      	ldr	r0, [pc, #96]	; (800b068 <motors_task+0x138>)
 800b008:	f7f6 fcac 	bl	8001964 <HAL_GPIO_WritePin>
	}


  for(;;)
  {
		if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, &txMailbox) != HAL_OK) {
 800b00c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800b010:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800b014:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800b018:	4812      	ldr	r0, [pc, #72]	; (800b064 <motors_task+0x134>)
 800b01a:	f7f6 f91f 	bl	800125c <HAL_CAN_AddTxMessage>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d001      	beq.n	800b028 <motors_task+0xf8>
			Error_Handler();
 800b024:	f7f5 fc86 	bl	8000934 <Error_Handler>
		}
		if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 800b028:	2102      	movs	r1, #2
 800b02a:	480e      	ldr	r0, [pc, #56]	; (800b064 <motors_task+0x134>)
 800b02c:	f7f6 f9e6 	bl	80013fc <HAL_CAN_ActivateNotification>
 800b030:	4603      	mov	r3, r0
 800b032:	2b00      	cmp	r3, #0
 800b034:	d001      	beq.n	800b03a <motors_task+0x10a>
		  Error_Handler();
 800b036:	f7f5 fc7d 	bl	8000934 <Error_Handler>
		}

		HAL_GPIO_TogglePin(LED_B_GPIO_Port, LED_B_Pin);
 800b03a:	2180      	movs	r1, #128	; 0x80
 800b03c:	480b      	ldr	r0, [pc, #44]	; (800b06c <motors_task+0x13c>)
 800b03e:	f7f6 fcaa 	bl	8001996 <HAL_GPIO_TogglePin>

		split_data_to_bytes(0, txData, 1);
 800b042:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800b046:	2201      	movs	r2, #1
 800b048:	4619      	mov	r1, r3
 800b04a:	2000      	movs	r0, #0
 800b04c:	f7ff ff14 	bl	800ae78 <split_data_to_bytes>

//		txData[0] = current >> 8;
//		txData[1] = current;

		sanity_count ++;
 800b050:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800b054:	3301      	adds	r3, #1
 800b056:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		osDelay(100);
 800b05a:	2064      	movs	r0, #100	; 0x64
 800b05c:	f7fc fd68 	bl	8007b30 <osDelay>
		if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, &txMailbox) != HAL_OK) {
 800b060:	e7d4      	b.n	800b00c <motors_task+0xdc>
 800b062:	bf00      	nop
 800b064:	2000016c 	.word	0x2000016c
 800b068:	40021c00 	.word	0x40021c00
 800b06c:	40021800 	.word	0x40021800

0800b070 <__malloc_lock>:
 800b070:	4801      	ldr	r0, [pc, #4]	; (800b078 <__malloc_lock+0x8>)
 800b072:	f000 b88b 	b.w	800b18c <__retarget_lock_acquire_recursive>
 800b076:	bf00      	nop
 800b078:	20006990 	.word	0x20006990

0800b07c <__malloc_unlock>:
 800b07c:	4801      	ldr	r0, [pc, #4]	; (800b084 <__malloc_unlock+0x8>)
 800b07e:	f000 b886 	b.w	800b18e <__retarget_lock_release_recursive>
 800b082:	bf00      	nop
 800b084:	20006990 	.word	0x20006990

0800b088 <memset>:
 800b088:	4402      	add	r2, r0
 800b08a:	4603      	mov	r3, r0
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d100      	bne.n	800b092 <memset+0xa>
 800b090:	4770      	bx	lr
 800b092:	f803 1b01 	strb.w	r1, [r3], #1
 800b096:	e7f9      	b.n	800b08c <memset+0x4>

0800b098 <_reclaim_reent>:
 800b098:	4b29      	ldr	r3, [pc, #164]	; (800b140 <_reclaim_reent+0xa8>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4283      	cmp	r3, r0
 800b09e:	b570      	push	{r4, r5, r6, lr}
 800b0a0:	4604      	mov	r4, r0
 800b0a2:	d04b      	beq.n	800b13c <_reclaim_reent+0xa4>
 800b0a4:	69c3      	ldr	r3, [r0, #28]
 800b0a6:	b143      	cbz	r3, 800b0ba <_reclaim_reent+0x22>
 800b0a8:	68db      	ldr	r3, [r3, #12]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d144      	bne.n	800b138 <_reclaim_reent+0xa0>
 800b0ae:	69e3      	ldr	r3, [r4, #28]
 800b0b0:	6819      	ldr	r1, [r3, #0]
 800b0b2:	b111      	cbz	r1, 800b0ba <_reclaim_reent+0x22>
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	f000 f879 	bl	800b1ac <_free_r>
 800b0ba:	6961      	ldr	r1, [r4, #20]
 800b0bc:	b111      	cbz	r1, 800b0c4 <_reclaim_reent+0x2c>
 800b0be:	4620      	mov	r0, r4
 800b0c0:	f000 f874 	bl	800b1ac <_free_r>
 800b0c4:	69e1      	ldr	r1, [r4, #28]
 800b0c6:	b111      	cbz	r1, 800b0ce <_reclaim_reent+0x36>
 800b0c8:	4620      	mov	r0, r4
 800b0ca:	f000 f86f 	bl	800b1ac <_free_r>
 800b0ce:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b0d0:	b111      	cbz	r1, 800b0d8 <_reclaim_reent+0x40>
 800b0d2:	4620      	mov	r0, r4
 800b0d4:	f000 f86a 	bl	800b1ac <_free_r>
 800b0d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0da:	b111      	cbz	r1, 800b0e2 <_reclaim_reent+0x4a>
 800b0dc:	4620      	mov	r0, r4
 800b0de:	f000 f865 	bl	800b1ac <_free_r>
 800b0e2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b0e4:	b111      	cbz	r1, 800b0ec <_reclaim_reent+0x54>
 800b0e6:	4620      	mov	r0, r4
 800b0e8:	f000 f860 	bl	800b1ac <_free_r>
 800b0ec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b0ee:	b111      	cbz	r1, 800b0f6 <_reclaim_reent+0x5e>
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f000 f85b 	bl	800b1ac <_free_r>
 800b0f6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b0f8:	b111      	cbz	r1, 800b100 <_reclaim_reent+0x68>
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	f000 f856 	bl	800b1ac <_free_r>
 800b100:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b102:	b111      	cbz	r1, 800b10a <_reclaim_reent+0x72>
 800b104:	4620      	mov	r0, r4
 800b106:	f000 f851 	bl	800b1ac <_free_r>
 800b10a:	6a23      	ldr	r3, [r4, #32]
 800b10c:	b1b3      	cbz	r3, 800b13c <_reclaim_reent+0xa4>
 800b10e:	4620      	mov	r0, r4
 800b110:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b114:	4718      	bx	r3
 800b116:	5949      	ldr	r1, [r1, r5]
 800b118:	b941      	cbnz	r1, 800b12c <_reclaim_reent+0x94>
 800b11a:	3504      	adds	r5, #4
 800b11c:	69e3      	ldr	r3, [r4, #28]
 800b11e:	2d80      	cmp	r5, #128	; 0x80
 800b120:	68d9      	ldr	r1, [r3, #12]
 800b122:	d1f8      	bne.n	800b116 <_reclaim_reent+0x7e>
 800b124:	4620      	mov	r0, r4
 800b126:	f000 f841 	bl	800b1ac <_free_r>
 800b12a:	e7c0      	b.n	800b0ae <_reclaim_reent+0x16>
 800b12c:	680e      	ldr	r6, [r1, #0]
 800b12e:	4620      	mov	r0, r4
 800b130:	f000 f83c 	bl	800b1ac <_free_r>
 800b134:	4631      	mov	r1, r6
 800b136:	e7ef      	b.n	800b118 <_reclaim_reent+0x80>
 800b138:	2500      	movs	r5, #0
 800b13a:	e7ef      	b.n	800b11c <_reclaim_reent+0x84>
 800b13c:	bd70      	pop	{r4, r5, r6, pc}
 800b13e:	bf00      	nop
 800b140:	2000014c 	.word	0x2000014c

0800b144 <__libc_init_array>:
 800b144:	b570      	push	{r4, r5, r6, lr}
 800b146:	4d0d      	ldr	r5, [pc, #52]	; (800b17c <__libc_init_array+0x38>)
 800b148:	4c0d      	ldr	r4, [pc, #52]	; (800b180 <__libc_init_array+0x3c>)
 800b14a:	1b64      	subs	r4, r4, r5
 800b14c:	10a4      	asrs	r4, r4, #2
 800b14e:	2600      	movs	r6, #0
 800b150:	42a6      	cmp	r6, r4
 800b152:	d109      	bne.n	800b168 <__libc_init_array+0x24>
 800b154:	4d0b      	ldr	r5, [pc, #44]	; (800b184 <__libc_init_array+0x40>)
 800b156:	4c0c      	ldr	r4, [pc, #48]	; (800b188 <__libc_init_array+0x44>)
 800b158:	f000 f874 	bl	800b244 <_init>
 800b15c:	1b64      	subs	r4, r4, r5
 800b15e:	10a4      	asrs	r4, r4, #2
 800b160:	2600      	movs	r6, #0
 800b162:	42a6      	cmp	r6, r4
 800b164:	d105      	bne.n	800b172 <__libc_init_array+0x2e>
 800b166:	bd70      	pop	{r4, r5, r6, pc}
 800b168:	f855 3b04 	ldr.w	r3, [r5], #4
 800b16c:	4798      	blx	r3
 800b16e:	3601      	adds	r6, #1
 800b170:	e7ee      	b.n	800b150 <__libc_init_array+0xc>
 800b172:	f855 3b04 	ldr.w	r3, [r5], #4
 800b176:	4798      	blx	r3
 800b178:	3601      	adds	r6, #1
 800b17a:	e7f2      	b.n	800b162 <__libc_init_array+0x1e>
 800b17c:	0800b33c 	.word	0x0800b33c
 800b180:	0800b33c 	.word	0x0800b33c
 800b184:	0800b33c 	.word	0x0800b33c
 800b188:	0800b340 	.word	0x0800b340

0800b18c <__retarget_lock_acquire_recursive>:
 800b18c:	4770      	bx	lr

0800b18e <__retarget_lock_release_recursive>:
 800b18e:	4770      	bx	lr

0800b190 <memcpy>:
 800b190:	440a      	add	r2, r1
 800b192:	4291      	cmp	r1, r2
 800b194:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b198:	d100      	bne.n	800b19c <memcpy+0xc>
 800b19a:	4770      	bx	lr
 800b19c:	b510      	push	{r4, lr}
 800b19e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b1a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b1a6:	4291      	cmp	r1, r2
 800b1a8:	d1f9      	bne.n	800b19e <memcpy+0xe>
 800b1aa:	bd10      	pop	{r4, pc}

0800b1ac <_free_r>:
 800b1ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b1ae:	2900      	cmp	r1, #0
 800b1b0:	d044      	beq.n	800b23c <_free_r+0x90>
 800b1b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1b6:	9001      	str	r0, [sp, #4]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	f1a1 0404 	sub.w	r4, r1, #4
 800b1be:	bfb8      	it	lt
 800b1c0:	18e4      	addlt	r4, r4, r3
 800b1c2:	f7ff ff55 	bl	800b070 <__malloc_lock>
 800b1c6:	4a1e      	ldr	r2, [pc, #120]	; (800b240 <_free_r+0x94>)
 800b1c8:	9801      	ldr	r0, [sp, #4]
 800b1ca:	6813      	ldr	r3, [r2, #0]
 800b1cc:	b933      	cbnz	r3, 800b1dc <_free_r+0x30>
 800b1ce:	6063      	str	r3, [r4, #4]
 800b1d0:	6014      	str	r4, [r2, #0]
 800b1d2:	b003      	add	sp, #12
 800b1d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b1d8:	f7ff bf50 	b.w	800b07c <__malloc_unlock>
 800b1dc:	42a3      	cmp	r3, r4
 800b1de:	d908      	bls.n	800b1f2 <_free_r+0x46>
 800b1e0:	6825      	ldr	r5, [r4, #0]
 800b1e2:	1961      	adds	r1, r4, r5
 800b1e4:	428b      	cmp	r3, r1
 800b1e6:	bf01      	itttt	eq
 800b1e8:	6819      	ldreq	r1, [r3, #0]
 800b1ea:	685b      	ldreq	r3, [r3, #4]
 800b1ec:	1949      	addeq	r1, r1, r5
 800b1ee:	6021      	streq	r1, [r4, #0]
 800b1f0:	e7ed      	b.n	800b1ce <_free_r+0x22>
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	685b      	ldr	r3, [r3, #4]
 800b1f6:	b10b      	cbz	r3, 800b1fc <_free_r+0x50>
 800b1f8:	42a3      	cmp	r3, r4
 800b1fa:	d9fa      	bls.n	800b1f2 <_free_r+0x46>
 800b1fc:	6811      	ldr	r1, [r2, #0]
 800b1fe:	1855      	adds	r5, r2, r1
 800b200:	42a5      	cmp	r5, r4
 800b202:	d10b      	bne.n	800b21c <_free_r+0x70>
 800b204:	6824      	ldr	r4, [r4, #0]
 800b206:	4421      	add	r1, r4
 800b208:	1854      	adds	r4, r2, r1
 800b20a:	42a3      	cmp	r3, r4
 800b20c:	6011      	str	r1, [r2, #0]
 800b20e:	d1e0      	bne.n	800b1d2 <_free_r+0x26>
 800b210:	681c      	ldr	r4, [r3, #0]
 800b212:	685b      	ldr	r3, [r3, #4]
 800b214:	6053      	str	r3, [r2, #4]
 800b216:	440c      	add	r4, r1
 800b218:	6014      	str	r4, [r2, #0]
 800b21a:	e7da      	b.n	800b1d2 <_free_r+0x26>
 800b21c:	d902      	bls.n	800b224 <_free_r+0x78>
 800b21e:	230c      	movs	r3, #12
 800b220:	6003      	str	r3, [r0, #0]
 800b222:	e7d6      	b.n	800b1d2 <_free_r+0x26>
 800b224:	6825      	ldr	r5, [r4, #0]
 800b226:	1961      	adds	r1, r4, r5
 800b228:	428b      	cmp	r3, r1
 800b22a:	bf04      	itt	eq
 800b22c:	6819      	ldreq	r1, [r3, #0]
 800b22e:	685b      	ldreq	r3, [r3, #4]
 800b230:	6063      	str	r3, [r4, #4]
 800b232:	bf04      	itt	eq
 800b234:	1949      	addeq	r1, r1, r5
 800b236:	6021      	streq	r1, [r4, #0]
 800b238:	6054      	str	r4, [r2, #4]
 800b23a:	e7ca      	b.n	800b1d2 <_free_r+0x26>
 800b23c:	b003      	add	sp, #12
 800b23e:	bd30      	pop	{r4, r5, pc}
 800b240:	20006854 	.word	0x20006854

0800b244 <_init>:
 800b244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b246:	bf00      	nop
 800b248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b24a:	bc08      	pop	{r3}
 800b24c:	469e      	mov	lr, r3
 800b24e:	4770      	bx	lr

0800b250 <_fini>:
 800b250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b252:	bf00      	nop
 800b254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b256:	bc08      	pop	{r3}
 800b258:	469e      	mov	lr, r3
 800b25a:	4770      	bx	lr
