
*** Running vivado
    with args -log Top_Module.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Top_Module.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top_Module.tcl -notrace
Command: synth_design -top Top_Module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 276.273 ; gain = 69.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Module' [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Top_Module.v:12]
INFO: [Synth 8-638] synthesizing module 'Bus_Master' [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Bus_Master.v:12]
INFO: [Synth 8-256] done synthesizing module 'Bus_Master' (1#1) [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Bus_Master.v:12]
INFO: [Synth 8-638] synthesizing module 'Arbiter' [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Arbiter.v:12]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter MASTER1 bound to: 1 - type: integer 
	Parameter MASTER2 bound to: 2 - type: integer 
	Parameter MASTER3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Arbiter.v:42]
INFO: [Synth 8-226] default block is never used [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Arbiter.v:44]
INFO: [Synth 8-226] default block is never used [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Arbiter.v:53]
INFO: [Synth 8-226] default block is never used [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Arbiter.v:63]
INFO: [Synth 8-226] default block is never used [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Arbiter.v:73]
INFO: [Synth 8-226] default block is never used [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Arbiter.v:101]
INFO: [Synth 8-256] done synthesizing module 'Arbiter' (2#1) [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Arbiter.v:12]
INFO: [Synth 8-638] synthesizing module 'BCD_To_7seg' [C:/Users/marwi/Desktop/Code/301_lab/labs/lab2/lab2.srcs/sources_1/new/BCD_To_7seg.v:12]
INFO: [Synth 8-256] done synthesizing module 'BCD_To_7seg' (3#1) [C:/Users/marwi/Desktop/Code/301_lab/labs/lab2/lab2.srcs/sources_1/new/BCD_To_7seg.v:12]
INFO: [Synth 8-256] done synthesizing module 'Top_Module' (4#1) [C:/Users/marwi/Desktop/Code/301_lab/labs/lab4/lab4.srcs/sources_1/new/Top_Module.v:12]
WARNING: [Synth 8-3917] design Top_Module has port anode[7] driven by constant 0
WARNING: [Synth 8-3917] design Top_Module has port anode[6] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[5] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[4] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 313.633 ; gain = 107.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 313.633 ; gain = 107.152
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marwi/Downloads/NexysA7-100t.xdc]
Finished Parsing XDC File [C:/Users/marwi/Downloads/NexysA7-100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marwi/Downloads/NexysA7-100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 585.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 585.574 ; gain = 379.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 585.574 ; gain = 379.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 585.574 ; gain = 379.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 585.574 ; gain = 379.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Bus_Master 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module BCD_To_7seg 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 585.574 ; gain = 379.094
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Top_Module has port cathode[6] driven by constant 0
WARNING: [Synth 8-3917] design Top_Module has port cathode[0] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[7] driven by constant 0
WARNING: [Synth 8-3917] design Top_Module has port anode[6] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[5] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[4] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Module has port anode[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 585.574 ; gain = 379.094
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 585.574 ; gain = 379.094

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'data_out_reg__0i_3' (FDP) to 'data_out_reg__0i_2'
INFO: [Synth 8-3886] merging instance 'data_out_reg__0i_7' (FDP) to 'data_out_reg__0i_6'
INFO: [Synth 8-3886] merging instance 'data_out_reg__0i_11' (FDP) to 'data_out_reg__0i_10'
WARNING: [Synth 8-3332] Sequential element (data_out_reg__0i_3) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (data_out_reg__0i_7) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (data_out_reg__0i_11) is unused and will be removed from module Top_Module.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 585.574 ; gain = 379.094
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 585.574 ; gain = 379.094

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 585.574 ; gain = 379.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 585.574 ; gain = 379.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     8|
|4     |LUT3  |     2|
|5     |LUT5  |     2|
|6     |LUT6  |     2|
|7     |FDCE  |    11|
|8     |FDPE  |     3|
|9     |IBUF  |    11|
|10    |OBUF  |    15|
|11    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    58|
|2     |  a0     |Arbiter      |     7|
|3     |  bcd    |BCD_To_7seg  |     6|
|4     |  bm1    |Bus_Master   |     5|
|5     |  bm2    |Bus_Master_0 |     3|
|6     |  bm3    |Bus_Master_1 |     5|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 594.574 ; gain = 116.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 594.574 ; gain = 388.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 595.242 ; gain = 388.762
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 595.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 16:00:18 2022...
