ARM GAS  /tmp/cc4ODrRp.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"usart.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_USART1_UART_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_USART1_UART_Init:
  25              	.LVL0:
  26              	.LFB197:
  27              		.file 1 "User/Modbus/usart.c"
   1:User/Modbus/usart.c **** #include "usart.h"
   2:User/Modbus/usart.c **** #include "fifo.h"
   3:User/Modbus/usart.c **** #include "modbus_crc.h"
   4:User/Modbus/usart.c **** 
   5:User/Modbus/usart.c **** UART_HandleTypeDef huart1, huart2;
   6:User/Modbus/usart.c **** DMA_HandleTypeDef hdma_usart1_rx, hdma_usart2_rx;
   7:User/Modbus/usart.c **** 
   8:User/Modbus/usart.c **** uint8_t           dma_rx1_buf[DMA_BUF_SIZE], dma_rx2_buf[DMA_BUF_SIZE],/* Circular buffer for DMA *
   9:User/Modbus/usart.c **** 				  ring_buf_uart1_tx[1024], ring_buf_uart2_tx[1024], tx1_data, tx2_data;
  10:User/Modbus/usart.c **** DMA_Event_t       dma_uart1_rx = {0, {'\0'}, 0, 0, 0, DMA_BUF_SIZE}, 
  11:User/Modbus/usart.c **** 				  dma_uart2_rx = {0, {'\0'}, 0, 0, 0, DMA_BUF_SIZE};
  12:User/Modbus/usart.c **** Fifo_t            fifo_uart1_tx, fifo_uart2_tx;		
  13:User/Modbus/usart.c **** 
  14:User/Modbus/usart.c **** 
  15:User/Modbus/usart.c **** /**
  16:User/Modbus/usart.c ****  * init Uart1 
  17:User/Modbus/usart.c ****  */
  18:User/Modbus/usart.c **** void MX_USART1_UART_Init(uint32_t baudrate)
  19:User/Modbus/usart.c **** {
  28              		.loc 1 19 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 19 1 is_stmt 0 view .LVU1
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
ARM GAS  /tmp/cc4ODrRp.s 			page 2


  40              		.cfi_def_cfa_offset 16
  20:User/Modbus/usart.c ****     huart1.Instance = USART1;
  41              		.loc 1 20 5 is_stmt 1 view .LVU2
  42              		.loc 1 20 21 is_stmt 0 view .LVU3
  43 0004 344B     		ldr	r3, .L9
  44 0006 354A     		ldr	r2, .L9+4
  45 0008 1A60     		str	r2, [r3]
  21:User/Modbus/usart.c ****     huart1.Init.BaudRate = baudrate;
  46              		.loc 1 21 5 is_stmt 1 view .LVU4
  47              		.loc 1 21 26 is_stmt 0 view .LVU5
  48 000a 5860     		str	r0, [r3, #4]
  22:User/Modbus/usart.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
  49              		.loc 1 22 5 is_stmt 1 view .LVU6
  50              		.loc 1 22 28 is_stmt 0 view .LVU7
  51 000c 0022     		movs	r2, #0
  52 000e 9A60     		str	r2, [r3, #8]
  23:User/Modbus/usart.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
  53              		.loc 1 23 5 is_stmt 1 view .LVU8
  54              		.loc 1 23 26 is_stmt 0 view .LVU9
  55 0010 DA60     		str	r2, [r3, #12]
  24:User/Modbus/usart.c ****     huart1.Init.Parity = UART_PARITY_NONE;
  56              		.loc 1 24 5 is_stmt 1 view .LVU10
  57              		.loc 1 24 24 is_stmt 0 view .LVU11
  58 0012 1A61     		str	r2, [r3, #16]
  25:User/Modbus/usart.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
  59              		.loc 1 25 5 is_stmt 1 view .LVU12
  60              		.loc 1 25 22 is_stmt 0 view .LVU13
  61 0014 0C21     		movs	r1, #12
  62 0016 5961     		str	r1, [r3, #20]
  26:User/Modbus/usart.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  63              		.loc 1 26 5 is_stmt 1 view .LVU14
  64              		.loc 1 26 27 is_stmt 0 view .LVU15
  65 0018 9A61     		str	r2, [r3, #24]
  27:User/Modbus/usart.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  66              		.loc 1 27 5 is_stmt 1 view .LVU16
  67              		.loc 1 27 30 is_stmt 0 view .LVU17
  68 001a DA61     		str	r2, [r3, #28]
  28:User/Modbus/usart.c ****     if (HAL_UART_Init(&huart1) != HAL_OK) 
  69              		.loc 1 28 5 is_stmt 1 view .LVU18
  70              		.loc 1 28 9 is_stmt 0 view .LVU19
  71 001c 1846     		mov	r0, r3
  72              	.LVL1:
  73              		.loc 1 28 9 view .LVU20
  74 001e FFF7FEFF 		bl	HAL_UART_Init
  75              	.LVL2:
  76              		.loc 1 28 8 view .LVU21
  77 0022 0028     		cmp	r0, #0
  78 0024 4FD1     		bne	.L6
  79              	.L2:
  29:User/Modbus/usart.c ****     {
  30:User/Modbus/usart.c ****         Error_Handler();
  31:User/Modbus/usart.c ****     }
  32:User/Modbus/usart.c **** 
  33:User/Modbus/usart.c ****     /* Init tx fifo */
  34:User/Modbus/usart.c ****     FifoInit(&fifo_uart1_tx, ring_buf_uart1_tx, 1024);
  80              		.loc 1 34 5 is_stmt 1 view .LVU22
  81 0026 4FF48062 		mov	r2, #1024
ARM GAS  /tmp/cc4ODrRp.s 			page 3


  82 002a 2D49     		ldr	r1, .L9+8
  83 002c 2D48     		ldr	r0, .L9+12
  84 002e FFF7FEFF 		bl	FifoInit
  85              	.LVL3:
  35:User/Modbus/usart.c **** 
  36:User/Modbus/usart.c ****     /* UART1 IDLE interrupt configuration */
  37:User/Modbus/usart.c ****     SET_BIT(USART1->CR1, USART_CR1_IDLEIE);
  86              		.loc 1 37 5 view .LVU23
  87 0032 2A4A     		ldr	r2, .L9+4
  88 0034 D368     		ldr	r3, [r2, #12]
  89 0036 43F01003 		orr	r3, r3, #16
  90 003a D360     		str	r3, [r2, #12]
  38:User/Modbus/usart.c **** 
  39:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
  91              		.loc 1 39 5 view .LVU24
  92 003c 0022     		movs	r2, #0
  93 003e 1146     		mov	r1, r2
  94 0040 2520     		movs	r0, #37
  95 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  96              	.LVL4:
  40:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
  97              		.loc 1 40 5 view .LVU25
  98 0046 2520     		movs	r0, #37
  99 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 100              	.LVL5:
  41:User/Modbus/usart.c **** 
  42:User/Modbus/usart.c ****     /* DMA controller clock enable */
  43:User/Modbus/usart.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 101              		.loc 1 43 5 view .LVU26
 102              	.LBB18:
 103              		.loc 1 43 5 view .LVU27
 104              		.loc 1 43 5 view .LVU28
 105 004c 264B     		ldr	r3, .L9+16
 106 004e 5A69     		ldr	r2, [r3, #20]
 107 0050 42F00102 		orr	r2, r2, #1
 108 0054 5A61     		str	r2, [r3, #20]
 109              		.loc 1 43 5 view .LVU29
 110 0056 5B69     		ldr	r3, [r3, #20]
 111 0058 03F00103 		and	r3, r3, #1
 112 005c 0193     		str	r3, [sp, #4]
 113              		.loc 1 43 5 view .LVU30
 114 005e 019B     		ldr	r3, [sp, #4]
 115              	.LBE18:
 116              		.loc 1 43 5 view .LVU31
  44:User/Modbus/usart.c **** 
  45:User/Modbus/usart.c ****     /* USART1_RX Init */
  46:User/Modbus/usart.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 117              		.loc 1 46 5 view .LVU32
 118              		.loc 1 46 29 is_stmt 0 view .LVU33
 119 0060 2248     		ldr	r0, .L9+20
 120 0062 234B     		ldr	r3, .L9+24
 121 0064 0360     		str	r3, [r0]
  47:User/Modbus/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 122              		.loc 1 47 5 is_stmt 1 view .LVU34
 123              		.loc 1 47 35 is_stmt 0 view .LVU35
 124 0066 0023     		movs	r3, #0
 125 0068 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/cc4ODrRp.s 			page 4


  48:User/Modbus/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 126              		.loc 1 48 5 is_stmt 1 view .LVU36
 127              		.loc 1 48 35 is_stmt 0 view .LVU37
 128 006a 8360     		str	r3, [r0, #8]
  49:User/Modbus/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 129              		.loc 1 49 5 is_stmt 1 view .LVU38
 130              		.loc 1 49 32 is_stmt 0 view .LVU39
 131 006c 8022     		movs	r2, #128
 132 006e C260     		str	r2, [r0, #12]
  50:User/Modbus/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 133              		.loc 1 50 5 is_stmt 1 view .LVU40
 134              		.loc 1 50 45 is_stmt 0 view .LVU41
 135 0070 0361     		str	r3, [r0, #16]
  51:User/Modbus/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 136              		.loc 1 51 5 is_stmt 1 view .LVU42
 137              		.loc 1 51 42 is_stmt 0 view .LVU43
 138 0072 4361     		str	r3, [r0, #20]
  52:User/Modbus/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 139              		.loc 1 52 5 is_stmt 1 view .LVU44
 140              		.loc 1 52 30 is_stmt 0 view .LVU45
 141 0074 2023     		movs	r3, #32
 142 0076 8361     		str	r3, [r0, #24]
  53:User/Modbus/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 143              		.loc 1 53 5 is_stmt 1 view .LVU46
 144              		.loc 1 53 34 is_stmt 0 view .LVU47
 145 0078 4FF44053 		mov	r3, #12288
 146 007c C361     		str	r3, [r0, #28]
  54:User/Modbus/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 147              		.loc 1 54 5 is_stmt 1 view .LVU48
 148              		.loc 1 54 9 is_stmt 0 view .LVU49
 149 007e FFF7FEFF 		bl	HAL_DMA_Init
 150              	.LVL6:
 151              		.loc 1 54 8 view .LVU50
 152 0082 18BB     		cbnz	r0, .L7
 153              	.L3:
  55:User/Modbus/usart.c ****     {
  56:User/Modbus/usart.c ****       Error_Handler();
  57:User/Modbus/usart.c ****     }
  58:User/Modbus/usart.c **** 
  59:User/Modbus/usart.c ****     __HAL_LINKDMA(&huart1,hdmarx,hdma_usart1_rx);
 154              		.loc 1 59 5 is_stmt 1 view .LVU51
 155              		.loc 1 59 5 view .LVU52
 156 0084 144C     		ldr	r4, .L9
 157 0086 194B     		ldr	r3, .L9+20
 158 0088 A363     		str	r3, [r4, #56]
 159              		.loc 1 59 5 view .LVU53
 160 008a 5C62     		str	r4, [r3, #36]
 161              		.loc 1 59 5 view .LVU54
  60:User/Modbus/usart.c **** 
  61:User/Modbus/usart.c ****     /* DMA1_Channel5_IRQn interrupt configuration */
  62:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 162              		.loc 1 62 5 view .LVU55
 163 008c 0022     		movs	r2, #0
 164 008e 1146     		mov	r1, r2
 165 0090 0F20     		movs	r0, #15
 166 0092 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 167              	.LVL7:
ARM GAS  /tmp/cc4ODrRp.s 			page 5


  63:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 168              		.loc 1 63 5 view .LVU56
 169 0096 0F20     		movs	r0, #15
 170 0098 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 171              	.LVL8:
  64:User/Modbus/usart.c **** 
  65:User/Modbus/usart.c ****      /* Start DMA Rx */
  66:User/Modbus/usart.c ****     if(HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE) != HAL_OK)
 172              		.loc 1 66 5 view .LVU57
 173              		.loc 1 66 8 is_stmt 0 view .LVU58
 174 009c 4FF48072 		mov	r2, #256
 175 00a0 1449     		ldr	r1, .L9+28
 176 00a2 2046     		mov	r0, r4
 177 00a4 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 178              	.LVL9:
 179              		.loc 1 66 7 view .LVU59
 180 00a8 98B9     		cbnz	r0, .L8
 181              	.L4:
  67:User/Modbus/usart.c ****     {        
  68:User/Modbus/usart.c ****         Error_Handler();
  69:User/Modbus/usart.c ****     }
  70:User/Modbus/usart.c ****     
  71:User/Modbus/usart.c ****     /* Disable Half Transfer Interrupt */
  72:User/Modbus/usart.c ****     __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 182              		.loc 1 72 5 is_stmt 1 view .LVU60
 183 00aa 0B4A     		ldr	r2, .L9
 184 00ac 936B     		ldr	r3, [r2, #56]
 185 00ae 1968     		ldr	r1, [r3]
 186 00b0 0B68     		ldr	r3, [r1]
 187 00b2 23F00403 		bic	r3, r3, #4
 188 00b6 0B60     		str	r3, [r1]
  73:User/Modbus/usart.c ****     __HAL_UART_DISABLE_IT(&huart1, UART_IT_ERR);
 189              		.loc 1 73 5 view .LVU61
 190 00b8 1268     		ldr	r2, [r2]
 191 00ba 5369     		ldr	r3, [r2, #20]
 192 00bc 23F00103 		bic	r3, r3, #1
 193 00c0 5361     		str	r3, [r2, #20]
  74:User/Modbus/usart.c **** 
  75:User/Modbus/usart.c **** }
 194              		.loc 1 75 1 is_stmt 0 view .LVU62
 195 00c2 02B0     		add	sp, sp, #8
 196              	.LCFI2:
 197              		.cfi_remember_state
 198              		.cfi_def_cfa_offset 8
 199              		@ sp needed
 200 00c4 10BD     		pop	{r4, pc}
 201              	.L6:
 202              	.LCFI3:
 203              		.cfi_restore_state
  30:User/Modbus/usart.c ****     }
 204              		.loc 1 30 9 is_stmt 1 view .LVU63
 205 00c6 FFF7FEFF 		bl	Error_Handler
 206              	.LVL10:
 207 00ca ACE7     		b	.L2
 208              	.L7:
  56:User/Modbus/usart.c ****     }
 209              		.loc 1 56 7 view .LVU64
ARM GAS  /tmp/cc4ODrRp.s 			page 6


 210 00cc FFF7FEFF 		bl	Error_Handler
 211              	.LVL11:
 212 00d0 D8E7     		b	.L3
 213              	.L8:
  68:User/Modbus/usart.c ****     }
 214              		.loc 1 68 9 view .LVU65
 215 00d2 FFF7FEFF 		bl	Error_Handler
 216              	.LVL12:
 217 00d6 E8E7     		b	.L4
 218              	.L10:
 219              		.align	2
 220              	.L9:
 221 00d8 00000000 		.word	.LANCHOR0
 222 00dc 00380140 		.word	1073821696
 223 00e0 00000000 		.word	.LANCHOR1
 224 00e4 00000000 		.word	.LANCHOR2
 225 00e8 00100240 		.word	1073876992
 226 00ec 00000000 		.word	.LANCHOR3
 227 00f0 58000240 		.word	1073872984
 228 00f4 00000000 		.word	.LANCHOR4
 229              		.cfi_endproc
 230              	.LFE197:
 232              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 233              		.align	1
 234              		.global	MX_USART2_UART_Init
 235              		.syntax unified
 236              		.thumb
 237              		.thumb_func
 238              		.fpu softvfp
 240              	MX_USART2_UART_Init:
 241              	.LVL13:
 242              	.LFB198:
  76:User/Modbus/usart.c **** 
  77:User/Modbus/usart.c **** 
  78:User/Modbus/usart.c **** void MX_USART2_UART_Init(uint32_t baudrate)
  79:User/Modbus/usart.c **** {
 243              		.loc 1 79 1 view -0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 8
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247              		.loc 1 79 1 is_stmt 0 view .LVU67
 248 0000 10B5     		push	{r4, lr}
 249              	.LCFI4:
 250              		.cfi_def_cfa_offset 8
 251              		.cfi_offset 4, -8
 252              		.cfi_offset 14, -4
 253 0002 82B0     		sub	sp, sp, #8
 254              	.LCFI5:
 255              		.cfi_def_cfa_offset 16
  80:User/Modbus/usart.c ****     huart2.Instance = USART2;
 256              		.loc 1 80 5 is_stmt 1 view .LVU68
 257              		.loc 1 80 21 is_stmt 0 view .LVU69
 258 0004 344B     		ldr	r3, .L19
 259 0006 354A     		ldr	r2, .L19+4
 260 0008 1A60     		str	r2, [r3]
  81:User/Modbus/usart.c ****     huart2.Init.BaudRate = baudrate;
 261              		.loc 1 81 5 is_stmt 1 view .LVU70
ARM GAS  /tmp/cc4ODrRp.s 			page 7


 262              		.loc 1 81 26 is_stmt 0 view .LVU71
 263 000a 5860     		str	r0, [r3, #4]
  82:User/Modbus/usart.c ****     huart2.Init.WordLength = UART_WORDLENGTH_8B;
 264              		.loc 1 82 5 is_stmt 1 view .LVU72
 265              		.loc 1 82 28 is_stmt 0 view .LVU73
 266 000c 0022     		movs	r2, #0
 267 000e 9A60     		str	r2, [r3, #8]
  83:User/Modbus/usart.c ****     huart2.Init.StopBits = UART_STOPBITS_1;
 268              		.loc 1 83 5 is_stmt 1 view .LVU74
 269              		.loc 1 83 26 is_stmt 0 view .LVU75
 270 0010 DA60     		str	r2, [r3, #12]
  84:User/Modbus/usart.c ****     huart2.Init.Parity = UART_PARITY_NONE;
 271              		.loc 1 84 5 is_stmt 1 view .LVU76
 272              		.loc 1 84 24 is_stmt 0 view .LVU77
 273 0012 1A61     		str	r2, [r3, #16]
  85:User/Modbus/usart.c ****     huart2.Init.Mode = UART_MODE_TX_RX;
 274              		.loc 1 85 5 is_stmt 1 view .LVU78
 275              		.loc 1 85 22 is_stmt 0 view .LVU79
 276 0014 0C21     		movs	r1, #12
 277 0016 5961     		str	r1, [r3, #20]
  86:User/Modbus/usart.c ****     huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 278              		.loc 1 86 5 is_stmt 1 view .LVU80
 279              		.loc 1 86 27 is_stmt 0 view .LVU81
 280 0018 9A61     		str	r2, [r3, #24]
  87:User/Modbus/usart.c ****     huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 281              		.loc 1 87 5 is_stmt 1 view .LVU82
 282              		.loc 1 87 30 is_stmt 0 view .LVU83
 283 001a DA61     		str	r2, [r3, #28]
  88:User/Modbus/usart.c ****     if (HAL_UART_Init(&huart2) != HAL_OK) 
 284              		.loc 1 88 5 is_stmt 1 view .LVU84
 285              		.loc 1 88 9 is_stmt 0 view .LVU85
 286 001c 1846     		mov	r0, r3
 287              	.LVL14:
 288              		.loc 1 88 9 view .LVU86
 289 001e FFF7FEFF 		bl	HAL_UART_Init
 290              	.LVL15:
 291              		.loc 1 88 8 view .LVU87
 292 0022 0028     		cmp	r0, #0
 293 0024 4FD1     		bne	.L16
 294              	.L12:
  89:User/Modbus/usart.c ****     {
  90:User/Modbus/usart.c ****         Error_Handler();
  91:User/Modbus/usart.c ****     }
  92:User/Modbus/usart.c **** 
  93:User/Modbus/usart.c ****     /* Init tx fifo */
  94:User/Modbus/usart.c ****     FifoInit(&fifo_uart2_tx, ring_buf_uart2_tx, 1024);
 295              		.loc 1 94 5 is_stmt 1 view .LVU88
 296 0026 4FF48062 		mov	r2, #1024
 297 002a 2D49     		ldr	r1, .L19+8
 298 002c 2D48     		ldr	r0, .L19+12
 299 002e FFF7FEFF 		bl	FifoInit
 300              	.LVL16:
  95:User/Modbus/usart.c **** 
  96:User/Modbus/usart.c ****     /* UART1 IDLE interrupt configuration */
  97:User/Modbus/usart.c ****     SET_BIT(USART2->CR1, USART_CR1_IDLEIE);
 301              		.loc 1 97 5 view .LVU89
 302 0032 2A4A     		ldr	r2, .L19+4
ARM GAS  /tmp/cc4ODrRp.s 			page 8


 303 0034 D368     		ldr	r3, [r2, #12]
 304 0036 43F01003 		orr	r3, r3, #16
 305 003a D360     		str	r3, [r2, #12]
  98:User/Modbus/usart.c **** 
  99:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 306              		.loc 1 99 5 view .LVU90
 307 003c 0022     		movs	r2, #0
 308 003e 1146     		mov	r1, r2
 309 0040 2620     		movs	r0, #38
 310 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 311              	.LVL17:
 100:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 312              		.loc 1 100 5 view .LVU91
 313 0046 2620     		movs	r0, #38
 314 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 315              	.LVL18:
 101:User/Modbus/usart.c **** 
 102:User/Modbus/usart.c ****     /* DMA controller clock enable */
 103:User/Modbus/usart.c ****     __HAL_RCC_DMA1_CLK_ENABLE();
 316              		.loc 1 103 5 view .LVU92
 317              	.LBB19:
 318              		.loc 1 103 5 view .LVU93
 319              		.loc 1 103 5 view .LVU94
 320 004c 264B     		ldr	r3, .L19+16
 321 004e 5A69     		ldr	r2, [r3, #20]
 322 0050 42F00102 		orr	r2, r2, #1
 323 0054 5A61     		str	r2, [r3, #20]
 324              		.loc 1 103 5 view .LVU95
 325 0056 5B69     		ldr	r3, [r3, #20]
 326 0058 03F00103 		and	r3, r3, #1
 327 005c 0193     		str	r3, [sp, #4]
 328              		.loc 1 103 5 view .LVU96
 329 005e 019B     		ldr	r3, [sp, #4]
 330              	.LBE19:
 331              		.loc 1 103 5 view .LVU97
 104:User/Modbus/usart.c **** 
 105:User/Modbus/usart.c ****     /* USART2 DMA Init */
 106:User/Modbus/usart.c ****     /* USART2_RX Init */
 107:User/Modbus/usart.c ****     hdma_usart2_rx.Instance = DMA1_Channel6;
 332              		.loc 1 107 5 view .LVU98
 333              		.loc 1 107 29 is_stmt 0 view .LVU99
 334 0060 2248     		ldr	r0, .L19+20
 335 0062 234B     		ldr	r3, .L19+24
 336 0064 0360     		str	r3, [r0]
 108:User/Modbus/usart.c ****     hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 337              		.loc 1 108 5 is_stmt 1 view .LVU100
 338              		.loc 1 108 35 is_stmt 0 view .LVU101
 339 0066 0023     		movs	r3, #0
 340 0068 4360     		str	r3, [r0, #4]
 109:User/Modbus/usart.c ****     hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 341              		.loc 1 109 5 is_stmt 1 view .LVU102
 342              		.loc 1 109 35 is_stmt 0 view .LVU103
 343 006a 8360     		str	r3, [r0, #8]
 110:User/Modbus/usart.c ****     hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 344              		.loc 1 110 5 is_stmt 1 view .LVU104
 345              		.loc 1 110 32 is_stmt 0 view .LVU105
 346 006c 8022     		movs	r2, #128
ARM GAS  /tmp/cc4ODrRp.s 			page 9


 347 006e C260     		str	r2, [r0, #12]
 111:User/Modbus/usart.c ****     hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 348              		.loc 1 111 5 is_stmt 1 view .LVU106
 349              		.loc 1 111 45 is_stmt 0 view .LVU107
 350 0070 0361     		str	r3, [r0, #16]
 112:User/Modbus/usart.c ****     hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 351              		.loc 1 112 5 is_stmt 1 view .LVU108
 352              		.loc 1 112 42 is_stmt 0 view .LVU109
 353 0072 4361     		str	r3, [r0, #20]
 113:User/Modbus/usart.c ****     hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 354              		.loc 1 113 5 is_stmt 1 view .LVU110
 355              		.loc 1 113 30 is_stmt 0 view .LVU111
 356 0074 2023     		movs	r3, #32
 357 0076 8361     		str	r3, [r0, #24]
 114:User/Modbus/usart.c ****     hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 358              		.loc 1 114 5 is_stmt 1 view .LVU112
 359              		.loc 1 114 34 is_stmt 0 view .LVU113
 360 0078 4FF44053 		mov	r3, #12288
 361 007c C361     		str	r3, [r0, #28]
 115:User/Modbus/usart.c ****     if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 362              		.loc 1 115 5 is_stmt 1 view .LVU114
 363              		.loc 1 115 9 is_stmt 0 view .LVU115
 364 007e FFF7FEFF 		bl	HAL_DMA_Init
 365              	.LVL19:
 366              		.loc 1 115 8 view .LVU116
 367 0082 18BB     		cbnz	r0, .L17
 368              	.L13:
 116:User/Modbus/usart.c ****     {
 117:User/Modbus/usart.c ****       Error_Handler();
 118:User/Modbus/usart.c ****     }
 119:User/Modbus/usart.c **** 
 120:User/Modbus/usart.c ****     __HAL_LINKDMA(&huart2,hdmarx,hdma_usart2_rx);
 369              		.loc 1 120 5 is_stmt 1 view .LVU117
 370              		.loc 1 120 5 view .LVU118
 371 0084 144C     		ldr	r4, .L19
 372 0086 194B     		ldr	r3, .L19+20
 373 0088 A363     		str	r3, [r4, #56]
 374              		.loc 1 120 5 view .LVU119
 375 008a 5C62     		str	r4, [r3, #36]
 376              		.loc 1 120 5 view .LVU120
 121:User/Modbus/usart.c **** 
 122:User/Modbus/usart.c ****     /* DMA1_Channel5_IRQn interrupt configuration */
 123:User/Modbus/usart.c ****     HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 377              		.loc 1 123 5 view .LVU121
 378 008c 0022     		movs	r2, #0
 379 008e 1146     		mov	r1, r2
 380 0090 1020     		movs	r0, #16
 381 0092 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 382              	.LVL20:
 124:User/Modbus/usart.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 383              		.loc 1 124 5 view .LVU122
 384 0096 1020     		movs	r0, #16
 385 0098 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 386              	.LVL21:
 125:User/Modbus/usart.c **** 
 126:User/Modbus/usart.c ****      /* Start DMA */
 127:User/Modbus/usart.c ****     if(HAL_UART_Receive_DMA(&huart2, (uint8_t*)dma_rx2_buf, DMA_BUF_SIZE) != HAL_OK)
ARM GAS  /tmp/cc4ODrRp.s 			page 10


 387              		.loc 1 127 5 view .LVU123
 388              		.loc 1 127 8 is_stmt 0 view .LVU124
 389 009c 4FF48072 		mov	r2, #256
 390 00a0 1449     		ldr	r1, .L19+28
 391 00a2 2046     		mov	r0, r4
 392 00a4 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 393              	.LVL22:
 394              		.loc 1 127 7 view .LVU125
 395 00a8 98B9     		cbnz	r0, .L18
 396              	.L14:
 128:User/Modbus/usart.c ****     {        
 129:User/Modbus/usart.c ****         Error_Handler();
 130:User/Modbus/usart.c ****     }
 131:User/Modbus/usart.c ****     
 132:User/Modbus/usart.c ****     /* Disable Half Transfer Interrupt */
 133:User/Modbus/usart.c ****     __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);
 397              		.loc 1 133 5 is_stmt 1 view .LVU126
 398 00aa 0B4A     		ldr	r2, .L19
 399 00ac 936B     		ldr	r3, [r2, #56]
 400 00ae 1968     		ldr	r1, [r3]
 401 00b0 0B68     		ldr	r3, [r1]
 402 00b2 23F00403 		bic	r3, r3, #4
 403 00b6 0B60     		str	r3, [r1]
 134:User/Modbus/usart.c ****     __HAL_UART_DISABLE_IT(&huart2, UART_IT_ERR);
 404              		.loc 1 134 5 view .LVU127
 405 00b8 1268     		ldr	r2, [r2]
 406 00ba 5369     		ldr	r3, [r2, #20]
 407 00bc 23F00103 		bic	r3, r3, #1
 408 00c0 5361     		str	r3, [r2, #20]
 135:User/Modbus/usart.c **** }
 409              		.loc 1 135 1 is_stmt 0 view .LVU128
 410 00c2 02B0     		add	sp, sp, #8
 411              	.LCFI6:
 412              		.cfi_remember_state
 413              		.cfi_def_cfa_offset 8
 414              		@ sp needed
 415 00c4 10BD     		pop	{r4, pc}
 416              	.L16:
 417              	.LCFI7:
 418              		.cfi_restore_state
  90:User/Modbus/usart.c ****     }
 419              		.loc 1 90 9 is_stmt 1 view .LVU129
 420 00c6 FFF7FEFF 		bl	Error_Handler
 421              	.LVL23:
 422 00ca ACE7     		b	.L12
 423              	.L17:
 117:User/Modbus/usart.c ****     }
 424              		.loc 1 117 7 view .LVU130
 425 00cc FFF7FEFF 		bl	Error_Handler
 426              	.LVL24:
 427 00d0 D8E7     		b	.L13
 428              	.L18:
 129:User/Modbus/usart.c ****     }
 429              		.loc 1 129 9 view .LVU131
 430 00d2 FFF7FEFF 		bl	Error_Handler
 431              	.LVL25:
 432 00d6 E8E7     		b	.L14
ARM GAS  /tmp/cc4ODrRp.s 			page 11


 433              	.L20:
 434              		.align	2
 435              	.L19:
 436 00d8 00000000 		.word	.LANCHOR5
 437 00dc 00440040 		.word	1073759232
 438 00e0 00000000 		.word	.LANCHOR6
 439 00e4 00000000 		.word	.LANCHOR7
 440 00e8 00100240 		.word	1073876992
 441 00ec 00000000 		.word	.LANCHOR8
 442 00f0 6C000240 		.word	1073873004
 443 00f4 00000000 		.word	.LANCHOR9
 444              		.cfi_endproc
 445              	.LFE198:
 447              		.section	.text.Uart2_Put_Char,"ax",%progbits
 448              		.align	1
 449              		.global	Uart2_Put_Char
 450              		.syntax unified
 451              		.thumb
 452              		.thumb_func
 453              		.fpu softvfp
 455              	Uart2_Put_Char:
 456              	.LVL26:
 457              	.LFB199:
 136:User/Modbus/usart.c **** 
 137:User/Modbus/usart.c **** 
 138:User/Modbus/usart.c **** 
 139:User/Modbus/usart.c **** /**
 140:User/Modbus/usart.c ****  * [Uart_Put_Char description]
 141:User/Modbus/usart.c ****  */
 142:User/Modbus/usart.c **** uint8_t Uart2_Put_Char(uint8_t data)
 143:User/Modbus/usart.c **** {
 458              		.loc 1 143 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		.loc 1 143 1 is_stmt 0 view .LVU133
 463 0000 38B5     		push	{r3, r4, r5, lr}
 464              	.LCFI8:
 465              		.cfi_def_cfa_offset 16
 466              		.cfi_offset 3, -16
 467              		.cfi_offset 4, -12
 468              		.cfi_offset 5, -8
 469              		.cfi_offset 14, -4
 470 0002 0446     		mov	r4, r0
 144:User/Modbus/usart.c ****     uint32_t old_primask;
 471              		.loc 1 144 5 is_stmt 1 view .LVU134
 145:User/Modbus/usart.c **** 
 146:User/Modbus/usart.c ****     old_primask = __get_PRIMASK();
 472              		.loc 1 146 5 view .LVU135
 473              	.LBB20:
 474              	.LBI20:
 475              		.file 2 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gc
   1:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
ARM GAS  /tmp/cc4ODrRp.s 			page 12


   6:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  /tmp/cc4ODrRp.s 			page 13


  63:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  /tmp/cc4ODrRp.s 			page 14


 120:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc4ODrRp.s 			page 15


 177:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
ARM GAS  /tmp/cc4ODrRp.s 			page 16


 234:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc4ODrRp.s 			page 17


 291:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc4ODrRp.s 			page 18


 348:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 476              		.loc 2 382 31 view .LVU136
 477              	.LBB21:
 383:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 478              		.loc 2 384 3 view .LVU137
 385:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 479              		.loc 2 386 3 view .LVU138
 480              		.syntax unified
 481              	@ 386 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 482 0004 EFF31085 		MRS r5, primask
 483              	@ 0 "" 2
 484              	.LVL27:
 387:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 485              		.loc 2 387 3 view .LVU139
 486              		.loc 2 387 3 is_stmt 0 view .LVU140
 487              		.thumb
 488              		.syntax unified
 489              	.LBE21:
 490              	.LBE20:
 147:User/Modbus/usart.c ****     __disable_irq();
 491              		.loc 1 147 5 is_stmt 1 view .LVU141
ARM GAS  /tmp/cc4ODrRp.s 			page 19


 492              	.LBB22:
 493              	.LBI22:
 140:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 494              		.loc 2 140 27 view .LVU142
 495              	.LBB23:
 142:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 496              		.loc 2 142 3 view .LVU143
 497              		.syntax unified
 498              	@ 142 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 499 0008 72B6     		cpsid i
 500              	@ 0 "" 2
 501              		.thumb
 502              		.syntax unified
 503              	.LBE23:
 504              	.LBE22:
 148:User/Modbus/usart.c **** 
 149:User/Modbus/usart.c ****     if (!IsFifoFull(&fifo_uart2_tx))
 505              		.loc 1 149 5 view .LVU144
 506              		.loc 1 149 10 is_stmt 0 view .LVU145
 507 000a 0B48     		ldr	r0, .L26
 508              	.LVL28:
 509              		.loc 1 149 10 view .LVU146
 510 000c FFF7FEFF 		bl	IsFifoFull
 511              	.LVL29:
 512              		.loc 1 149 8 view .LVU147
 513 0010 18B1     		cbz	r0, .L25
 150:User/Modbus/usart.c ****     {
 151:User/Modbus/usart.c ****         FifoPush(&fifo_uart2_tx, data);
 152:User/Modbus/usart.c ****         
 153:User/Modbus/usart.c ****         /* Trig UART Tx interrupt to start sending the FIFO contents */
 154:User/Modbus/usart.c ****         __HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 155:User/Modbus/usart.c **** 
 156:User/Modbus/usart.c ****         __set_PRIMASK(old_primask);
 157:User/Modbus/usart.c ****         return 0;       /* OK */
 158:User/Modbus/usart.c ****     }
 159:User/Modbus/usart.c **** 
 160:User/Modbus/usart.c ****     __set_PRIMASK(old_primask);
 514              		.loc 1 160 5 is_stmt 1 view .LVU148
 515              	.LVL30:
 516              	.LBB24:
 517              	.LBI24:
 388:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc4ODrRp.s 			page 20


 404:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 518              		.loc 2 412 27 view .LVU149
 519              	.LBB25:
 413:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 520              		.loc 2 414 3 view .LVU150
 521              		.syntax unified
 522              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 523 0012 85F31088 		MSR primask, r5
 524              	@ 0 "" 2
 525              	.LVL31:
 526              		.loc 2 414 3 is_stmt 0 view .LVU151
 527              		.thumb
 528              		.syntax unified
 529              	.LBE25:
 530              	.LBE24:
 161:User/Modbus/usart.c ****     return 1;   /* Busy */
 531              		.loc 1 161 5 is_stmt 1 view .LVU152
 532              		.loc 1 161 12 is_stmt 0 view .LVU153
 533 0016 0120     		movs	r0, #1
 534              	.L23:
 162:User/Modbus/usart.c **** }
 535              		.loc 1 162 1 view .LVU154
 536 0018 38BD     		pop	{r3, r4, r5, pc}
 537              	.LVL32:
 538              	.L25:
 151:User/Modbus/usart.c ****         
 539              		.loc 1 151 9 is_stmt 1 view .LVU155
 540 001a 2146     		mov	r1, r4
 541 001c 0648     		ldr	r0, .L26
 542 001e FFF7FEFF 		bl	FifoPush
 543              	.LVL33:
 154:User/Modbus/usart.c **** 
 544              		.loc 1 154 9 view .LVU156
 545 0022 064B     		ldr	r3, .L26+4
 546 0024 1A68     		ldr	r2, [r3]
 547 0026 D368     		ldr	r3, [r2, #12]
 548 0028 43F04003 		orr	r3, r3, #64
 549 002c D360     		str	r3, [r2, #12]
 156:User/Modbus/usart.c ****         return 0;       /* OK */
 550              		.loc 1 156 9 view .LVU157
 551              	.LVL34:
 552              	.LBB26:
 553              	.LBI26:
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 554              		.loc 2 412 27 view .LVU158
 555              	.LBB27:
 556              		.loc 2 414 3 view .LVU159
 557              		.syntax unified
ARM GAS  /tmp/cc4ODrRp.s 			page 21


 558              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 559 002e 85F31088 		MSR primask, r5
 560              	@ 0 "" 2
 561              	.LVL35:
 562              		.loc 2 414 3 is_stmt 0 view .LVU160
 563              		.thumb
 564              		.syntax unified
 565              	.LBE27:
 566              	.LBE26:
 157:User/Modbus/usart.c ****     }
 567              		.loc 1 157 9 is_stmt 1 view .LVU161
 157:User/Modbus/usart.c ****     }
 568              		.loc 1 157 16 is_stmt 0 view .LVU162
 569 0032 0020     		movs	r0, #0
 570 0034 F0E7     		b	.L23
 571              	.L27:
 572 0036 00BF     		.align	2
 573              	.L26:
 574 0038 00000000 		.word	.LANCHOR7
 575 003c 00000000 		.word	.LANCHOR5
 576              		.cfi_endproc
 577              	.LFE199:
 579              		.section	.text.Uart2_Send_Data,"ax",%progbits
 580              		.align	1
 581              		.global	Uart2_Send_Data
 582              		.syntax unified
 583              		.thumb
 584              		.thumb_func
 585              		.fpu softvfp
 587              	Uart2_Send_Data:
 588              	.LVL36:
 589              	.LFB200:
 163:User/Modbus/usart.c **** 
 164:User/Modbus/usart.c **** 
 165:User/Modbus/usart.c **** /**
 166:User/Modbus/usart.c ****  * [Uart_Rs485_Send_Data description]
 167:User/Modbus/usart.c ****  */
 168:User/Modbus/usart.c **** uint8_t Uart2_Send_Data(uint8_t *data, uint16_t length)
 169:User/Modbus/usart.c **** {
 590              		.loc 1 169 1 is_stmt 1 view -0
 591              		.cfi_startproc
 592              		@ args = 0, pretend = 0, frame = 0
 593              		@ frame_needed = 0, uses_anonymous_args = 0
 594              		.loc 1 169 1 is_stmt 0 view .LVU164
 595 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 596              	.LCFI9:
 597              		.cfi_def_cfa_offset 24
 598              		.cfi_offset 3, -24
 599              		.cfi_offset 4, -20
 600              		.cfi_offset 5, -16
 601              		.cfi_offset 6, -12
 602              		.cfi_offset 7, -8
 603              		.cfi_offset 14, -4
 604 0002 0546     		mov	r5, r0
 605 0004 0F46     		mov	r7, r1
 170:User/Modbus/usart.c ****     uint32_t retry_count;
 606              		.loc 1 170 5 is_stmt 1 view .LVU165
ARM GAS  /tmp/cc4ODrRp.s 			page 22


 171:User/Modbus/usart.c **** 
 172:User/Modbus/usart.c ****     for (uint32_t i = 0; i < length; ++i)
 607              		.loc 1 172 5 view .LVU166
 608              	.LBB28:
 609              		.loc 1 172 10 view .LVU167
 610              	.LVL37:
 611              		.loc 1 172 19 is_stmt 0 view .LVU168
 612 0006 0026     		movs	r6, #0
 613              	.LVL38:
 614              	.L29:
 615              		.loc 1 172 26 is_stmt 1 discriminator 1 view .LVU169
 616              		.loc 1 172 5 is_stmt 0 discriminator 1 view .LVU170
 617 0008 B742     		cmp	r7, r6
 618 000a 0BD9     		bls	.L36
 173:User/Modbus/usart.c ****     {
 174:User/Modbus/usart.c ****         retry_count = 0;
 619              		.loc 1 174 21 view .LVU171
 620 000c 0024     		movs	r4, #0
 621              	.L32:
 622              	.LVL39:
 175:User/Modbus/usart.c ****         
 176:User/Modbus/usart.c ****         while(Uart2_Put_Char(data[i]))        /* Busy */
 623              		.loc 1 176 14 is_stmt 1 view .LVU172
 624              		.loc 1 176 15 is_stmt 0 view .LVU173
 625 000e A85D     		ldrb	r0, [r5, r6]	@ zero_extendqisi2
 626 0010 FFF7FEFF 		bl	Uart2_Put_Char
 627              	.LVL40:
 628              		.loc 1 176 14 view .LVU174
 629 0014 20B1     		cbz	r0, .L37
 177:User/Modbus/usart.c ****         {
 178:User/Modbus/usart.c ****             retry_count++;
 630              		.loc 1 178 13 is_stmt 1 view .LVU175
 631              		.loc 1 178 24 is_stmt 0 view .LVU176
 632 0016 0134     		adds	r4, r4, #1
 633              	.LVL41:
 179:User/Modbus/usart.c ****             if (retry_count > 5)
 634              		.loc 1 179 13 is_stmt 1 view .LVU177
 635              		.loc 1 179 16 is_stmt 0 view .LVU178
 636 0018 052C     		cmp	r4, #5
 637 001a F8D9     		bls	.L32
 180:User/Modbus/usart.c ****                 return 1;   /* Busy */
 638              		.loc 1 180 24 view .LVU179
 639 001c 0120     		movs	r0, #1
 640              	.LVL42:
 641              	.L30:
 642              		.loc 1 180 24 view .LVU180
 643              	.LBE28:
 181:User/Modbus/usart.c ****         }
 182:User/Modbus/usart.c ****     }
 183:User/Modbus/usart.c ****     return 0;   /* OK */
 184:User/Modbus/usart.c **** }
 644              		.loc 1 184 1 view .LVU181
 645 001e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 646              	.LVL43:
 647              	.L37:
 648              	.LBB29:
 172:User/Modbus/usart.c ****     {
ARM GAS  /tmp/cc4ODrRp.s 			page 23


 649              		.loc 1 172 38 is_stmt 1 discriminator 2 view .LVU182
 650 0020 0136     		adds	r6, r6, #1
 651              	.LVL44:
 172:User/Modbus/usart.c ****     {
 652              		.loc 1 172 38 is_stmt 0 discriminator 2 view .LVU183
 653 0022 F1E7     		b	.L29
 654              	.LVL45:
 655              	.L36:
 172:User/Modbus/usart.c ****     {
 656              		.loc 1 172 38 discriminator 2 view .LVU184
 657              	.LBE29:
 183:User/Modbus/usart.c **** }
 658              		.loc 1 183 12 view .LVU185
 659 0024 0020     		movs	r0, #0
 660              	.LBB30:
 661 0026 FAE7     		b	.L30
 662              	.LBE30:
 663              		.cfi_endproc
 664              	.LFE200:
 666              		.section	.text.Uart1_Put_Char,"ax",%progbits
 667              		.align	1
 668              		.global	Uart1_Put_Char
 669              		.syntax unified
 670              		.thumb
 671              		.thumb_func
 672              		.fpu softvfp
 674              	Uart1_Put_Char:
 675              	.LVL46:
 676              	.LFB201:
 185:User/Modbus/usart.c **** 
 186:User/Modbus/usart.c **** 
 187:User/Modbus/usart.c **** /**
 188:User/Modbus/usart.c ****  * [Uart_Put_Char description]
 189:User/Modbus/usart.c ****  */
 190:User/Modbus/usart.c **** uint8_t Uart1_Put_Char(uint8_t data)
 191:User/Modbus/usart.c **** {
 677              		.loc 1 191 1 is_stmt 1 view -0
 678              		.cfi_startproc
 679              		@ args = 0, pretend = 0, frame = 0
 680              		@ frame_needed = 0, uses_anonymous_args = 0
 681              		.loc 1 191 1 is_stmt 0 view .LVU187
 682 0000 38B5     		push	{r3, r4, r5, lr}
 683              	.LCFI10:
 684              		.cfi_def_cfa_offset 16
 685              		.cfi_offset 3, -16
 686              		.cfi_offset 4, -12
 687              		.cfi_offset 5, -8
 688              		.cfi_offset 14, -4
 689 0002 0446     		mov	r4, r0
 192:User/Modbus/usart.c ****     uint32_t old_primask;
 690              		.loc 1 192 5 is_stmt 1 view .LVU188
 193:User/Modbus/usart.c **** 
 194:User/Modbus/usart.c ****     old_primask = __get_PRIMASK();
 691              		.loc 1 194 5 view .LVU189
 692              	.LBB31:
 693              	.LBI31:
 382:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc4ODrRp.s 			page 24


 694              		.loc 2 382 31 view .LVU190
 695              	.LBB32:
 384:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696              		.loc 2 384 3 view .LVU191
 386:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 697              		.loc 2 386 3 view .LVU192
 698              		.syntax unified
 699              	@ 386 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 700 0004 EFF31085 		MRS r5, primask
 701              	@ 0 "" 2
 702              	.LVL47:
 387:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 703              		.loc 2 387 3 view .LVU193
 387:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 704              		.loc 2 387 3 is_stmt 0 view .LVU194
 705              		.thumb
 706              		.syntax unified
 707              	.LBE32:
 708              	.LBE31:
 195:User/Modbus/usart.c ****     __disable_irq();
 709              		.loc 1 195 5 is_stmt 1 view .LVU195
 710              	.LBB33:
 711              	.LBI33:
 140:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 712              		.loc 2 140 27 view .LVU196
 713              	.LBB34:
 142:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714              		.loc 2 142 3 view .LVU197
 715              		.syntax unified
 716              	@ 142 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 717 0008 72B6     		cpsid i
 718              	@ 0 "" 2
 719              		.thumb
 720              		.syntax unified
 721              	.LBE34:
 722              	.LBE33:
 196:User/Modbus/usart.c **** 
 197:User/Modbus/usart.c ****     if (!IsFifoFull(&fifo_uart1_tx))
 723              		.loc 1 197 5 view .LVU198
 724              		.loc 1 197 10 is_stmt 0 view .LVU199
 725 000a 0B48     		ldr	r0, .L43
 726              	.LVL48:
 727              		.loc 1 197 10 view .LVU200
 728 000c FFF7FEFF 		bl	IsFifoFull
 729              	.LVL49:
 730              		.loc 1 197 8 view .LVU201
 731 0010 18B1     		cbz	r0, .L42
 198:User/Modbus/usart.c ****     {
 199:User/Modbus/usart.c ****         FifoPush(&fifo_uart1_tx, data);
 200:User/Modbus/usart.c ****         
 201:User/Modbus/usart.c ****         /* Trig UART Tx interrupt to start sending the FIFO contents */
 202:User/Modbus/usart.c ****         __HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 203:User/Modbus/usart.c **** 
 204:User/Modbus/usart.c ****         __set_PRIMASK(old_primask);
 205:User/Modbus/usart.c ****         return 0;       /* OK */
 206:User/Modbus/usart.c ****     }
 207:User/Modbus/usart.c **** 
ARM GAS  /tmp/cc4ODrRp.s 			page 25


 208:User/Modbus/usart.c ****     __set_PRIMASK(old_primask);
 732              		.loc 1 208 5 is_stmt 1 view .LVU202
 733              	.LVL50:
 734              	.LBB35:
 735              	.LBI35:
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 736              		.loc 2 412 27 view .LVU203
 737              	.LBB36:
 738              		.loc 2 414 3 view .LVU204
 739              		.syntax unified
 740              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 741 0012 85F31088 		MSR primask, r5
 742              	@ 0 "" 2
 743              	.LVL51:
 744              		.loc 2 414 3 is_stmt 0 view .LVU205
 745              		.thumb
 746              		.syntax unified
 747              	.LBE36:
 748              	.LBE35:
 209:User/Modbus/usart.c ****     return 1;   /* Busy */
 749              		.loc 1 209 5 is_stmt 1 view .LVU206
 750              		.loc 1 209 12 is_stmt 0 view .LVU207
 751 0016 0120     		movs	r0, #1
 752              	.L40:
 210:User/Modbus/usart.c **** }
 753              		.loc 1 210 1 view .LVU208
 754 0018 38BD     		pop	{r3, r4, r5, pc}
 755              	.LVL52:
 756              	.L42:
 199:User/Modbus/usart.c ****         
 757              		.loc 1 199 9 is_stmt 1 view .LVU209
 758 001a 2146     		mov	r1, r4
 759 001c 0648     		ldr	r0, .L43
 760 001e FFF7FEFF 		bl	FifoPush
 761              	.LVL53:
 202:User/Modbus/usart.c **** 
 762              		.loc 1 202 9 view .LVU210
 763 0022 064B     		ldr	r3, .L43+4
 764 0024 1A68     		ldr	r2, [r3]
 765 0026 D368     		ldr	r3, [r2, #12]
 766 0028 43F04003 		orr	r3, r3, #64
 767 002c D360     		str	r3, [r2, #12]
 204:User/Modbus/usart.c ****         return 0;       /* OK */
 768              		.loc 1 204 9 view .LVU211
 769              	.LVL54:
 770              	.LBB37:
 771              	.LBI37:
 412:/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h **** {
 772              		.loc 2 412 27 view .LVU212
 773              	.LBB38:
 774              		.loc 2 414 3 view .LVU213
 775              		.syntax unified
 776              	@ 414 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Include/cmsis_gcc.h
 777 002e 85F31088 		MSR primask, r5
 778              	@ 0 "" 2
 779              	.LVL55:
 780              		.loc 2 414 3 is_stmt 0 view .LVU214
ARM GAS  /tmp/cc4ODrRp.s 			page 26


 781              		.thumb
 782              		.syntax unified
 783              	.LBE38:
 784              	.LBE37:
 205:User/Modbus/usart.c ****     }
 785              		.loc 1 205 9 is_stmt 1 view .LVU215
 205:User/Modbus/usart.c ****     }
 786              		.loc 1 205 16 is_stmt 0 view .LVU216
 787 0032 0020     		movs	r0, #0
 788 0034 F0E7     		b	.L40
 789              	.L44:
 790 0036 00BF     		.align	2
 791              	.L43:
 792 0038 00000000 		.word	.LANCHOR2
 793 003c 00000000 		.word	.LANCHOR0
 794              		.cfi_endproc
 795              	.LFE201:
 797              		.section	.text.Uart1_Send_Data,"ax",%progbits
 798              		.align	1
 799              		.global	Uart1_Send_Data
 800              		.syntax unified
 801              		.thumb
 802              		.thumb_func
 803              		.fpu softvfp
 805              	Uart1_Send_Data:
 806              	.LVL56:
 807              	.LFB202:
 211:User/Modbus/usart.c **** 
 212:User/Modbus/usart.c **** 
 213:User/Modbus/usart.c **** /**
 214:User/Modbus/usart.c ****  * [Uart_Rs485_Send_Data description]
 215:User/Modbus/usart.c ****  */
 216:User/Modbus/usart.c **** void Uart1_Send_Data(uint8_t *data, uint16_t length)
 217:User/Modbus/usart.c **** {
 808              		.loc 1 217 1 is_stmt 1 view -0
 809              		.cfi_startproc
 810              		@ args = 0, pretend = 0, frame = 0
 811              		@ frame_needed = 0, uses_anonymous_args = 0
 812              		.loc 1 217 1 is_stmt 0 view .LVU218
 813 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 814              	.LCFI11:
 815              		.cfi_def_cfa_offset 24
 816              		.cfi_offset 3, -24
 817              		.cfi_offset 4, -20
 818              		.cfi_offset 5, -16
 819              		.cfi_offset 6, -12
 820              		.cfi_offset 7, -8
 821              		.cfi_offset 14, -4
 822 0002 0646     		mov	r6, r0
 823 0004 0F46     		mov	r7, r1
 218:User/Modbus/usart.c ****     uint32_t retry_count;
 824              		.loc 1 218 5 is_stmt 1 view .LVU219
 219:User/Modbus/usart.c **** 
 220:User/Modbus/usart.c ****     for (uint32_t i = 0; i < length; ++i)
 825              		.loc 1 220 5 view .LVU220
 826              	.LBB39:
 827              		.loc 1 220 10 view .LVU221
ARM GAS  /tmp/cc4ODrRp.s 			page 27


 828              	.LVL57:
 829              		.loc 1 220 19 is_stmt 0 view .LVU222
 830 0006 0025     		movs	r5, #0
 831              		.loc 1 220 5 view .LVU223
 832 0008 00E0     		b	.L46
 833              	.LVL58:
 834              	.L47:
 835              		.loc 1 220 38 is_stmt 1 discriminator 2 view .LVU224
 836 000a 0135     		adds	r5, r5, #1
 837              	.LVL59:
 838              	.L46:
 839              		.loc 1 220 26 discriminator 1 view .LVU225
 840              		.loc 1 220 5 is_stmt 0 discriminator 1 view .LVU226
 841 000c AF42     		cmp	r7, r5
 842 000e 09D9     		bls	.L52
 221:User/Modbus/usart.c ****     {
 222:User/Modbus/usart.c ****         retry_count = 0;
 843              		.loc 1 222 21 view .LVU227
 844 0010 0024     		movs	r4, #0
 845              	.L49:
 846              	.LVL60:
 223:User/Modbus/usart.c ****         while(Uart1_Put_Char(data[i]))        /* Busy */
 847              		.loc 1 223 14 is_stmt 1 view .LVU228
 848              		.loc 1 223 15 is_stmt 0 view .LVU229
 849 0012 705D     		ldrb	r0, [r6, r5]	@ zero_extendqisi2
 850 0014 FFF7FEFF 		bl	Uart1_Put_Char
 851              	.LVL61:
 852              		.loc 1 223 14 view .LVU230
 853 0018 0028     		cmp	r0, #0
 854 001a F6D0     		beq	.L47
 224:User/Modbus/usart.c ****         {
 225:User/Modbus/usart.c ****             retry_count++;
 855              		.loc 1 225 13 is_stmt 1 view .LVU231
 856              		.loc 1 225 24 is_stmt 0 view .LVU232
 857 001c 0134     		adds	r4, r4, #1
 858              	.LVL62:
 226:User/Modbus/usart.c ****             if (retry_count > 5)
 859              		.loc 1 226 13 is_stmt 1 view .LVU233
 860              		.loc 1 226 16 is_stmt 0 view .LVU234
 861 001e 052C     		cmp	r4, #5
 862 0020 F7D9     		bls	.L49
 863 0022 F2E7     		b	.L47
 864              	.LVL63:
 865              	.L52:
 866              		.loc 1 226 16 view .LVU235
 867              	.LBE39:
 227:User/Modbus/usart.c ****                 break;
 228:User/Modbus/usart.c ****         }
 229:User/Modbus/usart.c ****     }
 230:User/Modbus/usart.c **** }
 868              		.loc 1 230 1 view .LVU236
 869 0024 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 870              		.loc 1 230 1 view .LVU237
 871              		.cfi_endproc
 872              	.LFE202:
 874              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 875              		.align	1
ARM GAS  /tmp/cc4ODrRp.s 			page 28


 876              		.global	HAL_UART_RxCpltCallback
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 880              		.fpu softvfp
 882              	HAL_UART_RxCpltCallback:
 883              	.LVL64:
 884              	.LFB203:
 231:User/Modbus/usart.c **** 
 232:User/Modbus/usart.c **** 
 233:User/Modbus/usart.c **** /**
 234:User/Modbus/usart.c ****  * DMA Rx complete AND DMA Rx Timeout function
 235:User/Modbus/usart.c ****  * Timeout event: duoc tao ra sau UART IDLE IT + DMA Timeout value
 236:User/Modbus/usart.c ****  * Callback nay duoc goi trong 2 th:
 237:User/Modbus/usart.c ****  *     1. Khi DMA nhan du SIZE (TC flag)
 238:User/Modbus/usart.c ****  *     2. Khi timeout xay ra 
 239:User/Modbus/usart.c ****  *     
 240:User/Modbus/usart.c ****  * @param huart [description]
 241:User/Modbus/usart.c ****  */
 242:User/Modbus/usart.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 243:User/Modbus/usart.c **** {
 885              		.loc 1 243 1 is_stmt 1 view -0
 886              		.cfi_startproc
 887              		@ args = 0, pretend = 0, frame = 0
 888              		@ frame_needed = 0, uses_anonymous_args = 0
 889              		@ link register save eliminated.
 890              		.loc 1 243 1 is_stmt 0 view .LVU239
 891 0000 70B4     		push	{r4, r5, r6}
 892              	.LCFI12:
 893              		.cfi_def_cfa_offset 12
 894              		.cfi_offset 4, -12
 895              		.cfi_offset 5, -8
 896              		.cfi_offset 6, -4
 244:User/Modbus/usart.c ****     uint16_t start, length;
 897              		.loc 1 244 5 is_stmt 1 view .LVU240
 245:User/Modbus/usart.c ****     uint16_t curr_cnt;
 898              		.loc 1 245 5 view .LVU241
 246:User/Modbus/usart.c **** 
 247:User/Modbus/usart.c ****     curr_cnt = __HAL_DMA_GET_COUNTER(huart->hdmarx);       /* So byte con lai */
 899              		.loc 1 247 5 view .LVU242
 900              		.loc 1 247 16 is_stmt 0 view .LVU243
 901 0002 836B     		ldr	r3, [r0, #56]
 902 0004 1B68     		ldr	r3, [r3]
 903 0006 5A68     		ldr	r2, [r3, #4]
 904              		.loc 1 247 14 view .LVU244
 905 0008 92B2     		uxth	r2, r2
 906              	.LVL65:
 248:User/Modbus/usart.c **** 
 249:User/Modbus/usart.c ****     if (huart->Instance == USART1)
 907              		.loc 1 249 5 is_stmt 1 view .LVU245
 908              		.loc 1 249 14 is_stmt 0 view .LVU246
 909 000a 0168     		ldr	r1, [r0]
 910              		.loc 1 249 8 view .LVU247
 911 000c 5C4B     		ldr	r3, .L80
 912 000e 9942     		cmp	r1, r3
 913 0010 20D0     		beq	.L77
 250:User/Modbus/usart.c ****     {
ARM GAS  /tmp/cc4ODrRp.s 			page 29


 251:User/Modbus/usart.c ****     	if (dma_uart1_rx.flag && curr_cnt == DMA_BUF_SIZE)
 252:User/Modbus/usart.c **** 	    {
 253:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 254:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 255:User/Modbus/usart.c **** 	        return;
 256:User/Modbus/usart.c **** 	    }  
 257:User/Modbus/usart.c **** 
 258:User/Modbus/usart.c **** 	    /* Determine start position in DMA buffer based on previous counter value */
 259:User/Modbus/usart.c **** 	    start = (dma_uart1_rx.prev_cnt < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart1_rx.prev_cnt) : 0;
 260:User/Modbus/usart.c **** 
 261:User/Modbus/usart.c **** 	    if (dma_uart1_rx.flag)          /* Timeout event */
 262:User/Modbus/usart.c **** 	    {
 263:User/Modbus/usart.c **** 	        length = (dma_uart1_rx.prev_cnt < DMA_BUF_SIZE) ? (dma_uart1_rx.prev_cnt - curr_cnt) : (DM
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 265:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 266:User/Modbus/usart.c **** 	        /* Push to Fifo */
 267:User/Modbus/usart.c **** 	        for(uint32_t i = 0; i < length; ++i)
 268:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 269:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 270:User/Modbus/usart.c **** 	    }
 271:User/Modbus/usart.c **** 	    else        /* DMA Rx Complete event */
 272:User/Modbus/usart.c **** 	    {
 273:User/Modbus/usart.c **** 	        length = DMA_BUF_SIZE - start;
 274:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = DMA_BUF_SIZE;
 275:User/Modbus/usart.c **** 
 276:User/Modbus/usart.c **** 	        /* Push to Fifo */
 277:User/Modbus/usart.c **** 	        for(uint32_t i = 0; i < length; ++i)
 278:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 279:User/Modbus/usart.c **** 	    }
 280:User/Modbus/usart.c ****     }
 281:User/Modbus/usart.c ****     else
 282:User/Modbus/usart.c ****     {
 283:User/Modbus/usart.c ****     	if (dma_uart2_rx.flag && curr_cnt == DMA_BUF_SIZE)
 914              		.loc 1 283 6 is_stmt 1 view .LVU248
 915              		.loc 1 283 22 is_stmt 0 view .LVU249
 916 0012 5C4B     		ldr	r3, .L80+4
 917 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 918              		.loc 1 283 9 view .LVU250
 919 0016 13B1     		cbz	r3, .L65
 920              		.loc 1 283 28 discriminator 1 view .LVU251
 921 0018 B2F5807F 		cmp	r2, #256
 922 001c 70D0     		beq	.L78
 923              	.L65:
 284:User/Modbus/usart.c ****         {
 285:User/Modbus/usart.c ****             dma_uart2_rx.state = 1;
 286:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 287:User/Modbus/usart.c ****             return;
 288:User/Modbus/usart.c ****         } 
 289:User/Modbus/usart.c ****     
 290:User/Modbus/usart.c ****         /* Determine start position in DMA buffer based on previous counter value */
 291:User/Modbus/usart.c ****         start = (dma_uart2_rx.prev_cnt < DMA_BUF_SIZE) ? (DMA_BUF_SIZE - dma_uart2_rx.prev_cnt) : 0
 924              		.loc 1 291 9 is_stmt 1 view .LVU252
 925              		.loc 1 291 30 is_stmt 0 view .LVU253
 926 001e 594B     		ldr	r3, .L80+4
 927 0020 B3F806C4 		ldrh	ip, [r3, #1030]
 928              		.loc 1 291 15 view .LVU254
 929 0024 BCF1FF0F 		cmp	ip, #255
ARM GAS  /tmp/cc4ODrRp.s 			page 30


 930 0028 71D8     		bhi	.L75
 931              		.loc 1 291 15 discriminator 1 view .LVU255
 932 002a CCF58073 		rsb	r3, ip, #256
 933 002e 9BB2     		uxth	r3, r3
 934              	.L66:
 935              	.LVL66:
 292:User/Modbus/usart.c **** 
 293:User/Modbus/usart.c ****         if (dma_uart2_rx.flag)          /* Timeout event */
 936              		.loc 1 293 9 is_stmt 1 discriminator 4 view .LVU256
 937              		.loc 1 293 25 is_stmt 0 discriminator 4 view .LVU257
 938 0030 5449     		ldr	r1, .L80+4
 939 0032 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 940              		.loc 1 293 12 discriminator 4 view .LVU258
 941 0034 0029     		cmp	r1, #0
 942 0036 00F08680 		beq	.L67
 294:User/Modbus/usart.c ****         {
 295:User/Modbus/usart.c ****             length = (dma_uart2_rx.prev_cnt < DMA_BUF_SIZE) ? (dma_uart2_rx.prev_cnt - curr_cnt) : 
 943              		.loc 1 295 13 is_stmt 1 view .LVU259
 944              		.loc 1 295 20 is_stmt 0 view .LVU260
 945 003a BCF1FF0F 		cmp	ip, #255
 946 003e 68D8     		bhi	.L68
 947              		.loc 1 295 20 discriminator 1 view .LVU261
 948 0040 ACEB020C 		sub	ip, ip, r2
 949 0044 1FFA8CFC 		uxth	ip, ip
 950              	.L69:
 951              	.LVL67:
 296:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = curr_cnt;    
 952              		.loc 1 296 13 is_stmt 1 discriminator 4 view .LVU262
 953              		.loc 1 296 35 is_stmt 0 discriminator 4 view .LVU263
 954 0048 4E48     		ldr	r0, .L80+4
 955              	.LVL68:
 956              		.loc 1 296 35 discriminator 4 view .LVU264
 957 004a A0F80624 		strh	r2, [r0, #1030]	@ movhi
 297:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 958              		.loc 1 297 13 is_stmt 1 discriminator 4 view .LVU265
 959              		.loc 1 297 31 is_stmt 0 discriminator 4 view .LVU266
 960 004e 0021     		movs	r1, #0
 961 0050 0170     		strb	r1, [r0]
 298:User/Modbus/usart.c ****             /* Push to Fifo */
 299:User/Modbus/usart.c ****             for(uint32_t i = 0; i < length; ++i)
 962              		.loc 1 299 13 is_stmt 1 discriminator 4 view .LVU267
 963              	.LBB40:
 964              		.loc 1 299 17 discriminator 4 view .LVU268
 965              	.LVL69:
 966              		.loc 1 299 13 is_stmt 0 discriminator 4 view .LVU269
 967 0052 70E0     		b	.L70
 968              	.LVL70:
 969              	.L77:
 970              		.loc 1 299 13 discriminator 4 view .LVU270
 971              	.LBE40:
 251:User/Modbus/usart.c **** 	    {
 972              		.loc 1 251 6 is_stmt 1 view .LVU271
 251:User/Modbus/usart.c **** 	    {
 973              		.loc 1 251 22 is_stmt 0 view .LVU272
 974 0054 4C4B     		ldr	r3, .L80+8
 975 0056 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 251:User/Modbus/usart.c **** 	    {
ARM GAS  /tmp/cc4ODrRp.s 			page 31


 976              		.loc 1 251 9 view .LVU273
 977 0058 13B1     		cbz	r3, .L55
 251:User/Modbus/usart.c **** 	    {
 978              		.loc 1 251 28 discriminator 1 view .LVU274
 979 005a B2F5807F 		cmp	r2, #256
 980 005e 08D0     		beq	.L79
 981              	.L55:
 259:User/Modbus/usart.c **** 
 982              		.loc 1 259 6 is_stmt 1 view .LVU275
 259:User/Modbus/usart.c **** 
 983              		.loc 1 259 27 is_stmt 0 view .LVU276
 984 0060 494B     		ldr	r3, .L80+8
 985 0062 B3F80644 		ldrh	r4, [r3, #1030]
 259:User/Modbus/usart.c **** 
 986              		.loc 1 259 12 view .LVU277
 987 0066 FF2C     		cmp	r4, #255
 988 0068 0AD8     		bhi	.L74
 259:User/Modbus/usart.c **** 
 989              		.loc 1 259 12 discriminator 1 view .LVU278
 990 006a C4F58073 		rsb	r3, r4, #256
 991 006e 9BB2     		uxth	r3, r3
 992 0070 07E0     		b	.L57
 993              	.L79:
 253:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 994              		.loc 1 253 10 is_stmt 1 view .LVU279
 253:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 995              		.loc 1 253 29 is_stmt 0 view .LVU280
 996 0072 454B     		ldr	r3, .L80+8
 997 0074 0122     		movs	r2, #1
 998              	.LVL71:
 253:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 999              		.loc 1 253 29 view .LVU281
 1000 0076 83F80124 		strb	r2, [r3, #1025]
 254:User/Modbus/usart.c **** 	        return;
 1001              		.loc 1 254 10 is_stmt 1 view .LVU282
 254:User/Modbus/usart.c **** 	        return;
 1002              		.loc 1 254 28 is_stmt 0 view .LVU283
 1003 007a 0022     		movs	r2, #0
 1004 007c 1A70     		strb	r2, [r3]
 255:User/Modbus/usart.c **** 	    }  
 1005              		.loc 1 255 10 is_stmt 1 view .LVU284
 1006 007e 60E0     		b	.L53
 1007              	.LVL72:
 1008              	.L74:
 259:User/Modbus/usart.c **** 
 1009              		.loc 1 259 12 is_stmt 0 view .LVU285
 1010 0080 0023     		movs	r3, #0
 1011              	.L57:
 1012              	.LVL73:
 261:User/Modbus/usart.c **** 	    {
 1013              		.loc 1 261 6 is_stmt 1 discriminator 4 view .LVU286
 261:User/Modbus/usart.c **** 	    {
 1014              		.loc 1 261 22 is_stmt 0 discriminator 4 view .LVU287
 1015 0082 4149     		ldr	r1, .L80+8
 1016 0084 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 261:User/Modbus/usart.c **** 	    {
 1017              		.loc 1 261 9 discriminator 4 view .LVU288
ARM GAS  /tmp/cc4ODrRp.s 			page 32


 1018 0086 09B3     		cbz	r1, .L58
 263:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1019              		.loc 1 263 10 is_stmt 1 view .LVU289
 263:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1020              		.loc 1 263 17 is_stmt 0 view .LVU290
 1021 0088 FF2C     		cmp	r4, #255
 1022 008a 07D8     		bhi	.L59
 263:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1023              		.loc 1 263 17 discriminator 1 view .LVU291
 1024 008c A41A     		subs	r4, r4, r2
 1025 008e A4B2     		uxth	r4, r4
 1026              	.L60:
 1027              	.LVL74:
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 1028              		.loc 1 264 10 is_stmt 1 discriminator 4 view .LVU292
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 1029              		.loc 1 264 32 is_stmt 0 discriminator 4 view .LVU293
 1030 0090 3D48     		ldr	r0, .L80+8
 1031              	.LVL75:
 264:User/Modbus/usart.c **** 	        dma_uart1_rx.flag = 0;
 1032              		.loc 1 264 32 discriminator 4 view .LVU294
 1033 0092 A0F80624 		strh	r2, [r0, #1030]	@ movhi
 265:User/Modbus/usart.c **** 	        /* Push to Fifo */
 1034              		.loc 1 265 10 is_stmt 1 discriminator 4 view .LVU295
 265:User/Modbus/usart.c **** 	        /* Push to Fifo */
 1035              		.loc 1 265 28 is_stmt 0 discriminator 4 view .LVU296
 1036 0096 0021     		movs	r1, #0
 1037 0098 0170     		strb	r1, [r0]
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1038              		.loc 1 267 10 is_stmt 1 discriminator 4 view .LVU297
 1039              	.LBB41:
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1040              		.loc 1 267 14 discriminator 4 view .LVU298
 1041              	.LVL76:
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1042              		.loc 1 267 10 is_stmt 0 discriminator 4 view .LVU299
 1043 009a 10E0     		b	.L61
 1044              	.LVL77:
 1045              	.L59:
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1046              		.loc 1 267 10 discriminator 4 view .LVU300
 1047              	.LBE41:
 263:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = curr_cnt;  
 1048              		.loc 1 263 17 discriminator 2 view .LVU301
 1049 009c C2F58074 		rsb	r4, r2, #256
 1050 00a0 A4B2     		uxth	r4, r4
 1051 00a2 F5E7     		b	.L60
 1052              	.LVL78:
 1053              	.L62:
 1054              	.LBB42:
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1055              		.loc 1 268 14 is_stmt 1 discriminator 3 view .LVU302
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1056              		.loc 1 268 74 is_stmt 0 discriminator 3 view .LVU303
 1057 00a4 5D1C     		adds	r5, r3, #1
 1058              	.LVL79:
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
ARM GAS  /tmp/cc4ODrRp.s 			page 33


 1059              		.loc 1 268 44 discriminator 3 view .LVU304
 1060 00a6 384A     		ldr	r2, .L80+8
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1061              		.loc 1 268 44 discriminator 3 view .LVU305
 1062 00a8 B2F80204 		ldrh	r0, [r2, #1026]
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1063              		.loc 1 268 51 discriminator 3 view .LVU306
 1064 00ac 461C     		adds	r6, r0, #1
 1065 00ae A2F80264 		strh	r6, [r2, #1026]	@ movhi
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1066              		.loc 1 268 68 discriminator 3 view .LVU307
 1067 00b2 364E     		ldr	r6, .L80+12
 1068 00b4 F35C     		ldrb	r3, [r6, r3]	@ zero_extendqisi2
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1069              		.loc 1 268 55 discriminator 3 view .LVU308
 1070 00b6 0244     		add	r2, r2, r0
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1071              		.loc 1 268 55 discriminator 3 view .LVU309
 1072 00b8 5370     		strb	r3, [r2, #1]
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1073              		.loc 1 267 42 is_stmt 1 discriminator 3 view .LVU310
 1074 00ba 0131     		adds	r1, r1, #1
 1075              	.LVL80:
 268:User/Modbus/usart.c **** 	        dma_uart1_rx.state = 1;
 1076              		.loc 1 268 74 is_stmt 0 discriminator 3 view .LVU311
 1077 00bc ABB2     		uxth	r3, r5
 1078              	.LVL81:
 1079              	.L61:
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1080              		.loc 1 267 30 is_stmt 1 discriminator 1 view .LVU312
 267:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1081              		.loc 1 267 10 is_stmt 0 discriminator 1 view .LVU313
 1082 00be 8C42     		cmp	r4, r1
 1083 00c0 F0D8     		bhi	.L62
 1084              	.LBE42:
 269:User/Modbus/usart.c **** 	    }
 1085              		.loc 1 269 10 is_stmt 1 view .LVU314
 269:User/Modbus/usart.c **** 	    }
 1086              		.loc 1 269 29 is_stmt 0 view .LVU315
 1087 00c2 314B     		ldr	r3, .L80+8
 1088              	.LVL82:
 269:User/Modbus/usart.c **** 	    }
 1089              		.loc 1 269 29 view .LVU316
 1090 00c4 0122     		movs	r2, #1
 1091 00c6 83F80124 		strb	r2, [r3, #1025]
 1092 00ca 3AE0     		b	.L53
 1093              	.LVL83:
 1094              	.L58:
 273:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = DMA_BUF_SIZE;
 1095              		.loc 1 273 10 is_stmt 1 view .LVU317
 273:User/Modbus/usart.c **** 	        dma_uart1_rx.prev_cnt = DMA_BUF_SIZE;
 1096              		.loc 1 273 17 is_stmt 0 view .LVU318
 1097 00cc C3F58076 		rsb	r6, r3, #256
 1098 00d0 B6B2     		uxth	r6, r6
 1099              	.LVL84:
 274:User/Modbus/usart.c **** 
 1100              		.loc 1 274 10 is_stmt 1 view .LVU319
ARM GAS  /tmp/cc4ODrRp.s 			page 34


 274:User/Modbus/usart.c **** 
 1101              		.loc 1 274 32 is_stmt 0 view .LVU320
 1102 00d2 2D4A     		ldr	r2, .L80+8
 1103              	.LVL85:
 274:User/Modbus/usart.c **** 
 1104              		.loc 1 274 32 view .LVU321
 1105 00d4 4FF48071 		mov	r1, #256
 1106 00d8 A2F80614 		strh	r1, [r2, #1030]	@ movhi
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1107              		.loc 1 277 10 is_stmt 1 view .LVU322
 1108              	.LBB43:
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1109              		.loc 1 277 14 view .LVU323
 1110              	.LVL86:
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1111              		.loc 1 277 23 is_stmt 0 view .LVU324
 1112 00dc 0021     		movs	r1, #0
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1113              		.loc 1 277 10 view .LVU325
 1114 00de 0CE0     		b	.L63
 1115              	.LVL87:
 1116              	.L64:
 278:User/Modbus/usart.c **** 	    }
 1117              		.loc 1 278 14 is_stmt 1 discriminator 3 view .LVU326
 278:User/Modbus/usart.c **** 	    }
 1118              		.loc 1 278 74 is_stmt 0 discriminator 3 view .LVU327
 1119 00e0 5C1C     		adds	r4, r3, #1
 1120              	.LVL88:
 278:User/Modbus/usart.c **** 	    }
 1121              		.loc 1 278 44 discriminator 3 view .LVU328
 1122 00e2 294A     		ldr	r2, .L80+8
 1123 00e4 B2F80204 		ldrh	r0, [r2, #1026]
 278:User/Modbus/usart.c **** 	    }
 1124              		.loc 1 278 51 discriminator 3 view .LVU329
 1125 00e8 451C     		adds	r5, r0, #1
 1126 00ea A2F80254 		strh	r5, [r2, #1026]	@ movhi
 278:User/Modbus/usart.c **** 	    }
 1127              		.loc 1 278 68 discriminator 3 view .LVU330
 1128 00ee 274D     		ldr	r5, .L80+12
 1129 00f0 EB5C     		ldrb	r3, [r5, r3]	@ zero_extendqisi2
 278:User/Modbus/usart.c **** 	    }
 1130              		.loc 1 278 55 discriminator 3 view .LVU331
 1131 00f2 0244     		add	r2, r2, r0
 1132 00f4 5370     		strb	r3, [r2, #1]
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1133              		.loc 1 277 42 is_stmt 1 discriminator 3 view .LVU332
 1134 00f6 0131     		adds	r1, r1, #1
 1135              	.LVL89:
 278:User/Modbus/usart.c **** 	    }
 1136              		.loc 1 278 74 is_stmt 0 discriminator 3 view .LVU333
 1137 00f8 A3B2     		uxth	r3, r4
 1138              	.LVL90:
 1139              	.L63:
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1140              		.loc 1 277 30 is_stmt 1 discriminator 1 view .LVU334
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1141              		.loc 1 277 10 is_stmt 0 discriminator 1 view .LVU335
ARM GAS  /tmp/cc4ODrRp.s 			page 35


 1142 00fa 8E42     		cmp	r6, r1
 1143 00fc F0D8     		bhi	.L64
 1144 00fe 20E0     		b	.L53
 1145              	.LVL91:
 1146              	.L78:
 277:User/Modbus/usart.c **** 	            dma_uart1_rx.data[dma_uart1_rx.length++] = dma_rx1_buf[start++];
 1147              		.loc 1 277 10 discriminator 1 view .LVU336
 1148              	.LBE43:
 285:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 1149              		.loc 1 285 13 is_stmt 1 view .LVU337
 285:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 1150              		.loc 1 285 32 is_stmt 0 view .LVU338
 1151 0100 204B     		ldr	r3, .L80+4
 1152 0102 0122     		movs	r2, #1
 1153              	.LVL92:
 285:User/Modbus/usart.c ****             dma_uart2_rx.flag = 0;
 1154              		.loc 1 285 32 view .LVU339
 1155 0104 83F80124 		strb	r2, [r3, #1025]
 286:User/Modbus/usart.c ****             return;
 1156              		.loc 1 286 13 is_stmt 1 view .LVU340
 286:User/Modbus/usart.c ****             return;
 1157              		.loc 1 286 31 is_stmt 0 view .LVU341
 1158 0108 0022     		movs	r2, #0
 1159 010a 1A70     		strb	r2, [r3]
 287:User/Modbus/usart.c ****         } 
 1160              		.loc 1 287 13 is_stmt 1 view .LVU342
 1161 010c 19E0     		b	.L53
 1162              	.LVL93:
 1163              	.L75:
 291:User/Modbus/usart.c **** 
 1164              		.loc 1 291 15 is_stmt 0 view .LVU343
 1165 010e 0023     		movs	r3, #0
 1166 0110 8EE7     		b	.L66
 1167              	.LVL94:
 1168              	.L68:
 295:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = curr_cnt;    
 1169              		.loc 1 295 20 discriminator 2 view .LVU344
 1170 0112 C2F5807C 		rsb	ip, r2, #256
 1171 0116 1FFA8CFC 		uxth	ip, ip
 1172 011a 95E7     		b	.L69
 1173              	.LVL95:
 1174              	.L71:
 1175              	.LBB44:
 300:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1176              		.loc 1 300 17 is_stmt 1 discriminator 3 view .LVU345
 1177              		.loc 1 300 77 is_stmt 0 discriminator 3 view .LVU346
 1178 011c 5C1C     		adds	r4, r3, #1
 1179              	.LVL96:
 1180              		.loc 1 300 47 discriminator 3 view .LVU347
 1181 011e 194A     		ldr	r2, .L80+4
 1182              		.loc 1 300 47 discriminator 3 view .LVU348
 1183 0120 B2F80204 		ldrh	r0, [r2, #1026]
 1184              		.loc 1 300 54 discriminator 3 view .LVU349
 1185 0124 451C     		adds	r5, r0, #1
 1186 0126 A2F80254 		strh	r5, [r2, #1026]	@ movhi
 1187              		.loc 1 300 71 discriminator 3 view .LVU350
 1188 012a 194D     		ldr	r5, .L80+16
ARM GAS  /tmp/cc4ODrRp.s 			page 36


 1189 012c EB5C     		ldrb	r3, [r5, r3]	@ zero_extendqisi2
 1190              		.loc 1 300 58 discriminator 3 view .LVU351
 1191 012e 0244     		add	r2, r2, r0
 1192              		.loc 1 300 58 discriminator 3 view .LVU352
 1193 0130 5370     		strb	r3, [r2, #1]
 299:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1194              		.loc 1 299 45 is_stmt 1 discriminator 3 view .LVU353
 1195 0132 0131     		adds	r1, r1, #1
 1196              	.LVL97:
 1197              		.loc 1 300 77 is_stmt 0 discriminator 3 view .LVU354
 1198 0134 A3B2     		uxth	r3, r4
 1199              	.LVL98:
 1200              	.L70:
 299:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1201              		.loc 1 299 33 is_stmt 1 discriminator 1 view .LVU355
 299:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1202              		.loc 1 299 13 is_stmt 0 discriminator 1 view .LVU356
 1203 0136 8C45     		cmp	ip, r1
 1204 0138 F0D8     		bhi	.L71
 1205              	.LBE44:
 301:User/Modbus/usart.c ****             dma_uart2_rx.state = 1;
 1206              		.loc 1 301 13 is_stmt 1 view .LVU357
 1207              		.loc 1 301 32 is_stmt 0 view .LVU358
 1208 013a 124B     		ldr	r3, .L80+4
 1209              	.LVL99:
 1210              		.loc 1 301 32 view .LVU359
 1211 013c 0122     		movs	r2, #1
 1212 013e 83F80124 		strb	r2, [r3, #1025]
 1213              	.LVL100:
 1214              	.L53:
 302:User/Modbus/usart.c ****         }
 303:User/Modbus/usart.c ****         else        /* DMA Rx Complete event */
 304:User/Modbus/usart.c ****         {
 305:User/Modbus/usart.c ****             length = DMA_BUF_SIZE - start;
 306:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = DMA_BUF_SIZE;
 307:User/Modbus/usart.c ****             /* Push to Fifo */
 308:User/Modbus/usart.c ****             for(uint32_t i = 0; i < length; ++i)
 309:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 310:User/Modbus/usart.c ****         }
 311:User/Modbus/usart.c ****     }
 312:User/Modbus/usart.c ****     
 313:User/Modbus/usart.c **** }
 1215              		.loc 1 313 1 view .LVU360
 1216 0142 70BC     		pop	{r4, r5, r6}
 1217              	.LCFI13:
 1218              		.cfi_remember_state
 1219              		.cfi_restore 6
 1220              		.cfi_restore 5
 1221              		.cfi_restore 4
 1222              		.cfi_def_cfa_offset 0
 1223 0144 7047     		bx	lr
 1224              	.LVL101:
 1225              	.L67:
 1226              	.LCFI14:
 1227              		.cfi_restore_state
 305:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = DMA_BUF_SIZE;
 1228              		.loc 1 305 13 is_stmt 1 view .LVU361
ARM GAS  /tmp/cc4ODrRp.s 			page 37


 305:User/Modbus/usart.c ****             dma_uart2_rx.prev_cnt = DMA_BUF_SIZE;
 1229              		.loc 1 305 20 is_stmt 0 view .LVU362
 1230 0146 C3F58075 		rsb	r5, r3, #256
 1231 014a ADB2     		uxth	r5, r5
 1232              	.LVL102:
 306:User/Modbus/usart.c ****             /* Push to Fifo */
 1233              		.loc 1 306 13 is_stmt 1 view .LVU363
 306:User/Modbus/usart.c ****             /* Push to Fifo */
 1234              		.loc 1 306 35 is_stmt 0 view .LVU364
 1235 014c 0D4A     		ldr	r2, .L80+4
 1236              	.LVL103:
 306:User/Modbus/usart.c ****             /* Push to Fifo */
 1237              		.loc 1 306 35 view .LVU365
 1238 014e 4FF48071 		mov	r1, #256
 1239 0152 A2F80614 		strh	r1, [r2, #1030]	@ movhi
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1240              		.loc 1 308 13 is_stmt 1 view .LVU366
 1241              	.LBB45:
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1242              		.loc 1 308 17 view .LVU367
 1243              	.LVL104:
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1244              		.loc 1 308 26 is_stmt 0 view .LVU368
 1245 0156 0021     		movs	r1, #0
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1246              		.loc 1 308 13 view .LVU369
 1247 0158 0EE0     		b	.L72
 1248              	.LVL105:
 1249              	.L73:
 309:User/Modbus/usart.c ****         }
 1250              		.loc 1 309 17 is_stmt 1 discriminator 3 view .LVU370
 309:User/Modbus/usart.c ****         }
 1251              		.loc 1 309 77 is_stmt 0 discriminator 3 view .LVU371
 1252 015a 03F1010C 		add	ip, r3, #1
 1253              	.LVL106:
 309:User/Modbus/usart.c ****         }
 1254              		.loc 1 309 47 discriminator 3 view .LVU372
 1255 015e 094A     		ldr	r2, .L80+4
 1256 0160 B2F80204 		ldrh	r0, [r2, #1026]
 309:User/Modbus/usart.c ****         }
 1257              		.loc 1 309 54 discriminator 3 view .LVU373
 1258 0164 441C     		adds	r4, r0, #1
 1259 0166 A2F80244 		strh	r4, [r2, #1026]	@ movhi
 309:User/Modbus/usart.c ****         }
 1260              		.loc 1 309 71 discriminator 3 view .LVU374
 1261 016a 094C     		ldr	r4, .L80+16
 1262 016c E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 309:User/Modbus/usart.c ****         }
 1263              		.loc 1 309 58 discriminator 3 view .LVU375
 1264 016e 0244     		add	r2, r2, r0
 1265 0170 5370     		strb	r3, [r2, #1]
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1266              		.loc 1 308 45 is_stmt 1 discriminator 3 view .LVU376
 1267 0172 0131     		adds	r1, r1, #1
 1268              	.LVL107:
 309:User/Modbus/usart.c ****         }
 1269              		.loc 1 309 77 is_stmt 0 discriminator 3 view .LVU377
ARM GAS  /tmp/cc4ODrRp.s 			page 38


 1270 0174 1FFA8CF3 		uxth	r3, ip
 1271              	.LVL108:
 1272              	.L72:
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1273              		.loc 1 308 33 is_stmt 1 discriminator 1 view .LVU378
 308:User/Modbus/usart.c ****                 dma_uart2_rx.data[dma_uart2_rx.length++] = dma_rx2_buf[start++];
 1274              		.loc 1 308 13 is_stmt 0 discriminator 1 view .LVU379
 1275 0178 8D42     		cmp	r5, r1
 1276 017a EED8     		bhi	.L73
 1277 017c E1E7     		b	.L53
 1278              	.L81:
 1279 017e 00BF     		.align	2
 1280              	.L80:
 1281 0180 00380140 		.word	1073821696
 1282 0184 00000000 		.word	.LANCHOR11
 1283 0188 00000000 		.word	.LANCHOR10
 1284 018c 00000000 		.word	.LANCHOR4
 1285 0190 00000000 		.word	.LANCHOR9
 1286              	.LBE45:
 1287              		.cfi_endproc
 1288              	.LFE203:
 1290              		.section	.text.HAL_UART_ErrorCallback,"ax",%progbits
 1291              		.align	1
 1292              		.global	HAL_UART_ErrorCallback
 1293              		.syntax unified
 1294              		.thumb
 1295              		.thumb_func
 1296              		.fpu softvfp
 1298              	HAL_UART_ErrorCallback:
 1299              	.LVL109:
 1300              	.LFB204:
 314:User/Modbus/usart.c **** 
 315:User/Modbus/usart.c **** 
 316:User/Modbus/usart.c **** void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 317:User/Modbus/usart.c **** {
 1301              		.loc 1 317 1 is_stmt 1 view -0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 0
 1304              		@ frame_needed = 0, uses_anonymous_args = 0
 1305              		.loc 1 317 1 is_stmt 0 view .LVU381
 1306 0000 08B5     		push	{r3, lr}
 1307              	.LCFI15:
 1308              		.cfi_def_cfa_offset 8
 1309              		.cfi_offset 3, -8
 1310              		.cfi_offset 14, -4
 318:User/Modbus/usart.c **** 	if (huart->Instance == USART1)
 1311              		.loc 1 318 2 is_stmt 1 view .LVU382
 1312              		.loc 1 318 11 is_stmt 0 view .LVU383
 1313 0002 0268     		ldr	r2, [r0]
 1314              		.loc 1 318 5 view .LVU384
 1315 0004 084B     		ldr	r3, .L87
 1316 0006 9A42     		cmp	r2, r3
 1317 0008 06D0     		beq	.L86
 319:User/Modbus/usart.c ****     	HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE);
 320:User/Modbus/usart.c ****    	else
 321:User/Modbus/usart.c ****    		HAL_UART_Receive_DMA(&huart2, (uint8_t*)dma_rx2_buf, DMA_BUF_SIZE);
 1318              		.loc 1 321 6 is_stmt 1 view .LVU385
ARM GAS  /tmp/cc4ODrRp.s 			page 39


 1319 000a 4FF48072 		mov	r2, #256
 1320 000e 0749     		ldr	r1, .L87+4
 1321 0010 0748     		ldr	r0, .L87+8
 1322              	.LVL110:
 1323              		.loc 1 321 6 is_stmt 0 view .LVU386
 1324 0012 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 1325              	.LVL111:
 1326              	.L82:
 322:User/Modbus/usart.c **** }
 1327              		.loc 1 322 1 view .LVU387
 1328 0016 08BD     		pop	{r3, pc}
 1329              	.LVL112:
 1330              	.L86:
 319:User/Modbus/usart.c ****     	HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE);
 1331              		.loc 1 319 6 is_stmt 1 view .LVU388
 1332 0018 4FF48072 		mov	r2, #256
 1333 001c 0549     		ldr	r1, .L87+12
 1334 001e 0648     		ldr	r0, .L87+16
 1335              	.LVL113:
 319:User/Modbus/usart.c ****     	HAL_UART_Receive_DMA(&huart1, (uint8_t*)dma_rx1_buf, DMA_BUF_SIZE);
 1336              		.loc 1 319 6 is_stmt 0 view .LVU389
 1337 0020 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 1338              	.LVL114:
 1339 0024 F7E7     		b	.L82
 1340              	.L88:
 1341 0026 00BF     		.align	2
 1342              	.L87:
 1343 0028 00380140 		.word	1073821696
 1344 002c 00000000 		.word	.LANCHOR9
 1345 0030 00000000 		.word	.LANCHOR5
 1346 0034 00000000 		.word	.LANCHOR4
 1347 0038 00000000 		.word	.LANCHOR0
 1348              		.cfi_endproc
 1349              	.LFE204:
 1351              		.section	.text.HAL_UART_TxCpltCallback,"ax",%progbits
 1352              		.align	1
 1353              		.global	HAL_UART_TxCpltCallback
 1354              		.syntax unified
 1355              		.thumb
 1356              		.thumb_func
 1357              		.fpu softvfp
 1359              	HAL_UART_TxCpltCallback:
 1360              	.LVL115:
 1361              	.LFB205:
 323:User/Modbus/usart.c **** 
 324:User/Modbus/usart.c **** void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 325:User/Modbus/usart.c **** {
 1362              		.loc 1 325 1 is_stmt 1 view -0
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 0
 1365              		@ frame_needed = 0, uses_anonymous_args = 0
 1366              		.loc 1 325 1 is_stmt 0 view .LVU391
 1367 0000 08B5     		push	{r3, lr}
 1368              	.LCFI16:
 1369              		.cfi_def_cfa_offset 8
 1370              		.cfi_offset 3, -8
 1371              		.cfi_offset 14, -4
ARM GAS  /tmp/cc4ODrRp.s 			page 40


 326:User/Modbus/usart.c **** 	if (huart->Instance == USART1)
 1372              		.loc 1 326 2 is_stmt 1 view .LVU392
 1373              		.loc 1 326 11 is_stmt 0 view .LVU393
 1374 0002 0268     		ldr	r2, [r0]
 1375              		.loc 1 326 5 view .LVU394
 1376 0004 104B     		ldr	r3, .L95
 1377 0006 9A42     		cmp	r2, r3
 1378 0008 04D0     		beq	.L93
 327:User/Modbus/usart.c **** 	{
 328:User/Modbus/usart.c **** 		if (!IsFifoEmpty(&fifo_uart1_tx)) 
 329:User/Modbus/usart.c **** 	    {
 330:User/Modbus/usart.c **** 	        tx1_data = FifoPop(&fifo_uart1_tx);
 331:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 332:User/Modbus/usart.c **** 	    } 
 333:User/Modbus/usart.c **** 	}
 334:User/Modbus/usart.c **** 	else
 335:User/Modbus/usart.c **** 	{
 336:User/Modbus/usart.c **** 		if (!IsFifoEmpty(&fifo_uart2_tx)) 
 1379              		.loc 1 336 3 is_stmt 1 view .LVU395
 1380              		.loc 1 336 8 is_stmt 0 view .LVU396
 1381 000a 1048     		ldr	r0, .L95+4
 1382              	.LVL116:
 1383              		.loc 1 336 8 view .LVU397
 1384 000c FFF7FEFF 		bl	IsFifoEmpty
 1385              	.LVL117:
 1386              		.loc 1 336 6 view .LVU398
 1387 0010 78B1     		cbz	r0, .L94
 1388              	.L89:
 337:User/Modbus/usart.c ****         {
 338:User/Modbus/usart.c ****             tx2_data = FifoPop(&fifo_uart2_tx);
 339:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 340:User/Modbus/usart.c ****         }
 341:User/Modbus/usart.c **** 	}
 342:User/Modbus/usart.c ****     
 343:User/Modbus/usart.c **** }
 1389              		.loc 1 343 1 view .LVU399
 1390 0012 08BD     		pop	{r3, pc}
 1391              	.LVL118:
 1392              	.L93:
 328:User/Modbus/usart.c **** 	    {
 1393              		.loc 1 328 3 is_stmt 1 view .LVU400
 328:User/Modbus/usart.c **** 	    {
 1394              		.loc 1 328 8 is_stmt 0 view .LVU401
 1395 0014 0E48     		ldr	r0, .L95+8
 1396              	.LVL119:
 328:User/Modbus/usart.c **** 	    {
 1397              		.loc 1 328 8 view .LVU402
 1398 0016 FFF7FEFF 		bl	IsFifoEmpty
 1399              	.LVL120:
 328:User/Modbus/usart.c **** 	    {
 1400              		.loc 1 328 6 view .LVU403
 1401 001a 0028     		cmp	r0, #0
 1402 001c F9D1     		bne	.L89
 330:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 1403              		.loc 1 330 10 is_stmt 1 view .LVU404
 330:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 1404              		.loc 1 330 21 is_stmt 0 view .LVU405
ARM GAS  /tmp/cc4ODrRp.s 			page 41


 1405 001e 0C48     		ldr	r0, .L95+8
 1406 0020 FFF7FEFF 		bl	FifoPop
 1407              	.LVL121:
 330:User/Modbus/usart.c **** 	        HAL_UART_Transmit_IT(&huart1, &tx1_data, 1);
 1408              		.loc 1 330 19 view .LVU406
 1409 0024 0B49     		ldr	r1, .L95+12
 1410 0026 0870     		strb	r0, [r1]
 331:User/Modbus/usart.c **** 	    } 
 1411              		.loc 1 331 10 is_stmt 1 view .LVU407
 1412 0028 0122     		movs	r2, #1
 1413 002a 0B48     		ldr	r0, .L95+16
 1414 002c FFF7FEFF 		bl	HAL_UART_Transmit_IT
 1415              	.LVL122:
 1416 0030 EFE7     		b	.L89
 1417              	.L94:
 338:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 1418              		.loc 1 338 13 view .LVU408
 338:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 1419              		.loc 1 338 24 is_stmt 0 view .LVU409
 1420 0032 0648     		ldr	r0, .L95+4
 1421 0034 FFF7FEFF 		bl	FifoPop
 1422              	.LVL123:
 338:User/Modbus/usart.c ****             HAL_UART_Transmit_IT(&huart2, &tx2_data, 1);
 1423              		.loc 1 338 22 view .LVU410
 1424 0038 0849     		ldr	r1, .L95+20
 1425 003a 0870     		strb	r0, [r1]
 339:User/Modbus/usart.c ****         }
 1426              		.loc 1 339 13 is_stmt 1 view .LVU411
 1427 003c 0122     		movs	r2, #1
 1428 003e 0848     		ldr	r0, .L95+24
 1429 0040 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 1430              	.LVL124:
 1431              		.loc 1 343 1 is_stmt 0 view .LVU412
 1432 0044 E5E7     		b	.L89
 1433              	.L96:
 1434 0046 00BF     		.align	2
 1435              	.L95:
 1436 0048 00380140 		.word	1073821696
 1437 004c 00000000 		.word	.LANCHOR7
 1438 0050 00000000 		.word	.LANCHOR2
 1439 0054 00000000 		.word	.LANCHOR12
 1440 0058 00000000 		.word	.LANCHOR0
 1441 005c 00000000 		.word	.LANCHOR13
 1442 0060 00000000 		.word	.LANCHOR5
 1443              		.cfi_endproc
 1444              	.LFE205:
 1446              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1447              		.align	1
 1448              		.global	HAL_UART_MspInit
 1449              		.syntax unified
 1450              		.thumb
 1451              		.thumb_func
 1452              		.fpu softvfp
 1454              	HAL_UART_MspInit:
 1455              	.LVL125:
 1456              	.LFB206:
 344:User/Modbus/usart.c **** 
ARM GAS  /tmp/cc4ODrRp.s 			page 42


 345:User/Modbus/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 346:User/Modbus/usart.c **** {
 1457              		.loc 1 346 1 is_stmt 1 view -0
 1458              		.cfi_startproc
 1459              		@ args = 0, pretend = 0, frame = 32
 1460              		@ frame_needed = 0, uses_anonymous_args = 0
 1461              		.loc 1 346 1 is_stmt 0 view .LVU414
 1462 0000 10B5     		push	{r4, lr}
 1463              	.LCFI17:
 1464              		.cfi_def_cfa_offset 8
 1465              		.cfi_offset 4, -8
 1466              		.cfi_offset 14, -4
 1467 0002 88B0     		sub	sp, sp, #32
 1468              	.LCFI18:
 1469              		.cfi_def_cfa_offset 40
 347:User/Modbus/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1470              		.loc 1 347 3 is_stmt 1 view .LVU415
 1471              		.loc 1 347 20 is_stmt 0 view .LVU416
 1472 0004 0023     		movs	r3, #0
 1473 0006 0493     		str	r3, [sp, #16]
 1474 0008 0593     		str	r3, [sp, #20]
 1475 000a 0693     		str	r3, [sp, #24]
 1476 000c 0793     		str	r3, [sp, #28]
 348:User/Modbus/usart.c ****   if(huart->Instance==USART1)
 1477              		.loc 1 348 3 is_stmt 1 view .LVU417
 1478              		.loc 1 348 11 is_stmt 0 view .LVU418
 1479 000e 0368     		ldr	r3, [r0]
 1480              		.loc 1 348 5 view .LVU419
 1481 0010 2C4A     		ldr	r2, .L103
 1482 0012 9342     		cmp	r3, r2
 1483 0014 04D0     		beq	.L101
 349:User/Modbus/usart.c ****   {
 350:User/Modbus/usart.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 351:User/Modbus/usart.c **** 
 352:User/Modbus/usart.c ****   /* USER CODE END USART1_MspInit 0 */
 353:User/Modbus/usart.c ****     /* Peripheral clock enable */
 354:User/Modbus/usart.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 355:User/Modbus/usart.c ****   
 356:User/Modbus/usart.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 357:User/Modbus/usart.c ****     /**USART1 GPIO Configuration    
 358:User/Modbus/usart.c ****     PA9     ------> USART1_TX
 359:User/Modbus/usart.c ****     PA10     ------> USART1_RX 
 360:User/Modbus/usart.c ****     */
 361:User/Modbus/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 362:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 363:User/Modbus/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 364:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 365:User/Modbus/usart.c **** 
 366:User/Modbus/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 367:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 368:User/Modbus/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 369:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 370:User/Modbus/usart.c **** 
 371:User/Modbus/usart.c ****   }
 372:User/Modbus/usart.c ****   else if(huart->Instance==USART2)
 1484              		.loc 1 372 8 is_stmt 1 view .LVU420
 1485              		.loc 1 372 10 is_stmt 0 view .LVU421
ARM GAS  /tmp/cc4ODrRp.s 			page 43


 1486 0016 2C4A     		ldr	r2, .L103+4
 1487 0018 9342     		cmp	r3, r2
 1488 001a 2BD0     		beq	.L102
 1489              	.LVL126:
 1490              	.L97:
 373:User/Modbus/usart.c ****   {
 374:User/Modbus/usart.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 375:User/Modbus/usart.c ****   
 376:User/Modbus/usart.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 377:User/Modbus/usart.c ****     /**USART2 GPIO Configuration    
 378:User/Modbus/usart.c ****     PA2     ------> USART2_TX
 379:User/Modbus/usart.c ****     PA3     ------> USART2_RX 
 380:User/Modbus/usart.c ****     */
 381:User/Modbus/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 382:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 383:User/Modbus/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 384:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 385:User/Modbus/usart.c **** 
 386:User/Modbus/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 387:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 388:User/Modbus/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 390:User/Modbus/usart.c **** 
 391:User/Modbus/usart.c ****   }
 392:User/Modbus/usart.c **** 
 393:User/Modbus/usart.c **** }
 1491              		.loc 1 393 1 view .LVU422
 1492 001c 08B0     		add	sp, sp, #32
 1493              	.LCFI19:
 1494              		.cfi_remember_state
 1495              		.cfi_def_cfa_offset 8
 1496              		@ sp needed
 1497 001e 10BD     		pop	{r4, pc}
 1498              	.LVL127:
 1499              	.L101:
 1500              	.LCFI20:
 1501              		.cfi_restore_state
 354:User/Modbus/usart.c ****   
 1502              		.loc 1 354 5 is_stmt 1 view .LVU423
 1503              	.LBB46:
 354:User/Modbus/usart.c ****   
 1504              		.loc 1 354 5 view .LVU424
 354:User/Modbus/usart.c ****   
 1505              		.loc 1 354 5 view .LVU425
 1506 0020 2A4B     		ldr	r3, .L103+8
 1507 0022 9A69     		ldr	r2, [r3, #24]
 1508 0024 42F48042 		orr	r2, r2, #16384
 1509 0028 9A61     		str	r2, [r3, #24]
 354:User/Modbus/usart.c ****   
 1510              		.loc 1 354 5 view .LVU426
 1511 002a 9A69     		ldr	r2, [r3, #24]
 1512 002c 02F48042 		and	r2, r2, #16384
 1513 0030 0092     		str	r2, [sp]
 354:User/Modbus/usart.c ****   
 1514              		.loc 1 354 5 view .LVU427
 1515 0032 009A     		ldr	r2, [sp]
 1516              	.LBE46:
ARM GAS  /tmp/cc4ODrRp.s 			page 44


 354:User/Modbus/usart.c ****   
 1517              		.loc 1 354 5 view .LVU428
 356:User/Modbus/usart.c ****     /**USART1 GPIO Configuration    
 1518              		.loc 1 356 5 view .LVU429
 1519              	.LBB47:
 356:User/Modbus/usart.c ****     /**USART1 GPIO Configuration    
 1520              		.loc 1 356 5 view .LVU430
 356:User/Modbus/usart.c ****     /**USART1 GPIO Configuration    
 1521              		.loc 1 356 5 view .LVU431
 1522 0034 9A69     		ldr	r2, [r3, #24]
 1523 0036 42F00402 		orr	r2, r2, #4
 1524 003a 9A61     		str	r2, [r3, #24]
 356:User/Modbus/usart.c ****     /**USART1 GPIO Configuration    
 1525              		.loc 1 356 5 view .LVU432
 1526 003c 9B69     		ldr	r3, [r3, #24]
 1527 003e 03F00403 		and	r3, r3, #4
 1528 0042 0193     		str	r3, [sp, #4]
 356:User/Modbus/usart.c ****     /**USART1 GPIO Configuration    
 1529              		.loc 1 356 5 view .LVU433
 1530 0044 019B     		ldr	r3, [sp, #4]
 1531              	.LBE47:
 356:User/Modbus/usart.c ****     /**USART1 GPIO Configuration    
 1532              		.loc 1 356 5 view .LVU434
 361:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1533              		.loc 1 361 5 view .LVU435
 361:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1534              		.loc 1 361 25 is_stmt 0 view .LVU436
 1535 0046 4FF40073 		mov	r3, #512
 1536 004a 0493     		str	r3, [sp, #16]
 362:User/Modbus/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1537              		.loc 1 362 5 is_stmt 1 view .LVU437
 362:User/Modbus/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1538              		.loc 1 362 26 is_stmt 0 view .LVU438
 1539 004c 0223     		movs	r3, #2
 1540 004e 0593     		str	r3, [sp, #20]
 363:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1541              		.loc 1 363 5 is_stmt 1 view .LVU439
 363:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1542              		.loc 1 363 27 is_stmt 0 view .LVU440
 1543 0050 0323     		movs	r3, #3
 1544 0052 0793     		str	r3, [sp, #28]
 364:User/Modbus/usart.c **** 
 1545              		.loc 1 364 5 is_stmt 1 view .LVU441
 1546 0054 1E4C     		ldr	r4, .L103+12
 1547 0056 04A9     		add	r1, sp, #16
 1548 0058 2046     		mov	r0, r4
 1549              	.LVL128:
 364:User/Modbus/usart.c **** 
 1550              		.loc 1 364 5 is_stmt 0 view .LVU442
 1551 005a FFF7FEFF 		bl	HAL_GPIO_Init
 1552              	.LVL129:
 366:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1553              		.loc 1 366 5 is_stmt 1 view .LVU443
 366:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1554              		.loc 1 366 25 is_stmt 0 view .LVU444
 1555 005e 4FF48063 		mov	r3, #1024
 1556 0062 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/cc4ODrRp.s 			page 45


 367:User/Modbus/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1557              		.loc 1 367 5 is_stmt 1 view .LVU445
 367:User/Modbus/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1558              		.loc 1 367 26 is_stmt 0 view .LVU446
 1559 0064 0023     		movs	r3, #0
 1560 0066 0593     		str	r3, [sp, #20]
 368:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1561              		.loc 1 368 5 is_stmt 1 view .LVU447
 368:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1562              		.loc 1 368 26 is_stmt 0 view .LVU448
 1563 0068 0693     		str	r3, [sp, #24]
 369:User/Modbus/usart.c **** 
 1564              		.loc 1 369 5 is_stmt 1 view .LVU449
 1565 006a 04A9     		add	r1, sp, #16
 1566 006c 2046     		mov	r0, r4
 1567 006e FFF7FEFF 		bl	HAL_GPIO_Init
 1568              	.LVL130:
 1569 0072 D3E7     		b	.L97
 1570              	.LVL131:
 1571              	.L102:
 374:User/Modbus/usart.c ****   
 1572              		.loc 1 374 5 view .LVU450
 1573              	.LBB48:
 374:User/Modbus/usart.c ****   
 1574              		.loc 1 374 5 view .LVU451
 374:User/Modbus/usart.c ****   
 1575              		.loc 1 374 5 view .LVU452
 1576 0074 154B     		ldr	r3, .L103+8
 1577 0076 DA69     		ldr	r2, [r3, #28]
 1578 0078 42F40032 		orr	r2, r2, #131072
 1579 007c DA61     		str	r2, [r3, #28]
 374:User/Modbus/usart.c ****   
 1580              		.loc 1 374 5 view .LVU453
 1581 007e DA69     		ldr	r2, [r3, #28]
 1582 0080 02F40032 		and	r2, r2, #131072
 1583 0084 0292     		str	r2, [sp, #8]
 374:User/Modbus/usart.c ****   
 1584              		.loc 1 374 5 view .LVU454
 1585 0086 029A     		ldr	r2, [sp, #8]
 1586              	.LBE48:
 374:User/Modbus/usart.c ****   
 1587              		.loc 1 374 5 view .LVU455
 376:User/Modbus/usart.c ****     /**USART2 GPIO Configuration    
 1588              		.loc 1 376 5 view .LVU456
 1589              	.LBB49:
 376:User/Modbus/usart.c ****     /**USART2 GPIO Configuration    
 1590              		.loc 1 376 5 view .LVU457
 376:User/Modbus/usart.c ****     /**USART2 GPIO Configuration    
 1591              		.loc 1 376 5 view .LVU458
 1592 0088 9A69     		ldr	r2, [r3, #24]
 1593 008a 42F00402 		orr	r2, r2, #4
 1594 008e 9A61     		str	r2, [r3, #24]
 376:User/Modbus/usart.c ****     /**USART2 GPIO Configuration    
 1595              		.loc 1 376 5 view .LVU459
 1596 0090 9B69     		ldr	r3, [r3, #24]
 1597 0092 03F00403 		and	r3, r3, #4
 1598 0096 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/cc4ODrRp.s 			page 46


 376:User/Modbus/usart.c ****     /**USART2 GPIO Configuration    
 1599              		.loc 1 376 5 view .LVU460
 1600 0098 039B     		ldr	r3, [sp, #12]
 1601              	.LBE49:
 376:User/Modbus/usart.c ****     /**USART2 GPIO Configuration    
 1602              		.loc 1 376 5 view .LVU461
 381:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1603              		.loc 1 381 5 view .LVU462
 381:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1604              		.loc 1 381 25 is_stmt 0 view .LVU463
 1605 009a 0423     		movs	r3, #4
 1606 009c 0493     		str	r3, [sp, #16]
 382:User/Modbus/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1607              		.loc 1 382 5 is_stmt 1 view .LVU464
 382:User/Modbus/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1608              		.loc 1 382 26 is_stmt 0 view .LVU465
 1609 009e 0223     		movs	r3, #2
 1610 00a0 0593     		str	r3, [sp, #20]
 383:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1611              		.loc 1 383 5 is_stmt 1 view .LVU466
 383:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1612              		.loc 1 383 27 is_stmt 0 view .LVU467
 1613 00a2 0323     		movs	r3, #3
 1614 00a4 0793     		str	r3, [sp, #28]
 384:User/Modbus/usart.c **** 
 1615              		.loc 1 384 5 is_stmt 1 view .LVU468
 1616 00a6 0A4C     		ldr	r4, .L103+12
 1617 00a8 04A9     		add	r1, sp, #16
 1618 00aa 2046     		mov	r0, r4
 1619              	.LVL132:
 384:User/Modbus/usart.c **** 
 1620              		.loc 1 384 5 is_stmt 0 view .LVU469
 1621 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 1622              	.LVL133:
 386:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1623              		.loc 1 386 5 is_stmt 1 view .LVU470
 386:User/Modbus/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1624              		.loc 1 386 25 is_stmt 0 view .LVU471
 1625 00b0 0823     		movs	r3, #8
 1626 00b2 0493     		str	r3, [sp, #16]
 387:User/Modbus/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1627              		.loc 1 387 5 is_stmt 1 view .LVU472
 387:User/Modbus/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1628              		.loc 1 387 26 is_stmt 0 view .LVU473
 1629 00b4 0023     		movs	r3, #0
 1630 00b6 0593     		str	r3, [sp, #20]
 388:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1631              		.loc 1 388 5 is_stmt 1 view .LVU474
 388:User/Modbus/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1632              		.loc 1 388 26 is_stmt 0 view .LVU475
 1633 00b8 0693     		str	r3, [sp, #24]
 389:User/Modbus/usart.c **** 
 1634              		.loc 1 389 5 is_stmt 1 view .LVU476
 1635 00ba 04A9     		add	r1, sp, #16
 1636 00bc 2046     		mov	r0, r4
 1637 00be FFF7FEFF 		bl	HAL_GPIO_Init
 1638              	.LVL134:
ARM GAS  /tmp/cc4ODrRp.s 			page 47


 1639              		.loc 1 393 1 is_stmt 0 view .LVU477
 1640 00c2 ABE7     		b	.L97
 1641              	.L104:
 1642              		.align	2
 1643              	.L103:
 1644 00c4 00380140 		.word	1073821696
 1645 00c8 00440040 		.word	1073759232
 1646 00cc 00100240 		.word	1073876992
 1647 00d0 00080140 		.word	1073809408
 1648              		.cfi_endproc
 1649              	.LFE206:
 1651              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1652              		.align	1
 1653              		.global	HAL_UART_MspDeInit
 1654              		.syntax unified
 1655              		.thumb
 1656              		.thumb_func
 1657              		.fpu softvfp
 1659              	HAL_UART_MspDeInit:
 1660              	.LVL135:
 1661              	.LFB207:
 394:User/Modbus/usart.c **** 
 395:User/Modbus/usart.c **** /**
 396:User/Modbus/usart.c **** * @brief UART MSP De-Initialization
 397:User/Modbus/usart.c **** * This function freeze the hardware resources used in this example
 398:User/Modbus/usart.c **** * @param huart: UART handle pointer
 399:User/Modbus/usart.c **** * @retval None
 400:User/Modbus/usart.c **** */
 401:User/Modbus/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 402:User/Modbus/usart.c **** {
 1662              		.loc 1 402 1 is_stmt 1 view -0
 1663              		.cfi_startproc
 1664              		@ args = 0, pretend = 0, frame = 0
 1665              		@ frame_needed = 0, uses_anonymous_args = 0
 1666              		.loc 1 402 1 is_stmt 0 view .LVU479
 1667 0000 10B5     		push	{r4, lr}
 1668              	.LCFI21:
 1669              		.cfi_def_cfa_offset 8
 1670              		.cfi_offset 4, -8
 1671              		.cfi_offset 14, -4
 1672 0002 0446     		mov	r4, r0
 403:User/Modbus/usart.c ****   if(huart->Instance==USART1)
 1673              		.loc 1 403 3 is_stmt 1 view .LVU480
 1674              		.loc 1 403 11 is_stmt 0 view .LVU481
 1675 0004 0368     		ldr	r3, [r0]
 1676              		.loc 1 403 5 view .LVU482
 1677 0006 154A     		ldr	r2, .L111
 1678 0008 9342     		cmp	r3, r2
 1679 000a 03D0     		beq	.L109
 404:User/Modbus/usart.c ****   {
 405:User/Modbus/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 406:User/Modbus/usart.c **** 
 407:User/Modbus/usart.c ****   /* USER CODE END USART1_MspDeInit 0 */
 408:User/Modbus/usart.c ****     /* Peripheral clock disable */
 409:User/Modbus/usart.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 410:User/Modbus/usart.c ****   
 411:User/Modbus/usart.c ****     /**USART1 GPIO Configuration    
ARM GAS  /tmp/cc4ODrRp.s 			page 48


 412:User/Modbus/usart.c ****     PA9     ------> USART1_TX
 413:User/Modbus/usart.c ****     PA10     ------> USART1_RX 
 414:User/Modbus/usart.c ****     */
 415:User/Modbus/usart.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 416:User/Modbus/usart.c **** 
 417:User/Modbus/usart.c ****     /* USART1 DMA DeInit */
 418:User/Modbus/usart.c ****     HAL_DMA_DeInit(huart->hdmarx);
 419:User/Modbus/usart.c **** 
 420:User/Modbus/usart.c ****     /* USART1 interrupt DeInit */
 421:User/Modbus/usart.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 422:User/Modbus/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 423:User/Modbus/usart.c **** 
 424:User/Modbus/usart.c ****   /* USER CODE END USART1_MspDeInit 1 */
 425:User/Modbus/usart.c ****   }
 426:User/Modbus/usart.c ****   else if(huart->Instance==USART2)
 1680              		.loc 1 426 8 is_stmt 1 view .LVU483
 1681              		.loc 1 426 10 is_stmt 0 view .LVU484
 1682 000c 144A     		ldr	r2, .L111+4
 1683 000e 9342     		cmp	r3, r2
 1684 0010 12D0     		beq	.L110
 1685              	.LVL136:
 1686              	.L105:
 427:User/Modbus/usart.c ****   {
 428:User/Modbus/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 429:User/Modbus/usart.c **** 
 430:User/Modbus/usart.c ****   /* USER CODE END USART2_MspDeInit 0 */
 431:User/Modbus/usart.c ****    __HAL_RCC_USART2_CLK_DISABLE();
 432:User/Modbus/usart.c ****   
 433:User/Modbus/usart.c ****     /**USART2 GPIO Configuration    
 434:User/Modbus/usart.c ****     PA2     ------> USART2_TX
 435:User/Modbus/usart.c ****     PA3     ------> USART2_RX 
 436:User/Modbus/usart.c ****     */
 437:User/Modbus/usart.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 438:User/Modbus/usart.c **** 
 439:User/Modbus/usart.c ****     /* USART2 DMA DeInit */
 440:User/Modbus/usart.c ****     HAL_DMA_DeInit(huart->hdmatx);
 441:User/Modbus/usart.c **** 
 442:User/Modbus/usart.c ****     /* USART2 interrupt DeInit */
 443:User/Modbus/usart.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 444:User/Modbus/usart.c **** 
 445:User/Modbus/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 446:User/Modbus/usart.c **** 
 447:User/Modbus/usart.c ****   /* USER CODE END USART2_MspDeInit 1 */
 448:User/Modbus/usart.c ****   }
 449:User/Modbus/usart.c **** 
 450:User/Modbus/usart.c **** }
 1687              		.loc 1 450 1 view .LVU485
 1688 0012 10BD     		pop	{r4, pc}
 1689              	.LVL137:
 1690              	.L109:
 409:User/Modbus/usart.c ****   
 1691              		.loc 1 409 5 is_stmt 1 view .LVU486
 1692 0014 02F55842 		add	r2, r2, #55296
 1693 0018 9369     		ldr	r3, [r2, #24]
 1694 001a 23F48043 		bic	r3, r3, #16384
 1695 001e 9361     		str	r3, [r2, #24]
 415:User/Modbus/usart.c **** 
ARM GAS  /tmp/cc4ODrRp.s 			page 49


 1696              		.loc 1 415 5 view .LVU487
 1697 0020 4FF4C061 		mov	r1, #1536
 1698 0024 0F48     		ldr	r0, .L111+8
 1699              	.LVL138:
 415:User/Modbus/usart.c **** 
 1700              		.loc 1 415 5 is_stmt 0 view .LVU488
 1701 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1702              	.LVL139:
 418:User/Modbus/usart.c **** 
 1703              		.loc 1 418 5 is_stmt 1 view .LVU489
 1704 002a A06B     		ldr	r0, [r4, #56]
 1705 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 1706              	.LVL140:
 421:User/Modbus/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 1707              		.loc 1 421 5 view .LVU490
 1708 0030 2520     		movs	r0, #37
 1709 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1710              	.LVL141:
 1711 0036 ECE7     		b	.L105
 1712              	.LVL142:
 1713              	.L110:
 431:User/Modbus/usart.c ****   
 1714              		.loc 1 431 4 view .LVU491
 1715 0038 02F5E632 		add	r2, r2, #117760
 1716 003c D369     		ldr	r3, [r2, #28]
 1717 003e 23F40033 		bic	r3, r3, #131072
 1718 0042 D361     		str	r3, [r2, #28]
 437:User/Modbus/usart.c **** 
 1719              		.loc 1 437 5 view .LVU492
 1720 0044 0C21     		movs	r1, #12
 1721 0046 0748     		ldr	r0, .L111+8
 1722              	.LVL143:
 437:User/Modbus/usart.c **** 
 1723              		.loc 1 437 5 is_stmt 0 view .LVU493
 1724 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1725              	.LVL144:
 440:User/Modbus/usart.c **** 
 1726              		.loc 1 440 5 is_stmt 1 view .LVU494
 1727 004c 606B     		ldr	r0, [r4, #52]
 1728 004e FFF7FEFF 		bl	HAL_DMA_DeInit
 1729              	.LVL145:
 443:User/Modbus/usart.c **** 
 1730              		.loc 1 443 5 view .LVU495
 1731 0052 2620     		movs	r0, #38
 1732 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1733              	.LVL146:
 1734              		.loc 1 450 1 is_stmt 0 view .LVU496
 1735 0058 DBE7     		b	.L105
 1736              	.L112:
 1737 005a 00BF     		.align	2
 1738              	.L111:
 1739 005c 00380140 		.word	1073821696
 1740 0060 00440040 		.word	1073759232
 1741 0064 00080140 		.word	1073809408
 1742              		.cfi_endproc
 1743              	.LFE207:
 1745              		.global	fifo_uart2_tx
ARM GAS  /tmp/cc4ODrRp.s 			page 50


 1746              		.global	fifo_uart1_tx
 1747              		.global	dma_uart2_rx
 1748              		.global	dma_uart1_rx
 1749              		.global	tx2_data
 1750              		.global	tx1_data
 1751              		.global	ring_buf_uart2_tx
 1752              		.global	ring_buf_uart1_tx
 1753              		.global	dma_rx2_buf
 1754              		.global	dma_rx1_buf
 1755              		.global	hdma_usart2_rx
 1756              		.global	hdma_usart1_rx
 1757              		.global	huart2
 1758              		.global	huart1
 1759              		.section	.bss.dma_rx1_buf,"aw",%nobits
 1760              		.align	2
 1761              		.set	.LANCHOR4,. + 0
 1764              	dma_rx1_buf:
 1765 0000 00000000 		.space	256
 1765      00000000 
 1765      00000000 
 1765      00000000 
 1765      00000000 
 1766              		.section	.bss.dma_rx2_buf,"aw",%nobits
 1767              		.align	2
 1768              		.set	.LANCHOR9,. + 0
 1771              	dma_rx2_buf:
 1772 0000 00000000 		.space	256
 1772      00000000 
 1772      00000000 
 1772      00000000 
 1772      00000000 
 1773              		.section	.bss.fifo_uart1_tx,"aw",%nobits
 1774              		.align	2
 1775              		.set	.LANCHOR2,. + 0
 1778              	fifo_uart1_tx:
 1779 0000 00000000 		.space	12
 1779      00000000 
 1779      00000000 
 1780              		.section	.bss.fifo_uart2_tx,"aw",%nobits
 1781              		.align	2
 1782              		.set	.LANCHOR7,. + 0
 1785              	fifo_uart2_tx:
 1786 0000 00000000 		.space	12
 1786      00000000 
 1786      00000000 
 1787              		.section	.bss.hdma_usart1_rx,"aw",%nobits
 1788              		.align	2
 1789              		.set	.LANCHOR3,. + 0
 1792              	hdma_usart1_rx:
 1793 0000 00000000 		.space	68
 1793      00000000 
 1793      00000000 
 1793      00000000 
 1793      00000000 
 1794              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1795              		.align	2
 1796              		.set	.LANCHOR8,. + 0
ARM GAS  /tmp/cc4ODrRp.s 			page 51


 1799              	hdma_usart2_rx:
 1800 0000 00000000 		.space	68
 1800      00000000 
 1800      00000000 
 1800      00000000 
 1800      00000000 
 1801              		.section	.bss.huart1,"aw",%nobits
 1802              		.align	2
 1803              		.set	.LANCHOR0,. + 0
 1806              	huart1:
 1807 0000 00000000 		.space	68
 1807      00000000 
 1807      00000000 
 1807      00000000 
 1807      00000000 
 1808              		.section	.bss.huart2,"aw",%nobits
 1809              		.align	2
 1810              		.set	.LANCHOR5,. + 0
 1813              	huart2:
 1814 0000 00000000 		.space	68
 1814      00000000 
 1814      00000000 
 1814      00000000 
 1814      00000000 
 1815              		.section	.bss.ring_buf_uart1_tx,"aw",%nobits
 1816              		.align	2
 1817              		.set	.LANCHOR1,. + 0
 1820              	ring_buf_uart1_tx:
 1821 0000 00000000 		.space	1024
 1821      00000000 
 1821      00000000 
 1821      00000000 
 1821      00000000 
 1822              		.section	.bss.ring_buf_uart2_tx,"aw",%nobits
 1823              		.align	2
 1824              		.set	.LANCHOR6,. + 0
 1827              	ring_buf_uart2_tx:
 1828 0000 00000000 		.space	1024
 1828      00000000 
 1828      00000000 
 1828      00000000 
 1828      00000000 
 1829              		.section	.bss.tx1_data,"aw",%nobits
 1830              		.set	.LANCHOR12,. + 0
 1833              	tx1_data:
 1834 0000 00       		.space	1
 1835              		.section	.bss.tx2_data,"aw",%nobits
 1836              		.set	.LANCHOR13,. + 0
 1839              	tx2_data:
 1840 0000 00       		.space	1
 1841              		.section	.data.dma_uart1_rx,"aw"
 1842              		.align	2
 1843              		.set	.LANCHOR10,. + 0
 1846              	dma_uart1_rx:
 1847 0000 00       		.byte	0
 1848 0001 0000     		.ascii	"\000\000"
 1849 0003 00000000 		.space	1022
ARM GAS  /tmp/cc4ODrRp.s 			page 52


 1849      00000000 
 1849      00000000 
 1849      00000000 
 1849      00000000 
 1850 0401 00       		.byte	0
 1851 0402 0000     		.short	0
 1852 0404 0000     		.short	0
 1853 0406 0001     		.short	256
 1854              		.section	.data.dma_uart2_rx,"aw"
 1855              		.align	2
 1856              		.set	.LANCHOR11,. + 0
 1859              	dma_uart2_rx:
 1860 0000 00       		.byte	0
 1861 0001 0000     		.ascii	"\000\000"
 1862 0003 00000000 		.space	1022
 1862      00000000 
 1862      00000000 
 1862      00000000 
 1862      00000000 
 1863 0401 00       		.byte	0
 1864 0402 0000     		.short	0
 1865 0404 0000     		.short	0
 1866 0406 0001     		.short	256
 1867              		.text
 1868              	.Letext0:
 1869              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1870              		.file 4 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/CMSIS/Device/ST/STM32F
 1871              		.file 5 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/I
 1872              		.file 6 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/I
 1873              		.file 7 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/I
 1874              		.file 8 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/I
 1875              		.file 9 "User/Modbus/usart.h"
 1876              		.file 10 "User/Modbus/fifo.h"
 1877              		.file 11 "/home/smartth/STM32Cube/Repository/STM32Cube_FW_F1_V1.8.4//Drivers/STM32F1xx_HAL_Driver/
 1878              		.file 12 "Inc/main.h"
ARM GAS  /tmp/cc4ODrRp.s 			page 53


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usart.c
     /tmp/cc4ODrRp.s:16     .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/cc4ODrRp.s:24     .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/cc4ODrRp.s:221    .text.MX_USART1_UART_Init:00000000000000d8 $d
     /tmp/cc4ODrRp.s:233    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/cc4ODrRp.s:240    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/cc4ODrRp.s:436    .text.MX_USART2_UART_Init:00000000000000d8 $d
     /tmp/cc4ODrRp.s:448    .text.Uart2_Put_Char:0000000000000000 $t
     /tmp/cc4ODrRp.s:455    .text.Uart2_Put_Char:0000000000000000 Uart2_Put_Char
     /tmp/cc4ODrRp.s:574    .text.Uart2_Put_Char:0000000000000038 $d
     /tmp/cc4ODrRp.s:580    .text.Uart2_Send_Data:0000000000000000 $t
     /tmp/cc4ODrRp.s:587    .text.Uart2_Send_Data:0000000000000000 Uart2_Send_Data
     /tmp/cc4ODrRp.s:667    .text.Uart1_Put_Char:0000000000000000 $t
     /tmp/cc4ODrRp.s:674    .text.Uart1_Put_Char:0000000000000000 Uart1_Put_Char
     /tmp/cc4ODrRp.s:792    .text.Uart1_Put_Char:0000000000000038 $d
     /tmp/cc4ODrRp.s:798    .text.Uart1_Send_Data:0000000000000000 $t
     /tmp/cc4ODrRp.s:805    .text.Uart1_Send_Data:0000000000000000 Uart1_Send_Data
     /tmp/cc4ODrRp.s:875    .text.HAL_UART_RxCpltCallback:0000000000000000 $t
     /tmp/cc4ODrRp.s:882    .text.HAL_UART_RxCpltCallback:0000000000000000 HAL_UART_RxCpltCallback
     /tmp/cc4ODrRp.s:1281   .text.HAL_UART_RxCpltCallback:0000000000000180 $d
     /tmp/cc4ODrRp.s:1291   .text.HAL_UART_ErrorCallback:0000000000000000 $t
     /tmp/cc4ODrRp.s:1298   .text.HAL_UART_ErrorCallback:0000000000000000 HAL_UART_ErrorCallback
     /tmp/cc4ODrRp.s:1343   .text.HAL_UART_ErrorCallback:0000000000000028 $d
     /tmp/cc4ODrRp.s:1352   .text.HAL_UART_TxCpltCallback:0000000000000000 $t
     /tmp/cc4ODrRp.s:1359   .text.HAL_UART_TxCpltCallback:0000000000000000 HAL_UART_TxCpltCallback
     /tmp/cc4ODrRp.s:1436   .text.HAL_UART_TxCpltCallback:0000000000000048 $d
     /tmp/cc4ODrRp.s:1447   .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc4ODrRp.s:1454   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc4ODrRp.s:1644   .text.HAL_UART_MspInit:00000000000000c4 $d
     /tmp/cc4ODrRp.s:1652   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc4ODrRp.s:1659   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc4ODrRp.s:1739   .text.HAL_UART_MspDeInit:000000000000005c $d
     /tmp/cc4ODrRp.s:1785   .bss.fifo_uart2_tx:0000000000000000 fifo_uart2_tx
     /tmp/cc4ODrRp.s:1778   .bss.fifo_uart1_tx:0000000000000000 fifo_uart1_tx
     /tmp/cc4ODrRp.s:1859   .data.dma_uart2_rx:0000000000000000 dma_uart2_rx
     /tmp/cc4ODrRp.s:1846   .data.dma_uart1_rx:0000000000000000 dma_uart1_rx
     /tmp/cc4ODrRp.s:1839   .bss.tx2_data:0000000000000000 tx2_data
     /tmp/cc4ODrRp.s:1833   .bss.tx1_data:0000000000000000 tx1_data
     /tmp/cc4ODrRp.s:1827   .bss.ring_buf_uart2_tx:0000000000000000 ring_buf_uart2_tx
     /tmp/cc4ODrRp.s:1820   .bss.ring_buf_uart1_tx:0000000000000000 ring_buf_uart1_tx
     /tmp/cc4ODrRp.s:1771   .bss.dma_rx2_buf:0000000000000000 dma_rx2_buf
     /tmp/cc4ODrRp.s:1764   .bss.dma_rx1_buf:0000000000000000 dma_rx1_buf
     /tmp/cc4ODrRp.s:1799   .bss.hdma_usart2_rx:0000000000000000 hdma_usart2_rx
     /tmp/cc4ODrRp.s:1792   .bss.hdma_usart1_rx:0000000000000000 hdma_usart1_rx
     /tmp/cc4ODrRp.s:1813   .bss.huart2:0000000000000000 huart2
     /tmp/cc4ODrRp.s:1806   .bss.huart1:0000000000000000 huart1
     /tmp/cc4ODrRp.s:1760   .bss.dma_rx1_buf:0000000000000000 $d
     /tmp/cc4ODrRp.s:1767   .bss.dma_rx2_buf:0000000000000000 $d
     /tmp/cc4ODrRp.s:1774   .bss.fifo_uart1_tx:0000000000000000 $d
     /tmp/cc4ODrRp.s:1781   .bss.fifo_uart2_tx:0000000000000000 $d
     /tmp/cc4ODrRp.s:1788   .bss.hdma_usart1_rx:0000000000000000 $d
     /tmp/cc4ODrRp.s:1795   .bss.hdma_usart2_rx:0000000000000000 $d
     /tmp/cc4ODrRp.s:1802   .bss.huart1:0000000000000000 $d
     /tmp/cc4ODrRp.s:1809   .bss.huart2:0000000000000000 $d
     /tmp/cc4ODrRp.s:1816   .bss.ring_buf_uart1_tx:0000000000000000 $d
     /tmp/cc4ODrRp.s:1823   .bss.ring_buf_uart2_tx:0000000000000000 $d
ARM GAS  /tmp/cc4ODrRp.s 			page 54


     /tmp/cc4ODrRp.s:1834   .bss.tx1_data:0000000000000000 $d
     /tmp/cc4ODrRp.s:1840   .bss.tx2_data:0000000000000000 $d
     /tmp/cc4ODrRp.s:1842   .data.dma_uart1_rx:0000000000000000 $d
     /tmp/cc4ODrRp.s:1855   .data.dma_uart2_rx:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_UART_Init
FifoInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_DMA_Init
HAL_UART_Receive_DMA
Error_Handler
IsFifoFull
FifoPush
IsFifoEmpty
FifoPop
HAL_UART_Transmit_IT
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
