
---------- Begin Simulation Statistics ----------
final_tick                               585540118000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64292                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701768                       # Number of bytes of host memory used
host_op_rate                                    64506                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9527.83                       # Real time elapsed on the host
host_tick_rate                               61455758                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612564738                       # Number of instructions simulated
sim_ops                                     614602333                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.585540                       # Number of seconds simulated
sim_ticks                                585540118000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.890585                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78413792                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90244291                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7667986                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121473484                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10564660                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10836957                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          272297                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155581290                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061620                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018216                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5308118                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206894                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16437719                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058518                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       42874833                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580300134                       # Number of instructions committed
system.cpu0.commit.committedOps             581319627                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1075210126                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.540657                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.302964                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    789969718     73.47%     73.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    173971673     16.18%     89.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40077506      3.73%     93.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36207645      3.37%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11047141      1.03%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4142693      0.39%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1325991      0.12%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2030040      0.19%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16437719      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1075210126                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887521                       # Number of function calls committed.
system.cpu0.commit.int_insts                561302276                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179957180                       # Number of loads committed
system.cpu0.commit.membars                    2037593                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037599      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322231919     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180975388     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70921080     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581319627                       # Class of committed instruction
system.cpu0.commit.refs                     251896492                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580300134                       # Number of Instructions Simulated
system.cpu0.committedOps                    581319627                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.004471                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.004471                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            184896742                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2371039                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77526400                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             638505475                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               448720595                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                441940949                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5314936                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4476161                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2884986                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155581290                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                110426636                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    632993531                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3037483                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          164                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     650267164                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           11                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15349610                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133753                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         443089671                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88978452                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559035                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1083758208                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.601452                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889476                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               621662331     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               340990894     31.46%     88.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                72874273      6.72%     95.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38428372      3.55%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4593118      0.42%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2890480      0.27%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  274679      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021751      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022310      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1083758208                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      26                       # number of floating regfile writes
system.cpu0.idleCycles                       79436562                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5382778                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147383894                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.525816                       # Inst execution rate
system.cpu0.iew.exec_refs                   268835953                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75009825                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              153842378                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            195892582                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1268191                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2589672                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77104587                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          624167303                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193826128                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5356461                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611626746                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                757406                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3901913                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5314936                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5750719                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80972                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8561270                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30833                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8041                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2407126                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15935402                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5165275                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8041                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1039654                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4343124                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                251737178                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605606406                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885859                       # average fanout of values written-back
system.cpu0.iew.wb_producers                223003626                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520641                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605657375                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               746045350                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387849905                       # number of integer regfile writes
system.cpu0.ipc                              0.498885                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.498885                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038481      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            338174699     54.81%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138583      0.67%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018054      0.17%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196649497     31.87%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74963842     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             616983208                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               158                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1264307                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002049                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 247134     19.55%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                932877     73.79%     93.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                84294      6.67%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             616208980                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2319065119                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605606356                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        667021974                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 620369520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                616983208                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3797783                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       42847672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            76295                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        739265                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19764706                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1083758208                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.569300                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799859                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          635148249     58.61%     58.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312838951     28.87%     87.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111791786     10.32%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18295028      1.69%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3680918      0.34%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1331626      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             483976      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             111449      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76225      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1083758208                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.530421                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11330501                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2107074                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           195892582                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77104587                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1163194770                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7885983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              165796567                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370576268                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6063654                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               455121529                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6807666                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                13877                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            772767847                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             632572987                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          406402923                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                437733887                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6641280                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5314936                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19697438                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                35826647                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       772767807                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93851                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2870                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13245215                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2856                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1682955791                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1256946245                       # The number of ROB writes
system.cpu0.timesIdled                       14464422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.048244                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4476183                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5455550                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819063                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7736814                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            210255                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         369984                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          159729                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8659817                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3205                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017931                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           484410                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095628                       # Number of branches committed
system.cpu1.commit.bw_lim_events               799295                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054449                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4515513                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264604                       # Number of instructions committed
system.cpu1.commit.committedOps              33282706                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    193021530                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172430                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820649                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    179087162     92.78%     92.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7060447      3.66%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2359285      1.22%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2027979      1.05%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       511927      0.27%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       147695      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       954971      0.49%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72769      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       799295      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    193021530                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320870                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049501                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248747                       # Number of loads committed
system.cpu1.commit.membars                    2035972                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035972      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083611     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266678     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896307      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282706                       # Class of committed instruction
system.cpu1.commit.refs                      12162997                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264604                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282706                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.012870                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.012870                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            173343922                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               338100                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4323422                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39689740                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5134204                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12553184                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                484616                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               593902                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2317272                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8659817                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5129930                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    187443857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                50723                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40485820                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1638538                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044638                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5570071                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4686438                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208687                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         193833198                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.214126                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.645739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               168785760     87.08%     87.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14511444      7.49%     94.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6188535      3.19%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2920197      1.51%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1284494      0.66%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  139472      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3021      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      63      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     212      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           193833198                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         169656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              513927                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7661371                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186725                       # Inst execution rate
system.cpu1.iew.exec_refs                    12997951                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946637                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              150805604                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10275370                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018607                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           317721                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2980045                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37790898                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10051314                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           586043                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36225239                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                756821                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1515941                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                484616                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3488995                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        21620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          145834                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4509                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          368                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1026623                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        65795                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           156                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90646                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        423281                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21155358                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35903523                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.874771                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18506084                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185067                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35910454                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44538229                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24473205                       # number of integer regfile writes
system.cpu1.ipc                              0.166310                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166310                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036084      5.53%      5.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21702775     58.96%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  44      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11135834     30.25%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936449      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36811282                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1136742                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030880                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 212264     18.67%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                815980     71.78%     90.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               108496      9.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35911926                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         268663764                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35903511                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42299185                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34736132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36811282                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054766                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4508191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71286                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           317                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1853392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    193833198                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.189912                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649790                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          171596869     88.53%     88.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14271370      7.36%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4437402      2.29%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1517248      0.78%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1430956      0.74%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             228075      0.12%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             246658      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67743      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              36877      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      193833198                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189746                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6160729                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          525226                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10275370                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2980045                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    112                       # number of misc regfile reads
system.cpu1.numCycles                       194002854                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   977070238                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              161092500                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413921                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6806665                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6375512                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1315886                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4934                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47837754                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38808677                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26780716                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12939163                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4382715                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                484616                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12911164                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4366795                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47837742                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30243                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               684                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14145127                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           680                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   230020116                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76409242                       # The number of ROB writes
system.cpu1.timesIdled                           1992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2528908                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               497418                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3477467                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3624                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                891723                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3617719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7192359                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1105400                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        40705                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33416451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2182012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66811475                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2222717                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2202202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1635245                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1939275                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              338                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            249                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1414771                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1414767                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2202202                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           277                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10809326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10809326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    336141696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               336141696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              521                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3617837                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3617837    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3617837                       # Request fanout histogram
system.membus.respLayer1.occupancy        18962876311                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14612975738                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   585540118000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   585540118000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    492874437.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   882173011.722127                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       109500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2429911500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   581597122500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3942995500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     92658433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        92658433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     92658433                       # number of overall hits
system.cpu0.icache.overall_hits::total       92658433                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17768202                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17768202                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17768202                       # number of overall misses
system.cpu0.icache.overall_misses::total     17768202                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233582978497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233582978497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233582978497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233582978497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    110426635                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    110426635                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    110426635                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    110426635                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.160905                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.160905                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.160905                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.160905                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13146.123536                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13146.123536                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13146.123536                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13146.123536                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2997                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          767                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    44.731343                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   153.400000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16754788                       # number of writebacks
system.cpu0.icache.writebacks::total         16754788                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1013381                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1013381                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1013381                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1013381                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16754821                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16754821                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16754821                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16754821                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206939107500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206939107500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206939107500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206939107500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.151728                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151728                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.151728                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151728                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12351.018701                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12351.018701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12351.018701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12351.018701                       # average overall mshr miss latency
system.cpu0.icache.replacements              16754788                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     92658433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       92658433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17768202                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17768202                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233582978497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233582978497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    110426635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    110426635                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.160905                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.160905                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13146.123536                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13146.123536                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1013381                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1013381                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16754821                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16754821                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206939107500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206939107500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.151728                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151728                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12351.018701                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12351.018701                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999915                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          109412876                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16754788                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.530245                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999915                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        237608090                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       237608090                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227478452                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227478452                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227478452                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227478452                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25934329                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25934329                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25934329                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25934329                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 626511565163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 626511565163                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 626511565163                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 626511565163                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253412781                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253412781                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253412781                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253412781                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102340                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102340                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102340                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102340                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24157.616153                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24157.616153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24157.616153                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24157.616153                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3763215                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       243696                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            89503                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3113                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.045686                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.283328                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15588934                       # number of writebacks
system.cpu0.dcache.writebacks::total         15588934                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10738609                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10738609                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10738609                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10738609                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15195720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15195720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15195720                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15195720                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 268526050336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 268526050336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 268526050336                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 268526050336                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059964                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059964                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059964                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059964                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17671.163350                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17671.163350                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17671.163350                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17671.163350                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15588934                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163435581                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163435581                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19057948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19057948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 411967161000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 411967161000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182493529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182493529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.104431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.104431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21616.553944                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21616.553944                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6728433                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6728433                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12329515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12329515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 193456224500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 193456224500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067561                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067561                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15690.497518                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15690.497518                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64042871                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64042871                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6876381                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6876381                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 214544404163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 214544404163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70919252                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70919252                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.096961                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.096961                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31200.191520                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31200.191520                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4010176                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4010176                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2866205                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2866205                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  75069825836                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  75069825836                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040415                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040415                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26191.366576                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26191.366576                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1166                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1166                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          749                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7091000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7091000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.391123                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.391123                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9467.289720                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9467.289720                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       955000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       955000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007311                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007311                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 68214.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68214.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1700                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       720000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       720000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1839                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075585                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075585                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5179.856115                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5179.856115                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       582000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       582000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.075585                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.075585                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4187.050360                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4187.050360                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612247                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612247                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405969                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405969                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34351073000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34351073000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018216                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018216                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398706                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398706                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84615.014940                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84615.014940                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405969                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405969                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33945104000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33945104000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398706                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398706                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83615.014940                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83615.014940                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.972082                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          243695158                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15601456                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.620027                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.972082                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999128                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999128                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524470990                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524470990                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16703159                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14372873                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 701                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              177953                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31254686                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16703159                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14372873                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                701                       # number of overall hits
system.l2.overall_hits::.cpu1.data             177953                       # number of overall hits
system.l2.overall_hits::total                31254686                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             51659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1215035                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1463                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            868821                       # number of demand (read+write) misses
system.l2.demand_misses::total                2136978                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            51659                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1215035                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1463                       # number of overall misses
system.l2.overall_misses::.cpu1.data           868821                       # number of overall misses
system.l2.overall_misses::total               2136978                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4473070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 118929074769                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    132579497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  86538161378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     210072885644                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4473070000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 118929074769                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    132579497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  86538161378                       # number of overall miss cycles
system.l2.overall_miss_latency::total    210072885644                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16754818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15587908                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1046774                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33391664                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16754818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15587908                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1046774                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33391664                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.077947                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.676063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.829999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063997                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.077947                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.676063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.829999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063997                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86588.396988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97881.192533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90621.665755                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99604.131781                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98303.719385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86588.396988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97881.192533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90621.665755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99604.131781                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98303.719385                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              83218                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2203                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.774852                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1193911                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1635245                       # number of writebacks
system.l2.writebacks::total                   1635245                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          31204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               37656                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         31204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              37656                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        51624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1183831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       862418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2099322                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        51624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1183831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       862418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1544187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3643509                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3954555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 104924532302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    117287997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77414736390                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 186411111689                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3954555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 104924532302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    117287997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77414736390                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 140286031938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 326697143627                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.669593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.823882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062870                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.669593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.823882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109114                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76603.033473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88631.343749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80944.097308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89764.750260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88795.864421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76603.033473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88631.343749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80944.097308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89764.750260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90847.826033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89665.523984                       # average overall mshr miss latency
system.l2.replacements                        5760412                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4249609                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4249609                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4249609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4249609                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29055970                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29055970                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29055970                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29055970                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1544187                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1544187                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 140286031938                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 140286031938                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90847.826033                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90847.826033                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   28                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       271500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.515152                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.616438                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9696.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1676.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       556500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       335500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       892000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.515152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.616438                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19735.294118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19822.222222                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.689655                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        84000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       323000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       407000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.689655                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20350                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2480519                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            89787                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2570306                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         785510                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         650514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1436024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75712223904                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  63914980467                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  139627204371                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3266029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       740301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4006330                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.240509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.358439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96386.072620                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98253.043696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97231.804184                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        17295                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4304                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            21599                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       768215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       646210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1414425                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  66726090422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  57103096974                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 123829187396                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.235214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.872902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.353048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86858.614349                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88366.161115                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87547.368999                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16703159                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           701                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16703860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        51659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            53122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4473070000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    132579497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4605649497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16754818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16756982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.676063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86588.396988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90621.665755                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86699.474737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        51624                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        53073                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3954555000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    117287997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4071842997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.669593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76603.033473                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80944.097308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76721.553276                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11892354                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        88166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11980520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       429525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       218307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          647832                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43216850865                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22623180911                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  65840031776                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12321879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       306473                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12628352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034859                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.051300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100615.449310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103630.121393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101631.336174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        13909                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16008                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       415616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       216208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       631824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38198441880                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20311639416                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  58510081296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.033730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.705472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.050032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91908.015765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93944.902205                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92605.031300                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          201                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               208                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          313                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             328                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3313498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       367998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3681496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          514                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           536                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.608949                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.681818                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.611940                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10586.255591                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24533.200000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11224.073171                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           49                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           52                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          264                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          276                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5224997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       241998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5466995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.513619                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.545455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.514925                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19791.655303                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20166.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19807.952899                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999839                       # Cycle average of tags in use
system.l2.tags.total_refs                    68177336                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5760671                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.834964                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.830099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.752730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.131025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.733964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.547485                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.450470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.158297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.289804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 539343783                       # Number of tag accesses
system.l2.tags.data_accesses                539343783                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3303872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      75787264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         92736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      55200896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     97101248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          231486016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3303872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        92736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3396608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104655680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104655680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          51623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1184176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         862514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1517207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3616969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1635245                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1635245                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5642435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129431377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           158377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94273465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    165831930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             395337585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5642435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       158377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5800812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178733577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178733577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178733577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5642435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129431377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          158377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94273465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    165831930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            574071162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1610280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     51621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1140501.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    848954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1514810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004270824250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97942                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97942                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7272358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1516458                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3616969                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1635245                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3616969                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1635245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  59634                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24965                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            157469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            151894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            174115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            526539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            244481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            269583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            288663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            242417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            255641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            205145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           193743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           175122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           186169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           159951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           163108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            140996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            150363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            192232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            149607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            134999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67769                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 124930790875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17786675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            191630822125                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35119.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53869.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2411570                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1020449                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3616969                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1635245                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1269926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  729209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  271345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  198199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  166795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  144029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  126674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  111566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   96558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   83776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  81776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 109748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  59463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  37118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  28147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  20961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  42977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  98989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 101062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 102080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 100074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1735560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.557865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.729098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.927818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1044290     60.17%     60.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       352687     20.32%     80.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90603      5.22%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51718      2.98%     88.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37438      2.16%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29719      1.71%     92.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22173      1.28%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15446      0.89%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91486      5.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1735560                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.319812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.170032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    223.992570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97937     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97942                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.440924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.410983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.045252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80009     81.69%     81.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2365      2.41%     84.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9430      9.63%     93.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4087      4.17%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1267      1.29%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              426      0.43%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              183      0.19%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               93      0.09%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               39      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97942                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              227669440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3816576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103056448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               231486016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104655680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       388.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    395.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  585540009000                       # Total gap between requests
system.mem_ctrls.avgGap                     111484.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3303744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     72992064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        92736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54333056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     96947840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103056448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5642216.303273006342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 124657665.215690642595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 158376.850960705633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92791346.535883292556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 165569936.234497249126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176002369.149367123842                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        51623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1184176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       862514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1517207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1635245                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1815634024                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  56070986720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     56782075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41651188596                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  92036230710                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14010073508113                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35171.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47350.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39187.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48290.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60661.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8567568.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5942215020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3158339415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10725522360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3724052400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46221542640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     125704586910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     118990911360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       314467170105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.054867                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 307903395479                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19552260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 258084462521                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6449776200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3428110785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14673849540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4681489140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46221542640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     175279200330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      77243868480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       327977837115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.128721                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 198816232298                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19552260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 367171625702                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5676665627.906977                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27598708577.733715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     96.51%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222495575500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    97346874000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 488193244000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5127459                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5127459                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5127459                       # number of overall hits
system.cpu1.icache.overall_hits::total        5127459                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2471                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2471                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2471                       # number of overall misses
system.cpu1.icache.overall_misses::total         2471                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    161275500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    161275500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    161275500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    161275500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5129930                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5129930                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5129930                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5129930                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000482                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000482                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000482                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000482                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65267.300688                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65267.300688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65267.300688                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65267.300688                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2132                       # number of writebacks
system.cpu1.icache.writebacks::total             2132                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          307                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          307                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          307                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          307                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2164                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2164                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2164                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2164                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    144181000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    144181000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    144181000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    144181000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000422                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000422                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000422                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000422                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66627.079482                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66627.079482                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66627.079482                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66627.079482                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2132                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5127459                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5127459                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2471                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2471                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    161275500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    161275500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5129930                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5129930                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000482                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000482                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65267.300688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65267.300688                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          307                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2164                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2164                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    144181000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    144181000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000422                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000422                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66627.079482                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66627.079482                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981053                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5035911                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2132                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2362.059568                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345505000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981053                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999408                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999408                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10262024                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10262024                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9172196                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9172196                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9172196                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9172196                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2534695                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2534695                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2534695                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2534695                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 208204546739                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 208204546739                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 208204546739                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 208204546739                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11706891                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11706891                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11706891                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11706891                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216513                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216513                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216513                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216513                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82141.854045                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82141.854045                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82141.854045                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82141.854045                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1064688                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       199123                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21301                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2662                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.983005                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.802029                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1046305                       # number of writebacks
system.cpu1.dcache.writebacks::total          1046305                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1901246                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1901246                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1901246                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1901246                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       633449                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       633449                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       633449                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       633449                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54718849185                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54718849185                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54718849185                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54718849185                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054109                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054109                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054109                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054109                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86382.406768                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86382.406768                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86382.406768                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86382.406768                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1046305                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8288953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8288953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1522053                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1522053                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 119219367000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 119219367000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9811006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9811006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.155137                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.155137                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78327.999748                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78327.999748                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1215352                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1215352                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       306701                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       306701                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  24235855500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  24235855500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031261                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031261                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79021.116658                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79021.116658                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       883243                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        883243                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1012642                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1012642                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  88985179739                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  88985179739                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895885                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895885                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.534126                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.534126                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 87874.273177                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87874.273177                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       685894                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       685894                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326748                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326748                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  30482993685                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30482993685                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172346                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172346                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93292.058972                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93292.058972                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6252000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6252000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.335443                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.335443                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39320.754717                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39320.754717                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.105485                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.105485                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        62680                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62680                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          308                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       981500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       981500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          431                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.285383                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.285383                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7979.674797                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7979.674797                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          122                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       861500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       861500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.283063                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.283063                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7061.475410                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7061.475410                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591940                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591940                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425991                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425991                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36279358500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36279358500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017931                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017931                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418487                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418487                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85164.612633                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85164.612633                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425991                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425991                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35853367500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35853367500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418487                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418487                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84164.612633                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84164.612633                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.352634                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10820594                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1059326                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.214602                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345516500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.352634                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.917270                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.917270                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26510807                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26510807                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 585540118000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29386088                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5884854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29142531                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4125167                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2779574                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             361                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            619                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4031198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4031198                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16756985                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12629104                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          536                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          536                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50264426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46779240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3152760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100202886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2144614720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1995317248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       274944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133956480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4274163392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8566129                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106295744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41958853                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.080917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.276552                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38606982     92.01%     92.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3309503      7.89%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  41408      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    960      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41958853                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66798308636                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23403697395                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25152877123                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1589711355                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3254982                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               932856187000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128698                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703356                       # Number of bytes of host memory used
host_op_rate                                   129012                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6491.96                       # Real time elapsed on the host
host_tick_rate                               53499452                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835504300                       # Number of instructions simulated
sim_ops                                     837543326                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.347316                       # Number of seconds simulated
sim_ticks                                347316069000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.836537                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64467372                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64572925                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4365177                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75841844                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5537                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          21738                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16201                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77477345                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1607                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           769                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4363472                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40101878                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9673121                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2886                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106811743                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175372190                       # Number of instructions committed
system.cpu0.commit.committedOps             175372837                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    663848389                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.264176                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.228662                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    618284704     93.14%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11909055      1.79%     94.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13555050      2.04%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2231952      0.34%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       978306      0.15%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       968772      0.15%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       216229      0.03%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6031200      0.91%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9673121      1.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    663848389                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10453                       # Number of function calls committed.
system.cpu0.commit.int_insts                174155319                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52404676                       # Number of loads committed
system.cpu0.commit.membars                       1011                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1062      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121589296     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52405389     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375738      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175372837                       # Class of committed instruction
system.cpu0.commit.refs                      53781221                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175372190                       # Number of Instructions Simulated
system.cpu0.committedOps                    175372837                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.892473                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.892473                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            495011305                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1754                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            55964089                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             304318602                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43568360                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                127116775                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4365457                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3654                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11080157                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77477345                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66840475                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    608138852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1399730                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          184                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     346601218                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8734324                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113498                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68635837                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64472909                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.507743                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         681142054                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.508855                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.810832                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               434471115     63.79%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               167322268     24.56%     88.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69567173     10.21%     98.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3966369      0.58%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3313053      0.49%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20811      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2479473      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     460      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1332      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           681142054                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1489492                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4611212                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52297794                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.466123                       # Inst execution rate
system.cpu0.iew.exec_refs                   153145544                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1486621                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               75525258                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83931508                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2065                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3823813                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2255839                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          280274638                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            151658923                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3799345                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            318190325                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                583097                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            281506181                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4365457                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            282279886                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      9010201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          149430                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1175                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1780                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31526832                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       879294                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1780                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1402949                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3208263                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                192113760                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230380728                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.749426                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143975053                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.337489                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231225668                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               395094459                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177447822                       # number of integer regfile writes
system.cpu0.ipc                              0.256906                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.256906                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1344      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166566697     51.73%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1842      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  249      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     51.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           153751874     47.75%     99.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1667343      0.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             321989669                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   17008387                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.052823                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1232129      7.24%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              15774959     92.75%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1297      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             338996392                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1345180063                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230380409                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        385177834                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 280271486                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                321989669                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3152                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104901804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3050923                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           266                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     66552455                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    681142054                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.472720                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.143891                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          531721176     78.06%     78.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           75729426     11.12%     89.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29323156      4.30%     93.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12498523      1.83%     95.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17543774      2.58%     97.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            9003784      1.32%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3176006      0.47%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1301362      0.19%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             844847      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      681142054                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.471689                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5226506                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          500922                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83931508                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2255839                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    606                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       682631546                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12000593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              365552749                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133900390                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11950013                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51119899                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             124788716                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               295902                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            393576970                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             293355262                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          225620513                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                128239111                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1582380                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4365457                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            131777338                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91720131                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       393576658                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         87500                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1263                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 60731061                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1240                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   936356403                       # The number of ROB reads
system.cpu0.rob.rob_writes                  581686222                       # The number of ROB writes
system.cpu0.timesIdled                          16684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  282                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.539904                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11409664                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11462402                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1536629                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20939840                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2886                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12561                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9675                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22965234                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          337                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           468                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1536190                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10985551                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2606979                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2613                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36041569                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47567372                       # Number of instructions committed
system.cpu1.commit.committedOps              47568156                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    135349958                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.351446                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.315005                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    119331850     88.17%     88.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7070349      5.22%     93.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3552639      2.62%     96.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       978098      0.72%     96.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       679012      0.50%     97.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       478009      0.35%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        74844      0.06%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       578178      0.43%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2606979      1.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    135349958                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4172                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46352022                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10876080                       # Number of loads committed
system.cpu1.commit.membars                       1140                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1140      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35236227     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10876548     22.87%     96.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1454001      3.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47568156                       # Class of committed instruction
system.cpu1.commit.refs                      12330549                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47567372                       # Number of Instructions Simulated
system.cpu1.committedOps                     47568156                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.970987                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.970987                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             85265981                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  442                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10113717                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92345137                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11685278                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40113218                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1547795                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1577                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2505177                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22965234                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12814279                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    126334887                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               376117                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     105325365                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3096468                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.162503                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13234328                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11412550                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.745286                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         141117449                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.746378                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.139154                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                80134392     56.79%     56.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35058888     24.84%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16281288     11.54%     93.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5317931      3.77%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2084609      1.48%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   29812      0.02%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2209986      1.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      45      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     498      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           141117449                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         204577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1680987                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14822168                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.488599                       # Inst execution rate
system.cpu1.iew.exec_refs                    18026258                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1624143                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               47347888                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19498471                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1612                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1923867                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2344746                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           83415898                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16402115                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1356285                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69049791                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                290329                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             16945692                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1547795                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17450223                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       174579                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82266                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          181                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        11430                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8622391                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       890277                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         11430                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1041669                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        639318                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52804905                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66320785                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735822                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38855016                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.469288                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      66659319                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                90916592                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50216051                       # number of integer regfile writes
system.cpu1.ipc                              0.336589                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.336589                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1343      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             51799315     73.57%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1575      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16934238     24.05%     97.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1669445      2.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              70406076                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     397370                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005644                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 157607     39.66%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     39.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                239724     60.33%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   39      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              70802103                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         282403960                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66320785                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        119275047                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  83412962                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 70406076                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2936                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       35847742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            76989                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           323                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     23506151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    141117449                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.498918                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.050025                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          104102214     73.77%     73.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18527613     13.13%     86.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10600466      7.51%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3715100      2.63%     97.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2603834      1.85%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             836130      0.59%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             369960      0.26%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             180571      0.13%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             181561      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      141117449                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.498196                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3535319                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          981337                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19498471                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2344746                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    203                       # number of misc regfile reads
system.cpu1.numCycles                       141322026                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   553195597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               70548129                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35130432                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3207304                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13529845                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10623320                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               237459                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            120618739                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              89103132                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67088210                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40143704                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1605430                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1547795                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15291372                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                31957778                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       120618739                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         56604                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1210                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8909871                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1204                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216352158                       # The number of ROB reads
system.cpu1.rob.rob_writes                  172993387                       # The number of ROB writes
system.cpu1.timesIdled                           2452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         18647028                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2418476                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23134981                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              11394                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10354398                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     23686268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      47178696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       269374                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       159557                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13851230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9297686                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27700191                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9457243                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23608443                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       524686                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22968198                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1343                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            438                       # Transaction distribution
system.membus.trans_dist::ReadExReq             75586                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23608444                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     70862725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               70862725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1549357760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1549357760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1301                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          23685812                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                23685812    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            23685812                       # Request fanout histogram
system.membus.respLayer1.occupancy       122086316702                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54609114244                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   347316069000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   347316069000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    375019031.250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2236347.814837                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    372065000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    379752000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   341315764500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6000304500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66823310                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66823310                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66823310                       # number of overall hits
system.cpu0.icache.overall_hits::total       66823310                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17165                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17165                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17165                       # number of overall misses
system.cpu0.icache.overall_misses::total        17165                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1221540000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1221540000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1221540000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1221540000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66840475                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66840475                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66840475                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66840475                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000257                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000257                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71164.579085                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71164.579085                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71164.579085                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71164.579085                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2925                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15485                       # number of writebacks
system.cpu0.icache.writebacks::total            15485                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1679                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1679                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1679                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1679                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15486                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15486                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15486                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15486                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1106050500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1106050500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1106050500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1106050500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71422.607516                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71422.607516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71422.607516                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71422.607516                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15485                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66823310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66823310                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17165                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17165                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1221540000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1221540000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66840475                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66840475                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71164.579085                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71164.579085                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1679                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1679                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15486                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15486                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1106050500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1106050500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71422.607516                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71422.607516                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66839172                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15517                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4307.480312                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133696435                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133696435                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47938765                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47938765                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47938765                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47938765                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22429856                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22429856                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22429856                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22429856                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1697927030295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1697927030295                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1697927030295                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1697927030295                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70368621                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70368621                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70368621                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70368621                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.318748                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.318748                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.318748                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.318748                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75699.417343                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75699.417343                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75699.417343                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75699.417343                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    398806883                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       195348                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          9228818                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3031                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.213214                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.450016                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12665746                       # number of writebacks
system.cpu0.dcache.writebacks::total         12665746                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9762192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9762192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9762192                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9762192                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12667664                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12667664                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12667664                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12667664                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1058546107991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1058546107991                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1058546107991                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1058546107991                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.180019                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.180019                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.180019                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.180019                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83562.850103                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83562.850103                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83562.850103                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83562.850103                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12665744                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     47151482                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       47151482                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21842136                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21842136                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1653221779000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1653221779000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     68993618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     68993618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.316582                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.316582                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75689.565297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75689.565297                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9220090                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9220090                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12622046                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12622046                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1054450894000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1054450894000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.182945                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.182945                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83540.409693                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83540.409693                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       787283                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        787283                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       587720                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       587720                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  44705251295                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  44705251295                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1375003                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1375003                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.427432                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.427432                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76065.560633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76065.560633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       542102                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       542102                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45618                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45618                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4095213991                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4095213991                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89771.888092                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89771.888092                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          689                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          689                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          178                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7091500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7091500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.205306                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.205306                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39839.887640                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39839.887640                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          161                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          161                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       208500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       208500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019608                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019608                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12264.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12264.705882                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          523                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          523                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1038000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1038000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          760                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          760                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.311842                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.311842                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4379.746835                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4379.746835                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          237                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       801000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       801000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.311842                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.311842                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3379.746835                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3379.746835                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       549500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       549500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          769                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          769                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.148244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.148244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4820.175439                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4820.175439                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          114                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          114                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       435500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       435500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.148244                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.148244                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3820.175439                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3820.175439                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998643                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           60610496                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12666554                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.785082                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998643                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153408556                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153408556                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2432                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2245278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 814                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              198200                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2446724                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2432                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2245278                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                814                       # number of overall hits
system.l2.overall_hits::.cpu1.data             198200                       # number of overall hits
system.l2.overall_hits::total                 2446724                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13054                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10420006                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            955318                       # number of demand (read+write) misses
system.l2.demand_misses::total               11390195                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13054                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10420006                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1817                       # number of overall misses
system.l2.overall_misses::.cpu1.data           955318                       # number of overall misses
system.l2.overall_misses::total              11390195                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1054723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1008670146578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    162664998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 101221104486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1111108639062                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1054723000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1008670146578                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    162664998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 101221104486                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1111108639062                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12665284                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1153518                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13836919                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12665284                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1153518                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13836919                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.842955                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.822722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.690612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.828178                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.823174                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.842955                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.822722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.690612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.828178                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.823174                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80796.920484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96801.301897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89523.939461                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105955.403840                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97549.571281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80796.920484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96801.301897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89523.939461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105955.403840                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97549.571281                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1516482                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     55834                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.160547                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11541569                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              524686                       # number of writebacks
system.l2.writebacks::total                    524686                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         370765                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8066                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              378870                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        370765                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8066                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             378870                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     10049241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       947252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11011325                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     10049241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       947252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12790709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23802034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    922717500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 887335631944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    144106498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  91256927068                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 979659383010                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    922717500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 887335631944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    144106498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  91256927068                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1177080640977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2156740023987                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.840889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.793448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.687951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.821185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.795793                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.840889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.793448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.687951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.821185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.720183                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70858.355091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88298.771215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79616.849724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96338.595292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88968.346953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70858.355091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88298.771215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79616.849724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96338.595292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92026.223173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90611.584875                       # average overall mshr miss latency
system.l2.replacements                       32772298                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       601169                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           601169                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       601169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       601169                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12971330                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12971330                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12971330                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12971330                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12790709                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12790709                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1177080640977                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1177080640977                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92026.223173                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92026.223173                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             340                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              98                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  438                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           389                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                467                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8376500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9495500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          729                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          176                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              905                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.533608                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.443182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.516022                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21533.419023                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20332.976445                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          389                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           466                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7700000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1540000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9240000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.533608                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.437500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.514917                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19794.344473                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19828.326180                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.565217                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       218999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       257999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.611111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.565217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19846.076923                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7912                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          39259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          36836                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76095                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3926945000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3767055999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7694000999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84007                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.883257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.931166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100026.618100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102265.609702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101110.467166                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          248                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          261                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              509                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        39011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        36575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          75586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3522628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3384567999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6907196499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.877677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.924568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.899758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90298.338930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92537.744334                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91381.955640                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1817                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14871                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1054723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    162664998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1217387998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.842955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.690612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80796.920484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89523.939461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81863.223590                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    922717500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    144106498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1066823998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.840889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.687951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70858.355091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79616.849724                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71927.184331                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2240089                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       195477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2435566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10380747                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       918482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11299229                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1004743201578                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  97454048487                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1102197250065                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12620836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1113959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13734795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.822509                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.824520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.822672                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96789.104058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106103.384157                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97546.235240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       370517                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7805                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       378322                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     10010230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       910677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10920907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 883813003444                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  87872359069                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 971685362513                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.793151                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817514                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.795127                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88290.978673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96491.246698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88974.785932                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        20000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        20000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    39704175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32772362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.211514                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.490214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.066627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       21.708213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.918491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.808592                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.273285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.339191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.356384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 252056914                       # Number of tag accesses
system.l2.tags.data_accesses                252056914                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        833408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     643432448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        115840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      60627648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    810768512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1515777856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       833408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        949248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33579904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33579904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       10053632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         947307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12668258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23684029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       524686                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             524686                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2399566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1852584736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           333529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        174560446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2334382381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4364260658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2399566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       333529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2733096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96683992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96683992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96683992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2399566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1852584736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          333529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       174560446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2334382381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4460944650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    503518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9998062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    940569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12646229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018764372500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30814                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30814                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36646820                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474896                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    23684030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     524686                       # Number of write requests accepted
system.mem_ctrls.readBursts                  23684030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   524686                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  84337                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21168                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            611662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            617064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            591084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            600694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4146502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4935462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3054332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2237511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1654476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1286141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           861862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           601083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           568460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           597072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           623477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           612811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23155                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 855021135233                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               117998465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1297515378983                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36230.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54980.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19759269                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  427227                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              23684030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               524686                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2981273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3347164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2803981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2102129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1540879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1334110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1187024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1074709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  977150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  895108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 919514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1700038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 851840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 580273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 486259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 390930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 275799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 137359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3916728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    393.850753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.180184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.552794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1346519     34.38%     34.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       781399     19.95%     54.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       302910      7.73%     62.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       191030      4.88%     66.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       149815      3.83%     70.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       126573      3.23%     74.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       110860      2.83%     76.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        98044      2.50%     79.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       809578     20.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3916728                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     765.877134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    162.720128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  16277.727276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30798     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::688128-720895           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30814                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.340689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.316446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26257     85.21%     85.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              791      2.57%     87.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2500      8.11%     95.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              821      2.66%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              263      0.85%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               94      0.31%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               42      0.14%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30814                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1510380352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5397568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32225408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1515777920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33579904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4348.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        92.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4364.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  347316154500                       # Total gap between requests
system.mem_ctrls.avgGap                      14346.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       833472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    639875968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       115840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     60196416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    809358656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32225408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2399750.758436690550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1842344841.234512567520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 333529.054194149561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 173318833.687479048967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2330323092.537362575531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 92784097.472898662090                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     10053632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       947307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12668258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       524686                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    384109268                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 470020941305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     68812785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  51942336691                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 775099178934                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8620310762574                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29494.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46751.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38018.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54831.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61184.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16429465.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10558139340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5611803120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48590427480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1276133400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27417246480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     153478714140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4124137440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       251056601400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        722.847642                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9277047170                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11597820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 326441201830                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17407234320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9252179640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        119911373400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1352251440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27417246480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     157017970110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1143711360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       333501966750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        960.226136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1563384606                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11597820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 334154864394                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1707747756.172839                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3450617294.342333                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9276548000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70660932500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 276655136500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12811462                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12811462                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12811462                       # number of overall hits
system.cpu1.icache.overall_hits::total       12811462                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2817                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2817                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2817                       # number of overall misses
system.cpu1.icache.overall_misses::total         2817                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    188062000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    188062000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    188062000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    188062000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12814279                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12814279                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12814279                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12814279                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000220                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000220                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66759.673411                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66759.673411                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66759.673411                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66759.673411                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2631                       # number of writebacks
system.cpu1.icache.writebacks::total             2631                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          186                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          186                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2631                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2631                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    176233000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    176233000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    176233000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    176233000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66983.276321                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66983.276321                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66983.276321                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66983.276321                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2631                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12811462                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12811462                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2817                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2817                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    188062000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    188062000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12814279                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12814279                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66759.673411                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66759.673411                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          186                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    176233000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    176233000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66983.276321                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66983.276321                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12907805                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2663                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4847.091626                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25631189                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25631189                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12695232                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12695232                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12695232                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12695232                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3830217                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3830217                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3830217                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3830217                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 293716050483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 293716050483                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 293716050483                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 293716050483                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16525449                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16525449                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16525449                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16525449                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.231777                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.231777                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.231777                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.231777                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76683.919079                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76683.919079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76683.919079                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76683.919079                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11139780                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        59346                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           185601                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            770                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.020043                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.072727                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1153890                       # number of writebacks
system.cpu1.dcache.writebacks::total          1153890                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2674452                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2674452                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2674452                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2674452                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1155765                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1155765                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1155765                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1155765                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 105706862988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 105706862988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 105706862988                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 105706862988                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069938                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069938                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069938                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069938                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91460.515752                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91460.515752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91460.515752                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91460.515752                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1153890                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11818187                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11818187                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3254063                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3254063                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 249263377500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 249263377500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15072250                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15072250                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.215898                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.215898                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76600.661235                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76600.661235                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2138155                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2138155                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1115908                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1115908                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 101835214500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 101835214500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.074037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.074037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91257.715242                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91257.715242                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       877045                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        877045                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       576154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       576154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  44452672983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  44452672983                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1453199                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1453199                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.396473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.396473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77154.151465                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77154.151465                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       536297                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       536297                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3871648488                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3871648488                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027427                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027427                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97138.482274                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97138.482274                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          662                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          662                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          169                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12537500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12537500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.203369                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.203369                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 74186.390533                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 74186.390533                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           79                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           79                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           90                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6859500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6859500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.108303                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.108303                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76216.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76216.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          583                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          211                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          211                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1230000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1230000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.265743                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.265743                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5829.383886                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5829.383886                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          211                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          211                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1019000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1019000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.265743                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.265743                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4829.383886                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4829.383886                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          291                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            291                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          177                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          177                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       915500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       915500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          468                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          468                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.378205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.378205                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5172.316384                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5172.316384                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          177                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          177                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       738500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       738500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.378205                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.378205                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4172.316384                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4172.316384                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.085764                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13857023                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1155551                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.991702                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.085764                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971430                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971430                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34210608                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34210608                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 347316069000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13755959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1125855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13236582                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        32247612                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22465884                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1781                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           448                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2229                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84204                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18117                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13737843                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37999799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3463845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41517993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1982080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1621185984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       336768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147674048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1771178880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        55242729                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33787648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         69089621                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.143117                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.356726                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59361279     85.92%     85.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9568785     13.85%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 159557      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           69089621                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27697607941                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19002559456                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23244965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1735642001                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3956480                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
