/dts-v1/;

/ {
	compatible = "fsl,hv-platform-p4080";
	model = "fsl,hv-linux-p1";
	epapr-version = "ePAPR-1.0";
	#address-cells = <2>;
	#size-cells = <1>;

	qman-portals@f4200000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		ranges = <0 0 0xf4200000 0x200000>;
		qman-portal@24000 {
			interrupts = <0x7a 0x2>;
			interrupt-parent = <&mpic>;
			compatible = "fsl,qman-portal";
			reg = <0x24000 0x4000 0x109000 0x1000>;
			cell-index = <0x9>;
			fsl,ppid = <0xa>;
		};
	};

	bman-portals@f4000000 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		ranges = <0 0 0xf4000000 0x200000>;
		bman-portal@24000 {
			interrupts = <0x7a 0x2>;
			interrupt-parent = <&mpic>;
			compatible = "fsl,bman-portal";
			reg = <0x24000 0x4000 0x109000 0x1000>;
			cell-index = <0x9>;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "fsl,e500mc-vcpu";
			reg = <0>;
			d-cache-line-size = <64>;
			i-cache-line-size = <64>;
			d-cache-size = <32768>;
			i-cache-size = <32768>;
			timebase-frequency = <8333333>;
			bus-frequency = <66666666>;
			clock-frequency = <66666666>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "fsl,e500mc-vcpu";
			reg = <1>;
			d-cache-line-size = <64>;
			i-cache-line-size = <64>;
			d-cache-size = <32768>;
			i-cache-size = <32768>;
			timebase-frequency = <8333333>;
			bus-frequency = <66666666>;
			clock-frequency = <66666666>;
		};
	};
	
	memory {
		reg = <0 0 0x20000000>;
		device_type = "memory";
	};
	
	ccsr@fe000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		device_type = "soc";
		ranges = <0 0 0xfe000000 0x400000>;

		qman: qman@318000 {
			compatible = "fsl,qman";
			reg = <0x318000 0x1000>;
			dma-ranges = <0x0 0x0 0x20000000>;
			fsl,liodn = <0>;  // set by u-boot
		};

		bman: bman@31a000 {
			compatible = "fsl,bman";
			reg = <0x31a000 0x1000>;
		};

		i2c0: i2c@118000 {
			device_type = "i2c";
			compatible = "fsl,p4080-i2c",
			             "fsl,i2c", "fsl-i2c";
			reg = <0x118000 0x100>;
			interrupts = <38 2>;
			interrupt-parent = <&mpic>;
			dfsrr;
		};

		serial@11d500 {		// UART2
			device_type = "serial";
			compatible = "fsl,p4080-uart",
				     "fsl,ns16550", "ns16550";
			reg = <0x11d500 0x100>;
			clock-frequency = <0>;
			interrupts = <37 2>;
			interrupt-parent = <&mpic>;
		};

		mpic: pic@40000 {
			clock-frequency = <0>;
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <2>;
			reg = <0x40000 0x40000>;
			compatible = "fsl,p4080-mpic", "fsl,mpic",
			             "chrp,open-pic";
			device_type = "open-pic";
			big-endian;
			fsl,hv-interrupt-controller;
		};
	};

	vmpic:vmpic {
		compatible = "fsl,hv-vmpic";
		interrupt-controller;
		#interrupt-cells = <2>;
		fsl,hv-phandle-ref = <&vmpic>;
	};

	hypervisor {
		handles {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl,hv-handles";
			
			gpio {
				reg = <1>;
				compatible = "fsl,hv-gpio-handle";
				fsl,real-dev = "gpio";
				fsl,bitmask = <0x103ecc00>;
			};
		};
	};

	chosen {
		linux,stdout-path = "/ccsr@fe000000/serial@11d500";
		bootargs = "console=ttyS0,115200";
		linux,initrd-start = <0x01300000>;
		linux,initrd-end = <0x01400000>;
	};
};
