{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574385670388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574385670388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 09:21:10 2019 " "Processing started: Fri Nov 22 09:21:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574385670388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385670388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ep10 -c ep10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ep10 -c ep10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385670388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574385670774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574385670774 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "I2C_Controller I2C_Controller.v(14) " "Verilog Module Declaration warning at I2C_Controller.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"I2C_Controller\"" {  } { { "I2C_Controller.v" "" { Text "F:/FPGA Project/ep10/I2C_Controller.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "F:/FPGA Project/ep10/I2C_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385678526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Audio_Config " "Found entity 1: I2C_Audio_Config" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385678526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk " "Found entity 1: audio_clk" {  } { { "audio_clk.v" "" { Text "F:/FPGA Project/ep10/audio_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385678542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk/audio_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clk/audio_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk_0002 " "Found entity 1: audio_clk_0002" {  } { { "audio_clk/audio_clk_0002.v" "" { Text "F:/FPGA Project/ep10/audio_clk/audio_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385678542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Audio " "Found entity 1: I2S_Audio" {  } { { "I2S_Audio.v" "" { Text "F:/FPGA Project/ep10/I2S_Audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385678542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "F:/FPGA Project/ep10/clkgen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385678542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sin_Generator " "Found entity 1: Sin_Generator" {  } { { "Sin_Generator.v" "" { Text "F:/FPGA Project/ep10/Sin_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385678542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ep10.v 1 1 " "Using design file ep10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ep10 " "Found entity 1: ep10" {  } { { "ep10.v" "" { Text "F:/FPGA Project/ep10/ep10.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574385678589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ep10 " "Elaborating entity \"ep10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574385678604 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..0\] ep10.v(21) " "Output port \"LEDR\[6..0\]\" at ep10.v(21) has no driver" {  } { { "ep10.v" "" { Text "F:/FPGA Project/ep10/ep10.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574385678604 "|ep10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ep10.v(24) " "Output port \"HEX0\" at ep10.v(24) has no driver" {  } { { "ep10.v" "" { Text "F:/FPGA Project/ep10/ep10.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574385678604 "|ep10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ep10.v(25) " "Output port \"HEX1\" at ep10.v(25) has no driver" {  } { { "ep10.v" "" { Text "F:/FPGA Project/ep10/ep10.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574385678604 "|ep10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ep10.v(26) " "Output port \"HEX2\" at ep10.v(26) has no driver" {  } { { "ep10.v" "" { Text "F:/FPGA Project/ep10/ep10.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574385678604 "|ep10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ep10.v(27) " "Output port \"HEX3\" at ep10.v(27) has no driver" {  } { { "ep10.v" "" { Text "F:/FPGA Project/ep10/ep10.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574385678604 "|ep10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ep10.v(28) " "Output port \"HEX4\" at ep10.v(28) has no driver" {  } { { "ep10.v" "" { Text "F:/FPGA Project/ep10/ep10.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574385678604 "|ep10"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ep10.v(29) " "Output port \"HEX5\" at ep10.v(29) has no driver" {  } { { "ep10.v" "" { Text "F:/FPGA Project/ep10/ep10.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574385678604 "|ep10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk audio_clk:u1 " "Elaborating entity \"audio_clk\" for hierarchy \"audio_clk:u1\"" {  } { { "ep10.v" "u1" { Text "F:/FPGA Project/ep10/ep10.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk_0002 audio_clk:u1\|audio_clk_0002:audio_clk_inst " "Elaborating entity \"audio_clk_0002\" for hierarchy \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\"" {  } { { "audio_clk.v" "audio_clk_inst" { Text "F:/FPGA Project/ep10/audio_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "audio_clk/audio_clk_0002.v" "altera_pll_i" { Text "F:/FPGA Project/ep10/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "audio_clk/audio_clk_0002.v" "" { Text "F:/FPGA Project/ep10/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574385678673 ""}  } { { "audio_clk/audio_clk_0002.v" "" { Text "F:/FPGA Project/ep10/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_i2c_clk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_i2c_clk\"" {  } { { "ep10.v" "my_i2c_clk" { Text "F:/FPGA Project/ep10/ep10.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Audio_Config I2C_Audio_Config:myconfig " "Elaborating entity \"I2C_Audio_Config\" for hierarchy \"I2C_Audio_Config:myconfig\"" {  } { { "ep10.v" "myconfig" { Text "F:/FPGA Project/ep10/ep10.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.data_a 0 I2C_Audio_Config.v(26) " "Net \"audio_reg.data_a\" at I2C_Audio_Config.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.waddr_a 0 I2C_Audio_Config.v(26) " "Net \"audio_reg.waddr_a\" at I2C_Audio_Config.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.data_a 0 I2C_Audio_Config.v(27) " "Net \"audio_cmd.data_a\" at I2C_Audio_Config.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.waddr_a 0 I2C_Audio_Config.v(27) " "Net \"audio_cmd.waddr_a\" at I2C_Audio_Config.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd2.data_a 0 I2C_Audio_Config.v(28) " "Net \"audio_cmd2.data_a\" at I2C_Audio_Config.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd2.waddr_a 0 I2C_Audio_Config.v(28) " "Net \"audio_cmd2.waddr_a\" at I2C_Audio_Config.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd3.data_a 0 I2C_Audio_Config.v(29) " "Net \"audio_cmd3.data_a\" at I2C_Audio_Config.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd3.waddr_a 0 I2C_Audio_Config.v(29) " "Net \"audio_cmd3.waddr_a\" at I2C_Audio_Config.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd4.data_a 0 I2C_Audio_Config.v(30) " "Net \"audio_cmd4.data_a\" at I2C_Audio_Config.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd4.waddr_a 0 I2C_Audio_Config.v(30) " "Net \"audio_cmd4.waddr_a\" at I2C_Audio_Config.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.we_a 0 I2C_Audio_Config.v(26) " "Net \"audio_reg.we_a\" at I2C_Audio_Config.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.we_a 0 I2C_Audio_Config.v(27) " "Net \"audio_cmd.we_a\" at I2C_Audio_Config.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd2.we_a 0 I2C_Audio_Config.v(28) " "Net \"audio_cmd2.we_a\" at I2C_Audio_Config.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd3.we_a 0 I2C_Audio_Config.v(29) " "Net \"audio_cmd3.we_a\" at I2C_Audio_Config.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd4.we_a 0 I2C_Audio_Config.v(30) " "Net \"audio_cmd4.we_a\" at I2C_Audio_Config.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_Audio_Config:myconfig\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_Audio_Config:myconfig\|I2C_Controller:u0\"" {  } { { "I2C_Audio_Config.v" "u0" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(37) " "Verilog HDL assignment warning at I2C_Controller.v(37): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "F:/FPGA Project/ep10/I2C_Controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(36) " "Verilog HDL assignment warning at I2C_Controller.v(36): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "F:/FPGA Project/ep10/I2C_Controller.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(48) " "Verilog HDL assignment warning at I2C_Controller.v(48): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "F:/FPGA Project/ep10/I2C_Controller.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 "|ep10|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Audio I2S_Audio:myaudio " "Elaborating entity \"I2S_Audio\" for hierarchy \"I2S_Audio:myaudio\"" {  } { { "ep10.v" "myaudio" { Text "F:/FPGA Project/ep10/ep10.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sin_Generator Sin_Generator:sin_wave " "Elaborating entity \"Sin_Generator\" for hierarchy \"Sin_Generator:sin_wave\"" {  } { { "ep10.v" "sin_wave" { Text "F:/FPGA Project/ep10/ep10.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678673 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sintable Sin_Generator.v(10) " "Verilog HDL warning at Sin_Generator.v(10): object sintable used but never assigned" {  } { { "Sin_Generator.v" "" { Text "F:/FPGA Project/ep10/Sin_Generator.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 "|ep10|Sin_Generator:sin_wave"}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.v 1 1 " "Using design file keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep10/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:my_k " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:my_k\"" {  } { { "ep10.v" "my_k" { Text "F:/FPGA Project/ep10/ep10.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 keyboard.v(27) " "Verilog HDL assignment warning at keyboard.v(27): truncated value with size 64 to match size of target (16)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep10/keyboard.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 "|ep10|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 keyboard.v(28) " "Verilog HDL assignment warning at keyboard.v(28): truncated value with size 64 to match size of target (16)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep10/keyboard.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 "|ep10|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 keyboard.v(29) " "Verilog HDL assignment warning at keyboard.v(29): truncated value with size 64 to match size of target (16)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep10/keyboard.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 "|ep10|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 keyboard.v(30) " "Verilog HDL assignment warning at keyboard.v(30): truncated value with size 64 to match size of target (16)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep10/keyboard.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 "|ep10|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 keyboard.v(31) " "Verilog HDL assignment warning at keyboard.v(31): truncated value with size 64 to match size of target (16)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep10/keyboard.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 "|ep10|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 keyboard.v(33) " "Verilog HDL assignment warning at keyboard.v(33): truncated value with size 64 to match size of target (16)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep10/keyboard.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 "|ep10|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 keyboard.v(34) " "Verilog HDL assignment warning at keyboard.v(34): truncated value with size 64 to match size of target (16)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep10/keyboard.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 "|ep10|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 keyboard.v(37) " "Verilog HDL assignment warning at keyboard.v(37): truncated value with size 32 to match size of target (16)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep10/keyboard.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678689 "|ep10|keyboard:my_k"}
{ "Warning" "WSGN_SEARCH_FILE" "my_clock.v 1 1 " "Using design file my_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock " "Found entity 1: my_clock" {  } { { "my_clock.v" "" { Text "F:/FPGA Project/ep10/my_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574385678704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clock keyboard:my_k\|my_clock:mycl " "Elaborating entity \"my_clock\" for hierarchy \"keyboard:my_k\|my_clock:mycl\"" {  } { { "keyboard.v" "mycl" { Text "F:/FPGA Project/ep10/keyboard.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 my_clock.v(13) " "Verilog HDL assignment warning at my_clock.v(13): truncated value with size 32 to match size of target (7)" {  } { { "my_clock.v" "" { Text "F:/FPGA Project/ep10/my_clock.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574385678704 "|ep10|keyboard:my_k|my_clock:mycl"}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.v 1 1 " "Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "F:/FPGA Project/ep10/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574385678704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574385678704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard keyboard:my_k\|ps2_keyboard:key " "Elaborating entity \"ps2_keyboard\" for hierarchy \"keyboard:my_k\|ps2_keyboard:key\"" {  } { { "keyboard.v" "key" { Text "F:/FPGA Project/ep10/keyboard.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574385678704 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[9\] LEDR\[9\] " "Net \"LEDR\[9\]\", which fans out to \"LEDR\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "audio_clk:u1\|locked " "Net is fed by \"audio_clk:u1\|locked\"" {  } { { "audio_clk.v" "locked" { Text "F:/FPGA Project/ep10/audio_clk.v" 13 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574385678807 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "I2C_Audio_Config:myconfig\|testbit\[2\] " "Net is fed by \"I2C_Audio_Config:myconfig\|testbit\[2\]\"" {  } { { "I2C_Audio_Config.v" "testbit\[2\]" { Text "F:/FPGA Project/ep10/I2C_Audio_Config.v" 14 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1574385678807 ""}  } { { "ep10.v" "LEDR\[9\]" { Text "F:/FPGA Project/ep10/ep10.v" 21 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1574385678807 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574385678807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 42 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574385678914 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 22 09:21:18 2019 " "Processing ended: Fri Nov 22 09:21:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574385678914 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574385678914 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574385678914 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385678914 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 42 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 42 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574385679527 ""}
