vendor_name = ModelSim
source_file = 1, D:/ciciec2023/projects/test1/quartus/rtl/GPIO.v
source_file = 1, D:/ciciec2023/projects/test1/quartus/rtl/cortexm0ds_logic.v
source_file = 1, D:/ciciec2023/projects/test1/quartus/rtl/CortexM0_SoC.v
source_file = 1, D:/ciciec2023/projects/test1/quartus/rtl/Block_RAM.v
source_file = 1, D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_SlaveMUX.v
source_file = 1, D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Interconnect.v
source_file = 1, D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_GPIO.v
source_file = 1, D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Decoder.v
source_file = 1, D:/ciciec2023/projects/test1/quartus/rtl/AHBlite_Block_RAM.v
source_file = 1, /ciciec2023/projects/test1/keil/objects/test1.hex
source_file = 1, d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/fpga/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/ciciec2023/projects/test1/quartus/db/altsyncram_c3h1.tdf
source_file = 1, d:/fpga/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/fpga/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/multcore.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/fpga/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/ciciec2023/projects/test1/quartus/db/mult_7dt.tdf
design_name = CortexM0_SoC
instance = comp, \SWDIO~output , SWDIO~output, CortexM0_SoC, 1
instance = comp, \ioPin[0]~output , ioPin[0]~output, CortexM0_SoC, 1
instance = comp, \ioPin[1]~output , ioPin[1]~output, CortexM0_SoC, 1
instance = comp, \ioPin[2]~output , ioPin[2]~output, CortexM0_SoC, 1
instance = comp, \ioPin[3]~output , ioPin[3]~output, CortexM0_SoC, 1
instance = comp, \ioPin[4]~output , ioPin[4]~output, CortexM0_SoC, 1
instance = comp, \ioPin[5]~output , ioPin[5]~output, CortexM0_SoC, 1
instance = comp, \ioPin[6]~output , ioPin[6]~output, CortexM0_SoC, 1
instance = comp, \ioPin[7]~output , ioPin[7]~output, CortexM0_SoC, 1
instance = comp, \SWCLK~input , SWCLK~input, CortexM0_SoC, 1
instance = comp, \u_logic|Evhpw6~feeder , u_logic|Evhpw6~feeder, CortexM0_SoC, 1
instance = comp, \RSTn~input , RSTn~input, CortexM0_SoC, 1
instance = comp, \RSTn~inputclkctrl , RSTn~inputclkctrl, CortexM0_SoC, 1
instance = comp, \u_logic|Evhpw6 , u_logic|Evhpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Hwhpw6 , u_logic|Hwhpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Kxhpw6 , u_logic|Kxhpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Oulpw6~feeder , u_logic|Oulpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Nbzhu6~0 , u_logic|Nbzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U5yhu6 , u_logic|U5yhu6, CortexM0_SoC, 1
instance = comp, \u_logic|Huyhu6~2 , u_logic|Huyhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jvyhu6~6 , u_logic|Jvyhu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Zpyhu6~0 , u_logic|Zpyhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ez2iu6 , u_logic|Ez2iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Pryhu6~0 , u_logic|Pryhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wryhu6~0 , u_logic|Wryhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Epyhu6 , u_logic|Epyhu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ffyhu6 , u_logic|Ffyhu6, CortexM0_SoC, 1
instance = comp, \u_logic|Iryhu6~0 , u_logic|Iryhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W13iu6~1 , u_logic|W13iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cvyhu6 , u_logic|Cvyhu6, CortexM0_SoC, 1
instance = comp, \u_logic|U03iu6~2 , u_logic|U03iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rfxhu6~13 , u_logic|Rfxhu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Z4yhu6 , u_logic|Z4yhu6, CortexM0_SoC, 1
instance = comp, \u_logic|Xx3iu6~0 , u_logic|Xx3iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Joyhu6~4 , u_logic|Joyhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Y7yhu6~0 , u_logic|Y7yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T0zhu6 , u_logic|T0zhu6, CortexM0_SoC, 1
instance = comp, \u_logic|Rfxhu6~8 , u_logic|Rfxhu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Rfxhu6~9 , u_logic|Rfxhu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Agyhu6~4 , u_logic|Agyhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rfxhu6~10 , u_logic|Rfxhu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Rfxhu6~11 , u_logic|Rfxhu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|U03iu6~3 , u_logic|U03iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Zslpw6 , u_logic|Zslpw6, CortexM0_SoC, 1
instance = comp, \u_logic|N73iu6~0 , u_logic|N73iu6~0, CortexM0_SoC, 1
instance = comp, \clk~input , clk~input, CortexM0_SoC, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, CortexM0_SoC, 1
instance = comp, \u_logic|Xvqpw6 , u_logic|Xvqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xxqpw6 , u_logic|Xxqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Iqzhu6 , u_logic|Iqzhu6, CortexM0_SoC, 1
instance = comp, \u_logic|Pkhpw6~0 , u_logic|Pkhpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sqfax6 , u_logic|Sqfax6, CortexM0_SoC, 1
instance = comp, \u_logic|Lozhu6~0 , u_logic|Lozhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jxgax6~feeder , u_logic|Jxgax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Jxgax6 , u_logic|Jxgax6, CortexM0_SoC, 1
instance = comp, \u_logic|H3aju6 , u_logic|H3aju6, CortexM0_SoC, 1
instance = comp, \u_logic|L6aiu6~0 , u_logic|L6aiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D6kiu6~0 , u_logic|D6kiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wofiu6~0 , u_logic|Wofiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xkqpw6~0 , u_logic|Xkqpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xkqpw6~feeder , u_logic|Xkqpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Xkqpw6 , u_logic|Xkqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Nyhpw6 , u_logic|Nyhpw6, CortexM0_SoC, 1
instance = comp, \u_logic|T0ipw6 , u_logic|T0ipw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ow3iu6~0 , u_logic|Ow3iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N5yhu6~2 , u_logic|N5yhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Cl1iu6~0 , u_logic|Cl1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cl1iu6~1 , u_logic|Cl1iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N5yhu6~3 , u_logic|N5yhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|D2rpw6~feeder , u_logic|D2rpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|D2rpw6 , u_logic|D2rpw6, CortexM0_SoC, 1
instance = comp, \u_logic|F94iu6 , u_logic|F94iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Vqgax6~feeder , u_logic|Vqgax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Gpqpw6 , u_logic|Gpqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Gnqpw6 , u_logic|Gnqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Sq4iu6 , u_logic|Sq4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Pt3iu6~0 , u_logic|Pt3iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oi3iu6~0 , u_logic|Oi3iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W13iu6~0 , u_logic|W13iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fj1iu6~0 , u_logic|Fj1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tezhu6~0 , u_logic|Tezhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tezhu6 , u_logic|Tezhu6, CortexM0_SoC, 1
instance = comp, \u_logic|Fwohu6~0 , u_logic|Fwohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fwohu6~1 , u_logic|Fwohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|B7lpw6 , u_logic|B7lpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vo4iu6 , u_logic|Vo4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Xl1iu6~0 , u_logic|Xl1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dtxhu6~1 , u_logic|Dtxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wqzhu6 , u_logic|Wqzhu6, CortexM0_SoC, 1
instance = comp, \u_logic|Wo1iu6~0 , u_logic|Wo1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sf1iu6~0 , u_logic|Sf1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sf1iu6~1 , u_logic|Sf1iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bo1iu6~0 , u_logic|Bo1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wo1iu6~1 , u_logic|Wo1iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Eq4iu6~0 , u_logic|Eq4iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M8xiu6~0 , u_logic|M8xiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M8xiu6 , u_logic|M8xiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Nephu6~1 , u_logic|Nephu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S6phu6~0 , u_logic|S6phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z6phu6~0 , u_logic|Z6phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vxniu6~0 , u_logic|Vxniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gsbow6 , u_logic|Gsbow6, CortexM0_SoC, 1
instance = comp, \u_logic|B7iiu6~2 , u_logic|B7iiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ediow6~0 , u_logic|Ediow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vucpw6~1 , u_logic|Vucpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rscpw6~0 , u_logic|Rscpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B7iiu6~1 , u_logic|B7iiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vo3ju6~0 , u_logic|Vo3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pugiu6 , u_logic|Pugiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Wp0iu6~0 , u_logic|Wp0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I1apw6~0 , u_logic|I1apw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B7iiu6~0 , u_logic|B7iiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B7iiu6~3 , u_logic|B7iiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Qe8iu6~0 , u_logic|Qe8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y0jiu6 , u_logic|Y0jiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Zdoiu6~0 , u_logic|Zdoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Owoiu6 , u_logic|Owoiu6, CortexM0_SoC, 1
instance = comp, \u_logic|W29iu6~1 , u_logic|W29iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F85iu6~1 , u_logic|F85iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ic5ju6~0 , u_logic|Ic5ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F2piu6~4 , u_logic|F2piu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Vn9bx6~1 , u_logic|Vn9bx6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nd3qw6~1 , u_logic|Nd3qw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|O1mpw6~feeder , u_logic|O1mpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|O1mpw6 , u_logic|O1mpw6, CortexM0_SoC, 1
instance = comp, \u_logic|B7xhu6~0 , u_logic|B7xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P93qw6 , u_logic|P93qw6, CortexM0_SoC, 1
instance = comp, \u_logic|H34iu6 , u_logic|H34iu6, CortexM0_SoC, 1
instance = comp, \u_logic|M24iu6~3 , u_logic|M24iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Tb3qw6 , u_logic|Tb3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Oa4iu6~0 , u_logic|Oa4iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oa4iu6~1 , u_logic|Oa4iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Oa4iu6~2 , u_logic|Oa4iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nd3qw6 , u_logic|Nd3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Pfoiu6 , u_logic|Pfoiu6, CortexM0_SoC, 1
instance = comp, \u_logic|L78ju6 , u_logic|L78ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Nloiu6~0 , u_logic|Nloiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Skoiu6~0 , u_logic|Skoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Twniu6~0 , u_logic|Twniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mm4ju6~0 , u_logic|Mm4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mm4ju6~1 , u_logic|Mm4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Prcpw6~0 , u_logic|Prcpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vj9pw6 , u_logic|Vj9pw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xiaju6 , u_logic|Xiaju6, CortexM0_SoC, 1
instance = comp, \u_logic|O51ju6~0 , u_logic|O51ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mt4ju6~1 , u_logic|Mt4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mt4ju6~0 , u_logic|Mt4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mt4ju6~2 , u_logic|Mt4ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Llaow6~0 , u_logic|Llaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uoziu6 , u_logic|Uoziu6, CortexM0_SoC, 1
instance = comp, \u_logic|Hzziu6~0 , u_logic|Hzziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zgziu6~0 , u_logic|Zgziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Imaiu6~0 , u_logic|Imaiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cp3ju6 , u_logic|Cp3ju6, CortexM0_SoC, 1
instance = comp, \u_logic|B7qow6~12 , u_logic|B7qow6~12, CortexM0_SoC, 1
instance = comp, \u_logic|B7qow6~8 , u_logic|B7qow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|B7qow6~9 , u_logic|B7qow6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Oucpw6~0 , u_logic|Oucpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pt2ju6 , u_logic|Pt2ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Nz2ju6 , u_logic|Nz2ju6, CortexM0_SoC, 1
instance = comp, \u_logic|B7qow6~5 , u_logic|B7qow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Erhiu6~2 , u_logic|Erhiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W2aow6 , u_logic|W2aow6, CortexM0_SoC, 1
instance = comp, \u_logic|B7qow6~6 , u_logic|B7qow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Uxcpw6~0 , u_logic|Uxcpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uxcpw6~1 , u_logic|Uxcpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Prcpw6~1 , u_logic|Prcpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Frziu6~0 , u_logic|Frziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vucpw6~0 , u_logic|Vucpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fd0iu6 , u_logic|Fd0iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Vucpw6~2 , u_logic|Vucpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|B7qow6~4 , u_logic|B7qow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|B7qow6~7 , u_logic|B7qow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Zgziu6~1 , u_logic|Zgziu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|B7qow6~10 , u_logic|B7qow6~10, CortexM0_SoC, 1
instance = comp, \u_logic|B7qow6~11 , u_logic|B7qow6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~0 , u_logic|Add3~0, CortexM0_SoC, 1
instance = comp, \u_logic|X71iu6~0 , u_logic|X71iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X71iu6~1 , u_logic|X71iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|X71iu6~2 , u_logic|X71iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Cc3pw6~0 , u_logic|Cc3pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sd3pw6~0 , u_logic|Sd3pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cc3pw6~1 , u_logic|Cc3pw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I4rpw6 , u_logic|I4rpw6, CortexM0_SoC, 1
instance = comp, \u_logic|F24iu6 , u_logic|F24iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ksgax6 , u_logic|Ksgax6, CortexM0_SoC, 1
instance = comp, \u_logic|E4yhu6~0 , u_logic|E4yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qehbx6~1 , u_logic|Qehbx6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y8xhu6~0 , u_logic|Y8xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qehbx6 , u_logic|Qehbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Mi9pw6~0 , u_logic|Mi9pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|My0iu6~0 , u_logic|My0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR~13 , u_logic|HADDR~13, CortexM0_SoC, 1
instance = comp, \u_logic|J71iu6~0 , u_logic|J71iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sd3pw6~1 , u_logic|Sd3pw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|HSIZE~0 , u_logic|HSIZE~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vj3qw6~1 , u_logic|Vj3qw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|R8xhu6~0 , u_logic|R8xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vj3qw6 , u_logic|Vj3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|F67pw6~0 , u_logic|F67pw6~0, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|WideOr0~0 , RAMDATA_Interface|WideOr0~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sb5iu6~0 , u_logic|Sb5iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ejbiu6~2 , u_logic|Ejbiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hiaiu6 , u_logic|Hiaiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Tucow6~0 , u_logic|Tucow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ms5bx6 , u_logic|Ms5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Y3how6~0 , u_logic|Y3how6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S4kbx6~feeder , u_logic|S4kbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|S4kbx6 , u_logic|S4kbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ycliu6~0 , u_logic|Ycliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pthiu6 , u_logic|Pthiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ycliu6~1 , u_logic|Ycliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|P74iu6~0 , u_logic|P74iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bvfbx6~feeder , u_logic|Bvfbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Bvfbx6 , u_logic|Bvfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|W8phu6~0 , u_logic|W8phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bhnow6~0 , u_logic|Bhnow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oiaiu6 , u_logic|Oiaiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ls1ju6 , u_logic|Ls1ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Cr1ju6~0 , u_logic|Cr1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hq1ju6~2 , u_logic|Hq1ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wliiu6 , u_logic|Wliiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Rv1ju6~0 , u_logic|Rv1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G47ow6 , u_logic|G47ow6, CortexM0_SoC, 1
instance = comp, \u_logic|Es1ju6~0 , u_logic|Es1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Um1ju6~3 , u_logic|Um1ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|U98iu6 , u_logic|U98iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ss1ju6~3 , u_logic|Ss1ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Um1ju6~4 , u_logic|Um1ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Um1ju6~5 , u_logic|Um1ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Pu1ju6~0 , u_logic|Pu1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K2aiu6~0 , u_logic|K2aiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ss1ju6~2 , u_logic|Ss1ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|I9vow6~0 , u_logic|I9vow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Um1ju6~2 , u_logic|Um1ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bq6iu6 , u_logic|Bq6iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Zq4iu6~0 , u_logic|Zq4iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dg2qw6 , u_logic|Dg2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xn7ax6~1 , u_logic|Xn7ax6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dg3iu6~0 , u_logic|Dg3iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C2eow6~2 , u_logic|C2eow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|C2eow6~3 , u_logic|C2eow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Th2ju6 , u_logic|Th2ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Aujiu6~0 , u_logic|Aujiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ia8iu6~0 , u_logic|Ia8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mtjiu6 , u_logic|Mtjiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ksjiu6~0 , u_logic|Ksjiu6~0, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|size_reg[3] , RAMCODE_Interface|size_reg[3], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|BRAM_WRITE[3]~1 , RAMCODE_Interface|BRAM_WRITE[3]~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xzmiu6 , u_logic|Xzmiu6, CortexM0_SoC, 1
instance = comp, \u_logic|I9vow6~1 , u_logic|I9vow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F85iu6~0 , u_logic|F85iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ldoiu6~0 , u_logic|Ldoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lv7ow6~0 , u_logic|Lv7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Neoiu6 , u_logic|Neoiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Qciow6~0 , u_logic|Qciow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B9vow6~0 , u_logic|B9vow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jhcpw6~0 , u_logic|Jhcpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yavow6 , u_logic|Yavow6, CortexM0_SoC, 1
instance = comp, \u_logic|Ns2ju6~0 , u_logic|Ns2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bj7ow6~2 , u_logic|Bj7ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ejpiu6~0 , u_logic|Ejpiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ejpiu6~1 , u_logic|Ejpiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I8lax6 , u_logic|I8lax6, CortexM0_SoC, 1
instance = comp, \u_logic|Udxow6~0 , u_logic|Udxow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fvwow6~0 , u_logic|Fvwow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~34 , u_logic|HWDATA~34, CortexM0_SoC, 1
instance = comp, \u_logic|It2ju6~1 , u_logic|It2ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tt4ju6~0 , u_logic|Tt4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vboiu6 , u_logic|Vboiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Tt4ju6~1 , u_logic|Tt4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ys4ju6~0 , u_logic|Ys4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ys4ju6~1 , u_logic|Ys4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|If9ju6~0 , u_logic|If9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vhiiu6 , u_logic|Vhiiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Spcpw6~0 , u_logic|Spcpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Spcpw6~1 , u_logic|Spcpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wmhiu6~1 , u_logic|Wmhiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ufhow6~0 , u_logic|Ufhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nfhow6~0 , u_logic|Nfhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J0iax6 , u_logic|J0iax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pkciu6~0 , u_logic|Pkciu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qqiow6~0 , u_logic|Qqiow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L6lax6 , u_logic|L6lax6, CortexM0_SoC, 1
instance = comp, \u_logic|Juzhu6~0 , u_logic|Juzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wmhiu6~0 , u_logic|Wmhiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tfcpw6 , u_logic|Tfcpw6, CortexM0_SoC, 1
instance = comp, \u_logic|T24iu6~0 , u_logic|T24iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gr2qw6~feeder , u_logic|Gr2qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|N64iu6~0 , u_logic|N64iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jl3qw6 , u_logic|Jl3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Y9phu6~8 , u_logic|Y9phu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Hx9iu6~2 , u_logic|Hx9iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L72iu6~0 , u_logic|L72iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ng1iu6~0 , u_logic|Ng1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bh1iu6~0 , u_logic|Bh1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q3yhu6~0 , u_logic|Q3yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q3yhu6~1 , u_logic|Q3yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I0opw6 , u_logic|I0opw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ldphu6~0 , u_logic|Ldphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ke1qw6~1 , u_logic|Ke1qw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|C2ypw6~feeder , u_logic|C2ypw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|C2ypw6 , u_logic|C2ypw6, CortexM0_SoC, 1
instance = comp, \u_logic|J44iu6 , u_logic|J44iu6, CortexM0_SoC, 1
instance = comp, \u_logic|H4ypw6~feeder , u_logic|H4ypw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|H4ypw6 , u_logic|H4ypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Taphu6~0 , u_logic|Taphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Obphu6~0 , u_logic|Obphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hr8iu6~0 , u_logic|Hr8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hr8iu6~1 , u_logic|Hr8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~2 , u_logic|Add3~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pdmpw6~feeder , u_logic|Pdmpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|S6aiu6 , u_logic|S6aiu6, CortexM0_SoC, 1
instance = comp, \u_logic|I1oiu6~0 , u_logic|I1oiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I1oiu6~1 , u_logic|I1oiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I1oiu6~2 , u_logic|I1oiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|O4oiu6 , u_logic|O4oiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Md0iu6~4 , u_logic|Md0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|W1oiu6~0 , u_logic|W1oiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X97ow6 , u_logic|X97ow6, CortexM0_SoC, 1
instance = comp, \u_logic|W1oiu6~1 , u_logic|W1oiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nmniu6~7 , u_logic|Nmniu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|K9oiu6~0 , u_logic|K9oiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ueoiu6~0 , u_logic|Ueoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K9oiu6~1 , u_logic|K9oiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Whfiu6 , u_logic|Whfiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Hboiu6~6 , u_logic|Hboiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|K9oiu6~2 , u_logic|K9oiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Aboiu6~0 , u_logic|Aboiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aboiu6~1 , u_logic|Aboiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|K9oiu6~3 , u_logic|K9oiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Yvniu6~0 , u_logic|Yvniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hxniu6~0 , u_logic|Hxniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cyniu6~0 , u_logic|Cyniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nmniu6~2 , u_logic|Nmniu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nmniu6~3 , u_logic|Nmniu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|U7oiu6~0 , u_logic|U7oiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U7oiu6~1 , u_logic|U7oiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jyniu6~0 , u_logic|Jyniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R9oiu6~0 , u_logic|R9oiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nmniu6~4 , u_logic|Nmniu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Nmniu6~5 , u_logic|Nmniu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Nmniu6~6 , u_logic|Nmniu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Xcapw6~0 , u_logic|Xcapw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Czuow6~0 , u_logic|Czuow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S0vow6~0 , u_logic|S0vow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U1vow6~0 , u_logic|U1vow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mpniu6~0 , u_logic|Mpniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mpniu6~1 , u_logic|Mpniu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mpniu6~2 , u_logic|Mpniu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jf6ju6 , u_logic|Jf6ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Rwuow6 , u_logic|Rwuow6, CortexM0_SoC, 1
instance = comp, \u_logic|Kwuow6~0 , u_logic|Kwuow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yoniu6 , u_logic|Yoniu6, CortexM0_SoC, 1
instance = comp, \u_logic|Gz2ju6~0 , u_logic|Gz2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wnniu6~0 , u_logic|Wnniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D3vow6~3 , u_logic|D3vow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|D3vow6~2 , u_logic|D3vow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wnniu6~1 , u_logic|Wnniu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Omyiu6 , u_logic|Omyiu6, CortexM0_SoC, 1
instance = comp, \u_logic|L45iu6~0 , u_logic|L45iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R7jiu6~0 , u_logic|R7jiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kxziu6~0 , u_logic|Kxziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dmiiu6~0 , u_logic|Dmiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T9iiu6~0 , u_logic|T9iiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T9iiu6~1 , u_logic|T9iiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U6iiu6 , u_logic|U6iiu6, CortexM0_SoC, 1
instance = comp, \u_logic|E6aiu6~0 , u_logic|E6aiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G0aiu6~0 , u_logic|G0aiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qy9iu6~2 , u_logic|Qy9iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mzlow6~0 , u_logic|Mzlow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J5aiu6 , u_logic|J5aiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Qy9iu6~3 , u_logic|Qy9iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Yo2iu6~0 , u_logic|Yo2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|LOCKUP~1 , u_logic|LOCKUP~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ahaju6~0 , u_logic|Ahaju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Udaju6~0 , u_logic|Udaju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Scaju6~0 , u_logic|Scaju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P03ju6~0 , u_logic|P03ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rfaju6~0 , u_logic|Rfaju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P7aju6~0 , u_logic|P7aju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kfaju6~0 , u_logic|Kfaju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Scaju6~1 , u_logic|Scaju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vy7ju6~0 , u_logic|Vy7ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lgthu6~0 , u_logic|Lgthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ok8iu6~4 , u_logic|Ok8iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ok8iu6~5 , u_logic|Ok8iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Eroiu6~0 , u_logic|Eroiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ejiiu6~0 , u_logic|Ejiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U19iu6~0 , u_logic|U19iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U19iu6~1 , u_logic|U19iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gsoiu6~0 , u_logic|Gsoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gsoiu6~1 , u_logic|Gsoiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ql8iu6~0 , u_logic|Ql8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ql8iu6 , u_logic|Ql8iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Lgthu6~1 , u_logic|Lgthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lgthu6~2 , u_logic|Lgthu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wtxax6 , u_logic|Wtxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ldoax6~feeder , u_logic|Ldoax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ir6ow6~1 , u_logic|Ir6ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ir6ow6~0 , u_logic|Ir6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hs8ow6 , u_logic|Hs8ow6, CortexM0_SoC, 1
instance = comp, \u_logic|Jwiiu6~1 , u_logic|Jwiiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H4iow6~0 , u_logic|H4iow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mb1ju6~0 , u_logic|Mb1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jrhow6~0 , u_logic|Jrhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jrhow6~1 , u_logic|Jrhow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N4dpw6~0 , u_logic|N4dpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vjhow6~0 , u_logic|Vjhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H4oiu6~0 , u_logic|H4oiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tihow6~0 , u_logic|Tihow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mihow6~0 , u_logic|Mihow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zdiax6 , u_logic|Zdiax6, CortexM0_SoC, 1
instance = comp, \u_logic|Df3ju6 , u_logic|Df3ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Utniu6~0 , u_logic|Utniu6~0, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|size_reg[2] , RAMCODE_Interface|size_reg[2], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|BRAM_WRITE[2]~3 , RAMCODE_Interface|BRAM_WRITE[2]~3, CortexM0_SoC, 1
instance = comp, \u_logic|Vacow6~2 , u_logic|Vacow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Oq9pw6 , u_logic|Oq9pw6, CortexM0_SoC, 1
instance = comp, \u_logic|Nlpow6~1 , u_logic|Nlpow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W9how6~0 , u_logic|W9how6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E5qow6~1 , u_logic|E5qow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Q4qow6~0 , u_logic|Q4qow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E5qow6~0 , u_logic|E5qow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hemow6~0 , u_logic|Hemow6~0, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|WideOr3~0 , RAMDATA_Interface|WideOr3~0, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|size_reg[0] , RAMCODE_Interface|size_reg[0], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|BRAM_WRITE[0]~0 , RAMCODE_Interface|BRAM_WRITE[0]~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ok8iu6~6 , u_logic|Ok8iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Gk4iu6 , u_logic|Gk4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Hfshu6~0 , u_logic|Hfshu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hfshu6~1 , u_logic|Hfshu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hfshu6~2 , u_logic|Hfshu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Asupw6 , u_logic|Asupw6, CortexM0_SoC, 1
instance = comp, \u_logic|Gtoax6~feeder , u_logic|Gtoax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Gtoax6 , u_logic|Gtoax6, CortexM0_SoC, 1
instance = comp, \u_logic|V6now6~0 , u_logic|V6now6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nsbow6~0 , u_logic|Nsbow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aaiiu6~0 , u_logic|Aaiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rmiiu6 , u_logic|Rmiiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Cfthu6~0 , u_logic|Cfthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ljiiu6~0 , u_logic|Ljiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S4jiu6~0 , u_logic|S4jiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ljiiu6~1 , u_logic|Ljiiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cfthu6~1 , u_logic|Cfthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Oaiiu6~0 , u_logic|Oaiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cfthu6~2 , u_logic|Cfthu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ooiiu6~0 , u_logic|Ooiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N55iu6~1 , u_logic|N55iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hoiiu6~0 , u_logic|Hoiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zkiow6~0 , u_logic|Zkiow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ka1ju6~0 , u_logic|Ka1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nu9ow6~1 , u_logic|Nu9ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|O4aiu6~0 , u_logic|O4aiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Evyiu6~0 , u_logic|Evyiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dvhow6~0 , u_logic|Dvhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Skiow6~0 , u_logic|Skiow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F9aju6 , u_logic|F9aju6, CortexM0_SoC, 1
instance = comp, \u_logic|D0jiu6~0 , u_logic|D0jiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D0jiu6~1 , u_logic|D0jiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uxcpw6~2 , u_logic|Uxcpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zqiiu6~0 , u_logic|Zqiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hl8ow6 , u_logic|Hl8ow6, CortexM0_SoC, 1
instance = comp, \u_logic|Daaow6~0 , u_logic|Daaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bsiiu6~0 , u_logic|Bsiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jpiiu6~3 , u_logic|Jpiiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Jpiiu6~4 , u_logic|Jpiiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Jpiiu6~5 , u_logic|Jpiiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|T1jiu6~0 , u_logic|T1jiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T1jiu6 , u_logic|T1jiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Fsyiu6~0 , u_logic|Fsyiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W39ow6~3 , u_logic|W39ow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Xwiiu6~0 , u_logic|Xwiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jpiiu6~2 , u_logic|Jpiiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jpiiu6~6 , u_logic|Jpiiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Jpiiu6~0 , u_logic|Jpiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wfiow6~4 , u_logic|Wfiow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ytiiu6~0 , u_logic|Ytiiu6~0, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[0]~feeder , RAMDATA_Interface|addr_reg[0]~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[29]~0 , u_logic|HADDR[29]~0, CortexM0_SoC, 1
instance = comp, \u_logic|T82qw6 , u_logic|T82qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vy1iu6~0 , u_logic|Vy1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H2yhu6~0 , u_logic|H2yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oqvow6~0 , u_logic|Oqvow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Et0ju6 , u_logic|Et0ju6, CortexM0_SoC, 1
instance = comp, \u_logic|It2ju6~0 , u_logic|It2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U7iow6~0 , u_logic|U7iow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S3kiu6~0 , u_logic|S3kiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dk7ow6~0 , u_logic|Dk7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yubow6~0 , u_logic|Yubow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nsbow6~1 , u_logic|Nsbow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ozziu6 , u_logic|Ozziu6, CortexM0_SoC, 1
instance = comp, \u_logic|Cn7ow6 , u_logic|Cn7ow6, CortexM0_SoC, 1
instance = comp, \u_logic|Oabiu6~2 , u_logic|Oabiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|G8vow6~0 , u_logic|G8vow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bi0iu6~0 , u_logic|Bi0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A3aju6 , u_logic|A3aju6, CortexM0_SoC, 1
instance = comp, \u_logic|R8aju6~0 , u_logic|R8aju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zu0iu6~0 , u_logic|Zu0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P7aju6~1 , u_logic|P7aju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lu0iu6~0 , u_logic|Lu0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lu0iu6~1 , u_logic|Lu0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N6aju6~0 , u_logic|N6aju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hu4ju6~0 , u_logic|Hu4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zf7ju6~0 , u_logic|Zf7ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zf7ju6~1 , u_logic|Zf7ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ma9ju6~0 , u_logic|Ma9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L2epw6~0 , u_logic|L2epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~8 , u_logic|HWDATA~8, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|WideOr2~0 , RAMDATA_Interface|WideOr2~0, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|write_en , RAMDATA_Interface|write_en, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|size_reg[1] , RAMDATA_Interface|size_reg[1], CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|wr_en_reg , RAMDATA_Interface|wr_en_reg, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|BRAM_WRITE[1]~2 , RAMDATA_Interface|BRAM_WRITE[1]~2, CortexM0_SoC, 1
instance = comp, \u_logic|Yyzow6 , u_logic|Yyzow6, CortexM0_SoC, 1
instance = comp, \u_logic|O70pw6~0 , u_logic|O70pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~44 , u_logic|HWDATA~44, CortexM0_SoC, 1
instance = comp, \u_logic|L03qw6 , u_logic|L03qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Df4iu6 , u_logic|Df4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Htshu6~0 , u_logic|Htshu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lhkiu6~0 , u_logic|Lhkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Htshu6~1 , u_logic|Htshu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Htshu6~2 , u_logic|Htshu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|T5yax6 , u_logic|T5yax6, CortexM0_SoC, 1
instance = comp, \u_logic|Lg0iu6~7 , u_logic|Lg0iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|R0ghu6~0 , u_logic|R0ghu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R0ghu6~1 , u_logic|R0ghu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~0 , u_logic|Add4~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~24 , u_logic|Tugpw6~24, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~25 , u_logic|Tugpw6~25, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[3]~15 , u_logic|HADDR[3]~15, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[1]~feeder , RAMDATA_Interface|addr_reg[1]~feeder, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[1] , RAMDATA_Interface|addr_reg[1], CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[2] , RAMDATA_Interface|addr_reg[2], CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[3] , RAMDATA_Interface|addr_reg[3], CortexM0_SoC, 1
instance = comp, \u_logic|E8now6~0 , u_logic|E8now6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vszpw6 , u_logic|Vszpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Yfqow6~0 , u_logic|Yfqow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ufniu6~0 , u_logic|Ufniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tiniu6~1 , u_logic|Tiniu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yhniu6 , u_logic|Yhniu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ufniu6~1 , u_logic|Ufniu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ydkiu6 , u_logic|Ydkiu6, CortexM0_SoC, 1
instance = comp, \u_logic|B5zpw6 , u_logic|B5zpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Kj6ju6~0 , u_logic|Kj6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z3spw6~feeder , u_logic|Z3spw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ajniu6~4 , u_logic|Ajniu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ltmiu6~1 , u_logic|Ltmiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ltmiu6~2 , u_logic|Ltmiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Z3spw6 , u_logic|Z3spw6, CortexM0_SoC, 1
instance = comp, \u_logic|Qiqow6 , u_logic|Qiqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Hysax6~feeder , u_logic|Hysax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Csmiu6 , u_logic|Csmiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Hysax6 , u_logic|Hysax6, CortexM0_SoC, 1
instance = comp, \u_logic|Hhqow6 , u_logic|Hhqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Kj6ju6~2 , u_logic|Kj6ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ahqow6 , u_logic|Ahqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Mekiu6~3 , u_logic|Mekiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Mekiu6~2 , u_logic|Mekiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pbnax6 , u_logic|Pbnax6, CortexM0_SoC, 1
instance = comp, \u_logic|Q89bx6 , u_logic|Q89bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Xi4iu6 , u_logic|Xi4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Wjshu6~0 , u_logic|Wjshu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Npkiu6~0 , u_logic|Npkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wjshu6~1 , u_logic|Wjshu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ua9bx6 , u_logic|Ua9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Dfqow6 , u_logic|Dfqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Kj6ju6~1 , u_logic|Kj6ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sjqow6 , u_logic|Sjqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Etmiu6~6 , u_logic|Etmiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Etmiu6~4 , u_logic|Etmiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Y5spw6 , u_logic|Y5spw6, CortexM0_SoC, 1
instance = comp, \u_logic|Hfkiu6~0 , u_logic|Hfkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zrlax6 , u_logic|Zrlax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ljqow6 , u_logic|Ljqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Kj6ju6~3 , u_logic|Kj6ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Kj6ju6~4 , u_logic|Kj6ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|W9spw6~feeder , u_logic|W9spw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|W9spw6 , u_logic|W9spw6, CortexM0_SoC, 1
instance = comp, \u_logic|Gkqow6 , u_logic|Gkqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Pe5bx6 , u_logic|Pe5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ozvax6~feeder , u_logic|Ozvax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Jsmiu6 , u_logic|Jsmiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ozvax6 , u_logic|Ozvax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xpqow6~0 , u_logic|Xpqow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eqqow6~0 , u_logic|Eqqow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zvzhu6~2 , u_logic|Zvzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xsmiu6 , u_logic|Xsmiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Yfuax6 , u_logic|Yfuax6, CortexM0_SoC, 1
instance = comp, \u_logic|Mnqow6 , u_logic|Mnqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Zvzhu6~1 , u_logic|Zvzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|A2spw6~feeder , u_logic|A2spw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Xrniu6~0 , u_logic|Xrniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gumiu6~2 , u_logic|Gumiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|A2spw6 , u_logic|A2spw6, CortexM0_SoC, 1
instance = comp, \u_logic|Voqow6 , u_logic|Voqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Hroax6 , u_logic|Hroax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kmqow6~0 , u_logic|Kmqow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zvzhu6~3 , u_logic|Zvzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Xaqax6~feeder , u_logic|Xaqax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Xaqax6 , u_logic|Xaqax6, CortexM0_SoC, 1
instance = comp, \u_logic|B0spw6~feeder , u_logic|B0spw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Numiu6~0 , u_logic|Numiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B0spw6 , u_logic|B0spw6, CortexM0_SoC, 1
instance = comp, \u_logic|Dmqow6 , u_logic|Dmqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Cpqow6 , u_logic|Cpqow6, CortexM0_SoC, 1
instance = comp, \u_logic|Zvzhu6~0 , u_logic|Zvzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zvzhu6~4 , u_logic|Zvzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Kj6ju6~5 , u_logic|Kj6ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ubkiu6~0 , u_logic|Ubkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yniow6~0 , u_logic|Yniow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zlhow6~0 , u_logic|Zlhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zlhow6~1 , u_logic|Zlhow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hm7ow6~0 , u_logic|Hm7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Leohu6~0 , u_logic|Leohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ssohu6~3 , u_logic|Ssohu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Glpow6 , u_logic|Glpow6, CortexM0_SoC, 1
instance = comp, \u_logic|Maiow6~0 , u_logic|Maiow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W8iow6~1 , u_logic|W8iow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jwiiu6~2 , u_logic|Jwiiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|E2ziu6~0 , u_logic|E2ziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nbkiu6~0 , u_logic|Nbkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Daaow6~1 , u_logic|Daaow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Epjiu6~1 , u_logic|Epjiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W39ow6~2 , u_logic|W39ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xiiiu6 , u_logic|Xiiiu6, CortexM0_SoC, 1
instance = comp, \u_logic|P0piu6~0 , u_logic|P0piu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cjiow6~0 , u_logic|Cjiow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aiiow6~0 , u_logic|Aiiow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vviiu6 , u_logic|Vviiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Dgiow6~0 , u_logic|Dgiow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Epjiu6~2 , u_logic|Epjiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Epjiu6~0 , u_logic|Epjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Epjiu6~3 , u_logic|Epjiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Epjiu6~4 , u_logic|Epjiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Faiow6~0 , u_logic|Faiow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W8iow6~0 , u_logic|W8iow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W8iow6~2 , u_logic|W8iow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W8iow6~3 , u_logic|W8iow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ssohu6~0 , u_logic|Ssohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qfliu6~0 , u_logic|Qfliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oipow6~0 , u_logic|Oipow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oipow6~1 , u_logic|Oipow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S5kpw6~feeder , u_logic|S5kpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|S5kpw6 , u_logic|S5kpw6, CortexM0_SoC, 1
instance = comp, \u_logic|C3zpw6~feeder , u_logic|C3zpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|C3zpw6 , u_logic|C3zpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wqzpw6~feeder , u_logic|Wqzpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Wqzpw6 , u_logic|Wqzpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Eg6ju6~0 , u_logic|Eg6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aqlax6~feeder , u_logic|Aqlax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Aqlax6 , u_logic|Aqlax6, CortexM0_SoC, 1
instance = comp, \u_logic|T3kpw6 , u_logic|T3kpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Eg6ju6~3 , u_logic|Eg6ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Q9nax6 , u_logic|Q9nax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eg6ju6~1 , u_logic|Eg6ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Propw6~feeder , u_logic|Propw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Propw6 , u_logic|Propw6, CortexM0_SoC, 1
instance = comp, \u_logic|Iwsax6 , u_logic|Iwsax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eg6ju6~2 , u_logic|Eg6ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Eg6ju6~4 , u_logic|Eg6ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Eg6ju6~5 , u_logic|Eg6ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Iy4ju6~0 , u_logic|Iy4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xv4ju6~0 , u_logic|Xv4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rwuow6~0 , u_logic|Rwuow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xv4ju6~2 , u_logic|Xv4ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xv4ju6~1 , u_logic|Xv4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xv4ju6~3 , u_logic|Xv4ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Xv4ju6~4 , u_logic|Xv4ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ua6ju6~0 , u_logic|Ua6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qv4ju6~1 , u_logic|Qv4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qv4ju6~2 , u_logic|Qv4ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qv4ju6~3 , u_logic|Qv4ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|A58ju6~0 , u_logic|A58ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A58ju6~1 , u_logic|A58ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|J68ju6~0 , u_logic|J68ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M48ju6~0 , u_logic|M48ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M48ju6~1 , u_logic|M48ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qv4ju6~0 , u_logic|Qv4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qv4ju6~4 , u_logic|Qv4ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ua6ju6~1 , u_logic|Ua6ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6~6 , u_logic|Qbfpw6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Rs4ju6~0 , u_logic|Rs4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ds4ju6~0 , u_logic|Ds4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xf0iu6~3 , u_logic|Xf0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gq4ju6~0 , u_logic|Gq4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jo4ju6~0 , u_logic|Jo4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xf0iu6~1 , u_logic|Xf0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wr4ju6~0 , u_logic|Wr4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nq4ju6~0 , u_logic|Nq4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xf0iu6~2 , u_logic|Xf0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xf0iu6~4 , u_logic|Xf0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Wanow6~0 , u_logic|Wanow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pxvax6 , u_logic|Pxvax6, CortexM0_SoC, 1
instance = comp, \u_logic|S7yax6 , u_logic|S7yax6, CortexM0_SoC, 1
instance = comp, \u_logic|Panow6~0 , u_logic|Panow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W40iu6~3 , u_logic|W40iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ltmiu6~0 , u_logic|Ltmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qsmiu6~0 , u_logic|Qsmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mdppw6 , u_logic|Mdppw6, CortexM0_SoC, 1
instance = comp, \u_logic|X7now6~0 , u_logic|X7now6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zduax6 , u_logic|Zduax6, CortexM0_SoC, 1
instance = comp, \u_logic|W40iu6~1 , u_logic|W40iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y8qax6~feeder , u_logic|Y8qax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Y8qax6 , u_logic|Y8qax6, CortexM0_SoC, 1
instance = comp, \u_logic|C7now6~0 , u_logic|C7now6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W40iu6~0 , u_logic|W40iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jvppw6~feeder , u_logic|Jvppw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Jvppw6 , u_logic|Jvppw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fzmpw6 , u_logic|Fzmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|N9now6~0 , u_logic|N9now6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W40iu6~2 , u_logic|W40iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W40iu6~4 , u_logic|W40iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Xf0iu6~0 , u_logic|Xf0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xf0iu6~5 , u_logic|Xf0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Xf0iu6~6 , u_logic|Xf0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|K56ju6~0 , u_logic|K56ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K56ju6~1 , u_logic|K56ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|D31ju6 , u_logic|D31ju6, CortexM0_SoC, 1
instance = comp, \u_logic|T05ju6 , u_logic|T05ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Pk4ju6 , u_logic|Pk4ju6, CortexM0_SoC, 1
instance = comp, \u_logic|By4ju6~2 , u_logic|By4ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Difiu6~0 , u_logic|Difiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|By4ju6~3 , u_logic|By4ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|By4ju6~4 , u_logic|By4ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Sg6ju6~0 , u_logic|Sg6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A5qax6~feeder , u_logic|A5qax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|A5qax6 , u_logic|A5qax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kloax6 , u_logic|Kloax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dc0iu6~0 , u_logic|Dc0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V1yax6~feeder , u_logic|V1yax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|V1yax6 , u_logic|V1yax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rtvax6~feeder , u_logic|Rtvax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Rtvax6 , u_logic|Rtvax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dc0iu6~3 , u_logic|Dc0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Bauax6~feeder , u_logic|Bauax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Bauax6 , u_logic|Bauax6, CortexM0_SoC, 1
instance = comp, \u_logic|Oykax6~feeder , u_logic|Oykax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Oykax6 , u_logic|Oykax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dc0iu6~1 , u_logic|Dc0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N0lax6 , u_logic|N0lax6, CortexM0_SoC, 1
instance = comp, \u_logic|M2lax6 , u_logic|M2lax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dc0iu6~2 , u_logic|Dc0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Dc0iu6~4 , u_logic|Dc0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rc0iu6~0 , u_logic|Rc0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Td0iu6~0 , u_logic|Td0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xuzhu6~0 , u_logic|Xuzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~0 , u_logic|Mifpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~1 , u_logic|Mifpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tjvax6 , u_logic|Tjvax6, CortexM0_SoC, 1
instance = comp, \u_logic|F60iu6~3 , u_logic|F60iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wjtpw6 , u_logic|Wjtpw6, CortexM0_SoC, 1
instance = comp, \u_logic|D0uax6 , u_logic|D0uax6, CortexM0_SoC, 1
instance = comp, \u_logic|F60iu6~1 , u_logic|F60iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vltpw6~feeder , u_logic|Vltpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Vltpw6 , u_logic|Vltpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Untpw6 , u_logic|Untpw6, CortexM0_SoC, 1
instance = comp, \u_logic|F60iu6~2 , u_logic|F60iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mboax6~feeder , u_logic|Mboax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Mboax6 , u_logic|Mboax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cvpax6 , u_logic|Cvpax6, CortexM0_SoC, 1
instance = comp, \u_logic|F60iu6~0 , u_logic|F60iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F60iu6~4 , u_logic|F60iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~2 , u_logic|Mifpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nbppw6 , u_logic|Nbppw6, CortexM0_SoC, 1
instance = comp, \u_logic|Acuax6 , u_logic|Acuax6, CortexM0_SoC, 1
instance = comp, \u_logic|K50iu6~1 , u_logic|K50iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U3yax6 , u_logic|U3yax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qvvax6~feeder , u_logic|Qvvax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Qvvax6 , u_logic|Qvvax6, CortexM0_SoC, 1
instance = comp, \u_logic|K50iu6~3 , u_logic|K50iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Jnoax6~feeder , u_logic|Jnoax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Jnoax6 , u_logic|Jnoax6, CortexM0_SoC, 1
instance = comp, \u_logic|Z6qax6~feeder , u_logic|Z6qax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Z6qax6 , u_logic|Z6qax6, CortexM0_SoC, 1
instance = comp, \u_logic|K50iu6~0 , u_logic|K50iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gxmpw6 , u_logic|Gxmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ktppw6 , u_logic|Ktppw6, CortexM0_SoC, 1
instance = comp, \u_logic|K50iu6~2 , u_logic|K50iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|K50iu6~4 , u_logic|K50iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~3 , u_logic|Mifpw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~4 , u_logic|Mifpw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~5 , u_logic|Mifpw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~6 , u_logic|Mifpw6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~7 , u_logic|Mifpw6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Pl4iu6 , u_logic|Pl4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Vpphu6~0 , u_logic|Vpphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M4niu6~0 , u_logic|M4niu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dtpax6 , u_logic|Dtpax6, CortexM0_SoC, 1
instance = comp, \u_logic|Lvzhu6~0 , u_logic|Lvzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lzwax6 , u_logic|Lzwax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cs6bx6 , u_logic|Cs6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Lvzhu6~3 , u_logic|Lvzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Sw0qw6 , u_logic|Sw0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Tu0qw6 , u_logic|Tu0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Lvzhu6~2 , u_logic|Lvzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uhvax6 , u_logic|Uhvax6, CortexM0_SoC, 1
instance = comp, \u_logic|P21qw6 , u_logic|P21qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Lvzhu6~1 , u_logic|Lvzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lvzhu6~4 , u_logic|Lvzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ngsax6 , u_logic|Ngsax6, CortexM0_SoC, 1
instance = comp, \u_logic|Vtmax6 , u_logic|Vtmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cz7ju6~2 , u_logic|Cz7ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ry0qw6~feeder , u_logic|Ry0qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ry0qw6 , u_logic|Ry0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Q01qw6~feeder , u_logic|Q01qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Q01qw6 , u_logic|Q01qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Cz7ju6~1 , u_logic|Cz7ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N9oax6 , u_logic|N9oax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eytax6 , u_logic|Eytax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cz7ju6~3 , u_logic|Cz7ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|O41qw6 , u_logic|O41qw6, CortexM0_SoC, 1
instance = comp, \u_logic|So0qw6 , u_logic|So0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Cz7ju6~0 , u_logic|Cz7ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cz7ju6~4 , u_logic|Cz7ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Cz7ju6~5 , u_logic|Cz7ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Yw7ju6~0 , u_logic|Yw7ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qm6ju6~0 , u_logic|Qm6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yw7ju6~1 , u_logic|Yw7ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W4epw6~0 , u_logic|W4epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oe0iu6~1 , u_logic|Oe0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Oe0iu6~2 , u_logic|Oe0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Oe0iu6~3 , u_logic|Oe0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Oe0iu6~4 , u_logic|Oe0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Oe0iu6~5 , u_logic|Oe0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Cq2ju6~0 , u_logic|Cq2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oe0iu6~0 , u_logic|Oe0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oe0iu6~6 , u_logic|Oe0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Ve0iu6~3 , u_logic|Ve0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ve0iu6~2 , u_logic|Ve0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ve0iu6~1 , u_logic|Ve0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ve0iu6~4 , u_logic|Ve0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ve0iu6~0 , u_logic|Ve0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ve0iu6~5 , u_logic|Ve0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~15 , u_logic|Idfpw6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Su6ju6~0 , u_logic|Su6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Su6ju6~1 , u_logic|Su6ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S2epw6~0 , u_logic|S2epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~16 , u_logic|Idfpw6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6[6] , u_logic|Idfpw6[6], CortexM0_SoC, 1
instance = comp, \u_logic|Ymzpw6 , u_logic|Ymzpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ezypw6 , u_logic|Ezypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Eg0iu6~1 , u_logic|Eg0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rjopw6 , u_logic|Rjopw6, CortexM0_SoC, 1
instance = comp, \u_logic|Eg0iu6~4 , u_logic|Eg0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Txmax6~feeder , u_logic|Txmax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Txmax6 , u_logic|Txmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Lksax6 , u_logic|Lksax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eg0iu6~2 , u_logic|Eg0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vuipw6 , u_logic|Vuipw6, CortexM0_SoC, 1
instance = comp, \u_logic|Delax6 , u_logic|Delax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eg0iu6~3 , u_logic|Eg0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Eg0iu6~5 , u_logic|Eg0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Eg0iu6~6 , u_logic|Eg0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Eg0iu6~0 , u_logic|Eg0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~18 , u_logic|Idfpw6~18, CortexM0_SoC, 1
instance = comp, \u_logic|J16ju6~0 , u_logic|J16ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J16ju6~1 , u_logic|J16ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6~8 , u_logic|Qbfpw6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6[2]~20 , u_logic|Idfpw6[2]~20, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6[2]~21 , u_logic|Idfpw6[2]~21, CortexM0_SoC, 1
instance = comp, \u_logic|Ghliu6~0 , u_logic|Ghliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Irrhu6~0 , u_logic|Irrhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Irrhu6~1 , u_logic|Irrhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Irrhu6~2 , u_logic|Irrhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Irrhu6~3 , u_logic|Irrhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Nu5bx6 , u_logic|Nu5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~22 , u_logic|Idfpw6~22, CortexM0_SoC, 1
instance = comp, \u_logic|Pqrax6 , u_logic|Pqrax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rhypw6 , u_logic|Rhypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Znliu6~2 , u_logic|Znliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Znliu6~3 , u_logic|Znliu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Qjypw6 , u_logic|Qjypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fatax6 , u_logic|Fatax6, CortexM0_SoC, 1
instance = comp, \u_logic|Znliu6~1 , u_logic|Znliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sfypw6~feeder , u_logic|Sfypw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Sfypw6 , u_logic|Sfypw6, CortexM0_SoC, 1
instance = comp, \u_logic|F3pax6 , u_logic|F3pax6, CortexM0_SoC, 1
instance = comp, \u_logic|O00iu6~3 , u_logic|O00iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Mbwax6 , u_logic|Mbwax6, CortexM0_SoC, 1
instance = comp, \u_logic|Nq5bx6 , u_logic|Nq5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|O00iu6~2 , u_logic|O00iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tdypw6~feeder , u_logic|Tdypw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Tdypw6 , u_logic|Tdypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vmqax6~feeder , u_logic|Vmqax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Vmqax6 , u_logic|Vmqax6, CortexM0_SoC, 1
instance = comp, \u_logic|O00iu6~0 , u_logic|O00iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wruax6 , u_logic|Wruax6, CortexM0_SoC, 1
instance = comp, \u_logic|Plypw6 , u_logic|Plypw6, CortexM0_SoC, 1
instance = comp, \u_logic|O00iu6~1 , u_logic|O00iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|O00iu6~4 , u_logic|O00iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Onypw6 , u_logic|Onypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Znliu6~0 , u_logic|Znliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Znliu6~4 , u_logic|Znliu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ef7ju6~1 , u_logic|Ef7ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ef7ju6~0 , u_logic|Ef7ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E35ju6 , u_logic|E35ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Vd7ju6~0 , u_logic|Vd7ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6~12 , u_logic|Qbfpw6~12, CortexM0_SoC, 1
instance = comp, \u_logic|N30iu6~3 , u_logic|N30iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|N30iu6~0 , u_logic|N30iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N30iu6~1 , u_logic|N30iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N30iu6~2 , u_logic|N30iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N30iu6~4 , u_logic|N30iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Qorax6 , u_logic|Qorax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qukax6~feeder , u_logic|Qukax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Qukax6 , u_logic|Qukax6, CortexM0_SoC, 1
instance = comp, \u_logic|L35ju6~2 , u_logic|L35ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L35ju6~3 , u_logic|L35ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Pwkax6~feeder , u_logic|Pwkax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Pwkax6 , u_logic|Pwkax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kssax6 , u_logic|Kssax6, CortexM0_SoC, 1
instance = comp, \u_logic|L35ju6~1 , u_logic|L35ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qdvhu6~1 , u_logic|Qdvhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cz8iu6~0 , u_logic|Cz8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ltuow6~0 , u_logic|Ltuow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K7row6~0 , u_logic|K7row6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L35ju6~4 , u_logic|L35ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|K7row6~1 , u_logic|K7row6~1, CortexM0_SoC, 1
instance = comp, \u_logic|K7row6~2 , u_logic|K7row6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xfiax6 , u_logic|Xfiax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qdvhu6~2 , u_logic|Qdvhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qdvhu6~0 , u_logic|Qdvhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qdvhu6~3 , u_logic|Qdvhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|I1lpw6 , u_logic|I1lpw6, CortexM0_SoC, 1
instance = comp, \u_logic|S5nax6 , u_logic|S5nax6, CortexM0_SoC, 1
instance = comp, \u_logic|L35ju6~0 , u_logic|L35ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q25ju6~0 , u_logic|Q25ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q25ju6~1 , u_logic|Q25ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6~0 , u_logic|Qbfpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6[0] , u_logic|Idfpw6[0], CortexM0_SoC, 1
instance = comp, \u_logic|Pp0iu6~0 , u_logic|Pp0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pp0iu6~1 , u_logic|Pp0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ip0iu6~0 , u_logic|Ip0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Im2ju6~0 , u_logic|Im2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Im2ju6~1 , u_logic|Im2ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Im2ju6~2 , u_logic|Im2ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ng8iu6~0 , u_logic|Ng8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F23ju6 , u_logic|F23ju6, CortexM0_SoC, 1
instance = comp, \u_logic|W03ju6~0 , u_logic|W03ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W03ju6~1 , u_logic|W03ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ng8iu6~1 , u_logic|Ng8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hcniu6~0 , u_logic|Hcniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ug8iu6~2 , u_logic|Ug8iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Cs8iu6 , u_logic|Cs8iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Xbcow6~0 , u_logic|Xbcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qtfow6~0 , u_logic|Qtfow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cbcow6~0 , u_logic|Cbcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[8]~6 , u_logic|HADDR[8]~6, CortexM0_SoC, 1
instance = comp, \u_logic|Yf1qw6~1 , u_logic|Yf1qw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gl1qw6~feeder , u_logic|Gl1qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Gl1qw6 , u_logic|Gl1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|N6xhu6~0 , u_logic|N6xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yf1qw6 , u_logic|Yf1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Oesax6 , u_logic|Oesax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ym4iu6 , u_logic|Ym4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Kuphu6~0 , u_logic|Kuphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kuphu6~1 , u_logic|Kuphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qzmiu6~2 , u_logic|Qzmiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hqgiu6~1 , u_logic|Hqgiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|G3eiu6 , u_logic|G3eiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Lp7ax6~feeder , u_logic|Lp7ax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|F0eow6~0 , u_logic|F0eow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C0fiu6~4 , u_logic|C0fiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|R5eiu6~0 , u_logic|R5eiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lp7ax6 , u_logic|Lp7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~0 , u_logic|HWDATA~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zszax6~feeder , u_logic|Zszax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Zszax6 , u_logic|Zszax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ozeiu6 , u_logic|Ozeiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Hzeiu6~2 , u_logic|Hzeiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|F6eiu6~0 , u_logic|F6eiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M6rpw6 , u_logic|M6rpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~1 , u_logic|Add1~1, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~2 , u_logic|Add1~2, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~1 , u_logic|HWDATA~1, CortexM0_SoC, 1
instance = comp, \u_logic|I4eiu6 , u_logic|I4eiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Wnxax6~feeder , u_logic|Wnxax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Wnxax6 , u_logic|Wnxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~54 , u_logic|Add1~54, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~19 , u_logic|Add1~19, CortexM0_SoC, 1
instance = comp, \u_logic|Oarpw6 , u_logic|Oarpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~4 , u_logic|Add1~4, CortexM0_SoC, 1
instance = comp, \u_logic|Vlxax6 , u_logic|Vlxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~57 , u_logic|Add1~57, CortexM0_SoC, 1
instance = comp, \u_logic|Kzabx6 , u_logic|Kzabx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~6 , u_logic|Add1~6, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~3 , u_logic|HWDATA~3, CortexM0_SoC, 1
instance = comp, \u_logic|Oyhbx6 , u_logic|Oyhbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~60 , u_logic|Add1~60, CortexM0_SoC, 1
instance = comp, \u_logic|P0ibx6 , u_logic|P0ibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~8 , u_logic|Add1~8, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~4 , u_logic|HWDATA~4, CortexM0_SoC, 1
instance = comp, \u_logic|Imhbx6 , u_logic|Imhbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~64 , u_logic|Add1~64, CortexM0_SoC, 1
instance = comp, \u_logic|Johbx6 , u_logic|Johbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Thxax6~feeder , u_logic|Thxax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Thxax6 , u_logic|Thxax6, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~5 , u_logic|HWDATA~5, CortexM0_SoC, 1
instance = comp, \u_logic|X5opw6 , u_logic|X5opw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~10 , u_logic|Add1~10, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~67 , u_logic|Add1~67, CortexM0_SoC, 1
instance = comp, \u_logic|Y7opw6 , u_logic|Y7opw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~12 , u_logic|Add1~12, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~6 , u_logic|HWDATA~6, CortexM0_SoC, 1
instance = comp, \u_logic|Ox9bx6 , u_logic|Ox9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~70 , u_logic|Add1~70, CortexM0_SoC, 1
instance = comp, \u_logic|Rv7ax6 , u_logic|Rv7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~14 , u_logic|Add1~14, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~53 , u_logic|Add1~53, CortexM0_SoC, 1
instance = comp, \u_logic|Ujxax6 , u_logic|Ujxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~16 , u_logic|Add1~16, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~46 , u_logic|HWDATA~46, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~47 , u_logic|HWDATA~47, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~48 , u_logic|HWDATA~48, CortexM0_SoC, 1
instance = comp, \u_logic|Rq0qw6 , u_logic|Rq0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~18 , u_logic|Add1~18, CortexM0_SoC, 1
instance = comp, \u_logic|Ss0qw6 , u_logic|Ss0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~20 , u_logic|Add1~20, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~51 , u_logic|HWDATA~51, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~52 , u_logic|HWDATA~52, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~53 , u_logic|HWDATA~53, CortexM0_SoC, 1
instance = comp, \u_logic|Tmjbx6 , u_logic|Tmjbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~55 , u_logic|Add1~55, CortexM0_SoC, 1
instance = comp, \u_logic|Uojbx6 , u_logic|Uojbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Azeiu6~6 , u_logic|Azeiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~22 , u_logic|Add1~22, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~54 , u_logic|HWDATA~54, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~55 , u_logic|HWDATA~55, CortexM0_SoC, 1
instance = comp, \u_logic|Tptpw6 , u_logic|Tptpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~58 , u_logic|Add1~58, CortexM0_SoC, 1
instance = comp, \u_logic|Vrtpw6 , u_logic|Vrtpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fsdiu6 , u_logic|Fsdiu6, CortexM0_SoC, 1
instance = comp, \u_logic|L9xax6 , u_logic|L9xax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pdxax6 , u_logic|Pdxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zqqow6~0 , u_logic|Zqqow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~20 , u_logic|Add3~20, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~22 , u_logic|Add3~22, CortexM0_SoC, 1
instance = comp, \u_logic|O1ppw6 , u_logic|O1ppw6, CortexM0_SoC, 1
instance = comp, \u_logic|O8sax6 , u_logic|O8sax6, CortexM0_SoC, 1
instance = comp, \u_logic|En0iu6~3 , u_logic|En0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wlmax6 , u_logic|Wlmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Vlkpw6 , u_logic|Vlkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|En0iu6~2 , u_logic|En0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N3oax6 , u_logic|N3oax6, CortexM0_SoC, 1
instance = comp, \u_logic|Estax6 , u_logic|Estax6, CortexM0_SoC, 1
instance = comp, \u_logic|En0iu6~1 , u_logic|En0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|En0iu6~4 , u_logic|En0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|I5qpw6 , u_logic|I5qpw6, CortexM0_SoC, 1
instance = comp, \u_logic|E9npw6 , u_logic|E9npw6, CortexM0_SoC, 1
instance = comp, \u_logic|Bb0iu6~2 , u_logic|Bb0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lnppw6~feeder , u_logic|Lnppw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Lnppw6 , u_logic|Lnppw6, CortexM0_SoC, 1
instance = comp, \u_logic|V9vax6~feeder , u_logic|V9vax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|V9vax6 , u_logic|V9vax6, CortexM0_SoC, 1
instance = comp, \u_logic|Bb0iu6~1 , u_logic|Bb0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Di6bx6 , u_logic|Di6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ltwax6 , u_logic|Ltwax6, CortexM0_SoC, 1
instance = comp, \u_logic|Bb0iu6~3 , u_logic|Bb0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|U4rax6 , u_logic|U4rax6, CortexM0_SoC, 1
instance = comp, \u_logic|Bb0iu6~0 , u_logic|Bb0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bb0iu6~4 , u_logic|Bb0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Vnkpw6 , u_logic|Vnkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ti0qw6 , u_logic|Ti0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|En0iu6~0 , u_logic|En0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|En0iu6~5 , u_logic|En0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~11 , u_logic|Idfpw6~11, CortexM0_SoC, 1
instance = comp, \u_logic|I19ju6~0 , u_logic|I19ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q1epw6~0 , u_logic|Q1epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~2 , u_logic|Add4~2, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~4 , u_logic|Add4~4, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~6 , u_logic|Add4~6, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~8 , u_logic|Add4~8, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~10 , u_logic|Add4~10, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~12 , u_logic|Add4~12, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~14 , u_logic|Add4~14, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~16 , u_logic|Add4~16, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~18 , u_logic|Add4~18, CortexM0_SoC, 1
instance = comp, \u_logic|Ixdpw6~0 , u_logic|Ixdpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tk0qw6~feeder , u_logic|Tk0qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Tk0qw6 , u_logic|Tk0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Bdjpw6~feeder , u_logic|Bdjpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Bdjpw6 , u_logic|Bdjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ln0iu6~0 , u_logic|Ln0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U6rax6 , u_logic|U6rax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ib0iu6~0 , u_logic|Ib0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dk6bx6 , u_logic|Dk6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Lvwax6 , u_logic|Lvwax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ib0iu6~3 , u_logic|Ib0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Lpppw6 , u_logic|Lpppw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vbvax6 , u_logic|Vbvax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ib0iu6~1 , u_logic|Ib0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I7qpw6 , u_logic|I7qpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ebnpw6 , u_logic|Ebnpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ib0iu6~2 , u_logic|Ib0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ib0iu6~4 , u_logic|Ib0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|N5oax6~feeder , u_logic|N5oax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|N5oax6 , u_logic|N5oax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eutax6~feeder , u_logic|Eutax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Eutax6 , u_logic|Eutax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ln0iu6~1 , u_logic|Ln0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bbjpw6 , u_logic|Bbjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wnmax6 , u_logic|Wnmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ln0iu6~2 , u_logic|Ln0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|O3ppw6~feeder , u_logic|O3ppw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|O3ppw6 , u_logic|O3ppw6, CortexM0_SoC, 1
instance = comp, \u_logic|Oasax6 , u_logic|Oasax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ln0iu6~3 , u_logic|Ln0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ln0iu6~4 , u_logic|Ln0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ln0iu6~5 , u_logic|Ln0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~12 , u_logic|Idfpw6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Ls2iu6~0 , u_logic|Ls2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B79bx6~feeder , u_logic|B79bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|B79bx6 , u_logic|B79bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Lxwiu6~0 , u_logic|Lxwiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ukwiu6 , u_logic|Ukwiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Iv1iu6~0 , u_logic|Iv1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yjsiu6~10 , u_logic|Yjsiu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Pyqiu6~0 , u_logic|Pyqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dw1iu6~0 , u_logic|Dw1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ae7iu6~0 , u_logic|Ae7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N19bx6 , u_logic|N19bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Yjsiu6~7 , u_logic|Yjsiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Nkwiu6 , u_logic|Nkwiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Zt1iu6~0 , u_logic|Zt1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qf7iu6~0 , u_logic|Qf7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ux8bx6 , u_logic|Ux8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|F59bx6 , u_logic|F59bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Vuciu6 , u_logic|Vuciu6, CortexM0_SoC, 1
instance = comp, \u_logic|Vr1iu6~3 , u_logic|Vr1iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Yjsiu6~6 , u_logic|Yjsiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Zkwow6~0 , u_logic|Zkwow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O52pw6~0 , u_logic|O52pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~56 , u_logic|HWDATA~56, CortexM0_SoC, 1
instance = comp, \u_logic|Ofmpw6 , u_logic|Ofmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~24 , u_logic|Add1~24, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~61 , u_logic|Add1~61, CortexM0_SoC, 1
instance = comp, \u_logic|Pt7ax6 , u_logic|Pt7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Mviow6~2 , u_logic|Mviow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|M6eiu6~4 , u_logic|M6eiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|F0eow6~1 , u_logic|F0eow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Grbpw6~0 , u_logic|Grbpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wsbpw6~2 , u_logic|Wsbpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kwfiu6~0 , u_logic|Kwfiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G2fiu6~0 , u_logic|G2fiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gxxiu6~0 , u_logic|Gxxiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y2phu6~0 , u_logic|Y2phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y2phu6~1 , u_logic|Y2phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lg1bx6 , u_logic|Lg1bx6, CortexM0_SoC, 1
instance = comp, \u_logic|M0eow6~0 , u_logic|M0eow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O59iu6~0 , u_logic|O59iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V59iu6~3 , u_logic|V59iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rpuhu6~0 , u_logic|Rpuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D70bx6 , u_logic|D70bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Uosiu6~0 , u_logic|Uosiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uosiu6~1 , u_logic|Uosiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xv8bx6 , u_logic|Xv8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rz8bx6~feeder , u_logic|Rz8bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Jf7iu6~2 , u_logic|Jf7iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|He7iu6~0 , u_logic|He7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rz8bx6 , u_logic|Rz8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sg7iu6~4 , u_logic|Sg7iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Td7iu6~0 , u_logic|Td7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J39bx6 , u_logic|J39bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Xs1iu6~2 , u_logic|Xs1iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Yjsiu6~4 , u_logic|Yjsiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Abwow6~0 , u_logic|Abwow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bo1pw6~0 , u_logic|Bo1pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~50 , u_logic|HWDATA~50, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[5] , RAMDATA_Interface|addr_reg[5], CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[6] , RAMDATA_Interface|addr_reg[6], CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[7] , RAMDATA_Interface|addr_reg[7], CortexM0_SoC, 1
instance = comp, \u_logic|Huxpw6 , u_logic|Huxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Tm0qw6 , u_logic|Tm0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Zn0iu6~3 , u_logic|Zn0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|N7oax6 , u_logic|N7oax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ewtax6 , u_logic|Ewtax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zn0iu6~0 , u_logic|Zn0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hoxpw6~feeder , u_logic|Hoxpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Hoxpw6 , u_logic|Hoxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Zn0iu6~2 , u_logic|Zn0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hqxpw6~feeder , u_logic|Hqxpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Hqxpw6 , u_logic|Hqxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wpmax6~feeder , u_logic|Wpmax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Wpmax6 , u_logic|Wpmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zn0iu6~1 , u_logic|Zn0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zn0iu6~4 , u_logic|Zn0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Wvmiu6~0 , u_logic|Wvmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gzphu6~0 , u_logic|Gzphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gzphu6~1 , u_logic|Gzphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gwxpw6 , u_logic|Gwxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Do6bx6 , u_logic|Do6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Lxwax6 , u_logic|Lxwax6, CortexM0_SoC, 1
instance = comp, \u_logic|Wb0iu6~3 , u_logic|Wb0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Vdvax6 , u_logic|Vdvax6, CortexM0_SoC, 1
instance = comp, \u_logic|Hsxpw6~feeder , u_logic|Hsxpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Hsxpw6 , u_logic|Hsxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wb0iu6~1 , u_logic|Wb0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hkxpw6 , u_logic|Hkxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Hmxpw6 , u_logic|Hmxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wb0iu6~2 , u_logic|Wb0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|U8rax6 , u_logic|U8rax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eppax6 , u_logic|Eppax6, CortexM0_SoC, 1
instance = comp, \u_logic|Wb0iu6~0 , u_logic|Wb0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wb0iu6~4 , u_logic|Wb0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Zn0iu6~5 , u_logic|Zn0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~14 , u_logic|Idfpw6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6[9] , u_logic|Idfpw6[9], CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[9]~16 , u_logic|Ozkbx6[9]~16, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[10]~18 , u_logic|Ozkbx6[10]~18, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[11]~20 , u_logic|Ozkbx6[11]~20, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~16 , u_logic|Tugpw6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~17 , u_logic|Tugpw6~17, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[10]~8 , u_logic|HADDR[10]~8, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[8] , RAMDATA_Interface|addr_reg[8], CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~6 , u_logic|Tugpw6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Zr8bx6 , u_logic|Zr8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sn0iu6~0 , u_logic|Sn0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zp8bx6 , u_logic|Zp8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zn8bx6 , u_logic|Zn8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sn0iu6~1 , u_logic|Sn0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cg7bx6~feeder , u_logic|Cg7bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Cg7bx6 , u_logic|Cg7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ce7bx6~feeder , u_logic|Ce7bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ce7bx6 , u_logic|Ce7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sn0iu6~2 , u_logic|Sn0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ca7bx6~feeder , u_logic|Ca7bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ca7bx6 , u_logic|Ca7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Cc7bx6 , u_logic|Cc7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sn0iu6~3 , u_logic|Sn0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Sn0iu6~4 , u_logic|Sn0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ci7bx6 , u_logic|Ci7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ck7bx6~feeder , u_logic|Ck7bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ck7bx6 , u_logic|Ck7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pb0iu6~1 , u_logic|Pb0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|C27bx6 , u_logic|C27bx6, CortexM0_SoC, 1
instance = comp, \u_logic|C47bx6 , u_logic|C47bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pb0iu6~2 , u_logic|Pb0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Co7bx6~feeder , u_logic|Co7bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Co7bx6 , u_logic|Co7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|C87bx6~feeder , u_logic|C87bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|C87bx6 , u_logic|C87bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pb0iu6~3 , u_logic|Pb0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|C67bx6 , u_logic|C67bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Cm7bx6 , u_logic|Cm7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pb0iu6~0 , u_logic|Pb0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pb0iu6~4 , u_logic|Pb0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Sn0iu6~5 , u_logic|Sn0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~13 , u_logic|Idfpw6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[12]~22 , u_logic|Ozkbx6[12]~22, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~7 , u_logic|Tugpw6~7, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[11]~3 , u_logic|HADDR[11]~3, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[9] , RAMDATA_Interface|addr_reg[9], CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[12]~10 , u_logic|HADDR[12]~10, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[10] , RAMDATA_Interface|addr_reg[10], CortexM0_SoC, 1
instance = comp, \u_logic|Add4~20 , u_logic|Add4~20, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~20 , u_logic|Tugpw6~20, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~21 , u_logic|Tugpw6~21, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[13]~11 , u_logic|HADDR[13]~11, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[11] , RAMDATA_Interface|addr_reg[11], CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][15]__3|auto_generated|ram_block1a3 , RAM_DATA|mem[0][15]__3|auto_generated|ram_block1a3, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[1]~feeder , RAMCODE_Interface|addr_reg[1]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|trans_en , RAMCODE_Interface|trans_en, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[1] , RAMCODE_Interface|addr_reg[1], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[2]~feeder , RAMCODE_Interface|addr_reg[2]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[2] , RAMCODE_Interface|addr_reg[2], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[3]~feeder , RAMCODE_Interface|addr_reg[3]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[3] , RAMCODE_Interface|addr_reg[3], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[4]~feeder , RAMCODE_Interface|addr_reg[4]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[4] , RAMCODE_Interface|addr_reg[4], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[5]~feeder , RAMCODE_Interface|addr_reg[5]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[5] , RAMCODE_Interface|addr_reg[5], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[6]~feeder , RAMCODE_Interface|addr_reg[6]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[6] , RAMCODE_Interface|addr_reg[6], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[7]~feeder , RAMCODE_Interface|addr_reg[7]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[7] , RAMCODE_Interface|addr_reg[7], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[8]~feeder , RAMCODE_Interface|addr_reg[8]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[8] , RAMCODE_Interface|addr_reg[8], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[9]~feeder , RAMCODE_Interface|addr_reg[9]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[9] , RAMCODE_Interface|addr_reg[9], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[10]~feeder , RAMCODE_Interface|addr_reg[10]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[10] , RAMCODE_Interface|addr_reg[10], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[11]~feeder , RAMCODE_Interface|addr_reg[11]~feeder, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[11] , RAMCODE_Interface|addr_reg[11], CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][15]__3|auto_generated|ram_block1a3 , RAM_CODE|mem[0][15]__3|auto_generated|ram_block1a3, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector22~0 , Interconncet|SlaveMUX|Selector22~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yjsiu6~9 , u_logic|Yjsiu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Kw1iu6~4 , u_logic|Kw1iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Yjsiu6~5 , u_logic|Yjsiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Yjsiu6~8 , u_logic|Yjsiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Vbphu6~0 , u_logic|Vbphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vbphu6~1 , u_logic|Vbphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bu6bx6 , u_logic|Bu6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zs2iu6~0 , u_logic|Zs2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qwxhu6~0 , u_logic|Qwxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gw6bx6 , u_logic|Gw6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Xx6bx6~feeder , u_logic|Xx6bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Xx6bx6 , u_logic|Xx6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Q44iu6 , u_logic|Q44iu6, CortexM0_SoC, 1
instance = comp, \u_logic|V3qhu6~0 , u_logic|V3qhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kpmiu6~0 , u_logic|Kpmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V3qhu6~1 , u_logic|V3qhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|C07bx6 , u_logic|C07bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sn0iu6~6 , u_logic|Sn0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Bvmiu6~2 , u_logic|Bvmiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~9 , u_logic|Mifpw6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~10 , u_logic|Mifpw6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~11 , u_logic|Mifpw6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~12 , u_logic|Mifpw6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~13 , u_logic|Mifpw6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Dg6bx6 , u_logic|Dg6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Lrwax6 , u_logic|Lrwax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ua0iu6~3 , u_logic|Ua0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|U2rax6 , u_logic|U2rax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ejpax6 , u_logic|Ejpax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ua0iu6~0 , u_logic|Ua0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sz7ax6 , u_logic|Sz7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Sx7ax6 , u_logic|Sx7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ua0iu6~2 , u_logic|Ua0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|S58ax6 , u_logic|S58ax6, CortexM0_SoC, 1
instance = comp, \u_logic|V7vax6 , u_logic|V7vax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ua0iu6~1 , u_logic|Ua0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ua0iu6~4 , u_logic|Ua0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~14 , u_logic|Mifpw6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Zl8bx6 , u_logic|Zl8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zj8bx6 , u_logic|Zj8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Qm0iu6~0 , u_logic|Qm0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z58bx6 , u_logic|Z58bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Z38bx6 , u_logic|Z38bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Qm0iu6~2 , u_logic|Qm0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Z18bx6 , u_logic|Z18bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zz7bx6 , u_logic|Zz7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Qm0iu6~3 , u_logic|Qm0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Zh8bx6 , u_logic|Zh8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zf8bx6 , u_logic|Zf8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Qm0iu6~1 , u_logic|Qm0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qm0iu6~4 , u_logic|Qm0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Qm0iu6~5 , u_logic|Qm0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Qm0iu6~6 , u_logic|Qm0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Ngmiu6~2 , u_logic|Ngmiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rc8ow6~0 , u_logic|Rc8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fg3ju6~2 , u_logic|Fg3ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sypow6~0 , u_logic|Sypow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N7pow6~0 , u_logic|N7pow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R3how6~0 , u_logic|R3how6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eccow6~0 , u_logic|Eccow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yvgiu6~0 , u_logic|Yvgiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M1xiu6~1 , u_logic|M1xiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y5eiu6 , u_logic|Y5eiu6, CortexM0_SoC, 1
instance = comp, \u_logic|M1xiu6~2 , u_logic|M1xiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tbvhu6~0 , u_logic|Tbvhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C3wpw6 , u_logic|C3wpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Blbpw6~0 , u_logic|Blbpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hl7iu6 , u_logic|Hl7iu6, CortexM0_SoC, 1
instance = comp, \u_logic|J5phu6~0 , u_logic|J5phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J5phu6~1 , u_logic|J5phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U31bx6 , u_logic|U31bx6, CortexM0_SoC, 1
instance = comp, \u_logic|M1xiu6~0 , u_logic|M1xiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M1xiu6~3 , u_logic|M1xiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Tdliu6~0 , u_logic|Tdliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sx3ju6~0 , u_logic|Sx3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zx3ju6~0 , u_logic|Zx3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sx3ju6~1 , u_logic|Sx3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|O8eow6~0 , u_logic|O8eow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eolow6~0 , u_logic|Eolow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O8eow6~1 , u_logic|O8eow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lj3ju6~0 , u_logic|Lj3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C2eow6~4 , u_logic|C2eow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|H8eow6~0 , u_logic|H8eow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A1eow6~0 , u_logic|A1eow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bggiu6~2 , u_logic|Bggiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bxdpw6~0 , u_logic|Bxdpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bxdpw6~1 , u_logic|Bxdpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Us3bx6 , u_logic|Us3bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wouhu6~0 , u_logic|Wouhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C30bx6 , u_logic|C30bx6, CortexM0_SoC, 1
instance = comp, \u_logic|W4siu6~0 , u_logic|W4siu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W4siu6~1 , u_logic|W4siu6~1, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][15]__3|auto_generated|ram_block1a0 , RAM_CODE|mem[0][15]__3|auto_generated|ram_block1a0, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][15]__3|auto_generated|ram_block1a0 , RAM_DATA|mem[0][15]__3|auto_generated|ram_block1a0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector25~0 , Interconncet|SlaveMUX|Selector25~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rcliu6~0 , u_logic|Rcliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tf4ju6~0 , u_logic|Tf4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Og4ju6~0 , u_logic|Og4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tf4ju6~1 , u_logic|Tf4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cw3ju6~0 , u_logic|Cw3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yt3ju6~0 , u_logic|Yt3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cw3ju6~1 , u_logic|Cw3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gk3ju6~0 , u_logic|Gk3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rcliu6~1 , u_logic|Rcliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V2kow6~2 , u_logic|V2kow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nlcbx6~feeder , u_logic|Nlcbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Nlcbx6 , u_logic|Nlcbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wfcbx6 , u_logic|Wfcbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Thviu6~3 , u_logic|Thviu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Qjcbx6 , u_logic|Qjcbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Thviu6~1 , u_logic|Thviu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Facbx6~feeder , u_logic|Facbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Facbx6 , u_logic|Facbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Thcbx6 , u_logic|Thcbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Thviu6~0 , u_logic|Thviu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cccbx6~feeder , u_logic|Cccbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Cccbx6 , u_logic|Cccbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zdcbx6 , u_logic|Zdcbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Thviu6~2 , u_logic|Thviu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Thviu6~4 , u_logic|Thviu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|U7phu6~0 , u_logic|U7phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Izwiu6~0 , u_logic|Izwiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hssiu6~0 , u_logic|Hssiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dqsiu6~0 , u_logic|Dqsiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yw1iu6~0 , u_logic|Yw1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U7phu6~1 , u_logic|U7phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U7phu6~2 , u_logic|U7phu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|U7phu6~3 , u_logic|U7phu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Cncbx6 , u_logic|Cncbx6, CortexM0_SoC, 1
instance = comp, \u_logic|R0yhu6~1 , u_logic|R0yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y0yhu6~0 , u_logic|Y0yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rc8ow6~1 , u_logic|Rc8ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dc8ow6~0 , u_logic|Dc8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dyeow6~0 , u_logic|Dyeow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B0cow6~1 , u_logic|B0cow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qkgiu6~4 , u_logic|Qkgiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Qsgow6~0 , u_logic|Qsgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yzqiu6~1 , u_logic|Yzqiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Aobpw6~0 , u_logic|Aobpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Odfiu6~2 , u_logic|Odfiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|H4phu6~0 , u_logic|H4phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H4phu6~1 , u_logic|H4phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gihbx6 , u_logic|Gihbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Gnuhu6~0 , u_logic|Gnuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ikhbx6 , u_logic|Ikhbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Yzqiu6~0 , u_logic|Yzqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xcpow6~0 , u_logic|Xcpow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P3fiu6~2 , u_logic|P3fiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kqhbx6 , u_logic|Kqhbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Etgow6~2 , u_logic|Etgow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Yzqiu6 , u_logic|Yzqiu6, CortexM0_SoC, 1
instance = comp, \u_logic|B0cow6~0 , u_logic|B0cow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B0cow6~2 , u_logic|B0cow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ytcow6~0 , u_logic|Ytcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ytcow6~1 , u_logic|Ytcow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ytcow6~2 , u_logic|Ytcow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Svkiu6~0 , u_logic|Svkiu6~0, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][7]__4|auto_generated|ram_block1a0 , RAM_CODE|mem[0][7]__4|auto_generated|ram_block1a0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|hsel_reg[0] , Interconncet|SlaveMUX|hsel_reg[0], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector33~1 , Interconncet|SlaveMUX|Selector33~1, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|size_reg[0] , RAMDATA_Interface|size_reg[0], CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|BRAM_WRITE[0]~0 , RAMDATA_Interface|BRAM_WRITE[0]~0, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][7]__4|auto_generated|ram_block1a0 , RAM_DATA|mem[0][7]__4|auto_generated|ram_block1a0, CortexM0_SoC, 1
instance = comp, \ioPin[7]~input , ioPin[7]~input, CortexM0_SoC, 1
instance = comp, \GPIO|tmp[7] , GPIO|tmp[7], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector26~0 , Interconncet|SlaveMUX|Selector26~0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector26~1 , Interconncet|SlaveMUX|Selector26~1, CortexM0_SoC, 1
instance = comp, \u_logic|U2fiu6~0 , u_logic|U2fiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N2fiu6~0 , u_logic|N2fiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I74bx6 , u_logic|I74bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Cznow6 , u_logic|Cznow6, CortexM0_SoC, 1
instance = comp, \u_logic|Z1fiu6~2 , u_logic|Z1fiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|E05bx6 , u_logic|E05bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Z1now6~2 , u_logic|Z1now6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L1fiu6~2 , u_logic|L1fiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|H4zax6 , u_logic|H4zax6, CortexM0_SoC, 1
instance = comp, \u_logic|S1fiu6~4 , u_logic|S1fiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Pxriu6~2 , u_logic|Pxriu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pxriu6~3 , u_logic|Pxriu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|X0fiu6~2 , u_logic|X0fiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mfyax6 , u_logic|Mfyax6, CortexM0_SoC, 1
instance = comp, \u_logic|C0fiu6~5 , u_logic|C0fiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|E1fiu6~4 , u_logic|E1fiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Vzeiu6~2 , u_logic|Vzeiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sn4bx6 , u_logic|Sn4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pxriu6~1 , u_logic|Pxriu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Q0fiu6~0 , u_logic|Q0fiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J0fiu6~0 , u_logic|J0fiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wu3bx6 , u_logic|Wu3bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pxriu6~0 , u_logic|Pxriu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B3fiu6~2 , u_logic|B3fiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|S3mpw6 , u_logic|S3mpw6, CortexM0_SoC, 1
instance = comp, \u_logic|I3now6~2 , u_logic|I3now6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tzdiu6~0 , u_logic|Tzdiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dv9iu6~2 , u_logic|Dv9iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Yqzax6 , u_logic|Yqzax6, CortexM0_SoC, 1
instance = comp, \u_logic|C7fiu6 , u_logic|C7fiu6, CortexM0_SoC, 1
instance = comp, \u_logic|M3phu6~0 , u_logic|M3phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M3phu6~1 , u_logic|M3phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qo3bx6~feeder , u_logic|Qo3bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Qo3bx6 , u_logic|Qo3bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pouhu6~0 , u_logic|Pouhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C10bx6 , u_logic|C10bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pxriu6~4 , u_logic|Pxriu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Pxriu6~5 , u_logic|Pxriu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Pxriu6~6 , u_logic|Pxriu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|X88ow6~0 , u_logic|X88ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iwmow6~2 , u_logic|Iwmow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ag4ju6~0 , u_logic|Ag4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uc4ju6~0 , u_logic|Uc4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ag4ju6~1 , u_logic|Ag4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hg4ju6~0 , u_logic|Hg4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jw3ju6~0 , u_logic|Jw3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jw3ju6~1 , u_logic|Jw3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jb3ju6~0 , u_logic|Jb3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bwmow6~0 , u_logic|Bwmow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Re4ju6~0 , u_logic|Re4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Re4ju6~1 , u_logic|Re4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Usqax6 , u_logic|Usqax6, CortexM0_SoC, 1
instance = comp, \u_logic|E9pax6 , u_logic|E9pax6, CortexM0_SoC, 1
instance = comp, \u_logic|X80iu6~0 , u_logic|X80iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vxuax6 , u_logic|Vxuax6, CortexM0_SoC, 1
instance = comp, \u_logic|Llppw6 , u_logic|Llppw6, CortexM0_SoC, 1
instance = comp, \u_logic|X80iu6~1 , u_logic|X80iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I3qpw6~feeder , u_logic|I3qpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|I3qpw6 , u_logic|I3qpw6, CortexM0_SoC, 1
instance = comp, \u_logic|E7npw6~feeder , u_logic|E7npw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|E7npw6 , u_logic|E7npw6, CortexM0_SoC, 1
instance = comp, \u_logic|X80iu6~2 , u_logic|X80iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lhwax6~feeder , u_logic|Lhwax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Lhwax6 , u_logic|Lhwax6, CortexM0_SoC, 1
instance = comp, \u_logic|D66bx6~feeder , u_logic|D66bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|D66bx6 , u_logic|D66bx6, CortexM0_SoC, 1
instance = comp, \u_logic|X80iu6~3 , u_logic|X80iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|X80iu6~4 , u_logic|X80iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ahcow6~1 , u_logic|Ahcow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Oyrax6 , u_logic|Oyrax6, CortexM0_SoC, 1
instance = comp, \u_logic|Wbmax6 , u_logic|Wbmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Jpvpw6 , u_logic|Jpvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vp9ju6~3 , u_logic|Vp9ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Jtvpw6 , u_logic|Jtvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ta0qw6 , u_logic|Ta0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vp9ju6~0 , u_logic|Vp9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eitax6~feeder , u_logic|Eitax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Eitax6 , u_logic|Eitax6, CortexM0_SoC, 1
instance = comp, \u_logic|Jnvpw6~feeder , u_logic|Jnvpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Jnvpw6 , u_logic|Jnvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vp9ju6~2 , u_logic|Vp9ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ntnax6~feeder , u_logic|Ntnax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ntnax6 , u_logic|Ntnax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ol0iu6~3 , u_logic|Ol0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ol0iu6~0 , u_logic|Ol0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ol0iu6~2 , u_logic|Ol0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ol0iu6~1 , u_logic|Ol0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ol0iu6~4 , u_logic|Ol0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ol0iu6~5 , u_logic|Ol0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|B0jow6~4 , u_logic|B0jow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|K5eiu6~0 , u_logic|K5eiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sxwiu6~0 , u_logic|Sxwiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sg7iu6~5 , u_logic|Sg7iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|I5eow6~0 , u_logic|I5eow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ibsiu6~1 , u_logic|Ibsiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dpuhu6~0 , u_logic|Dpuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tkjbx6 , u_logic|Tkjbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Jdgiu6 , u_logic|Jdgiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Uwdpw6~0 , u_logic|Uwdpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uwdpw6~1 , u_logic|Uwdpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rijbx6 , u_logic|Rijbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ibsiu6~0 , u_logic|Ibsiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ibsiu6 , u_logic|Ibsiu6, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][15]__3|auto_generated|ram_block1a5 , RAM_CODE|mem[0][15]__3|auto_generated|ram_block1a5, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][15]__3|auto_generated|ram_block1a5 , RAM_DATA|mem[0][15]__3|auto_generated|ram_block1a5, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector24~0 , Interconncet|SlaveMUX|Selector24~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xv6ow6~0 , u_logic|Xv6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uc4ju6~1 , u_logic|Uc4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hg4ju6~1 , u_logic|Hg4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xv6ow6~1 , u_logic|Xv6ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xv6ow6~2 , u_logic|Xv6ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mu3ju6~0 , u_logic|Mu3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mu3ju6~1 , u_logic|Mu3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lx3ju6~0 , u_logic|Lx3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ex3ju6~0 , u_logic|Ex3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ex3ju6~1 , u_logic|Ex3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ew6ow6~1 , u_logic|Ew6ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|P0bpw6~2 , u_logic|P0bpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|C5phu6~0 , u_logic|C5phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C5phu6~1 , u_logic|C5phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Aa2bx6 , u_logic|Aa2bx6, CortexM0_SoC, 1
instance = comp, \u_logic|N3eiu6~0 , u_logic|N3eiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lmuhu6~0 , u_logic|Lmuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cxzax6 , u_logic|Cxzax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ovpiu6~2 , u_logic|Ovpiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|G0zax6~feeder , u_logic|G0zax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|G0zax6 , u_logic|G0zax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gkjow6~0 , u_logic|Gkjow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Avzax6 , u_logic|Avzax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ovpiu6~0 , u_logic|Ovpiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ovpiu6~1 , u_logic|Ovpiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ovpiu6~3 , u_logic|Ovpiu6~3, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][7]__4|auto_generated|ram_block1a5 , RAM_CODE|mem[0][7]__4|auto_generated|ram_block1a5, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][7]__4|auto_generated|ram_block1a5 , RAM_DATA|mem[0][7]__4|auto_generated|ram_block1a5, CortexM0_SoC, 1
instance = comp, \ioPin[1]~input , ioPin[1]~input, CortexM0_SoC, 1
instance = comp, \GPIO|tmp[1] , GPIO|tmp[1], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector32~3 , Interconncet|SlaveMUX|Selector32~3, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector32~4 , Interconncet|SlaveMUX|Selector32~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ew6ow6~0 , u_logic|Ew6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ew6ow6~2 , u_logic|Ew6ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pamiu6~0 , u_logic|Pamiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rwfiu6 , u_logic|Rwfiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Nlwow6~0 , u_logic|Nlwow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|El8ju6~2 , u_logic|El8ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|T75ju6~0 , u_logic|T75ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A85ju6~0 , u_logic|A85ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M75ju6~0 , u_logic|M75ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6[25]~2 , u_logic|Qbfpw6[25]~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fi8ju6~0 , u_logic|Fi8ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Piziu6~1 , u_logic|Piziu6~1, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][7]__4|auto_generated|ram_block1a1 , RAM_CODE|mem[0][7]__4|auto_generated|ram_block1a1, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][7]__4|auto_generated|ram_block1a1 , RAM_DATA|mem[0][7]__4|auto_generated|ram_block1a1, CortexM0_SoC, 1
instance = comp, \ioPin[5]~input , ioPin[5]~input, CortexM0_SoC, 1
instance = comp, \GPIO|tmp[5] , GPIO|tmp[5], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector28~0 , Interconncet|SlaveMUX|Selector28~0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector28~1 , Interconncet|SlaveMUX|Selector28~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kbfiu6 , u_logic|Kbfiu6, CortexM0_SoC, 1
instance = comp, \u_logic|A4phu6~0 , u_logic|A4phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A4phu6~1 , u_logic|A4phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mk3bx6~feeder , u_logic|Mk3bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Mk3bx6 , u_logic|Mk3bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Nnuhu6~0 , u_logic|Nnuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Czzax6 , u_logic|Czzax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eariu6~1 , u_logic|Eariu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Eariu6~0 , u_logic|Eariu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eariu6~2 , u_logic|Eariu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Piziu6~0 , u_logic|Piziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Piziu6~2 , u_logic|Piziu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|K0cpw6 , u_logic|K0cpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Mediu6 , u_logic|Mediu6, CortexM0_SoC, 1
instance = comp, \u_logic|D9phu6~0 , u_logic|D9phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I74iu6 , u_logic|I74iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ufebx6 , u_logic|Ufebx6, CortexM0_SoC, 1
instance = comp, \u_logic|M4ebx6 , u_logic|M4ebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pdrhu6~0 , u_logic|Pdrhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pwliu6~0 , u_logic|Pwliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ij5ju6~0 , u_logic|Ij5ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nz9ju6~0 , u_logic|Nz9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rdkpw6 , u_logic|Rdkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|W7max6 , u_logic|W7max6, CortexM0_SoC, 1
instance = comp, \u_logic|Xx9ju6~3 , u_logic|Xx9ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rfkpw6 , u_logic|Rfkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|T60qw6 , u_logic|T60qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xx9ju6~0 , u_logic|Xx9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Npnax6~feeder , u_logic|Npnax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Npnax6 , u_logic|Npnax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xx9ju6~1 , u_logic|Xx9ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Oxopw6 , u_logic|Oxopw6, CortexM0_SoC, 1
instance = comp, \u_logic|Eetax6 , u_logic|Eetax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xx9ju6~2 , u_logic|Xx9ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xx9ju6~4 , u_logic|Xx9ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|E7pax6 , u_logic|E7pax6, CortexM0_SoC, 1
instance = comp, \u_logic|Uqqax6 , u_logic|Uqqax6, CortexM0_SoC, 1
instance = comp, \u_logic|A00iu6~0 , u_logic|A00iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ljppw6 , u_logic|Ljppw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vvuax6 , u_logic|Vvuax6, CortexM0_SoC, 1
instance = comp, \u_logic|A00iu6~1 , u_logic|A00iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I1qpw6 , u_logic|I1qpw6, CortexM0_SoC, 1
instance = comp, \u_logic|E5npw6 , u_logic|E5npw6, CortexM0_SoC, 1
instance = comp, \u_logic|A00iu6~2 , u_logic|A00iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lfwax6 , u_logic|Lfwax6, CortexM0_SoC, 1
instance = comp, \u_logic|A00iu6~3 , u_logic|A00iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|A00iu6~4 , u_logic|A00iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ourax6 , u_logic|Ourax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xx9ju6~5 , u_logic|Xx9ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|I4epw6~0 , u_logic|I4epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Azliu6~2 , u_logic|Azliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lrppw6 , u_logic|Lrppw6, CortexM0_SoC, 1
instance = comp, \u_logic|Nwzhu6~3 , u_logic|Nwzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|J3xax6 , u_logic|J3xax6, CortexM0_SoC, 1
instance = comp, \u_logic|Slvax6 , u_logic|Slvax6, CortexM0_SoC, 1
instance = comp, \u_logic|Nwzhu6~2 , u_logic|Nwzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|C2uax6 , u_logic|C2uax6, CortexM0_SoC, 1
instance = comp, \u_logic|O5ppw6 , u_logic|O5ppw6, CortexM0_SoC, 1
instance = comp, \u_logic|Nwzhu6~1 , u_logic|Nwzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uwipw6~feeder , u_logic|Uwipw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Uwipw6 , u_logic|Uwipw6, CortexM0_SoC, 1
instance = comp, \u_logic|Bxpax6~feeder , u_logic|Bxpax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Bxpax6 , u_logic|Bxpax6, CortexM0_SoC, 1
instance = comp, \u_logic|Nwzhu6~0 , u_logic|Nwzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nwzhu6~4 , u_logic|Nwzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~4 , u_logic|Tgfpw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~5 , u_logic|Tgfpw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~6 , u_logic|Tgfpw6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Emrpw6 , u_logic|Emrpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Svzhu6~0 , u_logic|Svzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dorpw6 , u_logic|Dorpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Svzhu6~3 , u_logic|Svzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Og5bx6 , u_logic|Og5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|N1wax6 , u_logic|N1wax6, CortexM0_SoC, 1
instance = comp, \u_logic|Svzhu6~2 , u_logic|Svzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xhuax6 , u_logic|Xhuax6, CortexM0_SoC, 1
instance = comp, \u_logic|Aurpw6~feeder , u_logic|Aurpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Aurpw6 , u_logic|Aurpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Svzhu6~1 , u_logic|Svzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Svzhu6~4 , u_logic|Svzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~7 , u_logic|Tgfpw6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~8 , u_logic|Tgfpw6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Ir1qw6~feeder , u_logic|Ir1qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ir1qw6 , u_logic|Ir1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Erpax6~feeder , u_logic|Erpax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Erpax6 , u_logic|Erpax6, CortexM0_SoC, 1
instance = comp, \u_logic|Evzhu6~3 , u_logic|Evzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ez1qw6~feeder , u_logic|Ez1qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ez1qw6 , u_logic|Ez1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Dq6bx6~feeder , u_logic|Dq6bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Dq6bx6 , u_logic|Dq6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Evzhu6~2 , u_logic|Evzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jp1qw6~feeder , u_logic|Jp1qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Jp1qw6 , u_logic|Jp1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Uarax6~feeder , u_logic|Uarax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Uarax6 , u_logic|Uarax6, CortexM0_SoC, 1
instance = comp, \u_logic|Evzhu6~0 , u_logic|Evzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fx1qw6~feeder , u_logic|Fx1qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Fx1qw6 , u_logic|Fx1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Evzhu6~1 , u_logic|Evzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Evzhu6~4 , u_logic|Evzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~9 , u_logic|Tgfpw6~9, CortexM0_SoC, 1
instance = comp, \u_logic|G30iu6~3 , u_logic|G30iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|G30iu6~0 , u_logic|G30iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G30iu6~2 , u_logic|G30iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|G30iu6~1 , u_logic|G30iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|G30iu6~4 , u_logic|G30iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~10 , u_logic|Tgfpw6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Z20iu6~3 , u_logic|Z20iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Z20iu6~2 , u_logic|Z20iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Z20iu6~0 , u_logic|Z20iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z20iu6~1 , u_logic|Z20iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Z20iu6~4 , u_logic|Z20iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~11 , u_logic|Tgfpw6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~12 , u_logic|Tgfpw6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~13 , u_logic|Tgfpw6~13, CortexM0_SoC, 1
instance = comp, \u_logic|E20iu6~2 , u_logic|E20iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|E20iu6~0 , u_logic|E20iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E20iu6~3 , u_logic|E20iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|E20iu6~1 , u_logic|E20iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E20iu6~4 , u_logic|E20iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~14 , u_logic|Tgfpw6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~15 , u_logic|Tgfpw6~15, CortexM0_SoC, 1
instance = comp, \u_logic|V5vax6 , u_logic|V5vax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cdwpw6 , u_logic|Cdwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Q10iu6~1 , u_logic|Q10iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ehpax6 , u_logic|Ehpax6, CortexM0_SoC, 1
instance = comp, \u_logic|Q10iu6~0 , u_logic|Q10iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C7wpw6 , u_logic|C7wpw6, CortexM0_SoC, 1
instance = comp, \u_logic|C5wpw6 , u_logic|C5wpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Q10iu6~2 , u_logic|Q10iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|De6bx6~feeder , u_logic|De6bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|De6bx6 , u_logic|De6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Lpwax6~feeder , u_logic|Lpwax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Lpwax6 , u_logic|Lpwax6, CortexM0_SoC, 1
instance = comp, \u_logic|Q10iu6~3 , u_logic|Q10iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Q10iu6~4 , u_logic|Q10iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~16 , u_logic|Tgfpw6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Hpbbx6 , u_logic|Hpbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Nlbbx6 , u_logic|Nlbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Faphu6~4 , u_logic|Faphu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Knbbx6 , u_logic|Knbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Btbbx6 , u_logic|Btbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Faphu6~3 , u_logic|Faphu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Faphu6~5 , u_logic|Faphu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Qjbbx6 , u_logic|Qjbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Faphu6~1 , u_logic|Faphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Erbbx6 , u_logic|Erbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Bvtiu6 , u_logic|Bvtiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Nntiu6 , u_logic|Nntiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Faphu6~0 , u_logic|Faphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Faphu6~2 , u_logic|Faphu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Faphu6~6 , u_logic|Faphu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Yubbx6 , u_logic|Yubbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Faphu6~7 , u_logic|Faphu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Faphu6~8 , u_logic|Faphu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Pdbbx6 , u_logic|Pdbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zl2iu6~0 , u_logic|Zl2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ll2iu6~0 , u_logic|Ll2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gyxhu6~0 , u_logic|Gyxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ufbbx6 , u_logic|Ufbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Lhbbx6 , u_logic|Lhbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|G64iu6~0 , u_logic|G64iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hvqhu6~0 , u_logic|Hvqhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~24 , u_logic|Add3~24, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~22 , u_logic|Add4~22, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~4 , u_logic|Tugpw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~5 , u_logic|Tugpw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Liabx6 , u_logic|Liabx6, CortexM0_SoC, 1
instance = comp, \u_logic|L54iu6 , u_logic|L54iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ohqhu6~0 , u_logic|Ohqhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ohqhu6~1 , u_logic|Ohqhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ohqhu6~2 , u_logic|Ohqhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sb8ax6 , u_logic|Sb8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|S98ax6 , u_logic|S98ax6, CortexM0_SoC, 1
instance = comp, \u_logic|S78ax6 , u_logic|S78ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xm0iu6~0 , u_logic|Xm0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S38ax6 , u_logic|S38ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Wjmax6 , u_logic|Wjmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xm0iu6~2 , u_logic|Xm0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|O6sax6~feeder , u_logic|O6sax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|O6sax6 , u_logic|O6sax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xm0iu6~3 , u_logic|Xm0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Eqtax6 , u_logic|Eqtax6, CortexM0_SoC, 1
instance = comp, \u_logic|N1oax6 , u_logic|N1oax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xm0iu6~1 , u_logic|Xm0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xm0iu6~4 , u_logic|Xm0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Xm0iu6~5 , u_logic|Xm0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~10 , u_logic|Idfpw6~10, CortexM0_SoC, 1
instance = comp, \u_logic|J59ju6~0 , u_logic|J59ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X1epw6~0 , u_logic|X1epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[14]~26 , u_logic|Ozkbx6[14]~26, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[15]~28 , u_logic|Ozkbx6[15]~28, CortexM0_SoC, 1
instance = comp, \u_logic|Slohu6~0 , u_logic|Slohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Slohu6~1 , u_logic|Slohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pkdow6~1 , u_logic|Pkdow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pkdow6~0 , u_logic|Pkdow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pkdow6~2 , u_logic|Pkdow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ye4ju6~0 , u_logic|Ye4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ke4ju6~0 , u_logic|Ke4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ye4ju6~1 , u_logic|Ye4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uyqax6 , u_logic|Uyqax6, CortexM0_SoC, 1
instance = comp, \u_logic|Efpax6 , u_logic|Efpax6, CortexM0_SoC, 1
instance = comp, \u_logic|Z90iu6~0 , u_logic|Z90iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yfupw6 , u_logic|Yfupw6, CortexM0_SoC, 1
instance = comp, \u_logic|V3vax6 , u_logic|V3vax6, CortexM0_SoC, 1
instance = comp, \u_logic|Z90iu6~1 , u_logic|Z90iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dc6bx6~feeder , u_logic|Dc6bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Dc6bx6 , u_logic|Dc6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Lnwax6~feeder , u_logic|Lnwax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Lnwax6 , u_logic|Lnwax6, CortexM0_SoC, 1
instance = comp, \u_logic|Z90iu6~3 , u_logic|Z90iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Y7upw6 , u_logic|Y7upw6, CortexM0_SoC, 1
instance = comp, \u_logic|Z90iu6~2 , u_logic|Z90iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Z90iu6~4 , u_logic|Z90iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Id4ju6~0 , u_logic|Id4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Id4ju6~1 , u_logic|Id4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|L5cow6~0 , u_logic|L5cow6~0, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][15]__3|auto_generated|ram_block1a1 , RAM_CODE|mem[0][15]__3|auto_generated|ram_block1a1, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][15]__3|auto_generated|ram_block1a1 , RAM_DATA|mem[0][15]__3|auto_generated|ram_block1a1, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector19~0 , Interconncet|SlaveMUX|Selector19~0, CortexM0_SoC, 1
instance = comp, \u_logic|L5cow6~1 , u_logic|L5cow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|L5cow6~2 , u_logic|L5cow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zx3ju6~1 , u_logic|Zx3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qkrax6~feeder , u_logic|Qkrax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Qkrax6 , u_logic|Qkrax6, CortexM0_SoC, 1
instance = comp, \u_logic|Weipw6~feeder , u_logic|Weipw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Weipw6 , u_logic|Weipw6, CortexM0_SoC, 1
instance = comp, \u_logic|Khoax6~feeder , u_logic|Khoax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Khoax6 , u_logic|Khoax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ixzhu6~3 , u_logic|Ixzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gvmpw6~feeder , u_logic|Gvmpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Gvmpw6 , u_logic|Gvmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ixzhu6~0 , u_logic|Ixzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rpvax6 , u_logic|Rpvax6, CortexM0_SoC, 1
instance = comp, \u_logic|Vxxax6 , u_logic|Vxxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ixzhu6~2 , u_logic|Ixzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|B6uax6 , u_logic|B6uax6, CortexM0_SoC, 1
instance = comp, \u_logic|N7ppw6 , u_logic|N7ppw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ixzhu6~1 , u_logic|Ixzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ixzhu6~4 , u_logic|Ixzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Qlopw6 , u_logic|Qlopw6, CortexM0_SoC, 1
instance = comp, \u_logic|T6liu6~2 , u_logic|T6liu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Cilax6 , u_logic|Cilax6, CortexM0_SoC, 1
instance = comp, \u_logic|Uoipw6 , u_logic|Uoipw6, CortexM0_SoC, 1
instance = comp, \u_logic|T6liu6~1 , u_logic|T6liu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S1nax6 , u_logic|S1nax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kosax6 , u_logic|Kosax6, CortexM0_SoC, 1
instance = comp, \u_logic|T6liu6~3 , u_logic|T6liu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Exypw6 , u_logic|Exypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ykzpw6 , u_logic|Ykzpw6, CortexM0_SoC, 1
instance = comp, \u_logic|T6liu6~0 , u_logic|T6liu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T6liu6~4 , u_logic|T6liu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|T6liu6~5 , u_logic|T6liu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Kmjpw6 , u_logic|Kmjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|X1max6 , u_logic|X1max6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~52 , u_logic|Add3~52, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~54 , u_logic|Add3~54, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6[29]~14 , u_logic|Qbfpw6[29]~14, CortexM0_SoC, 1
instance = comp, \u_logic|T20qw6 , u_logic|T20qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Zezpw6 , u_logic|Zezpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Pi0iu6~0 , u_logic|Pi0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ovopw6 , u_logic|Ovopw6, CortexM0_SoC, 1
instance = comp, \u_logic|Pi0iu6~3 , u_logic|Pi0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Nlnax6 , u_logic|Nlnax6, CortexM0_SoC, 1
instance = comp, \u_logic|F8tax6 , u_logic|F8tax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pi0iu6~1 , u_logic|Pi0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kkjpw6 , u_logic|Kkjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Pi0iu6~2 , u_logic|Pi0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pi0iu6~4 , u_logic|Pi0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Pi0iu6~5 , u_logic|Pi0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~25 , u_logic|Idfpw6~25, CortexM0_SoC, 1
instance = comp, \u_logic|Mo2ju6~0 , u_logic|Mo2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wm2ju6~0 , u_logic|Wm2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P9niu6 , u_logic|P9niu6, CortexM0_SoC, 1
instance = comp, \u_logic|X88ow6~1 , u_logic|X88ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ke4ju6~1 , u_logic|Ke4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ofeow6~0 , u_logic|Ofeow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sxbpw6~0 , u_logic|Sxbpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hwhiu6~2 , u_logic|Hwhiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Eotax6 , u_logic|Eotax6, CortexM0_SoC, 1
instance = comp, \u_logic|C9wpw6 , u_logic|C9wpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xc9ju6~2 , u_logic|Xc9ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Whmax6 , u_logic|Whmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cbwpw6 , u_logic|Cbwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xc9ju6~3 , u_logic|Xc9ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Cfwpw6~feeder , u_logic|Cfwpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Cfwpw6 , u_logic|Cfwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Tg0qw6~feeder , u_logic|Tg0qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Tg0qw6 , u_logic|Tg0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xc9ju6~0 , u_logic|Xc9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nznax6~feeder , u_logic|Nznax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Nznax6 , u_logic|Nznax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xc9ju6~1 , u_logic|Xc9ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xc9ju6~4 , u_logic|Xc9ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|O4sax6 , u_logic|O4sax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xc9ju6~5 , u_logic|Xc9ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~23 , u_logic|HWDATA~23, CortexM0_SoC, 1
instance = comp, \u_logic|Maphu6~7 , u_logic|Maphu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Z54iu6~0 , u_logic|Z54iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dpwpw6~feeder , u_logic|Dpwpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Dpwpw6 , u_logic|Dpwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ue9ax6 , u_logic|Ue9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Maphu6~1 , u_logic|Maphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hsdax6 , u_logic|Hsdax6, CortexM0_SoC, 1
instance = comp, \u_logic|Maphu6~0 , u_logic|Maphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Maphu6~2 , u_logic|Maphu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Aoeax6 , u_logic|Aoeax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kcaax6 , u_logic|Kcaax6, CortexM0_SoC, 1
instance = comp, \u_logic|Maphu6~4 , u_logic|Maphu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|V0cax6 , u_logic|V0cax6, CortexM0_SoC, 1
instance = comp, \u_logic|Owcax6 , u_logic|Owcax6, CortexM0_SoC, 1
instance = comp, \u_logic|Maphu6~3 , u_logic|Maphu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Maphu6~5 , u_logic|Maphu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Maphu6~6 , u_logic|Maphu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Maphu6~8 , u_logic|Maphu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Cjwpw6 , u_logic|Cjwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Zxxhu6~0 , u_logic|Zxxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zxxhu6~1 , u_logic|Zxxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hlwpw6 , u_logic|Hlwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ymwpw6 , u_logic|Ymwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~24 , u_logic|HWDATA~24, CortexM0_SoC, 1
instance = comp, \u_logic|P1phu6~0 , u_logic|P1phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P1phu6~1 , u_logic|P1phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jx1bx6 , u_logic|Jx1bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Nbeow6~0 , u_logic|Nbeow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kjthu6~0 , u_logic|Kjthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ojgiu6~0 , u_logic|Ojgiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kjthu6~1 , u_logic|Kjthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|T2kbx6 , u_logic|T2kbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Gntiu6~0 , u_logic|Gntiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oruhu6~0 , u_logic|Oruhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ih0bx6 , u_logic|Ih0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Iceow6~0 , u_logic|Iceow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ujspw6 , u_logic|Ujspw6, CortexM0_SoC, 1
instance = comp, \u_logic|Gntiu6~1 , u_logic|Gntiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I4fow6~8 , u_logic|I4fow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|G3fow6~5 , u_logic|G3fow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|G9fiu6~2 , u_logic|G9fiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|T3phu6~0 , u_logic|T3phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T3phu6~1 , u_logic|T3phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lr9bx6 , u_logic|Lr9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Gdqow6~0 , u_logic|Gdqow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~25 , u_logic|HWDATA~25, CortexM0_SoC, 1
instance = comp, \u_logic|N0wow6~0 , u_logic|N0wow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~26 , u_logic|HWDATA~26, CortexM0_SoC, 1
instance = comp, \u_logic|Cwyax6 , u_logic|Cwyax6, CortexM0_SoC, 1
instance = comp, \u_logic|Tngbx6 , u_logic|Tngbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Auyax6 , u_logic|Auyax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eyyax6 , u_logic|Eyyax6, CortexM0_SoC, 1
instance = comp, \u_logic|Hkgow6~0 , u_logic|Hkgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bouhu6~0 , u_logic|Bouhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nt9bx6 , u_logic|Nt9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Egtow6~0 , u_logic|Egtow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hkgow6~1 , u_logic|Hkgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Onrow6~7 , u_logic|Onrow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|L2eiu6~0 , u_logic|L2eiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Smuhu6~0 , u_logic|Smuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L1bbx6 , u_logic|L1bbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zmuhu6~0 , u_logic|Zmuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Owhbx6 , u_logic|Owhbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Umgiu6 , u_logic|Umgiu6, CortexM0_SoC, 1
instance = comp, \u_logic|V4phu6~0 , u_logic|V4phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V4phu6~1 , u_logic|V4phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N5bbx6 , u_logic|N5bbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sffiu6 , u_logic|Sffiu6, CortexM0_SoC, 1
instance = comp, \u_logic|O4phu6~0 , u_logic|O4phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O4phu6~1 , u_logic|O4phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Muhbx6 , u_logic|Muhbx6, CortexM0_SoC, 1
instance = comp, \u_logic|I4fow6~7 , u_logic|I4fow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|C5gbx6 , u_logic|C5gbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Uizax6 , u_logic|Uizax6, CortexM0_SoC, 1
instance = comp, \u_logic|Tgzax6 , u_logic|Tgzax6, CortexM0_SoC, 1
instance = comp, \u_logic|Vkzax6 , u_logic|Vkzax6, CortexM0_SoC, 1
instance = comp, \u_logic|Mjgow6~0 , u_logic|Mjgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nhtow6 , u_logic|Nhtow6, CortexM0_SoC, 1
instance = comp, \u_logic|Mjgow6~1 , u_logic|Mjgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tktow6~0 , u_logic|Tktow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nv9bx6 , u_logic|Nv9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Xozax6 , u_logic|Xozax6, CortexM0_SoC, 1
instance = comp, \u_logic|I4fow6~4 , u_logic|I4fow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Wmzax6 , u_logic|Wmzax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pwtow6~0 , u_logic|Pwtow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pwtow6~1 , u_logic|Pwtow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Iwtow6~0 , u_logic|Iwtow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dxtow6~0 , u_logic|Dxtow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xttow6~0 , u_logic|Xttow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tjgow6~0 , u_logic|Tjgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tjgow6~1 , u_logic|Tjgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tjgow6~2 , u_logic|Tjgow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lgtow6~0 , u_logic|Lgtow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yryax6 , u_logic|Yryax6, CortexM0_SoC, 1
instance = comp, \u_logic|G3fow6~2 , u_logic|G3fow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bcabx6 , u_logic|Bcabx6, CortexM0_SoC, 1
instance = comp, \u_logic|Vbspw6 , u_logic|Vbspw6, CortexM0_SoC, 1
instance = comp, \u_logic|Gotow6~0 , u_logic|Gotow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gotow6~1 , u_logic|Gotow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Oltow6~0 , u_logic|Oltow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zntow6~0 , u_logic|Zntow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rjtow6~0 , u_logic|Rjtow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yjtow6~0 , u_logic|Yjtow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G3fow6~3 , u_logic|G3fow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|G3fow6~4 , u_logic|G3fow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Hetow6~0 , u_logic|Hetow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oetow6~0 , u_logic|Oetow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fdtow6~0 , u_logic|Fdtow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I4fow6~5 , u_logic|I4fow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|I4fow6~6 , u_logic|I4fow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|M85bx6 , u_logic|M85bx6, CortexM0_SoC, 1
instance = comp, \u_logic|K65bx6 , u_logic|K65bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pjgbx6 , u_logic|Pjgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Whgow6~0 , u_logic|Whgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ysxiu6~2 , u_logic|Ysxiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|R3giu6~2 , u_logic|R3giu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|D2phu6~0 , u_logic|D2phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D2phu6~1 , u_logic|D2phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xo1bx6 , u_logic|Xo1bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Tquhu6~0 , u_logic|Tquhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gd0bx6 , u_logic|Gd0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Krdiu6~0 , u_logic|Krdiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hruhu6~0 , u_logic|Hruhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hf0bx6 , u_logic|Hf0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Nxxiu6~2 , u_logic|Nxxiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W1phu6~0 , u_logic|W1phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W1phu6~1 , u_logic|W1phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yxrpw6 , u_logic|Yxrpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Jftow6 , u_logic|Jftow6, CortexM0_SoC, 1
instance = comp, \u_logic|Whgow6~1 , u_logic|Whgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ysxiu6~3 , u_logic|Ysxiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|R2phu6~0 , u_logic|R2phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R2phu6~1 , u_logic|R2phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Z71bx6 , u_logic|Z71bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ypuhu6~0 , u_logic|Ypuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E90bx6 , u_logic|E90bx6, CortexM0_SoC, 1
instance = comp, \u_logic|X7abx6 , u_logic|X7abx6, CortexM0_SoC, 1
instance = comp, \u_logic|G25bx6 , u_logic|G25bx6, CortexM0_SoC, 1
instance = comp, \u_logic|I45bx6 , u_logic|I45bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ybuow6~0 , u_logic|Ybuow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fquhu6~0 , u_logic|Fquhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fb0bx6 , u_logic|Fb0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ouxiu6~2 , u_logic|Ouxiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|K2phu6~0 , u_logic|K2phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K2phu6~1 , u_logic|K2phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rk1bx6 , u_logic|Rk1bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Digow6~0 , u_logic|Digow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ybuow6~1 , u_logic|Ybuow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|G9uow6~0 , u_logic|G9uow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rbuow6~0 , u_logic|Rbuow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Digow6~2 , u_logic|Digow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|E8uow6~0 , u_logic|E8uow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q7uow6~0 , u_logic|Q7uow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Digow6~1 , u_logic|Digow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Digow6~3 , u_logic|Digow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gatow6~3 , u_logic|Gatow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|A9row6~0 , u_logic|A9row6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F3phu6~0 , u_logic|F3phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F3phu6~1 , u_logic|F3phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fc1bx6 , u_logic|Fc1bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Kpuhu6~0 , u_logic|Kpuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C50bx6 , u_logic|C50bx6, CortexM0_SoC, 1
instance = comp, \u_logic|K5fow6~7 , u_logic|K5fow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|K5fow6~6 , u_logic|K5fow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Mb4bx6 , u_logic|Mb4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|K5fow6~4 , u_logic|K5fow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Z9abx6 , u_logic|Z9abx6, CortexM0_SoC, 1
instance = comp, \u_logic|K94bx6 , u_logic|K94bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Hkuow6~0 , u_logic|Hkuow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hkuow6~1 , u_logic|Hkuow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Whuow6~0 , u_logic|Whuow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Od4bx6 , u_logic|Od4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sh4bx6 , u_logic|Sh4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|F5uow6 , u_logic|F5uow6, CortexM0_SoC, 1
instance = comp, \u_logic|Qf4bx6 , u_logic|Qf4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rlgbx6~feeder , u_logic|Rlgbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Rlgbx6 , u_logic|Rlgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Bhgow6~0 , u_logic|Bhgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bhgow6~1 , u_logic|Bhgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Phuow6~0 , u_logic|Phuow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L8uow6~0 , u_logic|L8uow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Akuow6~0 , u_logic|Akuow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ihgow6~0 , u_logic|Ihgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ihgow6~1 , u_logic|Ihgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Aetow6~0 , u_logic|Aetow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yctow6~0 , u_logic|Yctow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P3uow6~0 , u_logic|P3uow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tdtow6~0 , u_logic|Tdtow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M5uow6~0 , u_logic|M5uow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K5fow6~5 , u_logic|K5fow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Onrow6~6 , u_logic|Onrow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Kwuhu6~0 , u_logic|Kwuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pv0bx6 , u_logic|Pv0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Jzfiu6~2 , u_logic|Jzfiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nwdpw6~0 , u_logic|Nwdpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nwdpw6~1 , u_logic|Nwdpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dv2bx6 , u_logic|Dv2bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Dwuhu6~0 , u_logic|Dwuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oxkpw6 , u_logic|Oxkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wqsow6~2 , u_logic|Wqsow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|G54bx6 , u_logic|G54bx6, CortexM0_SoC, 1
instance = comp, \u_logic|C14bx6 , u_logic|C14bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rwuhu6~0 , u_logic|Rwuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X5upw6 , u_logic|X5upw6, CortexM0_SoC, 1
instance = comp, \u_logic|B4liu6~8 , u_logic|B4liu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Mlmpw6~feeder , u_logic|Mlmpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Mlmpw6 , u_logic|Mlmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|B4liu6~3 , u_logic|B4liu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Fzoax6 , u_logic|Fzoax6, CortexM0_SoC, 1
instance = comp, \u_logic|Viqax6 , u_logic|Viqax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kyzhu6~0 , u_logic|Kyzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ixppw6 , u_logic|Ixppw6, CortexM0_SoC, 1
instance = comp, \u_logic|E1npw6 , u_logic|E1npw6, CortexM0_SoC, 1
instance = comp, \u_logic|Kyzhu6~2 , u_logic|Kyzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wnuax6 , u_logic|Wnuax6, CortexM0_SoC, 1
instance = comp, \u_logic|Lfppw6~feeder , u_logic|Lfppw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Lfppw6 , u_logic|Lfppw6, CortexM0_SoC, 1
instance = comp, \u_logic|Kyzhu6~1 , u_logic|Kyzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nm5bx6 , u_logic|Nm5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|M7wax6 , u_logic|M7wax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kyzhu6~3 , u_logic|Kyzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Kyzhu6~4 , u_logic|Kyzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|B4liu6~4 , u_logic|B4liu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Drcbx6~feeder , u_logic|Drcbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Drcbx6 , u_logic|Drcbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Y84iu6 , u_logic|Y84iu6, CortexM0_SoC, 1
instance = comp, \u_logic|H1shu6~0 , u_logic|H1shu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S2liu6~0 , u_logic|S2liu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6[27] , u_logic|Idfpw6[27], CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6[27]~16 , u_logic|Qbfpw6[27]~16, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6[26] , u_logic|Idfpw6[26], CortexM0_SoC, 1
instance = comp, \u_logic|Xxtpw6~feeder , u_logic|Xxtpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Xxtpw6 , u_logic|Xxtpw6, CortexM0_SoC, 1
instance = comp, \u_logic|F4tax6 , u_logic|F4tax6, CortexM0_SoC, 1
instance = comp, \u_logic|Z17ju6~2 , u_logic|Z17ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xxlax6 , u_logic|Xxlax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xztpw6 , u_logic|Xztpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Z17ju6~3 , u_logic|Z17ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Nhnax6 , u_logic|Nhnax6, CortexM0_SoC, 1
instance = comp, \u_logic|Z17ju6~1 , u_logic|Z17ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zazpw6~feeder , u_logic|Zazpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Zazpw6 , u_logic|Zazpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Tyzpw6~feeder , u_logic|Tyzpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Tyzpw6 , u_logic|Tyzpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Z17ju6~0 , u_logic|Z17ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z17ju6~4 , u_logic|Z17ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|M5wax6 , u_logic|M5wax6, CortexM0_SoC, 1
instance = comp, \u_logic|Nk5bx6 , u_logic|Nk5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ryzhu6~3 , u_logic|Ryzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|X1upw6 , u_logic|X1upw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wluax6 , u_logic|Wluax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ryzhu6~1 , u_logic|Ryzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fxoax6 , u_logic|Fxoax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ryzhu6~0 , u_logic|Ryzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xvtpw6 , u_logic|Xvtpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xttpw6 , u_logic|Xttpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ryzhu6~2 , u_logic|Ryzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ryzhu6~4 , u_logic|Ryzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|X3upw6~feeder , u_logic|X3upw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|X3upw6 , u_logic|X3upw6, CortexM0_SoC, 1
instance = comp, \u_logic|Z17ju6~5 , u_logic|Z17ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6[26]~1 , u_logic|Qbfpw6[26]~1, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6[25] , u_logic|Idfpw6[25], CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6[24]~3 , u_logic|Qbfpw6[24]~3, CortexM0_SoC, 1
instance = comp, \u_logic|Sh5ju6~0 , u_logic|Sh5ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6~4 , u_logic|Qbfpw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|K5hbx6 , u_logic|K5hbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Kvuiu6~2 , u_logic|Kvuiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tzgbx6 , u_logic|Tzgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wxgbx6 , u_logic|Wxgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Kvuiu6~3 , u_logic|Kvuiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Q1hbx6 , u_logic|Q1hbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Kvuiu6~4 , u_logic|Kvuiu6~4, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][23]__2|auto_generated|ram_block1a0 , RAM_CODE|mem[0][23]__2|auto_generated|ram_block1a0, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][23]__2|auto_generated|ram_block1a0 , RAM_DATA|mem[0][23]__2|auto_generated|ram_block1a0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector10~0 , Interconncet|SlaveMUX|Selector10~0, CortexM0_SoC, 1
instance = comp, \u_logic|N3hbx6 , u_logic|N3hbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zvgbx6 , u_logic|Zvgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Kvuiu6~0 , u_logic|Kvuiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kvuiu6~1 , u_logic|Kvuiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kvuiu6~5 , u_logic|Kvuiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|H7hbx6~feeder , u_logic|H7hbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|H7hbx6 , u_logic|H7hbx6, CortexM0_SoC, 1
instance = comp, \u_logic|P8phu6~0 , u_logic|P8phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N0viu6~0 , u_logic|N0viu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aqgiu6~2 , u_logic|Aqgiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Gz6ax6 , u_logic|Gz6ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Hqgiu6~0 , u_logic|Hqgiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I3fiu6~4 , u_logic|I3fiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|N0viu6~1 , u_logic|N0viu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wvuhu6~0 , u_logic|Wvuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ot0bx6 , u_logic|Ot0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|O8diu6 , u_logic|O8diu6, CortexM0_SoC, 1
instance = comp, \u_logic|Szohu6~0 , u_logic|Szohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Szohu6~1 , u_logic|Szohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xq2bx6 , u_logic|Xq2bx6, CortexM0_SoC, 1
instance = comp, \u_logic|N0viu6~5 , u_logic|N0viu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Yt4bx6 , u_logic|Yt4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Slyax6~feeder , u_logic|Slyax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Slyax6 , u_logic|Slyax6, CortexM0_SoC, 1
instance = comp, \u_logic|Nazax6 , u_logic|Nazax6, CortexM0_SoC, 1
instance = comp, \u_logic|N0viu6~4 , u_logic|N0viu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|N0viu6~6 , u_logic|N0viu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Bonow6~2 , u_logic|Bonow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rhkpw6 , u_logic|Rhkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|X6jpw6 , u_logic|X6jpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~34 , u_logic|Add1~34, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~37 , u_logic|Add1~37, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~39 , u_logic|Add1~39, CortexM0_SoC, 1
instance = comp, \u_logic|O0sax6 , u_logic|O0sax6, CortexM0_SoC, 1
instance = comp, \u_logic|P4xpw6 , u_logic|P4xpw6, CortexM0_SoC, 1
instance = comp, \u_logic|P2xpw6 , u_logic|P2xpw6, CortexM0_SoC, 1
instance = comp, \u_logic|C10iu6~2 , u_logic|C10iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uwqax6 , u_logic|Uwqax6, CortexM0_SoC, 1
instance = comp, \u_logic|Edpax6 , u_logic|Edpax6, CortexM0_SoC, 1
instance = comp, \u_logic|C10iu6~0 , u_logic|C10iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V1vax6 , u_logic|V1vax6, CortexM0_SoC, 1
instance = comp, \u_logic|C10iu6~1 , u_logic|C10iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Da6bx6~feeder , u_logic|Da6bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Da6bx6 , u_logic|Da6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Llwax6~feeder , u_logic|Llwax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Llwax6 , u_logic|Llwax6, CortexM0_SoC, 1
instance = comp, \u_logic|C10iu6~3 , u_logic|C10iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|C10iu6~4 , u_logic|C10iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Nvnax6~feeder , u_logic|Nvnax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Nvnax6 , u_logic|Nvnax6, CortexM0_SoC, 1
instance = comp, \u_logic|Wm9ju6~0 , u_logic|Wm9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N3epw6~0 , u_logic|N3epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ektax6 , u_logic|Ektax6, CortexM0_SoC, 1
instance = comp, \u_logic|Vl0iu6~3 , u_logic|Vl0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Tc0qw6 , u_logic|Tc0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Pcxpw6 , u_logic|Pcxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vl0iu6~2 , u_logic|Vl0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P6xpw6 , u_logic|P6xpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vl0iu6~1 , u_logic|Vl0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|P8xpw6 , u_logic|P8xpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wdmax6 , u_logic|Wdmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Vl0iu6~0 , u_logic|Vl0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vl0iu6~4 , u_logic|Vl0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Vl0iu6~5 , u_logic|Vl0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~6 , u_logic|Idfpw6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Vi9ju6~0 , u_logic|Vi9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O2sax6 , u_logic|O2sax6, CortexM0_SoC, 1
instance = comp, \u_logic|Wfmax6 , u_logic|Wfmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ydupw6 , u_logic|Ydupw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fh9ju6~3 , u_logic|Fh9ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Yhupw6 , u_logic|Yhupw6, CortexM0_SoC, 1
instance = comp, \u_logic|Te0qw6 , u_logic|Te0qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fh9ju6~0 , u_logic|Fh9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nxnax6~feeder , u_logic|Nxnax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Nxnax6 , u_logic|Nxnax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fh9ju6~1 , u_logic|Fh9ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ybupw6 , u_logic|Ybupw6, CortexM0_SoC, 1
instance = comp, \u_logic|Emtax6~feeder , u_logic|Emtax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Emtax6 , u_logic|Emtax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fh9ju6~2 , u_logic|Fh9ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fh9ju6~4 , u_logic|Fh9ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Fh9ju6~5 , u_logic|Fh9ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|G3epw6~0 , u_logic|G3epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cm0iu6~3 , u_logic|Cm0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Cm0iu6~1 , u_logic|Cm0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cm0iu6~2 , u_logic|Cm0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Cm0iu6~4 , u_logic|Cm0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Cm0iu6~0 , u_logic|Cm0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cm0iu6~5 , u_logic|Cm0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~7 , u_logic|Idfpw6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Ne9ju6~0 , u_logic|Ne9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z2epw6~0 , u_logic|Z2epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jm0iu6~0 , u_logic|Jm0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jm0iu6~2 , u_logic|Jm0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jm0iu6~1 , u_logic|Jm0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jm0iu6~3 , u_logic|Jm0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Jm0iu6~4 , u_logic|Jm0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Jm0iu6~5 , u_logic|Jm0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~8 , u_logic|Idfpw6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[16]~30 , u_logic|Ozkbx6[16]~30, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[17]~32 , u_logic|Ozkbx6[17]~32, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[18]~34 , u_logic|Ozkbx6[18]~34, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[19]~36 , u_logic|Ozkbx6[19]~36, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~28 , u_logic|Add4~28, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~30 , u_logic|Add4~30, CortexM0_SoC, 1
instance = comp, \u_logic|Dydpw6~0 , u_logic|Dydpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dydpw6~1 , u_logic|Dydpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wzqhu6~0 , u_logic|Wzqhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wzqhu6~1 , u_logic|Wzqhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wzqhu6~2 , u_logic|Wzqhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Syjbx6 , u_logic|Syjbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Gl9ju6~1 , u_logic|Gl9ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gl9ju6~2 , u_logic|Gl9ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Gl9ju6~0 , u_logic|Gl9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gl9ju6~3 , u_logic|Gl9ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gl9ju6~4 , u_logic|Gl9ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Gl9ju6~5 , u_logic|Gl9ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~15 , u_logic|HWDATA~15, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~16 , u_logic|HWDATA~16, CortexM0_SoC, 1
instance = comp, \u_logic|Lywpw6 , u_logic|Lywpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~59 , u_logic|Add1~59, CortexM0_SoC, 1
instance = comp, \u_logic|N0xpw6 , u_logic|N0xpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~41 , u_logic|Add1~41, CortexM0_SoC, 1
instance = comp, \u_logic|Hhvpw6 , u_logic|Hhvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~62 , u_logic|Add1~62, CortexM0_SoC, 1
instance = comp, \u_logic|Nr7ax6 , u_logic|Nr7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~43 , u_logic|Add1~43, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~63 , u_logic|Add1~63, CortexM0_SoC, 1
instance = comp, \u_logic|Z8jpw6 , u_logic|Z8jpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~45 , u_logic|Add1~45, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~66 , u_logic|Add1~66, CortexM0_SoC, 1
instance = comp, \u_logic|Tjkpw6 , u_logic|Tjkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~47 , u_logic|Add1~47, CortexM0_SoC, 1
instance = comp, \u_logic|D7gbx6 , u_logic|D7gbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~69 , u_logic|Add1~69, CortexM0_SoC, 1
instance = comp, \u_logic|F9gbx6 , u_logic|F9gbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~49 , u_logic|Add1~49, CortexM0_SoC, 1
instance = comp, \u_logic|J7xax6 , u_logic|J7xax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~51 , u_logic|Add1~51, CortexM0_SoC, 1
instance = comp, \u_logic|Coupw6 , u_logic|Coupw6, CortexM0_SoC, 1
instance = comp, \u_logic|N0viu6~2 , u_logic|N0viu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N0viu6~3 , u_logic|N0viu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|N0viu6~7 , u_logic|N0viu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|N0viu6 , u_logic|N0viu6, CortexM0_SoC, 1
instance = comp, \u_logic|P8phu6~1 , u_logic|P8phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F8dbx6 , u_logic|F8dbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Jvkpw6 , u_logic|Jvkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|D84iu6 , u_logic|D84iu6, CortexM0_SoC, 1
instance = comp, \u_logic|No3qw6 , u_logic|No3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Sbfax6~feeder , u_logic|Sbfax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Rc7iu6~0 , u_logic|Rc7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sbfax6 , u_logic|Sbfax6, CortexM0_SoC, 1
instance = comp, \u_logic|M3viu6~0 , u_logic|M3viu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xqcax6 , u_logic|Xqcax6, CortexM0_SoC, 1
instance = comp, \u_logic|Evbax6 , u_logic|Evbax6, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~5 , u_logic|I8phu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~6 , u_logic|I8phu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Zkapw6~0 , u_logic|Zkapw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P0biu6~1 , u_logic|P0biu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bmapw6~0 , u_logic|Bmapw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mpgiu6 , u_logic|Mpgiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Uj4bx6 , u_logic|Uj4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Tl4bx6 , u_logic|Tl4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|E34bx6 , u_logic|E34bx6, CortexM0_SoC, 1
instance = comp, \u_logic|C3cpw6~2 , u_logic|C3cpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lfgbx6 , u_logic|Lfgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|T3abx6 , u_logic|T3abx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wzbpw6~2 , u_logic|Wzbpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~19 , u_logic|Idrow6~19, CortexM0_SoC, 1
instance = comp, \u_logic|Qgyiu6~2 , u_logic|Qgyiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qgyiu6~3 , u_logic|Qgyiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Up4bx6 , u_logic|Up4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Hbgbx6 , u_logic|Hbgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Lyhiu6 , u_logic|Lyhiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~16 , u_logic|Idrow6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Nhgbx6 , u_logic|Nhgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Nybpw6~2 , u_logic|Nybpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~18 , u_logic|Idrow6~18, CortexM0_SoC, 1
instance = comp, \u_logic|Aw4bx6 , u_logic|Aw4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Webiu6 , u_logic|Webiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~17 , u_logic|Idrow6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~20 , u_logic|Idrow6~20, CortexM0_SoC, 1
instance = comp, \u_logic|J6zax6 , u_logic|J6zax6, CortexM0_SoC, 1
instance = comp, \u_logic|V5abx6 , u_logic|V5abx6, CortexM0_SoC, 1
instance = comp, \u_logic|Iqdiu6 , u_logic|Iqdiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~11 , u_logic|Idrow6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Pczax6 , u_logic|Pczax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kkdiu6 , u_logic|Kkdiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ohyax6 , u_logic|Ohyax6, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~12 , u_logic|Idrow6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Jdgbx6 , u_logic|Jdgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Yw3bx6 , u_logic|Yw3bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Udbpw6~4 , u_logic|Udbpw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~14 , u_logic|Idrow6~14, CortexM0_SoC, 1
instance = comp, \u_logic|R1abx6~feeder , u_logic|R1abx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|R1abx6 , u_logic|R1abx6, CortexM0_SoC, 1
instance = comp, \u_logic|Unyax6 , u_logic|Unyax6, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~13 , u_logic|Idrow6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~15 , u_logic|Idrow6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Pz9bx6 , u_logic|Pz9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wgipw6 , u_logic|Wgipw6, CortexM0_SoC, 1
instance = comp, \u_logic|Sjbpw6 , u_logic|Sjbpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Gcrow6~0 , u_logic|Gcrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Migiu6~0 , u_logic|Migiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~10 , u_logic|Idrow6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~21 , u_logic|Idrow6~21, CortexM0_SoC, 1
instance = comp, \u_logic|Xpbpw6~0 , u_logic|Xpbpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~2 , u_logic|Idrow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~3 , u_logic|Idrow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Qrgiu6~0 , u_logic|Qrgiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rhgiu6 , u_logic|Rhgiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Vpgbx6 , u_logic|Vpgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~0 , u_logic|Idrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X4bpw6~2 , u_logic|X4bpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~5 , u_logic|Idrow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~6 , u_logic|Idrow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~7 , u_logic|Idrow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~4 , u_logic|Idrow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~8 , u_logic|Idrow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~1 , u_logic|Idrow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~9 , u_logic|Idrow6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Rnapw6~0 , u_logic|Rnapw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ukbpw6~0 , u_logic|Ukbpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Elnpw6 , u_logic|Elnpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~10 , u_logic|Sbrow6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~11 , u_logic|Sbrow6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~2 , u_logic|Sbrow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~1 , u_logic|Sbrow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~0 , u_logic|Sbrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~3 , u_logic|Sbrow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~4 , u_logic|Sbrow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~8 , u_logic|Sbrow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~7 , u_logic|Sbrow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~6 , u_logic|Sbrow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~5 , u_logic|Sbrow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~9 , u_logic|Sbrow6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~12 , u_logic|Sbrow6~12, CortexM0_SoC, 1
instance = comp, \u_logic|L8zax6 , u_logic|L8zax6, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~13 , u_logic|Sbrow6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Cy4bx6 , u_logic|Cy4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~19 , u_logic|Sbrow6~19, CortexM0_SoC, 1
instance = comp, \u_logic|Wr4bx6 , u_logic|Wr4bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~18 , u_logic|Sbrow6~18, CortexM0_SoC, 1
instance = comp, \u_logic|Udbpw6 , u_logic|Udbpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~17 , u_logic|Sbrow6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Az3bx6 , u_logic|Az3bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~16 , u_logic|Sbrow6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~20 , u_logic|Sbrow6~20, CortexM0_SoC, 1
instance = comp, \u_logic|Wpyax6~feeder , u_logic|Wpyax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Wpyax6 , u_logic|Wpyax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qbbpw6 , u_logic|Qbbpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Qjyax6 , u_logic|Qjyax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rezax6 , u_logic|Rezax6, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~14 , u_logic|Sbrow6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~15 , u_logic|Sbrow6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~21 , u_logic|Sbrow6~21, CortexM0_SoC, 1
instance = comp, \u_logic|Sbrow6~22 , u_logic|Sbrow6~22, CortexM0_SoC, 1
instance = comp, \u_logic|P0biu6~0 , u_logic|P0biu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xxaiu6~4 , u_logic|Xxaiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Dcziu6 , u_logic|Dcziu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ulapw6~6 , u_logic|Ulapw6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Ulapw6~7 , u_logic|Ulapw6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Jxaiu6 , u_logic|Jxaiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Y40ju6 , u_logic|Y40ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Xxaiu6~2 , u_logic|Xxaiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xxaiu6~3 , u_logic|Xxaiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Xxaiu6 , u_logic|Xxaiu6, CortexM0_SoC, 1
instance = comp, \u_logic|LOCKUP~0 , u_logic|LOCKUP~0, CortexM0_SoC, 1
instance = comp, \u_logic|LOCKUP~2 , u_logic|LOCKUP~2, CortexM0_SoC, 1
instance = comp, \u_logic|Thapw6~0 , u_logic|Thapw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|LOCKUP~3 , u_logic|LOCKUP~3, CortexM0_SoC, 1
instance = comp, \u_logic|LOCKUP~4 , u_logic|LOCKUP~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mu4iu6~4 , u_logic|Mu4iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mu4iu6 , u_logic|Mu4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ghthu6~0 , u_logic|Ghthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ghthu6~1 , u_logic|Ghthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uh2qw6 , u_logic|Uh2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Qmdax6 , u_logic|Qmdax6, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~3 , u_logic|I8phu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Pspiu6~4 , u_logic|Pspiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|D99ax6 , u_logic|D99ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6[30]~13 , u_logic|Qbfpw6[30]~13, CortexM0_SoC, 1
instance = comp, \u_logic|Sg0iu6~0 , u_logic|Sg0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sg0iu6~2 , u_logic|Sg0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sg0iu6~3 , u_logic|Sg0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Sg0iu6~1 , u_logic|Sg0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sg0iu6~4 , u_logic|Sg0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Sg0iu6~5 , u_logic|Sg0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~24 , u_logic|Idfpw6~24, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[30]~58 , u_logic|Ozkbx6[30]~58, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[31]~60 , u_logic|Ozkbx6[31]~60, CortexM0_SoC, 1
instance = comp, \u_logic|Fpohu6~0 , u_logic|Fpohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~56 , u_logic|Add3~56, CortexM0_SoC, 1
instance = comp, \u_logic|Fpohu6~1 , u_logic|Fpohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Og4ju6~1 , u_logic|Og4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yt3ju6~1 , u_logic|Yt3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N6cow6~1 , u_logic|N6cow6~1, CortexM0_SoC, 1
instance = comp, \ioPin[6]~input , ioPin[6]~input, CortexM0_SoC, 1
instance = comp, \GPIO|tmp[6] , GPIO|tmp[6], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector27~0 , Interconncet|SlaveMUX|Selector27~0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector27~1 , Interconncet|SlaveMUX|Selector27~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kkriu6~1 , u_logic|Kkriu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kkriu6~4 , u_logic|Kkriu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Gwlow6~2 , u_logic|Gwlow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kkriu6~5 , u_logic|Kkriu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Kkriu6~0 , u_logic|Kkriu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kkriu6~2 , u_logic|Kkriu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xulow6~2 , u_logic|Xulow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kkriu6~3 , u_logic|Kkriu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Kkriu6~6 , u_logic|Kkriu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|N6cow6~0 , u_logic|N6cow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N6cow6~2 , u_logic|N6cow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jy5bx6 , u_logic|Jy5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ldwax6 , u_logic|Ldwax6, CortexM0_SoC, 1
instance = comp, \u_logic|O70iu6~3 , u_logic|O70iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Uoqax6 , u_logic|Uoqax6, CortexM0_SoC, 1
instance = comp, \u_logic|E5pax6 , u_logic|E5pax6, CortexM0_SoC, 1
instance = comp, \u_logic|O70iu6~0 , u_logic|O70iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z9tpw6 , u_logic|Z9tpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vtuax6 , u_logic|Vtuax6, CortexM0_SoC, 1
instance = comp, \u_logic|O70iu6~1 , u_logic|O70iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Z1tpw6 , u_logic|Z1tpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Z3tpw6 , u_logic|Z3tpw6, CortexM0_SoC, 1
instance = comp, \u_logic|O70iu6~2 , u_logic|O70iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|O70iu6~4 , u_logic|O70iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|M3wax6~feeder , u_logic|M3wax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|M3wax6 , u_logic|M3wax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ni5bx6~feeder , u_logic|Ni5bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ni5bx6 , u_logic|Ni5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|V70iu6~3 , u_logic|V70iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wjuax6 , u_logic|Wjuax6, CortexM0_SoC, 1
instance = comp, \u_logic|Yvspw6 , u_logic|Yvspw6, CortexM0_SoC, 1
instance = comp, \u_logic|V70iu6~1 , u_logic|V70iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Veqax6 , u_logic|Veqax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fvoax6 , u_logic|Fvoax6, CortexM0_SoC, 1
instance = comp, \u_logic|V70iu6~0 , u_logic|V70iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ynspw6 , u_logic|Ynspw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ypspw6 , u_logic|Ypspw6, CortexM0_SoC, 1
instance = comp, \u_logic|V70iu6~2 , u_logic|V70iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|V70iu6~4 , u_logic|V70iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|R04ju6~0 , u_logic|R04ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R04ju6~1 , u_logic|R04ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|O24ju6~1 , u_logic|O24ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|G6cow6~1 , u_logic|G6cow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|G6cow6~0 , u_logic|G6cow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G6cow6~2 , u_logic|G6cow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|D5liu6~0 , u_logic|D5liu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D5liu6~1 , u_logic|D5liu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Djziu6~0 , u_logic|Djziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dinow6~1 , u_logic|Dinow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uvmow6~0 , u_logic|Uvmow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uvmow6~1 , u_logic|Uvmow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dinow6~0 , u_logic|Dinow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dinow6~2 , u_logic|Dinow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Djziu6~1 , u_logic|Djziu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|D5liu6~2 , u_logic|D5liu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fpohu6~2 , u_logic|Fpohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|A32qw6 , u_logic|A32qw6, CortexM0_SoC, 1
instance = comp, \u_logic|R19ax6~feeder , u_logic|R19ax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Bs4iu6 , u_logic|Bs4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|R19ax6 , u_logic|R19ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zx8ax6~feeder , u_logic|Zx8ax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Zx8ax6 , u_logic|Zx8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ty0iu6 , u_logic|Ty0iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~44 , u_logic|Add4~44, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~46 , u_logic|Add4~46, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~48 , u_logic|Add4~48, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~50 , u_logic|Add4~50, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~52 , u_logic|Add4~52, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~54 , u_logic|Add4~54, CortexM0_SoC, 1
instance = comp, \u_logic|Rx0iu6~0 , u_logic|Rx0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rx0iu6~1 , u_logic|Rx0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|C3qiu6~0 , u_logic|C3qiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cf7iu6~0 , u_logic|Cf7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vibax6 , u_logic|Vibax6, CortexM0_SoC, 1
instance = comp, \u_logic|Hdbax6 , u_logic|Hdbax6, CortexM0_SoC, 1
instance = comp, \u_logic|Tikbx6 , u_logic|Tikbx6, CortexM0_SoC, 1
instance = comp, \u_logic|ShiftLeft0~0 , u_logic|ShiftLeft0~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ud4iu6 , u_logic|Ud4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Dfbax6 , u_logic|Dfbax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zgbax6 , u_logic|Zgbax6, CortexM0_SoC, 1
instance = comp, \u_logic|Mzihu6~0 , u_logic|Mzihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mzihu6~1 , u_logic|Mzihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xipiu6~1 , u_logic|Xipiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jipiu6~0 , u_logic|Jipiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~13 , u_logic|Rfpiu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Z2aax6 , u_logic|Z2aax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~25 , u_logic|Rfpiu6~25, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~14 , u_logic|Rfpiu6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Vz8ax6 , u_logic|Vz8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~58 , u_logic|Add3~58, CortexM0_SoC, 1
instance = comp, \u_logic|Xrohu6~0 , u_logic|Xrohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xrohu6~1 , u_logic|Xrohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xrohu6~2 , u_logic|Xrohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Awupw6 , u_logic|Awupw6, CortexM0_SoC, 1
instance = comp, \u_logic|N4gax6 , u_logic|N4gax6, CortexM0_SoC, 1
instance = comp, \u_logic|Equal0~0 , u_logic|Equal0~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~2 , u_logic|Rfpiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tchbx6 , u_logic|Tchbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Gwhhu6~1 , u_logic|Gwhhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gwhhu6~0 , u_logic|Gwhhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gwhhu6~2 , u_logic|Gwhhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|D1aax6 , u_logic|D1aax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xwaax6 , u_logic|Xwaax6, CortexM0_SoC, 1
instance = comp, \u_logic|Edkhu6~0 , u_logic|Edkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gwhhu6~3 , u_logic|Gwhhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Oxhhu6~0 , u_logic|Oxhhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Equal0~1 , u_logic|Equal0~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~3 , u_logic|Rfpiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Eyihu6~0 , u_logic|Eyihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eyihu6~1 , u_logic|Eyihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bvaax6 , u_logic|Bvaax6, CortexM0_SoC, 1
instance = comp, \u_logic|Wyhhu6~2 , u_logic|Wyhhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Equal0~2 , u_logic|Equal0~2, CortexM0_SoC, 1
instance = comp, \u_logic|M1ihu6~0 , u_logic|M1ihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M1ihu6~1 , u_logic|M1ihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|M1ihu6~2 , u_logic|M1ihu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jraax6~feeder , u_logic|Jraax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Jraax6 , u_logic|Jraax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ftaax6 , u_logic|Ftaax6, CortexM0_SoC, 1
instance = comp, \u_logic|E0ihu6~0 , u_logic|E0ihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E0ihu6~1 , u_logic|E0ihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~4 , u_logic|Rfpiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Pe9bx6~feeder , u_logic|Pe9bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Pe9bx6 , u_logic|Pe9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|U2ihu6~0 , u_logic|U2ihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U2ihu6~1 , u_logic|U2ihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Npaax6 , u_logic|Npaax6, CortexM0_SoC, 1
instance = comp, \u_logic|C4ihu6~0 , u_logic|C4ihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C4ihu6~1 , u_logic|C4ihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|C4ihu6~2 , u_logic|C4ihu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~5 , u_logic|Rfpiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Nmabx6~feeder , u_logic|Nmabx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Nmabx6 , u_logic|Nmabx6, CortexM0_SoC, 1
instance = comp, \u_logic|Oeihu6~0 , u_logic|Oeihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oeihu6~1 , u_logic|Oeihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Egaax6 , u_logic|Egaax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gdihu6~0 , u_logic|Gdihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gdihu6~1 , u_logic|Gdihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~9 , u_logic|Rfpiu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Vlaax6 , u_logic|Vlaax6, CortexM0_SoC, 1
instance = comp, \u_logic|M1ihu6~3 , u_logic|M1ihu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|K5ihu6~0 , u_logic|K5ihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rnaax6 , u_logic|Rnaax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gwhhu6~4 , u_logic|Gwhhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|S6ihu6~0 , u_logic|S6ihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S6ihu6~1 , u_logic|S6ihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~6 , u_logic|Rfpiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|A8ihu6~0 , u_logic|A8ihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A8ihu6~1 , u_logic|A8ihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yjaax6 , u_logic|Yjaax6, CortexM0_SoC, 1
instance = comp, \u_logic|J5jbx6 , u_logic|J5jbx6, CortexM0_SoC, 1
instance = comp, \u_logic|I9ihu6~0 , u_logic|I9ihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I9ihu6~1 , u_logic|I9ihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~7 , u_logic|Rfpiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Biaax6 , u_logic|Biaax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ybihu6~0 , u_logic|Ybihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ybihu6~1 , u_logic|Ybihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qaihu6~0 , u_logic|Qaihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qaihu6~1 , u_logic|Qaihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~8 , u_logic|Rfpiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~10 , u_logic|Rfpiu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~11 , u_logic|Rfpiu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~12 , u_logic|Rfpiu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Wwihu6~0 , u_logic|Wwihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V0epw6~0 , u_logic|V0epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6[28]~15 , u_logic|Qbfpw6[28]~15, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[28]~54 , u_logic|Ozkbx6[28]~54, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[29]~56 , u_logic|Ozkbx6[29]~56, CortexM0_SoC, 1
instance = comp, \u_logic|V0epw6~1 , u_logic|V0epw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wwihu6~1 , u_logic|Wwihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Khgax6 , u_logic|Khgax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fvcbx6 , u_logic|Fvcbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ovihu6~0 , u_logic|Ovihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ovihu6~1 , u_logic|Ovihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~22 , u_logic|Rfpiu6~22, CortexM0_SoC, 1
instance = comp, \u_logic|Qrihu6~0 , u_logic|Qrihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M51iu6~0 , u_logic|M51iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T6aax6 , u_logic|T6aax6, CortexM0_SoC, 1
instance = comp, \u_logic|P54qw6 , u_logic|P54qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Cglax6 , u_logic|Cglax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fk0iu6~2 , u_logic|Fk0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P34qw6~feeder , u_logic|P34qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|P34qw6 , u_logic|P34qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fk0iu6~3 , u_logic|Fk0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Szmax6 , u_logic|Szmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kmsax6 , u_logic|Kmsax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fk0iu6~1 , u_logic|Fk0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fk0iu6~4 , u_logic|Fk0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Gv6ax6 , u_logic|Gv6ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gx6ax6 , u_logic|Gx6ax6, CortexM0_SoC, 1
instance = comp, \u_logic|C80iu6~2 , u_logic|C80iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Azpax6 , u_logic|Azpax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kfoax6 , u_logic|Kfoax6, CortexM0_SoC, 1
instance = comp, \u_logic|C80iu6~0 , u_logic|C80iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vvxax6 , u_logic|Vvxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rnvax6 , u_logic|Rnvax6, CortexM0_SoC, 1
instance = comp, \u_logic|C80iu6~3 , u_logic|C80iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|B4uax6 , u_logic|B4uax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gt6ax6 , u_logic|Gt6ax6, CortexM0_SoC, 1
instance = comp, \u_logic|C80iu6~1 , u_logic|C80iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|C80iu6~4 , u_logic|C80iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Gr6ax6 , u_logic|Gr6ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gp6ax6 , u_logic|Gp6ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fk0iu6~0 , u_logic|Fk0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fk0iu6~5 , u_logic|Fk0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Fk0iu6~6 , u_logic|Fk0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~34 , u_logic|Add3~34, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~36 , u_logic|Add3~36, CortexM0_SoC, 1
instance = comp, \u_logic|Nwdbx6~feeder , u_logic|Nwdbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Nwdbx6 , u_logic|Nwdbx6, CortexM0_SoC, 1
instance = comp, \u_logic|K9phu6~0 , u_logic|K9phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wqdbx6~feeder , u_logic|Wqdbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Wqdbx6 , u_logic|Wqdbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zodbx6~feeder , u_logic|Zodbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Zodbx6 , u_logic|Zodbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Qudbx6 , u_logic|Qudbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Yauiu6~4 , u_logic|Yauiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Cndbx6 , u_logic|Cndbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Yauiu6~5 , u_logic|Yauiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Tsdbx6 , u_logic|Tsdbx6, CortexM0_SoC, 1
instance = comp, \u_logic|N0phu6~0 , u_logic|N0phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N0phu6~1 , u_logic|N0phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fe2bx6~feeder , u_logic|Fe2bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Fe2bx6 , u_logic|Fe2bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Stuhu6~0 , u_logic|Stuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mp0bx6 , u_logic|Mp0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Bguiu6~0 , u_logic|Bguiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Trfow6~2 , u_logic|Trfow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bguiu6~1 , u_logic|Bguiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yauiu6~2 , u_logic|Yauiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fldbx6 , u_logic|Fldbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Yauiu6~3 , u_logic|Yauiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Yauiu6~7 , u_logic|Yauiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Yauiu6~6 , u_logic|Yauiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Rauiu6~0 , u_logic|Rauiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K9phu6~1 , u_logic|K9phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cydbx6 , u_logic|Cydbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Bzxhu6~0 , u_logic|Bzxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bzxhu6~1 , u_logic|Bzxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jfdbx6 , u_logic|Jfdbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ahdbx6 , u_logic|Ahdbx6, CortexM0_SoC, 1
instance = comp, \u_logic|B74iu6~0 , u_logic|B74iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A9rhu6~0 , u_logic|A9rhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~32 , u_logic|Add4~32, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~34 , u_logic|Add4~34, CortexM0_SoC, 1
instance = comp, \u_logic|Rydpw6~0 , u_logic|Rydpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rydpw6~1 , u_logic|Rydpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vzliu6~0 , u_logic|Vzliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A9rhu6~1 , u_logic|A9rhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fjdbx6 , u_logic|Fjdbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Nrnax6 , u_logic|Nrnax6, CortexM0_SoC, 1
instance = comp, \u_logic|Egtax6~feeder , u_logic|Egtax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Egtax6 , u_logic|Egtax6, CortexM0_SoC, 1
instance = comp, \u_logic|Al0iu6~3 , u_logic|Al0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ozopw6~feeder , u_logic|Ozopw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ozopw6 , u_logic|Ozopw6, CortexM0_SoC, 1
instance = comp, \u_logic|Al0iu6~1 , u_logic|Al0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|T80qw6 , u_logic|T80qw6, CortexM0_SoC, 1
instance = comp, \u_logic|X4jpw6 , u_logic|X4jpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Al0iu6~2 , u_logic|Al0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|X2jpw6 , u_logic|X2jpw6, CortexM0_SoC, 1
instance = comp, \u_logic|W9max6 , u_logic|W9max6, CortexM0_SoC, 1
instance = comp, \u_logic|Al0iu6~0 , u_logic|Al0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Al0iu6~4 , u_logic|Al0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Al0iu6~5 , u_logic|Al0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~4 , u_logic|Idfpw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mv9ju6~0 , u_logic|Mv9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B4epw6~0 , u_logic|B4epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~5 , u_logic|Idfpw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Lr9ju6~0 , u_logic|Lr9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U3epw6~0 , u_logic|U3epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[20]~38 , u_logic|Ozkbx6[20]~38, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[21]~40 , u_logic|Ozkbx6[21]~40, CortexM0_SoC, 1
instance = comp, \u_logic|Bnohu6~0 , u_logic|Bnohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bnohu6~1 , u_logic|Bnohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lccow6~0 , u_logic|Lccow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bnohu6~2 , u_logic|Bnohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fahax6 , u_logic|Fahax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~36 , u_logic|Add4~36, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~38 , u_logic|Add4~38, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~40 , u_logic|Add4~40, CortexM0_SoC, 1
instance = comp, \u_logic|Mzdpw6~0 , u_logic|Mzdpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F3apw6~0 , u_logic|F3apw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F3apw6~5 , u_logic|F3apw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Xcapw6~1 , u_logic|Xcapw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F3apw6~1 , u_logic|F3apw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F3apw6~6 , u_logic|F3apw6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Qtliu6~0 , u_logic|Qtliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eirhu6~0 , u_logic|Eirhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tffbx6 , u_logic|Tffbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Thfbx6 , u_logic|Thfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Mk0iu6~0 , u_logic|Mk0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tzebx6 , u_logic|Tzebx6, CortexM0_SoC, 1
instance = comp, \u_logic|T1fbx6 , u_logic|T1fbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Mk0iu6~2 , u_logic|Mk0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tvebx6 , u_logic|Tvebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Txebx6 , u_logic|Txebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Mk0iu6~3 , u_logic|Mk0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Tbfbx6 , u_logic|Tbfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Tdfbx6~feeder , u_logic|Tdfbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Tdfbx6 , u_logic|Tdfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Mk0iu6~1 , u_logic|Mk0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mk0iu6~4 , u_logic|Mk0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mk0iu6~5 , u_logic|Mk0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Mk0iu6~6 , u_logic|Mk0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Fzdpw6~0 , u_logic|Fzdpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G6aju6~0 , u_logic|G6aju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T7fbx6 , u_logic|T7fbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Trebx6 , u_logic|Trebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Tzzhu6~0 , u_logic|Tzzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T3fbx6 , u_logic|T3fbx6, CortexM0_SoC, 1
instance = comp, \u_logic|T5fbx6 , u_logic|T5fbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Tzzhu6~1 , u_logic|Tzzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tpebx6 , u_logic|Tpebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Tnebx6 , u_logic|Tnebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Tzzhu6~2 , u_logic|Tzzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|T9fbx6 , u_logic|T9fbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Tzzhu6~3 , u_logic|Tzzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Tzzhu6~4 , u_logic|Tzzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|V3aju6~0 , u_logic|V3aju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V3aju6~2 , u_logic|V3aju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|V3aju6~3 , u_logic|V3aju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|V3aju6~1 , u_logic|V3aju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V3aju6~4 , u_logic|V3aju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|V3aju6~5 , u_logic|V3aju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|P4epw6~0 , u_logic|P4epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~3 , u_logic|Idfpw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[22]~42 , u_logic|Ozkbx6[22]~42, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[23]~44 , u_logic|Ozkbx6[23]~44, CortexM0_SoC, 1
instance = comp, \u_logic|Fzdpw6~1 , u_logic|Fzdpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Eirhu6~1 , u_logic|Eirhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tlebx6 , u_logic|Tlebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~2 , u_logic|Idfpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[24]~46 , u_logic|Ozkbx6[24]~46, CortexM0_SoC, 1
instance = comp, \u_logic|Yd6pw6~0 , u_logic|Yd6pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iqihu6~0 , u_logic|Iqihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Equal0~4 , u_logic|Equal0~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~20 , u_logic|Rfpiu6~20, CortexM0_SoC, 1
instance = comp, \u_logic|Guihu6~0 , u_logic|Guihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H0epw6~0 , u_logic|H0epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[27]~52 , u_logic|Ozkbx6[27]~52, CortexM0_SoC, 1
instance = comp, \u_logic|H0epw6~1 , u_logic|H0epw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Guihu6~1 , u_logic|Guihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bp2qw6~feeder , u_logic|Bp2qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Bp2qw6 , u_logic|Bp2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|K84iu6 , u_logic|K84iu6, CortexM0_SoC, 1
instance = comp, \u_logic|W4aax6 , u_logic|W4aax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ysihu6~0 , u_logic|Ysihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ysihu6~1 , u_logic|Ysihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~21 , u_logic|Rfpiu6~21, CortexM0_SoC, 1
instance = comp, \u_logic|Kmihu6~0 , u_logic|Kmihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kmihu6~1 , u_logic|Kmihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gwhhu6~5 , u_logic|Gwhhu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ym3qw6 , u_logic|Ym3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|R9phu6~0 , u_logic|R9phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bxbax6 , u_logic|Bxbax6, CortexM0_SoC, 1
instance = comp, \u_logic|Uscax6 , u_logic|Uscax6, CortexM0_SoC, 1
instance = comp, \u_logic|R3uiu6~2 , u_logic|R3uiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|G8uiu6~0 , u_logic|G8uiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R3uiu6~4 , u_logic|R3uiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Etuhu6~0 , u_logic|Etuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ln0bx6 , u_logic|Ln0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|U0phu6~0 , u_logic|U0phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U0phu6~1 , u_logic|U0phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V52bx6 , u_logic|V52bx6, CortexM0_SoC, 1
instance = comp, \u_logic|U8uiu6~0 , u_logic|U8uiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U8uiu6~1 , u_logic|U8uiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U8uiu6~2 , u_logic|U8uiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ab9ax6 , u_logic|Ab9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Nodax6 , u_logic|Nodax6, CortexM0_SoC, 1
instance = comp, \u_logic|R3uiu6~0 , u_logic|R3uiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R3uiu6~1 , u_logic|R3uiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gkeax6 , u_logic|Gkeax6, CortexM0_SoC, 1
instance = comp, \u_logic|R3uiu6~3 , u_logic|R3uiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|R3uiu6~5 , u_logic|R3uiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|K3uiu6~0 , u_logic|K3uiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R9phu6~1 , u_logic|R9phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gbvpw6 , u_logic|Gbvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vj2iu6~0 , u_logic|Vj2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hj2iu6~0 , u_logic|Hj2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uyxhu6~0 , u_logic|Uyxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ldvpw6 , u_logic|Ldvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Cfvpw6 , u_logic|Cfvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|U64iu6~0 , u_logic|U64iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q8aax6 , u_logic|Q8aax6, CortexM0_SoC, 1
instance = comp, \u_logic|Clihu6~2 , u_logic|Clihu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Equal0~3 , u_logic|Equal0~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~17 , u_logic|Rfpiu6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Wfihu6~0 , u_logic|Wfihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Heaax6 , u_logic|Heaax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ehihu6~0 , u_logic|Ehihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ehihu6~1 , u_logic|Ehihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~15 , u_logic|Rfpiu6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Qlfbx6~feeder , u_logic|Qlfbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Qlfbx6 , u_logic|Qlfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Apihu6~0 , u_logic|Apihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Apihu6~1 , u_logic|Apihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|J6ebx6 , u_logic|J6ebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Snihu6~0 , u_logic|Snihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Snihu6~1 , u_logic|Snihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~18 , u_logic|Rfpiu6~18, CortexM0_SoC, 1
instance = comp, \u_logic|Naaax6 , u_logic|Naaax6, CortexM0_SoC, 1
instance = comp, \u_logic|Miihu6~0 , u_logic|Miihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Miihu6~1 , u_logic|Miihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ujihu6~0 , u_logic|Ujihu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ujihu6~1 , u_logic|Ujihu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~16 , u_logic|Rfpiu6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~19 , u_logic|Rfpiu6~19, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~23 , u_logic|Rfpiu6~23, CortexM0_SoC, 1
instance = comp, \u_logic|Rfpiu6~24 , u_logic|Rfpiu6~24, CortexM0_SoC, 1
instance = comp, \u_logic|Bfphu6~0 , u_logic|Bfphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vpkpw6 , u_logic|Vpkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~4 , u_logic|I8phu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|P8viu6~0 , u_logic|P8viu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P8viu6~1 , u_logic|P8viu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~2 , u_logic|I8phu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~7 , u_logic|I8phu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Xf7iu6~3 , u_logic|Xf7iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Uephu6~0 , u_logic|Uephu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F4ibx6 , u_logic|F4ibx6, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~1 , u_logic|I8phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jieax6 , u_logic|Jieax6, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~0 , u_logic|I8phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~8 , u_logic|I8phu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Qwpiu6~0 , u_logic|Qwpiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~9 , u_logic|I8phu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|I8phu6~10 , u_logic|I8phu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Nrkpw6 , u_logic|Nrkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|D0yhu6~0 , u_logic|D0yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D0yhu6~1 , u_logic|D0yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Stkpw6 , u_logic|Stkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wzxhu6~0 , u_logic|Wzxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wzxhu6~1 , u_logic|Wzxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kadbx6 , u_logic|Kadbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Urgbx6 , u_logic|Urgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|W74iu6 , u_logic|W74iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Kavhu6~0 , u_logic|Kavhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kavhu6~1 , u_logic|Kavhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kavhu6~2 , u_logic|Kavhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ztgbx6 , u_logic|Ztgbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~1 , u_logic|Idfpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[25]~48 , u_logic|Ozkbx6[25]~48, CortexM0_SoC, 1
instance = comp, \u_logic|Yrspw6~feeder , u_logic|Yrspw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Yrspw6 , u_logic|Yrspw6, CortexM0_SoC, 1
instance = comp, \u_logic|Yj0iu6~3 , u_logic|Yj0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ytspw6 , u_logic|Ytspw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xvlax6 , u_logic|Xvlax6, CortexM0_SoC, 1
instance = comp, \u_logic|Yj0iu6~2 , u_logic|Yj0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nfnax6 , u_logic|Nfnax6, CortexM0_SoC, 1
instance = comp, \u_logic|F2tax6 , u_logic|F2tax6, CortexM0_SoC, 1
instance = comp, \u_logic|Yj0iu6~1 , u_logic|Yj0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yj0iu6~4 , u_logic|Yj0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Twzpw6 , u_logic|Twzpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Z8zpw6 , u_logic|Z8zpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Yj0iu6~0 , u_logic|Yj0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yj0iu6~5 , u_logic|Yj0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Yj0iu6~6 , u_logic|Yj0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~42 , u_logic|Add4~42, CortexM0_SoC, 1
instance = comp, \u_logic|Tzdpw6~0 , u_logic|Tzdpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tzdpw6~1 , u_logic|Tzdpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lashu6~0 , u_logic|Lashu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bxkiu6~0 , u_logic|Bxkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lashu6~1 , u_logic|Lashu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lashu6~2 , u_logic|Lashu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tgkbx6 , u_logic|Tgkbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~0 , u_logic|Idfpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[26]~50 , u_logic|Ozkbx6[26]~50, CortexM0_SoC, 1
instance = comp, \u_logic|O0epw6~0 , u_logic|O0epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O0epw6~1 , u_logic|O0epw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H1shu6~1 , u_logic|H1shu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nybbx6 , u_logic|Nybbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zczpw6 , u_logic|Zczpw6, CortexM0_SoC, 1
instance = comp, \u_logic|T00qw6 , u_logic|T00qw6, CortexM0_SoC, 1
instance = comp, \u_logic|G55pw6~0 , u_logic|G55pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Otopw6 , u_logic|Otopw6, CortexM0_SoC, 1
instance = comp, \u_logic|G55pw6~3 , u_logic|G55pw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Mjmpw6 , u_logic|Mjmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xzlax6 , u_logic|Xzlax6, CortexM0_SoC, 1
instance = comp, \u_logic|G55pw6~2 , u_logic|G55pw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Njnax6 , u_logic|Njnax6, CortexM0_SoC, 1
instance = comp, \u_logic|G55pw6~1 , u_logic|G55pw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|G55pw6~4 , u_logic|G55pw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|A70iu6~3 , u_logic|A70iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|A70iu6~2 , u_logic|A70iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|A70iu6~1 , u_logic|A70iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|A70iu6~0 , u_logic|A70iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A70iu6~4 , u_logic|A70iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Dj0iu6~0 , u_logic|Dj0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B4liu6~5 , u_logic|B4liu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|B4liu6~2 , u_logic|B4liu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|B4liu6~6 , u_logic|B4liu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~17 , u_logic|Mifpw6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~0 , u_logic|Tgfpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~1 , u_logic|Tgfpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~2 , u_logic|Tgfpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uwzhu6~3 , u_logic|Uwzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Uwzhu6~0 , u_logic|Uwzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uwzhu6~2 , u_logic|Uwzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uwzhu6~1 , u_logic|Uwzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uwzhu6~4 , u_logic|Uwzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~3 , u_logic|Tgfpw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|mac_mult1 , u_logic|Mult0|auto_generated|mac_mult1, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|mac_out2 , u_logic|Mult0|auto_generated|mac_out2, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~18 , u_logic|Mifpw6~18, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~19 , u_logic|Mifpw6~19, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~20 , u_logic|Mifpw6~20, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~21 , u_logic|Mifpw6~21, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~22 , u_logic|Mifpw6~22, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~23 , u_logic|Mifpw6~23, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~24 , u_logic|Mifpw6~24, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~25 , u_logic|Mifpw6~25, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~26 , u_logic|Mifpw6~26, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~27 , u_logic|Mifpw6~27, CortexM0_SoC, 1
instance = comp, \u_logic|Rnibx6 , u_logic|Rnibx6, CortexM0_SoC, 1
instance = comp, \u_logic|R9ibx6 , u_logic|R9ibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ltnow6~3 , u_logic|Ltnow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rlibx6~feeder , u_logic|Rlibx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Rlibx6 , u_logic|Rlibx6, CortexM0_SoC, 1
instance = comp, \u_logic|R7ibx6~feeder , u_logic|R7ibx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|R7ibx6 , u_logic|R7ibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ltnow6~0 , u_logic|Ltnow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rjibx6 , u_logic|Rjibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rhibx6 , u_logic|Rhibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ltnow6~1 , u_logic|Ltnow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ednpw6 , u_logic|Ednpw6, CortexM0_SoC, 1
instance = comp, \u_logic|I9qpw6 , u_logic|I9qpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ltnow6~2 , u_logic|Ltnow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ltnow6~4 , u_logic|Ltnow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~28 , u_logic|Mifpw6~28, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~29 , u_logic|Mifpw6~29, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~30 , u_logic|Mifpw6~30, CortexM0_SoC, 1
instance = comp, \u_logic|Vzxax6 , u_logic|Vzxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rrvax6 , u_logic|Rrvax6, CortexM0_SoC, 1
instance = comp, \u_logic|R50iu6~3 , u_logic|R50iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|A3qax6 , u_logic|A3qax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kjoax6 , u_logic|Kjoax6, CortexM0_SoC, 1
instance = comp, \u_logic|R50iu6~0 , u_logic|R50iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ehnpw6 , u_logic|Ehnpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ejnpw6 , u_logic|Ejnpw6, CortexM0_SoC, 1
instance = comp, \u_logic|R50iu6~2 , u_logic|R50iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N9ppw6~feeder , u_logic|N9ppw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|N9ppw6 , u_logic|N9ppw6, CortexM0_SoC, 1
instance = comp, \u_logic|B8uax6 , u_logic|B8uax6, CortexM0_SoC, 1
instance = comp, \u_logic|R50iu6~1 , u_logic|R50iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|R50iu6~4 , u_logic|R50iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~31 , u_logic|Mifpw6~31, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|mac_mult5 , u_logic|Mult0|auto_generated|mac_mult5, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|mac_out6 , u_logic|Mult0|auto_generated|mac_out6, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~18 , u_logic|Tgfpw6~18, CortexM0_SoC, 1
instance = comp, \u_logic|Jrvpw6 , u_logic|Jrvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|V00iu6~1 , u_logic|V00iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uuqax6 , u_logic|Uuqax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ebpax6 , u_logic|Ebpax6, CortexM0_SoC, 1
instance = comp, \u_logic|V00iu6~0 , u_logic|V00iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jlvpw6 , u_logic|Jlvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Jjvpw6 , u_logic|Jjvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|V00iu6~2 , u_logic|V00iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ljwax6 , u_logic|Ljwax6, CortexM0_SoC, 1
instance = comp, \u_logic|D86bx6 , u_logic|D86bx6, CortexM0_SoC, 1
instance = comp, \u_logic|V00iu6~3 , u_logic|V00iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|V00iu6~4 , u_logic|V00iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~19 , u_logic|Tgfpw6~19, CortexM0_SoC, 1
instance = comp, \u_logic|H00iu6~2 , u_logic|H00iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|H00iu6~1 , u_logic|H00iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H00iu6~0 , u_logic|H00iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H00iu6~3 , u_logic|H00iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|H00iu6~4 , u_logic|H00iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~20 , u_logic|Tgfpw6~20, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~21 , u_logic|Tgfpw6~21, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~22 , u_logic|Tgfpw6~22, CortexM0_SoC, 1
instance = comp, \u_logic|Mzzhu6~0 , u_logic|Mzzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mzzhu6~1 , u_logic|Mzzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mzzhu6~2 , u_logic|Mzzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mzzhu6~3 , u_logic|Mzzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Mzzhu6~4 , u_logic|Mzzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~23 , u_logic|Tgfpw6~23, CortexM0_SoC, 1
instance = comp, \u_logic|Fzzhu6~1 , u_logic|Fzzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fzzhu6~2 , u_logic|Fzzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fzzhu6~0 , u_logic|Fzzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fzzhu6~3 , u_logic|Fzzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Fzzhu6~4 , u_logic|Fzzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~24 , u_logic|Tgfpw6~24, CortexM0_SoC, 1
instance = comp, \u_logic|Yyzhu6~0 , u_logic|Yyzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yyzhu6~1 , u_logic|Yyzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yyzhu6~2 , u_logic|Yyzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Yyzhu6~3 , u_logic|Yyzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Yyzhu6~4 , u_logic|Yyzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~25 , u_logic|Tgfpw6~25, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~26 , u_logic|Tgfpw6~26, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~27 , u_logic|Tgfpw6~27, CortexM0_SoC, 1
instance = comp, \u_logic|Dyzhu6~0 , u_logic|Dyzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dyzhu6~3 , u_logic|Dyzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Dyzhu6~1 , u_logic|Dyzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dyzhu6~2 , u_logic|Dyzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Dyzhu6~4 , u_logic|Dyzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~28 , u_logic|Tgfpw6~28, CortexM0_SoC, 1
instance = comp, \u_logic|F1pax6 , u_logic|F1pax6, CortexM0_SoC, 1
instance = comp, \u_logic|Wxzhu6~0 , u_logic|Wxzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Izppw6 , u_logic|Izppw6, CortexM0_SoC, 1
instance = comp, \u_logic|E3npw6 , u_logic|E3npw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wxzhu6~2 , u_logic|Wxzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|M9wax6 , u_logic|M9wax6, CortexM0_SoC, 1
instance = comp, \u_logic|No5bx6 , u_logic|No5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wxzhu6~3 , u_logic|Wxzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wpuax6 , u_logic|Wpuax6, CortexM0_SoC, 1
instance = comp, \u_logic|Lhppw6 , u_logic|Lhppw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wxzhu6~1 , u_logic|Wxzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wxzhu6~4 , u_logic|Wxzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~29 , u_logic|Tgfpw6~29, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~30 , u_logic|Tgfpw6~30, CortexM0_SoC, 1
instance = comp, \u_logic|Bxzhu6~2 , u_logic|Bxzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bxzhu6~0 , u_logic|Bxzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bxzhu6~1 , u_logic|Bxzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bxzhu6~3 , u_logic|Bxzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Bxzhu6~4 , u_logic|Bxzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~31 , u_logic|Tgfpw6~31, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|mac_mult3 , u_logic|Mult0|auto_generated|mac_mult3, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|mac_out4 , u_logic|Mult0|auto_generated|mac_out4, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~0 , u_logic|Mult0|auto_generated|op_2~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~2 , u_logic|Mult0|auto_generated|op_2~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~4 , u_logic|Mult0|auto_generated|op_2~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~6 , u_logic|Mult0|auto_generated|op_2~6, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~8 , u_logic|Mult0|auto_generated|op_2~8, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~10 , u_logic|Mult0|auto_generated|op_2~10, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~12 , u_logic|Mult0|auto_generated|op_2~12, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~14 , u_logic|Mult0|auto_generated|op_2~14, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~16 , u_logic|Mult0|auto_generated|op_2~16, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~18 , u_logic|Mult0|auto_generated|op_2~18, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~0 , u_logic|Mult0|auto_generated|op_1~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~2 , u_logic|Mult0|auto_generated|op_1~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~4 , u_logic|Mult0|auto_generated|op_1~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~6 , u_logic|Mult0|auto_generated|op_1~6, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~8 , u_logic|Mult0|auto_generated|op_1~8, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~10 , u_logic|Mult0|auto_generated|op_1~10, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~12 , u_logic|Mult0|auto_generated|op_1~12, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~14 , u_logic|Mult0|auto_generated|op_1~14, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~16 , u_logic|Mult0|auto_generated|op_1~16, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~18 , u_logic|Mult0|auto_generated|op_1~18, CortexM0_SoC, 1
instance = comp, \u_logic|B4liu6~7 , u_logic|B4liu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Lx3ju6~1 , u_logic|Lx3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kfcow6~1 , u_logic|Kfcow6~1, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][7]__4|auto_generated|ram_block1a3 , RAM_CODE|mem[0][7]__4|auto_generated|ram_block1a3, CortexM0_SoC, 1
instance = comp, \ioPin[3]~input , ioPin[3]~input, CortexM0_SoC, 1
instance = comp, \GPIO|tmp[3] , GPIO|tmp[3], CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][7]__4|auto_generated|ram_block1a3 , RAM_DATA|mem[0][7]__4|auto_generated|ram_block1a3, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector30~0 , Interconncet|SlaveMUX|Selector30~0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector30~1 , Interconncet|SlaveMUX|Selector30~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kfcow6~0 , u_logic|Kfcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kfcow6~2 , u_logic|Kfcow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tgcow6~0 , u_logic|Tgcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tgcow6~1 , u_logic|Tgcow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tgcow6~2 , u_logic|Tgcow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|I4liu6~2 , u_logic|I4liu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|I4liu6~4 , u_logic|I4liu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|I4liu6~3 , u_logic|I4liu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|X1liu6 , u_logic|X1liu6, CortexM0_SoC, 1
instance = comp, \u_logic|F6tax6 , u_logic|F6tax6, CortexM0_SoC, 1
instance = comp, \u_logic|A67ju6~2 , u_logic|A67ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|A67ju6~1 , u_logic|A67ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|A67ju6~3 , u_logic|A67ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|A67ju6~0 , u_logic|A67ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A67ju6~4 , u_logic|A67ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|A67ju6~5 , u_logic|A67ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~33 , u_logic|HWDATA~33, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~35 , u_logic|HWDATA~35, CortexM0_SoC, 1
instance = comp, \u_logic|Ywuhu6~0 , u_logic|Ywuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qx0bx6 , u_logic|Qx0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ezohu6~0 , u_logic|Ezohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ezohu6~1 , u_logic|Ezohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|P33bx6 , u_logic|P33bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Amsow6~0 , u_logic|Amsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vdgow6~0 , u_logic|Vdgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vdgow6~1 , u_logic|Vdgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Upsow6~0 , u_logic|Upsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qusow6 , u_logic|Qusow6, CortexM0_SoC, 1
instance = comp, \u_logic|Odgow6~0 , u_logic|Odgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Odgow6~1 , u_logic|Odgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bqsow6~0 , u_logic|Bqsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Krsow6~2 , u_logic|Krsow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pqsow6~0 , u_logic|Pqsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iqsow6~0 , u_logic|Iqsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cegow6~0 , u_logic|Cegow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cegow6~1 , u_logic|Cegow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uxrow6~0 , u_logic|Uxrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q1tow6~0 , u_logic|Q1tow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fxuhu6~0 , u_logic|Fxuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Usipw6 , u_logic|Usipw6, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~31 , u_logic|HWDATA~31, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~32 , u_logic|HWDATA~32, CortexM0_SoC, 1
instance = comp, \u_logic|Mxuhu6~0 , u_logic|Mxuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kojpw6 , u_logic|Kojpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Qyohu6~0 , u_logic|Qyohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qyohu6~1 , u_logic|Qyohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bc3bx6 , u_logic|Bc3bx6, CortexM0_SoC, 1
instance = comp, \u_logic|N9gow6~0 , u_logic|N9gow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q1tow6~1 , u_logic|Q1tow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Npsow6~0 , u_logic|Npsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jyohu6~0 , u_logic|Jyohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jyohu6~1 , u_logic|Jyohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tcipw6 , u_logic|Tcipw6, CortexM0_SoC, 1
instance = comp, \u_logic|Mcgow6~0 , u_logic|Mcgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ayuhu6~0 , u_logic|Ayuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rz0bx6 , u_logic|Rz0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Acvhu6~0 , u_logic|Acvhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S0kbx6 , u_logic|S0kbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Cyohu6~0 , u_logic|Cyohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cyohu6~1 , u_logic|Cyohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hg3bx6 , u_logic|Hg3bx6, CortexM0_SoC, 1
instance = comp, \u_logic|N3tow6 , u_logic|N3tow6, CortexM0_SoC, 1
instance = comp, \u_logic|Mcgow6~1 , u_logic|Mcgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gpsow6~0 , u_logic|Gpsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fzsow6~0 , u_logic|Fzsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tzsow6~0 , u_logic|Tzsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H0tow6~0 , u_logic|H0tow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H0tow6~1 , u_logic|H0tow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jegow6~0 , u_logic|Jegow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nxrow6~0 , u_logic|Nxrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q8fow6~0 , u_logic|Q8fow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q8fow6~1 , u_logic|Q8fow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yksow6~0 , u_logic|Yksow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q8fow6~2 , u_logic|Q8fow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Q8fow6~3 , u_logic|Q8fow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gqrow6~0 , u_logic|Gqrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zzohu6~0 , u_logic|Zzohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zzohu6~1 , u_logic|Zzohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y0gbx6 , u_logic|Y0gbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Bvuhu6~0 , u_logic|Bvuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B3gbx6 , u_logic|B3gbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pyrow6~0 , u_logic|Pyrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A1sow6~0 , u_logic|A1sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A1sow6~1 , u_logic|A1sow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V1sow6~0 , u_logic|V1sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Guuhu6~0 , u_logic|Guuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nr0bx6 , u_logic|Nr0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Dbgow6~0 , u_logic|Dbgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dbgow6~1 , u_logic|Dbgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dbgow6~2 , u_logic|Dbgow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|C2sow6~0 , u_logic|C2sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D6sow6~0 , u_logic|D6sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z3sow6~0 , u_logic|Z3sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M6fow6~1 , u_logic|M6fow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|M6fow6~0 , u_logic|M6fow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M6fow6~2 , u_logic|M6fow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zwrow6~0 , u_logic|Zwrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qsuhu6~0 , u_logic|Qsuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kl0bx6 , u_logic|Kl0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|B1phu6~0 , u_logic|B1phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B1phu6~1 , u_logic|B1phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|P12bx6~feeder , u_logic|P12bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|P12bx6 , u_logic|P12bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pcsow6~0 , u_logic|Pcsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ofsow6~0 , u_logic|Ofsow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kbgow6~0 , u_logic|Kbgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rbgow6~1 , u_logic|Rbgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~9 , u_logic|HWDATA~9, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~10 , u_logic|HWDATA~10, CortexM0_SoC, 1
instance = comp, \u_logic|I1phu6~0 , u_logic|I1phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I1phu6~1 , u_logic|I1phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dt1bx6 , u_logic|Dt1bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Csuhu6~0 , u_logic|Csuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jj0bx6 , u_logic|Jj0bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rbgow6~0 , u_logic|Rbgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rbgow6~2 , u_logic|Rbgow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J2sow6~0 , u_logic|J2sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q2sow6~0 , u_logic|Q2sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L3sow6~0 , u_logic|L3sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E3sow6~0 , u_logic|E3sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X2sow6~0 , u_logic|X2sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X2sow6~1 , u_logic|X2sow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|X2sow6~2 , u_logic|X2sow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wyrow6~2 , u_logic|Wyrow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Gxrow6~0 , u_logic|Gxrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M0sow6~2 , u_logic|M0sow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lwrow6~0 , u_logic|Lwrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xvrow6~0 , u_logic|Xvrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F0sow6~0 , u_logic|F0sow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O7fow6~0 , u_logic|O7fow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uqrow6~0 , u_logic|Uqrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xorow6~2 , u_logic|Xorow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|O7fow6~1 , u_logic|O7fow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xvrow6~1 , u_logic|Xvrow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mtrow6~0 , u_logic|Mtrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lprow6~0 , u_logic|Lprow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lprow6~1 , u_logic|Lprow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ylrow6~0 , u_logic|Ylrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xorow6~3 , u_logic|Xorow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Prrow6~0 , u_logic|Prrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Irrow6~0 , u_logic|Irrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sfgow6~0 , u_logic|Sfgow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gatow6~2 , u_logic|Gatow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kctow6~0 , u_logic|Kctow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Anrow6~0 , u_logic|Anrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sfgow6~1 , u_logic|Sfgow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sfgow6~2 , u_logic|Sfgow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rlrow6~0 , u_logic|Rlrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qorow6~0 , u_logic|Qorow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qorow6~1 , u_logic|Qorow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Meeow6~0 , u_logic|Meeow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O8low6~0 , u_logic|O8low6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bt2qw6~feeder , u_logic|Bt2qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Bt2qw6 , u_logic|Bt2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Carow6~2 , u_logic|Carow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xrgiu6~0 , u_logic|Xrgiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rjthu6~0 , u_logic|Rjthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Idrow6~22 , u_logic|Idrow6~22, CortexM0_SoC, 1
instance = comp, \u_logic|P0biu6~2 , u_logic|P0biu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P0biu6~3 , u_logic|P0biu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|I0biu6~0 , u_logic|I0biu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lsgiu6~0 , u_logic|Lsgiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hg5iu6~0 , u_logic|Hg5iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rjthu6~1 , u_logic|Rjthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F17ax6 , u_logic|F17ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xmthu6~0 , u_logic|Xmthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xmthu6~1 , u_logic|Xmthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mnmpw6 , u_logic|Mnmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|A8low6~0 , u_logic|A8low6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jhqiu6~0 , u_logic|Jhqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Anrow6~1 , u_logic|Anrow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zirow6~0 , u_logic|Zirow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eirow6~0 , u_logic|Eirow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O8low6~1 , u_logic|O8low6~1, CortexM0_SoC, 1
instance = comp, \u_logic|O8low6~2 , u_logic|O8low6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qarow6~0 , u_logic|Qarow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qarow6~1 , u_logic|Qarow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rerow6~0 , u_logic|Rerow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O9row6~2 , u_logic|O9row6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Yerow6~0 , u_logic|Yerow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mfrow6~0 , u_logic|Mfrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hgrow6~0 , u_logic|Hgrow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W6ciu6~2 , u_logic|W6ciu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Z4ciu6~0 , u_logic|Z4ciu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gntiu6~2 , u_logic|Gntiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Veliu6~0 , u_logic|Veliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vvcow6 , u_logic|Vvcow6, CortexM0_SoC, 1
instance = comp, \u_logic|Tdliu6~1 , u_logic|Tdliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nu8iu6~0 , u_logic|Nu8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nu8iu6~1 , u_logic|Nu8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rx6ju6~0 , u_logic|Rx6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rx6ju6~1 , u_logic|Rx6ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yykiu6~0 , u_logic|Yykiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yykiu6~1 , u_logic|Yykiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zvkiu6 , u_logic|Zvkiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Yxspw6 , u_logic|Yxspw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fy6ju6~3 , u_logic|Fy6ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Fy6ju6~2 , u_logic|Fy6ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fy6ju6~0 , u_logic|Fy6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fy6ju6~1 , u_logic|Fy6ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fy6ju6~4 , u_logic|Fy6ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Fy6ju6~5 , u_logic|Fy6ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~42 , u_logic|HWDATA~42, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~41 , u_logic|HWDATA~41, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~43 , u_logic|HWDATA~43, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][31]__1|auto_generated|ram_block1a0 , RAM_CODE|mem[0][31]__1|auto_generated|ram_block1a0, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][31]__1|auto_generated|ram_block1a0 , RAM_DATA|mem[0][31]__1|auto_generated|ram_block1a0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector2~0 , Interconncet|SlaveMUX|Selector2~0, CortexM0_SoC, 1
instance = comp, \u_logic|V78ow6~0 , u_logic|V78ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vajow6~0 , u_logic|Vajow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vajow6~1 , u_logic|Vajow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qb3ju6~0 , u_logic|Qb3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qnlow6~0 , u_logic|Qnlow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Queow6~0 , u_logic|Queow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O5oow6~0 , u_logic|O5oow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V78ow6~1 , u_logic|V78ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ualiu6~0 , u_logic|Ualiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q88ow6~1 , u_logic|Q88ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ualiu6~1 , u_logic|Ualiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ualiu6~2 , u_logic|Ualiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lcjow6~0 , u_logic|Lcjow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ecjow6~0 , u_logic|Ecjow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ha3ju6~0 , u_logic|Ha3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ha3ju6~1 , u_logic|Ha3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U54ju6 , u_logic|U54ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Ps3ju6~0 , u_logic|Ps3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ru2ju6~1 , u_logic|Ru2ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Be3ju6~0 , u_logic|Be3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ru2ju6~0 , u_logic|Ru2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ru2ju6~2 , u_logic|Ru2ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vioiu6~0 , u_logic|Vioiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vioiu6~1 , u_logic|Vioiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rgoiu6~0 , u_logic|Rgoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rgoiu6~1 , u_logic|Rgoiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ao3ju6~0 , u_logic|Ao3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fhoiu6~0 , u_logic|Fhoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fhoiu6~1 , u_logic|Fhoiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fhoiu6~2 , u_logic|Fhoiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fhoiu6~3 , u_logic|Fhoiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ygoiu6~0 , u_logic|Ygoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Arnpw6 , u_logic|Arnpw6, CortexM0_SoC, 1
instance = comp, \u_logic|B55ju6~0 , u_logic|B55ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bbliu6~3 , u_logic|Bbliu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Bbliu6~6 , u_logic|Bbliu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Bbliu6~2 , u_logic|Bbliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~20 , u_logic|Mult0|auto_generated|op_2~20, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~22 , u_logic|Mult0|auto_generated|op_2~22, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~24 , u_logic|Mult0|auto_generated|op_2~24, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_2~26 , u_logic|Mult0|auto_generated|op_2~26, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~20 , u_logic|Mult0|auto_generated|op_1~20, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~22 , u_logic|Mult0|auto_generated|op_1~22, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~24 , u_logic|Mult0|auto_generated|op_1~24, CortexM0_SoC, 1
instance = comp, \u_logic|Mult0|auto_generated|op_1~26 , u_logic|Mult0|auto_generated|op_1~26, CortexM0_SoC, 1
instance = comp, \u_logic|Bbliu6~4 , u_logic|Bbliu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Bbliu6~5 , u_logic|Bbliu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|D39iu6~0 , u_logic|D39iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qmrax6 , u_logic|Qmrax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kqsax6 , u_logic|Kqsax6, CortexM0_SoC, 1
instance = comp, \u_logic|S3nax6 , u_logic|S3nax6, CortexM0_SoC, 1
instance = comp, \u_logic|Aioiu6~3 , u_logic|Aioiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Qnopw6 , u_logic|Qnopw6, CortexM0_SoC, 1
instance = comp, \u_logic|Efnpw6 , u_logic|Efnpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Aioiu6~1 , u_logic|Aioiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Evypw6 , u_logic|Evypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Yizpw6 , u_logic|Yizpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Aioiu6~0 , u_logic|Aioiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cklax6 , u_logic|Cklax6, CortexM0_SoC, 1
instance = comp, \u_logic|Aioiu6~2 , u_logic|Aioiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Aioiu6~4 , u_logic|Aioiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Aioiu6~5 , u_logic|Aioiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|D5epw6~0 , u_logic|D5epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Glphu6~1 , u_logic|Glphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Glphu6~2 , u_logic|Glphu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Glphu6~0 , u_logic|Glphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Glphu6~3 , u_logic|Glphu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|X5ibx6 , u_logic|X5ibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Qdniu6~0 , u_logic|Qdniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zkphu6~0 , u_logic|Zkphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zkphu6~1 , u_logic|Zkphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zkphu6~2 , u_logic|Zkphu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ibqpw6 , u_logic|Ibqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Rribx6 , u_logic|Rribx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rpibx6 , u_logic|Rpibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wi0iu6~0 , u_logic|Wi0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rdibx6~feeder , u_logic|Rdibx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Rdibx6 , u_logic|Rdibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wi0iu6~2 , u_logic|Wi0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rfibx6 , u_logic|Rfibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Uqipw6 , u_logic|Uqipw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wi0iu6~1 , u_logic|Wi0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pejbx6 , u_logic|Pejbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rtibx6 , u_logic|Rtibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wi0iu6~3 , u_logic|Wi0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wi0iu6~4 , u_logic|Wi0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Wi0iu6~5 , u_logic|Wi0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~26 , u_logic|Idfpw6~26, CortexM0_SoC, 1
instance = comp, \u_logic|Hxohu6~0 , u_logic|Hxohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hxohu6~1 , u_logic|Hxohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hxohu6~2 , u_logic|Hxohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lqjpw6 , u_logic|Lqjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Hk8iu6~0 , u_logic|Hk8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ufvhu6~0 , u_logic|Ufvhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ufvhu6~1 , u_logic|Ufvhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ufvhu6~2 , u_logic|Ufvhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sx3qw6 , u_logic|Sx3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wh8iu6~2 , u_logic|Wh8iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wh8iu6~1 , u_logic|Wh8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wh8iu6~3 , u_logic|Wh8iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wh8iu6~0 , u_logic|Wh8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wh8iu6~4 , u_logic|Wh8iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Wh8iu6~5 , u_logic|Wh8iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Pi0iu6~6 , u_logic|Pi0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|W4liu6~1 , u_logic|W4liu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W4liu6~0 , u_logic|W4liu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W4liu6~2 , u_logic|W4liu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W4liu6~3 , u_logic|W4liu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|W4liu6~4 , u_logic|W4liu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|P4liu6 , u_logic|P4liu6, CortexM0_SoC, 1
instance = comp, \u_logic|Vkqax6 , u_logic|Vkqax6, CortexM0_SoC, 1
instance = comp, \u_logic|M60iu6~0 , u_logic|M60iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M60iu6~3 , u_logic|M60iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|M60iu6~2 , u_logic|M60iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|M60iu6~1 , u_logic|M60iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|M60iu6~4 , u_logic|M60iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ijeow6~0 , u_logic|Ijeow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ijeow6~2 , u_logic|Ijeow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Myfow6 , u_logic|Myfow6, CortexM0_SoC, 1
instance = comp, \u_logic|B64ju6~0 , u_logic|B64ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C3kow6 , u_logic|C3kow6, CortexM0_SoC, 1
instance = comp, \u_logic|Lveow6~0 , u_logic|Lveow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A94ju6~0 , u_logic|A94ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A94ju6~2 , u_logic|A94ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~7 , u_logic|V7liu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~1 , u_logic|V7liu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pz3ju6~0 , u_logic|Pz3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~2 , u_logic|V7liu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ws3ju6~0 , u_logic|Ws3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~3 , u_logic|V7liu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~4 , u_logic|V7liu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~5 , u_logic|V7liu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Qbjow6 , u_logic|Qbjow6, CortexM0_SoC, 1
instance = comp, \u_logic|Jbjow6~0 , u_logic|Jbjow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jqpow6~0 , u_logic|Jqpow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V94ju6~0 , u_logic|V94ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V94ju6~1 , u_logic|V94ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sveow6~0 , u_logic|Sveow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D0kow6~0 , u_logic|D0kow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B64ju6~2 , u_logic|B64ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~6 , u_logic|V7liu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|O94ju6~0 , u_logic|O94ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nweow6~0 , u_logic|Nweow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B64ju6~1 , u_logic|B64ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hteow6~3 , u_logic|Hteow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Hteow6~2 , u_logic|Hteow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|T84ju6~0 , u_logic|T84ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~0 , u_logic|V7liu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~8 , u_logic|V7liu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Mdliu6~0 , u_logic|Mdliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C34ju6~0 , u_logic|C34ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F14ju6~0 , u_logic|F14ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F14ju6~1 , u_logic|F14ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pz3ju6~4 , u_logic|Pz3ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Pz3ju6~3 , u_logic|Pz3ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Pz3ju6~1 , u_logic|Pz3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pz3ju6~2 , u_logic|Pz3ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~11 , u_logic|V7liu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Ws3ju6~2 , u_logic|Ws3ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ws3ju6~4 , u_logic|Ws3ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ws3ju6~3 , u_logic|Ws3ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ws3ju6~1 , u_logic|Ws3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~9 , u_logic|V7liu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~10 , u_logic|V7liu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~12 , u_logic|V7liu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~13 , u_logic|V7liu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Kgoiu6~0 , u_logic|Kgoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kgoiu6~1 , u_logic|Kgoiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kgoiu6~2 , u_logic|Kgoiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kgoiu6~3 , u_logic|Kgoiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Kgoiu6~4 , u_logic|Kgoiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tx8iu6~3 , u_logic|Tx8iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[1]~0 , u_logic|Ozkbx6[1]~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tx8iu6~0 , u_logic|Tx8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yz4ju6~0 , u_logic|Yz4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tx8iu6~1 , u_logic|Tx8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tx8iu6~2 , u_logic|Tx8iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tx8iu6~4 , u_logic|Tx8iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~13 , u_logic|Zq3ju6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~14 , u_logic|Zq3ju6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~15 , u_logic|Zq3ju6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Tc7ju6~0 , u_logic|Tc7ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tc7ju6~1 , u_logic|Tc7ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rb7ju6 , u_logic|Rb7ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Bpliu6~0 , u_logic|Bpliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bpliu6~2 , u_logic|Bpliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|X07ju6~0 , u_logic|X07ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q07ju6~0 , u_logic|Q07ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[7]~12 , u_logic|Ozkbx6[7]~12, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~7 , u_logic|Zq3ju6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Qcaiu6~3 , u_logic|Qcaiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rk5ju6~0 , u_logic|Rk5ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qcaiu6~0 , u_logic|Qcaiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qcaiu6~1 , u_logic|Qcaiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qcaiu6~2 , u_logic|Qcaiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qcaiu6~4 , u_logic|Qcaiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~6 , u_logic|Zq3ju6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~8 , u_logic|Zq3ju6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~9 , u_logic|Zq3ju6~9, CortexM0_SoC, 1
instance = comp, \u_logic|X7miu6~2 , u_logic|X7miu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|X7miu6~0 , u_logic|X7miu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X7miu6~1 , u_logic|X7miu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|X7miu6~3 , u_logic|X7miu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~5 , u_logic|Zq3ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~10 , u_logic|Zq3ju6~10, CortexM0_SoC, 1
instance = comp, \u_logic|J1liu6~0 , u_logic|J1liu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J1liu6~1 , u_logic|J1liu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~11 , u_logic|Zq3ju6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Y4miu6~2 , u_logic|Y4miu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Y4miu6~0 , u_logic|Y4miu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y4miu6~1 , u_logic|Y4miu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y4miu6~3 , u_logic|Y4miu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Z1miu6~2 , u_logic|Z1miu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Z1miu6~0 , u_logic|Z1miu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z1miu6~1 , u_logic|Z1miu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Z1miu6~3 , u_logic|Z1miu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Uvliu6~2 , u_logic|Uvliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uvliu6~0 , u_logic|Uvliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uvliu6~1 , u_logic|Uvliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uvliu6~3 , u_logic|Uvliu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~3 , u_logic|Zq3ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Evkiu6~3 , u_logic|Evkiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Evkiu6~0 , u_logic|Evkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Evkiu6~1 , u_logic|Evkiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Evkiu6~2 , u_logic|Evkiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Evkiu6~4 , u_logic|Evkiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~4 , u_logic|Zq3ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~12 , u_logic|Zq3ju6~12, CortexM0_SoC, 1
instance = comp, \u_logic|V7liu6~14 , u_logic|V7liu6~14, CortexM0_SoC, 1
instance = comp, \u_logic|R5liu6~0 , u_logic|R5liu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R5liu6~1 , u_logic|R5liu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bfjpw6 , u_logic|Bfjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Dsrhu6~1 , u_logic|Dsrhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dsrhu6~0 , u_logic|Dsrhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dsrhu6~2 , u_logic|Dsrhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|F6dbx6 , u_logic|F6dbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Sg0iu6~6 , u_logic|Sg0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|K5liu6~0 , u_logic|K5liu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K5liu6~1 , u_logic|K5liu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|K5liu6~2 , u_logic|K5liu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|K5liu6~3 , u_logic|K5liu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|K5liu6~4 , u_logic|K5liu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|K39iu6~0 , u_logic|K39iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A1qax6~feeder , u_logic|A1qax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|A1qax6 , u_logic|A1qax6, CortexM0_SoC, 1
instance = comp, \u_logic|Y50iu6~0 , u_logic|Y50iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y50iu6~2 , u_logic|Y50iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Y50iu6~1 , u_logic|Y50iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y50iu6~3 , u_logic|Y50iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Y50iu6~4 , u_logic|Y50iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ijeow6~1 , u_logic|Ijeow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Eolow6~1 , u_logic|Eolow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|A94ju6~1 , u_logic|A94ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bewiu6~2 , u_logic|Bewiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|G2fiu6~1 , u_logic|G2fiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bewiu6~3 , u_logic|Bewiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Bewiu6~5 , u_logic|Bewiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Bewiu6~4 , u_logic|Bewiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Bewiu6~6 , u_logic|Bewiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|I2oow6~6 , u_logic|I2oow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Yreow6~4 , u_logic|Yreow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Bewiu6~0 , u_logic|Bewiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jglow6 , u_logic|Jglow6, CortexM0_SoC, 1
instance = comp, \u_logic|Bewiu6~1 , u_logic|Bewiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bewiu6~7 , u_logic|Bewiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|X4cow6~0 , u_logic|X4cow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hmlow6~0 , u_logic|Hmlow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X4cow6~1 , u_logic|X4cow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y3how6~2 , u_logic|Y3how6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fmdow6~0 , u_logic|Fmdow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fmdow6~1 , u_logic|Fmdow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kldow6~0 , u_logic|Kldow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mmdow6~0 , u_logic|Mmdow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yimiu6~0 , u_logic|Yimiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yimiu6~1 , u_logic|Yimiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dldow6~2 , u_logic|Dldow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Dldow6~3 , u_logic|Dldow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Nlpow6~0 , u_logic|Nlpow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dldow6~1 , u_logic|Dldow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dldow6~4 , u_logic|Dldow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Dldow6~0 , u_logic|Dldow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dldow6~5 , u_logic|Dldow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Yimiu6~2 , u_logic|Yimiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Slohu6~2 , u_logic|Slohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qjhax6 , u_logic|Qjhax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~24 , u_logic|Add4~24, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~26 , u_logic|Add4~26, CortexM0_SoC, 1
instance = comp, \u_logic|Wxdpw6~0 , u_logic|Wxdpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wxdpw6~1 , u_logic|Wxdpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S8miu6~0 , u_logic|S8miu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hvqhu6~1 , u_logic|Hvqhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pbbbx6 , u_logic|Pbbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Cm0iu6~6 , u_logic|Cm0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Wamiu6~2 , u_logic|Wamiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wamiu6~0 , u_logic|Wamiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wamiu6~1 , u_logic|Wamiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wamiu6~3 , u_logic|Wamiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Bamiu6~0 , u_logic|Bamiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y9upw6 , u_logic|Y9upw6, CortexM0_SoC, 1
instance = comp, \u_logic|J10iu6~2 , u_logic|J10iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J10iu6~0 , u_logic|J10iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J10iu6~1 , u_logic|J10iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|J10iu6~3 , u_logic|J10iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|J10iu6~4 , u_logic|J10iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tgfpw6~17 , u_logic|Tgfpw6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Azliu6~0 , u_logic|Azliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Azliu6~1 , u_logic|Azliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Azliu6~3 , u_logic|Azliu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Fyliu6~0 , u_logic|Fyliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D46bx6 , u_logic|D46bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Q80iu6~3 , u_logic|Q80iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Q80iu6~0 , u_logic|Q80iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q80iu6~1 , u_logic|Q80iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Q80iu6~2 , u_logic|Q80iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Q80iu6~4 , u_logic|Q80iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tk0iu6~2 , u_logic|Tk0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tk0iu6~3 , u_logic|Tk0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Tk0iu6~0 , u_logic|Tk0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tk0iu6~1 , u_logic|Tk0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tk0iu6~4 , u_logic|Tk0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tk0iu6~5 , u_logic|Tk0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Yydpw6~0 , u_logic|Yydpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yydpw6~1 , u_logic|Yydpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pdrhu6~1 , u_logic|Pdrhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|M2ebx6 , u_logic|M2ebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rhuiu6~3 , u_logic|Rhuiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rhuiu6~7 , u_logic|Rhuiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Rhuiu6~5 , u_logic|Rhuiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Acebx6 , u_logic|Acebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rhuiu6~2 , u_logic|Rhuiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|G8ebx6 , u_logic|G8ebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Xdebx6 , u_logic|Xdebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rhuiu6~4 , u_logic|Rhuiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rhuiu6~6 , u_logic|Rhuiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Daebx6 , u_logic|Daebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Khuiu6~0 , u_logic|Khuiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D9phu6~1 , u_logic|D9phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jhebx6 , u_logic|Jhebx6, CortexM0_SoC, 1
instance = comp, \u_logic|Izxhu6~0 , u_logic|Izxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Izxhu6~1 , u_logic|Izxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sddbx6 , u_logic|Sddbx6, CortexM0_SoC, 1
instance = comp, \u_logic|H0ebx6 , u_logic|H0ebx6, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~19 , u_logic|HWDATA~19, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~20 , u_logic|HWDATA~20, CortexM0_SoC, 1
instance = comp, \u_logic|G0phu6~0 , u_logic|G0phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G0phu6~1 , u_logic|G0phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Li2bx6 , u_logic|Li2bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Umuiu6~0 , u_logic|Umuiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tdfow6~2 , u_logic|Tdfow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Umuiu6~1 , u_logic|Umuiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Alziu6~0 , u_logic|Alziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Alziu6~1 , u_logic|Alziu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Alziu6~2 , u_logic|Alziu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tyliu6~0 , u_logic|Tyliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dahow6~0 , u_logic|Dahow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mseow6~0 , u_logic|Mseow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U6wiu6~0 , u_logic|U6wiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U6wiu6~1 , u_logic|U6wiu6~1, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][31]__1|auto_generated|ram_block1a1 , RAM_CODE|mem[0][31]__1|auto_generated|ram_block1a1, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][31]__1|auto_generated|ram_block1a1 , RAM_DATA|mem[0][31]__1|auto_generated|ram_block1a1, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector4~0 , Interconncet|SlaveMUX|Selector4~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rjziu6~0 , u_logic|Rjziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rjziu6~1 , u_logic|Rjziu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bzcow6 , u_logic|Bzcow6, CortexM0_SoC, 1
instance = comp, \u_logic|Tyliu6~1 , u_logic|Tyliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~38 , u_logic|Add3~38, CortexM0_SoC, 1
instance = comp, \u_logic|Inohu6~0 , u_logic|Inohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Inohu6~1 , u_logic|Inohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Inohu6~2 , u_logic|Inohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|I8hax6 , u_logic|I8hax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~40 , u_logic|Add3~40, CortexM0_SoC, 1
instance = comp, \u_logic|Ocohu6~0 , u_logic|Ocohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ocohu6~1 , u_logic|Ocohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nvliu6~0 , u_logic|Nvliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hmlow6~1 , u_logic|Hmlow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rdlow6~0 , u_logic|Rdlow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nvliu6~1 , u_logic|Nvliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ocohu6~2 , u_logic|Ocohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nxabx6 , u_logic|Nxabx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~42 , u_logic|Add3~42, CortexM0_SoC, 1
instance = comp, \u_logic|Roohu6~0 , u_logic|Roohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Roohu6~1 , u_logic|Roohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Roohu6~2 , u_logic|Roohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|C37ax6 , u_logic|C37ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~44 , u_logic|Add3~44, CortexM0_SoC, 1
instance = comp, \u_logic|Pnohu6~0 , u_logic|Pnohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pnohu6~1 , u_logic|Pnohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nrcow6~0 , u_logic|Nrcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pnohu6~2 , u_logic|Pnohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L6hax6 , u_logic|L6hax6, CortexM0_SoC, 1
instance = comp, \u_logic|A0epw6~0 , u_logic|A0epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A0epw6~1 , u_logic|A0epw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rqliu6~0 , u_logic|Rqliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Anrhu6~0 , u_logic|Anrhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Anrhu6~1 , u_logic|Anrhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Anrhu6~2 , u_logic|Anrhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nwbbx6 , u_logic|Nwbbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Z7tpw6 , u_logic|Z7tpw6, CortexM0_SoC, 1
instance = comp, \u_logic|W5max6 , u_logic|W5max6, CortexM0_SoC, 1
instance = comp, \u_logic|On5pw6~2 , u_logic|On5pw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zbtpw6~feeder , u_logic|Zbtpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Zbtpw6 , u_logic|Zbtpw6, CortexM0_SoC, 1
instance = comp, \u_logic|T40qw6 , u_logic|T40qw6, CortexM0_SoC, 1
instance = comp, \u_logic|On5pw6~0 , u_logic|On5pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ectax6 , u_logic|Ectax6, CortexM0_SoC, 1
instance = comp, \u_logic|Nnnax6 , u_logic|Nnnax6, CortexM0_SoC, 1
instance = comp, \u_logic|On5pw6~1 , u_logic|On5pw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Z5tpw6~feeder , u_logic|Z5tpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Z5tpw6 , u_logic|Z5tpw6, CortexM0_SoC, 1
instance = comp, \u_logic|On5pw6~3 , u_logic|On5pw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|On5pw6~4 , u_logic|On5pw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rj0iu6~0 , u_logic|Rj0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vsliu6~1 , u_logic|Vsliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vsliu6~0 , u_logic|Vsliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vsliu6~2 , u_logic|Vsliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hsliu6 , u_logic|Hsliu6, CortexM0_SoC, 1
instance = comp, \u_logic|Osrax6~feeder , u_logic|Osrax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Osrax6 , u_logic|Osrax6, CortexM0_SoC, 1
instance = comp, \u_logic|Goliu6~2 , u_logic|Goliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Goliu6~1 , u_logic|Goliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Goliu6~3 , u_logic|Goliu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Goliu6~0 , u_logic|Goliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Goliu6~4 , u_logic|Goliu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Goliu6~5 , u_logic|Goliu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~39 , u_logic|HWDATA~39, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~38 , u_logic|HWDATA~38, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~40 , u_logic|HWDATA~40, CortexM0_SoC, 1
instance = comp, \u_logic|Gwdpw6~0 , u_logic|Gwdpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gwdpw6~1 , u_logic|Gwdpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rm2bx6 , u_logic|Rm2bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wfviu6~0 , u_logic|Wfviu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wfviu6~1 , u_logic|Wfviu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cv6ow6~0 , u_logic|Cv6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Izjow6~0 , u_logic|Izjow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bzjow6~1 , u_logic|Bzjow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wddow6~0 , u_logic|Wddow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pamiu6~1 , u_logic|Pamiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~26 , u_logic|Add3~26, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~28 , u_logic|Add3~28, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~30 , u_logic|Add3~30, CortexM0_SoC, 1
instance = comp, \u_logic|Gmohu6~0 , u_logic|Gmohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gmohu6~1 , u_logic|Gmohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gmohu6~2 , u_logic|Gmohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wfhax6 , u_logic|Wfhax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~32 , u_logic|Add3~32, CortexM0_SoC, 1
instance = comp, \u_logic|Nmohu6~0 , u_logic|Nmohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nmohu6~1 , u_logic|Nmohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nmohu6~2 , u_logic|Nmohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zdhax6 , u_logic|Zdhax6, CortexM0_SoC, 1
instance = comp, \u_logic|Umohu6~0 , u_logic|Umohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Umohu6~1 , u_logic|Umohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Umohu6~2 , u_logic|Umohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Cchax6 , u_logic|Cchax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kydpw6~0 , u_logic|Kydpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kydpw6~1 , u_logic|Kydpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|L4rhu6~0 , u_logic|L4rhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L4rhu6~1 , u_logic|L4rhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|L4rhu6~2 , u_logic|L4rhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|T6kbx6 , u_logic|T6kbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Vp9ju6~1 , u_logic|Vp9ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vp9ju6~4 , u_logic|Vp9ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Vp9ju6~5 , u_logic|Vp9ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~11 , u_logic|HWDATA~11, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~12 , u_logic|HWDATA~12, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][23]__2|auto_generated|ram_block1a3 , RAM_CODE|mem[0][23]__2|auto_generated|ram_block1a3, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][23]__2|auto_generated|ram_block1a3 , RAM_DATA|mem[0][23]__2|auto_generated|ram_block1a3, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector14~0 , Interconncet|SlaveMUX|Selector14~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ahcow6~0 , u_logic|Ahcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ahcow6~2 , u_logic|Ahcow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tzlow6~0 , u_logic|Tzlow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D7dow6 , u_logic|D7dow6, CortexM0_SoC, 1
instance = comp, \u_logic|R4miu6~0 , u_logic|R4miu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R4miu6~1 , u_logic|R4miu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|D4miu6~0 , u_logic|D4miu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vzuax6 , u_logic|Vzuax6, CortexM0_SoC, 1
instance = comp, \u_logic|L90iu6~1 , u_logic|L90iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|L90iu6~0 , u_logic|L90iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L90iu6~2 , u_logic|L90iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L90iu6~3 , u_logic|L90iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|L90iu6~4 , u_logic|L90iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|L44ju6~0 , u_logic|L44ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L44ju6~1 , u_logic|L44ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y83ju6~0 , u_logic|Y83ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nvmow6~0 , u_logic|Nvmow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H5how6~0 , u_logic|H5how6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H5how6~1 , u_logic|H5how6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H5how6~3 , u_logic|H5how6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Svkiu6~1 , u_logic|Svkiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zuliu6~0 , u_logic|Zuliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ttebx6 , u_logic|Ttebx6, CortexM0_SoC, 1
instance = comp, \u_logic|J80iu6~3 , u_logic|J80iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|J80iu6~2 , u_logic|J80iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J80iu6~1 , u_logic|J80iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|J80iu6~0 , u_logic|J80iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J80iu6~4 , u_logic|J80iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|E44ju6~0 , u_logic|E44ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E44ju6~1 , u_logic|E44ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|K1cow6~1 , u_logic|K1cow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|K1cow6~0 , u_logic|K1cow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K1cow6~2 , u_logic|K1cow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Acniu6~0 , u_logic|Acniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Acniu6~1 , u_logic|Acniu6~1, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector21~0 , Interconncet|SlaveMUX|Selector21~0, CortexM0_SoC, 1
instance = comp, \u_logic|R1cow6~0 , u_logic|R1cow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R1cow6~1 , u_logic|R1cow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tyipw6 , u_logic|Tyipw6, CortexM0_SoC, 1
instance = comp, \u_logic|V6gow6~0 , u_logic|V6gow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~26 , u_logic|Add1~26, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~65 , u_logic|Add1~65, CortexM0_SoC, 1
instance = comp, \u_logic|V0jpw6 , u_logic|V0jpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Nvsiu6~0 , u_logic|Nvsiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nvsiu6~1 , u_logic|Nvsiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H0tow6~2 , u_logic|H0tow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N9gow6~4 , u_logic|N9gow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|N9gow6~5 , u_logic|N9gow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|N9gow6~6 , u_logic|N9gow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|N9gow6~1 , u_logic|N9gow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N9gow6~2 , u_logic|N9gow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N9gow6~3 , u_logic|N9gow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|N9gow6~7 , u_logic|N9gow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Q7gow6~3 , u_logic|Q7gow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Q7gow6~4 , u_logic|Q7gow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Q7gow6~5 , u_logic|Q7gow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Q7gow6~1 , u_logic|Q7gow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Q7gow6~0 , u_logic|Q7gow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q7gow6~2 , u_logic|Q7gow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Q7gow6~6 , u_logic|Q7gow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Meeow6~1 , u_logic|Meeow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Q7gow6~7 , u_logic|Q7gow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|E8gow6~0 , u_logic|E8gow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kmbiu6~0 , u_logic|Kmbiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nvsiu6~2 , u_logic|Nvsiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|R1cow6~2 , u_logic|R1cow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Acniu6~2 , u_logic|Acniu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Gfniu6~0 , u_logic|Gfniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rbibx6 , u_logic|Rbibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Po7ju6~2 , u_logic|Po7ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Po7ju6~3 , u_logic|Po7ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Po7ju6~1 , u_logic|Po7ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Po7ju6~0 , u_logic|Po7ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Po7ju6~4 , u_logic|Po7ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Po7ju6~5 , u_logic|Po7ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~27 , u_logic|HWDATA~27, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~28 , u_logic|HWDATA~28, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][31]__1|auto_generated|ram_block1a3 , RAM_CODE|mem[0][31]__1|auto_generated|ram_block1a3, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][31]__1|auto_generated|ram_block1a3 , RAM_DATA|mem[0][31]__1|auto_generated|ram_block1a3, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector6~0 , Interconncet|SlaveMUX|Selector6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W0dbx6 , u_logic|W0dbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Itcbx6 , u_logic|Itcbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Toviu6~0 , u_logic|Toviu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zycbx6 , u_logic|Zycbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Toviu6~3 , u_logic|Toviu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Cxcbx6 , u_logic|Cxcbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Toviu6~2 , u_logic|Toviu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|T2dbx6 , u_logic|T2dbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Toviu6~1 , u_logic|Toviu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Toviu6~4 , u_logic|Toviu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Wtviu6~0 , u_logic|Wtviu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wtviu6~1 , u_logic|Wtviu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N7phu6~0 , u_logic|N7phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q4dbx6~feeder , u_logic|Q4dbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Q4dbx6 , u_logic|Q4dbx6, CortexM0_SoC, 1
instance = comp, \u_logic|N7phu6~1 , u_logic|N7phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N7phu6~2 , u_logic|N7phu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N0cbx6 , u_logic|N0cbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Y0yhu6~1 , u_logic|Y0yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S2cbx6 , u_logic|S2cbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Hpcbx6 , u_logic|Hpcbx6, CortexM0_SoC, 1
instance = comp, \u_logic|R0yhu6~0 , u_logic|R0yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R0yhu6~2 , u_logic|R0yhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J4cbx6 , u_logic|J4cbx6, CortexM0_SoC, 1
instance = comp, \u_logic|A6cbx6 , u_logic|A6cbx6, CortexM0_SoC, 1
instance = comp, \u_logic|R84iu6 , u_logic|R84iu6, CortexM0_SoC, 1
instance = comp, \u_logic|W5shu6~0 , u_logic|W5shu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A0liu6~0 , u_logic|A0liu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W5shu6~1 , u_logic|W5shu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F8cbx6 , u_logic|F8cbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ke5pw6~2 , u_logic|Ke5pw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ke5pw6~1 , u_logic|Ke5pw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ke5pw6~3 , u_logic|Ke5pw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ke5pw6~0 , u_logic|Ke5pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ke5pw6~4 , u_logic|Ke5pw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Kj0iu6~0 , u_logic|Kj0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L17ju6~0 , u_logic|L17ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U1uiu6~1 , u_logic|U1uiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U1uiu6~0 , u_logic|U1uiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U1uiu6~2 , u_logic|U1uiu6~2, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][23]__2|auto_generated|ram_block1a5 , RAM_DATA|mem[0][23]__2|auto_generated|ram_block1a5, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][23]__2|auto_generated|ram_block1a5 , RAM_CODE|mem[0][23]__2|auto_generated|ram_block1a5, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector15~0 , Interconncet|SlaveMUX|Selector15~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wlcow6~0 , u_logic|Wlcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gkcow6~1 , u_logic|Gkcow6~1, CortexM0_SoC, 1
instance = comp, \ioPin[2]~input , ioPin[2]~input, CortexM0_SoC, 1
instance = comp, \GPIO|tmp[2] , GPIO|tmp[2], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector31~0 , Interconncet|SlaveMUX|Selector31~0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector31~1 , Interconncet|SlaveMUX|Selector31~1, CortexM0_SoC, 1
instance = comp, \u_logic|I2zax6 , u_logic|I2zax6, CortexM0_SoC, 1
instance = comp, \u_logic|Bnoow6~2 , u_logic|Bnoow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jaqiu6~0 , u_logic|Jaqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jaqiu6~1 , u_logic|Jaqiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jaqiu6~2 , u_logic|Jaqiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jaqiu6~3 , u_logic|Jaqiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gkcow6~0 , u_logic|Gkcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gkcow6~2 , u_logic|Gkcow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Plcow6~1 , u_logic|Plcow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bisiu6~0 , u_logic|Bisiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S9mow6~2 , u_logic|S9mow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bisiu6~1 , u_logic|Bisiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Plcow6~0 , u_logic|Plcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Plcow6~2 , u_logic|Plcow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Q1liu6~2 , u_logic|Q1liu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wlcow6~1 , u_logic|Wlcow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Q1liu6~4 , u_logic|Q1liu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Q1liu6~3 , u_logic|Q1liu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Fzkiu6 , u_logic|Fzkiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Vgqax6 , u_logic|Vgqax6, CortexM0_SoC, 1
instance = comp, \u_logic|H70iu6~0 , u_logic|H70iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H70iu6~2 , u_logic|H70iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|H70iu6~1 , u_logic|H70iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H70iu6~3 , u_logic|H70iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|H70iu6~4 , u_logic|H70iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|O24ju6~0 , u_logic|O24ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V24ju6~0 , u_logic|V24ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bjeow6~0 , u_logic|Bjeow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eb4ju6~0 , u_logic|Eb4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jfliu6~0 , u_logic|Jfliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jfliu6~1 , u_logic|Jfliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Odmiu6~0 , u_logic|Odmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Odmiu6~1 , u_logic|Odmiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Veliu6~1 , u_logic|Veliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Odmiu6~2 , u_logic|Odmiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zlohu6~0 , u_logic|Zlohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zlohu6~1 , u_logic|Zlohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zlohu6~2 , u_logic|Zlohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Thhax6 , u_logic|Thhax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pxdpw6~0 , u_logic|Pxdpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pxdpw6~1 , u_logic|Pxdpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sqqhu6~1 , u_logic|Sqqhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sqqhu6~0 , u_logic|Sqqhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sqqhu6~2 , u_logic|Sqqhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Chwpw6 , u_logic|Chwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Jm0iu6~6 , u_logic|Jm0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Vdmiu6~2 , u_logic|Vdmiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vdmiu6~0 , u_logic|Vdmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vdmiu6~1 , u_logic|Vdmiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vdmiu6~3 , u_logic|Vdmiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Admiu6~0 , u_logic|Admiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U0rax6 , u_logic|U0rax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ga0iu6~0 , u_logic|Ga0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ga0iu6~1 , u_logic|Ga0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ga0iu6~3 , u_logic|Ga0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ga0iu6~2 , u_logic|Ga0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ga0iu6~4 , u_logic|Ga0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~16 , u_logic|Mifpw6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Ngmiu6~0 , u_logic|Ngmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ngmiu6~1 , u_logic|Ngmiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ngmiu6~3 , u_logic|Ngmiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Zfmiu6~0 , u_logic|Zfmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zv7bx6~feeder , u_logic|Zv7bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Zv7bx6 , u_logic|Zv7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zb8bx6~feeder , u_logic|Zb8bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Zb8bx6 , u_logic|Zb8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Na0iu6~0 , u_logic|Na0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z98bx6~feeder , u_logic|Z98bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Z98bx6 , u_logic|Z98bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Z78bx6 , u_logic|Z78bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Na0iu6~1 , u_logic|Na0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zd8bx6~feeder , u_logic|Zd8bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Zd8bx6 , u_logic|Zd8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zx7bx6~feeder , u_logic|Zx7bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Zx7bx6 , u_logic|Zx7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Na0iu6~3 , u_logic|Na0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Zr7bx6 , u_logic|Zr7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zt7bx6 , u_logic|Zt7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Na0iu6~2 , u_logic|Na0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Na0iu6~4 , u_logic|Na0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~15 , u_logic|Mifpw6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Bvmiu6~0 , u_logic|Bvmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bvmiu6~1 , u_logic|Bvmiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bvmiu6~3 , u_logic|Bvmiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Uumiu6~2 , u_logic|Uumiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uumiu6~4 , u_logic|Uumiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Uumiu6~3 , u_logic|Uumiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Vrmiu6 , u_logic|Vrmiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Yt8bx6~feeder , u_logic|Yt8bx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Yt8bx6 , u_logic|Yt8bx6, CortexM0_SoC, 1
instance = comp, \u_logic|In8ju6~0 , u_logic|In8ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|In8ju6~3 , u_logic|In8ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|In8ju6~1 , u_logic|In8ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|In8ju6~2 , u_logic|In8ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|In8ju6~4 , u_logic|In8ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|In8ju6~5 , u_logic|In8ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Gt8ju6~0 , u_logic|Gt8ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C1epw6~0 , u_logic|C1epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[13]~24 , u_logic|Ozkbx6[13]~24, CortexM0_SoC, 1
instance = comp, \u_logic|Ixdpw6~1 , u_logic|Ixdpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|K8qhu6~0 , u_logic|K8qhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K8qhu6~1 , u_logic|K8qhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|K8qhu6~2 , u_logic|K8qhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Dm6bx6 , u_logic|Dm6bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ln0iu6~6 , u_logic|Ln0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Pomiu6~2 , u_logic|Pomiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pomiu6~0 , u_logic|Pomiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pomiu6~1 , u_logic|Pomiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pomiu6~3 , u_logic|Pomiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Iomiu6~0 , u_logic|Iomiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iomiu6~1 , u_logic|Iomiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Iomiu6~2 , u_logic|Iomiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bomiu6 , u_logic|Bomiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Enpax6~feeder , u_logic|Enpax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Enpax6 , u_logic|Enpax6, CortexM0_SoC, 1
instance = comp, \u_logic|S20iu6~3 , u_logic|S20iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|S20iu6~0 , u_logic|S20iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S20iu6~1 , u_logic|S20iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S20iu6~2 , u_logic|S20iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|S20iu6~4 , u_logic|S20iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rv8ju6~2 , u_logic|Rv8ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rv8ju6~3 , u_logic|Rv8ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rv8ju6~0 , u_logic|Rv8ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rv8ju6~1 , u_logic|Rv8ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rv8ju6~4 , u_logic|Rv8ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rv8ju6~5 , u_logic|Rv8ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Hx8ju6~0 , u_logic|Hx8ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J1epw6~0 , u_logic|J1epw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Llohu6~0 , u_logic|Llohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Llohu6~1 , u_logic|Llohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qlmiu6~0 , u_logic|Qlmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qlmiu6~1 , u_logic|Qlmiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qlmiu6~2 , u_logic|Qlmiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Llohu6~2 , u_logic|Llohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nlhax6 , u_logic|Nlhax6, CortexM0_SoC, 1
instance = comp, \u_logic|Akmiu6~0 , u_logic|Akmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zcqhu6~0 , u_logic|Zcqhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zcqhu6~1 , u_logic|Zcqhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xpxax6 , u_logic|Xpxax6, CortexM0_SoC, 1
instance = comp, \u_logic|En0iu6~6 , u_logic|En0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Xlmiu6~2 , u_logic|Xlmiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xlmiu6~0 , u_logic|Xlmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xlmiu6~1 , u_logic|Xlmiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xlmiu6~3 , u_logic|Xlmiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Jlmiu6 , u_logic|Jlmiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Elpax6 , u_logic|Elpax6, CortexM0_SoC, 1
instance = comp, \u_logic|L20iu6~0 , u_logic|L20iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L20iu6~1 , u_logic|L20iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|L20iu6~3 , u_logic|L20iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|L20iu6~2 , u_logic|L20iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L20iu6~4 , u_logic|L20iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Sz8ju6~2 , u_logic|Sz8ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sz8ju6~1 , u_logic|Sz8ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sz8ju6~0 , u_logic|Sz8ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sz8ju6~3 , u_logic|Sz8ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Sz8ju6~4 , u_logic|Sz8ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Sz8ju6~5 , u_logic|Sz8ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|O61pw6~0 , u_logic|O61pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~49 , u_logic|HWDATA~49, CortexM0_SoC, 1
instance = comp, \u_logic|R7kpw6 , u_logic|R7kpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~28 , u_logic|Add1~28, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~68 , u_logic|Add1~68, CortexM0_SoC, 1
instance = comp, \u_logic|T9kpw6 , u_logic|T9kpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~30 , u_logic|Add1~30, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~71 , u_logic|Add1~71, CortexM0_SoC, 1
instance = comp, \u_logic|Rfxax6 , u_logic|Rfxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~32 , u_logic|Add1~32, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~52 , u_logic|Add1~52, CortexM0_SoC, 1
instance = comp, \u_logic|Nbxax6 , u_logic|Nbxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~36 , u_logic|Add1~36, CortexM0_SoC, 1
instance = comp, \u_logic|Wlspw6 , u_logic|Wlspw6, CortexM0_SoC, 1
instance = comp, \u_logic|Azeiu6~1 , u_logic|Azeiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Azeiu6~3 , u_logic|Azeiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Azeiu6~0 , u_logic|Azeiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Azeiu6~2 , u_logic|Azeiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Azeiu6~4 , u_logic|Azeiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Azeiu6~5 , u_logic|Azeiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Azeiu6 , u_logic|Azeiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Xeuhu6~0 , u_logic|Xeuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xeuhu6~1 , u_logic|Xeuhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N8rpw6 , u_logic|N8rpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fyeiu6~0 , u_logic|Fyeiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yjupw6 , u_logic|Yjupw6, CortexM0_SoC, 1
instance = comp, \u_logic|Add1~56 , u_logic|Add1~56, CortexM0_SoC, 1
instance = comp, \u_logic|Amupw6 , u_logic|Amupw6, CortexM0_SoC, 1
instance = comp, \u_logic|M8kow6~2 , u_logic|M8kow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nutiu6~0 , u_logic|Nutiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nutiu6~1 , u_logic|Nutiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nutiu6~2 , u_logic|Nutiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ou6ow6~0 , u_logic|Ou6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ou6ow6~1 , u_logic|Ou6ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ou6ow6~2 , u_logic|Ou6ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bzjow6~0 , u_logic|Bzjow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S0niu6~0 , u_logic|S0niu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S0niu6~1 , u_logic|S0niu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S0niu6~2 , u_logic|S0niu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|F26bx6~0 , u_logic|F26bx6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F26bx6~1 , u_logic|F26bx6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F26bx6 , u_logic|F26bx6, CortexM0_SoC, 1
instance = comp, \u_logic|I2niu6~0 , u_logic|I2niu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kuphu6~2 , u_logic|Kuphu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kn1qw6 , u_logic|Kn1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ht1qw6~feeder , u_logic|Ht1qw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ht1qw6 , u_logic|Ht1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|I28ju6~2 , u_logic|I28ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|O1jbx6 , u_logic|O1jbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Pzibx6 , u_logic|Pzibx6, CortexM0_SoC, 1
instance = comp, \u_logic|I28ju6~0 , u_logic|I28ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rvibx6 , u_logic|Rvibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Qxibx6~feeder , u_logic|Qxibx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Qxibx6 , u_logic|Qxibx6, CortexM0_SoC, 1
instance = comp, \u_logic|I28ju6~3 , u_logic|I28ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wrmax6 , u_logic|Wrmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gv1qw6 , u_logic|Gv1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|I28ju6~1 , u_logic|I28ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I28ju6~4 , u_logic|I28ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|I28ju6~5 , u_logic|I28ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|D38ju6~0 , u_logic|D38ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D38ju6~1 , u_logic|D38ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Q5phu6 , u_logic|Q5phu6, CortexM0_SoC, 1
instance = comp, \u_logic|R3niu6~2 , u_logic|R3niu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|R3niu6~0 , u_logic|R3niu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R3niu6~1 , u_logic|R3niu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|R3niu6~3 , u_logic|R3niu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|K3niu6 , u_logic|K3niu6, CortexM0_SoC, 1
instance = comp, \u_logic|Vfvax6~feeder , u_logic|Vfvax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Vfvax6 , u_logic|Vfvax6, CortexM0_SoC, 1
instance = comp, \u_logic|U30iu6~1 , u_logic|U30iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U30iu6~0 , u_logic|U30iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U30iu6~3 , u_logic|U30iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|U30iu6~2 , u_logic|U30iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|U30iu6~4 , u_logic|U30iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Aw3pw6~3 , u_logic|Aw3pw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Aw3pw6~1 , u_logic|Aw3pw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Aw3pw6~0 , u_logic|Aw3pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aw3pw6~2 , u_logic|Aw3pw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Aw3pw6~4 , u_logic|Aw3pw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|He0iu6~0 , u_logic|He0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~14 , u_logic|Tugpw6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~15 , u_logic|Tugpw6~15, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[9]~7 , u_logic|HADDR[9]~7, CortexM0_SoC, 1
instance = comp, \u_logic|Tb9iu6~6 , u_logic|Tb9iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Tb9iu6~7 , u_logic|Tb9iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~8 , u_logic|Ya9iu6~8, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal1~11 , Interconncet|Decoder|Equal1~11, CortexM0_SoC, 1
instance = comp, \u_logic|Tb9iu6~9 , u_logic|Tb9iu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~9 , u_logic|Ya9iu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~10 , u_logic|Ya9iu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~11 , u_logic|Ya9iu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Tb9iu6~8 , u_logic|Tb9iu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~12 , u_logic|Ya9iu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Yvabx6~feeder , u_logic|Yvabx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Yvabx6 , u_logic|Yvabx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rr6iu6~0 , u_logic|Rr6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q2ibx6 , u_logic|Q2ibx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rr6iu6~1 , u_logic|Rr6iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~0 , u_logic|Ya9iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mz6iu6~0 , u_logic|Mz6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R57iu6~2 , u_logic|R57iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mzdpw6~1 , u_logic|Mzdpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~3 , u_logic|Ya9iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~4 , u_logic|Ya9iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~2 , u_logic|Ya9iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~1 , u_logic|Ya9iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~5 , u_logic|Ya9iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~6 , u_logic|Ya9iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Tb9iu6~10 , u_logic|Tb9iu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Tb9iu6~4 , u_logic|Tb9iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tb9iu6~5 , u_logic|Tb9iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~7 , u_logic|Ya9iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Ya9iu6~13 , u_logic|Ya9iu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Gh7iu6~0 , u_logic|Gh7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yzspw6 , u_logic|Yzspw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ch5iu6~2 , u_logic|Ch5iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ag5iu6 , u_logic|Ag5iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Qmthu6~0 , u_logic|Qmthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qmthu6~1 , u_logic|Qmthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zdtpw6 , u_logic|Zdtpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wmviu6~0 , u_logic|Wmviu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wmviu6~1 , u_logic|Wmviu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ukcow6~1 , u_logic|Ukcow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Oppow6~0 , u_logic|Oppow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ukcow6~0 , u_logic|Ukcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ukcow6~2 , u_logic|Ukcow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wlcow6~2 , u_logic|Wlcow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jadow6 , u_logic|Jadow6, CortexM0_SoC, 1
instance = comp, \u_logic|Q7miu6~0 , u_logic|Q7miu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q7miu6~1 , u_logic|Q7miu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|C7miu6~0 , u_logic|C7miu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Paxpw6 , u_logic|Paxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|S90iu6~1 , u_logic|S90iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S90iu6~3 , u_logic|S90iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|S90iu6~2 , u_logic|S90iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|S90iu6~0 , u_logic|S90iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S90iu6~4 , u_logic|S90iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ff4ju6~0 , u_logic|Ff4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ff4ju6~1 , u_logic|Ff4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tkziu6~0 , u_logic|Tkziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tkziu6~1 , u_logic|Tkziu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fzeow6~2 , u_logic|Fzeow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|U2tiu6~0 , u_logic|U2tiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U2tiu6~1 , u_logic|U2tiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E4ciu6~3 , u_logic|E4ciu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|E4ciu6~4 , u_logic|E4ciu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|E4ciu6~5 , u_logic|E4ciu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|E4ciu6~1 , u_logic|E4ciu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E4ciu6~0 , u_logic|E4ciu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E4ciu6~2 , u_logic|E4ciu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|E4ciu6~6 , u_logic|E4ciu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|V0fow6 , u_logic|V0fow6, CortexM0_SoC, 1
instance = comp, \u_logic|E4ciu6~7 , u_logic|E4ciu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|U2tiu6 , u_logic|U2tiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Tkziu6~2 , u_logic|Tkziu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fj8iu6~0 , u_logic|Fj8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fj8iu6~1 , u_logic|Fj8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fj8iu6~2 , u_logic|Fj8iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|G63ju6 , u_logic|G63ju6, CortexM0_SoC, 1
instance = comp, \u_logic|X43ju6~0 , u_logic|X43ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ec3ju6~0 , u_logic|Ec3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zc3ju6~2 , u_logic|Zc3ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P73ju6 , u_logic|P73ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Ci3ju6~0 , u_logic|Ci3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ci3ju6~1 , u_logic|Ci3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E53ju6~0 , u_logic|E53ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E53ju6~1 , u_logic|E53ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ri8iu6~2 , u_logic|Ri8iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ri8iu6~3 , u_logic|Ri8iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ri8iu6~0 , u_logic|Ri8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[32]~62 , u_logic|Ozkbx6[32]~62, CortexM0_SoC, 1
instance = comp, \u_logic|Add6~2 , u_logic|Add6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ri8iu6~1 , u_logic|Ri8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sf8iu6~0 , u_logic|Sf8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sf8iu6~1 , u_logic|Sf8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qijpw6~0 , u_logic|Qijpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qijpw6 , u_logic|Qijpw6, CortexM0_SoC, 1
instance = comp, \u_logic|D49ow6~0 , u_logic|D49ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ip0iu6~1 , u_logic|Ip0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|No0iu6~0 , u_logic|No0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|No0iu6~1 , u_logic|No0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Add6~1 , u_logic|Add6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[2]~2 , u_logic|Ozkbx6[2]~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bpliu6~1 , u_logic|Bpliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y3how6~1 , u_logic|Y3how6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cfliu6~0 , u_logic|Cfliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cfliu6~1 , u_logic|Cfliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cdhow6~0 , u_logic|Cdhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aeliu6~0 , u_logic|Aeliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aeliu6~1 , u_logic|Aeliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Aeliu6~2 , u_logic|Aeliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Njciu6~0 , u_logic|Njciu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Njciu6~1 , u_logic|Njciu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Njciu6~2 , u_logic|Njciu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uoliu6~2 , u_logic|Uoliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|X3max6 , u_logic|X3max6, CortexM0_SoC, 1
instance = comp, \u_logic|Hl0iu6~1 , u_logic|Hl0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hl0iu6~2 , u_logic|Hl0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hl0iu6~0 , u_logic|Hl0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hl0iu6~3 , u_logic|Hl0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~23 , u_logic|Idfpw6~23, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[3]~4 , u_logic|Ozkbx6[3]~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[4]~6 , u_logic|Ozkbx6[4]~6, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[5]~8 , u_logic|Ozkbx6[5]~8, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[6]~10 , u_logic|Ozkbx6[6]~10, CortexM0_SoC, 1
instance = comp, \u_logic|Ozkbx6[8]~14 , u_logic|Ozkbx6[8]~14, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~12 , u_logic|Tugpw6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~13 , u_logic|Tugpw6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Vpphu6~1 , u_logic|Vpphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N61qw6 , u_logic|N61qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ve0iu6~6 , u_logic|Ve0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|L7niu6~2 , u_logic|L7niu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L7niu6~0 , u_logic|L7niu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L7niu6~1 , u_logic|L7niu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|L7niu6~3 , u_logic|L7niu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|E7niu6~0 , u_logic|E7niu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E7niu6~1 , u_logic|E7niu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E7niu6~2 , u_logic|E7niu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|X6niu6 , u_logic|X6niu6, CortexM0_SoC, 1
instance = comp, \u_logic|Tcrax6 , u_logic|Tcrax6, CortexM0_SoC, 1
instance = comp, \u_logic|B40iu6~0 , u_logic|B40iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B40iu6~3 , u_logic|B40iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|B40iu6~2 , u_logic|B40iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|B40iu6~1 , u_logic|B40iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|B40iu6~4 , u_logic|B40iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Mifpw6~8 , u_logic|Mifpw6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Rkkiu6~0 , u_logic|Rkkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rkkiu6~1 , u_logic|Rkkiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rkkiu6~2 , u_logic|Rkkiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ipoax6~feeder , u_logic|Ipoax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ipoax6 , u_logic|Ipoax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gwzhu6~3 , u_logic|Gwzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gwzhu6~0 , u_logic|Gwzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gwzhu6~2 , u_logic|Gwzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Gwzhu6~1 , u_logic|Gwzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gwzhu6~4 , u_logic|Gwzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Q43ju6~0 , u_logic|Q43ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X6how6~2 , u_logic|X6how6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qfliu6~1 , u_logic|Qfliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ogciu6~2 , u_logic|Ogciu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ogciu6~4 , u_logic|Ogciu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ogciu6~3 , u_logic|Ogciu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Fivhu6~0 , u_logic|Fivhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S5piu6~0 , u_logic|S5piu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fnbiu6~0 , u_logic|Fnbiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z0vhu6~0 , u_logic|Z0vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T15iu6~0 , u_logic|T15iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ln7iu6~0 , u_logic|Ln7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mnbiu6 , u_logic|Mnbiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Z0vhu6~1 , u_logic|Z0vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|T5mpw6 , u_logic|T5mpw6, CortexM0_SoC, 1
instance = comp, \u_logic|U1vhu6~1 , u_logic|U1vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U1vhu6~2 , u_logic|U1vhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ydeow6~1 , u_logic|Ydeow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|P6ciu6~0 , u_logic|P6ciu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P6ciu6~1 , u_logic|P6ciu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U1vhu6~0 , u_logic|U1vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U1vhu6~3 , u_logic|U1vhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Xiipw6 , u_logic|Xiipw6, CortexM0_SoC, 1
instance = comp, \u_logic|I6ciu6 , u_logic|I6ciu6, CortexM0_SoC, 1
instance = comp, \u_logic|A8low6~1 , u_logic|A8low6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U5ciu6~5 , u_logic|U5ciu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|U5ciu6~2 , u_logic|U5ciu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|U5ciu6~3 , u_logic|U5ciu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|U5ciu6~4 , u_logic|U5ciu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|O2ciu6~1 , u_logic|O2ciu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|O2ciu6~0 , u_logic|O2ciu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ol7iu6~0 , u_logic|Ol7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ol7iu6~1 , u_logic|Ol7iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fivhu6~1 , u_logic|Fivhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vzjpw6 , u_logic|Vzjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xibiu6~0 , u_logic|Xibiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xibiu6~1 , u_logic|Xibiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|G1vhu6~0 , u_logic|G1vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G1vhu6~1 , u_logic|G1vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Aniax6 , u_logic|Aniax6, CortexM0_SoC, 1
instance = comp, \u_logic|B6cpw6~0 , u_logic|B6cpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Emfiu6~2 , u_logic|Emfiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Of6iu6~0 , u_logic|Of6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Npghu6~0 , u_logic|Npghu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pdyax6 , u_logic|Pdyax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ydeow6~0 , u_logic|Ydeow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W6ciu6~3 , u_logic|W6ciu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|I2vhu6~0 , u_logic|I2vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I2vhu6~1 , u_logic|I2vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F4iax6 , u_logic|F4iax6, CortexM0_SoC, 1
instance = comp, \u_logic|Am7ow6~0 , u_logic|Am7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Am7ow6~1 , u_logic|Am7ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ssohu6~1 , u_logic|Ssohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ssohu6~2 , u_logic|Ssohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ssohu6~4 , u_logic|Ssohu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Fkrpw6 , u_logic|Fkrpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Leohu6~1 , u_logic|Leohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Leohu6~2 , u_logic|Leohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Umkax6 , u_logic|Umkax6, CortexM0_SoC, 1
instance = comp, \u_logic|Hl6ju6~0 , u_logic|Hl6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hl6ju6~1 , u_logic|Hl6ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E2epw6 , u_logic|E2epw6, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~1 , u_logic|Zq3ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~0 , u_logic|Zq3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zq3ju6~2 , u_logic|Zq3ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wi6ju6~0 , u_logic|Wi6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wqkiu6~0 , u_logic|Wqkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wqkiu6~1 , u_logic|Wqkiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wqkiu6~2 , u_logic|Wqkiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sokiu6 , u_logic|Sokiu6, CortexM0_SoC, 1
instance = comp, \u_logic|X7spw6~feeder , u_logic|X7spw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|X7spw6 , u_logic|X7spw6, CortexM0_SoC, 1
instance = comp, \u_logic|P40iu6~1 , u_logic|P40iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|P40iu6~0 , u_logic|P40iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P40iu6~3 , u_logic|P40iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|P40iu6~2 , u_logic|P40iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P40iu6~4 , u_logic|P40iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|E54pw6~2 , u_logic|E54pw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|E54pw6~0 , u_logic|E54pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E54pw6~1 , u_logic|E54pw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E54pw6~3 , u_logic|E54pw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|E54pw6~4 , u_logic|E54pw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Qf0iu6~0 , u_logic|Qf0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~10 , u_logic|Tugpw6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~11 , u_logic|Tugpw6~11, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[6]~5 , u_logic|HADDR[6]~5, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[4] , RAMDATA_Interface|addr_reg[4], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector18~0 , Interconncet|SlaveMUX|Selector18~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ggtiu6~6 , u_logic|Ggtiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Ggtiu6~5 , u_logic|Ggtiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ggtiu6~7 , u_logic|Ggtiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Ggtiu6~3 , u_logic|Ggtiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ggtiu6~2 , u_logic|Ggtiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ggtiu6~0 , u_logic|Ggtiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ggtiu6~1 , u_logic|Ggtiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ggtiu6~4 , u_logic|Ggtiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ggtiu6~8 , u_logic|Ggtiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Ggtiu6 , u_logic|Ggtiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Q88ow6~0 , u_logic|Q88ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lvkiu6~0 , u_logic|Lvkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lvkiu6~1 , u_logic|Lvkiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lvkiu6~2 , u_logic|Lvkiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vx9iu6~0 , u_logic|Vx9iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qirax6 , u_logic|Qirax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xg5ju6~1 , u_logic|Xg5ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xg5ju6~2 , u_logic|Xg5ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xg5ju6~3 , u_logic|Xg5ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Xg5ju6~0 , u_logic|Xg5ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xg5ju6~4 , u_logic|Xg5ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Xg5ju6~5 , u_logic|Xg5ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~21 , u_logic|HWDATA~21, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~22 , u_logic|HWDATA~22, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector17~0 , Interconncet|SlaveMUX|Selector17~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rhohu6~2 , u_logic|Rhohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tcjax6 , u_logic|Tcjax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ujciu6~0 , u_logic|Ujciu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L0vhu6 , u_logic|L0vhu6, CortexM0_SoC, 1
instance = comp, \u_logic|X7ypw6 , u_logic|X7ypw6, CortexM0_SoC, 1
instance = comp, \u_logic|A25iu6~0 , u_logic|A25iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S7vhu6~1 , u_logic|S7vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S7vhu6~2 , u_logic|S7vhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|A25iu6~1 , u_logic|A25iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Glhiu6 , u_logic|Glhiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Kq7iu6~0 , u_logic|Kq7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S7vhu6~0 , u_logic|S7vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S7vhu6~3 , u_logic|S7vhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wfspw6 , u_logic|Wfspw6, CortexM0_SoC, 1
instance = comp, \u_logic|Z63iu6~0 , u_logic|Z63iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jvjiu6~0 , u_logic|Jvjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W7biu6 , u_logic|W7biu6, CortexM0_SoC, 1
instance = comp, \u_logic|Lwjiu6~0 , u_logic|Lwjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P7biu6~0 , u_logic|P7biu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B7biu6~0 , u_logic|B7biu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sakiu6~0 , u_logic|Sakiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yb8iu6~0 , u_logic|Yb8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yb8iu6~1 , u_logic|Yb8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V68iu6~0 , u_logic|V68iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Habiu6~0 , u_logic|Habiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M7kiu6 , u_logic|M7kiu6, CortexM0_SoC, 1
instance = comp, \u_logic|O8kiu6~0 , u_logic|O8kiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hd8iu6~0 , u_logic|Hd8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S5biu6~0 , u_logic|S5biu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S5biu6~1 , u_logic|S5biu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lijiu6~0 , u_logic|Lijiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tc8iu6~0 , u_logic|Tc8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G4kiu6~0 , u_logic|G4kiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ce8iu6~0 , u_logic|Ce8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K8biu6~0 , u_logic|K8biu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S5biu6~2 , u_logic|S5biu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|S5biu6~3 , u_logic|S5biu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gjjiu6~0 , u_logic|Gjjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xhjiu6~0 , u_logic|Xhjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kljiu6~0 , u_logic|Kljiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hgjiu6~0 , u_logic|Hgjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hgjiu6~1 , u_logic|Hgjiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zijiu6~0 , u_logic|Zijiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pkjiu6~2 , u_logic|Pkjiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hgjiu6~3 , u_logic|Hgjiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Hgjiu6~2 , u_logic|Hgjiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hgjiu6~4 , u_logic|Hgjiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Hgjiu6~5 , u_logic|Hgjiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|R9mpw6 , u_logic|R9mpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Y1qow6~0 , u_logic|Y1qow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P0qow6~0 , u_logic|P0qow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C34ju6~1 , u_logic|C34ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H78ow6~0 , u_logic|H78ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H78ow6~1 , u_logic|H78ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H78ow6~2 , u_logic|H78ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ggmiu6~0 , u_logic|Ggmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ggmiu6~1 , u_logic|Ggmiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ggmiu6~2 , u_logic|Ggmiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vcohu6~0 , u_logic|Vcohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vcohu6~1 , u_logic|Vcohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vcohu6~2 , u_logic|Vcohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Cq7bx6 , u_logic|Cq7bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Dmqhu6~0 , u_logic|Dmqhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dmqhu6~1 , u_logic|Dmqhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dmqhu6~2 , u_logic|Dmqhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Z47ax6 , u_logic|Z47ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~9 , u_logic|Idfpw6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~0 , u_logic|Tugpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~1 , u_logic|Tugpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[15]~1 , u_logic|HADDR[15]~1, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal1~4 , Interconncet|Decoder|Equal1~4, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~13 , Interconncet|Decoder|Equal0~13, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~14 , Interconncet|Decoder|Equal0~14, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~11 , Interconncet|Decoder|Equal0~11, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~12 , Interconncet|Decoder|Equal0~12, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~8 , Interconncet|Decoder|Equal0~8, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~9 , Interconncet|Decoder|Equal0~9, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~5 , Interconncet|Decoder|Equal0~5, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~6 , Interconncet|Decoder|Equal0~6, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~4 , Interconncet|Decoder|Equal0~4, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~7 , Interconncet|Decoder|Equal0~7, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~10 , Interconncet|Decoder|Equal0~10, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal1~5 , Interconncet|Decoder|Equal1~5, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal1~6 , Interconncet|Decoder|Equal1~6, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal1~7 , Interconncet|Decoder|Equal1~7, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal1~8 , Interconncet|Decoder|Equal1~8, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal1~9 , Interconncet|Decoder|Equal1~9, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal1~10 , Interconncet|Decoder|Equal1~10, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|read_en~0 , GPIO_Interface|read_en~0, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|rd_en_reg , GPIO_Interface|rd_en_reg, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|write_en~1 , GPIO_Interface|write_en~1, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|addr_reg[2] , GPIO_Interface|addr_reg[2], CortexM0_SoC, 1
instance = comp, \GPIO_Interface|addr_reg[1] , GPIO_Interface|addr_reg[1], CortexM0_SoC, 1
instance = comp, \GPIO_Interface|addr_reg[0] , GPIO_Interface|addr_reg[0], CortexM0_SoC, 1
instance = comp, \GPIO_Interface|addr_reg[3] , GPIO_Interface|addr_reg[3], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector32~0 , Interconncet|SlaveMUX|Selector32~0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector32~1 , Interconncet|SlaveMUX|Selector32~1, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector32~2 , Interconncet|SlaveMUX|Selector32~2, CortexM0_SoC, 1
instance = comp, \ioPin[4]~input , ioPin[4]~input, CortexM0_SoC, 1
instance = comp, \GPIO|tmp[4] , GPIO|tmp[4], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector29~0 , Interconncet|SlaveMUX|Selector29~0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector29~1 , Interconncet|SlaveMUX|Selector29~1, CortexM0_SoC, 1
instance = comp, \u_logic|B2vhu6~0 , u_logic|B2vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B2vhu6~1 , u_logic|B2vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|G2iax6 , u_logic|G2iax6, CortexM0_SoC, 1
instance = comp, \u_logic|Nsbow6~2 , u_logic|Nsbow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nsbow6~3 , u_logic|Nsbow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Jxbow6 , u_logic|Jxbow6, CortexM0_SoC, 1
instance = comp, \u_logic|Nsbow6~4 , u_logic|Nsbow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Tpohu6~0 , u_logic|Tpohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ubypw6 , u_logic|Ubypw6, CortexM0_SoC, 1
instance = comp, \u_logic|L28ow6 , u_logic|L28ow6, CortexM0_SoC, 1
instance = comp, \u_logic|N8aow6~0 , u_logic|N8aow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vmyiu6~0 , u_logic|Vmyiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N20ju6 , u_logic|N20ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Gpyiu6 , u_logic|Gpyiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Flyiu6~0 , u_logic|Flyiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cnyiu6~0 , u_logic|Cnyiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Flyiu6~1 , u_logic|Flyiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Flyiu6~2 , u_logic|Flyiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Isiiu6~0 , u_logic|Isiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wq7ow6~0 , u_logic|Wq7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L01ju6 , u_logic|L01ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Jwiiu6~0 , u_logic|Jwiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L88iu6~0 , u_logic|L88iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Px7ow6~0 , u_logic|Px7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tj0ju6~0 , u_logic|Tj0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ix7ow6~0 , u_logic|Ix7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gw7ow6~0 , u_logic|Gw7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zv7ow6~0 , u_logic|Zv7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qn7ow6~5 , u_logic|Qn7ow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Dz6ow6~2 , u_logic|Dz6ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bq7ow6~0 , u_logic|Bq7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qn7ow6~3 , u_logic|Qn7ow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Qn7ow6~4 , u_logic|Qn7ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Qn7ow6~1 , u_logic|Qn7ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fs7ow6~0 , u_logic|Fs7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pq7ow6~0 , u_logic|Pq7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nu9ow6~0 , u_logic|Nu9ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ot7ow6 , u_logic|Ot7ow6, CortexM0_SoC, 1
instance = comp, \u_logic|Qn7ow6~0 , u_logic|Qn7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qn7ow6~2 , u_logic|Qn7ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qn7ow6~6 , u_logic|Qn7ow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Qn7ow6~7 , u_logic|Qn7ow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Vmipw6 , u_logic|Vmipw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fnqow6 , u_logic|Fnqow6, CortexM0_SoC, 1
instance = comp, \u_logic|X10iu6~1 , u_logic|X10iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|X10iu6~0 , u_logic|X10iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X10iu6~2 , u_logic|X10iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|X10iu6~3 , u_logic|X10iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|X10iu6~4 , u_logic|X10iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|W89ju6~2 , u_logic|W89ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W89ju6~3 , u_logic|W89ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|W89ju6~0 , u_logic|W89ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W89ju6~1 , u_logic|W89ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W89ju6~4 , u_logic|W89ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|W89ju6~5 , u_logic|W89ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~29 , u_logic|HWDATA~29, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~30 , u_logic|HWDATA~30, CortexM0_SoC, 1
instance = comp, \u_logic|Oa5bx6 , u_logic|Oa5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rw1iu6~4 , u_logic|Rw1iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rw1iu6~3 , u_logic|Rw1iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Y3oow6 , u_logic|Y3oow6, CortexM0_SoC, 1
instance = comp, \u_logic|Rw1iu6~6 , u_logic|Rw1iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Rw1iu6~5 , u_logic|Rw1iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Rw1iu6~7 , u_logic|Rw1iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Rw1iu6~0 , u_logic|Rw1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rw1iu6~1 , u_logic|Rw1iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rw1iu6~2 , u_logic|Rw1iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rw1iu6~8 , u_logic|Rw1iu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|H8gax6 , u_logic|H8gax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dp1iu6~4 , u_logic|Dp1iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Bcgax6 , u_logic|Bcgax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dp1iu6~2 , u_logic|Dp1iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Eagax6 , u_logic|Eagax6, CortexM0_SoC, 1
instance = comp, \u_logic|Q2gax6 , u_logic|Q2gax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dp1iu6~0 , u_logic|Dp1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dp1iu6~1 , u_logic|Dp1iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|K6gax6 , u_logic|K6gax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dp1iu6~3 , u_logic|Dp1iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Dp1iu6~5 , u_logic|Dp1iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Io1iu6~0 , u_logic|Io1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H2yhu6~1 , u_logic|H2yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uunpw6 , u_logic|Uunpw6, CortexM0_SoC, 1
instance = comp, \u_logic|A2yhu6~0 , u_logic|A2yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A2yhu6~1 , u_logic|A2yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zwnpw6 , u_logic|Zwnpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Yzqpw6~feeder , u_logic|Yzqpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Yzqpw6 , u_logic|Yzqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Lm1iu6~0 , u_logic|Lm1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ydgax6 , u_logic|Ydgax6, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~2 , Interconncet|Decoder|Equal0~2, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~3 , Interconncet|Decoder|Equal0~3, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~15 , Interconncet|Decoder|Equal0~15, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~16 , Interconncet|Decoder|Equal0~16, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|trans_en , RAMDATA_Interface|trans_en, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|addr_reg[0] , RAMDATA_Interface|addr_reg[0], CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][23]__2|auto_generated|ram_block1a1 , RAM_DATA|mem[0][23]__2|auto_generated|ram_block1a1, CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][23]__2|auto_generated|ram_block1a1 , RAM_CODE|mem[0][23]__2|auto_generated|ram_block1a1, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector11~0 , Interconncet|SlaveMUX|Selector11~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zeohu6~2 , u_logic|Zeohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L8kax6 , u_logic|L8kax6, CortexM0_SoC, 1
instance = comp, \u_logic|Lqbiu6~0 , u_logic|Lqbiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Add2~2 , u_logic|Add2~2, CortexM0_SoC, 1
instance = comp, \u_logic|Add2~4 , u_logic|Add2~4, CortexM0_SoC, 1
instance = comp, \u_logic|K3vhu6~0 , u_logic|K3vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zn7iu6~0 , u_logic|Zn7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K3vhu6~1 , u_logic|K3vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zqiax6 , u_logic|Zqiax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add2~6 , u_logic|Add2~6, CortexM0_SoC, 1
instance = comp, \u_logic|R3vhu6~0 , u_logic|R3vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R3vhu6~1 , u_logic|R3vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ysiax6 , u_logic|Ysiax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add2~8 , u_logic|Add2~8, CortexM0_SoC, 1
instance = comp, \u_logic|Y3vhu6~0 , u_logic|Y3vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y3vhu6~1 , u_logic|Y3vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xuiax6 , u_logic|Xuiax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pghow6~0 , u_logic|Pghow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pghow6~2 , u_logic|Pghow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Add2~1 , u_logic|Add2~1, CortexM0_SoC, 1
instance = comp, \u_logic|D3vhu6~0 , u_logic|D3vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D3vhu6~1 , u_logic|D3vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E8iax6 , u_logic|E8iax6, CortexM0_SoC, 1
instance = comp, \u_logic|Withu6~1 , u_logic|Withu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Withu6~0 , u_logic|Withu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Withu6~2 , u_logic|Withu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W4jax6 , u_logic|W4jax6, CortexM0_SoC, 1
instance = comp, \u_logic|Jz9ow6~0 , u_logic|Jz9ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ktiiu6~2 , u_logic|Ktiiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jpiiu6~1 , u_logic|Jpiiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jpiiu6~7 , u_logic|Jpiiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Cfthu6~3 , u_logic|Cfthu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rkkax6 , u_logic|Rkkax6, CortexM0_SoC, 1
instance = comp, \u_logic|V08ow6~0 , u_logic|V08ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V08ow6~1 , u_logic|V08ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|K75iu6~0 , u_logic|K75iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jn7ow6~0 , u_logic|Jn7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jn7ow6~1 , u_logic|Jn7ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jn7ow6~2 , u_logic|Jn7ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jn7ow6~3 , u_logic|Jn7ow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Vhspw6 , u_logic|Vhspw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ajniu6~2 , u_logic|Ajniu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ajniu6~3 , u_logic|Ajniu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ickiu6~0 , u_logic|Ickiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wcqax6 , u_logic|Wcqax6, CortexM0_SoC, 1
instance = comp, \u_logic|I40iu6~0 , u_logic|I40iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I40iu6~2 , u_logic|I40iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|I40iu6~1 , u_logic|I40iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I40iu6~3 , u_logic|I40iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|I40iu6~4 , u_logic|I40iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ytlax6 , u_logic|Ytlax6, CortexM0_SoC, 1
instance = comp, \u_logic|Bsrpw6 , u_logic|Bsrpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Jf0iu6~2 , u_logic|Jf0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Cqrpw6~feeder , u_logic|Cqrpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Cqrpw6 , u_logic|Cqrpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Jf0iu6~3 , u_logic|Jf0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|G0tax6 , u_logic|G0tax6, CortexM0_SoC, 1
instance = comp, \u_logic|Odnax6 , u_logic|Odnax6, CortexM0_SoC, 1
instance = comp, \u_logic|Jf0iu6~1 , u_logic|Jf0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jf0iu6~4 , u_logic|Jf0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|A7zpw6 , u_logic|A7zpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Uuzpw6 , u_logic|Uuzpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Jf0iu6~0 , u_logic|Jf0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jf0iu6~5 , u_logic|Jf0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Jf0iu6~6 , u_logic|Jf0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Jukiu6~2 , u_logic|Jukiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jukiu6~0 , u_logic|Jukiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jukiu6~1 , u_logic|Jukiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jukiu6~3 , u_logic|Jukiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Qukiu6~0 , u_logic|Qukiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qukiu6~1 , u_logic|Qukiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qukiu6~2 , u_logic|Qukiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Drkiu6 , u_logic|Drkiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Zvrpw6~feeder , u_logic|Zvrpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Zvrpw6 , u_logic|Zvrpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Uo6ju6~1 , u_logic|Uo6ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uo6ju6~2 , u_logic|Uo6ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uo6ju6~3 , u_logic|Uo6ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Uo6ju6~0 , u_logic|Uo6ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uo6ju6~4 , u_logic|Uo6ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Uo6ju6~5 , u_logic|Uo6ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~7 , u_logic|HWDATA~7, CortexM0_SoC, 1
instance = comp, \ioPin[0]~input , ioPin[0]~input, CortexM0_SoC, 1
instance = comp, \GPIO|tmp[0] , GPIO|tmp[0], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector33~0 , Interconncet|SlaveMUX|Selector33~0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector33~2 , Interconncet|SlaveMUX|Selector33~2, CortexM0_SoC, 1
instance = comp, \u_logic|O5vhu6~0 , u_logic|O5vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O5vhu6~1 , u_logic|O5vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xdspw6 , u_logic|Xdspw6, CortexM0_SoC, 1
instance = comp, \u_logic|W2vhu6~0 , u_logic|W2vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zt8iu6~0 , u_logic|Zt8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zt8iu6~1 , u_logic|Zt8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zt8iu6~2 , u_logic|Zt8iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W2vhu6~1 , u_logic|W2vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Eliax6 , u_logic|Eliax6, CortexM0_SoC, 1
instance = comp, \u_logic|Webpw6~2 , u_logic|Webpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xyohu6~0 , u_logic|Xyohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xyohu6~1 , u_logic|Xyohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V73bx6 , u_logic|V73bx6, CortexM0_SoC, 1
instance = comp, \u_logic|I0wiu6~0 , u_logic|I0wiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I0wiu6~1 , u_logic|I0wiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|P0cow6~0 , u_logic|P0cow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yxfow6~0 , u_logic|Yxfow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P0cow6~1 , u_logic|P0cow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S1miu6~0 , u_logic|S1miu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S1miu6~1 , u_logic|S1miu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S1miu6~2 , u_logic|S1miu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|E1miu6~0 , u_logic|E1miu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Owrax6 , u_logic|Owrax6, CortexM0_SoC, 1
instance = comp, \u_logic|Wt9ju6~3 , u_logic|Wt9ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wt9ju6~1 , u_logic|Wt9ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wt9ju6~2 , u_logic|Wt9ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wt9ju6~0 , u_logic|Wt9ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wt9ju6~4 , u_logic|Wt9ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Wt9ju6~5 , u_logic|Wt9ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~13 , u_logic|HWDATA~13, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~14 , u_logic|HWDATA~14, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector13~0 , Interconncet|SlaveMUX|Selector13~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eeohu6~2 , u_logic|Eeohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tokax6 , u_logic|Tokax6, CortexM0_SoC, 1
instance = comp, \u_logic|Iithu6~1 , u_logic|Iithu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Iithu6~0 , u_logic|Iithu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iithu6~2 , u_logic|Iithu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jgxpw6 , u_logic|Jgxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|H25iu6~1 , u_logic|H25iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H25iu6~2 , u_logic|H25iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|X35iu6~0 , u_logic|X35iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M85iu6 , u_logic|M85iu6, CortexM0_SoC, 1
instance = comp, \u_logic|H25iu6~0 , u_logic|H25iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H25iu6~3 , u_logic|H25iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Iixpw6 , u_logic|Iixpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Gmniu6~0 , u_logic|Gmniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gmniu6~1 , u_logic|Gmniu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Etmiu6~5 , u_logic|Etmiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ztmiu6~0 , u_logic|Ztmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K1xax6 , u_logic|K1xax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pxzhu6~2 , u_logic|Pxzhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pxzhu6~3 , u_logic|Pxzhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Pxzhu6~0 , u_logic|Pxzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pxzhu6~1 , u_logic|Pxzhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pxzhu6~4 , u_logic|Pxzhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Qxpow6~0 , u_logic|Qxpow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vwpow6 , u_logic|Vwpow6, CortexM0_SoC, 1
instance = comp, \u_logic|Oa3ju6~0 , u_logic|Oa3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kf3ju6 , u_logic|Kf3ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Hlziu6~0 , u_logic|Hlziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Osliu6~0 , u_logic|Osliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Osliu6~1 , u_logic|Osliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Osliu6~2 , u_logic|Osliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~46 , u_logic|Add3~46, CortexM0_SoC, 1
instance = comp, \u_logic|Wnohu6~0 , u_logic|Wnohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wnohu6~1 , u_logic|Wnohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wnohu6~2 , u_logic|Wnohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|O4hax6 , u_logic|O4hax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~48 , u_logic|Add3~48, CortexM0_SoC, 1
instance = comp, \u_logic|Doohu6~0 , u_logic|Doohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Doohu6~1 , u_logic|Doohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Doohu6~2 , u_logic|Doohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|R2hax6 , u_logic|R2hax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~50 , u_logic|Add3~50, CortexM0_SoC, 1
instance = comp, \u_logic|Koohu6~0 , u_logic|Koohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Koohu6~1 , u_logic|Koohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Koohu6~2 , u_logic|Koohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|U0hax6 , u_logic|U0hax6, CortexM0_SoC, 1
instance = comp, \u_logic|Mpohu6~0 , u_logic|Mpohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mpohu6~1 , u_logic|Mpohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mpohu6~2 , u_logic|Mpohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|D12qw6 , u_logic|D12qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Taaiu6~0 , u_logic|Taaiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Taaiu6~1 , u_logic|Taaiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ezhow6 , u_logic|Ezhow6, CortexM0_SoC, 1
instance = comp, \u_logic|M1jiu6~0 , u_logic|M1jiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M1jiu6~1 , u_logic|M1jiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|M1jiu6~2 , u_logic|M1jiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kvhow6~0 , u_logic|Kvhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uj6ow6~2 , u_logic|Uj6ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Twhow6~0 , u_logic|Twhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kvhow6~1 , u_logic|Kvhow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kvhow6~2 , u_logic|Kvhow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rg2ju6~0 , u_logic|Rg2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gthow6~0 , u_logic|Gthow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qrhow6~1 , u_logic|Qrhow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qrhow6~2 , u_logic|Qrhow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Onjiu6 , u_logic|Onjiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Qrhow6~0 , u_logic|Qrhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qrhow6~3 , u_logic|Qrhow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|M6kax6 , u_logic|M6kax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xrniu6~1 , u_logic|Xrniu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ojniu6~0 , u_logic|Ojniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kdkiu6~0 , u_logic|Kdkiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ldoax6 , u_logic|Ldoax6, CortexM0_SoC, 1
instance = comp, \u_logic|D50iu6~0 , u_logic|D50iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D50iu6~2 , u_logic|D50iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|D50iu6~3 , u_logic|D50iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|D50iu6~1 , u_logic|D50iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|D50iu6~4 , u_logic|D50iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Eg0iu6~7 , u_logic|Eg0iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Ef8iu6~2 , u_logic|Ef8iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ik4ju6~0 , u_logic|Ik4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ef8iu6~0 , u_logic|Ef8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ef8iu6~1 , u_logic|Ef8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ef8iu6~3 , u_logic|Ef8iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ef8iu6~4 , u_logic|Ef8iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rgrax6~feeder , u_logic|Rgrax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Rgrax6 , u_logic|Rgrax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zw4ju6~2 , u_logic|Zw4ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zw4ju6~1 , u_logic|Zw4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zw4ju6~3 , u_logic|Zw4ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Zw4ju6~0 , u_logic|Zw4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zw4ju6~4 , u_logic|Zw4ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Zw4ju6~5 , u_logic|Zw4ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Au4ju6~0 , u_logic|Au4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Au4ju6~1 , u_logic|Au4ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6~7 , u_logic|Qbfpw6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~18 , u_logic|Tugpw6~18, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~19 , u_logic|Tugpw6~19, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[4]~9 , u_logic|HADDR[4]~9, CortexM0_SoC, 1
instance = comp, \u_logic|R39iu6~0 , u_logic|R39iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I5xax6 , u_logic|I5xax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qkgiu6~5 , u_logic|Qkgiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|N9tiu6~2 , u_logic|N9tiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N9tiu6~3 , u_logic|N9tiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|N9tiu6~4 , u_logic|N9tiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|N9tiu6~5 , u_logic|N9tiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|N9tiu6~6 , u_logic|N9tiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|N9tiu6~7 , u_logic|N9tiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|N9tiu6~0 , u_logic|N9tiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N9tiu6~1 , u_logic|N9tiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N9tiu6 , u_logic|N9tiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Koabx6 , u_logic|Koabx6, CortexM0_SoC, 1
instance = comp, \u_logic|K4tiu6~2 , u_logic|K4tiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Esabx6~feeder , u_logic|Esabx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Esabx6 , u_logic|Esabx6, CortexM0_SoC, 1
instance = comp, \u_logic|Qkabx6 , u_logic|Qkabx6, CortexM0_SoC, 1
instance = comp, \u_logic|K4tiu6~0 , u_logic|K4tiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Buabx6 , u_logic|Buabx6, CortexM0_SoC, 1
instance = comp, \u_logic|K4tiu6~1 , u_logic|K4tiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hqabx6 , u_logic|Hqabx6, CortexM0_SoC, 1
instance = comp, \u_logic|K4tiu6~3 , u_logic|K4tiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|K4tiu6~4 , u_logic|K4tiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|K4tiu6~5 , u_logic|K4tiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Abphu6~0 , u_logic|Abphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Abphu6~1 , u_logic|Abphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Abphu6~2 , u_logic|Abphu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sd8ax6 , u_logic|Sd8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Mp2iu6~0 , u_logic|Mp2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lxxhu6~0 , u_logic|Lxxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xf8ax6 , u_logic|Xf8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Aq2iu6~0 , u_logic|Aq2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I0dax6 , u_logic|I0dax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rxsiu6~2 , u_logic|Rxsiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P4cax6 , u_logic|P4cax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rxsiu6~3 , u_logic|Rxsiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Oi9ax6 , u_logic|Oi9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Bwdax6 , u_logic|Bwdax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rxsiu6~0 , u_logic|Rxsiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rxsiu6~1 , u_logic|Rxsiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ureax6 , u_logic|Ureax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rxsiu6~4 , u_logic|Rxsiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rxsiu6~5 , u_logic|Rxsiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Kxsiu6~0 , u_logic|Kxsiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hbphu6~0 , u_logic|Hbphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hbphu6~1 , u_logic|Hbphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ggabx6 , u_logic|Ggabx6, CortexM0_SoC, 1
instance = comp, \u_logic|Oq2iu6~0 , u_logic|Oq2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Exxhu6~0 , u_logic|Exxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oh8ax6 , u_logic|Oh8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fj8ax6 , u_logic|Fj8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|E54iu6 , u_logic|E54iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Kl8ax6~feeder , u_logic|Kl8ax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Kl8ax6 , u_logic|Kl8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ij6iu6~0 , u_logic|Ij6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zm8ax6 , u_logic|Zm8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cvciu6 , u_logic|Cvciu6, CortexM0_SoC, 1
instance = comp, \u_logic|Hx9iu6~3 , u_logic|Hx9iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Auciu6~0 , u_logic|Auciu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M8fax6 , u_logic|M8fax6, CortexM0_SoC, 1
instance = comp, \u_logic|X5aiu6 , u_logic|X5aiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Qy9iu6~4 , u_logic|Qy9iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Vqaow6~0 , u_logic|Vqaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I1aiu6~4 , u_logic|I1aiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Qy9iu6~0 , u_logic|Qy9iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qy9iu6~1 , u_logic|Qy9iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qy9iu6~5 , u_logic|Qy9iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Jrypw6~1 , u_logic|Jrypw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jrypw6~0 , u_logic|Jrypw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jrypw6~2 , u_logic|Jrypw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jrypw6~3 , u_logic|Jrypw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Jrypw6~5 , u_logic|Jrypw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Jrypw6~4 , u_logic|Jrypw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Jrypw6~6 , u_logic|Jrypw6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Jrypw6~7 , u_logic|Jrypw6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Jrypw6 , u_logic|Jrypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fekiu6~0 , u_logic|Fekiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zgzpw6 , u_logic|Zgzpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ftypw6 , u_logic|Ftypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vm5ju6~0 , u_logic|Vm5ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yftpw6~feeder , u_logic|Yftpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Yftpw6 , u_logic|Yftpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vm5ju6~3 , u_logic|Vm5ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Xhtpw6~feeder , u_logic|Xhtpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Xhtpw6 , u_logic|Xhtpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Eclax6 , u_logic|Eclax6, CortexM0_SoC, 1
instance = comp, \u_logic|Vm5ju6~2 , u_logic|Vm5ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uvmax6 , u_logic|Uvmax6, CortexM0_SoC, 1
instance = comp, \u_logic|Misax6 , u_logic|Misax6, CortexM0_SoC, 1
instance = comp, \u_logic|Vm5ju6~1 , u_logic|Vm5ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vm5ju6~4 , u_logic|Vm5ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|E5iiu6~0 , u_logic|E5iiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Egthu6~0 , u_logic|Egthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Egthu6~1 , u_logic|Egthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Egthu6~2 , u_logic|Egthu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xrxax6 , u_logic|Xrxax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gh0iu6~0 , u_logic|Gh0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~22 , u_logic|Tugpw6~22, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~23 , u_logic|Tugpw6~23, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[2]~14 , u_logic|HADDR[2]~14, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|addr_reg[0] , RAMCODE_Interface|addr_reg[0], CortexM0_SoC, 1
instance = comp, \RAM_CODE|mem[0][31]__1|auto_generated|ram_block1a5 , RAM_CODE|mem[0][31]__1|auto_generated|ram_block1a5, CortexM0_SoC, 1
instance = comp, \RAM_DATA|mem[0][31]__1|auto_generated|ram_block1a5 , RAM_DATA|mem[0][31]__1|auto_generated|ram_block1a5, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector8~0 , Interconncet|SlaveMUX|Selector8~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bgohu6~2 , u_logic|Bgohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sujax6 , u_logic|Sujax6, CortexM0_SoC, 1
instance = comp, \u_logic|Jzuhu6~1 , u_logic|Jzuhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jzuhu6~0 , u_logic|Jzuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jzuhu6~2 , u_logic|Jzuhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rwjax6 , u_logic|Rwjax6, CortexM0_SoC, 1
instance = comp, \u_logic|F6ziu6 , u_logic|F6ziu6, CortexM0_SoC, 1
instance = comp, \u_logic|T9iiu6~2 , u_logic|T9iiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|T9iiu6~3 , u_logic|T9iiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Iekax6~0 , u_logic|Iekax6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iekax6~1 , u_logic|Iekax6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Iekax6~2 , u_logic|Iekax6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Iekax6~3 , u_logic|Iekax6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Iekax6 , u_logic|Iekax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cbiiu6~0 , u_logic|Cbiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qfthu6~0 , u_logic|Qfthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qfthu6~1 , u_logic|Qfthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qfthu6~2 , u_logic|Qfthu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qfthu6~3 , u_logic|Qfthu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Lgkax6 , u_logic|Lgkax6, CortexM0_SoC, 1
instance = comp, \u_logic|N55iu6~0 , u_logic|N55iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fi1ju6~1 , u_logic|Fi1ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fi1ju6~2 , u_logic|Fi1ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fi1ju6~0 , u_logic|Fi1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fi1ju6~3 , u_logic|Fi1ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Htmpw6 , u_logic|Htmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Bnniu6~0 , u_logic|Bnniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bnniu6~1 , u_logic|Bnniu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tiniu6~0 , u_logic|Tiniu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Stmiu6 , u_logic|Stmiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Pdmpw6 , u_logic|Pdmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|R7nax6 , u_logic|R7nax6, CortexM0_SoC, 1
instance = comp, \u_logic|G36ju6~1 , u_logic|G36ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bolax6 , u_logic|Bolax6, CortexM0_SoC, 1
instance = comp, \u_logic|G36ju6~3 , u_logic|G36ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|D1zpw6 , u_logic|D1zpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xozpw6 , u_logic|Xozpw6, CortexM0_SoC, 1
instance = comp, \u_logic|G36ju6~0 , u_logic|G36ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qpopw6~feeder , u_logic|Qpopw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Qpopw6 , u_logic|Qpopw6, CortexM0_SoC, 1
instance = comp, \u_logic|Jusax6 , u_logic|Jusax6, CortexM0_SoC, 1
instance = comp, \u_logic|G36ju6~2 , u_logic|G36ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|G36ju6~4 , u_logic|G36ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|G36ju6~5 , u_logic|G36ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Zv5ju6~0 , u_logic|Zv5ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zv5ju6~1 , u_logic|Zv5ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jgkiu6~2 , u_logic|Jgkiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jgkiu6~3 , u_logic|Jgkiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Jgkiu6~4 , u_logic|Jgkiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Jgkiu6~6 , u_logic|Jgkiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Jgkiu6~5 , u_logic|Jgkiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Qbmpw6 , u_logic|Qbmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Lg0iu6~3 , u_logic|Lg0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Lg0iu6~4 , u_logic|Lg0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Lg0iu6~2 , u_logic|Lg0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lg0iu6~5 , u_logic|Lg0iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Lg0iu6~0 , u_logic|Lg0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fb9pw6~0 , u_logic|Fb9pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lg0iu6~1 , u_logic|Lg0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lg0iu6~6 , u_logic|Lg0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~19 , u_logic|Idfpw6~19, CortexM0_SoC, 1
instance = comp, \u_logic|Vjohu6~0 , u_logic|Vjohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vjohu6~1 , u_logic|Vjohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vjohu6~2 , u_logic|Vjohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rwhax6 , u_logic|Rwhax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~4 , u_logic|Add3~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ckohu6~0 , u_logic|Ckohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ckohu6~1 , u_logic|Ckohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ckohu6~2 , u_logic|Ckohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vuhax6 , u_logic|Vuhax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~6 , u_logic|Add3~6, CortexM0_SoC, 1
instance = comp, \u_logic|Jkohu6~0 , u_logic|Jkohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jkohu6~1 , u_logic|Jkohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jkohu6~2 , u_logic|Jkohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zshax6 , u_logic|Zshax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~8 , u_logic|Add3~8, CortexM0_SoC, 1
instance = comp, \u_logic|Qkohu6~0 , u_logic|Qkohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qkohu6~1 , u_logic|Qkohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qkohu6~2 , u_logic|Qkohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Drhax6 , u_logic|Drhax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~10 , u_logic|Add3~10, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~12 , u_logic|Add3~12, CortexM0_SoC, 1
instance = comp, \u_logic|Xkohu6~0 , u_logic|Xkohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xkohu6~1 , u_logic|Xkohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xkohu6~2 , u_logic|Xkohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hphax6 , u_logic|Hphax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~14 , u_logic|Add3~14, CortexM0_SoC, 1
instance = comp, \u_logic|Cdohu6~0 , u_logic|Cdohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cdohu6~1 , u_logic|Cdohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cdohu6~2 , u_logic|Cdohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J06bx6 , u_logic|J06bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~16 , u_logic|Add3~16, CortexM0_SoC, 1
instance = comp, \u_logic|Hcohu6~0 , u_logic|Hcohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hcohu6~1 , u_logic|Hcohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Oymiu6~2 , u_logic|Oymiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Oymiu6~4 , u_logic|Oymiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Oymiu6~3 , u_logic|Oymiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Hcohu6~2 , u_logic|Hcohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P7bbx6 , u_logic|P7bbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Add3~18 , u_logic|Add3~18, CortexM0_SoC, 1
instance = comp, \u_logic|Jdohu6~0 , u_logic|Jdohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jdohu6~1 , u_logic|Jdohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jdohu6~2 , u_logic|Jdohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mw5bx6 , u_logic|Mw5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Elohu6~0 , u_logic|Elohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Elohu6~1 , u_logic|Elohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Elohu6~2 , u_logic|Elohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Knhax6 , u_logic|Knhax6, CortexM0_SoC, 1
instance = comp, \u_logic|F2dax6 , u_logic|F2dax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dqsiu6~4 , u_logic|Dqsiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rteax6 , u_logic|Rteax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dqsiu6~5 , u_logic|Dqsiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Dqsiu6~6 , u_logic|Dqsiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Lk9ax6 , u_logic|Lk9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dqsiu6~1 , u_logic|Dqsiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|M6cax6 , u_logic|M6cax6, CortexM0_SoC, 1
instance = comp, \u_logic|Yxdax6 , u_logic|Yxdax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dqsiu6~2 , u_logic|Dqsiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Dqsiu6~3 , u_logic|Dqsiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wpsiu6~0 , u_logic|Wpsiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Obphu6~1 , u_logic|Obphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ro8ax6 , u_logic|Ro8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xwxhu6~0 , u_logic|Xwxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xwxhu6~1 , u_logic|Xwxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wq8ax6 , u_logic|Wq8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ns8ax6~feeder , u_logic|Ns8ax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ns8ax6 , u_logic|Ns8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|X44iu6 , u_logic|X44iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Su8ax6~feeder , u_logic|Su8ax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Su8ax6 , u_logic|Su8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pq6iu6~0 , u_logic|Pq6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hw8ax6 , u_logic|Hw8ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Izwiu6~1 , u_logic|Izwiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uvsiu6 , u_logic|Uvsiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Xpeax6 , u_logic|Xpeax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dbtiu6~3 , u_logic|Dbtiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rg9ax6 , u_logic|Rg9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eudax6 , u_logic|Eudax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dbtiu6~0 , u_logic|Dbtiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S2cax6 , u_logic|S2cax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dbtiu6~2 , u_logic|Dbtiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lycax6 , u_logic|Lycax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dbtiu6~1 , u_logic|Dbtiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dbtiu6~4 , u_logic|Dbtiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Dbtiu6~5 , u_logic|Dbtiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Watiu6~0 , u_logic|Watiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Taphu6~1 , u_logic|Taphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Z67ax6 , u_logic|Z67ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ko2iu6~0 , u_logic|Ko2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wn2iu6~0 , u_logic|Wn2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sxxhu6~0 , u_logic|Sxxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E97ax6 , u_logic|E97ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Va7ax6 , u_logic|Va7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|S54iu6 , u_logic|S54iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ad7ax6~feeder , u_logic|Ad7ax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Ad7ax6 , u_logic|Ad7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qn6iu6~0 , u_logic|Qn6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pe7ax6 , u_logic|Pe7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cs1iu6~2 , u_logic|Cs1iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Yc7iu6~4 , u_logic|Yc7iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|J8cax6 , u_logic|J8cax6, CortexM0_SoC, 1
instance = comp, \u_logic|Hdfax6 , u_logic|Hdfax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ycsiu6~4 , u_logic|Ycsiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Nhsiu6~0 , u_logic|Nhsiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ycsiu6~6 , u_logic|Ycsiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Vzdax6 , u_logic|Vzdax6, CortexM0_SoC, 1
instance = comp, \u_logic|Im9ax6 , u_logic|Im9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|C4dax6 , u_logic|C4dax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ycsiu6~2 , u_logic|Ycsiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ycsiu6~8 , u_logic|Ycsiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Ycsiu6~3 , u_logic|Ycsiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Oveax6 , u_logic|Oveax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ycsiu6~5 , u_logic|Ycsiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ycsiu6~7 , u_logic|Ycsiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Ccphu6~0 , u_logic|Ccphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ccphu6~1 , u_logic|Ccphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gyxpw6 , u_logic|Gyxpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Jwxhu6~0 , u_logic|Jwxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jwxhu6~1 , u_logic|Jwxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|L0ypw6 , u_logic|L0ypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wu2iu6~0 , u_logic|Wu2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tcjbx6 , u_logic|Tcjbx6, CortexM0_SoC, 1
instance = comp, \u_logic|F7jbx6 , u_logic|F7jbx6, CortexM0_SoC, 1
instance = comp, \u_logic|M6siu6~5 , u_logic|M6siu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|M6siu6~6 , u_logic|M6siu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|N3jbx6 , u_logic|N3jbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Xajbx6 , u_logic|Xajbx6, CortexM0_SoC, 1
instance = comp, \u_logic|M6siu6~4 , u_logic|M6siu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|M6siu6~10 , u_logic|M6siu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|M6siu6~7 , u_logic|M6siu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|B9jbx6 , u_logic|B9jbx6, CortexM0_SoC, 1
instance = comp, \u_logic|M6siu6~9 , u_logic|M6siu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|M6siu6~8 , u_logic|M6siu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Jcphu6~0 , u_logic|Jcphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jcphu6~1 , u_logic|Jcphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mh1qw6 , u_logic|Mh1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Kv2iu6~0 , u_logic|Kv2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cwxhu6~0 , u_logic|Cwxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qj1qw6 , u_logic|Qj1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Yv2iu6~0 , u_logic|Yv2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fo9ax6 , u_logic|Fo9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Facax6 , u_logic|Facax6, CortexM0_SoC, 1
instance = comp, \u_logic|R1eax6 , u_logic|R1eax6, CortexM0_SoC, 1
instance = comp, \u_logic|A0siu6~4 , u_logic|A0siu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|A0siu6~9 , u_logic|A0siu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|A0siu6~5 , u_logic|A0siu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Kxeax6 , u_logic|Kxeax6, CortexM0_SoC, 1
instance = comp, \u_logic|A0siu6~7 , u_logic|A0siu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|A0siu6~10 , u_logic|A0siu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Y5dax6 , u_logic|Y5dax6, CortexM0_SoC, 1
instance = comp, \u_logic|A0siu6~6 , u_logic|A0siu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|A0siu6~8 , u_logic|A0siu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Qcphu6~0 , u_logic|Qcphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qcphu6~1 , u_logic|Qcphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|M81qw6 , u_logic|M81qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Mw2iu6~0 , u_logic|Mw2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vvxhu6~0 , u_logic|Vvxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qa1qw6 , u_logic|Qa1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Gc1qw6 , u_logic|Gc1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|U6xhu6~0 , u_logic|U6xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ke1qw6 , u_logic|Ke1qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Rr6iu6~2 , u_logic|Rr6iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Z97iu6~0 , u_logic|Z97iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ot6iu6~7 , u_logic|Ot6iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Ot6iu6~2 , u_logic|Ot6iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L27iu6~1 , u_logic|L27iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|L27iu6~0 , u_logic|L27iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ot6iu6~3 , u_logic|Ot6iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|R57iu6~0 , u_logic|R57iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ot6iu6~4 , u_logic|Ot6iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ot6iu6~5 , u_logic|Ot6iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ot6iu6~6 , u_logic|Ot6iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Px6iu6~0 , u_logic|Px6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Px6iu6~1 , u_logic|Px6iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ot6iu6~8 , u_logic|Ot6iu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Ot6iu6~0 , u_logic|Ot6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R57iu6~1 , u_logic|R57iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ua7iu6~0 , u_logic|Ua7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R57iu6~3 , u_logic|R57iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|R57iu6~4 , u_logic|R57iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|F67iu6~0 , u_logic|F67iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H77iu6~0 , u_logic|H77iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F67iu6~1 , u_logic|F67iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ot6iu6~1 , u_logic|Ot6iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ot6iu6~9 , u_logic|Ot6iu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Rr6iu6~3 , u_logic|Rr6iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rk6iu6~0 , u_logic|Rk6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Di3qw6 , u_logic|Di3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Wyqiu6~0 , u_logic|Wyqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pyqiu6~1 , u_logic|Pyqiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wzpiu6 , u_logic|Wzpiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ixriu6~0 , u_logic|Ixriu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uwriu6~0 , u_logic|Uwriu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Svriu6~0 , u_logic|Svriu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F0riu6~0 , u_logic|F0riu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F0riu6~1 , u_logic|F0riu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U4riu6 , u_logic|U4riu6, CortexM0_SoC, 1
instance = comp, \u_logic|C2riu6~0 , u_logic|C2riu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q9dax6 , u_logic|Q9dax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xdcax6 , u_logic|Xdcax6, CortexM0_SoC, 1
instance = comp, \u_logic|C2riu6~3 , u_logic|C2riu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|C1fax6 , u_logic|C1fax6, CortexM0_SoC, 1
instance = comp, \u_logic|C2riu6~5 , u_logic|C2riu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Xr9ax6 , u_logic|Xr9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|J5eax6 , u_logic|J5eax6, CortexM0_SoC, 1
instance = comp, \u_logic|C2riu6~1 , u_logic|C2riu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lariu6~0 , u_logic|Lariu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lariu6~1 , u_logic|Lariu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|C2riu6~2 , u_logic|C2riu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|C2riu6~4 , u_logic|C2riu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|C2riu6~6 , u_logic|C2riu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|O1riu6~0 , u_logic|O1riu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ldphu6~1 , u_logic|Ldphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ceabx6 , u_logic|Ceabx6, CortexM0_SoC, 1
instance = comp, \u_logic|Wsxhu6~0 , u_logic|Wsxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wsxhu6~1 , u_logic|Wsxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wsxhu6~2 , u_logic|Wsxhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|D2opw6 , u_logic|D2opw6, CortexM0_SoC, 1
instance = comp, \u_logic|T3opw6 , u_logic|T3opw6, CortexM0_SoC, 1
instance = comp, \u_logic|Oh4iu6 , u_logic|Oh4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Loshu6~1 , u_logic|Loshu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Loshu6~0 , u_logic|Loshu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Loshu6~2 , u_logic|Loshu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qc5bx6 , u_logic|Qc5bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6~17 , u_logic|Idfpw6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~2 , u_logic|Tugpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~3 , u_logic|Tugpw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[5]~2 , u_logic|HADDR[5]~2, CortexM0_SoC, 1
instance = comp, \u_logic|X69iu6~0 , u_logic|X69iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R9yax6 , u_logic|R9yax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ar1iu6~4 , u_logic|Ar1iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ytwiu6 , u_logic|Ytwiu6, CortexM0_SoC, 1
instance = comp, \u_logic|St1iu6 , u_logic|St1iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Xc9ax6 , u_logic|Xc9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Kqdax6~feeder , u_logic|Kqdax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Kqdax6 , u_logic|Kqdax6, CortexM0_SoC, 1
instance = comp, \u_logic|Y9phu6~2 , u_logic|Y9phu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Iepiu6 , u_logic|Iepiu6, CortexM0_SoC, 1
instance = comp, \u_logic|N4kiu6~0 , u_logic|N4kiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U5row6~2 , u_logic|U5row6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Su8ow6~0 , u_logic|Su8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hytiu6~0 , u_logic|Hytiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y9phu6~3 , u_logic|Y9phu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Y9phu6~10 , u_logic|Y9phu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Rucax6 , u_logic|Rucax6, CortexM0_SoC, 1
instance = comp, \u_logic|Oytiu6~0 , u_logic|Oytiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yybax6 , u_logic|Yybax6, CortexM0_SoC, 1
instance = comp, \u_logic|Dmeax6 , u_logic|Dmeax6, CortexM0_SoC, 1
instance = comp, \u_logic|Y9phu6~4 , u_logic|Y9phu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Y9phu6~5 , u_logic|Y9phu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Y9phu6~6 , u_logic|Y9phu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Y9phu6~7 , u_logic|Y9phu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Y9phu6~9 , u_logic|Y9phu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Kswpw6 , u_logic|Kswpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xk2iu6~0 , u_logic|Xk2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jk2iu6~0 , u_logic|Jk2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nyxhu6~0 , u_logic|Nyxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Puwpw6 , u_logic|Puwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Gwwpw6~feeder , u_logic|Gwwpw6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Gwwpw6 , u_logic|Gwwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|W7piu6~1 , u_logic|W7piu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W7piu6~0 , u_logic|W7piu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W7piu6~2 , u_logic|W7piu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W7piu6~3 , u_logic|W7piu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|W7piu6~4 , u_logic|W7piu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|W7piu6~5 , u_logic|W7piu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Gr2qw6 , u_logic|Gr2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Pzwiu6 , u_logic|Pzwiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Sl1ju6~0 , u_logic|Sl1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O9row6~7 , u_logic|O9row6~7, CortexM0_SoC, 1
instance = comp, \u_logic|O9row6~3 , u_logic|O9row6~3, CortexM0_SoC, 1
instance = comp, \u_logic|O9row6~4 , u_logic|O9row6~4, CortexM0_SoC, 1
instance = comp, \u_logic|O9row6~5 , u_logic|O9row6~5, CortexM0_SoC, 1
instance = comp, \u_logic|O9row6~6 , u_logic|O9row6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Ll1ju6 , u_logic|Ll1ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Fnnpw6 , u_logic|Fnnpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Qu7ow6 , u_logic|Qu7ow6, CortexM0_SoC, 1
instance = comp, \u_logic|Agcpw6~2 , u_logic|Agcpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Recpw6~0 , u_logic|Recpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N3ziu6 , u_logic|N3ziu6, CortexM0_SoC, 1
instance = comp, \u_logic|Iw8ow6~0 , u_logic|Iw8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uccpw6~0 , u_logic|Uccpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uccpw6~1 , u_logic|Uccpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uccpw6~2 , u_logic|Uccpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uccpw6~3 , u_logic|Uccpw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gx6ow6~4 , u_logic|Gx6ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ancpw6~0 , u_logic|Ancpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Licpw6~1 , u_logic|Licpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Licpw6~2 , u_logic|Licpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Licpw6~0 , u_logic|Licpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S18iu6~2 , u_logic|S18iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|S18iu6~3 , u_logic|S18iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|S18iu6~4 , u_logic|S18iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|S18iu6~5 , u_logic|S18iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ob3pw6~0 , u_logic|Ob3pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R05iu6 , u_logic|R05iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Bz4iu6~1 , u_logic|Bz4iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tajax6 , u_logic|Tajax6, CortexM0_SoC, 1
instance = comp, \u_logic|M15iu6~0 , u_logic|M15iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X4xhu6~0 , u_logic|X4xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wfphu6~2 , u_logic|Wfphu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L4lax6 , u_logic|L4lax6, CortexM0_SoC, 1
instance = comp, \u_logic|X4xhu6~1 , u_logic|X4xhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|X4xhu6~2 , u_logic|X4xhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hgrpw6 , u_logic|Hgrpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ohiiu6~0 , u_logic|Ohiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M9iiu6~0 , u_logic|M9iiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zakiu6 , u_logic|Zakiu6, CortexM0_SoC, 1
instance = comp, \u_logic|M9iiu6~1 , u_logic|M9iiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Udiiu6~0 , u_logic|Udiiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Udiiu6~1 , u_logic|Udiiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Udiiu6~2 , u_logic|Udiiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jfthu6~3 , u_logic|Jfthu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Jfthu6~2 , u_logic|Jfthu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Oikax6 , u_logic|Oikax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fb8ju6~0 , u_logic|Fb8ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6~5 , u_logic|Qbfpw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Vymiu6~2 , u_logic|Vymiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vymiu6~0 , u_logic|Vymiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vymiu6~1 , u_logic|Vymiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vymiu6~3 , u_logic|Vymiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Hymiu6 , u_logic|Hymiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ocsax6 , u_logic|Ocsax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ka8ju6~3 , u_logic|Ka8ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ka8ju6~2 , u_logic|Ka8ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ka8ju6~0 , u_logic|Ka8ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ka8ju6~1 , u_logic|Ka8ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ka8ju6~4 , u_logic|Ka8ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ka8ju6~5 , u_logic|Ka8ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~36 , u_logic|HWDATA~36, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~37 , u_logic|HWDATA~37, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector7~0 , Interconncet|SlaveMUX|Selector7~0, CortexM0_SoC, 1
instance = comp, \u_logic|Igohu6~2 , u_logic|Igohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sqjax6 , u_logic|Sqjax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qzuhu6~1 , u_logic|Qzuhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qzuhu6~0 , u_logic|Qzuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qzuhu6~2 , u_logic|Qzuhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ssjax6 , u_logic|Ssjax6, CortexM0_SoC, 1
instance = comp, \u_logic|E88iu6~0 , u_logic|E88iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X78iu6 , u_logic|X78iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Y48iu6~3 , u_logic|Y48iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Y48iu6~2 , u_logic|Y48iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Y48iu6~8 , u_logic|Y48iu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Y48iu6~4 , u_logic|Y48iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|C78iu6 , u_logic|C78iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Y48iu6~5 , u_logic|Y48iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Y48iu6~6 , u_logic|Y48iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Y48iu6~7 , u_logic|Y48iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Sqkax6 , u_logic|Sqkax6, CortexM0_SoC, 1
instance = comp, \u_logic|D1qow6~0 , u_logic|D1qow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J2eow6~0 , u_logic|J2eow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aajow6~0 , u_logic|Aajow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F9jow6~0 , u_logic|F9jow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yfcow6~0 , u_logic|Yfcow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yfcow6~1 , u_logic|Yfcow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kifiu6~2 , u_logic|Kifiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kifiu6~4 , u_logic|Kifiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Kifiu6~3 , u_logic|Kifiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Mrthu6~0 , u_logic|Mrthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mrthu6~1 , u_logic|Mrthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qhmpw6 , u_logic|Qhmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Tmqiu6~2 , u_logic|Tmqiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tmqiu6~0 , u_logic|Tmqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tmqiu6~1 , u_logic|Tmqiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tmqiu6~3 , u_logic|Tmqiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ffqiu6~0 , u_logic|Ffqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Keqiu6~2 , u_logic|Keqiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|U4fax6 , u_logic|U4fax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zbqiu6~8 , u_logic|Zbqiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Phcax6 , u_logic|Phcax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zbqiu6~7 , u_logic|Zbqiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Tfqiu6~0 , u_logic|Tfqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sg7iu6~6 , u_logic|Sg7iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Isjpw6~5 , u_logic|Isjpw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Eafax6 , u_logic|Eafax6, CortexM0_SoC, 1
instance = comp, \u_logic|Isjpw6~2 , u_logic|Isjpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Frthu6~0 , u_logic|Frthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fgpiu6~0 , u_logic|Fgpiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pfphu6~0 , u_logic|Pfphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Frthu6~1 , u_logic|Frthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Thiax6 , u_logic|Thiax6, CortexM0_SoC, 1
instance = comp, \u_logic|P9bax6~feeder , u_logic|P9bax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Lg7iu6~0 , u_logic|Lg7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P9bax6 , u_logic|P9bax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zbqiu6~5 , u_logic|Zbqiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Iddax6 , u_logic|Iddax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zbqiu6~6 , u_logic|Zbqiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Zbqiu6~9 , u_logic|Zbqiu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Pv9ax6~feeder , u_logic|Pv9ax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Pv9ax6 , u_logic|Pv9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zbqiu6~11 , u_logic|Zbqiu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Anqiu6~3 , u_logic|Anqiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|A2qiu6 , u_logic|A2qiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Anqiu6~2 , u_logic|Anqiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zbqiu6~3 , u_logic|Zbqiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Q3qiu6~0 , u_logic|Q3qiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rlqiu6~0 , u_logic|Rlqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lxwiu6~1 , u_logic|Lxwiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|A2xiu6~0 , u_logic|A2xiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ylqiu6~0 , u_logic|Ylqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vvpiu6~0 , u_logic|Vvpiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B9eax6 , u_logic|B9eax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zbqiu6~4 , u_logic|Zbqiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Zbqiu6~2 , u_logic|Zbqiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zbqiu6~10 , u_logic|Zbqiu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Zdphu6~0 , u_logic|Zdphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zdphu6~1 , u_logic|Zdphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xu2qw6 , u_logic|Xu2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Rg3iu6~0 , u_logic|Rg3iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bsxhu6~0 , u_logic|Bsxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bx2qw6 , u_logic|Bx2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Urxhu6~0 , u_logic|Urxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~11 , u_logic|Sxpiu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~3 , u_logic|Sxpiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ifphu6~1 , u_logic|Ifphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rkbax6 , u_logic|Rkbax6, CortexM0_SoC, 1
instance = comp, \u_logic|Jf7iu6~3 , u_logic|Jf7iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~4 , u_logic|Sxpiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Xf7iu6~2 , u_logic|Xf7iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P0bax6 , u_logic|P0bax6, CortexM0_SoC, 1
instance = comp, \u_logic|Tceax6 , u_logic|Tceax6, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~8 , u_logic|Sxpiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Opbax6 , u_logic|Opbax6, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~6 , u_logic|Sxpiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~7 , u_logic|Sxpiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|T7bax6~feeder , u_logic|T7bax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|T7bax6 , u_logic|T7bax6, CortexM0_SoC, 1
instance = comp, \u_logic|Hlcax6 , u_logic|Hlcax6, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~5 , u_logic|Sxpiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~9 , u_logic|Sxpiu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Lx9ax6~feeder , u_logic|Lx9ax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Lx9ax6 , u_logic|Lx9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~2 , u_logic|Sxpiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~10 , u_logic|Sxpiu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Gephu6~0 , u_logic|Gephu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fm7ax6 , u_logic|Fm7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~0 , u_logic|Sxpiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qaqiu6 , u_logic|Qaqiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ahdax6 , u_logic|Ahdax6, CortexM0_SoC, 1
instance = comp, \u_logic|Sxpiu6~1 , u_logic|Sxpiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gephu6~1 , u_logic|Gephu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gephu6~2 , u_logic|Gephu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hg7ax6 , u_logic|Hg7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Urxhu6~1 , u_logic|Urxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Li7ax6 , u_logic|Li7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Bk7ax6 , u_logic|Bk7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|K8xhu6~0 , u_logic|K8xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xn7ax6 , u_logic|Xn7ax6, CortexM0_SoC, 1
instance = comp, \u_logic|P47iu6~0 , u_logic|P47iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lh6iu6~0 , u_logic|Lh6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sqwpw6 , u_logic|Sqwpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vr1iu6~2 , u_logic|Vr1iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Md7iu6~0 , u_logic|Md7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dncax6 , u_logic|Dncax6, CortexM0_SoC, 1
instance = comp, \u_logic|Widax6 , u_logic|Widax6, CortexM0_SoC, 1
instance = comp, \u_logic|Mbdax6 , u_logic|Mbdax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~0 , u_logic|Zu7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zl9bx6 , u_logic|Zl9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~1 , u_logic|Zu7iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~2 , u_logic|Zu7iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~9 , u_logic|Zu7iu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~8 , u_logic|Zu7iu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~10 , u_logic|Zu7iu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Etfbx6 , u_logic|Etfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~11 , u_logic|Zu7iu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~12 , u_logic|Zu7iu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|U7dax6 , u_logic|U7dax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~3 , u_logic|Zu7iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~5 , u_logic|Zu7iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~6 , u_logic|Zu7iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~4 , u_logic|Zu7iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~7 , u_logic|Zu7iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~13 , u_logic|Zu7iu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|O0epw6~2 , u_logic|O0epw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Equal2~0 , u_logic|Equal2~0, CortexM0_SoC, 1
instance = comp, \u_logic|Efdax6~feeder , u_logic|Efdax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Efdax6 , u_logic|Efdax6, CortexM0_SoC, 1
instance = comp, \u_logic|Yogax6 , u_logic|Yogax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~15 , u_logic|Zu7iu6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Apcax6 , u_logic|Apcax6, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~14 , u_logic|Zu7iu6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~16 , u_logic|Zu7iu6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Zu7iu6~17 , u_logic|Zu7iu6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Dk9bx6 , u_logic|Dk9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~1 , u_logic|Gv7iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F7eax6 , u_logic|F7eax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~0 , u_logic|Gv7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~2 , u_logic|Gv7iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~6 , u_logic|Gv7iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~4 , u_logic|Gv7iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|N3eax6 , u_logic|N3eax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~3 , u_logic|Gv7iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~5 , u_logic|Gv7iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~7 , u_logic|Gv7iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Tkdax6 , u_logic|Tkdax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~14 , u_logic|Gv7iu6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~13 , u_logic|Gv7iu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~9 , u_logic|Gv7iu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Hrfbx6 , u_logic|Hrfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~11 , u_logic|Gv7iu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~10 , u_logic|Gv7iu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~8 , u_logic|Gv7iu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~12 , u_logic|Gv7iu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Xaeax6 , u_logic|Xaeax6, CortexM0_SoC, 1
instance = comp, \u_logic|Bngax6 , u_logic|Bngax6, CortexM0_SoC, 1
instance = comp, \u_logic|Equal3~0 , u_logic|Equal3~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~15 , u_logic|Gv7iu6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~16 , u_logic|Gv7iu6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Gv7iu6~17 , u_logic|Gv7iu6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Pw7iu6~1 , u_logic|Pw7iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Peeax6 , u_logic|Peeax6, CortexM0_SoC, 1
instance = comp, \u_logic|Krbax6 , u_logic|Krbax6, CortexM0_SoC, 1
instance = comp, \u_logic|Tfcax6 , u_logic|Tfcax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~0 , u_logic|Eu7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lg9bx6 , u_logic|Lg9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~1 , u_logic|Eu7iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~2 , u_logic|Eu7iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~4 , u_logic|Eu7iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~5 , u_logic|Eu7iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Bccax6 , u_logic|Bccax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~3 , u_logic|Eu7iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~6 , u_logic|Eu7iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~7 , u_logic|Eu7iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~13 , u_logic|Eu7iu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~8 , u_logic|Eu7iu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Nnfbx6 , u_logic|Nnfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~11 , u_logic|Eu7iu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~10 , u_logic|Eu7iu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~9 , u_logic|Eu7iu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~12 , u_logic|Eu7iu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Ljcax6 , u_logic|Ljcax6, CortexM0_SoC, 1
instance = comp, \u_logic|Hjgax6 , u_logic|Hjgax6, CortexM0_SoC, 1
instance = comp, \u_logic|Equal5~0 , u_logic|Equal5~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~15 , u_logic|Eu7iu6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Htbax6 , u_logic|Htbax6, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~14 , u_logic|Eu7iu6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~16 , u_logic|Eu7iu6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Eu7iu6~17 , u_logic|Eu7iu6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~6 , u_logic|Xt7iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~4 , u_logic|Xt7iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~5 , u_logic|Xt7iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Gzeax6 , u_logic|Gzeax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~3 , u_logic|Xt7iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~7 , u_logic|Xt7iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~8 , u_logic|Xt7iu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~9 , u_logic|Xt7iu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~10 , u_logic|Xt7iu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Kpfbx6 , u_logic|Kpfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~11 , u_logic|Xt7iu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~12 , u_logic|Xt7iu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~13 , u_logic|Xt7iu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Q6fax6 , u_logic|Q6fax6, CortexM0_SoC, 1
instance = comp, \u_logic|Elgax6 , u_logic|Elgax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~15 , u_logic|Xt7iu6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Equal4~0 , u_logic|Equal4~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mgeax6 , u_logic|Mgeax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~14 , u_logic|Xt7iu6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~16 , u_logic|Xt7iu6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Y2fax6 , u_logic|Y2fax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~0 , u_logic|Xt7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hi9bx6 , u_logic|Hi9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~1 , u_logic|Xt7iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~2 , u_logic|Xt7iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xt7iu6~17 , u_logic|Xt7iu6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Pw7iu6~0 , u_logic|Pw7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iw7iu6~0 , u_logic|Iw7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jvvpw6 , u_logic|Jvvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Pp7iu6 , u_logic|Pp7iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Xzuhu6~0 , u_logic|Xzuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pgohu6~2 , u_logic|Pgohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Smjax6 , u_logic|Smjax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add2~10 , u_logic|Add2~10, CortexM0_SoC, 1
instance = comp, \u_logic|Add2~12 , u_logic|Add2~12, CortexM0_SoC, 1
instance = comp, \u_logic|M4vhu6~0 , u_logic|M4vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M4vhu6~1 , u_logic|M4vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wyiax6 , u_logic|Wyiax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xzuhu6~1 , u_logic|Xzuhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xzuhu6~2 , u_logic|Xzuhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sojax6 , u_logic|Sojax6, CortexM0_SoC, 1
instance = comp, \u_logic|Htyiu6 , u_logic|Htyiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Sdbow6~0 , u_logic|Sdbow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ax1ju6~0 , u_logic|Ax1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mw1ju6~2 , u_logic|Mw1ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Um1ju6~1 , u_logic|Um1ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fw1ju6~5 , u_logic|Fw1ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Bgaow6~0 , u_logic|Bgaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ez1ju6~0 , u_logic|Ez1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fw1ju6~4 , u_logic|Fw1ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Fp1ju6~0 , u_logic|Fp1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aq1ju6~0 , u_logic|Aq1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yo1ju6 , u_logic|Yo1ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Ko1ju6~0 , u_logic|Ko1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Um1ju6~0 , u_logic|Um1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Um1ju6 , u_logic|Um1ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Fpnpw6 , u_logic|Fpnpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Bz3ju6~0 , u_logic|Bz3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H5how6~2 , u_logic|H5how6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mdliu6~1 , u_logic|Mdliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mdliu6~2 , u_logic|Mdliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ljbiu6~0 , u_logic|Ljbiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ljbiu6~1 , u_logic|Ljbiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ljbiu6~2 , u_logic|Ljbiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|C6vhu6~0 , u_logic|C6vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C6vhu6~1 , u_logic|C6vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vbkpw6 , u_logic|Vbkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|V2cpw6~0 , u_logic|V2cpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lzohu6~0 , u_logic|Lzohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lzohu6~1 , u_logic|Lzohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jz2bx6 , u_logic|Jz2bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Dskow6~5 , u_logic|Dskow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Dskow6~6 , u_logic|Dskow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Dskow6~7 , u_logic|Dskow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Dskow6~8 , u_logic|Dskow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Dskow6~9 , u_logic|Dskow6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Dskow6~2 , u_logic|Dskow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Dskow6~3 , u_logic|Dskow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Dskow6~1 , u_logic|Dskow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dskow6~0 , u_logic|Dskow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dskow6~4 , u_logic|Dskow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Onkow6~2 , u_logic|Onkow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ntuiu6~0 , u_logic|Ntuiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ntuiu6~1 , u_logic|Ntuiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ntuiu6~2 , u_logic|Ntuiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ntuiu6~5 , u_logic|Ntuiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ntuiu6~6 , u_logic|Ntuiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Xokow6~2 , u_logic|Xokow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ntuiu6~3 , u_logic|Ntuiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ntuiu6~4 , u_logic|Ntuiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ntuiu6~7 , u_logic|Ntuiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Ntuiu6~8 , u_logic|Ntuiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Kouiu6~2 , u_logic|Kouiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kouiu6~4 , u_logic|Kouiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Kouiu6~3 , u_logic|Kouiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Kouiu6~5 , u_logic|Kouiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Tjfbx6 , u_logic|Tjfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Kouiu6~0 , u_logic|Kouiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kouiu6~1 , u_logic|Kouiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Douiu6~0 , u_logic|Douiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W8phu6~1 , u_logic|W8phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qwfbx6 , u_logic|Qwfbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Bg2iu6~0 , u_logic|Bg2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nf2iu6~0 , u_logic|Nf2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pzxhu6~0 , u_logic|Pzxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bcdbx6 , u_logic|Bcdbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ojebx6 , u_logic|Ojebx6, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~17 , u_logic|HWDATA~17, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~18 , u_logic|HWDATA~18, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector12~0 , Interconncet|SlaveMUX|Selector12~0, CortexM0_SoC, 1
instance = comp, \u_logic|Seohu6~2 , u_logic|Seohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kakax6 , u_logic|Kakax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pithu6~1 , u_logic|Pithu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pithu6~0 , u_logic|Pithu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pithu6~2 , u_logic|Pithu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jckax6 , u_logic|Jckax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pyjiu6~0 , u_logic|Pyjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z63iu6~1 , u_logic|Z63iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ncjiu6~0 , u_logic|Ncjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ucjiu6~0 , u_logic|Ucjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rzjiu6~0 , u_logic|Rzjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ucjiu6~1 , u_logic|Ucjiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zbjiu6 , u_logic|Zbjiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Xajiu6~0 , u_logic|Xajiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y7jiu6~2 , u_logic|Y7jiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Y7jiu6~3 , u_logic|Y7jiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Y7jiu6~1 , u_logic|Y7jiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V9jiu6~0 , u_logic|V9jiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y7jiu6~0 , u_logic|Y7jiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y7jiu6~4 , u_logic|Y7jiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Y7jiu6~5 , u_logic|Y7jiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Y7jiu6~6 , u_logic|Y7jiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|U1kpw6 , u_logic|U1kpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Owpow6~0 , u_logic|Owpow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ej3ju6~0 , u_logic|Ej3ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Avcow6~2 , u_logic|Avcow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ycliu6~2 , u_logic|Ycliu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Y4fiu6~0 , u_logic|Y4fiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y4fiu6~1 , u_logic|Y4fiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y4fiu6~2 , u_logic|Y4fiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ctthu6~0 , u_logic|Ctthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ctthu6~1 , u_logic|Ctthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ijiax6 , u_logic|Ijiax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gcrow6~1 , u_logic|Gcrow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gcrow6~2 , u_logic|Gcrow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|U6piu6~0 , u_logic|U6piu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jm7iu6 , u_logic|Jm7iu6, CortexM0_SoC, 1
instance = comp, \u_logic|N1vhu6~0 , u_logic|N1vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N1vhu6~1 , u_logic|N1vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jpmpw6 , u_logic|Jpmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|E3kiu6~0 , u_logic|E3kiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Agjiu6~0 , u_logic|Agjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Agjiu6~1 , u_logic|Agjiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Agjiu6~2 , u_logic|Agjiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Agjiu6~3 , u_logic|Agjiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wrjiu6~0 , u_logic|Wrjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Agjiu6~4 , u_logic|Agjiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Rskax6 , u_logic|Rskax6, CortexM0_SoC, 1
instance = comp, \u_logic|Mkliu6~0 , u_logic|Mkliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Npypw6~0 , u_logic|Npypw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lnliu6~0 , u_logic|Lnliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Npypw6~1 , u_logic|Npypw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Npypw6~2 , u_logic|Npypw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Npypw6 , u_logic|Npypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Qcaiu6~5 , u_logic|Qcaiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Serax6 , u_logic|Serax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ot5ju6~1 , u_logic|Ot5ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ot5ju6~3 , u_logic|Ot5ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ot5ju6~0 , u_logic|Ot5ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ot5ju6~2 , u_logic|Ot5ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ot5ju6~4 , u_logic|Ot5ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ot5ju6~5 , u_logic|Ot5ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~2 , u_logic|HWDATA~2, CortexM0_SoC, 1
instance = comp, \u_logic|M9qow6~0 , u_logic|M9qow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M9qow6~1 , u_logic|M9qow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|M9qow6~2 , u_logic|M9qow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|M9qow6~3 , u_logic|M9qow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|M9qow6~4 , u_logic|M9qow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|M9qow6~5 , u_logic|M9qow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Rekbx6~2 , u_logic|Rekbx6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rekbx6 , u_logic|Rekbx6, CortexM0_SoC, 1
instance = comp, \cpuresetn~0 , cpuresetn~0, CortexM0_SoC, 1
instance = comp, \cpuresetn~clkctrl , cpuresetn~clkctrl, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|size_reg[3] , RAMDATA_Interface|size_reg[3], CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|BRAM_WRITE[3]~1 , RAMDATA_Interface|BRAM_WRITE[3]~1, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector9~0 , Interconncet|SlaveMUX|Selector9~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ufohu6~2 , u_logic|Ufohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qyjax6 , u_logic|Qyjax6, CortexM0_SoC, 1
instance = comp, \u_logic|V5vhu6~1 , u_logic|V5vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V5vhu6~0 , u_logic|V5vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V5vhu6~2 , u_logic|V5vhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P0kax6 , u_logic|P0kax6, CortexM0_SoC, 1
instance = comp, \u_logic|P91ju6~3 , u_logic|P91ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|P91ju6~2 , u_logic|P91ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P91ju6~4 , u_logic|P91ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Fb1ju6~0 , u_logic|Fb1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zp6ow6~0 , u_logic|Zp6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ir6ow6~2 , u_logic|Ir6ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zp6ow6~1 , u_logic|Zp6ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Shopw6 , u_logic|Shopw6, CortexM0_SoC, 1
instance = comp, \u_logic|U9now6~0 , u_logic|U9now6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E90iu6~2 , u_logic|E90iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|E90iu6~1 , u_logic|E90iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E90iu6~0 , u_logic|E90iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E90iu6~3 , u_logic|E90iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|E90iu6~4 , u_logic|E90iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Hl0iu6~4 , u_logic|Hl0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Jf7pw6~0 , u_logic|Jf7pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iiliu6~0 , u_logic|Iiliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iiliu6~1 , u_logic|Iiliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y57pw6~0 , u_logic|Y57pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR~12 , u_logic|HADDR~12, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|WideOr1~0 , RAMDATA_Interface|WideOr1~0, CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|size_reg[2] , RAMDATA_Interface|size_reg[2], CortexM0_SoC, 1
instance = comp, \RAMDATA_Interface|BRAM_WRITE[2]~3 , RAMDATA_Interface|BRAM_WRITE[2]~3, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector16~0 , Interconncet|SlaveMUX|Selector16~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mbohu6~2 , u_logic|Mbohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tujbx6 , u_logic|Tujbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Nhthu6~1 , u_logic|Nhthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nhthu6~2 , u_logic|Nhthu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nhthu6~0 , u_logic|Nhthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nhthu6~3 , u_logic|Nhthu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|S7mpw6 , u_logic|S7mpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ef7ju6~2 , u_logic|Ef7ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ef7ju6~3 , u_logic|Ef7ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6~9 , u_logic|Qbfpw6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6~10 , u_logic|Qbfpw6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Qbfpw6~11 , u_logic|Qbfpw6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Ojohu6~0 , u_logic|Ojohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ojohu6~1 , u_logic|Ojohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ojohu6~2 , u_logic|Ojohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nyhax6 , u_logic|Nyhax6, CortexM0_SoC, 1
instance = comp, \u_logic|M2biu6~2 , u_logic|M2biu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Z7vhu6~0 , u_logic|Z7vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z7vhu6~1 , u_logic|Z7vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Z7vhu6~2 , u_logic|Z7vhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Halax6 , u_logic|Halax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rqthu6~0 , u_logic|Rqthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rqthu6~1 , u_logic|Rqthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rqthu6~2 , u_logic|Rqthu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qakbx6 , u_logic|Qakbx6, CortexM0_SoC, 1
instance = comp, \u_logic|J1mow6~0 , u_logic|J1mow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sgziu6~0 , u_logic|Sgziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gtohu6~0 , u_logic|Gtohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gtohu6~1 , u_logic|Gtohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gtohu6~2 , u_logic|Gtohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Lerpw6 , u_logic|Lerpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ob3pw6~1 , u_logic|Ob3pw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ob3pw6~2 , u_logic|Ob3pw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ob3pw6~3 , u_logic|Ob3pw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Vs7iu6~0 , u_logic|Vs7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ve7iu6~0 , u_logic|Ve7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H4bax6~0 , u_logic|H4bax6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H4bax6 , u_logic|H4bax6, CortexM0_SoC, 1
instance = comp, \u_logic|Vs7iu6~1 , u_logic|Vs7iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vs7iu6~2 , u_logic|Vs7iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ct7iu6~1 , u_logic|Ct7iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ct7iu6~0 , u_logic|Ct7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Os7iu6~0 , u_logic|Os7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pexpw6 , u_logic|Pexpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Tbohu6~2 , u_logic|Tbohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Usjbx6 , u_logic|Usjbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Uhthu6~1 , u_logic|Uhthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uhthu6~2 , u_logic|Uhthu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uhthu6~0 , u_logic|Uhthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uhthu6~3 , u_logic|Uhthu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Irmpw6 , u_logic|Irmpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Rnbow6~0 , u_logic|Rnbow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rnbow6~1 , u_logic|Rnbow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Dzvpw6 , u_logic|Dzvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Lp4ju6~0 , u_logic|Lp4ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R65ju6~0 , u_logic|R65ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|R65ju6~2 , u_logic|R65ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|R65ju6~1 , u_logic|R65ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|R65ju6~3 , u_logic|R65ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|R65ju6~4 , u_logic|R65ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|R65ju6~5 , u_logic|R65ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Idfpw6[31] , u_logic|Idfpw6[31], CortexM0_SoC, 1
instance = comp, \u_logic|B83pw6~0 , u_logic|B83pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B83pw6~2 , u_logic|B83pw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sz3qw6~0 , u_logic|Sz3qw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sz3qw6 , u_logic|Sz3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Rw8iu6~0 , u_logic|Rw8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bz4iu6~0 , u_logic|Bz4iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H5vhu6~0 , u_logic|H5vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gfvhu6~1 , u_logic|Gfvhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H5vhu6~1 , u_logic|H5vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E6iax6 , u_logic|E6iax6, CortexM0_SoC, 1
instance = comp, \u_logic|Swjbx6 , u_logic|Swjbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Gfvhu6~0 , u_logic|Gfvhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gfvhu6~2 , u_logic|Gfvhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Dxvpw6 , u_logic|Dxvpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Srbow6~0 , u_logic|Srbow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Srbow6 , u_logic|Srbow6, CortexM0_SoC, 1
instance = comp, \u_logic|Ac1ju6 , u_logic|Ac1ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Da1ju6~0 , u_logic|Da1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z71ju6~1 , u_logic|Z71ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Z71ju6~0 , u_logic|Z71ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z71ju6~2 , u_logic|Z71ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wxjpw6 , u_logic|Wxjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Hq9pw6~0 , u_logic|Hq9pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mm4ju6~3 , u_logic|Mm4ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Mp9pw6~0 , u_logic|Mp9pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mm4ju6~2 , u_logic|Mm4ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mm4ju6~4 , u_logic|Mm4ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Xm0iu6~6 , u_logic|Xm0iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Fjmiu6~2 , u_logic|Fjmiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fjmiu6~0 , u_logic|Fjmiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fjmiu6~1 , u_logic|Fjmiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fjmiu6~3 , u_logic|Fjmiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Rimiu6 , u_logic|Rimiu6, CortexM0_SoC, 1
instance = comp, \u_logic|S18ax6 , u_logic|S18ax6, CortexM0_SoC, 1
instance = comp, \u_logic|T39ju6~1 , u_logic|T39ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|T39ju6~3 , u_logic|T39ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|T39ju6~2 , u_logic|T39ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|T39ju6~0 , u_logic|T39ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T39ju6~4 , u_logic|T39ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|T39ju6~5 , u_logic|T39ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Bp0pw6~0 , u_logic|Bp0pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HWDATA~45 , u_logic|HWDATA~45, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector20~0 , Interconncet|SlaveMUX|Selector20~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wgvhu6~0 , u_logic|Wgvhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dhohu6~2 , u_logic|Dhohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sgjax6 , u_logic|Sgjax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add2~14 , u_logic|Add2~14, CortexM0_SoC, 1
instance = comp, \u_logic|T4vhu6~0 , u_logic|T4vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T4vhu6~1 , u_logic|T4vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W0jax6 , u_logic|W0jax6, CortexM0_SoC, 1
instance = comp, \u_logic|Add2~16 , u_logic|Add2~16, CortexM0_SoC, 1
instance = comp, \u_logic|A5vhu6~0 , u_logic|A5vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A5vhu6~1 , u_logic|A5vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W2jax6 , u_logic|W2jax6, CortexM0_SoC, 1
instance = comp, \u_logic|Wgvhu6~1 , u_logic|Wgvhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wgvhu6~2 , u_logic|Wgvhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|P14qw6 , u_logic|P14qw6, CortexM0_SoC, 1
instance = comp, \u_logic|T85iu6~0 , u_logic|T85iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qg7ow6~0 , u_logic|Qg7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xuyiu6~0 , u_logic|Xuyiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Atyiu6~0 , u_logic|Atyiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bxyiu6~0 , u_logic|Bxyiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nsaiu6~0 , u_logic|Nsaiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lvyiu6~2 , u_logic|Lvyiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bqyiu6~1 , u_logic|Bqyiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gfaow6~0 , u_logic|Gfaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bqyiu6~4 , u_logic|Bqyiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Svyiu6~0 , u_logic|Svyiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bqyiu6~2 , u_logic|Bqyiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bqyiu6~3 , u_logic|Bqyiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Hbbow6~0 , u_logic|Hbbow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M4aow6~0 , u_logic|M4aow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mdziu6~0 , u_logic|Mdziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mdziu6~1 , u_logic|Mdziu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bqyiu6~5 , u_logic|Bqyiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Bqyiu6~6 , u_logic|Bqyiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|E9ziu6~1 , u_logic|E9ziu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E9ziu6~0 , u_logic|E9ziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E9ziu6~2 , u_logic|E9ziu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fzyiu6~7 , u_logic|Fzyiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|R7cpw6~0 , u_logic|R7cpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S9ziu6~0 , u_logic|S9ziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fzyiu6~4 , u_logic|Fzyiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Fzyiu6~8 , u_logic|Fzyiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Tzyiu6~3 , u_logic|Tzyiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|V0ziu6~0 , u_logic|V0ziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tzyiu6~2 , u_logic|Tzyiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bqyiu6~0 , u_logic|Bqyiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Faapw6~0 , u_logic|Faapw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yp0ju6~0 , u_logic|Yp0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W4ziu6~3 , u_logic|W4ziu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|H7ziu6~1 , u_logic|H7ziu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wh0ju6~0 , u_logic|Wh0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H7ziu6~0 , u_logic|H7ziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W4ziu6~2 , u_logic|W4ziu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fzyiu6~6 , u_logic|Fzyiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Fzyiu6~5 , u_logic|Fzyiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Y5ziu6~0 , u_logic|Y5ziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y5ziu6~1 , u_logic|Y5ziu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yu2ju6~0 , u_logic|Yu2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jj2ju6~2 , u_logic|Jj2ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qj2ju6~0 , u_logic|Qj2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qj2ju6~1 , u_logic|Qj2ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lk2ju6~0 , u_logic|Lk2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jj2ju6~0 , u_logic|Jj2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jj2ju6~1 , u_logic|Jj2ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cj2ju6 , u_logic|Cj2ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Nzoiu6 , u_logic|Nzoiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Pl3ju6 , u_logic|Pl3ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Y5ziu6~2 , u_logic|Y5ziu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bqyiu6~7 , u_logic|Bqyiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Bqyiu6~8 , u_logic|Bqyiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Vgjpw6 , u_logic|Vgjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ic5ju6~1 , u_logic|Ic5ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tx8iu6~5 , u_logic|Tx8iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Cmlax6 , u_logic|Cmlax6, CortexM0_SoC, 1
instance = comp, \u_logic|Go0iu6~1 , u_logic|Go0iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Go0iu6~0 , u_logic|Go0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Go0iu6~2 , u_logic|Go0iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Go0iu6~3 , u_logic|Go0iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Mm4ju6~5 , u_logic|Mm4ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Go0iu6~4 , u_logic|Go0iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ay8iu6~0 , u_logic|Ay8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ma3pw6~0 , u_logic|Ma3pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z18iu6~0 , u_logic|Z18iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xipiu6~0 , u_logic|Xipiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|HTRANS~1 , u_logic|HTRANS~1, CortexM0_SoC, 1
instance = comp, \u_logic|B83pw6~1 , u_logic|B83pw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|B83pw6~3 , u_logic|B83pw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|HTRANS~2 , u_logic|HTRANS~2, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|write_en , RAMCODE_Interface|write_en, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|wr_en_reg , RAMCODE_Interface|wr_en_reg, CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|size_reg[1] , RAMCODE_Interface|size_reg[1], CortexM0_SoC, 1
instance = comp, \RAMCODE_Interface|BRAM_WRITE[1]~2 , RAMCODE_Interface|BRAM_WRITE[1]~2, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector23~0 , Interconncet|SlaveMUX|Selector23~0, CortexM0_SoC, 1
instance = comp, \u_logic|F4vhu6~0 , u_logic|F4vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F4vhu6~1 , u_logic|F4vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wwiax6 , u_logic|Wwiax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pghow6~1 , u_logic|Pghow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|X5phu6~0 , u_logic|X5phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Daiax6 , u_logic|Daiax6, CortexM0_SoC, 1
instance = comp, \u_logic|Uloiu6~0 , u_logic|Uloiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uzaiu6~0 , u_logic|Uzaiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uzaiu6~1 , u_logic|Uzaiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yifiu6~0 , u_logic|Yifiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S0vhu6~0 , u_logic|S0vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S0vhu6~1 , u_logic|S0vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pcrpw6 , u_logic|Pcrpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Knbow6 , u_logic|Knbow6, CortexM0_SoC, 1
instance = comp, \u_logic|F9vpw6 , u_logic|F9vpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Yzcpw6~0 , u_logic|Yzcpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Q2dpw6~0 , u_logic|Q2dpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|V1dpw6~0 , u_logic|V1dpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yzcpw6~1 , u_logic|Yzcpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Iycpw6~0 , u_logic|Iycpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iycpw6~1 , u_logic|Iycpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Iycpw6~2 , u_logic|Iycpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Iycpw6~3 , u_logic|Iycpw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Iycpw6~4 , u_logic|Iycpw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Nxcpw6~0 , u_logic|Nxcpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cmziu6~0 , u_logic|Cmziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Esohu6~0 , u_logic|Esohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Esohu6~1 , u_logic|Esohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Esohu6~2 , u_logic|Esohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Equpw6 , u_logic|Equpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~8 , u_logic|Tugpw6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Tugpw6~9 , u_logic|Tugpw6~9, CortexM0_SoC, 1
instance = comp, \u_logic|HADDR[7]~4 , u_logic|HADDR[7]~4, CortexM0_SoC, 1
instance = comp, \u_logic|G89iu6~0 , u_logic|G89iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ztupw6 , u_logic|Ztupw6, CortexM0_SoC, 1
instance = comp, \u_logic|V59iu6~2 , u_logic|V59iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hyuhu6~0 , u_logic|Hyuhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C1wpw6 , u_logic|C1wpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fr7iu6~0 , u_logic|Fr7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rhvhu6~1 , u_logic|Rhvhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yhvhu6~0 , u_logic|Yhvhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W8hbx6 , u_logic|W8hbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Rhvhu6~2 , u_logic|Rhvhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Khohu6~2 , u_logic|Khohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sejax6 , u_logic|Sejax6, CortexM0_SoC, 1
instance = comp, \u_logic|Rhvhu6~0 , u_logic|Rhvhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rhvhu6~3 , u_logic|Rhvhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|U9ypw6 , u_logic|U9ypw6, CortexM0_SoC, 1
instance = comp, \u_logic|J9kiu6~0 , u_logic|J9kiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Awoiu6~0 , u_logic|Awoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W29iu6~2 , u_logic|W29iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xxoiu6~1 , u_logic|Xxoiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xxoiu6~0 , u_logic|Xxoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xxoiu6~2 , u_logic|Xxoiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vwoiu6~0 , u_logic|Vwoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jxoiu6~0 , u_logic|Jxoiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W29iu6~0 , u_logic|W29iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A3piu6~3 , u_logic|A3piu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|A3piu6~2 , u_logic|A3piu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|A3piu6~5 , u_logic|A3piu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|A3piu6~4 , u_logic|A3piu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|W29iu6 , u_logic|W29iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Jl8iu6~2 , u_logic|Jl8iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Dgphu6~0 , u_logic|Dgphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dgphu6~1 , u_logic|Dgphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Tooiu6~0 , u_logic|Tooiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dgphu6~2 , u_logic|Dgphu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Usnpw6 , u_logic|Usnpw6, CortexM0_SoC, 1
instance = comp, \u_logic|R65ju6~6 , u_logic|R65ju6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Add4~56 , u_logic|Add4~56, CortexM0_SoC, 1
instance = comp, \u_logic|Ef1iu6~0 , u_logic|Ef1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ef1iu6~1 , u_logic|Ef1iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wi7iu6~0 , u_logic|Wi7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wi7iu6~1 , u_logic|Wi7iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W99iu6~0 , u_logic|W99iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W5ypw6 , u_logic|W5ypw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ar1iu6~5 , u_logic|Ar1iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Wahbx6 , u_logic|Wahbx6, CortexM0_SoC, 1
instance = comp, \u_logic|M2wiu6~2 , u_logic|M2wiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|C4wiu6~0 , u_logic|C4wiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M2wiu6~3 , u_logic|M2wiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|M2wiu6~4 , u_logic|M2wiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|M2wiu6~5 , u_logic|M2wiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|F2wiu6~0 , u_logic|F2wiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z6phu6~1 , u_logic|Z6phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rr3qw6 , u_logic|Rr3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|R32iu6~0 , u_logic|R32iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y32iu6~0 , u_logic|Y32iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M1yhu6~0 , u_logic|M1yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M1yhu6~1 , u_logic|M1yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wt3qw6 , u_logic|Wt3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Nv3qw6 , u_logic|Nv3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|M94iu6~0 , u_logic|M94iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cq3qw6 , u_logic|Cq3qw6, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal2~2 , Interconncet|Decoder|Equal2~2, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|hsel_reg[3] , Interconncet|SlaveMUX|hsel_reg[3], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Decoder0~0 , Interconncet|SlaveMUX|Decoder0~0, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector5~0 , Interconncet|SlaveMUX|Selector5~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wgohu6~2 , u_logic|Wgohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Sijax6 , u_logic|Sijax6, CortexM0_SoC, 1
instance = comp, \u_logic|E0vhu6~0 , u_logic|E0vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|E0vhu6~1 , u_logic|E0vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|E0vhu6~2 , u_logic|E0vhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Skjax6 , u_logic|Skjax6, CortexM0_SoC, 1
instance = comp, \u_logic|Xm8ow6~0 , u_logic|Xm8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xm8ow6~3 , u_logic|Xm8ow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Xm8ow6~4 , u_logic|Xm8ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Xm8ow6~1 , u_logic|Xm8ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xm8ow6~2 , u_logic|Xm8ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ol8ow6~0 , u_logic|Ol8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dj8ow6~0 , u_logic|Dj8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dj8ow6~1 , u_logic|Dj8ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vl8ow6~0 , u_logic|Vl8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eg8ow6~0 , u_logic|Eg8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eg8ow6~1 , u_logic|Eg8ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xjbow6 , u_logic|Xjbow6, CortexM0_SoC, 1
instance = comp, \u_logic|Eg8ow6~2 , u_logic|Eg8ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|My8ow6~0 , u_logic|My8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qrohu6~0 , u_logic|Qrohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qrohu6~1 , u_logic|Qrohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qrohu6~2 , u_logic|Qrohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zdbow6~0 , u_logic|Zdbow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fy8ow6~5 , u_logic|Fy8ow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Fy8ow6~4 , u_logic|Fy8ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Qrohu6~3 , u_logic|Qrohu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Os8ow6~0 , u_logic|Os8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ct8ow6~0 , u_logic|Ct8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Os8ow6~1 , u_logic|Os8ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gv8ow6~0 , u_logic|Gv8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Re6ow6~0 , u_logic|Re6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gv8ow6~1 , u_logic|Gv8ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gv8ow6~2 , u_logic|Gv8ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zu8ow6~0 , u_logic|Zu8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qrohu6~4 , u_logic|Qrohu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Qrohu6~5 , u_logic|Qrohu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Xxupw6 , u_logic|Xxupw6, CortexM0_SoC, 1
instance = comp, \u_logic|F3apw6~3 , u_logic|F3apw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|F3apw6~4 , u_logic|F3apw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|F3apw6~2 , u_logic|F3apw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|A3iiu6 , u_logic|A3iiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Dx0iu6~0 , u_logic|Dx0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dx0iu6~1 , u_logic|Dx0iu6~1, CortexM0_SoC, 1
instance = comp, \Interconncet|Decoder|Equal0~17 , Interconncet|Decoder|Equal0~17, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|hsel_reg[4] , Interconncet|SlaveMUX|hsel_reg[4], CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Decoder0~1 , Interconncet|SlaveMUX|Decoder0~1, CortexM0_SoC, 1
instance = comp, \Interconncet|SlaveMUX|Selector3~0 , Interconncet|SlaveMUX|Selector3~0, CortexM0_SoC, 1
instance = comp, \u_logic|J59ax6 , u_logic|J59ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Y8wiu6~0 , u_logic|Y8wiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y8wiu6~1 , u_logic|Y8wiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y8wiu6~4 , u_logic|Y8wiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Y8wiu6~2 , u_logic|Y8wiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Y8wiu6~3 , u_logic|Y8wiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Y8wiu6~5 , u_logic|Y8wiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|R8wiu6~0 , u_logic|R8wiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S6phu6~1 , u_logic|S6phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|X42qw6 , u_logic|X42qw6, CortexM0_SoC, 1
instance = comp, \u_logic|T1yhu6~0 , u_logic|T1yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T1yhu6~1 , u_logic|T1yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|C72qw6 , u_logic|C72qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ra2qw6 , u_logic|Ra2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|T94iu6 , u_logic|T94iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Wc2qw6 , u_logic|Wc2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|HTRANS~0 , u_logic|HTRANS~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gp6iu6~0 , u_logic|Gp6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Le2qw6 , u_logic|Le2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Q4wiu6~0 , u_logic|Q4wiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zg7iu6~0 , u_logic|Zg7iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hz9ax6 , u_logic|Hz9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|X5bax6~feeder , u_logic|X5bax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|X5bax6 , u_logic|X5bax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cppiu6~2 , u_logic|Cppiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Qw4iu6~0 , u_logic|Qw4iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|X6vhu6~0 , u_logic|X6vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xnbax6 , u_logic|Xnbax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cppiu6~1 , u_logic|Cppiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cppiu6~3 , u_logic|Cppiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|L2bax6 , u_logic|L2bax6, CortexM0_SoC, 1
instance = comp, \u_logic|Cppiu6~4 , u_logic|Cppiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Cppiu6~5 , u_logic|Cppiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Cppiu6~6 , u_logic|Cppiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Cppiu6~0 , u_logic|Cppiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cppiu6~7 , u_logic|Cppiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Nephu6~0 , u_logic|Nephu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nephu6~2 , u_logic|Nephu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L9bbx6 , u_logic|L9bbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Grxhu6~0 , u_logic|Grxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Grxhu6~1 , u_logic|Grxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Grxhu6~2 , u_logic|Grxhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W6ipw6 , u_logic|W6ipw6, CortexM0_SoC, 1
instance = comp, \u_logic|M8ipw6 , u_logic|M8ipw6, CortexM0_SoC, 1
instance = comp, \u_logic|O34iu6 , u_logic|O34iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Dugax6~feeder , u_logic|Dugax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Dugax6 , u_logic|Dugax6, CortexM0_SoC, 1
instance = comp, \u_logic|P23qw6~1 , u_logic|P23qw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|D8xhu6~0 , u_logic|D8xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P23qw6 , u_logic|P23qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Pg3qw6~1 , u_logic|Pg3qw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W7xhu6~0 , u_logic|W7xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pg3qw6 , u_logic|Pg3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Bf3qw6~1 , u_logic|Bf3qw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|P7xhu6~0 , u_logic|P7xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bf3qw6 , u_logic|Bf3qw6, CortexM0_SoC, 1
instance = comp, \u_logic|I7xhu6~0 , u_logic|I7xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vn9bx6 , u_logic|Vn9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Edphu6~2 , u_logic|Edphu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Edphu6~3 , u_logic|Edphu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Edphu6~11 , u_logic|Edphu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Edphu6~4 , u_logic|Edphu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Edphu6~5 , u_logic|Edphu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Edphu6~6 , u_logic|Edphu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Tc9bx6 , u_logic|Tc9bx6, CortexM0_SoC, 1
instance = comp, \u_logic|Edphu6~7 , u_logic|Edphu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Edphu6~8 , u_logic|Edphu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Edphu6~9 , u_logic|Edphu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Edphu6~10 , u_logic|Edphu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Vefax6 , u_logic|Vefax6, CortexM0_SoC, 1
instance = comp, \u_logic|Gylpw6~0 , u_logic|Gylpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gylpw6~1 , u_logic|Gylpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gylpw6 , u_logic|Gylpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Dtxhu6~0 , u_logic|Dtxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Dtxhu6~2 , u_logic|Dtxhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zgfax6 , u_logic|Zgfax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ne3iu6~0 , u_logic|Ne3iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Okfax6 , u_logic|Okfax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qq3iu6 , u_logic|Qq3iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Nmfax6 , u_logic|Nmfax6, CortexM0_SoC, 1
instance = comp, \u_logic|Bo1iu6~1 , u_logic|Bo1iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|B8phu6~4 , u_logic|B8phu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|B8phu6~3 , u_logic|B8phu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|G79ax6 , u_logic|G79ax6, CortexM0_SoC, 1
instance = comp, \u_logic|E7vhu6~0 , u_logic|E7vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nj2qw6 , u_logic|Nj2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|B8phu6~1 , u_logic|B8phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|B8phu6~2 , u_logic|B8phu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|B8phu6~5 , u_logic|B8phu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|B8phu6~0 , u_logic|B8phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|B8phu6~6 , u_logic|B8phu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|B8phu6~7 , u_logic|B8phu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|B8phu6~8 , u_logic|B8phu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Fl2qw6 , u_logic|Fl2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|K0yhu6~0 , u_logic|K0yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K0yhu6~1 , u_logic|K0yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kn2qw6 , u_logic|Kn2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|I13iu6~1 , u_logic|I13iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I13iu6~0 , u_logic|I13iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I13iu6 , u_logic|I13iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Qynpw6 , u_logic|Qynpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vk1iu6~0 , u_logic|Vk1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vk1iu6~1 , u_logic|Vk1iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vk1iu6 , u_logic|Vk1iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Sdphu6~0 , u_logic|Sdphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Joqiu6~1 , u_logic|Joqiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lbbax6~feeder , u_logic|Lbbax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Lbbax6 , u_logic|Lbbax6, CortexM0_SoC, 1
instance = comp, \u_logic|Joqiu6~3 , u_logic|Joqiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Tt9ax6 , u_logic|Tt9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Joqiu6~2 , u_logic|Joqiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Joqiu6~5 , u_logic|Joqiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Joqiu6~4 , u_logic|Joqiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Joqiu6~6 , u_logic|Joqiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Joqiu6~7 , u_logic|Joqiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Joqiu6~0 , u_logic|Joqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Coqiu6~0 , u_logic|Coqiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sdphu6~1 , u_logic|Sdphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V53qw6 , u_logic|V53qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Psxhu6~0 , u_logic|Psxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Psxhu6~1 , u_logic|Psxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Z73qw6 , u_logic|Z73qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Nrxhu6~0 , u_logic|Nrxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nrxhu6~1 , u_logic|Nrxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|A5ipw6 , u_logic|A5ipw6, CortexM0_SoC, 1
instance = comp, \u_logic|Xd1ju6~0 , u_logic|Xd1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ow3iu6~1 , u_logic|Ow3iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xj3iu6~0 , u_logic|Xj3iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fj1iu6 , u_logic|Fj1iu6, CortexM0_SoC, 1
instance = comp, \u_logic|J3yhu6~0 , u_logic|J3yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J3yhu6~1 , u_logic|J3yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ry2qw6 , u_logic|Ry2qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Hmriu6~2 , u_logic|Hmriu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hmriu6~3 , u_logic|Hmriu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Hmriu6~4 , u_logic|Hmriu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Hmriu6~0 , u_logic|Hmriu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bq9ax6 , u_logic|Bq9ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Hmriu6~1 , u_logic|Hmriu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hmriu6~5 , u_logic|Hmriu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Hmriu6~6 , u_logic|Hmriu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Xcphu6~0 , u_logic|Xcphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xcphu6~1 , u_logic|Xcphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nckbx6 , u_logic|Nckbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ok1iu6~0 , u_logic|Ok1iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C3yhu6~0 , u_logic|C3yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C3yhu6~1 , u_logic|C3yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Yzlpw6 , u_logic|Yzlpw6, CortexM0_SoC, 1
instance = comp, \u_logic|T33iu6~0 , u_logic|T33iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pifax6 , u_logic|Pifax6, CortexM0_SoC, 1
instance = comp, \u_logic|H43iu6~0 , u_logic|H43iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J0gax6 , u_logic|J0gax6, CortexM0_SoC, 1
instance = comp, \u_logic|Jp4iu6~0 , u_logic|Jp4iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M24iu6~2 , u_logic|M24iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fn4iu6~2 , u_logic|Fn4iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vqgax6 , u_logic|Vqgax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fvviu6~2 , u_logic|Fvviu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fvviu6~5 , u_logic|Fvviu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Nfgax6 , u_logic|Nfgax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fvviu6~3 , u_logic|Fvviu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Fvviu6~8 , u_logic|Fvviu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Fvviu6~4 , u_logic|Fvviu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Fvviu6~6 , u_logic|Fvviu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Fvviu6~7 , u_logic|Fvviu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|G7phu6~0 , u_logic|G7phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G7phu6~1 , u_logic|G7phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Idqpw6 , u_logic|Idqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|F1yhu6~1 , u_logic|F1yhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|F1yhu6~0 , u_logic|F1yhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|F1yhu6~2 , u_logic|F1yhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Nfqpw6 , u_logic|Nfqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ehqpw6 , u_logic|Ehqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Yfxhu6~0 , u_logic|Yfxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cjqpw6 , u_logic|Cjqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|C53iu6~4 , u_logic|C53iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|C53iu6~2 , u_logic|C53iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|C53iu6~3 , u_logic|C53iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Nrqpw6 , u_logic|Nrqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|I47iu6~0 , u_logic|I47iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hm6iu6~0 , u_logic|Hm6iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D43qw6 , u_logic|D43qw6, CortexM0_SoC, 1
instance = comp, \u_logic|Ur4iu6 , u_logic|Ur4iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Fjfiu6~0 , u_logic|Fjfiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zyaiu6~0 , u_logic|Zyaiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tvaiu6~0 , u_logic|Tvaiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eyaiu6~0 , u_logic|Eyaiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Li5iu6~0 , u_logic|Li5iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Li5iu6~1 , u_logic|Li5iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I0biu6~1 , u_logic|I0biu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Li5iu6~2 , u_logic|Li5iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|G8vhu6~0 , u_logic|G8vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T8kbx6 , u_logic|T8kbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Zl1ju6~0 , u_logic|Zl1ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P2vhu6~0 , u_logic|P2vhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P2vhu6~1 , u_logic|P2vhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bciax6 , u_logic|Bciax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qmliu6~0 , u_logic|Qmliu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qmliu6~1 , u_logic|Qmliu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Vr8iu6~0 , u_logic|Vr8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nn8iu6~1 , u_logic|Nn8iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wo8iu6~0 , u_logic|Wo8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nn8iu6~0 , u_logic|Nn8iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nn8iu6~2 , u_logic|Nn8iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pzkpw6~4 , u_logic|Pzkpw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Pzkpw6~8 , u_logic|Pzkpw6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Pzkpw6~5 , u_logic|Pzkpw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Pzkpw6~6 , u_logic|Pzkpw6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Pzkpw6~7 , u_logic|Pzkpw6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Pzkpw6 , u_logic|Pzkpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Nfohu6~2 , u_logic|Nfohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|O2kax6 , u_logic|O2kax6, CortexM0_SoC, 1
instance = comp, \u_logic|Djthu6~1 , u_logic|Djthu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Djthu6~2 , u_logic|Djthu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Djthu6~0 , u_logic|Djthu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Djthu6~3 , u_logic|Djthu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|N4kax6 , u_logic|N4kax6, CortexM0_SoC, 1
instance = comp, \u_logic|Miohu6~0 , u_logic|Miohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jkhow6~0 , u_logic|Jkhow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Miohu6~1 , u_logic|Miohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|V6jax6 , u_logic|V6jax6, CortexM0_SoC, 1
instance = comp, \u_logic|Ikcpw6~0 , u_logic|Ikcpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xojiu6~0 , u_logic|Xojiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xojiu6~1 , u_logic|Xojiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Xojiu6~2 , u_logic|Xojiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N8aow6~3 , u_logic|N8aow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|N8aow6~2 , u_logic|N8aow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|H5aow6~2 , u_logic|H5aow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|H5aow6~3 , u_logic|H5aow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|H5aow6~1 , u_logic|H5aow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|H5aow6~0 , u_logic|H5aow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~4 , u_logic|Hr9ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ax1ju6~1 , u_logic|Ax1ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|A42ju6~0 , u_logic|A42ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tx9ow6~0 , u_logic|Tx9ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~3 , u_logic|Hr9ow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|S0aow6~1 , u_logic|S0aow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|S0aow6~0 , u_logic|S0aow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~8 , u_logic|Hr9ow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Zeaow6~0 , u_logic|Zeaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~7 , u_logic|Hr9ow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~9 , u_logic|Hr9ow6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Z0aow6~0 , u_logic|Z0aow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~10 , u_logic|Hr9ow6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Ay9ow6~0 , u_logic|Ay9ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ay9ow6~1 , u_logic|Ay9ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~6 , u_logic|Hr9ow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Vxaow6~0 , u_logic|Vxaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A5aow6~0 , u_logic|A5aow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bv9ow6~0 , u_logic|Bv9ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~5 , u_logic|Hr9ow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~11 , u_logic|Hr9ow6~11, CortexM0_SoC, 1
instance = comp, \u_logic|N8aow6~1 , u_logic|N8aow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Iv9ow6~0 , u_logic|Iv9ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~1 , u_logic|Hr9ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~2 , u_logic|Hr9ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~12 , u_logic|Hr9ow6~12, CortexM0_SoC, 1
instance = comp, \u_logic|G72ju6~2 , u_logic|G72ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|U8aow6~0 , u_logic|U8aow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U8aow6~1 , u_logic|U8aow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|U8aow6~2 , u_logic|U8aow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~0 , u_logic|Hr9ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Hr9ow6~13 , u_logic|Hr9ow6~13, CortexM0_SoC, 1
instance = comp, \u_logic|T1vpw6 , u_logic|T1vpw6, CortexM0_SoC, 1
instance = comp, \u_logic|V4apw6~0 , u_logic|V4apw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J5apw6~0 , u_logic|J5apw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ck9pw6~2 , u_logic|Ck9pw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L6apw6~4 , u_logic|L6apw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|D9apw6~0 , u_logic|D9apw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|St0ju6~0 , u_logic|St0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ck9pw6~0 , u_logic|Ck9pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ck9pw6~1 , u_logic|Ck9pw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|J5apw6~1 , u_logic|J5apw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ck9pw6~3 , u_logic|Ck9pw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|L18iu6~0 , u_logic|L18iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L18iu6~1 , u_logic|L18iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ck9pw6~4 , u_logic|Ck9pw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|J5apw6~2 , u_logic|J5apw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ck9pw6~5 , u_logic|Ck9pw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Edaiu6~0 , u_logic|Edaiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vygax6 , u_logic|Vygax6, CortexM0_SoC, 1
instance = comp, \u_logic|Bt3pw6~0 , u_logic|Bt3pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Er3pw6~2 , u_logic|Er3pw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L18iu6~2 , u_logic|L18iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ns3pw6~0 , u_logic|Ns3pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L18iu6~3 , u_logic|L18iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Qq3pw6~0 , u_logic|Qq3pw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L18iu6~4 , u_logic|L18iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|L18iu6~5 , u_logic|L18iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|W7cow6 , u_logic|W7cow6, CortexM0_SoC, 1
instance = comp, \u_logic|U8jax6 , u_logic|U8jax6, CortexM0_SoC, 1
instance = comp, \u_logic|Uy4iu6~0 , u_logic|Uy4iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uy4iu6~1 , u_logic|Uy4iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Acohu6~2 , u_logic|Acohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vqjbx6 , u_logic|Vqjbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Bithu6~1 , u_logic|Bithu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bithu6~2 , u_logic|Bithu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bithu6~0 , u_logic|Bithu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bithu6~3 , u_logic|Bithu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Wkipw6 , u_logic|Wkipw6, CortexM0_SoC, 1
instance = comp, \u_logic|Bkjiu6~0 , u_logic|Bkjiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Yryiu6~0 , u_logic|Yryiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J79ow6 , u_logic|J79ow6, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~10 , u_logic|J09ow6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Ia9ow6~0 , u_logic|Ia9ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~11 , u_logic|J09ow6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Q79ow6~0 , u_logic|Q79ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T41ju6~0 , u_logic|T41ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T41ju6~1 , u_logic|T41ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~12 , u_logic|J09ow6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Ke6ow6~0 , u_logic|Ke6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U29ow6 , u_logic|U29ow6, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~13 , u_logic|J09ow6~13, CortexM0_SoC, 1
instance = comp, \u_logic|W39ow6~4 , u_logic|W39ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~14 , u_logic|J09ow6~14, CortexM0_SoC, 1
instance = comp, \u_logic|O69ow6~0 , u_logic|O69ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~20 , u_logic|J09ow6~20, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~15 , u_logic|J09ow6~15, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~16 , u_logic|J09ow6~16, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~17 , u_logic|J09ow6~17, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~18 , u_logic|J09ow6~18, CortexM0_SoC, 1
instance = comp, \u_logic|Od9ow6~0 , u_logic|Od9ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Od9ow6~1 , u_logic|Od9ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Od9ow6~2 , u_logic|Od9ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~8 , u_logic|J09ow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|G29ow6~0 , u_logic|G29ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G29ow6~1 , u_logic|G29ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~12 , u_logic|Lf9ow6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~13 , u_logic|Lf9ow6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~15 , u_logic|Lf9ow6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~7 , u_logic|Lf9ow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~5 , u_logic|Lf9ow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~4 , u_logic|Lf9ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~6 , u_logic|Lf9ow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~8 , u_logic|Lf9ow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~10 , u_logic|Lf9ow6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Ng9ow6~4 , u_logic|Ng9ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~9 , u_logic|Lf9ow6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~11 , u_logic|Lf9ow6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Lf9ow6~14 , u_logic|Lf9ow6~14, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~9 , u_logic|J09ow6~9, CortexM0_SoC, 1
instance = comp, \u_logic|J09ow6~19 , u_logic|J09ow6~19, CortexM0_SoC, 1
instance = comp, \u_logic|Vzupw6 , u_logic|Vzupw6, CortexM0_SoC, 1
instance = comp, \u_logic|D1piu6~0 , u_logic|D1piu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lt0ju6~0 , u_logic|Lt0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~10 , u_logic|Nn0ju6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~9 , u_logic|Nn0ju6~9, CortexM0_SoC, 1
instance = comp, \u_logic|H51ju6~0 , u_logic|H51ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~12 , u_logic|Nn0ju6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~17 , u_logic|Nn0ju6~17, CortexM0_SoC, 1
instance = comp, \u_logic|H51ju6~1 , u_logic|H51ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~11 , u_logic|Nn0ju6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~13 , u_logic|Nn0ju6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~8 , u_logic|Nn0ju6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~16 , u_logic|Nn0ju6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~14 , u_logic|Nn0ju6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Wv0ju6~5 , u_logic|Wv0ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Wv0ju6~6 , u_logic|Wv0ju6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Tx0ju6~0 , u_logic|Tx0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tx0ju6~1 , u_logic|Tx0ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qz0ju6~0 , u_logic|Qz0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tx0ju6~2 , u_logic|Tx0ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Wv0ju6~4 , u_logic|Wv0ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Yp0ju6~2 , u_logic|Yp0ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Yp0ju6~3 , u_logic|Yp0ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Yp0ju6~4 , u_logic|Yp0ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~5 , u_logic|Nn0ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Yp0ju6~1 , u_logic|Yp0ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~6 , u_logic|Nn0ju6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~7 , u_logic|Nn0ju6~7, CortexM0_SoC, 1
instance = comp, \u_logic|D67ow6~0 , u_logic|D67ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~4 , u_logic|Nn0ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Nn0ju6~15 , u_logic|Nn0ju6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Yvjpw6 , u_logic|Yvjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Y92ju6~0 , u_logic|Y92ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Y92ju6~1 , u_logic|Y92ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Y92ju6~2 , u_logic|Y92ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J4xhu6~0 , u_logic|J4xhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J4xhu6~1 , u_logic|J4xhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ndpiu6~2 , u_logic|Ndpiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J4xhu6~3 , u_logic|J4xhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|J4xhu6~4 , u_logic|J4xhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~0 , u_logic|Bd5iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~1 , u_logic|Bd5iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~2 , u_logic|Bd5iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~3 , u_logic|Bd5iu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Og5iu6~0 , u_logic|Og5iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~22 , u_logic|Bd5iu6~22, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~21 , u_logic|Bd5iu6~21, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~20 , u_logic|Bd5iu6~20, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~18 , u_logic|Bd5iu6~18, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~17 , u_logic|Bd5iu6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~16 , u_logic|Bd5iu6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~15 , u_logic|Bd5iu6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~19 , u_logic|Bd5iu6~19, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~23 , u_logic|Bd5iu6~23, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~7 , u_logic|Bd5iu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~6 , u_logic|Bd5iu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~4 , u_logic|Bd5iu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~5 , u_logic|Bd5iu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~8 , u_logic|Bd5iu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~9 , u_logic|Bd5iu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~11 , u_logic|Bd5iu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~10 , u_logic|Bd5iu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~12 , u_logic|Bd5iu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~13 , u_logic|Bd5iu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Bd5iu6~14 , u_logic|Bd5iu6~14, CortexM0_SoC, 1
instance = comp, \u_logic|J4xhu6~2 , u_logic|J4xhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J4xhu6~5 , u_logic|J4xhu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Z9opw6 , u_logic|Z9opw6, CortexM0_SoC, 1
instance = comp, \u_logic|Y92ju6~3 , u_logic|Y92ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Y92ju6~4 , u_logic|Y92ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Buohu6~0 , u_logic|Buohu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sn8ow6~0 , u_logic|Sn8ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Buohu6~2 , u_logic|Buohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Z10ju6~0 , u_logic|Z10ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T32ju6~0 , u_logic|T32ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T32ju6~1 , u_logic|T32ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Buohu6~3 , u_logic|Buohu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|K22ju6~0 , u_logic|K22ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|W82ju6~0 , u_logic|W82ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Buohu6~1 , u_logic|Buohu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Buohu6~4 , u_logic|Buohu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Pf2ju6~0 , u_logic|Pf2ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ge2ju6~5 , u_logic|Ge2ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ge2ju6~2 , u_logic|Ge2ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ge2ju6~3 , u_logic|Ge2ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ge2ju6~4 , u_logic|Ge2ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Buohu6~5 , u_logic|Buohu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Ydopw6 , u_logic|Ydopw6, CortexM0_SoC, 1
instance = comp, \u_logic|Yljiu6 , u_logic|Yljiu6, CortexM0_SoC, 1
instance = comp, \u_logic|T50ju6~0 , u_logic|T50ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|J00ju6~4 , u_logic|J00ju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|A60ju6~6 , u_logic|A60ju6~6, CortexM0_SoC, 1
instance = comp, \u_logic|J00ju6~5 , u_logic|J00ju6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Rb0ju6~0 , u_logic|Rb0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G90ju6~0 , u_logic|G90ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fc0ju6~2 , u_logic|Fc0ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fc0ju6~0 , u_logic|Fc0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fc0ju6~1 , u_logic|Fc0ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fc0ju6~3 , u_logic|Fc0ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Pa0ju6~0 , u_logic|Pa0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G90ju6~1 , u_logic|G90ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|G90ju6~2 , u_logic|G90ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J00ju6~6 , u_logic|J00ju6~6, CortexM0_SoC, 1
instance = comp, \u_logic|J00ju6~7 , u_logic|J00ju6~7, CortexM0_SoC, 1
instance = comp, \u_logic|J00ju6~12 , u_logic|J00ju6~12, CortexM0_SoC, 1
instance = comp, \u_logic|J00ju6~8 , u_logic|J00ju6~8, CortexM0_SoC, 1
instance = comp, \u_logic|J00ju6~9 , u_logic|J00ju6~9, CortexM0_SoC, 1
instance = comp, \u_logic|J00ju6~10 , u_logic|J00ju6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Ki0ju6~3 , u_logic|Ki0ju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Ki0ju6~2 , u_logic|Ki0ju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Zf0ju6~0 , u_logic|Zf0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zf0ju6~1 , u_logic|Zf0ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Z80ju6~0 , u_logic|Z80ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Z80ju6~1 , u_logic|Z80ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|J00ju6~11 , u_logic|J00ju6~11, CortexM0_SoC, 1
instance = comp, \u_logic|W30ju6~0 , u_logic|W30ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rxziu6~0 , u_logic|Rxziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rxziu6~1 , u_logic|Rxziu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Luziu6~0 , u_logic|Luziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Xmziu6~9 , u_logic|Xmziu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Suziu6~5 , u_logic|Suziu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Suziu6~4 , u_logic|Suziu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Wpziu6~8 , u_logic|Wpziu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Xmziu6~2 , u_logic|Xmziu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xmziu6~3 , u_logic|Xmziu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Trziu6~0 , u_logic|Trziu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wpziu6~7 , u_logic|Wpziu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Wpziu6~6 , u_logic|Wpziu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Xmziu6~4 , u_logic|Xmziu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Xmziu6~5 , u_logic|Xmziu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Xmziu6~6 , u_logic|Xmziu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Xmziu6~7 , u_logic|Xmziu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Xmziu6~8 , u_logic|Xmziu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Xmziu6 , u_logic|Xmziu6, CortexM0_SoC, 1
instance = comp, \u_logic|Aujpw6 , u_logic|Aujpw6, CortexM0_SoC, 1
instance = comp, \u_logic|J71iu6~1 , u_logic|J71iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N39ax6 , u_logic|N39ax6, CortexM0_SoC, 1
instance = comp, \u_logic|Pkkbx6~feeder , u_logic|Pkkbx6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Pkkbx6 , u_logic|Pkkbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Ufkhu6~1 , u_logic|Ufkhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ufkhu6~0 , u_logic|Ufkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Tyaax6~feeder , u_logic|Tyaax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Tyaax6 , u_logic|Tyaax6, CortexM0_SoC, 1
instance = comp, \u_logic|Nv0iu6 , u_logic|Nv0iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ufkhu6~3 , u_logic|Ufkhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Avmhu6~2 , u_logic|Avmhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Chkhu6~2 , u_logic|Chkhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Equal1~3 , u_logic|Equal1~3, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~22 , u_logic|Kfpiu6~22, CortexM0_SoC, 1
instance = comp, \u_logic|Wlpiu6~0 , u_logic|Wlpiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~0 , u_logic|Kfpiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~1 , u_logic|Kfpiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Nhlhu6~0 , u_logic|Nhlhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Nhlhu6~1 , u_logic|Nhlhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~2 , u_logic|Kfpiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Equal1~0 , u_logic|Equal1~0, CortexM0_SoC, 1
instance = comp, \u_logic|ShiftLeft1~0 , u_logic|ShiftLeft1~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sdlhu6~0 , u_logic|Sdlhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sdlhu6~1 , u_logic|Sdlhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lclhu6~0 , u_logic|Lclhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Lclhu6~1 , u_logic|Lclhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~18 , u_logic|Kfpiu6~18, CortexM0_SoC, 1
instance = comp, \u_logic|Eblhu6~0 , u_logic|Eblhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eblhu6~1 , u_logic|Eblhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|W9lhu6~2 , u_logic|W9lhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|W9lhu6~4 , u_logic|W9lhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|W9lhu6~3 , u_logic|W9lhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~17 , u_logic|Kfpiu6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Gglhu6~0 , u_logic|Gglhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gglhu6~1 , u_logic|Gglhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zelhu6~0 , u_logic|Zelhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zelhu6~1 , u_logic|Zelhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~19 , u_logic|Kfpiu6~19, CortexM0_SoC, 1
instance = comp, \u_logic|I3lhu6~0 , u_logic|I3lhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I3lhu6~1 , u_logic|I3lhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|A2lhu6~0 , u_logic|A2lhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A2lhu6~1 , u_logic|A2lhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~13 , u_logic|Kfpiu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|S0lhu6~0 , u_logic|S0lhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|S0lhu6~1 , u_logic|S0lhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kzkhu6~0 , u_logic|Kzkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~12 , u_logic|Kfpiu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|G7lhu6~0 , u_logic|G7lhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|G7lhu6~1 , u_logic|G7lhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|O8lhu6~0 , u_logic|O8lhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|O8lhu6~1 , u_logic|O8lhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~15 , u_logic|Kfpiu6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Y5lhu6~0 , u_logic|Y5lhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ce1iu6~2 , u_logic|Ce1iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Ufkhu6~2 , u_logic|Ufkhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Q4lhu6~2 , u_logic|Q4lhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Equal1~2 , u_logic|Equal1~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~14 , u_logic|Kfpiu6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~16 , u_logic|Kfpiu6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~20 , u_logic|Kfpiu6~20, CortexM0_SoC, 1
instance = comp, \u_logic|Kx0iu6~0 , u_logic|Kx0iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uilhu6~0 , u_logic|Uilhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uilhu6~1 , u_logic|Uilhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kikhu6~2 , u_logic|Kikhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Equal1~1 , u_logic|Equal1~1, CortexM0_SoC, 1
instance = comp, \u_logic|Sjkhu6~0 , u_logic|Sjkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Alkhu6~0 , u_logic|Alkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Alkhu6~1 , u_logic|Alkhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Alkhu6~2 , u_logic|Alkhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~3 , u_logic|Kfpiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Imkhu6~0 , u_logic|Imkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Imkhu6~1 , u_logic|Imkhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qnkhu6~0 , u_logic|Qnkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qnkhu6~1 , u_logic|Qnkhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Qnkhu6~2 , u_logic|Qnkhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~4 , u_logic|Kfpiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Eukhu6~0 , u_logic|Eukhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eukhu6~1 , u_logic|Eukhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mvkhu6~0 , u_logic|Mvkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mvkhu6~1 , u_logic|Mvkhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~7 , u_logic|Kfpiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Orkhu6~0 , u_logic|Orkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Orkhu6~1 , u_logic|Orkhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Wskhu6~0 , u_logic|Wskhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wskhu6~1 , u_logic|Wskhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~6 , u_logic|Kfpiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Uwkhu6~0 , u_logic|Uwkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uwkhu6~1 , u_logic|Uwkhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Cykhu6~0 , u_logic|Cykhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Cykhu6~1 , u_logic|Cykhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~8 , u_logic|Kfpiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Gqkhu6~0 , u_logic|Gqkhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gqkhu6~1 , u_logic|Gqkhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Alkhu6~3 , u_logic|Alkhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Yokhu6~0 , u_logic|Yokhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~5 , u_logic|Kfpiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~9 , u_logic|Kfpiu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~10 , u_logic|Kfpiu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~11 , u_logic|Kfpiu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~21 , u_logic|Kfpiu6~21, CortexM0_SoC, 1
instance = comp, \u_logic|Kfpiu6~23 , u_logic|Kfpiu6~23, CortexM0_SoC, 1
instance = comp, \u_logic|Ifphu6~0 , u_logic|Ifphu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P7piu6~0 , u_logic|P7piu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|P7piu6~1 , u_logic|P7piu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ex4iu6~0 , u_logic|Ex4iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Isjpw6~3 , u_logic|Isjpw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Isjpw6~4 , u_logic|Isjpw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Isjpw6 , u_logic|Isjpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Y31ju6 , u_logic|Y31ju6, CortexM0_SoC, 1
instance = comp, \u_logic|Ssaow6 , u_logic|Ssaow6, CortexM0_SoC, 1
instance = comp, \u_logic|Cyaow6~3 , u_logic|Cyaow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Cyaow6~2 , u_logic|Cyaow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Vxaow6~1 , u_logic|Vxaow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Twaow6~0 , u_logic|Twaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~2 , u_logic|Pgaow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|D2bow6~0 , u_logic|D2bow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D2bow6~1 , u_logic|D2bow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|D2bow6~2 , u_logic|D2bow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Inaow6~4 , u_logic|Inaow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Inaow6~2 , u_logic|Inaow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Xa6ow6~0 , u_logic|Xa6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Inaow6~3 , u_logic|Inaow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Nmaow6~0 , u_logic|Nmaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N7bow6~2 , u_logic|N7bow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N7bow6~3 , u_logic|N7bow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~3 , u_logic|Pgaow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|D9bow6~0 , u_logic|D9bow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N7bow6~5 , u_logic|N7bow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Tiaow6~0 , u_logic|Tiaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~4 , u_logic|Pgaow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Ckaow6~0 , u_logic|Ckaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~5 , u_logic|Pgaow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|If9ju6~1 , u_logic|If9ju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N7bow6~4 , u_logic|N7bow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~6 , u_logic|Pgaow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|N7bow6~6 , u_logic|N7bow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~7 , u_logic|Pgaow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Zdbow6~1 , u_logic|Zdbow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mwaow6~0 , u_logic|Mwaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~12 , u_logic|Pgaow6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~13 , u_logic|Pgaow6~13, CortexM0_SoC, 1
instance = comp, \u_logic|K2bow6~0 , u_logic|K2bow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|K2bow6~1 , u_logic|K2bow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Oqaow6~0 , u_logic|Oqaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oqaow6~1 , u_logic|Oqaow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~10 , u_logic|Pgaow6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~16 , u_logic|Pgaow6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~11 , u_logic|Pgaow6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~14 , u_logic|Pgaow6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Vjaow6~0 , u_logic|Vjaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~8 , u_logic|Pgaow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Ulapw6~8 , u_logic|Ulapw6~8, CortexM0_SoC, 1
instance = comp, \u_logic|T4aow6~4 , u_logic|T4aow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|U1vow6~1 , u_logic|U1vow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rz6ow6~0 , u_logic|Rz6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gtaow6~0 , u_logic|Gtaow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~9 , u_logic|Pgaow6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6~15 , u_logic|Pgaow6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Pgaow6 , u_logic|Pgaow6, CortexM0_SoC, 1
instance = comp, \u_logic|R3vpw6 , u_logic|R3vpw6, CortexM0_SoC, 1
instance = comp, \u_logic|S37ow6~4 , u_logic|S37ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|M07ow6~0 , u_logic|M07ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gx6ow6~5 , u_logic|Gx6ow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|T07ow6~0 , u_logic|T07ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gx6ow6~6 , u_logic|Gx6ow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|U47ow6~0 , u_logic|U47ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|U47ow6~1 , u_logic|U47ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Hibow6~0 , u_logic|Hibow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ic7ow6~0 , u_logic|Ic7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ub7ow6~0 , u_logic|Ub7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|A87ow6~2 , u_logic|A87ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|J97ow6~0 , u_logic|J97ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|N47ow6~0 , u_logic|N47ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|H87ow6~0 , u_logic|H87ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|C97ow6~2 , u_logic|C97ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|N47ow6~1 , u_logic|N47ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|N47ow6~2 , u_logic|N47ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Gb7ow6~0 , u_logic|Gb7ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Gb7ow6~1 , u_logic|Gb7ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Gb7ow6~2 , u_logic|Gb7ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Gb7ow6~3 , u_logic|Gb7ow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gb7ow6~4 , u_logic|Gb7ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|N47ow6~3 , u_logic|N47ow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Gx6ow6~9 , u_logic|Gx6ow6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Gx6ow6~10 , u_logic|Gx6ow6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Gx6ow6~7 , u_logic|Gx6ow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Gx6ow6~8 , u_logic|Gx6ow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Gx6ow6 , u_logic|Gx6ow6, CortexM0_SoC, 1
instance = comp, \u_logic|Hirpw6 , u_logic|Hirpw6, CortexM0_SoC, 1
instance = comp, \u_logic|W8aiu6 , u_logic|W8aiu6, CortexM0_SoC, 1
instance = comp, \u_logic|M86ow6~0 , u_logic|M86ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|M86ow6~1 , u_logic|M86ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|R76ow6~0 , u_logic|R76ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Graju6~4 , u_logic|Graju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Nraju6~0 , u_logic|Nraju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Blaju6~3 , u_logic|Blaju6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Eqaju6~0 , u_logic|Eqaju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Blaju6~1 , u_logic|Blaju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fnaju6~0 , u_logic|Fnaju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Blaju6~2 , u_logic|Blaju6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Mnaju6~0 , u_logic|Mnaju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Aoaju6~0 , u_logic|Aoaju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mnaju6~1 , u_logic|Mnaju6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Blaju6~0 , u_logic|Blaju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Blaju6~4 , u_logic|Blaju6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Bd6ow6~0 , u_logic|Bd6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kb0ju6~0 , u_logic|Kb0ju6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eb6ow6~2 , u_logic|Eb6ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Eb6ow6~3 , u_logic|Eb6ow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Eb6ow6~4 , u_logic|Eb6ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Hg6ow6~0 , u_logic|Hg6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eb6ow6~0 , u_logic|Eb6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Eb6ow6~1 , u_logic|Eb6ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Eb6ow6~5 , u_logic|Eb6ow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Jh6ow6~5 , u_logic|Jh6ow6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Jh6ow6~6 , u_logic|Jh6ow6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Bk6ow6~0 , u_logic|Bk6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Uj6ow6~1 , u_logic|Uj6ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jh6ow6~4 , u_logic|Jh6ow6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Gj6ow6 , u_logic|Gj6ow6, CortexM0_SoC, 1
instance = comp, \u_logic|Jh6ow6~7 , u_logic|Jh6ow6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Uj6ow6~0 , u_logic|Uj6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jh6ow6~2 , u_logic|Jh6ow6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jh6ow6~3 , u_logic|Jh6ow6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Jh6ow6~0 , u_logic|Jh6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Jh6ow6~1 , u_logic|Jh6ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jh6ow6~8 , u_logic|Jh6ow6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Bd6ow6~1 , u_logic|Bd6ow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ja6ow6~0 , u_logic|Ja6ow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Blaju6 , u_logic|Blaju6, CortexM0_SoC, 1
instance = comp, \u_logic|Ufopw6 , u_logic|Ufopw6, CortexM0_SoC, 1
instance = comp, \u_logic|Gwyiu6 , u_logic|Gwyiu6, CortexM0_SoC, 1
instance = comp, \u_logic|Aibow6~0 , u_logic|Aibow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Oqohu6~6 , u_logic|Oqohu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Oqohu6~3 , u_logic|Oqohu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Oqohu6~4 , u_logic|Oqohu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Hibow6~1 , u_logic|Hibow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Glbow6~0 , u_logic|Glbow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ekbow6~0 , u_logic|Ekbow6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ekbow6~1 , u_logic|Ekbow6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Oqohu6~2 , u_logic|Oqohu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uidpw6~2 , u_logic|Uidpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Uidpw6~3 , u_logic|Uidpw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Oqohu6~5 , u_logic|Oqohu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|P5vpw6 , u_logic|P5vpw6, CortexM0_SoC, 1
instance = comp, \u_logic|S18iu6 , u_logic|S18iu6, CortexM0_SoC, 1
instance = comp, \u_logic|Ze9iu6~0 , u_logic|Ze9iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Wvgax6 , u_logic|Wvgax6, CortexM0_SoC, 1
instance = comp, \u_logic|Jaxiu6~0 , u_logic|Jaxiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Sozhu6~0 , u_logic|Sozhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Pkhpw6~1 , u_logic|Pkhpw6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Uofax6 , u_logic|Uofax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qsfax6~0 , u_logic|Qsfax6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Qsfax6~feeder , u_logic|Qsfax6~feeder, CortexM0_SoC, 1
instance = comp, \u_logic|Qsfax6 , u_logic|Qsfax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qufax6 , u_logic|Qufax6, CortexM0_SoC, 1
instance = comp, \u_logic|Qwfax6 , u_logic|Qwfax6, CortexM0_SoC, 1
instance = comp, \u_logic|Fuxhu6~0 , u_logic|Fuxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Utqpw6 , u_logic|Utqpw6, CortexM0_SoC, 1
instance = comp, \u_logic|E63iu6~0 , u_logic|E63iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rtxhu6~0 , u_logic|Rtxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ryfax6 , u_logic|Ryfax6, CortexM0_SoC, 1
instance = comp, \u_logic|Mmyhu6~0 , u_logic|Mmyhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Mmyhu6~1 , u_logic|Mmyhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Mmyhu6~2 , u_logic|Mmyhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pt3iu6~1 , u_logic|Pt3iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pt3iu6~2 , u_logic|Pt3iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Rfxhu6~12 , u_logic|Rfxhu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Y8lpw6 , u_logic|Y8lpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vp3iu6~0 , u_logic|Vp3iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|T7zhu6~0 , u_logic|T7zhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iryhu6~1 , u_logic|Iryhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ksyhu6~0 , u_logic|Ksyhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ksyhu6~1 , u_logic|Ksyhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zpyhu6~1 , u_logic|Zpyhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Pkyhu6~0 , u_logic|Pkyhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~15 , u_logic|Zehpw6~15, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~16 , u_logic|Zehpw6~16, CortexM0_SoC, 1
instance = comp, \u_logic|Jflpw6 , u_logic|Jflpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Jvyhu6~10 , u_logic|Jvyhu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Tfyhu6~0 , u_logic|Tfyhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vnyhu6~0 , u_logic|Vnyhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Vnyhu6~1 , u_logic|Vnyhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jvyhu6~11 , u_logic|Jvyhu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Lbyhu6 , u_logic|Lbyhu6, CortexM0_SoC, 1
instance = comp, \u_logic|Jvyhu6~7 , u_logic|Jvyhu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Jvyhu6~8 , u_logic|Jvyhu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Jvyhu6~9 , u_logic|Jvyhu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~21 , u_logic|Zehpw6~21, CortexM0_SoC, 1
instance = comp, \u_logic|Kalpw6 , u_logic|Kalpw6, CortexM0_SoC, 1
instance = comp, \u_logic|J9zhu6~0 , u_logic|J9zhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iczhu6~2 , u_logic|Iczhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Amzhu6~0 , u_logic|Amzhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iczhu6~4 , u_logic|Iczhu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Iczhu6~3 , u_logic|Iczhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Iczhu6~5 , u_logic|Iczhu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Iczhu6~6 , u_logic|Iczhu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Sbyhu6~0 , u_logic|Sbyhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iczhu6~0 , u_logic|Iczhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Iczhu6~1 , u_logic|Iczhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~3 , u_logic|Zehpw6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Bclpw6 , u_logic|Bclpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~13 , u_logic|Zehpw6~13, CortexM0_SoC, 1
instance = comp, \u_logic|Vgyhu6~0 , u_logic|Vgyhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~7 , u_logic|Zehpw6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~8 , u_logic|Zehpw6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~9 , u_logic|Zehpw6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~10 , u_logic|Zehpw6~10, CortexM0_SoC, 1
instance = comp, \u_logic|D6zhu6~0 , u_logic|D6zhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|D6zhu6~2 , u_logic|D6zhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|D6zhu6~1 , u_logic|D6zhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~6 , u_logic|Zehpw6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~4 , u_logic|Zehpw6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~5 , u_logic|Zehpw6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~11 , u_logic|Zehpw6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~12 , u_logic|Zehpw6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~14 , u_logic|Zehpw6~14, CortexM0_SoC, 1
instance = comp, \u_logic|Sdlpw6 , u_logic|Sdlpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~27 , u_logic|Zehpw6~27, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~22 , u_logic|Zehpw6~22, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~23 , u_logic|Zehpw6~23, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~24 , u_logic|Zehpw6~24, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~25 , u_logic|Zehpw6~25, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~26 , u_logic|Zehpw6~26, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~28 , u_logic|Zehpw6~28, CortexM0_SoC, 1
instance = comp, \u_logic|Ahlpw6 , u_logic|Ahlpw6, CortexM0_SoC, 1
instance = comp, \u_logic|T8yhu6~2 , u_logic|T8yhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Liyhu6~0 , u_logic|Liyhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~29 , u_logic|Zehpw6~29, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~17 , u_logic|Zehpw6~17, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~18 , u_logic|Zehpw6~18, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~19 , u_logic|Zehpw6~19, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~20 , u_logic|Zehpw6~20, CortexM0_SoC, 1
instance = comp, \u_logic|Yklpw6 , u_logic|Yklpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vgyhu6~1 , u_logic|Vgyhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Jhyhu6~2 , u_logic|Jhyhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Jhyhu6~3 , u_logic|Jhyhu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Chyhu6~0 , u_logic|Chyhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zehpw6~2 , u_logic|Zehpw6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Pmlpw6 , u_logic|Pmlpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Tw2iu6~0 , u_logic|Tw2iu6~0, CortexM0_SoC, 1
instance = comp, \SWDIO~input , SWDIO~input, CortexM0_SoC, 1
instance = comp, \u_logic|Ox2iu6~0 , u_logic|Ox2iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Ox2iu6~1 , u_logic|Ox2iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Ox2iu6~2 , u_logic|Ox2iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Tw2iu6~1 , u_logic|Tw2iu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Rilpw6~0 , u_logic|Rilpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Rilpw6 , u_logic|Rilpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Golpw6~0 , u_logic|Golpw6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Golpw6 , u_logic|Golpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Vplpw6 , u_logic|Vplpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Krlpw6 , u_logic|Krlpw6, CortexM0_SoC, 1
instance = comp, \u_logic|W13iu6~2 , u_logic|W13iu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Oulpw6 , u_logic|Oulpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Jq3iu6~0 , u_logic|Jq3iu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Kwlpw6 , u_logic|Kwlpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~0 , u_logic|Fgwiu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~1 , u_logic|Fgwiu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~2 , u_logic|Fgwiu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~8 , u_logic|Fgwiu6~8, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~9 , u_logic|Fgwiu6~9, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~10 , u_logic|Fgwiu6~10, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~3 , u_logic|Fgwiu6~3, CortexM0_SoC, 1
instance = comp, \u_logic|Pfphu6~1 , u_logic|Pfphu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Lmkbx6 , u_logic|Lmkbx6, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~4 , u_logic|Fgwiu6~4, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~5 , u_logic|Fgwiu6~5, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~6 , u_logic|Fgwiu6~6, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~7 , u_logic|Fgwiu6~7, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~11 , u_logic|Fgwiu6~11, CortexM0_SoC, 1
instance = comp, \u_logic|Uwriu6~1 , u_logic|Uwriu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~12 , u_logic|Fgwiu6~12, CortexM0_SoC, 1
instance = comp, \u_logic|Fgwiu6~13 , u_logic|Fgwiu6~13, CortexM0_SoC, 1
instance = comp, \u_logic|L6phu6~0 , u_logic|L6phu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|L6phu6~1 , u_logic|L6phu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|L6phu6~2 , u_logic|L6phu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|H3lpw6 , u_logic|H3lpw6, CortexM0_SoC, 1
instance = comp, \u_logic|Zqxhu6~0 , u_logic|Zqxhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|Zqxhu6~1 , u_logic|Zqxhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|Zqxhu6~2 , u_logic|Zqxhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|L5lpw6 , u_logic|L5lpw6, CortexM0_SoC, 1
instance = comp, \u_logic|SWDO~0 , u_logic|SWDO~0, CortexM0_SoC, 1
instance = comp, \u_logic|I5nhu6~0 , u_logic|I5nhu6~0, CortexM0_SoC, 1
instance = comp, \u_logic|I5nhu6~1 , u_logic|I5nhu6~1, CortexM0_SoC, 1
instance = comp, \u_logic|I5nhu6~2 , u_logic|I5nhu6~2, CortexM0_SoC, 1
instance = comp, \u_logic|Dqkbx6 , u_logic|Dqkbx6, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[0]~feeder , GPIO_Interface|oData_reg[0]~feeder, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|write_en~0 , GPIO_Interface|write_en~0, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|wr_en_reg , GPIO_Interface|wr_en_reg, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|always3~0 , GPIO_Interface|always3~0, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|always3~1 , GPIO_Interface|always3~1, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[0] , GPIO_Interface|oData_reg[0], CortexM0_SoC, 1
instance = comp, \GPIO_Interface|outEn_reg~0 , GPIO_Interface|outEn_reg~0, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|outEn_reg , GPIO_Interface|outEn_reg, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[1]~feeder , GPIO_Interface|oData_reg[1]~feeder, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[1] , GPIO_Interface|oData_reg[1], CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[2]~feeder , GPIO_Interface|oData_reg[2]~feeder, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[2] , GPIO_Interface|oData_reg[2], CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[3]~feeder , GPIO_Interface|oData_reg[3]~feeder, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[3] , GPIO_Interface|oData_reg[3], CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[4]~feeder , GPIO_Interface|oData_reg[4]~feeder, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[4] , GPIO_Interface|oData_reg[4], CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[5]~feeder , GPIO_Interface|oData_reg[5]~feeder, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[5] , GPIO_Interface|oData_reg[5], CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[6]~feeder , GPIO_Interface|oData_reg[6]~feeder, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[6] , GPIO_Interface|oData_reg[6], CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[7]~feeder , GPIO_Interface|oData_reg[7]~feeder, CortexM0_SoC, 1
instance = comp, \GPIO_Interface|oData_reg[7] , GPIO_Interface|oData_reg[7], CortexM0_SoC, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
