

================================================================
== Vivado HLS Report for 'Loop_writeoutput_pro'
================================================================
* Date:           Wed Oct 19 18:03:36 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        BlockMatrix_multiplication
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.644 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10| 0.100 us | 0.100 us |   10|   10|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeoutput  |        8|        8|         3|          2|          1|     4|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i3_0 = phi i3 [ %i, %writeoutput ], [ 0, %newFuncRoot ]"   --->   Operation 7 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.13ns)   --->   "%icmp_ln33 = icmp eq i3 %i3_0, -4" [BlockMatrix_design.cpp:33]   --->   Operation 8 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.65ns)   --->   "%i = add i3 %i3_0, 1" [BlockMatrix_design.cpp:33]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.exitStub, label %writeoutput" [BlockMatrix_design.cpp:33]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i3_0, i2 0)" [BlockMatrix_design.cpp:35]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %tmp to i64" [BlockMatrix_design.cpp:35]   --->   Operation 13 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr [16 x i32]* %AB, i64 0, i64 %zext_ln35" [BlockMatrix_design.cpp:35]   --->   Operation 14 'getelementptr' 'AB_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln35 = or i5 %tmp, 1" [BlockMatrix_design.cpp:35]   --->   Operation 15 'or' 'or_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln35)" [BlockMatrix_design.cpp:35]   --->   Operation 16 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr [16 x i32]* %AB, i64 0, i64 %tmp_1" [BlockMatrix_design.cpp:35]   --->   Operation 17 'getelementptr' 'AB_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.32ns)   --->   "%AB_load = load i32* %AB_addr, align 16" [BlockMatrix_design.cpp:35]   --->   Operation 18 'load' 'AB_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%AB_load_1 = load i32* %AB_addr_1, align 4" [BlockMatrix_design.cpp:35]   --->   Operation 19 'load' 'AB_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln35_1 = or i5 %tmp, 2" [BlockMatrix_design.cpp:35]   --->   Operation 20 'or' 'or_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln35_1)" [BlockMatrix_design.cpp:35]   --->   Operation 21 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%AB_addr_2 = getelementptr [16 x i32]* %AB, i64 0, i64 %tmp_3" [BlockMatrix_design.cpp:35]   --->   Operation 22 'getelementptr' 'AB_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln35_2 = or i5 %tmp, 3" [BlockMatrix_design.cpp:35]   --->   Operation 23 'or' 'or_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln35_2)" [BlockMatrix_design.cpp:35]   --->   Operation 24 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%AB_addr_3 = getelementptr [16 x i32]* %AB, i64 0, i64 %tmp_4" [BlockMatrix_design.cpp:35]   --->   Operation 25 'getelementptr' 'AB_addr_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ABpartial_out_addr = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %zext_ln35" [BlockMatrix_design.cpp:35]   --->   Operation 26 'getelementptr' 'ABpartial_out_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ABpartial_out_addr_1 = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %tmp_1" [BlockMatrix_design.cpp:35]   --->   Operation 27 'getelementptr' 'ABpartial_out_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (2.32ns)   --->   "%AB_load = load i32* %AB_addr, align 16" [BlockMatrix_design.cpp:35]   --->   Operation 28 'load' 'AB_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 29 [1/1] (2.32ns)   --->   "store i32 %AB_load, i32* %ABpartial_out_addr, align 4" [BlockMatrix_design.cpp:35]   --->   Operation 29 'store' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%AB_load_1 = load i32* %AB_addr_1, align 4" [BlockMatrix_design.cpp:35]   --->   Operation 30 'load' 'AB_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/1] (2.32ns)   --->   "store i32 %AB_load_1, i32* %ABpartial_out_addr_1, align 4" [BlockMatrix_design.cpp:35]   --->   Operation 31 'store' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%AB_load_2 = load i32* %AB_addr_2, align 8" [BlockMatrix_design.cpp:35]   --->   Operation 32 'load' 'AB_load_2' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%AB_load_3 = load i32* %AB_addr_3, align 4" [BlockMatrix_design.cpp:35]   --->   Operation 33 'load' 'AB_load_3' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [BlockMatrix_design.cpp:33]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [BlockMatrix_design.cpp:33]   --->   Operation 35 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [BlockMatrix_design.cpp:34]   --->   Operation 36 'specpipeline' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%ABpartial_out_addr_2 = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %tmp_3" [BlockMatrix_design.cpp:35]   --->   Operation 37 'getelementptr' 'ABpartial_out_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%ABpartial_out_addr_3 = getelementptr [16 x i32]* %ABpartial_out, i64 0, i64 %tmp_4" [BlockMatrix_design.cpp:35]   --->   Operation 38 'getelementptr' 'ABpartial_out_addr_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (2.32ns)   --->   "%AB_load_2 = load i32* %AB_addr_2, align 8" [BlockMatrix_design.cpp:35]   --->   Operation 39 'load' 'AB_load_2' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/1] (2.32ns)   --->   "store i32 %AB_load_2, i32* %ABpartial_out_addr_2, align 4" [BlockMatrix_design.cpp:35]   --->   Operation 40 'store' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 41 [1/2] (2.32ns)   --->   "%AB_load_3 = load i32* %AB_addr_3, align 4" [BlockMatrix_design.cpp:35]   --->   Operation 41 'load' 'AB_load_3' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/1] (2.32ns)   --->   "store i32 %AB_load_3, i32* %ABpartial_out_addr_3, align 4" [BlockMatrix_design.cpp:35]   --->   Operation 42 'store' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)" [BlockMatrix_design.cpp:37]   --->   Operation 43 'specregionend' 'empty_28' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader" [BlockMatrix_design.cpp:33]   --->   Operation 44 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ABpartial_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0               (br               ) [ 011110]
i3_0                 (phi              ) [ 001000]
icmp_ln33            (icmp             ) [ 001110]
empty                (speclooptripcount) [ 000000]
i                    (add              ) [ 011110]
br_ln33              (br               ) [ 000000]
tmp                  (bitconcatenate   ) [ 000100]
zext_ln35            (zext             ) [ 000100]
AB_addr              (getelementptr    ) [ 000100]
or_ln35              (or               ) [ 000000]
tmp_1                (bitconcatenate   ) [ 000100]
AB_addr_1            (getelementptr    ) [ 000100]
or_ln35_1            (or               ) [ 000000]
tmp_3                (bitconcatenate   ) [ 001010]
AB_addr_2            (getelementptr    ) [ 001010]
or_ln35_2            (or               ) [ 000000]
tmp_4                (bitconcatenate   ) [ 001010]
AB_addr_3            (getelementptr    ) [ 001010]
ABpartial_out_addr   (getelementptr    ) [ 000000]
ABpartial_out_addr_1 (getelementptr    ) [ 000000]
AB_load              (load             ) [ 000000]
store_ln35           (store            ) [ 000000]
AB_load_1            (load             ) [ 000000]
store_ln35           (store            ) [ 000000]
specloopname_ln33    (specloopname     ) [ 000000]
tmp_2                (specregionbegin  ) [ 000000]
specpipeline_ln34    (specpipeline     ) [ 000000]
ABpartial_out_addr_2 (getelementptr    ) [ 000000]
ABpartial_out_addr_3 (getelementptr    ) [ 000000]
AB_load_2            (load             ) [ 000000]
store_ln35           (store            ) [ 000000]
AB_load_3            (load             ) [ 000000]
store_ln35           (store            ) [ 000000]
empty_28             (specregionend    ) [ 000000]
br_ln33              (br               ) [ 011110]
ret_ln0              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ABpartial_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ABpartial_out"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="AB_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="AB_addr_1_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="64" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_1/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="0"/>
<pin id="71" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AB_load/2 AB_load_1/2 AB_load_2/3 AB_load_3/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="AB_addr_2_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="64" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_2/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="AB_addr_3_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_3/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="ABpartial_out_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="5" slack="1"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ABpartial_out_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ABpartial_out_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="64" slack="1"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ABpartial_out_addr_1/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="4" slack="0"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 store_ln35/3 store_ln35/4 store_ln35/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="ABpartial_out_addr_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="1"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ABpartial_out_addr_2/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="ABpartial_out_addr_3_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="64" slack="1"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ABpartial_out_addr_3/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i3_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="1"/>
<pin id="134" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="i3_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln33_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="3" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln35_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="or_ln35_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="or_ln35_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_1/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="or_ln35_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35_2/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln33_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="1"/>
<pin id="222" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="226" class="1005" name="zext_ln35_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="231" class="1005" name="AB_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="1"/>
<pin id="233" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="AB_addr_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_1 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_3_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="251" class="1005" name="AB_addr_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_4_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="261" class="1005" name="AB_addr_3_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="48" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="55" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="62" pin="3"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="87" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="62" pin="7"/><net_sink comp="101" pin=4"/></net>

<net id="113"><net_src comp="94" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="73" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="115"><net_src comp="80" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="116" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="131"><net_src comp="123" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="136" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="136" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="172"><net_src comp="155" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="168" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="182"><net_src comp="174" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="183" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="188" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="202" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="214"><net_src comp="143" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="149" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="223"><net_src comp="155" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="229"><net_src comp="163" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="234"><net_src comp="48" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="239"><net_src comp="174" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="244"><net_src comp="55" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="249"><net_src comp="188" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="254"><net_src comp="73" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="259"><net_src comp="202" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="264"><net_src comp="80" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ABpartial_out | {3 4 }
 - Input state : 
	Port: Loop_writeoutput_pro : AB | {2 3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln33 : 1
		i : 1
		br_ln33 : 2
		tmp : 1
		zext_ln35 : 2
		AB_addr : 3
		or_ln35 : 2
		tmp_1 : 2
		AB_addr_1 : 3
		AB_load : 4
		AB_load_1 : 4
	State 3
		AB_addr_2 : 1
		AB_addr_3 : 1
		store_ln35 : 1
		store_ln35 : 1
		AB_load_2 : 2
		AB_load_3 : 2
	State 4
		store_ln35 : 1
		store_ln35 : 1
		empty_28 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |     i_fu_149     |    0    |    12   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln33_fu_143 |    0    |    9    |
|----------|------------------|---------|---------|
|          |    tmp_fu_155    |    0    |    0    |
|bitconcatenate|   tmp_1_fu_174   |    0    |    0    |
|          |   tmp_3_fu_188   |    0    |    0    |
|          |   tmp_4_fu_202   |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   | zext_ln35_fu_163 |    0    |    0    |
|----------|------------------|---------|---------|
|          |  or_ln35_fu_168  |    0    |    0    |
|    or    | or_ln35_1_fu_183 |    0    |    0    |
|          | or_ln35_2_fu_197 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    21   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|AB_addr_1_reg_241|    4   |
|AB_addr_2_reg_251|    4   |
|AB_addr_3_reg_261|    4   |
| AB_addr_reg_231 |    4   |
|   i3_0_reg_132  |    3   |
|    i_reg_215    |    3   |
|icmp_ln33_reg_211|    1   |
|  tmp_1_reg_236  |   64   |
|  tmp_3_reg_246  |   64   |
|  tmp_4_reg_256  |   64   |
|   tmp_reg_220   |    5   |
|zext_ln35_reg_226|   64   |
+-----------------+--------+
|      Total      |   284  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_62 |  p0  |   4  |   4  |   16   ||    21   |
|  grp_access_fu_62 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_101 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  7.259  ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   60   |
|  Register |    -   |   284  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   284  |   81   |
+-----------+--------+--------+--------+
