

================================================================
== Vivado HLS Report for 'bellman_ford'
================================================================
* Date:           Thu Mar  1 12:17:52 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_bellman_ford.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  446|  8446|  447|  8447|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+--------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+------+----------+-----------+-----------+--------+----------+
        |- EFOR1   |  420|   420|        42|          -|          -|      10|    no    |
        | + EFOR2  |   40|    40|         4|          -|          -|      10|    no    |
        |- FOR2    |   20|  8020|  2 ~ 802 |          -|          -|      10|    no    |
        | + FOR3   |    0|   800|  15 ~ 16 |          -|          -| 0 ~ 50 |    no    |
        +----------+-----+------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond1_i)
	3  / (!exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond)
12 --> 
	13  / (tmp)
	11  / (!tmp)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (or_cond)
	27  / (!or_cond)
26 --> 
	27  / true
27 --> 
	12  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: total_edges (3)  [1/1] 0.00ns
:0  %total_edges = alloca i64

ST_1: StgValue_29 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %graph) nounwind, !map !468

ST_1: StgValue_30 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10 x i64]* %hwdist) nounwind, !map !474

ST_1: hwdist_addr (6)  [1/1] 0.00ns
:3  %hwdist_addr = getelementptr [10 x i64]* %hwdist, i64 0, i64 0

ST_1: StgValue_32 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @bellman_ford_str) nounwind

ST_1: StgValue_33 (8)  [1/1] 1.59ns
:5  store i64 0, i64* %total_edges

ST_1: StgValue_34 (9)  [1/1] 1.59ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:8->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:6  br label %1


 <State 2>: 3.10ns
ST_2: i_i (11)  [1/1] 0.00ns
:0  %i_i = phi i4 [ 0, %0 ], [ %i_1, %5 ]

ST_2: tmp_5 (12)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:8->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:1  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_i, i3 0)

ST_2: p_shl_cast (13)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:8->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:2  %p_shl_cast = zext i7 %tmp_5 to i8

ST_2: tmp_9 (14)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:8->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:3  %tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_i, i1 false)

ST_2: p_shl1_cast (15)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:4  %p_shl1_cast = zext i5 %tmp_9 to i8

ST_2: tmp_10 (16)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:5  %tmp_10 = add i8 %p_shl1_cast, %p_shl_cast

ST_2: exitcond1_i (17)  [1/1] 3.10ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:8->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:6  %exitcond1_i = icmp eq i4 %i_i, -6

ST_2: StgValue_42 (18)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_2: i_1 (19)  [1/1] 2.35ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:8->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:8  %i_1 = add i4 %i_i, 1

ST_2: StgValue_44 (20)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:8->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:9  br i1 %exitcond1_i, label %edge_counter.exit, label %2

ST_2: StgValue_45 (22)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:9->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

ST_2: tmp_1_i (23)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:9->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:1  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind

ST_2: StgValue_47 (24)  [1/1] 1.59ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:11->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:2  br label %3

ST_2: hwdist_addr_1 (55)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:0  %hwdist_addr_1 = getelementptr [10 x i64]* %hwdist, i64 0, i64 1

ST_2: StgValue_49 (56)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:1  store i64 127, i64* %hwdist_addr_1, align 8

ST_2: hwdist_addr_2 (57)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:2  %hwdist_addr_2 = getelementptr [10 x i64]* %hwdist, i64 0, i64 2

ST_2: StgValue_51 (58)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:3  store i64 127, i64* %hwdist_addr_2, align 8


 <State 3>: 5.57ns
ST_3: j_i (26)  [1/1] 0.00ns
:0  %j_i = phi i4 [ 0, %2 ], [ %j_1, %4 ]

ST_3: j_i_cast4_cast (27)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:1  %j_i_cast4_cast = zext i4 %j_i to i8

ST_3: tmp_12 (28)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:2  %tmp_12 = add i8 %tmp_10, %j_i_cast4_cast

ST_3: tmp_27_cast (29)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:3  %tmp_27_cast = zext i8 %tmp_12 to i64

ST_3: graph_addr_1 (30)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:4  %graph_addr_1 = getelementptr [100 x float]* %graph, i64 0, i64 %tmp_27_cast

ST_3: exitcond_i (31)  [1/1] 3.10ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:11->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:5  %exitcond_i = icmp eq i4 %j_i, -6

ST_3: StgValue_58 (32)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_3: j_1 (33)  [1/1] 2.35ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:11->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:7  %j_1 = add i4 %j_i, 1

ST_3: StgValue_60 (34)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:11->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:8  br i1 %exitcond_i, label %5, label %4

ST_3: graph_load_1 (38)  [2/2] 3.25ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:2  %graph_load_1 = load float* %graph_addr_1, align 4

ST_3: empty (52)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:16->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_1_i) nounwind

ST_3: StgValue_63 (53)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:8->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:1  br label %1


 <State 4>: 3.25ns
ST_4: graph_load_1 (38)  [1/2] 3.25ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:2  %graph_load_1 = load float* %graph_addr_1, align 4


 <State 5>: 6.79ns
ST_5: graph_load_1_to_int (39)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:3  %graph_load_1_to_int = bitcast float %graph_load_1 to i32

ST_5: tmp_1 (40)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:4  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %graph_load_1_to_int, i32 23, i32 30)

ST_5: tmp_19 (41)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:5  %tmp_19 = trunc i32 %graph_load_1_to_int to i23

ST_5: notlhs (42)  [1/1] 2.91ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:6  %notlhs = icmp ne i8 %tmp_1, -1

ST_5: notrhs (43)  [1/1] 3.20ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:7  %notrhs = icmp eq i23 %tmp_19, 0

ST_5: tmp_7 (45)  [1/1] 6.79ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:9  %tmp_7 = fcmp oeq float %graph_load_1, -1.000000e+00


 <State 6>: 7.45ns
ST_6: total_edges_load_1 (36)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:14->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:0  %total_edges_load_1 = load i64* %total_edges

ST_6: StgValue_72 (37)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:12->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind

ST_6: tmp_6 (44)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22 (grouped into LUT with out node total_edges_2)
:8  %tmp_6 = or i1 %notrhs, %notlhs

ST_6: tmp_8 (46)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22 (grouped into LUT with out node total_edges_2)
:10  %tmp_8 = and i1 %tmp_6, %tmp_7

ST_6: total_edges_1 (47)  [1/1] 3.79ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:14->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:11  %total_edges_1 = add nsw i64 1, %total_edges_load_1

ST_6: total_edges_2 (48)  [1/1] 2.07ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22 (out node of the LUT)
:12  %total_edges_2 = select i1 %tmp_8, i64 %total_edges_load_1, i64 %total_edges_1

ST_6: StgValue_77 (49)  [1/1] 1.59ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:13  store i64 %total_edges_2, i64* %total_edges

ST_6: StgValue_78 (50)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:11->RTL_bellman_ford.prj/solution1/bellman_ford.c:22
:14  br label %3


 <State 7>: 2.32ns
ST_7: hwdist_addr_3 (59)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:4  %hwdist_addr_3 = getelementptr [10 x i64]* %hwdist, i64 0, i64 3

ST_7: StgValue_80 (60)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:5  store i64 127, i64* %hwdist_addr_3, align 8

ST_7: hwdist_addr_4 (61)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:6  %hwdist_addr_4 = getelementptr [10 x i64]* %hwdist, i64 0, i64 4

ST_7: StgValue_82 (62)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:7  store i64 127, i64* %hwdist_addr_4, align 8


 <State 8>: 2.32ns
ST_8: hwdist_addr_5 (63)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:8  %hwdist_addr_5 = getelementptr [10 x i64]* %hwdist, i64 0, i64 5

ST_8: StgValue_84 (64)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:9  store i64 127, i64* %hwdist_addr_5, align 8

ST_8: hwdist_addr_6 (65)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:10  %hwdist_addr_6 = getelementptr [10 x i64]* %hwdist, i64 0, i64 6

ST_8: StgValue_86 (66)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:11  store i64 127, i64* %hwdist_addr_6, align 8


 <State 9>: 2.32ns
ST_9: hwdist_addr_7 (67)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:12  %hwdist_addr_7 = getelementptr [10 x i64]* %hwdist, i64 0, i64 7

ST_9: StgValue_88 (68)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:13  store i64 127, i64* %hwdist_addr_7, align 8

ST_9: hwdist_addr_8 (69)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:14  %hwdist_addr_8 = getelementptr [10 x i64]* %hwdist, i64 0, i64 8

ST_9: StgValue_90 (70)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:15  store i64 127, i64* %hwdist_addr_8, align 8


 <State 10>: 2.32ns
ST_10: hwdist_addr_9 (71)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:16  %hwdist_addr_9 = getelementptr [10 x i64]* %hwdist, i64 0, i64 9

ST_10: StgValue_92 (72)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:26
edge_counter.exit:17  store i64 127, i64* %hwdist_addr_9, align 8

ST_10: StgValue_93 (73)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:29
edge_counter.exit:18  store i64 0, i64* %hwdist_addr, align 8

ST_10: StgValue_94 (74)  [1/1] 1.59ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:31
edge_counter.exit:19  br label %6


 <State 11>: 3.10ns
ST_11: i (76)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %edge_counter.exit ], [ %i_2, %11 ]

ST_11: i_cast3 (77)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:31
:1  %i_cast3 = zext i4 %i to i64

ST_11: i_cast3_cast (78)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:31
:2  %i_cast3_cast = zext i4 %i to i8

ST_11: exitcond (79)  [1/1] 3.10ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:31
:3  %exitcond = icmp eq i4 %i, -6

ST_11: StgValue_99 (80)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_11: i_2 (81)  [1/1] 2.35ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:31
:5  %i_2 = add i4 %i, 1

ST_11: StgValue_101 (82)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:31
:6  br i1 %exitcond, label %12, label %7

ST_11: StgValue_102 (84)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:32
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

ST_11: tmp_3 (85)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:32
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4) nounwind

ST_11: hwdist_addr_10 (86)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:2  %hwdist_addr_10 = getelementptr [10 x i64]* %hwdist, i64 0, i64 %i_cast3

ST_11: StgValue_105 (87)  [1/1] 1.59ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:34
:3  br label %8

ST_11: StgValue_106 (171)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:42
:0  ret void


 <State 12>: 3.76ns
ST_12: j (89)  [1/1] 0.00ns
:0  %j = phi i63 [ 0, %7 ], [ %j_2, %._crit_edge ]

ST_12: total_edges_load (90)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:34
:1  %total_edges_load = load i64* %total_edges

ST_12: j_cast (91)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:34
:2  %j_cast = zext i63 %j to i64

ST_12: tmp_24 (92)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:34
:3  %tmp_24 = trunc i63 %j to i5

ST_12: p_shl2_cast (93)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:4  %p_shl2_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_24, i3 0)

ST_12: tmp_25 (94)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:34
:5  %tmp_25 = trunc i63 %j to i7

ST_12: p_shl3_cast (95)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:6  %p_shl3_cast = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_25, i1 false)

ST_12: tmp_26 (96)  [1/1] 1.83ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:7  %tmp_26 = add i8 %p_shl3_cast, %p_shl2_cast

ST_12: tmp_27 (97)  [1/1] 1.83ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:8  %tmp_27 = add i8 %tmp_26, %i_cast3_cast

ST_12: tmp_30_cast (98)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:9  %tmp_30_cast = zext i8 %tmp_27 to i64

ST_12: graph_addr (99)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:10  %graph_addr = getelementptr [100 x float]* %graph, i64 0, i64 %tmp_30_cast

ST_12: tmp (100)  [1/1] 3.73ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:34
:11  %tmp = icmp slt i64 %j_cast, %total_edges_load

ST_12: j_2 (101)  [1/1] 3.76ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:34
:12  %j_2 = add i63 1, %j

ST_12: StgValue_120 (102)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:34
:13  br i1 %tmp, label %9, label %11

ST_12: hwdist_addr_11 (107)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:3  %hwdist_addr_11 = getelementptr [10 x i64]* %hwdist, i64 0, i64 %j_cast

ST_12: hwdist_load (108)  [2/2] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:4  %hwdist_load = load i64* %hwdist_addr_11, align 8

ST_12: empty_8 (168)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:41
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_3) nounwind

ST_12: StgValue_124 (169)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:31
:1  br label %6


 <State 13>: 8.73ns
ST_13: hwdist_load (108)  [1/2] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:4  %hwdist_load = load i64* %hwdist_addr_11, align 8

ST_13: tmp_s (109)  [6/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:5  %tmp_s = sitofp i64 %hwdist_load to float


 <State 14>: 6.41ns
ST_14: tmp_s (109)  [5/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:5  %tmp_s = sitofp i64 %hwdist_load to float


 <State 15>: 6.41ns
ST_15: tmp_s (109)  [4/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:5  %tmp_s = sitofp i64 %hwdist_load to float


 <State 16>: 6.41ns
ST_16: tmp_s (109)  [3/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:5  %tmp_s = sitofp i64 %hwdist_load to float


 <State 17>: 6.41ns
ST_17: tmp_s (109)  [2/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:5  %tmp_s = sitofp i64 %hwdist_load to float

ST_17: graph_load (110)  [2/2] 3.25ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:6  %graph_load = load float* %graph_addr, align 4

ST_17: hwdist_load_1 (112)  [2/2] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:8  %hwdist_load_1 = load i64* %hwdist_addr_10, align 8


 <State 18>: 8.73ns
ST_18: tmp_s (109)  [1/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:5  %tmp_s = sitofp i64 %hwdist_load to float

ST_18: graph_load (110)  [1/2] 3.25ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:6  %graph_load = load float* %graph_addr, align 4

ST_18: hwdist_load_1 (112)  [1/2] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:8  %hwdist_load_1 = load i64* %hwdist_addr_10, align 8

ST_18: tmp_2 (113)  [6/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:9  %tmp_2 = sitofp i64 %hwdist_load_1 to float


 <State 19>: 7.26ns
ST_19: x_assign (111)  [5/5] 7.26ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:7  %x_assign = fadd float %tmp_s, %graph_load

ST_19: tmp_2 (113)  [5/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:9  %tmp_2 = sitofp i64 %hwdist_load_1 to float

ST_19: graph_load_to_int (129)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:25  %graph_load_to_int = bitcast float %graph_load to i32

ST_19: tmp_18 (130)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:26  %tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %graph_load_to_int, i32 23, i32 30)

ST_19: tmp_30 (131)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:27  %tmp_30 = trunc i32 %graph_load_to_int to i23

ST_19: notlhs1 (132)  [1/1] 2.91ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:28  %notlhs1 = icmp ne i8 %tmp_18, -1

ST_19: notrhs2 (133)  [1/1] 3.20ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:29  %notrhs2 = icmp eq i23 %tmp_30, 0

ST_19: tmp_21 (135)  [1/1] 6.79ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:31  %tmp_21 = fcmp oeq float %graph_load, -1.000000e+00


 <State 20>: 7.26ns
ST_20: x_assign (111)  [4/5] 7.26ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:7  %x_assign = fadd float %tmp_s, %graph_load

ST_20: tmp_2 (113)  [4/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:9  %tmp_2 = sitofp i64 %hwdist_load_1 to float

ST_20: tmp_20 (134)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36 (grouped into LUT with out node tmp_23)
:30  %tmp_20 = or i1 %notrhs2, %notlhs1

ST_20: tmp_22 (136)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36 (grouped into LUT with out node tmp_23)
:32  %tmp_22 = and i1 %tmp_20, %tmp_21

ST_20: tmp_23 (137)  [1/1] 2.07ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36 (out node of the LUT)
:33  %tmp_23 = xor i1 %tmp_22, true


 <State 21>: 7.26ns
ST_21: x_assign (111)  [3/5] 7.26ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:7  %x_assign = fadd float %tmp_s, %graph_load

ST_21: tmp_2 (113)  [3/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:9  %tmp_2 = sitofp i64 %hwdist_load_1 to float


 <State 22>: 7.26ns
ST_22: x_assign (111)  [2/5] 7.26ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:7  %x_assign = fadd float %tmp_s, %graph_load

ST_22: tmp_2 (113)  [2/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:9  %tmp_2 = sitofp i64 %hwdist_load_1 to float


 <State 23>: 7.26ns
ST_23: x_assign (111)  [1/5] 7.26ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:7  %x_assign = fadd float %tmp_s, %graph_load

ST_23: tmp_2 (113)  [1/6] 6.41ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:9  %tmp_2 = sitofp i64 %hwdist_load_1 to float


 <State 24>: 6.79ns
ST_24: tmp_2_to_int (117)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:13  %tmp_2_to_int = bitcast float %tmp_2 to i32

ST_24: tmp_11 (118)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:14  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_2_to_int, i32 23, i32 30)

ST_24: tmp_29 (119)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:15  %tmp_29 = trunc i32 %tmp_2_to_int to i23

ST_24: notlhs9 (123)  [1/1] 2.91ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:19  %notlhs9 = icmp ne i8 %tmp_11, -1

ST_24: notrhs1 (124)  [1/1] 3.20ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:20  %notrhs1 = icmp eq i23 %tmp_29, 0

ST_24: tmp_16 (127)  [1/1] 6.79ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:23  %tmp_16 = fcmp ole float %x_assign, %tmp_2


 <State 25>: 5.27ns
ST_25: StgValue_162 (104)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:35
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind

ST_25: tmp_4 (105)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:35
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str5) nounwind

ST_25: StgValue_164 (106)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 50, i32 25, [1 x i8]* @p_str3) nounwind

ST_25: p_Val2_s (114)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:10  %p_Val2_s = bitcast float %x_assign to i32

ST_25: loc_V (115)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:11  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)

ST_25: loc_V_1 (116)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:12  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_25: notlhs7 (120)  [1/1] 2.91ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:16  %notlhs7 = icmp ne i8 %loc_V, -1

ST_25: notrhs8 (121)  [1/1] 3.20ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:17  %notrhs8 = icmp eq i23 %loc_V_1, 0

ST_25: tmp_13 (122)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36 (grouped into LUT with out node or_cond)
:18  %tmp_13 = or i1 %notrhs8, %notlhs7

ST_25: tmp_14 (125)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36 (grouped into LUT with out node or_cond)
:21  %tmp_14 = or i1 %notrhs1, %notlhs9

ST_25: tmp_15 (126)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36 (grouped into LUT with out node or_cond)
:22  %tmp_15 = and i1 %tmp_13, %tmp_14

ST_25: tmp_17 (128)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36 (grouped into LUT with out node or_cond)
:24  %tmp_17 = and i1 %tmp_15, %tmp_16

ST_25: or_cond (138)  [1/1] 2.07ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36 (out node of the LUT)
:34  %or_cond = and i1 %tmp_17, %tmp_23

ST_25: StgValue_175 (139)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:36
:35  br i1 %or_cond, label %10, label %._crit_edge

ST_25: p_Result_s (141)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:0  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_25: tmp_i_i_i_i_cast1 (144)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:3  %tmp_i_i_i_i_cast1 = zext i8 %loc_V to i9

ST_25: sh_assign (145)  [1/1] 2.32ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:4  %sh_assign = add i9 %tmp_i_i_i_i_cast1, -127

ST_25: isNeg (146)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:5  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_25: tmp_5_i_i_i (147)  [1/1] 2.32ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:6  %tmp_5_i_i_i = sub i8 127, %loc_V

ST_25: tmp_5_i_i_i_cast (148)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:7  %tmp_5_i_i_i_cast = sext i8 %tmp_5_i_i_i to i9

ST_25: sh_assign_1 (149)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:8  %sh_assign_1 = select i1 %isNeg, i9 %tmp_5_i_i_i_cast, i9 %sh_assign


 <State 26>: 4.42ns
ST_26: tmp_3_i_i_i (142)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:1  %tmp_3_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)

ST_26: tmp_3_i_i_i_cast2 (143)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 (grouped into LUT with out node p_Val2_2)
:2  %tmp_3_i_i_i_cast2 = zext i25 %tmp_3_i_i_i to i111

ST_26: sh_assign_1_cast (150)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 (grouped into LUT with out node p_Val2_2)
:9  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_26: sh_assign_1_cast_cas (151)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 (grouped into LUT with out node p_Val2_2)
:10  %sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25

ST_26: tmp_7_i_i_i (152)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 (grouped into LUT with out node p_Val2_2)
:11  %tmp_7_i_i_i = zext i32 %sh_assign_1_cast to i111

ST_26: tmp_8_i_i_i (153)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 (grouped into LUT with out node p_Val2_2)
:12  %tmp_8_i_i_i = lshr i25 %tmp_3_i_i_i, %sh_assign_1_cast_cas

ST_26: tmp_i_i_i (154)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 (grouped into LUT with out node p_Val2_2)
:13  %tmp_i_i_i = shl i111 %tmp_3_i_i_i_cast2, %tmp_7_i_i_i

ST_26: tmp_35 (155)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 (grouped into LUT with out node p_Val2_2)
:14  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_8_i_i_i, i32 24)

ST_26: tmp_28 (156)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 (grouped into LUT with out node p_Val2_2)
:15  %tmp_28 = zext i1 %tmp_35 to i63

ST_26: tmp_31 (157)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 (grouped into LUT with out node p_Val2_2)
:16  %tmp_31 = call i63 @_ssdm_op_PartSelect.i63.i111.i32.i32(i111 %tmp_i_i_i, i32 24, i32 86)

ST_26: p_Val2_2 (158)  [1/1] 4.42ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 (out node of the LUT)
:17  %p_Val2_2 = select i1 %isNeg, i63 %tmp_28, i63 %tmp_31


 <State 27>: 8.15ns
ST_27: tmp_1_i_i_i (159)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:472->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:18  %tmp_1_i_i_i = zext i63 %p_Val2_2 to i64

ST_27: tmp_10_i_i_i (160)  [1/1] 3.76ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:19  %tmp_10_i_i_i = sub nsw i64 0, %tmp_1_i_i_i

ST_27: p_Val2_4 (161)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:20  %p_Val2_4 = select i1 %p_Result_s, i64 %tmp_10_i_i_i, i64 %tmp_1_i_i_i

ST_27: StgValue_197 (162)  [1/1] 2.32ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:38
:21  store i64 %p_Val2_4, i64* %hwdist_addr_10, align 8

ST_27: StgValue_198 (163)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:39
:22  br label %._crit_edge

ST_27: empty_7 (165)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:40
._crit_edge:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str5, i32 %tmp_4) nounwind

ST_27: StgValue_200 (166)  [1/1] 0.00ns  loc: RTL_bellman_ford.prj/solution1/bellman_ford.c:34
._crit_edge:1  br label %8



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('total_edges') [3]  (0 ns)
	'store' operation of constant 0 on local variable 'total_edges' [8]  (1.59 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', RTL_bellman_ford.prj/solution1/bellman_ford.c:8->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) [11]  (0 ns)
	'icmp' operation ('exitcond1_i', RTL_bellman_ford.prj/solution1/bellman_ford.c:8->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) [17]  (3.1 ns)

 <State 3>: 5.57ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', RTL_bellman_ford.prj/solution1/bellman_ford.c:11->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) [26]  (0 ns)
	'add' operation ('tmp_12', RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) [28]  (2.32 ns)
	'getelementptr' operation ('graph_addr_1', RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) [30]  (0 ns)
	'load' operation ('graph_load_1', RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) on array 'graph' [38]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('graph_load_1', RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) on array 'graph' [38]  (3.25 ns)

 <State 5>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) [45]  (6.79 ns)

 <State 6>: 7.45ns
The critical path consists of the following:
	'load' operation ('total_edges_load_1', RTL_bellman_ford.prj/solution1/bellman_ford.c:14->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) on local variable 'total_edges' [36]  (0 ns)
	'add' operation ('total_edges', RTL_bellman_ford.prj/solution1/bellman_ford.c:14->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) [47]  (3.79 ns)
	'select' operation ('total_edges', RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) [48]  (2.07 ns)
	'store' operation (RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22) of variable 'total_edges', RTL_bellman_ford.prj/solution1/bellman_ford.c:13->RTL_bellman_ford.prj/solution1/bellman_ford.c:22 on local variable 'total_edges' [49]  (1.59 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('hwdist_addr_3', RTL_bellman_ford.prj/solution1/bellman_ford.c:26) [59]  (0 ns)
	'store' operation (RTL_bellman_ford.prj/solution1/bellman_ford.c:26) of constant 127 on array 'hwdist' [60]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('hwdist_addr_5', RTL_bellman_ford.prj/solution1/bellman_ford.c:26) [63]  (0 ns)
	'store' operation (RTL_bellman_ford.prj/solution1/bellman_ford.c:26) of constant 127 on array 'hwdist' [64]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('hwdist_addr_7', RTL_bellman_ford.prj/solution1/bellman_ford.c:26) [67]  (0 ns)
	'store' operation (RTL_bellman_ford.prj/solution1/bellman_ford.c:26) of constant 127 on array 'hwdist' [68]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('hwdist_addr_9', RTL_bellman_ford.prj/solution1/bellman_ford.c:26) [71]  (0 ns)
	'store' operation (RTL_bellman_ford.prj/solution1/bellman_ford.c:26) of constant 127 on array 'hwdist' [72]  (2.32 ns)

 <State 11>: 3.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', RTL_bellman_ford.prj/solution1/bellman_ford.c:31) [76]  (0 ns)
	'icmp' operation ('exitcond', RTL_bellman_ford.prj/solution1/bellman_ford.c:31) [79]  (3.1 ns)

 <State 12>: 3.76ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', RTL_bellman_ford.prj/solution1/bellman_ford.c:34) [89]  (0 ns)
	'add' operation ('j', RTL_bellman_ford.prj/solution1/bellman_ford.c:34) [101]  (3.76 ns)

 <State 13>: 8.73ns
The critical path consists of the following:
	'load' operation ('hwdist_load', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) on array 'hwdist' [108]  (2.32 ns)
	'sitofp' operation ('tmp_s', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [109]  (6.41 ns)

 <State 14>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_s', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [109]  (6.41 ns)

 <State 15>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_s', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [109]  (6.41 ns)

 <State 16>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_s', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [109]  (6.41 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_s', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [109]  (6.41 ns)

 <State 18>: 8.73ns
The critical path consists of the following:
	'load' operation ('hwdist_load_1', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) on array 'hwdist' [112]  (2.32 ns)
	'sitofp' operation ('tmp_2', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [113]  (6.41 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [111]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [111]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [111]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [111]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [111]  (7.26 ns)

 <State 24>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [127]  (6.79 ns)

 <State 25>: 5.27ns
The critical path consists of the following:
	'icmp' operation ('notrhs8', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [121]  (3.2 ns)
	'or' operation ('tmp_13', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [122]  (0 ns)
	'and' operation ('tmp_15', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [126]  (0 ns)
	'and' operation ('tmp_17', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [128]  (0 ns)
	'and' operation ('or_cond', RTL_bellman_ford.prj/solution1/bellman_ford.c:36) [138]  (2.07 ns)

 <State 26>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('tmp_8_i_i_i', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38) [153]  (0 ns)
	'select' operation ('__Val2__', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38) [158]  (4.42 ns)

 <State 27>: 8.15ns
The critical path consists of the following:
	'sub' operation ('tmp_10_i_i_i', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38) [160]  (3.76 ns)
	'select' operation ('__Val2__', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38) [161]  (2.07 ns)
	'store' operation (RTL_bellman_ford.prj/solution1/bellman_ford.c:38) of variable '__Val2__', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:44->RTL_bellman_ford.prj/solution1/bellman_ford.c:38 on array 'hwdist' [162]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
