#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000221302b08f0 .scope module, "tb_link_top" "tb_link_top" 2 3;
 .timescale 0 0;
v0000022130322610_0 .var "clk", 0 0;
v0000022130321a30_0 .net "done", 0 0, L_00000221303235b0;  1 drivers
v00000221303229d0_0 .var "rst", 0 0;
E_00000221302a9640 .event anyedge, v00000221302b3930_0;
S_00000221302b0a80 .scope module, "dut" "link_top" 2 9, 3 3 0, S_00000221302b08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "done";
v0000022130321cb0_0 .net "ack", 0 0, L_00000221302ab700;  1 drivers
v0000022130321e90_0 .net "clk", 0 0, v0000022130322610_0;  1 drivers
v0000022130321df0_0 .net "data", 7 0, L_00000221302ab310;  1 drivers
v0000022130322a70_0 .net "done", 0 0, L_00000221303235b0;  alias, 1 drivers
v0000022130321b70_0 .net "req", 0 0, L_00000221302ab150;  1 drivers
v00000221303227f0_0 .net "rst", 0 0, v00000221303229d0_0;  1 drivers
S_00000221302b2730 .scope module, "u_master" "master_fsm" 3 14, 4 4 0, S_00000221302b0a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /OUTPUT 1 "req";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "done";
P_00000221302a75a0 .param/l "S_DONE" 1 4 18, C4<100>;
P_00000221302a75d8 .param/l "S_DRIVE_DATA" 1 4 15, C4<001>;
P_00000221302a7610 .param/l "S_IDLE" 1 4 14, C4<000>;
P_00000221302a7648 .param/l "S_WAIT_ACK" 1 4 16, C4<010>;
P_00000221302a7680 .param/l "S_WAIT_NO_ACK" 1 4 17, C4<011>;
L_00000221302ab310 .functor BUFZ 8, v00000221302b3a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000221302ab150 .functor OR 1, L_00000221303226b0, L_0000022130322c50, C4<0>, C4<0>;
L_0000022130323948 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000221302b3b10_0 .net/2u *"_ivl_12", 2 0, L_0000022130323948;  1 drivers
L_00000221303238b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000221302b34d0_0 .net/2u *"_ivl_2", 2 0, L_00000221303238b8;  1 drivers
v00000221302b3e30_0 .net *"_ivl_4", 0 0, L_00000221303226b0;  1 drivers
L_0000022130323900 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000221302b3570_0 .net/2u *"_ivl_6", 2 0, L_0000022130323900;  1 drivers
v00000221302b3390_0 .net *"_ivl_8", 0 0, L_0000022130322c50;  1 drivers
v00000221302b3610_0 .net "ack", 0 0, L_00000221302ab700;  alias, 1 drivers
v00000221302b3890_0 .var "byte_count_next", 1 0;
v00000221302b39d0_0 .var "byte_count_reg", 1 0;
v00000221302b3bb0_0 .net "clk", 0 0, v0000022130322610_0;  alias, 1 drivers
v00000221302b36b0_0 .net "data", 7 0, L_00000221302ab310;  alias, 1 drivers
v00000221302b3a70_0 .var "data_reg", 7 0;
v00000221302b3930_0 .net "done", 0 0, L_00000221303235b0;  alias, 1 drivers
v00000221302b3c50_0 .net "req", 0 0, L_00000221302ab150;  alias, 1 drivers
v00000221302b3cf0_0 .net "rst", 0 0, v00000221303229d0_0;  alias, 1 drivers
v00000221302b3430_0 .var "state_next", 2 0;
v00000221302b3ed0_0 .var "state_reg", 2 0;
E_00000221302a8e00 .event anyedge, v00000221302b3ed0_0, v00000221302b39d0_0, v00000221302b3610_0;
E_00000221302a9740 .event posedge, v00000221302b3bb0_0;
L_00000221303226b0 .cmp/eq 3, v00000221302b3ed0_0, L_00000221303238b8;
L_0000022130322c50 .cmp/eq 3, v00000221302b3ed0_0, L_0000022130323900;
L_00000221303235b0 .cmp/eq 3, v00000221302b3ed0_0, L_0000022130323948;
S_00000221302b28c0 .scope module, "u_slave" "slave_fsm" 3 24, 5 4 0, S_00000221302b0a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "ack";
    .port_info 5 /OUTPUT 8 "last_byte";
P_00000221302b2a50 .param/l "S_HOLD_ACK" 1 5 16, C4<10>;
P_00000221302b2a88 .param/l "S_IDLE" 1 5 14, C4<00>;
P_00000221302b2ac0 .param/l "S_LATCH_ACK" 1 5 15, C4<01>;
P_00000221302b2af8 .param/l "S_WAIT_NO_REQ" 1 5 17, C4<11>;
L_00000221302ab230 .functor OR 1, L_0000022130323510, L_00000221303221b0, C4<0>, C4<0>;
L_00000221302ab700 .functor OR 1, L_00000221302ab230, L_00000221303230b0, C4<0>, C4<0>;
L_0000022130323990 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000221302b3f70_0 .net/2u *"_ivl_0", 1 0, L_0000022130323990;  1 drivers
L_0000022130323a20 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000221302b4010_0 .net/2u *"_ivl_10", 1 0, L_0000022130323a20;  1 drivers
v00000221302b3750_0 .net *"_ivl_12", 0 0, L_00000221303230b0;  1 drivers
v00000221302b3d90_0 .net *"_ivl_2", 0 0, L_0000022130323510;  1 drivers
L_00000221303239d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000221302b4150_0 .net/2u *"_ivl_4", 1 0, L_00000221303239d8;  1 drivers
v00000221302b37f0_0 .net *"_ivl_6", 0 0, L_00000221303221b0;  1 drivers
v00000221302b40b0_0 .net *"_ivl_9", 0 0, L_00000221302ab230;  1 drivers
v00000221302b3250_0 .net "ack", 0 0, L_00000221302ab700;  alias, 1 drivers
v00000221302b32f0_0 .net "clk", 0 0, v0000022130322610_0;  alias, 1 drivers
v0000022130323150_0 .net "data_in", 7 0, L_00000221302ab310;  alias, 1 drivers
v0000022130323010_0 .var "last_byte", 7 0;
v0000022130322250_0 .net "req", 0 0, L_00000221302ab150;  alias, 1 drivers
v00000221303218f0_0 .net "rst", 0 0, v00000221303229d0_0;  alias, 1 drivers
v00000221303231f0_0 .var "state_next", 1 0;
v00000221303222f0_0 .var "state_reg", 1 0;
E_00000221302a9080 .event anyedge, v00000221303222f0_0, v00000221302b3c50_0;
L_0000022130323510 .cmp/eq 2, v00000221303222f0_0, L_0000022130323990;
L_00000221303221b0 .cmp/eq 2, v00000221303222f0_0, L_00000221303239d8;
L_00000221303230b0 .cmp/eq 2, v00000221303222f0_0, L_0000022130323a20;
    .scope S_00000221302b2730;
T_0 ;
    %wait E_00000221302a9740;
    %load/vec4 v00000221302b3cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000221302b3ed0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000221302b39d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000221302b3430_0;
    %assign/vec4 v00000221302b3ed0_0, 0;
    %load/vec4 v00000221302b3890_0;
    %assign/vec4 v00000221302b39d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000221302b2730;
T_1 ;
    %wait E_00000221302a8e00;
    %load/vec4 v00000221302b3ed0_0;
    %store/vec4 v00000221302b3430_0, 0, 3;
    %load/vec4 v00000221302b39d0_0;
    %store/vec4 v00000221302b3890_0, 0, 2;
    %pushi/vec4 160, 0, 8;
    %load/vec4 v00000221302b39d0_0;
    %pad/u 8;
    %add;
    %store/vec4 v00000221302b3a70_0, 0, 8;
    %load/vec4 v00000221302b3ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000221302b3430_0, 0, 3;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000221302b3430_0, 0, 3;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000221302b3430_0, 0, 3;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v00000221302b3610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v00000221302b39d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000221302b3430_0, 0, 3;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000221302b3430_0, 0, 3;
    %load/vec4 v00000221302b39d0_0;
    %addi 1, 0, 2;
    %store/vec4 v00000221302b3890_0, 0, 2;
T_1.10 ;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v00000221302b3610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000221302b3430_0, 0, 3;
T_1.11 ;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000221302b3430_0, 0, 3;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000221302b28c0;
T_2 ;
    %wait E_00000221302a9740;
    %load/vec4 v00000221303218f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000221303222f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000022130323010_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000221303231f0_0;
    %assign/vec4 v00000221303222f0_0, 0;
    %load/vec4 v00000221303231f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000022130323150_0;
    %assign/vec4 v0000022130323010_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000221302b28c0;
T_3 ;
    %wait E_00000221302a9080;
    %load/vec4 v00000221303222f0_0;
    %store/vec4 v00000221303231f0_0, 0, 2;
    %load/vec4 v00000221303222f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000221303231f0_0, 0, 2;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0000022130322250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000221303231f0_0, 0, 2;
T_3.6 ;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000221303231f0_0, 0, 2;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000221303231f0_0, 0, 2;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000022130322250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000221303231f0_0, 0, 2;
T_3.8 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000221302b08f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022130322610_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0000022130322610_0;
    %inv;
    %store/vec4 v0000022130322610_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_00000221302b08f0;
T_5 ;
    %vpi_call 2 24 "$dumpfile", "handshake_waves.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000221302b08f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000221303229d0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000221302a9740;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000221303229d0_0, 0, 1;
    %vpi_call 2 32 "$display", "Time\011Req\011Ack\011Data\011Done\011LastByte" {0 0 0};
T_5.2 ;
    %load/vec4 v0000022130321a30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.3, 6;
    %wait E_00000221302a9640;
    %jmp T_5.2;
T_5.3 ;
    %wait E_00000221302a9740;
    %vpi_call 2 38 "$display", "INFO: 4-byte transfer complete. Simulation finished." {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000221302b08f0;
T_6 ;
    %wait E_00000221302a9740;
    %load/vec4 v00000221303229d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 2 45 "$display", "%0t\011%b\011%b\011%h\011%b\011%h", $time, v00000221302b3c50_0, v00000221302b3250_0, v00000221302b36b0_0, v0000022130321a30_0, v0000022130323010_0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_link_top.v";
    "link_top.v";
    "master_fsm.v";
    "slave_fsm.v";
