[07/09 14:13:46      0] 
[07/09 14:13:46      0] Cadence Innovus(TM) Implementation System.
[07/09 14:13:46      0] Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/09 14:13:46      0] 
[07/09 14:13:46      0] Version:	v16.10-p004_1, built Thu May 12 14:48:49 PDT 2016
[07/09 14:13:46      0] Options:	-win 
[07/09 14:13:46      0] Date:		Tue Jul  9 14:13:46 2019
[07/09 14:13:46      0] Host:		scc-pool-b-32 (x86_64 w/Linux 4.9.0-8-amd64) (4cores*4cpus*Intel(R) Core(TM) i5-4590 CPU @ 3.30GHz 6144KB)
[07/09 14:13:46      0] OS:		Unsupported OS as /etc does not have release info
[07/09 14:13:46      0] 
[07/09 14:13:46      0] License:
[07/09 14:13:46      0] 		invs	Innovus Implementation System	16.1	checkout succeeded
[07/09 14:13:46      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/09 14:14:02      6] @(#)CDS: Innovus v16.10-p004_1 (64bit) 05/12/2016 14:48 (Linux 2.6.18-194.el5)
[07/09 14:14:02      6] @(#)CDS: NanoRoute 16.10-p004_1 NR160506-1445/16_10-UB (database version 2.30, 325.6.1) {superthreading v1.28}
[07/09 14:14:02      6] @(#)CDS: AAE 16.10-p003 (64bit) 05/12/2016 (Linux 2.6.18-194.el5)
[07/09 14:14:02      6] @(#)CDS: CTE 16.10-p002_1 () May  3 2016 03:35:25 ( )
[07/09 14:14:02      6] @(#)CDS: SYNTECH 16.10-d040_1 () Apr 22 2016 00:57:16 ( )
[07/09 14:14:02      6] @(#)CDS: CPE v16.10-p007
[07/09 14:14:02      6] @(#)CDS: IQRC/TQRC 15.2.1-s073 (64bit) Tue May  3 11:39:50 PDT 2016 (Linux 2.6.18-194.el5)
[07/09 14:14:02      6] @(#)CDS: OA 22.50-p043 Tue Feb  9 16:29:38 2016
[07/09 14:14:02      6] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[07/09 14:14:02      6] @(#)CDS: RCDB 11.8
[07/09 14:14:02      6] --- Running on scc-pool-b-32 (x86_64 w/Linux 4.9.0-8-amd64) (4cores*4cpus*Intel(R) Core(TM) i5-4590 CPU @ 3.30GHz 6144KB) ---
[07/09 14:14:02      6] Create and set the environment variable TMPDIR to /tmp/innovus_temp_5379_scc-pool-b-32_ufwhq_QtEUMz.

[07/09 14:14:03      6] 
[07/09 14:14:03      6] **INFO:  MMMC transition support version v31-84 
[07/09 14:14:03      6] 
[07/09 14:14:03      6] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/09 14:14:03      6] <CMD> suppressMessage ENCEXT-2799
[07/09 14:14:03      6] <CMD> getVersion
[07/09 14:14:04      6] <CMD> getDrawView
[07/09 14:14:04      6] <CMD> loadWorkspace -name Physical
[07/09 14:14:04      6] <CMD> win
[07/09 14:14:47     10] <CMD> setDrawView ameba
[07/09 14:14:48     10] <CMD> setDrawView fplan
[07/09 14:14:49     10] <CMD> setDrawView ameba
[07/09 14:14:50     11] <CMD> setDrawView fplan
[07/09 14:14:50     11] <CMD> setDrawView place
[07/09 14:14:52     11] <CMD> setDrawView place
[07/09 14:14:52     11] <CMD> setDrawView place
[07/09 14:14:53     11] <CMD> setDrawView ameba
[07/09 14:14:53     11] <CMD> setDrawView ameba
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:14:57     11] <CMD> getCTSMode -engine -quiet
[07/09 14:15:12     13] <CMD> setDrawView fplan
[07/09 14:16:10     19] <CMD> freeDesign
[07/09 14:16:10     19] Resetting process node dependent CCOpt properties.
[07/09 14:16:10     19] **ERROR: (IMPSYC-6148):	Command freeDesign cannot proceed; design is not loaded yet.
[07/09 14:16:10     19] 
[07/09 14:16:10     19] 
[07/09 14:16:10     19] Info (SM2C): Status of key globals:
[07/09 14:16:10     19] 	 MMMC-by-default flow     : 1
[07/09 14:16:10     19] 	 Default MMMC objs envvar : 0
[07/09 14:16:10     19] 	 Data portability         : 0
[07/09 14:16:10     19] 	 MMMC PV Emulation        : 0
[07/09 14:16:10     19] 	 MMMC debug               : 0
[07/09 14:16:10     19] 	 Init_Design flow         : 1
[07/09 14:16:10     19] 
[07/09 14:16:10     19] 
[07/09 14:16:10     19] 	 CTE SM2C global          : false
[07/09 14:16:10     19] 	 Reporting view filter    : false
[07/09 14:16:10     19] <CMD> setDesignMode -process 65
[07/09 14:16:10     19] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[07/09 14:16:10     19] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[07/09 14:16:10     19] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/09 14:16:10     19] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[07/09 14:16:10     19] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[07/09 14:16:10     19] Updating process node dependent CCOpt properties for the 65nm process node.
[07/09 14:16:10     19] <CMD> setDelayCalMode -engine Aae -signoff false -SIAware false
[07/09 14:16:10     19] <CMD_INTERNAL> setLimitedAccessFeature ediUsePreRouteGigaOpt 1
[07/09 14:16:10     19] INFO: You have enabled new technology 'ediUsePreRouteGigaOpt' that has been internally qualified at Cadence but has only limited customer testing. You are encouraged to work with Cadence directly to qualify your usage and make sure it meets your needs before deploying it widely. Final production licensing of this feature is subject to change.
[07/09 14:16:10     19] <CMD> setDesignMode -highSpeedCore true
[07/09 14:16:10     19] 
[07/09 14:16:10     19] <CMD> setMultiCpuUsage -localCpu 8 -keepLicense false
[07/09 14:16:10     19] **WARN: (PRL-39):	Number of local CPUs specified (8) > Actual number of CPUs in the host (4). The lower value will be used.
[07/09 14:16:10     19] Setting releaseMultiCpuLicenseMode to true.
[07/09 14:16:10     19] <CMD> setDistributeHost -local
[07/09 14:16:10     19] The timeout for a remote job to respond is 30 seconds.
[07/09 14:16:10     19] Submit command for task runs will be: local
[07/09 14:16:10     19] <CMD> create_library_set -name worstHT \
    -timing [list $::env(UMC_HOME)/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib \
     $::env(UMC_HOME)/65nm-pads/synopsys/u065gioll18gpir_wc.lib] \
    -si     [list $::env(UMC_HOME)/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.db \
     $::env(UMC_HOME)/65nm-pads/synopsys/u065gioll18gpir_wc.db]
[07/09 14:16:10     19] <CMD> create_library_set -name bestLT \
    -timing [list $::env(UMC_HOME)/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib \
      $::env(UMC_HOME)/65nm-pads/synopsys/u065gioll18gpir_bc.lib] \
    -si     [list $::env(UMC_HOME)/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.db \
      $::env(UMC_HOME)/65nm-pads/synopsys/u065gioll18gpir_bc.db]
[07/09 14:16:10     19] <CMD> create_constraint_mode -name functional -sdc_files $BASE/synthesis/constraints.sdc
[07/09 14:16:10     19] <CMD> create_rc_corner -name rcworstHT   -T 125
[07/09 14:16:10     19] <CMD> create_rc_corner -name rcbestLT   -T 0
[07/09 14:16:10     19] <CMD> create_delay_corner -name worstHTrcw -library_set worstHT -rc_corner rcworstHT
[07/09 14:16:10     19] <CMD> create_delay_corner -name bestLTrcb -library_set bestLT -rc_corner rcbestLT
[07/09 14:16:10     19] <CMD> create_analysis_view -name functional_worstHT -constraint_mode functional -delay_corner worstHTrcw
[07/09 14:16:10     19] <CMD> create_analysis_view -name functional_bestLT -constraint_mode functional -delay_corner bestLTrcb
[07/09 14:16:10     19] <CMD> set init_lef_file {/var/autofs/cadence2/umc-65//65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef /var/autofs/cadence2/umc-65//65nm-stdcells/lef/uk65lscllmvbbr.lef /var/autofs/cadence2/umc-65//65nm-pads/lef/u065gioll18gpir_9m2t2h.lef /var/autofs/cadence2/umc-65//rams/512x32/SJKA65_512X32X1CM4/SJKA65_512X32X1CM4.lef}
[07/09 14:16:10     19] <CMD> set init_verilog /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/run/netlist/minisystem_top.gtl.v
[07/09 14:16:10     19] <CMD> set init_top_cell minisystem_top
[07/09 14:16:10     19] <CMD> suppressMessage ENCLF-122
[07/09 14:16:10     19] <CMD> init_design -setup functional_worstHT -hold functional_bestLT
[07/09 14:16:12     19] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[07/09 14:16:12     19] 
[07/09 14:16:12     19] Loading LEF file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef ...
[07/09 14:16:12     19] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 9.
[07/09 14:16:12     19] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[07/09 14:16:12     19]  The USEMINSPACING PIN statement will be ignored. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 26.
[07/09 14:16:12     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 602.
[07/09 14:16:12     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 611.
[07/09 14:16:12     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 721.
[07/09 14:16:12     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 730.
[07/09 14:16:12     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 840.
[07/09 14:16:12     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 849.
[07/09 14:16:12     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 959.
[07/09 14:16:12     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 968.
[07/09 14:16:12     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1179.
[07/09 14:16:12     19] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1188.
[07/09 14:16:12     19] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1350.
[07/09 14:16:12     19] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1351.
[07/09 14:16:12     19] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1352.
[07/09 14:16:12     19] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1354.
[07/09 14:16:12     19] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1355.
[07/09 14:16:12     19] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1356.
[07/09 14:16:12     19] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[07/09 14:16:12     19] The LEF parser will ignore this statement.
[07/09 14:16:12     19] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1364.
[07/09 14:16:12     19] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1365.
[07/09 14:16:12     19] **WARN: (IMPLF-104):	The layers 'CONT' and 'VI1' specified in
[07/09 14:16:12     19] SAMENET spacing rule are not neighboring to each other. The rule
[07/09 14:16:12     19] is ignored.
[07/09 14:16:12     19] 
[07/09 14:16:12     19] Loading LEF file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/uk65lscllmvbbr.lef ...
[07/09 14:16:12     19] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[07/09 14:16:12     19] so you are unable to create rectilinear partition in a hierarchical flow.
[07/09 14:16:12     19] Set DBUPerIGU to M2 pitch 400.
[07/09 14:16:12     19] 
[07/09 14:16:12     19] Loading LEF file /var/autofs/cadence2/umc-65/65nm-pads/lef/u065gioll18gpir_9m2t2h.lef ...
[07/09 14:16:12     19] **WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
[07/09 14:16:12     19] 
[07/09 14:16:12     19] Loading LEF file /var/autofs/cadence2/umc-65/rams/512x32/SJKA65_512X32X1CM4/SJKA65_512X32X1CM4.lef ...
[07/09 14:16:12     19] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[07/09 14:16:12     19] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[07/09 14:16:12     19] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /var/autofs/cadence2/umc-65/rams/512x32/SJKA65_512X32X1CM4/SJKA65_512X32X1CM4.lef at line 7635.
[07/09 14:16:12     19] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[07/09 14:16:12     19] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[07/09 14:16:12     19] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /var/autofs/cadence2/umc-65/rams/512x32/SJKA65_512X32X1CM4/SJKA65_512X32X1CM4.lef at line 7635.
[07/09 14:16:12     19] **WARN: (IMPLF-200):	Pin 'SIG' in macro 'DI_G' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:16:12     19] Type 'man IMPLF-200' for more detail.
[07/09 14:16:12     19] **WARN: (IMPLF-200):	Pin 'SIG' in macro 'DI_P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:16:12     19] Type 'man IMPLF-200' for more detail.
[07/09 14:16:12     19] **WARN: (IMPLF-200):	Pin 'AIO250' in macro 'IANAIO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:16:12     19] Type 'man IMPLF-200' for more detail.
[07/09 14:16:12     19] **WARN: (IMPLF-200):	Pin 'AIO50' in macro 'IANAIO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:16:12     19] Type 'man IMPLF-200' for more detail.
[07/09 14:16:12     19] **WARN: (IMPLF-200):	Pin 'ANAIO' in macro 'IANAIO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:16:12     19] Type 'man IMPLF-200' for more detail.
[07/09 14:16:12     19] **WARN: (IMPLF-200):	Pin 'AIOC250' in macro 'IANAIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:16:12     19] Type 'man IMPLF-200' for more detail.
[07/09 14:16:12     19] **WARN: (IMPLF-200):	Pin 'AIOC50' in macro 'IANAIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:16:12     19] Type 'man IMPLF-200' for more detail.
[07/09 14:16:12     19] **WARN: (IMPLF-200):	Pin 'ANAIOC' in macro 'IANAIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:16:12     19] Type 'man IMPLF-200' for more detail.
[07/09 14:16:12     19] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:16:12     19] Type 'man IMPLF-200' for more detail.
[07/09 14:16:12     19] 
[07/09 14:16:12     19] viaInitial starts at Tue Jul  9 14:16:12 2019
**WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI1 VI2 0.100 STACK ;
[07/09 14:16:12     19] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI2 VI3 0.100 STACK ;
[07/09 14:16:12     19] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI3 VI4 0.100 STACK ;
[07/09 14:16:12     19] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI4 VI5 0.100 STACK ;
[07/09 14:16:12     19] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI5 VI6 0.200 STACK ;
[07/09 14:16:12     19] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI6 VI7 0.200 STACK ;
[07/09 14:16:12     19] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI7 VI8 0.400 STACK ;
[07/09 14:16:12     19] viaInitial ends at Tue Jul  9 14:16:12 2019
Starting library reading in 'Multi-threaded flow' (with '4' threads)
[07/09 14:16:40    124] Reading worstHT timing library /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib.
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP64R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP32R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP16R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP8R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILE64R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILE32R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILE16R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILE8R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILE6R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILE4R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'FILE3R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-302):	No function defined for cell 'ANTR'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] Read 1077 cells in uk65lscllmvbbr_108c125_wc.
[07/09 14:16:40    124] Reading worstHT timing library /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib.
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'GND' of cell 'DI_G' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'GND' of cell 'DI_G' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'DI_G' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SIG' of cell 'DI_G' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VDD' of cell 'IVDD' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VDD' of cell 'IVDD' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VSS' of cell 'IVDD' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VSS' of cell 'IVDD' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VDD' of cell 'IVDDIO' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VDD' of cell 'IVDDIO' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VDDIO' of cell 'IVDDIO' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VDDIO' of cell 'IVDDIO' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VSS' of cell 'IVDDIO' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VSS' of cell 'IVDDIO' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'VSSIO' of cell 'IVDDIO' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'VSSIO' of cell 'IVDDIO' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'DI' of cell 'IUMB' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib, Line 208)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'DI' of cell 'IUMA' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'IUMB' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PAD' of cell 'IUMA' is not defined in the library. (File /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib)
[07/09 14:16:40    124] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/09 14:16:40    124] Read 31 cells in u065gioll18gpir_wc.
[07/09 14:16:40    124] Library reading multithread flow ended. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:16:40    124] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[07/09 14:17:18    258] Reading bestLT timing library /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib.
[07/09 14:17:18    258] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP64R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib)
[07/09 14:17:18    258] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP32R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib)
[07/09 14:17:18    258] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP16R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib)
[07/09 14:17:18    258] **WARN: (TECHLIB-302):	No function defined for cell 'FILEP8R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib)
[07/09 14:17:18    258] **WARN: (TECHLIB-302):	No function defined for cell 'FILE64R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib)
[07/09 14:17:18    258] **WARN: (TECHLIB-302):	No function defined for cell 'FILE32R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib)
[07/09 14:17:18    258] **WARN: (TECHLIB-302):	No function defined for cell 'FILE16R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib)
[07/09 14:17:18    258] **WARN: (TECHLIB-302):	No function defined for cell 'FILE8R'. The cell will only be used for analysis. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib)
[07/09 14:17:18    258] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/09 14:17:18    258] Read 1077 cells in uk65lscllmvbbr_132c0_bc.
[07/09 14:17:18    258] Reading bestLT timing library /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_bc.lib.
[07/09 14:17:18    258] Read 31 cells in u065gioll18gpir_bc.
[07/09 14:17:18    258] Library reading multithread flow ended. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib)
[07/09 14:17:18    258] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=4.31min, fe_real=3.53min, fe_mem=768.1M) ***
[07/09 14:17:18    258] #- Begin Load netlist data ... (date=07/09 14:17:18, mem=768.1M)
[07/09 14:17:18    258] *** Begin netlist parsing (mem=768.1M) ***
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
[07/09 14:17:18    258] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/09 14:17:18    258] To increase the message display limit, refer to the product command reference manual.
[07/09 14:17:18    258] Pin 'G0' of cell 'DI_BTB_G' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'G1' of cell 'DI_BTB_G' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'PWR' of cell 'DI_P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANA' of cell 'ICORNERA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'ICORNER' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'ICORNER' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IFILLER20' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'IFILLER20' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANA' of cell 'IAGBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANAC' of cell 'IAGBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IDABREAKR' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANA' of cell 'IDABREAKR' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'IDABREAKR' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IDABREAKL' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANA' of cell 'IDABREAKL' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'IDABREAKL' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDIO' of cell 'IDDIOBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IDDIOBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'IDDIOBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDD' of cell 'IDDBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IDDBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'IDDBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDANAC' of cell 'IACLAMPC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANAC' of cell 'IACLAMPC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDANA' of cell 'IACLAMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANA' of cell 'IACLAMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDD' of cell 'IDCLAMPC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IDCLAMPC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDANAC' of cell 'IANAIOC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANAC' of cell 'IANAIOC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDANA' of cell 'IANAIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANA' of cell 'IANAIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDANAC' of cell 'IVSSANAC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANAC' of cell 'IVSSANAC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDANAC' of cell 'IVDDANAC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANAC' of cell 'IVDDANAC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDANA' of cell 'IVSSANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANA' of cell 'IVSSANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDANA' of cell 'IVDDANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSANA' of cell 'IVDDANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDD' of cell 'IVSSIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IVSSIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'IVSSIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDIO' of cell 'IVSS' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IVSS' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'IVSS' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDD' of cell 'IVDDIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDIO' of cell 'IVDDIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IVDDIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'IVDDIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDD' of cell 'IVDD' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IVDD' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDD' of cell 'IUMB' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDIO' of cell 'IUMB' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IUMB' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'IUMB' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDD' of cell 'IUMA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VDDIO' of cell 'IUMA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSS' of cell 'IUMA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'VSSIO' of cell 'IUMA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Pin 'GND' of cell 'DI_G' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:17:18    258] Created 1108 new cells from 4 timing libraries.
[07/09 14:17:18    258] Reading netlist ...
[07/09 14:17:18    258] Backslashed names will retain backslash and a trailing blank character.
[07/09 14:17:18    258] Reading verilog netlist '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/../synthesis/run/netlist/minisystem_top.gtl.v'
[07/09 14:17:18    258] 
[07/09 14:17:18    258] *** Memory Usage v#1 (Current mem = 768.141M, initial mem = 169.500M) ***
[07/09 14:17:18    258] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=768.1M) ***
[07/09 14:17:18    258] #- End Load netlist data ... (date=07/09 14:17:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=768.1M, current mem=768.1M)
[07/09 14:17:18    258] Set top cell to minisystem_top.
[07/09 14:17:18    258] Hooked 2216 DB cells to tlib cells.
[07/09 14:17:18    258] Starting recursive module instantiation check.
[07/09 14:17:18    258] No recursion found.
[07/09 14:17:18    258] Building hierarchical netlist for Cell minisystem_top ...
[07/09 14:17:18    258] *** Netlist is unique.
[07/09 14:17:18    258] ** info: there are 2229 modules.
[07/09 14:17:18    258] ** info: there are 1394 stdCell insts.
[07/09 14:17:18    258] ** info: there are 5 Pad insts.
[07/09 14:17:18    258] ** info: there are 2 macros.
[07/09 14:17:18    258] 
[07/09 14:17:18    258] *** Memory Usage v#1 (Current mem = 799.461M, initial mem = 169.500M) ***
[07/09 14:17:18    258] Initializing I/O assignment ...
[07/09 14:17:18    258] **WARN: (IMPFP-3961):	The techSite 'iocorner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/09 14:17:18    258] Type 'man IMPFP-3961' for more detail.
[07/09 14:17:18    258] **WARN: (IMPFP-3961):	The techSite 'iosite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/09 14:17:18    258] Type 'man IMPFP-3961' for more detail.
[07/09 14:17:18    258] Set Default Net Delay as 1000 ps.
[07/09 14:17:18    258] Set Default Net Load as 0.5 pF. 
[07/09 14:17:18    258] Set Default Input Pin Transition as 0.1 ps.
[07/09 14:17:18    258] Pre-connect netlist-defined P/G connections...
[07/09 14:17:18    258] Pin 'VSSIO' of instance 'cableconnect_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED11'.  The type of this net will be changed to GROUND net.
[07/09 14:17:18    258] Pin 'VSS' of instance 'cableconnect_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED10'.  The type of this net will be changed to GROUND net.
[07/09 14:17:18    258] **WARN: (IMPDB-1256):	Pin VDDIO of instance 'cableconnect_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED9'. The type of this net will be changed to POWER net.
[07/09 14:17:18    258] **WARN: (IMPDB-1256):	Pin VDD of instance 'cableconnect_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED8'. The type of this net will be changed to POWER net.
[07/09 14:17:18    258] Pin 'VSSIO' of instance 'clk_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED24'.  The type of this net will be changed to GROUND net.
[07/09 14:17:18    258] Pin 'VSS' of instance 'clk_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED23'.  The type of this net will be changed to GROUND net.
[07/09 14:17:18    258] **WARN: (IMPDB-1256):	Pin VDDIO of instance 'clk_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED22'. The type of this net will be changed to POWER net.
[07/09 14:17:18    258] **WARN: (IMPDB-1256):	Pin VDD of instance 'clk_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED21'. The type of this net will be changed to POWER net.
[07/09 14:17:18    258] Pin 'VSSIO' of instance 'datain_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED37'.  The type of this net will be changed to GROUND net.
[07/09 14:17:18    258] Pin 'VSS' of instance 'datain_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED36'.  The type of this net will be changed to GROUND net.
[07/09 14:17:18    258] **WARN: (IMPDB-1256):	Pin VDDIO of instance 'datain_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED35'. The type of this net will be changed to POWER net.
[07/09 14:17:18    258] **WARN: (IMPDB-1256):	Pin VDD of instance 'datain_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED34'. The type of this net will be changed to POWER net.
[07/09 14:17:18    258] Pin 'VSSIO' of instance 'dataout_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED50'.  The type of this net will be changed to GROUND net.
[07/09 14:17:18    258] Pin 'VSS' of instance 'dataout_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED49'.  The type of this net will be changed to GROUND net.
[07/09 14:17:18    258] **WARN: (IMPDB-1256):	Pin VDDIO of instance 'dataout_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED48'. The type of this net will be changed to POWER net.
[07/09 14:17:18    258] **WARN: (IMPDB-1256):	Pin VDD of instance 'dataout_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED47'. The type of this net will be changed to POWER net.
[07/09 14:17:18    258] Pin 'VSSIO' of instance 'resn_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED63'.  The type of this net will be changed to GROUND net.
[07/09 14:17:18    258] Pin 'VSS' of instance 'resn_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED62'.  The type of this net will be changed to GROUND net.
[07/09 14:17:18    258] **WARN: (IMPDB-1256):	Pin VDDIO of instance 'resn_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED61'. The type of this net will be changed to POWER net.
[07/09 14:17:18    258] **WARN: (IMPDB-1256):	Pin VDD of instance 'resn_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED60'. The type of this net will be changed to POWER net.
[07/09 14:17:18    258]   Updated 5 instances.
[07/09 14:17:18    258] Extraction setup Started 
[07/09 14:17:18    258] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/09 14:17:18    258] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2773' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.17 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2773' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:17:18    258] Type 'man IMPEXT-2776' for more detail.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.17 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:17:18    258] Summary of Active RC-Corners : 
[07/09 14:17:18    258]  
[07/09 14:17:18    258]  Analysis View: functional_worstHT
[07/09 14:17:18    258]     RC-Corner Name        : rcworstHT
[07/09 14:17:18    258]     RC-Corner Index       : 0
[07/09 14:17:18    258]     RC-Corner Temperature : 125 Celsius
[07/09 14:17:18    258]     RC-Corner Cap Table   : ''
[07/09 14:17:18    258]     RC-Corner PreRoute Res Factor         : 1
[07/09 14:17:18    258]     RC-Corner PreRoute Cap Factor         : 1
[07/09 14:17:18    258]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/09 14:17:18    258]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/09 14:17:18    258]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/09 14:17:18    258]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/09 14:17:18    258]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/09 14:17:18    258]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/09 14:17:18    258]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/09 14:17:18    258]  
[07/09 14:17:18    258]  Analysis View: functional_bestLT
[07/09 14:17:18    258]     RC-Corner Name        : rcbestLT
[07/09 14:17:18    258]     RC-Corner Index       : 1
[07/09 14:17:18    258]     RC-Corner Temperature : 0 Celsius
[07/09 14:17:18    258]     RC-Corner Cap Table   : ''
[07/09 14:17:18    258]     RC-Corner PreRoute Res Factor         : 1
[07/09 14:17:18    258]     RC-Corner PreRoute Cap Factor         : 1
[07/09 14:17:18    258]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/09 14:17:18    258]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/09 14:17:18    258]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/09 14:17:18    258]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/09 14:17:18    258]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/09 14:17:18    258]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/09 14:17:18    258]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/09 14:17:18    258] *Info: initialize multi-corner CTS.
[07/09 14:17:18    259] Reading timing constraints file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc' ...
[07/09 14:17:18    259] Current (total cpu=0:04:19, real=0:03:32, peak res=490.9M, current mem=908.3M)
[07/09 14:17:18    259] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'pin:minisystem_top/clk_div_sr_reg[3]/q' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 18).
[07/09 14:17:18    259] 
[07/09 14:17:18    259] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'pin:minisystem_top/clk_div_sr_reg[3]/q' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 18).
[07/09 14:17:18    259] 
[07/09 14:17:18    259] **WARN: (TCLCMD-1229):	Option '-comment' is not supported by the tool. The option will be parsed but will not be saved and so subsequent constraint writing will not dump them. (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 18).
[07/09 14:17:18    259] 
[07/09 14:17:18    259] **ERROR: (TCLCMD-917):	Cannot find 'ports or pins' that match '' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 18).
[07/09 14:17:18    259] 
[07/09 14:17:18    259] **ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match 'clk_slow' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 26).
[07/09 14:17:18    259] 
[07/09 14:17:18    259] **ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match 'clk_slow' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 27).
[07/09 14:17:18    259] 
[07/09 14:17:18    259] Number of path exceptions in the constraint file = 1
[07/09 14:17:18    259] Number of paths exceptions after getting compressed = 1
[07/09 14:17:18    259] INFO (CTE): Reading of timing constraints file /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc completed, with 2 Warnings and 4 Errors.
[07/09 14:17:19    259] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=447.7M, current mem=920.0M)
[07/09 14:17:19    259] Current (total cpu=0:04:19, real=0:03:33, peak res=490.9M, current mem=920.0M)
[07/09 14:17:19    259] Summary for sequential cells idenfication: 
[07/09 14:17:19    259] Identified SBFF number: 260
[07/09 14:17:19    259] Identified MBFF number: 0
[07/09 14:17:19    259] Not identified SBFF number: 16
[07/09 14:17:19    259] Not identified MBFF number: 0
[07/09 14:17:19    259] Number of sequential cells which are not FFs: 118
[07/09 14:17:19    259] 
[07/09 14:17:19    259] Total number of combinational cells: 668
[07/09 14:17:19    259] Total number of sequential cells: 394
[07/09 14:17:19    259] Total number of tristate cells: 15
[07/09 14:17:19    259] Total number of level shifter cells: 0
[07/09 14:17:19    259] Total number of power gating cells: 0
[07/09 14:17:19    259] Total number of isolation cells: 0
[07/09 14:17:19    259] Total number of power switch cells: 0
[07/09 14:17:19    259] Total number of pulse generator cells: 0
[07/09 14:17:19    259] Total number of always on buffers: 0
[07/09 14:17:19    259] Total number of retention cells: 0
[07/09 14:17:19    259] List of usable buffers: BUFM2R BUFM4R BUFM3R BUFM6R BUFM5R BUFM8R BUFM10R BUFM12R BUFM14R BUFM16R BUFM18R BUFM22RA BUFM20R BUFM24R BUFM26RA BUFM32RA BUFM40RA BUFM48RA CKBUFM2R CKBUFM1R CKBUFM4R CKBUFM3R CKBUFM6R CKBUFM8R CKBUFM12R CKBUFM16R CKBUFM20R CKBUFM22RA CKBUFM24R CKBUFM26RA CKBUFM32R CKBUFM40R CKBUFM48R
[07/09 14:17:19    259] Total number of usable buffers: 33
[07/09 14:17:19    259] List of unusable buffers:
[07/09 14:17:19    259] Total number of unusable buffers: 0
[07/09 14:17:19    259] List of usable inverters: CKINVM2R CKINVM1R CKINVM4R CKINVM3R CKINVM6R CKINVM8R CKINVM12R CKINVM16R CKINVM20R CKINVM22RA CKINVM24R CKINVM26RA CKINVM32R CKINVM40R CKINVM48R INVM2R INVM1R INVM4R INVM3R INVM6R INVM5R INVM8R INVM10R INVM12R INVM14R INVM16R INVM18R INVM20R INVM22RA INVM24R INVM26RA INVM32R INVM40R INVM48R
[07/09 14:17:19    259] Total number of usable inverters: 34
[07/09 14:17:19    259] List of unusable inverters: REGKM2R REGKM1R REGKM4R INVM0R
[07/09 14:17:19    259] Total number of unusable inverters: 4
[07/09 14:17:19    259] List of identified usable delay cells: DEL1M1R DEL1M4R DEL2M1R DEL2M4R DEL3M1R DEL3M4R DEL4M1R DEL4M4R
[07/09 14:17:19    259] Total number of identified usable delay cells: 8
[07/09 14:17:19    259] List of identified unusable delay cells:
[07/09 14:17:19    259] Total number of identified unusable delay cells: 0
[07/09 14:17:19    259] **WARN: (IMPSYC-2):	Timing information is not defined for cell SJKA65_512X32X1CM4; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/09 14:17:19    259] Type 'man IMPSYC-2' for more detail.
[07/09 14:17:19    259] 
[07/09 14:17:19    259] *** Summary of all messages that are not suppressed in this session:
[07/09 14:17:19    259] Severity  ID               Count  Summary                                  
[07/09 14:17:19    259] WARNING   IMPLF-200            9  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/09 14:17:19    259] WARNING   IMPLF-104            1  The layers '%s' and '%s' specified in SA...
[07/09 14:17:19    259] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[07/09 14:17:19    259] WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
[07/09 14:17:19    259] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/09 14:17:19    259] WARNING   IMPEXT-2766         18  The sheet resistance for layer %s is not...
[07/09 14:17:19    259] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[07/09 14:17:19    259] WARNING   IMPEXT-2776         16  The via resistance between layers %s and...
[07/09 14:17:19    259] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[07/09 14:17:19    259] WARNING   IMPVL-159         2154  Pin '%s' of cell '%s' is defined in LEF ...
[07/09 14:17:19    259] WARNING   IMPDB-1256          10  Pin %s of instance '%s' is a POWER type ...
[07/09 14:17:19    259] WARNING   IMPPP-555            7  A SAMENET rule between different layers ...
[07/09 14:17:19    259] *** Message Summary: 2222 warning(s), 0 error(s)
[07/09 14:17:19    259] 
[07/09 14:17:19    259] <CMD> setOptMode -maxLength 1000
[07/09 14:17:19    259] <CMD> setOptMode -effort low
[07/09 14:17:19    259] <CMD> setOptMode -allEndPoints true
[07/09 14:17:19    259] <CMD> setOptMode -fixFanoutLoad true
[07/09 14:19:22    271] <CMD> set conf_use_io_row_flow 1
[07/09 14:19:22    271] <CMD> setIoFlowFlag 1
[07/09 14:19:22    271] <CMD> floorPlan -b 0 0 1875 1875 88.8 88.8 1786.2 1786.2 108.8 108.8 1766.2 1766.2
[07/09 14:19:22    271] Dumping IO on IO Rows of cell minisystem_top
[07/09 14:19:22    271] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/09 14:19:22    271] <CMD> uiSetTool move
[07/09 14:19:22    271] <CMD> selectInst fifo_input_async_fifo_I_ram_I_RAM512x32
[07/09 14:19:22    271] <CMD> setObjFPlanBox Instance fifo_input_async_fifo_I_ram_I_RAM512x32 761.5385 1000.9615 1082.8885 1105.3765
[07/09 14:19:22    271] <CMD> deselectAll
[07/09 14:19:22    271] <CMD> selectInst fifo_output_async_fifo_I_ram_I_RAM512x32
[07/09 14:19:22    271] <CMD> setObjFPlanBox Instance fifo_output_async_fifo_I_ram_I_RAM512x32 762.696 761.5385 1084.046 865.9535
[07/09 14:19:22    271] <CMD> fit
[07/09 14:19:22    271] <CMD> cutRow -halo 3
[07/09 14:19:22    271] <CMD> addHaloToBlock 2 2 2 2 -allBlock
[07/09 14:19:22    271] <CMD> addRoutingHalo -allBlocks -space 0.5 -bottom M1 -top M4
[07/09 14:19:22    271] <CMD> addWellTap -cell WT3R -maxGap 118 -checkerBoard -prefix WELLTAP_top
[07/09 14:19:22    271] **WARN: (IMPTCM-77):	Option "-maxGap" for command addWellTap is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/09 14:19:22    271] skipRow option will be disabled when checkerBoard is set
[07/09 14:19:22    271] #spOpts: N=65 VtWidth 
[07/09 14:19:22    271] Core basic site is CORE
[07/09 14:19:22    271] Estimated cell power/ground rail width = 0.225 um
[07/09 14:19:22    271] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:19:23    271] For 13129 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[07/09 14:19:23    271] Inserted 13129 well-taps <WT3R> cells (prefix WELLTAP_top).
[07/09 14:19:23    271] <CMD> defOut -floorplan floorplan.def
[07/09 14:19:23    271] Writing DEF file 'floorplan.def', current time is Tue Jul  9 14:19:23 2019 ...
[07/09 14:19:23    271] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[07/09 14:19:23    271] DEF file 'floorplan.def' is written, current time is Tue Jul  9 14:19:23 2019 ...
[07/09 14:19:23    271] <CMD> deleteAllSignalPreroutes
[07/09 14:19:23    271] <CMD> clearGlobalNets
[07/09 14:19:23    271] Pre-connect netlist-defined P/G connections...
[07/09 14:19:23    271]   Updated 5 instances.
[07/09 14:19:23    271] <CMD> addNet -physical VDD_CORE
[07/09 14:19:23    271] <CMD> setNet -net VDD_CORE -type special
[07/09 14:19:23    271] <CMD> addNet -physical GND_CORE
[07/09 14:19:23    271] <CMD> setNet -net GND_CORE -type special
[07/09 14:19:23    271] <CMD> globalNetConnect VDD_CORE -type pgpin -pin VDD -inst * -override -verbose -netlistOverride
[07/09 14:19:23    271] Override Verilog-defined PG connection...  Connect pwr pin VDD of cableconnect_io to global net VDD_CORE.
[07/09 14:19:23    271] Override Verilog-defined PG connection...  Connect pwr pin VDD of clk_io to global net VDD_CORE.
[07/09 14:19:23    271] Override Verilog-defined PG connection...  Connect pwr pin VDD of datain_io to global net VDD_CORE.
[07/09 14:19:23    271] Override Verilog-defined PG connection...  Connect pwr pin VDD of dataout_io to global net VDD_CORE.
[07/09 14:19:23    271] Override Verilog-defined PG connection...  Connect pwr pin VDD of resn_io to global net VDD_CORE.
[07/09 14:19:23    271] 14528 new pwr-pin connections were made to global net 'VDD_CORE'.
[07/09 14:19:23    271] <CMD> globalNetConnect GND_CORE -type pgpin -pin VSS -inst * -override -verbose -netlistOverride
[07/09 14:19:23    271] Override Verilog-defined PG connection...  Connect gnd pin VSS of cableconnect_io to global net GND_CORE.
[07/09 14:19:23    271] Override Verilog-defined PG connection...  Connect gnd pin VSS of clk_io to global net GND_CORE.
[07/09 14:19:23    271] Override Verilog-defined PG connection...  Connect gnd pin VSS of datain_io to global net GND_CORE.
[07/09 14:19:23    271] Override Verilog-defined PG connection...  Connect gnd pin VSS of dataout_io to global net GND_CORE.
[07/09 14:19:23    271] Override Verilog-defined PG connection...  Connect gnd pin VSS of resn_io to global net GND_CORE.
[07/09 14:19:23    271] 14528 new gnd-pin connections were made to global net 'GND_CORE'.
[07/09 14:19:23    271] <CMD> globalNetConnect VDD_CORE -type pgpin -pin VCC -inst * -override -verbose -netlistOverride
[07/09 14:19:23    271] 2 new pwr-pin connections were made to global net 'VDD_CORE'.
[07/09 14:19:23    271] <CMD> globalNetConnect GND_CORE -type pgpin -pin GND -inst * -override -verbose -netlistOverride
[07/09 14:19:23    271] 2 new gnd-pin connections were made to global net 'GND_CORE'.
[07/09 14:19:23    271] <CMD> globalNetConnect VDD_CORE -type tiehi
[07/09 14:19:23    271] <CMD> globalNetConnect GND_CORE -type tielo
[07/09 14:19:23    271] <CMD> setAddStripeMode -stripe_min_length 10.0
[07/09 14:19:23    271] AddStripe segment minimum length set to 1
[07/09 14:19:23    271] <CMD> addStripe -direction vertical -layer ME7 -all_blocks 0 -snap_wire_center_to_grid Grid -nets {VDD_CORE GND_CORE} -width 1.4 -spacing 5 -set_to_set_distance 12.8 -xleft_offset 0.0 -ybottom_offset 0.0 -stacked_via_top_layer ME7 -stacked_via_bottom_layer ME6 -block_ring_top_layer_limit ME7 -block_ring_bottom_layer_limit ME6 -padcore_ring_bottom_layer_limit ME6 -padcore_ring_top_layer_limit ME7
[07/09 14:19:23    271] #- Begin addStripe (date=07/09 14:19:23, mem=1042.7M)
[07/09 14:19:23    271] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[07/09 14:19:23    271] **WARN: (IMPPP-4022):	Option "-ybottom_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[07/09 14:19:23    271] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[07/09 14:19:23    271] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[07/09 14:19:23    271] 
[07/09 14:19:23    271] Starting stripe generation ...
[07/09 14:19:23    271] Non-Default setAddStripeOption Settings :
[07/09 14:19:23    271]   -stripe_min_length  10.00 
[07/09 14:19:23    271] The core ring for VDD_CORE is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/09 14:19:23    271] The core ring for GND_CORE is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/09 14:19:23    271] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:19:23    271] Stripe generation is complete; vias are now being generated.
[07/09 14:19:23    271] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:19:23    271] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:19:23    271] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:19:23    271] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:19:24    271] The power planner created 259 wires.
[07/09 14:19:24    271] #- End addStripe (date=07/09 14:19:24, total cpu=0:00:00.2, real=0:00:01.0, peak res=1042.7M, current mem=1042.7M)
[07/09 14:19:24    271] <CMD> addStripe -direction horizontal -layer ME8 -all_blocks 0 -snap_wire_center_to_grid Grid -nets {VDD_CORE GND_CORE} -width 1.4 -spacing 5 -set_to_set_distance 12.8 -xleft_offset 0.0 -ybottom_offset 0.0 -stacked_via_top_layer ME8 -stacked_via_bottom_layer ME7 -block_ring_top_layer_limit ME8 -block_ring_bottom_layer_limit ME7 -padcore_ring_bottom_layer_limit ME7 -padcore_ring_top_layer_limit ME8
[07/09 14:19:24    271] #- Begin addStripe (date=07/09 14:19:24, mem=1042.7M)
[07/09 14:19:24    271] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[07/09 14:19:24    271] **WARN: (IMPPP-4022):	Option "-ybottom_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[07/09 14:19:24    271] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[07/09 14:19:24    271] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[07/09 14:19:24    271] 
[07/09 14:19:24    271] Starting stripe generation ...
[07/09 14:19:24    271] Non-Default setAddStripeOption Settings :
[07/09 14:19:24    271]   -stripe_min_length  10.00 
[07/09 14:19:24    271]   -trim_antenna_max_distance  0.00
[07/09 14:19:24    271] The core ring for VDD_CORE is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/09 14:19:24    271] The core ring for GND_CORE is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[07/09 14:19:24    271] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:19:24    271] Stripe generation is complete; vias are now being generated.
[07/09 14:19:24    271] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:19:24    271] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:19:24    271] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:19:25    271] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:19:25    272] The power planner created 259 wires.
[07/09 14:19:25    272] #- End addStripe (date=07/09 14:19:25, total cpu=0:00:00.4, real=0:00:01.0, peak res=1042.7M, current mem=1042.7M)
[07/09 14:19:25    272] <CMD> sroute -connect { corePin padPin blockPin } -layerChangeRange { 1 6 } -checkAlignedSecondaryPin 1 -allowJogging 0 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 6 -crossoverViaTopLayer 6 -targetViaBottomLayer 1 -nets { GND_CORE  VDD_CORE } -corePinLayer { 1 } -padPinPortConnect allGeom -padPinLayerRange {4 8} -stripeSCpinTarget none
[07/09 14:19:25    272] #- Begin sroute (date=07/09 14:19:25, mem=1042.7M)
[07/09 14:19:25    272] **WARN: (IMPSR-4054):	Option -checkAlignedSecondaryPin is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove -checkAlignedSecondaryPin from the script.
[07/09 14:19:25    272] **WARN: (IMPSR-4053):	Option -crossoverViaBottomLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[07/09 14:19:25    272] **WARN: (IMPSR-4053):	Option -targetViaTopLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[07/09 14:19:25    272] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[07/09 14:19:25    272] **WARN: (IMPSR-4053):	Option -targetViaBottomLayer is obsolete and has been replaced by -targetViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -targetViaLayerRange.
[07/09 14:19:25    272] **WARN: (IMPSR-4053):	Option -stripeSCpinTarget is obsolete and has been replaced by -corePinTarget and/or -floatingStripeTarget. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -corePinTarget and/or -floatingStripeTarget.
[07/09 14:19:25    272] *** Begin SPECIAL ROUTE on Tue Jul  9 14:19:25 2019 ***
[07/09 14:19:25    272] SPECIAL ROUTE ran on directory: /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter
[07/09 14:19:25    272] SPECIAL ROUTE ran on machine: scc-pool-b-32 (Linux 4.9.0-8-amd64 x86_64 3.30Ghz)
[07/09 14:19:25    272] 
[07/09 14:19:25    272] Begin option processing ...
[07/09 14:19:25    272] srouteConnectPowerBump set to false
[07/09 14:19:25    272] routeSelectNet set to "GND_CORE  VDD_CORE"
[07/09 14:19:25    272] routeSpecial set to true
[07/09 14:19:25    272] srouteBottomLayerLimit set to 1
[07/09 14:19:25    272] srouteBottomTargetLayerLimit set to 1
[07/09 14:19:25    272] srouteConnectConverterPin set to false
[07/09 14:19:25    272] srouteConnectStripe set to false
[07/09 14:19:25    272] srouteCorePinLayer set to "1"
[07/09 14:19:25    272] srouteCrossoverViaBottomLayer set to 1
[07/09 14:19:25    272] srouteCrossoverViaTopLayer set to 6
[07/09 14:19:25    272] srouteFollowCorePinEnd set to 3
[07/09 14:19:25    272] srouteFollowPadPin set to false
[07/09 14:19:25    272] srouteLevelShifterMaxGap set to 1
[07/09 14:19:25    272] srouteMaxPadPinLayer set to 8
[07/09 14:19:25    272] srouteMinPadPinLayer set to 4
[07/09 14:19:25    272] sroutePadPinAllGeoms set to true
[07/09 14:19:25    272] sroutePadPinAllPorts set to true
[07/09 14:19:25    272] sroutePreserveExistingRoutes set to true
[07/09 14:19:25    272] srouteRoutePowerBarPortOnBothDir set to true
[07/09 14:19:25    272] srouteStopSCPin set to true
[07/09 14:19:25    272] srouteStraightConnections set to "straightWithChanges"
[07/09 14:19:25    272] srouteTopLayerLimit set to 6
[07/09 14:19:25    272] srouteTopTargetLayerLimit set to 6
[07/09 14:19:25    272] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1784.00 megs.
[07/09 14:19:25    272] 
[07/09 14:19:25    272] Reading DB technology information...
[07/09 14:19:25    272] Finished reading DB technology information.
[07/09 14:19:25    272] Reading floorplan and netlist information...
[07/09 14:19:25    272] Finished reading floorplan and netlist information.
[07/09 14:19:26    272] Read in 18 layers, 9 routing layers, 0 overlap layer
[07/09 14:19:26    272] Read in 1090 macros, 102 used
[07/09 14:19:26    272] Read in 13234 components
[07/09 14:19:26    272]   13227 core components: 98 unplaced, 0 placed, 13129 fixed
[07/09 14:19:26    272]   5 pad components: 0 unplaced, 5 placed, 0 fixed
[07/09 14:19:26    272]   2 block/ring components: 0 unplaced, 0 placed, 2 fixed
[07/09 14:19:26    272] Read in 5 logical pins
[07/09 14:19:26    272] Read in 3 blockages
[07/09 14:19:26    272] Read in 5 nets
[07/09 14:19:26    272] Read in 22 special nets, 2 routed
[07/09 14:19:26    272] Read in 26478 terminals
[07/09 14:19:26    272] 2 nets selected.
[07/09 14:19:26    272] 
[07/09 14:19:26    272] Begin power routing ...
[07/09 14:19:26    272] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD_CORE. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[07/09 14:19:26    272] Type 'man IMPSR-1256' for more detail.
[07/09 14:19:26    272] Cannot find any AREAIO class pad pin of net VDD_CORE. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/09 14:19:26    272] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net GND_CORE. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[07/09 14:19:26    272] Type 'man IMPSR-1256' for more detail.
[07/09 14:19:26    272] Cannot find any AREAIO class pad pin of net GND_CORE. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/09 14:19:26    272] CPU time for FollowPin 0 seconds
[07/09 14:19:26    272] CPU time for FollowPin 0 seconds
[07/09 14:19:26    272]   Number of IO ports routed: 0
[07/09 14:19:26    272]   Number of Block ports routed: 0
[07/09 14:19:26    272]   Number of Core ports routed: 0
[07/09 14:19:26    272]   Number of Power Bump ports routed: 0
[07/09 14:19:26    272]   Number of Followpin connections: 1045
[07/09 14:19:26    272] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1796.00 megs.
[07/09 14:19:26    272] 
[07/09 14:19:26    272] 
[07/09 14:19:26    272] 
[07/09 14:19:26    272]  Begin updating DB with routing results ...
[07/09 14:19:26    272]  Updating DB with 100 via definition ...Extracting standard cell pins and blockage ...... 
[07/09 14:19:26    272] Pin and blockage extraction finished
[07/09 14:19:26    272] 
[07/09 14:19:26    272] #- End sroute (date=07/09 14:19:26, total cpu=0:00:00.6, real=0:00:01.0, peak res=1052.0M, current mem=1052.0M)
[07/09 14:19:26    272] <CMD> editPowerVia -add_vias 1 -bottom_layer ME1 -top_layer ME8 -skip_via_on_pin {}
[07/09 14:19:26    272] #- Begin editPowerVia (date=07/09 14:19:26, mem=1052.0M)
[07/09 14:19:26    272] 
[07/09 14:19:26    272] The editPowerVia process is running on the entire design.
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (108.80, 108.75) (110.20, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (109.50, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (121.60, 108.75) (123.00, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (122.30, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (134.40, 108.75) (135.80, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (135.10, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (147.20, 108.75) (148.60, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (147.90, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (160.00, 108.75) (161.40, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (160.70, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (172.80, 108.75) (174.20, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (173.50, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (185.60, 108.75) (187.00, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (186.30, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (198.40, 108.75) (199.80, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (199.10, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (211.20, 108.75) (212.60, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (211.90, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (224.00, 108.75) (225.40, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (224.70, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (236.80, 108.75) (238.20, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (237.50, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (249.60, 108.75) (251.00, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (250.30, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (262.40, 108.75) (263.80, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (263.10, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (275.20, 108.75) (276.60, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (275.90, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (288.00, 108.75) (289.40, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (288.70, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (300.80, 108.75) (302.20, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (301.50, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (313.60, 108.75) (315.00, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (314.30, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (326.40, 108.75) (327.80, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (327.10, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (339.20, 108.75) (340.60, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (339.90, 108.88).
[07/09 14:19:26    272] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VI6 at (352.00, 108.75) (353.40, 108.93)
[07/09 14:19:26    272] **WARN: (IMPPP-528):	ViaGen failed to add via between layer ME1 & ME7 at (352.70, 108.88).
[07/09 14:19:26    272] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[07/09 14:19:26    272] To increase the message display limit, refer to the product command reference manual.
[07/09 14:19:26    272] **WARN: (EMS-27):	Message (IMPPP-528) has exceeded the current message display limit of 20.
[07/09 14:19:26    272] To increase the message display limit, refer to the product command reference manual.
[07/09 14:19:26    272] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 108.90) (1766.20, 108.95)
[07/09 14:19:26    272] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 123.05) (1766.20, 123.10)
[07/09 14:19:26    272] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 128.45) (1766.20, 128.75)
[07/09 14:19:26    273] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 148.25) (1766.20, 148.55)
[07/09 14:19:26    273] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 153.70) (1766.20, 153.95)
[07/09 14:19:27    273] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 173.45) (1766.20, 173.75)
[07/09 14:19:27    273] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 193.25) (1766.20, 193.50)
[07/09 14:19:27    273] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 198.65) (1766.20, 198.95)
[07/09 14:19:27    274] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 218.45) (1766.20, 218.75)
[07/09 14:19:27    274] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 224.10) (1766.20, 224.15)
[07/09 14:19:27    274] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 238.25) (1766.20, 238.30)
[07/09 14:19:28    274] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 243.65) (1766.20, 243.95)
[07/09 14:19:28    274] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 263.45) (1766.20, 263.75)
[07/09 14:19:28    274] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 268.90) (1766.20, 269.15)
[07/09 14:19:28    274] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 288.65) (1766.20, 288.95)
[07/09 14:19:28    275] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 308.45) (1766.20, 308.70)
[07/09 14:19:28    275] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 313.85) (1766.20, 314.15)
[07/09 14:19:29    275] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 333.65) (1766.20, 333.95)
[07/09 14:19:29    275] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 339.30) (1766.20, 339.35)
[07/09 14:19:29    275] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: ME1 & ME8 at (108.80, 353.45) (1766.20, 353.50)
[07/09 14:19:29    275] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[07/09 14:19:29    275] To increase the message display limit, refer to the product command reference manual.
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1707.50, 1761.07)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1648.30, 1761.07)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1765.90, 1761.07)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1765.90, 1721.72)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1765.90, 1735.88)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1765.90, 1651.43)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1765.90, 1690.97)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1707.50, 1721.72)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1707.50, 1735.88)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1648.30, 1721.72)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1648.30, 1735.88)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1707.50, 1651.43)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1707.50, 1690.97)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1648.30, 1651.43)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1648.30, 1690.97)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1470.70, 1761.07)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1589.10, 1761.07)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1411.50, 1761.07)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME6 & ME7, size: 0.60 x 0.05 at (1529.90, 1761.07)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1589.10, 1721.72)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1589.10, 1735.88)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME6 & ME7, size: 0.60 x 0.05 at (1529.90, 1721.72)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME6 & ME7, size: 0.60 x 0.05 at (1529.90, 1735.88)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1589.10, 1651.43)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1589.10, 1690.97)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1529.90, 1651.43)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1529.90, 1690.97)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1470.70, 1721.72)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1470.70, 1735.88)
[07/09 14:19:47    294] **WARN: (IMPPP-610):	Could not find a matching VIARULE, so not create via between layer: ME7 & ME8, size: 0.60 x 0.05 at (1411.50, 1721.72)
[07/09 14:19:47    294] **WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
[07/09 14:19:47    294] To increase the message display limit, refer to the product command reference manual.
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1470.70, 1651.43)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1470.70, 1690.97)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1411.50, 1651.43)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1411.50, 1690.97)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1765.90, 1536.22)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1765.90, 1575.78)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1707.50, 1536.22)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1707.50, 1575.78)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1648.30, 1536.22)
[07/09 14:19:47    294] **WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: ME7 & ME8, size: 0.60 x 0.25 at (1648.30, 1575.78)
[07/09 14:19:47    294] **WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
[07/09 14:19:47    294] To increase the message display limit, refer to the product command reference manual.
[07/09 14:19:49    295] #- End editPowerVia (date=07/09 14:19:49, total cpu=0:00:23.0, real=0:00:23.0, peak res=1093.0M, current mem=1093.0M)
[07/09 14:19:49    295] <CMD> createSpareModule -cell {DFQBRM4RA 2 ND2M4R 2 INVM4R 3 INVM12R 1 NR2M2R 2} -moduleName spare_cells_top -tie {TIE1R TIE0R}
[07/09 14:19:49    295] <CMD> placeSpareModule -moduleName spare_cells_top -prefix spare -stepx 200 -stepy 200
[07/09 14:19:49    295] Info: Power domain is not defined, option -ignorePDBox will not work!
[07/09 14:19:49    295] Info: Detected unplaced standard instances in the design. This command needs to be followed by placeDesign.
[07/09 14:19:49    295] #spOpts: N=65 mergeVia=F 
[07/09 14:19:49    295] Core basic site is CORE
[07/09 14:19:49    295] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:19:50    296] *** Checked 6 GNC rules.
[07/09 14:19:50    296] *** Applying global-net connections...
[07/09 14:19:50    296] Pre-connect netlist-defined P/G connections...
[07/09 14:19:50    296]   Updated 5 instances.
[07/09 14:19:50    296] Override Verilog-defined PG connection...  Connect pwr pin VDD of cableconnect_io to global net VDD_CORE.
[07/09 14:19:50    296] Override Verilog-defined PG connection...  Connect pwr pin VDD of clk_io to global net VDD_CORE.
[07/09 14:19:50    296] Override Verilog-defined PG connection...  Connect pwr pin VDD of datain_io to global net VDD_CORE.
[07/09 14:19:50    296] Override Verilog-defined PG connection...  Connect pwr pin VDD of dataout_io to global net VDD_CORE.
[07/09 14:19:50    296] Override Verilog-defined PG connection...  Connect pwr pin VDD of resn_io to global net VDD_CORE.
[07/09 14:19:50    296] 15419 new pwr-pin connections were made to global net 'VDD_CORE'.
[07/09 14:19:50    296] Override Verilog-defined PG connection...  Connect gnd pin VSS of cableconnect_io to global net GND_CORE.
[07/09 14:19:50    296] Override Verilog-defined PG connection...  Connect gnd pin VSS of clk_io to global net GND_CORE.
[07/09 14:19:50    296] Override Verilog-defined PG connection...  Connect gnd pin VSS of datain_io to global net GND_CORE.
[07/09 14:19:50    296] Override Verilog-defined PG connection...  Connect gnd pin VSS of dataout_io to global net GND_CORE.
[07/09 14:19:50    296] Override Verilog-defined PG connection...  Connect gnd pin VSS of resn_io to global net GND_CORE.
[07/09 14:19:50    296] 15419 new gnd-pin connections were made to global net 'GND_CORE'.
[07/09 14:19:50    296] 2 new pwr-pin connections were made to global net 'VDD_CORE'.
[07/09 14:19:50    296] 2 new gnd-pin connections were made to global net 'GND_CORE'.
[07/09 14:19:50    296] *** Applied 6 GNC rules (cpu = 0:00:00.0)
[07/09 14:19:50    296] Current (total cpu=0:04:57, real=0:06:04, peak res=639.6M, current mem=1092.0M)
[07/09 14:19:50    296] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=633.4M, current mem=1101.7M)
[07/09 14:19:50    296] Current (total cpu=0:04:57, real=0:06:04, peak res=639.6M, current mem=1101.7M)
[07/09 14:19:50    296] Building timing graph: cpu=0:00:00.1
[07/09 14:19:50    296] *INFO: Total number of spare module instances added: 81
[07/09 14:19:50    296] <CMD> placeDesign
[07/09 14:19:50    296] *scInfo: scPctBadScanCell = 40.38%
[07/09 14:19:50    296] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[07/09 14:19:50    296] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[07/09 14:19:50    296] *** Starting placeDesign default flow ***
[07/09 14:19:50    296] *** Start deleteBufferTree ***
[07/09 14:19:50    297] Multithreaded Timing Analysis is initialized with 4 threads
[07/09 14:19:50    297] 
[07/09 14:19:50    297] Info: Detect buffers to remove automatically.
[07/09 14:19:50    297] Analyzing netlist ...
[07/09 14:19:50    297] Updating netlist
[07/09 14:19:50    297] AAE_INFO: Cdb files are: 
[07/09 14:19:50    297]  	/var/autofs/cadence2/umc-65//65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.db
[07/09 14:19:50    297] 	/var/autofs/cadence2/umc-65//65nm-pads/synopsys/u065gioll18gpir_wc.db
[07/09 14:19:50    297] 	/var/autofs/cadence2/umc-65//65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.db
[07/09 14:19:50    297] 	/var/autofs/cadence2/umc-65//65nm-pads/synopsys/u065gioll18gpir_bc.db
[07/09 14:19:50    297]  
[07/09 14:19:56    298] **WARN: (IMPESI-3086):	The following cell(s) do not have characterized noise model(s) present in any of the specified library files. Missing noise information could compromise the accuracy of analysis: XOR2M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), XOR2M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), XNR2M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), TIE1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQSM4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OR2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI221M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI211M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI32M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI31M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI22M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21B20M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21B10M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21B10M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OA221M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OA22M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR4M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR4B2M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR3M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR3B1M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M12RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2B1M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND4M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND4B1M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND3M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND3B1M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M6R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2B1M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2B1M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), MXB2M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), MOAI22M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), MAOI22M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM12R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFZRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQZSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQZRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQZRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQRM8RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQM4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQBRM4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQBRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEZRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEZRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFERM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEQZRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEQRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKXOR2M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKND2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI221M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI211M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI32M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI31M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI22M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21M6R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21B20M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21B01M8RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21B01M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO222M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO221M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO32M4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO32M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO31M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22M8RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22B11M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22B10M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO21M4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO21M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO21M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN4M4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN2M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN2M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ADHM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ADCSIOM2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), IUMA(u065gioll18gpir_wc:u065gioll18gpir_bc).
[07/09 14:19:56    298] 
[07/09 14:19:56    298] *summary: 2 instances (buffers/inverters) removed
[07/09 14:19:56    298] *** Finish deleteBufferTree (0:00:01.1) ***
[07/09 14:19:56    298] **INFO: Enable pre-place timing setting for timing analysis
[07/09 14:19:56    298] Set Using Default Delay Limit as 101.
[07/09 14:19:56    298] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/09 14:19:56    298] Set Default Net Delay as 0 ps.
[07/09 14:19:56    298] Set Default Net Load as 0 pF. 
[07/09 14:19:56    298] **INFO: Analyzing IO path groups for slack adjustment
[07/09 14:19:56    298] Effort level <high> specified for reg2reg_tmp.5379 path_group
[07/09 14:19:56    298] #################################################################################
[07/09 14:19:56    298] # Design Stage: PreRoute
[07/09 14:19:56    298] # Design Name: minisystem_top
[07/09 14:19:56    298] # Design Mode: 65nm
[07/09 14:19:56    298] # Analysis Mode: MMMC Non-OCV 
[07/09 14:19:56    298] # Parasitics Mode: No SPEF/RCDB
[07/09 14:19:56    298] # Signoff Settings: SI Off 
[07/09 14:19:56    298] #################################################################################
[07/09 14:19:56    298] Calculate delays in BcWc mode...
[07/09 14:19:56    298] Topological Sorting (CPU = 0:00:00.0, MEM = 1547.5M, InitMEM = 1547.5M)
[07/09 14:19:57    298] Total number of fetched objects 2471
[07/09 14:19:57    298] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:19:57    298] End delay calculation. (MEM=1874.28 CPU=0:00:00.2 REAL=0:00:00.0)
[07/09 14:19:57    298] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1874.3M) ***
[07/09 14:19:57    298] **INFO: Disable pre-place timing setting for timing analysis
[07/09 14:19:57    298] Set Using Default Delay Limit as 1000.
[07/09 14:19:57    298] Set Default Net Delay as 1000 ps.
[07/09 14:19:57    298] Set Default Net Load as 0.5 pF. 
[07/09 14:19:57    298] **INFO: Pre-place timing setting for timing analysis already disabled
[07/09 14:19:57    298] Deleted 0 physical inst  (cell - / prefix -).
[07/09 14:19:57    298] Did not delete 13129 physical insts as they were marked preplaced.
[07/09 14:19:57    298] *** Starting "NanoPlace(TM) placement v#1 (mem=1860.1M)" ...
[07/09 14:19:57    298] Summary for sequential cells idenfication: 
[07/09 14:19:57    298] Identified SBFF number: 260
[07/09 14:19:57    298] Identified MBFF number: 0
[07/09 14:19:57    298] Not identified SBFF number: 16
[07/09 14:19:57    298] Not identified MBFF number: 0
[07/09 14:19:57    298] Number of sequential cells which are not FFs: 118
[07/09 14:19:57    298] 
[07/09 14:19:59    300] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.9 mem=1860.1M) ***
[07/09 14:19:59    301] *** Build Virtual Sizing Timing Model
[07/09 14:19:59    301] (cpu=0:00:02.5 mem=1860.1M) ***
[07/09 14:19:59    301] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/09 14:19:59    301] Scan chains were not defined.
[07/09 14:19:59    301] #spOpts: N=65 
[07/09 14:19:59    301] #std cell=15412 (13129 fixed + 2283 movable) #block=2 (0 floating + 2 preplaced)
[07/09 14:19:59    301] #ioInst=5 #net=1575 #term=7484 #term/net=4.75, #fixedIo=5, #floatIo=0, #fixedPin=5, #floatPin=0
[07/09 14:19:59    301] stdCell: 15412 single + 0 double + 0 multi
[07/09 14:19:59    301] Total standard cell length = 13.3480 (mm), area = 0.0240 (mm^2)
[07/09 14:19:59    301] Core basic site is CORE
[07/09 14:19:59    301] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:20:00    302] 
[07/09 14:20:00    302] Apply auto density screen in pre-place stage.
[07/09 14:20:00    302] 
[07/09 14:20:01    302] 
[07/09 14:20:01    303] Auto density screen increases utilization from 0.004 to 0.004
[07/09 14:20:01    303] Auto density screen runtime: cpu = 0:00:00.6 real = 0:00:01.0 mem = 1860.1M
[07/09 14:20:01    303] 
[07/09 14:20:01    303] Average module density = 0.004.
[07/09 14:20:01    303] Density for module 'spare_spr_1' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_2' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_3' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_4' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_5' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_6' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_7' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_8' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26240 sites (9446 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_9' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26216 sites (9438 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_10' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_11' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_12' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_13' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_14' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_15' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_16' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_17' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26240 sites (9446 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_18' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26217 sites (9438 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_19' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_20' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_21' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_22' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26253 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_23' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26253 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_24' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_25' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_26' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26240 sites (9446 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_27' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26217 sites (9438 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_28' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_29' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_30' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_31' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26093 sites (9393 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_32' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26124 sites (9405 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_33' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_34' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_35' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26240 sites (9446 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_36' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26217 sites (9438 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_37' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_38' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_39' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_40' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26215 sites (9437 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_41' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26252 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_42' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_43' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_44' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26240 sites (9446 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_45' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26217 sites (9438 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_46' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_47' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_48' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_49' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_50' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_51' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_52' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_53' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26240 sites (9446 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_54' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26217 sites (9438 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_55' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_56' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_57' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_58' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_59' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_60' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_61' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_62' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26238 sites (9446 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_63' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26200 sites (9432 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_64' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_65' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_66' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_67' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_68' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_69' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_70' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_71' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 25371 sites (9134 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_72' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 23655 sites (8516 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_73' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_74' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_75' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_76' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_77' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_78' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_79' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 26254 sites (9451 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_80' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 23640 sites (8510 um^2).
[07/09 14:20:01    303] Density for module 'spare_spr_81' = 0.004.
[07/09 14:20:01    303]        = stdcell_area 100 sites (36 um^2) / alloc_area 22235 sites (8004 um^2).
[07/09 14:20:01    303] Density for the rest of the design = 0.004.
[07/09 14:20:01    303]        = stdcell_area 19253 sites (6931 um^2) / alloc_area 5050631 sites (1818227 um^2).
[07/09 14:20:01    303] Density for the design = 0.004.
[07/09 14:20:01    303]        = stdcell_area 27353 sites (9847 um^2) / alloc_area 7166362 sites (2579890 um^2).
[07/09 14:20:01    303] Pin Density = 0.0009816.
[07/09 14:20:01    303]             = total # of pins 7484 / total area 7624040.
[07/09 14:20:01    303] 
[07/09 14:20:01    303] 
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_9
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_9
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_18
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_18
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_27
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_27
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_31
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_31
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_32
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_32
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_36
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_36
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_40
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_40
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_45
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_45
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_54
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_54
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_63
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_63
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_71
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_71
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_72
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_72
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_80
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.006 for spare_spr_80
[07/09 14:20:01    303] Initial padding reaches pin density 0.230 for spare_spr_81
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.007 for spare_spr_81
[07/09 14:20:01    303] Initial padding reaches pin density 0.467 for top
[07/09 14:20:01    303] Initial padding increases density from 0.004 to 0.004 for top
[07/09 14:20:01    303] Identified 891 spare or floating instances, where some are grouped into 81 clusters.
[07/09 14:20:01    303] 
[07/09 14:20:01    303] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[07/09 14:20:01    303] === lastAutoLevel = 11 
[07/09 14:20:01    303] Found multi-fanin net cmem[0][3]
[07/09 14:20:01    303] Found 1 (out of 1576) multi-fanin nets.
[07/09 14:20:02    303] Clock gating cells determined by native netlist tracing.
[07/09 14:20:03    304] Iteration  1: Total net bbox = 4.163e+04 (1.67e+04 2.49e+04)
[07/09 14:20:03    304]               Est.  stn bbox = 5.488e+04 (2.29e+04 3.20e+04)
[07/09 14:20:03    304]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2023.9M
[07/09 14:20:03    304] Iteration  2: Total net bbox = 4.163e+04 (1.67e+04 2.49e+04)
[07/09 14:20:03    304]               Est.  stn bbox = 5.488e+04 (2.29e+04 3.20e+04)
[07/09 14:20:03    304]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2023.9M
[07/09 14:20:03    304] exp_mt_sequential is set from setPlaceMode option to 1
[07/09 14:20:03    304] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[07/09 14:20:03    304] place_exp_mt_interval set to default 32
[07/09 14:20:03    304] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/09 14:20:03    304] Iteration  3: Total net bbox = 3.225e+04 (1.56e+04 1.66e+04)
[07/09 14:20:03    304]               Est.  stn bbox = 5.126e+04 (2.54e+04 2.59e+04)
[07/09 14:20:03    304]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2091.9M
[07/09 14:20:04    304] Total number of setup views is 1.
[07/09 14:20:04    304] Total number of active setup views is 1.
[07/09 14:20:04    304] Iteration  4: Total net bbox = 3.041e+04 (1.48e+04 1.56e+04)
[07/09 14:20:04    304]               Est.  stn bbox = 4.834e+04 (2.39e+04 2.44e+04)
[07/09 14:20:04    304]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2091.9M
[07/09 14:20:04    304] Iteration  5: Total net bbox = 2.693e+04 (1.31e+04 1.38e+04)
[07/09 14:20:04    304]               Est.  stn bbox = 4.245e+04 (2.09e+04 2.16e+04)
[07/09 14:20:04    304]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2091.9M
[07/09 14:20:04    305] Iteration  6: Total net bbox = 2.481e+04 (1.21e+04 1.27e+04)
[07/09 14:20:04    305]               Est.  stn bbox = 3.897e+04 (1.90e+04 2.00e+04)
[07/09 14:20:04    305]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2099.9M
[07/09 14:20:04    305] Iteration  7: Total net bbox = 2.644e+04 (1.36e+04 1.28e+04)
[07/09 14:20:04    305]               Est.  stn bbox = 4.094e+04 (2.07e+04 2.02e+04)
[07/09 14:20:04    305]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2051.9M
[07/09 14:20:05    306] nrCritNet: 4.95% ( 78 / 1575 ) cutoffSlk: 321.7ps stdDelay: 25.1ps
[07/09 14:20:05    306] nrCritNet: 1.97% ( 31 / 1575 ) cutoffSlk: -22.5ps stdDelay: 25.1ps
[07/09 14:20:05    306] Iteration  8: Total net bbox = 2.688e+04 (1.38e+04 1.31e+04)
[07/09 14:20:05    306]               Est.  stn bbox = 4.131e+04 (2.08e+04 2.05e+04)
[07/09 14:20:05    306]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2059.9M
[07/09 14:20:06    307] Iteration  9: Total net bbox = 3.057e+04 (1.44e+04 1.61e+04)
[07/09 14:20:06    307]               Est.  stn bbox = 4.556e+04 (2.13e+04 2.43e+04)
[07/09 14:20:06    307]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2055.9M
[07/09 14:20:06    308] nrCritNet: 4.44% ( 70 / 1575 ) cutoffSlk: 224.4ps stdDelay: 25.1ps
[07/09 14:20:07    308] nrCritNet: 1.97% ( 31 / 1575 ) cutoffSlk: 20.1ps stdDelay: 25.1ps
[07/09 14:20:07    308] Iteration 10: Total net bbox = 3.076e+04 (1.45e+04 1.63e+04)
[07/09 14:20:07    308]               Est.  stn bbox = 4.577e+04 (2.13e+04 2.45e+04)
[07/09 14:20:07    308]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2063.9M
[07/09 14:20:08    309] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 4.
[07/09 14:20:08    309] enableMT= 3 (onDemand)
[07/09 14:20:08    309] useHNameCompare= 3 (lazy mode)
[07/09 14:20:08    309] doMTMainInit= 1
[07/09 14:20:08    309] doMTFlushLazyWireDelete= 1
[07/09 14:20:08    309] useFastLRoute= 0
[07/09 14:20:08    309] useFastCRoute= 1
[07/09 14:20:08    309] doMTNetInitAdjWires= 1
[07/09 14:20:08    309] wireMPoolNoThreadCheck= 1
[07/09 14:20:08    309] allMPoolNoThreadCheck= 1
[07/09 14:20:08    309] doNotUseMPoolInCRoute= 1
[07/09 14:20:08    309] doMTSprFixZeroViaCodes= 1
[07/09 14:20:08    309] doMTDtrRoute1CleanupA= 1
[07/09 14:20:08    309] doMTDtrRoute1CleanupB= 1
[07/09 14:20:08    309] doMTWireLenCalc= 0
[07/09 14:20:08    309] doSkipQALenRecalc= 1
[07/09 14:20:08    309] doMTMainCleanup= 1
[07/09 14:20:08    309] doMTMoveCellTermsToMSLayer= 1
[07/09 14:20:08    309] doMTConvertWiresToNewViaCode= 1
[07/09 14:20:08    309] doMTRemoveAntenna= 1
[07/09 14:20:08    309] doMTCheckConnectivity= 1
[07/09 14:20:08    309] enableRuntimeLog= 0
[07/09 14:20:08    309] Congestion driven padding in post-place stage.
[07/09 14:20:08    310] Congestion driven padding increases utilization from 0.004 to 0.004
[07/09 14:20:08    310] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2059.9M
[07/09 14:20:09    310] Iteration 11: Total net bbox = 3.450e+04 (1.62e+04 1.83e+04)
[07/09 14:20:09    310]               Est.  stn bbox = 5.135e+04 (2.44e+04 2.69e+04)
[07/09 14:20:09    310]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 2059.9M
[07/09 14:20:09    311] nrCritNet: 4.13% ( 65 / 1575 ) cutoffSlk: 210.9ps stdDelay: 25.1ps
[07/09 14:20:09    311] nrCritNet: 1.97% ( 31 / 1575 ) cutoffSlk: -7.1ps stdDelay: 25.1ps
[07/09 14:20:09    311] Iteration 12: Total net bbox = 3.524e+04 (1.69e+04 1.84e+04)
[07/09 14:20:09    311]               Est.  stn bbox = 5.208e+04 (2.51e+04 2.70e+04)
[07/09 14:20:09    311]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 2067.9M
[07/09 14:20:11    313] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 4.
[07/09 14:20:11    313] Congestion driven padding in post-place stage.
[07/09 14:20:11    313] Congestion driven padding increases utilization from 0.004 to 0.004
[07/09 14:20:11    313] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 2059.9M
[07/09 14:20:12    314] Iteration 13: Total net bbox = 3.616e+04 (1.63e+04 1.99e+04)
[07/09 14:20:12    314]               Est.  stn bbox = 5.312e+04 (2.43e+04 2.88e+04)
[07/09 14:20:12    314]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 2063.9M
[07/09 14:20:12    314] Iteration 14: Total net bbox = 3.616e+04 (1.63e+04 1.99e+04)
[07/09 14:20:12    314]               Est.  stn bbox = 5.312e+04 (2.43e+04 2.88e+04)
[07/09 14:20:12    314]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2063.9M
[07/09 14:20:13    316] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 4.
[07/09 14:20:13    316] Congestion driven padding in post-place stage.
[07/09 14:20:14    316] Congestion driven padding increases utilization from 0.004 to 0.004
[07/09 14:20:14    316] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:01.0 mem = 2161.9M
[07/09 14:20:15    317] Iteration 15: Total net bbox = 3.803e+04 (1.70e+04 2.10e+04)
[07/09 14:20:15    317]               Est.  stn bbox = 5.534e+04 (2.53e+04 3.01e+04)
[07/09 14:20:15    317]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 2162.9M
[07/09 14:20:15    317] nrCritNet: 4.57% ( 72 / 1575 ) cutoffSlk: 204.3ps stdDelay: 25.1ps
[07/09 14:20:15    318] nrCritNet: 1.97% ( 31 / 1575 ) cutoffSlk: -21.8ps stdDelay: 25.1ps
[07/09 14:20:15    318] Iteration 16: Total net bbox = 3.834e+04 (1.72e+04 2.11e+04)
[07/09 14:20:15    318]               Est.  stn bbox = 5.564e+04 (2.54e+04 3.03e+04)
[07/09 14:20:15    318]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 2170.9M
[07/09 14:20:17    320] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 4.
[07/09 14:20:18    320] Congestion driven padding in post-place stage.
[07/09 14:20:18    321] Congestion driven padding increases utilization from 0.004 to 0.004
[07/09 14:20:18    321] Congestion driven padding runtime: cpu = 0:00:01.0 real = 0:00:00.0 mem = 2196.2M
[07/09 14:20:20    322] Iteration 17: Total net bbox = 3.843e+04 (1.75e+04 2.09e+04)
[07/09 14:20:20    322]               Est.  stn bbox = 5.568e+04 (2.57e+04 2.99e+04)
[07/09 14:20:20    322]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 2204.4M
[07/09 14:20:20    322] Iteration 18: Total net bbox = 3.843e+04 (1.75e+04 2.09e+04)
[07/09 14:20:20    322]               Est.  stn bbox = 5.568e+04 (2.57e+04 2.99e+04)
[07/09 14:20:20    322]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2204.4M
[07/09 14:20:25    328] Iteration 19: Total net bbox = 3.942e+04 (1.78e+04 2.16e+04)
[07/09 14:20:25    328]               Est.  stn bbox = 5.664e+04 (2.60e+04 3.07e+04)
[07/09 14:20:25    328]               cpu = 0:00:05.5 real = 0:00:05.0 mem = 2220.4M
[07/09 14:20:25    328] Iteration 20: Total net bbox = 3.942e+04 (1.78e+04 2.16e+04)
[07/09 14:20:25    328]               Est.  stn bbox = 5.664e+04 (2.60e+04 3.07e+04)
[07/09 14:20:25    328]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2220.4M
[07/09 14:20:25    328] *** cost = 3.942e+04 (1.78e+04 2.16e+04) (cpu for global=0:00:24.4) real=0:00:23.0***
[07/09 14:20:25    328] Placement multithread real runtime: 0:00:23.0 with 4 threads.
[07/09 14:20:25    328] Info: 1 clock gating cells identified, 0 (on average) moved
[07/09 14:20:25    328] Core Placement runtime cpu: 0:00:17.6 real: 0:00:17.0
[07/09 14:20:25    328] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/09 14:20:25    328] Type 'man IMPSP-9025' for more detail.
[07/09 14:20:25    328] #spOpts: N=65 mergeVia=F 
[07/09 14:20:25    328] Core basic site is CORE
[07/09 14:20:25    328] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:20:26    329] 
[07/09 14:20:26    329] *** Starting refinePlace (0:05:29 mem=2000.0M) ***
[07/09 14:20:26    329] Total net bbox length = 3.942e+04 (1.781e+04 2.161e+04) (ext = 7.248e+03)
[07/09 14:20:26    329] Starting refinePlace ...
[07/09 14:20:26    329] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/09 14:20:26    329] default core: bins with density >  0.75 = 0.0117 % ( 1 / 8556 )
[07/09 14:20:26    329] Density distribution unevenness ratio = 97.693%
[07/09 14:20:26    329]   Spread Effort: high, standalone mode, useDDP on.
[07/09 14:20:26    329] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2000.0MB) @(0:05:30 - 0:05:30).
[07/09 14:20:26    329] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/09 14:20:26    329] wireLenOptFixPriorityInst 0 inst fixed
[07/09 14:20:26    329] tweakage running in 4 threads.
[07/09 14:20:26    329] Placement tweakage begins.
[07/09 14:20:26    329] wire length = 4.621e+04
[07/09 14:20:26    329] wire length = 4.493e+04
[07/09 14:20:26    329] Placement tweakage ends.
[07/09 14:20:26    329] Move report: tweak moves 160 insts, mean move: 1.71 um, max move: 9.57 um
[07/09 14:20:26    329] 	Max move on inst (fifo_input_async_fifo_I_w2r_sync_hs.sync_w2r_I_r_ptr_reg[8]): (910.27, 942.33) --> (904.68, 938.35)
[07/09 14:20:26    329] Move report: legalization moves 2283 insts, mean move: 1.75 um, max move: 5.82 um
[07/09 14:20:26    329] 	Max move on inst (spare_spr_60/spr_gate1): (1192.83, 1406.58) --> (1188.80, 1404.80)
[07/09 14:20:26    329] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2008.0MB) @(0:05:30 - 0:05:30).
[07/09 14:20:26    329] Move report: Detail placement moves 2283 insts, mean move: 1.85 um, max move: 11.20 um
[07/09 14:20:26    329] 	Max move on inst (fifo_input_async_fifo_I_w2r_sync_hs.sync_w2r_I_r_ptr_reg[8]): (910.27, 942.33) --> (904.60, 936.80)
[07/09 14:20:26    329] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2008.0MB
[07/09 14:20:26    329] Statistics of distance of Instance movement in refine placement:
[07/09 14:20:26    329]   maximum (X+Y) =        11.20 um
[07/09 14:20:26    329]   inst (fifo_input_async_fifo_I_w2r_sync_hs.sync_w2r_I_r_ptr_reg[8]) with max move: (910.269, 942.327) -> (904.6, 936.8)
[07/09 14:20:26    329]   mean    (X+Y) =         1.85 um
[07/09 14:20:26    329] Total instances flipped for WireLenOpt: 265
[07/09 14:20:26    329] Summary Report:
[07/09 14:20:26    329] Instances move: 2283 (out of 2283 movable)
[07/09 14:20:26    329] Instances flipped: 0
[07/09 14:20:26    329] Mean displacement: 1.85 um
[07/09 14:20:26    329] Max displacement: 11.20 um (Instance: fifo_input_async_fifo_I_w2r_sync_hs.sync_w2r_I_r_ptr_reg[8]) (910.269, 942.327) -> (904.6, 936.8)
[07/09 14:20:26    329] 	Length: 28 sites, height: 1 rows, site name: CORE, cell type: DFEQZRM1RA
[07/09 14:20:26    329] Total instances moved : 2283
[07/09 14:20:26    329] Total net bbox length = 3.917e+04 (1.701e+04 2.216e+04) (ext = 7.257e+03)
[07/09 14:20:26    329] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2008.0MB
[07/09 14:20:26    329] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2008.0MB) @(0:05:29 - 0:05:30).
[07/09 14:20:26    329] *** Finished refinePlace (0:05:30 mem=2008.0M) ***
[07/09 14:20:26    329] *** End of Placement (cpu=0:00:31.0, real=0:00:29.0, mem=2008.0M) ***
[07/09 14:20:26    329] #spOpts: N=65 mergeVia=F 
[07/09 14:20:26    329] Core basic site is CORE
[07/09 14:20:26    329] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:20:27    330] 
[07/09 14:20:27    330] default core: bins with density >  0.75 = 2.34 % ( 200 / 8556 )
[07/09 14:20:27    330] Density distribution unevenness ratio = 80.321%
[07/09 14:20:27    330] *** Free Virtual Timing Model ...(mem=2008.0M)
[07/09 14:20:27    330] congRepair running 4 threads
[07/09 14:20:27    330] Starting congestion repair ...
[07/09 14:20:27    330] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[07/09 14:20:27    330] (I)       Reading DB...
[07/09 14:20:27    330] (I)       congestionReportName   : 
[07/09 14:20:27    330] (I)       buildTerm2TermWires    : 1
[07/09 14:20:27    330] (I)       doTrackAssignment      : 1
[07/09 14:20:27    330] (I)       dumpBookshelfFiles     : 0
[07/09 14:20:27    330] (I)       numThreads             : 0
[07/09 14:20:27    330] [NR-eGR] honorMsvRouteConstraint: false
[07/09 14:20:27    330] (I)       honorPin               : false
[07/09 14:20:27    330] (I)       honorPinGuide          : true
[07/09 14:20:27    330] (I)       honorPartition         : false
[07/09 14:20:27    330] (I)       allowPartitionCrossover: false
[07/09 14:20:27    330] (I)       honorSingleEntry       : true
[07/09 14:20:27    330] (I)       honorSingleEntryStrong : true
[07/09 14:20:27    330] (I)       handleViaSpacingRule   : false
[07/09 14:20:27    330] (I)       PDConstraint           : none
[07/09 14:20:27    330] (I)       expBetterNDRHandling   : false
[07/09 14:20:27    330] [NR-eGR] honorClockSpecNDR      : 0
[07/09 14:20:27    330] (I)       routingEffortLevel     : 3
[07/09 14:20:27    330] [NR-eGR] minRouteLayer          : 2
[07/09 14:20:27    330] [NR-eGR] maxRouteLayer          : 2147483647
[07/09 14:20:27    330] (I)       numRowsPerGCell        : 1
[07/09 14:20:27    330] (I)       speedUpLargeDesign     : 0
[07/09 14:20:27    330] (I)       speedUpBlkViolationClean: 1
[07/09 14:20:27    330] (I)       multiThreadingTA       : 1
[07/09 14:20:27    330] (I)       blockedPinEscape       : 1
[07/09 14:20:27    330] (I)       blkAwareLayerSwitching : 1
[07/09 14:20:27    330] (I)       betterClockWireModeling: 1
[07/09 14:20:27    330] (I)       congestionCleanMode    : 0
[07/09 14:20:27    330] (I)       optimizationMode       : false
[07/09 14:20:27    330] (I)       punchThroughDistance   : 500.00
[07/09 14:20:27    330] (I)       scenicBound            : 1.15
[07/09 14:20:27    330] (I)       maxScenicToAvoidBlk    : 100.00
[07/09 14:20:27    330] (I)       source-to-sink ratio   : 0.00
[07/09 14:20:27    330] (I)       targetCongestionRatioH : 1.00
[07/09 14:20:27    330] (I)       targetCongestionRatioV : 1.00
[07/09 14:20:27    330] (I)       layerCongestionRatio   : 0.70
[07/09 14:20:27    330] (I)       m1CongestionRatio      : 0.10
[07/09 14:20:27    330] (I)       m2m3CongestionRatio    : 0.70
[07/09 14:20:27    330] (I)       localRouteEffort       : 1.00
[07/09 14:20:27    330] (I)       numSitesBlockedByOneVia: 8.00
[07/09 14:20:27    330] (I)       supplyScaleFactorH     : 1.00
[07/09 14:20:27    330] (I)       supplyScaleFactorV     : 1.00
[07/09 14:20:27    330] (I)       highlight3DOverflowFactor: 0.00
[07/09 14:20:27    330] (I)       doubleCutViaModelingRatio: 0.00
[07/09 14:20:27    330] (I)       blockTrack             : 
[07/09 14:20:27    330] (I)       routeVias              : 
[07/09 14:20:27    330] (I)       readTROption           : true
[07/09 14:20:27    330] (I)       extraSpacingFactor     : 1.00
[07/09 14:20:27    330] [NR-eGR] numTracksPerClockWire  : 0
[07/09 14:20:27    330] (I)       routeSelectedNetsOnly  : false
[07/09 14:20:27    330] (I)       before initializing RouteDB syMemory usage = 2008.0 MB
[07/09 14:20:27    330] (I)       starting read tracks
[07/09 14:20:27    330] (I)       build grid graph
[07/09 14:20:27    330] (I)       build grid graph start
[07/09 14:20:27    330] [NR-eGR] Layer1 has no routable track
[07/09 14:20:27    330] [NR-eGR] Layer2 has single uniform track structure
[07/09 14:20:27    330] [NR-eGR] Layer3 has single uniform track structure
[07/09 14:20:27    330] [NR-eGR] Layer4 has single uniform track structure
[07/09 14:20:27    330] [NR-eGR] Layer5 has single uniform track structure
[07/09 14:20:27    330] [NR-eGR] Layer6 has single uniform track structure
[07/09 14:20:27    330] [NR-eGR] Layer7 has single uniform track structure
[07/09 14:20:27    330] [NR-eGR] Layer8 has single uniform track structure
[07/09 14:20:27    330] [NR-eGR] Layer9 has single uniform track structure
[07/09 14:20:27    330] (I)       build grid graph end
[07/09 14:20:27    330] (I)       numViaLayers=8
[07/09 14:20:27    330] (I)       Reading via V12_VV for layer: 0 
[07/09 14:20:27    330] (I)       Reading via VIA23 for layer: 1 
[07/09 14:20:27    330] (I)       Reading via VIA34 for layer: 2 
[07/09 14:20:27    330] (I)       Reading via VIA45 for layer: 3 
[07/09 14:20:27    330] (I)       Reading via VIA56 for layer: 4 
[07/09 14:20:27    330] (I)       Reading via V67_HH for layer: 5 
[07/09 14:20:27    330] (I)       Reading via VIA78 for layer: 6 
[07/09 14:20:27    330] (I)       Reading via VIA89 for layer: 7 
[07/09 14:20:27    330] (I)       end build via table
[07/09 14:20:27    330] (I)       Vertical rows are on
[07/09 14:20:27    330] [NR-eGR] numRoutingBlks=0 numInstBlks=1527 numPGBlocks=1198677 numBumpBlks=0 numBoundaryFakeBlks=0
[07/09 14:20:27    330] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/09 14:20:27    330] (I)       readDataFromPlaceDB
[07/09 14:20:27    330] (I)       Read net information..
[07/09 14:20:27    330] [NR-eGR] Read numTotalNets=1575  numIgnoredNets=0
[07/09 14:20:27    330] (I)       Read testcase time = 0.000 seconds
[07/09 14:20:27    330] 
[07/09 14:20:27    330] (I)       totalPins=7474  totalGlobalPin=6799 (90.97%)
[07/09 14:20:27    330] (I)       Model blockage into capacity
[07/09 14:20:27    330] (I)       Read numBlocks=1205640  numPreroutedWires=0  numCapScreens=0
[07/09 14:20:28    331] (I)       blocked area on Layer1 : 0  (0.00%)
[07/09 14:20:28    331] (I)       blocked area on Layer2 : 1080425844000  (7.68%)
[07/09 14:20:28    331] (I)       blocked area on Layer3 : 1223831275200  (8.70%)
[07/09 14:20:28    331] (I)       blocked area on Layer4 : 1199975814400  (8.53%)
[07/09 14:20:28    331] (I)       blocked area on Layer5 : 961080702400  (6.83%)
[07/09 14:20:28    331] (I)       blocked area on Layer6 : 871445952800  (6.20%)
[07/09 14:20:28    331] (I)       blocked area on Layer7 : 4418213291200  (31.42%)
[07/09 14:20:28    331] (I)       blocked area on Layer8 : 3751474749600  (26.68%)
[07/09 14:20:28    331] (I)       blocked area on Layer9 : 133452640000  (0.95%)
[07/09 14:20:28    331] (I)       Modeling time = 0.562 seconds
[07/09 14:20:28    331] 
[07/09 14:20:28    331] (I)       Number of ignored nets = 0
[07/09 14:20:28    331] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/09 14:20:28    331] (I)       Number of clock nets = 2.  Ignored: No
[07/09 14:20:28    331] (I)       Number of analog nets = 0.  Ignored: Yes
[07/09 14:20:28    331] (I)       Number of special nets = 0.  Ignored: Yes
[07/09 14:20:28    331] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/09 14:20:28    331] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/09 14:20:28    331] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/09 14:20:28    331] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/09 14:20:28    331] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/09 14:20:28    331] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/09 14:20:28    331] (I)       Before initializing earlyGlobalRoute syMemory usage = 2080.0 MB
[07/09 14:20:28    331] (I)       Layer1  viaCost=300.00
[07/09 14:20:28    331] (I)       Layer2  viaCost=100.00
[07/09 14:20:28    331] (I)       Layer3  viaCost=100.00
[07/09 14:20:28    331] (I)       Layer4  viaCost=100.00
[07/09 14:20:28    331] (I)       Layer5  viaCost=100.00
[07/09 14:20:28    331] (I)       Layer6  viaCost=200.00
[07/09 14:20:28    331] (I)       Layer7  viaCost=100.00
[07/09 14:20:28    331] (I)       Layer8  viaCost=200.00
[07/09 14:20:28    331] (I)       ---------------------Grid Graph Info--------------------
[07/09 14:20:28    331] (I)       routing area        :  (0, 0) - (3750000, 3750000)
[07/09 14:20:28    331] (I)       core area           :  (217600, 217600) - (3532400, 3532400)
[07/09 14:20:28    331] (I)       Site Width          :   400  (dbu)
[07/09 14:20:28    331] (I)       Row Height          :  3600  (dbu)
[07/09 14:20:28    331] (I)       GCell Width         :  3600  (dbu)
[07/09 14:20:28    331] (I)       GCell Height        :  3600  (dbu)
[07/09 14:20:28    331] (I)       grid                :  1042  1042     9
[07/09 14:20:28    331] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0
[07/09 14:20:28    331] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600
[07/09 14:20:28    331] (I)       Default wire width  :   180   200   200   200   200   200   400   400   800
[07/09 14:20:28    331] (I)       Default wire space  :   180   200   200   200   200   200   400   400   800
[07/09 14:20:28    331] (I)       Default pitch size  :   360   400   400   400   400   400   800   800  1600
[07/09 14:20:28    331] (I)       First Track Coord   :     0   200   400   200   400   200   800   400  1600
[07/09 14:20:28    331] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  4.50  4.50  2.25
[07/09 14:20:28    331] (I)       Total num of tracks :     0  9375  9374  9375  9374  9375  4687  4687  2343
[07/09 14:20:28    331] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[07/09 14:20:28    331] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[07/09 14:20:28    331] (I)       --------------------------------------------------------
[07/09 14:20:28    331] 
[07/09 14:20:28    331] [NR-eGR] ============ Routing rule table ============
[07/09 14:20:28    331] [NR-eGR] Rule id 0. Nets 1570 
[07/09 14:20:28    331] [NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/09 14:20:28    331] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800  L9=1600
[07/09 14:20:28    331] [NR-eGR] ========================================
[07/09 14:20:28    331] [NR-eGR] 
[07/09 14:20:28    331] (I)       After initializing earlyGlobalRoute syMemory usage = 2080.0 MB
[07/09 14:20:28    331] (I)       Loading and dumping file time : 0.78 seconds
[07/09 14:20:28    331] (I)       ============= Initialization =============
[07/09 14:20:28    331] (I)       total 2D Cap : 54019565 = (23999653 H, 30019912 V)
[07/09 14:20:28    331] [NR-eGR] Layer group 1: route 1570 net(s) in layer range [2, 9]
[07/09 14:20:28    331] (I)       ============  Phase 1a Route ============
[07/09 14:20:28    331] (I)       Phase 1a runs 0.01 seconds
[07/09 14:20:28    331] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[07/09 14:20:28    331] (I)       Usage: 25081 = (10985 H, 14096 V) = (0.05% H, 0.05% V) = (1.977e+04um H, 2.537e+04um V)
[07/09 14:20:28    331] (I)       
[07/09 14:20:28    331] (I)       ============  Phase 1b Route ============
[07/09 14:20:28    331] (I)       Phase 1b runs 0.00 seconds
[07/09 14:20:28    331] (I)       Usage: 25081 = (10985 H, 14096 V) = (0.05% H, 0.05% V) = (1.977e+04um H, 2.537e+04um V)
[07/09 14:20:28    331] (I)       
[07/09 14:20:28    331] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.514580e+04um
[07/09 14:20:28    331] (I)       ============  Phase 1c Route ============
[07/09 14:20:28    331] (I)       Level2 Grid: 209 x 209
[07/09 14:20:28    331] (I)       Phase 1c runs 0.03 seconds
[07/09 14:20:28    331] (I)       Usage: 25081 = (10985 H, 14096 V) = (0.05% H, 0.05% V) = (1.977e+04um H, 2.537e+04um V)
[07/09 14:20:28    331] (I)       
[07/09 14:20:28    331] (I)       ============  Phase 1d Route ============
[07/09 14:20:28    331] (I)       Phase 1d runs 0.02 seconds
[07/09 14:20:28    331] (I)       Usage: 25081 = (10985 H, 14096 V) = (0.05% H, 0.05% V) = (1.977e+04um H, 2.537e+04um V)
[07/09 14:20:28    331] (I)       
[07/09 14:20:28    331] (I)       ============  Phase 1e Route ============
[07/09 14:20:28    331] (I)       Phase 1e runs 0.00 seconds
[07/09 14:20:28    331] (I)       Usage: 25081 = (10985 H, 14096 V) = (0.05% H, 0.05% V) = (1.977e+04um H, 2.537e+04um V)
[07/09 14:20:28    331] (I)       
[07/09 14:20:28    331] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.514580e+04um
[07/09 14:20:28    331] [NR-eGR] 
[07/09 14:20:28    331] (I)       ============  Phase 1l Route ============
[07/09 14:20:28    331] (I)       Phase 1l runs 0.01 seconds
[07/09 14:20:28    331] (I)       Total Global Routing Runtime: 0.27 seconds
[07/09 14:20:28    331] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/09 14:20:28    331] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[07/09 14:20:29    331] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/09 14:20:29    331] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[07/09 14:20:29    331] 
[07/09 14:20:29    331] ** np local hotspot detection info verbose **
[07/09 14:20:29    331] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[07/09 14:20:29    331] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[07/09 14:20:29    331] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[07/09 14:20:29    331] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[07/09 14:20:29    331] 
[07/09 14:20:29    331] describeCongestion: hCong = 0.00 vCong = 0.00
[07/09 14:20:29    331] Skipped repairing congestion.
[07/09 14:20:29    331] (I)       ============= track Assignment ============
[07/09 14:20:29    331] (I)       extract Global 3D Wires
[07/09 14:20:29    331] (I)       Extract Global WL : time=0.00
[07/09 14:20:29    331] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[07/09 14:20:29    331] (I)       Initialization real time=0.00 seconds
[07/09 14:20:29    332] (I)       Kernel real time=0.17 seconds
[07/09 14:20:29    332] (I)       End Greedy Track Assignment
[07/09 14:20:29    332] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 7474
[07/09 14:20:29    332] [NR-eGR] Layer2(ME2)(V) length: 1.937206e+04um, number of vias: 11920
[07/09 14:20:29    332] [NR-eGR] Layer3(ME3)(H) length: 1.982830e+04um, number of vias: 284
[07/09 14:20:29    332] [NR-eGR] Layer4(ME4)(V) length: 7.839245e+02um, number of vias: 91
[07/09 14:20:29    332] [NR-eGR] Layer5(ME5)(H) length: 9.206945e+02um, number of vias: 88
[07/09 14:20:29    332] [NR-eGR] Layer6(ME6)(V) length: 6.026655e+03um, number of vias: 0
[07/09 14:20:29    332] [NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[07/09 14:20:29    332] [NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[07/09 14:20:29    332] [NR-eGR] Layer9(ME9)(H) length: 0.000000e+00um, number of vias: 0
[07/09 14:20:29    332] [NR-eGR] Total length: 4.693164e+04um, number of vias: 19857
[07/09 14:20:29    332] End of congRepair (cpu=0:00:01.5, real=0:00:02.0)
[07/09 14:20:29    332] *** Finishing placeDesign default flow ***
[07/09 14:20:29    332] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[07/09 14:20:29    332] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[07/09 14:20:29    332] **placeDesign ... cpu = 0: 0:35, real = 0: 0:39, mem = 1891.4M **
[07/09 14:20:29    332] 
[07/09 14:20:29    332] *** Summary of all messages that are not suppressed in this session:
[07/09 14:20:29    332] Severity  ID               Count  Summary                                  
[07/09 14:20:29    332] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[07/09 14:20:29    332] WARNING   IMPESI-3086          1  The following cell(s) do not have charac...
[07/09 14:20:29    332] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/09 14:20:29    332] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[07/09 14:20:29    332] *** Message Summary: 3 warning(s), 2 error(s)
[07/09 14:20:29    332] 
[07/09 14:20:29    332] <CMD> checkPlace -noHalo
[07/09 14:20:29    332] #spOpts: N=65 
[07/09 14:20:29    332] Core basic site is CORE
[07/09 14:20:29    332] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:20:30    333] 
[07/09 14:20:30    333] Begin checking placement ... (start mem=1891.4M, init mem=1891.4M)
[07/09 14:20:30    333] *info: Placed = 15414          (Fixed = 13131)
[07/09 14:20:30    333] *info: Unplaced = 0           
[07/09 14:20:30    333] Placement Density:0.37%(9847/2656175)
[07/09 14:20:30    333] Placement Density (including fixed std cells):0.90%(24026/2670355)
[07/09 14:20:30    333] Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.1; mem=1891.4M)
[07/09 14:20:30    333] <CMD> setTieHiLoMode -cell {TIE1R TIE0R} -maxFanout 1 -maxDistance 20
[07/09 14:20:30    333] <CMD> addTieHiLo -prefix TOP_TIEHILO
[07/09 14:20:30    333] #spOpts: N=65 
[07/09 14:20:30    333] Core basic site is CORE
[07/09 14:20:30    333] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:20:30    333] 
[07/09 14:20:30    333] Options: Max Distance = 20.000 microns, Max Fan-out = 1.
[07/09 14:20:31    334] Updating RC grid for preRoute extraction ...
[07/09 14:20:31    334] Initializing multi-corner resistance tables ...
[07/09 14:20:31    334] Re-routed 3 nets
[07/09 14:20:31    334] INFO: Total Number of Tie Cells (TIE1R) placed: 3  
[07/09 14:20:31    334] Re-routed 40 nets
[07/09 14:20:31    334] INFO: Total Number of Tie Cells (TIE0R) placed: 40  
[07/09 14:20:31    334] <CMD> extractRC
[07/09 14:20:31    334] Extraction called for design 'minisystem_top' of instances=15462 and nets=1937 using extraction engine 'preRoute' .
[07/09 14:20:31    334] PreRoute RC Extraction called for design minisystem_top.
[07/09 14:20:31    334] RC Extraction called in multi-corner(2) mode.
[07/09 14:20:31    334] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/09 14:20:31    334] Type 'man IMPEXT-6197' for more detail.
[07/09 14:20:31    334] RCMode: PreRoute
[07/09 14:20:31    334]       RC Corner Indexes            0       1   
[07/09 14:20:31    334] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/09 14:20:31    334] Resistance Scaling Factor    : 1.00000 1.00000 
[07/09 14:20:31    334] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/09 14:20:31    334] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/09 14:20:31    334] Shrink Factor                : 1.00000
[07/09 14:20:31    334] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/09 14:20:31    334] Initializing multi-corner resistance tables ...
[07/09 14:20:31    334] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2032.066M)
[07/09 14:20:31    334] <CMD> timeDesign -reportOnly -expandedViews -outDir reports/timing/ -numPaths 100 -prefix placed
[07/09 14:20:31    334] Effort level <high> specified for reg2reg path_group
[07/09 14:20:32    335] 
[07/09 14:20:32    335] #################################################################################
[07/09 14:20:32    335] # Design Stage: PreRoute
[07/09 14:20:32    335] # Design Name: minisystem_top
[07/09 14:20:32    335] # Design Mode: 65nm
[07/09 14:20:32    335] # Analysis Mode: MMMC Non-OCV 
[07/09 14:20:32    335] # Parasitics Mode: No SPEF/RCDB
[07/09 14:20:32    335] # Signoff Settings: SI Off 
[07/09 14:20:32    335] #################################################################################
[07/09 14:20:32    335] Calculate delays in BcWc mode...
[07/09 14:20:32    335] Topological Sorting (CPU = 0:00:00.0, MEM = 2024.6M, InitMEM = 2024.6M)
[07/09 14:20:32    335] Total number of fetched objects 2514
[07/09 14:20:32    335] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:20:32    335] End delay calculation. (MEM=2271.71 CPU=0:00:00.3 REAL=0:00:00.0)
[07/09 14:20:32    335] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2271.7M) ***
[07/09 14:20:32    336] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:05:36 mem=2271.7M)
[07/09 14:20:33    336] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 functional_worstHT 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.959  | -0.850  | -1.959  |
|           TNS (ns):| -47.761 | -12.811 | -34.950 |
|    Violating Paths:|   204   |   130   |   74    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+
|functional_worstHT  | -1.959  | -0.850  | -1.959  |
|                    | -47.761 | -12.811 | -34.950 |
|                    |   204   |   130   |   74    |
|                    |   447   |   445   |   75    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.408   |     14 (14)      |
|   max_tran     |     14 (669)     |   -3.117   |     15 (670)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      3 (3)       |    -650    |      3 (3)       |
+----------------+------------------+------------+------------------+

Density: 0.372%
------------------------------------------------------------
Reported timing to dir reports/timing/
[07/09 14:20:33    336] Total CPU time: 1.83 sec
[07/09 14:20:33    336] Total Real time: 2.0 sec
[07/09 14:20:33    336] Total Memory Usage: 2064.792969 Mbytes
[07/09 14:20:33    336] <CMD> timeDesign -reportOnly -expandedViews -outDir reports/timing/ -numPaths 100 -prefix placed_hold -hold
[07/09 14:20:33    336] Effort level <high> specified for reg2reg path_group
[07/09 14:20:33    336] **INFO: Starting Blocking QThread with 4 CPU
[07/09 14:20:33    336]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/09 14:20:33    336] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:20:33    336] Multithreaded Timing Analysis is initialized with 4 threads
[07/09 14:20:33    336] 
[07/09 14:20:33    336] 
[07/09 14:20:33    336] #################################################################################
[07/09 14:20:33    336] # Design Stage: PreRoute
[07/09 14:20:33    336] # Design Name: minisystem_top
[07/09 14:20:33    336] # Design Mode: 65nm
[07/09 14:20:33    336] # Analysis Mode: MMMC Non-OCV 
[07/09 14:20:33    336] # Parasitics Mode: No SPEF/RCDB
[07/09 14:20:33    336] # Signoff Settings: SI Off 
[07/09 14:20:33    336] #################################################################################
[07/09 14:20:33    336] Calculate delays in BcWc mode...
[07/09 14:20:33    336] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/09 14:20:33    336] *** Calculating scaling factor for bestLT libraries using the default operating condition of each library.
[07/09 14:20:33    336] Total number of fetched objects 2514
[07/09 14:20:33    336] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:20:33    336] End delay calculation. (MEM=135.73 CPU=0:00:00.3 REAL=0:00:00.0)
[07/09 14:20:33    336] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 135.7M) ***
[07/09 14:20:33    336] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:01.7 mem=135.7M)
[07/09 14:20:33    336] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 functional_bestLT 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  1.255  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+
|functional_bestLT   |  0.002  |  0.002  |  1.255  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   447   |   445   |   75    |
+--------------------+---------+---------+---------+

Density: 0.372%
------------------------------------------------------------
[07/09 14:20:35    337]  
_______________________________________________________________________
[07/09 14:20:35    337] Reported timing to dir reports/timing/
[07/09 14:20:35    337] Total CPU time: 1.05 sec
[07/09 14:20:35    337] Total Real time: 2.0 sec
[07/09 14:20:35    337] Total Memory Usage: 2066.792969 Mbytes
[07/09 14:20:35    337] <CMD> setOptMode -effort low
[07/09 14:20:35    337] <CMD> setCTSMode -reportHTML false
[07/09 14:20:35    337] <CMD> setCTSMode -routeClkNet true
[07/09 14:20:35    337] <CMD> setCTSMode -moveGate true
[07/09 14:20:35    337] <CMD> setCTSMode -moveGateLimit 1000000
[07/09 14:20:35    337] <CMD> setCTSMode -opt true
[07/09 14:20:35    337] <CMD> setCTSMode -optAddBuffer true
[07/09 14:20:35    337] <CMD> setCTSMode -useLibMaxCap true
[07/09 14:20:35    337] <CMD> setCTSMode -useLibMaxFanout false
[07/09 14:20:35    337] <CMD> setAttribute -net CLK -reset
[07/09 14:20:35    337] #WARNING (NRDB-537) Cannot find net CLK
[07/09 14:20:35    337] <CMD> setAttribute -net CLK -preferred_extra_space 1
[07/09 14:20:35    337] #WARNING (NRDB-537) Cannot find net CLK
[07/09 14:20:35    337] <CMD> setAttribute -net CLK -weight 10
[07/09 14:20:35    337] #WARNING (NRDB-537) Cannot find net CLK
[07/09 14:20:35    337] <CMD> setAttribute -net CLK -avoid_detour true
[07/09 14:20:35    337] #WARNING (NRDB-537) Cannot find net CLK
[07/09 14:20:35    337] <CMD> getPlaceMode -doneQuickCTS -quiet
[07/09 14:20:35    337] **WARN: (IMPCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[07/09 14:20:35    337] <CMD> all_hold_analysis_views
[07/09 14:20:35    337] <CMD> all_setup_analysis_views
[07/09 14:20:35    337] <CMD> getPlaceMode -doneQuickCTS -quiet
[07/09 14:20:35    337] Checking spec file integrity...
[07/09 14:20:35    337] 
[07/09 14:20:35    337] ******* createClockTreeSpec begin *******
[07/09 14:20:35    337] Options:  -clkGroup -bufferList CKBUFM4R CKBUFM8R CKBUFM12R CKINVM4R CKINVM8R CKINVM12R -file encrypter.ctstch 
[07/09 14:20:35    337] <CMD> getDesignMode -process -quiet
[07/09 14:20:35    337] New Clock Spec Generation is ON.
[07/09 14:20:35    337] New CTE tracing is ON.
[07/09 14:20:35    337] <CMD> getenv CK_SDCDRIVEN_SPEC_DEBUG
[07/09 14:20:35    337] <CMD> all_setup_analysis_views
[07/09 14:20:35    337] <CMD> all_hold_analysis_views
[07/09 14:20:35    337] <CMD> ::redirect -quiet { eval $cmd } > /dev/null
[07/09 14:20:36    338] Handle Multi Mode on mixed active views: functional_bestLT functional_worstHT.
[07/09 14:20:36    338] *Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
[07/09 14:20:36    338] INFO: Include DontTouch Net from EDI DB.
[07/09 14:20:36    338] Generate clock grouping file /tmp/innovus_temp_5379_scc-pool-b-32_ufwhq_QtEUMz/encouxZ6GvG, start timeDesign...
[07/09 14:20:36    338] <CMD> check_timing -check_only clock_crossing -verbose -tcl_list
[07/09 14:20:36    338] #################################################################################
[07/09 14:20:36    338] # Design Stage: PreRoute
[07/09 14:20:36    338] # Design Name: minisystem_top
[07/09 14:20:36    338] # Design Mode: 65nm
[07/09 14:20:36    338] # Analysis Mode: MMMC Non-OCV 
[07/09 14:20:36    338] # Parasitics Mode: No SPEF/RCDB
[07/09 14:20:36    338] # Signoff Settings: SI Off 
[07/09 14:20:36    338] #################################################################################
[07/09 14:20:36    338] Calculate delays in BcWc mode...
[07/09 14:20:36    338] Calculate delays in BcWc mode...
[07/09 14:20:36    338] Topological Sorting (CPU = 0:00:00.0, MEM = 1734.3M, InitMEM = 1734.3M)
[07/09 14:20:36    338] AAE_INFO: Cdb files are: 
[07/09 14:20:36    338]  	/var/autofs/cadence2/umc-65//65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.db
[07/09 14:20:36    338] 	/var/autofs/cadence2/umc-65//65nm-pads/synopsys/u065gioll18gpir_wc.db
[07/09 14:20:36    338] 	/var/autofs/cadence2/umc-65//65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.db
[07/09 14:20:36    338] 	/var/autofs/cadence2/umc-65//65nm-pads/synopsys/u065gioll18gpir_bc.db
[07/09 14:20:36    338]  
[07/09 14:20:37    339] **WARN: (IMPESI-3086):	The following cell(s) do not have characterized noise model(s) present in any of the specified library files. Missing noise information could compromise the accuracy of analysis: XOR2M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), XOR2M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), XNR2M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), TIE1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), TIE0R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQSM4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OR2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI221M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI211M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI32M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI31M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI22M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21B20M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21B10M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21B10M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OA221M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OA22M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR4M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR4B2M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR3M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR3B1M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M12RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2B1M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND4M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND4B1M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND3M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND3B1M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M6R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2B1M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2B1M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), MXB2M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), MOAI22M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), MAOI22M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM12R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFZRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQZSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQZRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQZRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQRM8RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQM4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQBRM4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQBRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEZRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEZRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFERM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEQZRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEQRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKXOR2M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKND2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI221M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI211M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI32M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI31M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI22M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21M6R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21B20M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21B01M8RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21B01M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO222M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO221M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO32M4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO32M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO31M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22M8RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22B11M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22B10M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO21M4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO21M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO21M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN4M4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN2M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN2M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ADHM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ADCSIOM2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), IUMA(u065gioll18gpir_wc:u065gioll18gpir_bc).
[07/09 14:20:37    339] Total number of fetched objects 2514
[07/09 14:20:37    339] Total number of fetched objects 2514
[07/09 14:20:37    339] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:20:37    339] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:20:37    339] End delay calculation. (MEM=2288.62 CPU=0:00:00.6 REAL=0:00:00.0)
[07/09 14:20:37    339] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 2288.6M) ***
[07/09 14:20:37    340] Collect clock grouping 
[07/09 14:20:37    340] Total 1 clock roots are extracted.
[07/09 14:20:37    340] <CMD> getenv CK_SDCDRIVEN_SPEC_DEBUG
[07/09 14:20:37    340] <CMD> set_analysis_view -setup {functional_worstHT} -hold {functional_bestLT}
[07/09 14:20:37    340] Extraction setup Started 
[07/09 14:20:37    340] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/09 14:20:37    340] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2773' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.17 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2773' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:20:37    340] Type 'man IMPEXT-2776' for more detail.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.17 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:20:37    340] Summary of Active RC-Corners : 
[07/09 14:20:37    340]  
[07/09 14:20:37    340]  Analysis View: functional_worstHT
[07/09 14:20:37    340]     RC-Corner Name        : rcworstHT
[07/09 14:20:37    340]     RC-Corner Index       : 0
[07/09 14:20:37    340]     RC-Corner Temperature : 125 Celsius
[07/09 14:20:37    340]     RC-Corner Cap Table   : ''
[07/09 14:20:37    340]     RC-Corner PreRoute Res Factor         : 1
[07/09 14:20:37    340]     RC-Corner PreRoute Cap Factor         : 1
[07/09 14:20:37    340]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/09 14:20:37    340]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/09 14:20:37    340]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/09 14:20:37    340]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/09 14:20:37    340]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/09 14:20:37    340]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/09 14:20:37    340]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/09 14:20:37    340]  
[07/09 14:20:37    340]  Analysis View: functional_bestLT
[07/09 14:20:37    340]     RC-Corner Name        : rcbestLT
[07/09 14:20:37    340]     RC-Corner Index       : 1
[07/09 14:20:37    340]     RC-Corner Temperature : 0 Celsius
[07/09 14:20:37    340]     RC-Corner Cap Table   : ''
[07/09 14:20:37    340]     RC-Corner PreRoute Res Factor         : 1
[07/09 14:20:37    340]     RC-Corner PreRoute Cap Factor         : 1
[07/09 14:20:37    340]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/09 14:20:37    340]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/09 14:20:37    340]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/09 14:20:37    340]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/09 14:20:37    340]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/09 14:20:37    340]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/09 14:20:37    340]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/09 14:20:37    340] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[07/09 14:20:38    340] Reading timing constraints file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc' ...
[07/09 14:20:38    340] Current (total cpu=0:05:41, real=0:06:52, peak res=1091.3M, current mem=1784.0M)
[07/09 14:20:38    340] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'pin:minisystem_top/clk_div_sr_reg[3]/q' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 18).
[07/09 14:20:38    340] 
[07/09 14:20:38    340] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'pin:minisystem_top/clk_div_sr_reg[3]/q' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 18).
[07/09 14:20:38    340] 
[07/09 14:20:38    340] **ERROR: (TCLCMD-917):	Cannot find 'ports or pins' that match '' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 18).
[07/09 14:20:38    340] 
[07/09 14:20:38    340] **ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match 'clk_slow' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 26).
[07/09 14:20:38    340] 
[07/09 14:20:38    340] **ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match 'clk_slow' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 27).
[07/09 14:20:38    340] 
[07/09 14:20:38    340] Number of path exceptions in the constraint file = 1
[07/09 14:20:38    340] Number of paths exceptions after getting compressed = 1
[07/09 14:20:38    340] INFO (CTE): Reading of timing constraints file /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc completed, with 1 Warnings and 4 Errors.
[07/09 14:20:38    340] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=882.4M, current mem=1793.7M)
[07/09 14:20:38    340] Current (total cpu=0:05:41, real=0:06:52, peak res=1091.3M, current mem=1793.7M)
[07/09 14:20:38    340] Summary for sequential cells idenfication: 
[07/09 14:20:38    340] Identified SBFF number: 260
[07/09 14:20:38    340] Identified MBFF number: 0
[07/09 14:20:38    340] Not identified SBFF number: 16
[07/09 14:20:38    340] Not identified MBFF number: 0
[07/09 14:20:38    340] Number of sequential cells which are not FFs: 118
[07/09 14:20:38    340] 
[07/09 14:20:38    340] Total number of combinational cells: 668
[07/09 14:20:38    340] Total number of sequential cells: 394
[07/09 14:20:38    340] Total number of tristate cells: 15
[07/09 14:20:38    340] Total number of level shifter cells: 0
[07/09 14:20:38    340] Total number of power gating cells: 0
[07/09 14:20:38    340] Total number of isolation cells: 0
[07/09 14:20:38    340] Total number of power switch cells: 0
[07/09 14:20:38    340] Total number of pulse generator cells: 0
[07/09 14:20:38    340] Total number of always on buffers: 0
[07/09 14:20:38    340] Total number of retention cells: 0
[07/09 14:20:38    340] List of usable buffers: BUFM2R BUFM4R BUFM3R BUFM6R BUFM5R BUFM8R BUFM10R BUFM12R BUFM14R BUFM16R BUFM18R BUFM22RA BUFM20R BUFM24R BUFM26RA BUFM32RA BUFM40RA BUFM48RA CKBUFM2R CKBUFM1R CKBUFM4R CKBUFM3R CKBUFM6R CKBUFM8R CKBUFM12R CKBUFM16R CKBUFM20R CKBUFM22RA CKBUFM24R CKBUFM26RA CKBUFM32R CKBUFM40R CKBUFM48R
[07/09 14:20:38    340] Total number of usable buffers: 33
[07/09 14:20:38    340] List of unusable buffers:
[07/09 14:20:38    340] Total number of unusable buffers: 0
[07/09 14:20:38    340] List of usable inverters: CKINVM2R CKINVM1R CKINVM4R CKINVM3R CKINVM6R CKINVM8R CKINVM12R CKINVM16R CKINVM20R CKINVM22RA CKINVM24R CKINVM26RA CKINVM32R CKINVM40R CKINVM48R INVM2R INVM1R INVM4R INVM3R INVM6R INVM5R INVM8R INVM10R INVM12R INVM14R INVM16R INVM18R INVM20R INVM22RA INVM24R INVM26RA INVM32R INVM40R INVM48R
[07/09 14:20:38    340] Total number of usable inverters: 34
[07/09 14:20:38    340] List of unusable inverters: REGKM2R REGKM1R REGKM4R INVM0R
[07/09 14:20:38    340] Total number of unusable inverters: 4
[07/09 14:20:38    340] List of identified usable delay cells: DEL1M1R DEL1M4R DEL2M1R DEL2M4R DEL3M1R DEL3M4R DEL4M1R DEL4M4R
[07/09 14:20:38    340] Total number of identified usable delay cells: 8
[07/09 14:20:38    340] List of identified unusable delay cells:
[07/09 14:20:38    340] Total number of identified unusable delay cells: 0
[07/09 14:20:38    340] createClockTreeSpec invoking cleanupSpecifyClockTree
[07/09 14:20:38    340] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[07/09 14:20:38    340] <CMD> all_hold_analysis_views
[07/09 14:20:38    340] <CMD> all_setup_analysis_views
[07/09 14:20:38    340] <CMD> getPlaceMode -doneQuickCTS -quiet
[07/09 14:20:38    340] 
[07/09 14:20:38    340] Reading clock tree spec file 'encrypter.ctstch' ...
[07/09 14:20:38    340] 
[07/09 14:20:38    340] RouteType               : FE_CTS_DEFAULT
[07/09 14:20:38    340] PreferredExtraSpace     : 1
[07/09 14:20:38    340] Shield                  : NONE
[07/09 14:20:38    340] PreferLayer             : M3 M4 
[07/09 14:20:38    340] RC Information for View functional_worstHT :
[07/09 14:20:38    340] Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
[07/09 14:20:38    340] Est. Res                : 1.5(V=1.5 H=1.5)(ohm/um) [0.00075]
[07/09 14:20:38    340] Est. Via Res            : 1.37179(ohm) [2.56068]
[07/09 14:20:38    340] Est. Via Cap            : 0.093193(ff)
[07/09 14:20:38    340] M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.89(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[07/09 14:20:38    340] M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.18889(ohm) viaCap=0.0943372(ff)
[07/09 14:20:38    340] M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M7(H) w=0.2(um) s=0.2(um) p=0.4(um) es=0.6(um) cap=0.144(ff/um) res=0.35(ohm/um) viaRes=0.50303(ohm) viaCap=0.163623(ff)
[07/09 14:20:38    340] M8(V) w=0.2(um) s=0.2(um) p=0.4(um) es=0.6(um) cap=0.144(ff/um) res=0.35(ohm/um) viaRes=0.548718(ohm) viaCap=0.156039(ff)
[07/09 14:20:38    340] M9(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.15(ff/um) res=0.0675(ohm/um) viaRes=0.0979168(ohm) viaCap=0.38211(ff)
[07/09 14:20:38    340] 
[07/09 14:20:38    340] RC Information for View functional_bestLT :
[07/09 14:20:38    340] Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
[07/09 14:20:38    340] Est. Res                : 1.5(V=1.5 H=1.5)(ohm/um) [0.00075]
[07/09 14:20:38    340] Est. Via Res            : 1.37179(ohm) [2.56068]
[07/09 14:20:38    340] Est. Via Cap            : 0.093193(ff)
[07/09 14:20:38    340] M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.89(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[07/09 14:20:38    340] M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.18889(ohm) viaCap=0.0943372(ff)
[07/09 14:20:38    340] M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M7(H) w=0.2(um) s=0.2(um) p=0.4(um) es=0.6(um) cap=0.144(ff/um) res=0.35(ohm/um) viaRes=0.50303(ohm) viaCap=0.163623(ff)
[07/09 14:20:38    340] M8(V) w=0.2(um) s=0.2(um) p=0.4(um) es=0.6(um) cap=0.144(ff/um) res=0.35(ohm/um) viaRes=0.548718(ohm) viaCap=0.156039(ff)
[07/09 14:20:38    340] M9(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.15(ff/um) res=0.0675(ohm/um) viaRes=0.0979168(ohm) viaCap=0.38211(ff)
[07/09 14:20:38    340] 
[07/09 14:20:38    340] RouteType               : FE_CTS_DEFAULT_LEAF
[07/09 14:20:38    340] PreferredExtraSpace     : 1
[07/09 14:20:38    340] Shield                  : NONE
[07/09 14:20:38    340] PreferLayer             : M3 M4 
[07/09 14:20:38    340] RC Information for View functional_worstHT :
[07/09 14:20:38    340] Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
[07/09 14:20:38    340] Est. Res                : 1.5(V=1.5 H=1.5)(ohm/um) [0.00075]
[07/09 14:20:38    340] Est. Via Res            : 1.37179(ohm) [2.56068]
[07/09 14:20:38    340] Est. Via Cap            : 0.093193(ff)
[07/09 14:20:38    340] M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.89(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[07/09 14:20:38    340] M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.18889(ohm) viaCap=0.0943372(ff)
[07/09 14:20:38    340] M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M7(H) w=0.2(um) s=0.2(um) p=0.4(um) es=0.6(um) cap=0.144(ff/um) res=0.35(ohm/um) viaRes=0.50303(ohm) viaCap=0.163623(ff)
[07/09 14:20:38    340] M8(V) w=0.2(um) s=0.2(um) p=0.4(um) es=0.6(um) cap=0.144(ff/um) res=0.35(ohm/um) viaRes=0.548718(ohm) viaCap=0.156039(ff)
[07/09 14:20:38    340] M9(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.15(ff/um) res=0.0675(ohm/um) viaRes=0.0979168(ohm) viaCap=0.38211(ff)
[07/09 14:20:38    340] 
[07/09 14:20:38    340] RC Information for View functional_bestLT :
[07/09 14:20:38    340] Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
[07/09 14:20:38    340] Est. Res                : 1.5(V=1.5 H=1.5)(ohm/um) [0.00075]
[07/09 14:20:38    340] Est. Via Res            : 1.37179(ohm) [2.56068]
[07/09 14:20:38    340] Est. Via Cap            : 0.093193(ff)
[07/09 14:20:38    340] M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.89(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[07/09 14:20:38    340] M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.18889(ohm) viaCap=0.0943372(ff)
[07/09 14:20:38    340] M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.5(ohm/um) viaRes=1.37179(ohm) viaCap=0.093193(ff)
[07/09 14:20:38    340] M7(H) w=0.2(um) s=0.2(um) p=0.4(um) es=0.6(um) cap=0.144(ff/um) res=0.35(ohm/um) viaRes=0.50303(ohm) viaCap=0.163623(ff)
[07/09 14:20:38    340] M8(V) w=0.2(um) s=0.2(um) p=0.4(um) es=0.6(um) cap=0.144(ff/um) res=0.35(ohm/um) viaRes=0.548718(ohm) viaCap=0.156039(ff)
[07/09 14:20:38    340] M9(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.15(ff/um) res=0.0675(ohm/um) viaRes=0.0979168(ohm) viaCap=0.38211(ff)
[07/09 14:20:38    340] 
[07/09 14:20:38    340] Switching off Advanced RC Correlation modes in AAE mode.
[07/09 14:20:38    340] Active Analysis Views for CTS are,
[07/09 14:20:38    340] #1 functional_worstHT
[07/09 14:20:38    340] #2 functional_bestLT
[07/09 14:20:38    340] Default Analysis Views is functional_worstHT
[07/09 14:20:38    340] 
[07/09 14:20:38    340] 
[07/09 14:20:38    340] ****** AutoClockRootPin ******
[07/09 14:20:38    340] AutoClockRootPin 1: PAD_CLK
[07/09 14:20:38    340] # NoGating         NO
[07/09 14:20:38    340] # SetDPinAsSync    NO
[07/09 14:20:38    340] # SetIoPinAsSync   NO
[07/09 14:20:38    340] # SetAsyncSRPinAsSync   NO
[07/09 14:20:38    340] # SetTriStEnPinAsSync   NO
[07/09 14:20:38    340] # SetBBoxPinAsSync   NO
[07/09 14:20:38    340] # RouteClkNet      YES
[07/09 14:20:38    340] # PostOpt          YES
[07/09 14:20:38    340] # RouteType        FE_CTS_DEFAULT
[07/09 14:20:38    340] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[07/09 14:20:38    340] 
[07/09 14:20:38    340] ***** !! NOTE !! *****
[07/09 14:20:38    340] 
[07/09 14:20:38    340] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[07/09 14:20:38    340] If you want to change the behavior, you need to use the SetDPinAsSync
[07/09 14:20:38    340] or SetIoPinAsSync statement in the clock tree specification file,
[07/09 14:20:38    340] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[07/09 14:20:38    340] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[07/09 14:20:38    340] before specifyClockTree command.
[07/09 14:20:38    340] 
[07/09 14:20:38    340] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1807.7M) ***
[07/09 14:20:38    340] *** End createClockTreeSpec (cpu=0:00:03.3, real=0:00:03.0, mem=1807.7M) ***
[07/09 14:20:38    340] **WARN: (IMPTCM-77):	Option "-clkfile" for command specifyClockTree is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/09 14:20:38    340] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
[07/09 14:20:38    340] <CMD> all_hold_analysis_views
[07/09 14:20:38    340] <CMD> all_setup_analysis_views
[07/09 14:20:38    340] <CMD> getPlaceMode -doneQuickCTS -quiet
[07/09 14:20:38    340] Redoing specifyClockTree ...
[07/09 14:20:38    340] Checking spec file integrity...
[07/09 14:20:38    340] **WARN: (IMPCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.
[07/09 14:20:38    340] 
[07/09 14:20:38    340] Reading clock tree spec file 'encrypter.ctstch' ...
[07/09 14:20:38    340] 
[07/09 14:20:38    340] **WARN: (IMPCK-661):	Clock PAD_CLK has multiple definitions in the clock tree specification file.
[07/09 14:20:38    340] Type 'man IMPCK-661' for more detail.
[07/09 14:20:38    340] Switching off Advanced RC Correlation modes in AAE mode.
[07/09 14:20:38    340] Active Analysis Views for CTS are,
[07/09 14:20:38    340] #1 functional_worstHT
[07/09 14:20:38    340] #2 functional_bestLT
[07/09 14:20:38    340] Default Analysis Views is functional_worstHT
[07/09 14:20:38    340] 
[07/09 14:20:38    340] 
[07/09 14:20:38    340] ****** AutoClockRootPin ******
[07/09 14:20:38    340] AutoClockRootPin 1: PAD_CLK
[07/09 14:20:38    340] # NoGating         NO
[07/09 14:20:38    340] # SetDPinAsSync    NO
[07/09 14:20:38    340] # SetIoPinAsSync   NO
[07/09 14:20:38    340] # SetAsyncSRPinAsSync   NO
[07/09 14:20:38    340] # SetTriStEnPinAsSync   NO
[07/09 14:20:38    340] # SetBBoxPinAsSync   NO
[07/09 14:20:38    340] # RouteClkNet      YES
[07/09 14:20:38    340] # PostOpt          YES
[07/09 14:20:38    340] # RouteType        FE_CTS_DEFAULT
[07/09 14:20:38    340] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[07/09 14:20:38    340] 
[07/09 14:20:38    340] ***** !! NOTE !! *****
[07/09 14:20:38    340] 
[07/09 14:20:38    340] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[07/09 14:20:38    340] If you want to change the behavior, you need to use the SetDPinAsSync
[07/09 14:20:38    340] or SetIoPinAsSync statement in the clock tree specification file,
[07/09 14:20:38    340] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[07/09 14:20:38    340] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[07/09 14:20:38    340] before specifyClockTree command.
[07/09 14:20:38    340] 
[07/09 14:20:38    340] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1807.7M) ***
[07/09 14:20:38    340] **WARN: (IMPCK-1100):	Command changeClockStatus is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[07/09 14:20:38    340] **WARN: (IMPCK-1100):	Command changeClockStatus is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[07/09 14:20:38    340] <CMD> all_hold_analysis_views
[07/09 14:20:38    340] <CMD> all_setup_analysis_views
[07/09 14:20:38    340] <CMD> getPlaceMode -doneQuickCTS -quiet
[07/09 14:20:38    340] Redoing specifyClockTree ...
[07/09 14:20:38    340] Checking spec file integrity...
[07/09 14:20:39    341] *** Changed status on (0) instances, and (0) nets in Clock PAD_CLK.
[07/09 14:20:39    341] *** End changeClockStatus (cpu=0:00:00.8, real=0:00:01.0, mem=1791.7M) ***
[07/09 14:20:39    341] **WARN: (IMPCK-1100):	Command deleteClockTree is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[07/09 14:20:39    341] <CMD> all_hold_analysis_views
[07/09 14:20:39    341] <CMD> all_setup_analysis_views
[07/09 14:20:39    341] <CMD> getPlaceMode -doneQuickCTS -quiet
[07/09 14:20:39    341] Redoing specifyClockTree ...
[07/09 14:20:39    341] Checking spec file integrity...
[07/09 14:20:39    341] 
[07/09 14:20:39    341] deleteClockTree Option :  -all 
[07/09 14:20:39    341] List of dont use cells: XOR3M0RA XOR2M0RA XNR3M0RA XNR2M0RA TIE1R TIE0R SDFEQM0RA REGKM1R REGKM2R REGKM4R REG2M1R REG1M1R OR4M0R OR3M0R OR2M0R OAI33M0R OAI32M0R OAI31M0R OAI22M0R OAI22B20M0R OAI22B10M0R OAI222M0RA OAI221M0R OAI21M0R OAI21B20M0R OAI21B10M0R OAI21B01M0R OAI211M0R OAI211B100M0R OA22M0R OA21M0RA NR4M0R NR4B2M0R NR4B1M0R NR3M0R NR3B1M0R NR2M0R NR2B1M0R ND4M0R ND4B2M0R ND4B1M0R ND3M0R ND3B1M0R ND2M0R ND2B1M0R MXB4M0RA MXB3M0RA MXB2M0RA MUX4M0RA MUX3M0RA MUX2M0RA LAGCESOM2R LAGCESOM3R LAGCESOM4R LAGCESOM6R LAGCESOM8R LAGCESOM12R LAGCESOM16R LAGCESOM20R LAGCEPOM2R LAGCEPOM3R LAGCEPOM4R LAGCEPOM6R LAGCEPOM8R LAGCEPOM12R LAGCEPOM16R LAGCEPOM20R INVM0R DFEQM0RA BUFTM0R BHDM1R AOI33M0R AOI32M0R AOI31M0R AOI22M0R AOI22B20M0R AOI222M0RA AOI221M0R AOI21M0R AOI21B20M0R AOI21B10M0R AOI21B01M0R AOI211M0R AO22M0RA AO22B11M0R AO22B10M0R AO21M0RA AN4M0R AN3M0R AN2M0R ADFM0RA DI_BTB_G DI_G DI_P IAABREAK IACLAMP IACLAMPC IAGBREAK IANAIO IANAIOC ICORNER ICORNERA IDABREAKL IDABREAKR IDCLAMPC IDDBREAK IDDIOBREAK IFILLER0 IFILLER1 IFILLER10 IFILLER20 IFILLER5 IVDD IVDDANA IVDDANAC IVDDIO IVSS IVSSANA IVSSANAC IVSSIO 
[07/09 14:20:39    341] List of dont touch cells: XOR3M0RA XOR2M0RA XNR3M0RA XNR2M0RA TIE1R TIE0R SDFEQM0RA REGKM1R REGKM2R REGKM4R REG2M1R REG1M1R OR4M0R OR3M0R OR2M0R OAI33M0R OAI32M0R OAI31M0R OAI22M0R OAI22B20M0R OAI22B10M0R OAI222M0RA OAI221M0R OAI21M0R OAI21B20M0R OAI21B10M0R OAI21B01M0R OAI211M0R OAI211B100M0R OA22M0R OA21M0RA NR4M0R NR4B2M0R NR4B1M0R NR3M0R NR3B1M0R NR2M0R NR2B1M0R ND4M0R ND4B2M0R ND4B1M0R ND3M0R ND3B1M0R ND2M0R ND2B1M0R MXB4M0RA MXB3M0RA MXB2M0RA MUX4M0RA MUX3M0RA MUX2M0RA LAGCESOM2R LAGCESOM3R LAGCESOM4R LAGCESOM6R LAGCESOM8R LAGCESOM12R LAGCESOM16R LAGCESOM20R LAGCEPOM2R LAGCEPOM3R LAGCEPOM4R LAGCEPOM6R LAGCEPOM8R LAGCEPOM12R LAGCEPOM16R LAGCEPOM20R INVM0R DFEQM0RA BUFTM0R BHDM1R AOI33M0R AOI32M0R AOI31M0R AOI22M0R AOI22B20M0R AOI222M0RA AOI221M0R AOI21M0R AOI21B20M0R AOI21B10M0R AOI21B01M0R AOI211M0R AO22M0RA AO22B11M0R AO22B10M0R AO21M0RA AN4M0R AN3M0R AN2M0R ADFM0RA DI_BTB_G DI_G DI_P IAABREAK IACLAMP IACLAMPC IAGBREAK IANAIO IANAIOC ICORNER ICORNERA IDABREAKL IDABREAKR IDCLAMPC IDDBREAK IDDIOBREAK IFILLER0 IFILLER1 IFILLER10 IFILLER20 IFILLER5 IVDD IVDDANA IVDDANAC IVDDIO IVSS IVSSANA IVSSANAC IVSSIO 
[07/09 14:20:39    341] List of valid cells: CKBUFM4R CKBUFM8R CKBUFM12R CKINVM4R CKINVM8R CKINVM12R 
[07/09 14:20:39    341] *** Removed (0) buffers and (0) inverters in Clock PAD_CLK.
[07/09 14:20:39    341] ***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1791.734M)
[07/09 14:20:39    341] *** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1791.7M) ***
[07/09 14:20:39    341] <CMD> clockDesign
[07/09 14:20:39    341] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[07/09 14:20:39    341] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing EDI-CTS spec.
[07/09 14:20:39    341] <clockDesign CMD> saveClockTreeSpec -file clock_reports/minisystem_top.ctstch
[07/09 14:20:39    341] Redoing specifyClockTree ...
[07/09 14:20:39    341] Checking spec file integrity...
[07/09 14:20:39    341] Saving clock tree spec file 'clock_reports/minisystem_top.ctstch' ...
[07/09 14:20:39    341] <clockDesign CMD> ccopt_design -cts -ckSpec
[07/09 14:20:39    341] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/09 14:20:39    341] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing EDI-CTS spec.
[07/09 14:20:39    341] **WARN: MaxDelay detected in spec file. Not currently supported by setCTSMode -engine ccopt. Please contact your Cadence AE for the target release date.
[07/09 14:20:39    341] **WARN: PostOpt detected in spec file. Always enabled when setCTSMode -engine is ccopt.
[07/09 14:20:39    341] **WARN: OptAddBuffer detected in spec file. See equivalent setCTSMode constraint
[07/09 14:20:39    341] setCTSMode -moveGate true -moveGateLimit 1e+06 -opt true -optAddBuffer true -reportHTML false -routeClkNet true -useLibMaxCap true -useLibMaxFanout false
[07/09 14:20:39    341] **WARN: option optAddBuffer has the value true. Advanced option to control limited production feature in ckECO. Not applicable to setCTSMode -engine ccopt.
[07/09 14:20:39    341] **WARN: option useLibMaxCap has the value true. Not currently supported by setCTSMode -engine ccopt. Please contact your Cadence AE for the target release date.
[07/09 14:20:39    341] Preferred extra space for top nets is 0
[07/09 14:20:39    341] Preferred extra space for trunk nets is 1
[07/09 14:20:39    341] Preferred extra space for leaf nets is 1
[07/09 14:20:39    341] Summary for sequential cells idenfication: 
[07/09 14:20:39    341] Identified SBFF number: 260
[07/09 14:20:39    341] Identified MBFF number: 0
[07/09 14:20:39    341] Not identified SBFF number: 16
[07/09 14:20:39    341] Not identified MBFF number: 0
[07/09 14:20:39    341] Number of sequential cells which are not FFs: 118
[07/09 14:20:39    341] 
[07/09 14:20:40    342] Extracting original clock gating for PAD_CLK...
[07/09 14:20:40    342]   clock_tree PAD_CLK contains 341 sinks and 0 clock gates.
[07/09 14:20:40    342]     Found 2 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
[07/09 14:20:40    342]   Extraction for PAD_CLK complete.
[07/09 14:20:40    342] Extracting original clock gating for PAD_CLK done.
[07/09 14:20:40    342] Un-defining clock tree PAD_CLK.
[07/09 14:20:40    342] Creating clock tree spec for modes (timing configs): functional
[07/09 14:20:40    342] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/09 14:20:40    342] Analyzing clock structure...
[07/09 14:20:40    342] Analyzing clock structure done.
[07/09 14:20:40    342] Wrote: .5379.tornado.spec
[07/09 14:20:40    342] Extracting original clock gating for PAD_CLK...
[07/09 14:20:40    342]   clock_tree PAD_CLK contains 341 sinks and 0 clock gates.
[07/09 14:20:40    342]     Found 2 implicit ignore or stop or exclude pins - run report_ccopt_clock_trees -list_special_pins for more details.
[07/09 14:20:40    342]   Extraction for PAD_CLK complete.
[07/09 14:20:40    342] Extracting original clock gating for PAD_CLK done.
[07/09 14:20:40    342] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[07/09 14:20:40    342] Set place::cacheFPlanSiteMark to 1
[07/09 14:20:40    342] #spOpts: N=65 
[07/09 14:20:40    342] Core basic site is CORE
[07/09 14:20:40    342] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:20:41    343] 
[07/09 14:20:41    343] Begin checking placement ... (start mem=1834.8M, init mem=1834.8M)
[07/09 14:20:41    343] *info: Placed = 15457          (Fixed = 13131)
[07/09 14:20:41    343] *info: Unplaced = 0           
[07/09 14:20:41    343] Placement Density:0.37%(9894/2656175)
[07/09 14:20:41    343] Placement Density (including fixed std cells):0.90%(24073/2670355)
[07/09 14:20:41    343] Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.0; mem=1834.8M)
[07/09 14:20:41    343] Innovus will update I/O latencies
[07/09 14:20:41    343] All good
[07/09 14:20:41    343] Executing ccopt post-processing.
[07/09 14:20:41    343] Synthesizing clock trees with CCOpt...
[07/09 14:20:41    343] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/09 14:20:41    343] ### Creating LA Mngr. totSessionCpu=0:05:43 mem=1834.8M
[07/09 14:20:41    343] ### Creating LA Mngr, finished. totSessionCpu=0:05:43 mem=1834.8M
[07/09 14:20:41    343] [NR-eGR] Started earlyGlobalRoute kernel
[07/09 14:20:41    343] [NR-eGR] Initial Peak syMemory usage = 1834.8 MB
[07/09 14:20:41    343] (I)       Reading DB...
[07/09 14:20:41    343] (I)       congestionReportName   : 
[07/09 14:20:41    343] (I)       buildTerm2TermWires    : 1
[07/09 14:20:41    343] (I)       doTrackAssignment      : 1
[07/09 14:20:41    343] (I)       dumpBookshelfFiles     : 0
[07/09 14:20:41    343] (I)       numThreads             : 4
[07/09 14:20:41    343] [NR-eGR] honorMsvRouteConstraint: false
[07/09 14:20:41    343] (I)       honorPin               : false
[07/09 14:20:41    343] (I)       honorPinGuide          : true
[07/09 14:20:41    343] (I)       honorPartition         : false
[07/09 14:20:41    343] (I)       allowPartitionCrossover: false
[07/09 14:20:41    343] (I)       honorSingleEntry       : true
[07/09 14:20:41    343] (I)       honorSingleEntryStrong : true
[07/09 14:20:41    343] (I)       handleViaSpacingRule   : false
[07/09 14:20:41    343] (I)       PDConstraint           : none
[07/09 14:20:41    343] (I)       expBetterNDRHandling   : false
[07/09 14:20:41    343] [NR-eGR] honorClockSpecNDR      : 0
[07/09 14:20:41    343] (I)       routingEffortLevel     : 3
[07/09 14:20:41    343] [NR-eGR] minRouteLayer          : 2
[07/09 14:20:41    343] [NR-eGR] maxRouteLayer          : 2147483647
[07/09 14:20:41    343] (I)       numRowsPerGCell        : 1
[07/09 14:20:41    343] (I)       speedUpLargeDesign     : 0
[07/09 14:20:41    343] (I)       speedUpBlkViolationClean: 1
[07/09 14:20:41    343] (I)       multiThreadingTA       : 1
[07/09 14:20:41    343] (I)       blockedPinEscape       : 1
[07/09 14:20:41    343] (I)       blkAwareLayerSwitching : 1
[07/09 14:20:41    343] (I)       betterClockWireModeling: 1
[07/09 14:20:41    343] (I)       congestionCleanMode    : 0
[07/09 14:20:41    343] (I)       optimizationMode       : false
[07/09 14:20:41    343] (I)       punchThroughDistance   : 500.00
[07/09 14:20:41    343] (I)       scenicBound            : 1.15
[07/09 14:20:41    343] (I)       maxScenicToAvoidBlk    : 100.00
[07/09 14:20:41    343] (I)       source-to-sink ratio   : 0.00
[07/09 14:20:41    343] (I)       targetCongestionRatioH : 1.00
[07/09 14:20:41    343] (I)       targetCongestionRatioV : 1.00
[07/09 14:20:41    343] (I)       layerCongestionRatio   : 0.70
[07/09 14:20:41    343] (I)       m1CongestionRatio      : 0.10
[07/09 14:20:41    343] (I)       m2m3CongestionRatio    : 0.70
[07/09 14:20:41    343] (I)       localRouteEffort       : 1.00
[07/09 14:20:41    343] (I)       numSitesBlockedByOneVia: 8.00
[07/09 14:20:41    343] (I)       supplyScaleFactorH     : 1.00
[07/09 14:20:41    343] (I)       supplyScaleFactorV     : 1.00
[07/09 14:20:41    343] (I)       highlight3DOverflowFactor: 0.00
[07/09 14:20:41    343] (I)       doubleCutViaModelingRatio: 0.00
[07/09 14:20:41    343] (I)       blockTrack             : 
[07/09 14:20:41    343] (I)       routeVias              : 
[07/09 14:20:41    343] (I)       readTROption           : true
[07/09 14:20:41    343] (I)       extraSpacingFactor     : 1.00
[07/09 14:20:41    343] [NR-eGR] numTracksPerClockWire  : 0
[07/09 14:20:41    343] (I)       routeSelectedNetsOnly  : false
[07/09 14:20:41    343] (I)       before initializing RouteDB syMemory usage = 1834.8 MB
[07/09 14:20:41    343] (I)       starting read tracks
[07/09 14:20:41    343] (I)       build grid graph
[07/09 14:20:41    343] (I)       build grid graph start
[07/09 14:20:41    343] [NR-eGR] Layer1 has no routable track
[07/09 14:20:41    343] [NR-eGR] Layer2 has single uniform track structure
[07/09 14:20:41    343] [NR-eGR] Layer3 has single uniform track structure
[07/09 14:20:41    343] [NR-eGR] Layer4 has single uniform track structure
[07/09 14:20:41    343] [NR-eGR] Layer5 has single uniform track structure
[07/09 14:20:41    343] [NR-eGR] Layer6 has single uniform track structure
[07/09 14:20:41    343] [NR-eGR] Layer7 has single uniform track structure
[07/09 14:20:41    343] [NR-eGR] Layer8 has single uniform track structure
[07/09 14:20:41    343] [NR-eGR] Layer9 has single uniform track structure
[07/09 14:20:41    343] (I)       build grid graph end
[07/09 14:20:41    343] (I)       numViaLayers=8
[07/09 14:20:41    343] (I)       Reading via V12_VV for layer: 0 
[07/09 14:20:41    343] (I)       Reading via VIA23 for layer: 1 
[07/09 14:20:41    343] (I)       Reading via VIA34 for layer: 2 
[07/09 14:20:41    343] (I)       Reading via VIA45 for layer: 3 
[07/09 14:20:41    343] (I)       Reading via VIA56 for layer: 4 
[07/09 14:20:41    343] (I)       Reading via V67_HH for layer: 5 
[07/09 14:20:41    343] (I)       Reading via VIA78 for layer: 6 
[07/09 14:20:41    343] (I)       Reading via VIA89 for layer: 7 
[07/09 14:20:41    343] (I)       end build via table
[07/09 14:20:41    343] (I)       Vertical rows are on
[07/09 14:20:41    343] [NR-eGR] numRoutingBlks=0 numInstBlks=1527 numPGBlocks=1198677 numBumpBlks=0 numBoundaryFakeBlks=0
[07/09 14:20:41    343] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/09 14:20:41    343] (I)       readDataFromPlaceDB
[07/09 14:20:41    343] (I)       Read net information..
[07/09 14:20:41    343] [NR-eGR] Read numTotalNets=1618  numIgnoredNets=5
[07/09 14:20:41    343] (I)       Read testcase time = 0.000 seconds
[07/09 14:20:41    343] 
[07/09 14:20:41    343] (I)       totalPins=7560  totalGlobalPin=6885 (91.07%)
[07/09 14:20:41    343] (I)       Model blockage into capacity
[07/09 14:20:41    343] (I)       Read numBlocks=1205640  numPreroutedWires=0  numCapScreens=0
[07/09 14:20:42    344] (I)       blocked area on Layer1 : 0  (0.00%)
[07/09 14:20:42    344] (I)       blocked area on Layer2 : 1080425844000  (7.68%)
[07/09 14:20:42    344] (I)       blocked area on Layer3 : 1223831275200  (8.70%)
[07/09 14:20:42    344] (I)       blocked area on Layer4 : 1199975814400  (8.53%)
[07/09 14:20:42    344] (I)       blocked area on Layer5 : 961080702400  (6.83%)
[07/09 14:20:42    344] (I)       blocked area on Layer6 : 871445952800  (6.20%)
[07/09 14:20:42    344] (I)       blocked area on Layer7 : 4418213291200  (31.42%)
[07/09 14:20:42    344] (I)       blocked area on Layer8 : 3751474749600  (26.68%)
[07/09 14:20:42    344] (I)       blocked area on Layer9 : 133452640000  (0.95%)
[07/09 14:20:42    344] (I)       Modeling time = 0.562 seconds
[07/09 14:20:42    344] 
[07/09 14:20:42    344] (I)       Number of ignored nets = 5
[07/09 14:20:42    344] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/09 14:20:42    344] (I)       Number of clock nets = 2.  Ignored: No
[07/09 14:20:42    344] (I)       Number of analog nets = 0.  Ignored: Yes
[07/09 14:20:42    344] (I)       Number of special nets = 0.  Ignored: Yes
[07/09 14:20:42    344] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/09 14:20:42    344] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/09 14:20:42    344] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/09 14:20:42    344] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/09 14:20:42    344] (I)       Number of two pin nets which has pins at the same location = 5.  Ignored: Yes
[07/09 14:20:42    344] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/09 14:20:42    344] (I)       Before initializing earlyGlobalRoute syMemory usage = 1906.8 MB
[07/09 14:20:42    344] (I)       Layer1  viaCost=300.00
[07/09 14:20:42    344] (I)       Layer2  viaCost=100.00
[07/09 14:20:42    344] (I)       Layer3  viaCost=100.00
[07/09 14:20:42    344] (I)       Layer4  viaCost=100.00
[07/09 14:20:42    344] (I)       Layer5  viaCost=100.00
[07/09 14:20:42    344] (I)       Layer6  viaCost=200.00
[07/09 14:20:42    344] (I)       Layer7  viaCost=100.00
[07/09 14:20:42    344] (I)       Layer8  viaCost=200.00
[07/09 14:20:42    344] (I)       ---------------------Grid Graph Info--------------------
[07/09 14:20:42    344] (I)       routing area        :  (0, 0) - (3750000, 3750000)
[07/09 14:20:42    344] (I)       core area           :  (217600, 217600) - (3532400, 3532400)
[07/09 14:20:42    344] (I)       Site Width          :   400  (dbu)
[07/09 14:20:42    344] (I)       Row Height          :  3600  (dbu)
[07/09 14:20:42    344] (I)       GCell Width         :  3600  (dbu)
[07/09 14:20:42    344] (I)       GCell Height        :  3600  (dbu)
[07/09 14:20:42    344] (I)       grid                :  1042  1042     9
[07/09 14:20:42    344] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0
[07/09 14:20:42    344] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600
[07/09 14:20:42    344] (I)       Default wire width  :   180   200   200   200   200   200   400   400   800
[07/09 14:20:42    344] (I)       Default wire space  :   180   200   200   200   200   200   400   400   800
[07/09 14:20:42    344] (I)       Default pitch size  :   360   400   400   400   400   400   800   800  1600
[07/09 14:20:42    344] (I)       First Track Coord   :     0   200   400   200   400   200   800   400  1600
[07/09 14:20:42    344] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  4.50  4.50  2.25
[07/09 14:20:42    344] (I)       Total num of tracks :     0  9375  9374  9375  9374  9375  4687  4687  2343
[07/09 14:20:42    344] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[07/09 14:20:42    344] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[07/09 14:20:42    344] (I)       --------------------------------------------------------
[07/09 14:20:42    344] 
[07/09 14:20:42    344] [NR-eGR] ============ Routing rule table ============
[07/09 14:20:42    344] [NR-eGR] Rule id 0. Nets 1613 
[07/09 14:20:42    344] [NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/09 14:20:42    344] [NR-eGR] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800  L9=1600
[07/09 14:20:42    344] [NR-eGR] ========================================
[07/09 14:20:42    344] [NR-eGR] 
[07/09 14:20:42    344] (I)       After initializing earlyGlobalRoute syMemory usage = 1906.8 MB
[07/09 14:20:42    344] (I)       Loading and dumping file time : 0.79 seconds
[07/09 14:20:42    344] (I)       ============= Initialization =============
[07/09 14:20:42    344] (I)       total 2D Cap : 54019565 = (23999653 H, 30019912 V)
[07/09 14:20:42    344] [NR-eGR] Layer group 1: route 1613 net(s) in layer range [2, 9]
[07/09 14:20:42    344] (I)       ============  Phase 1a Route ============
[07/09 14:20:42    344] (I)       Phase 1a runs 0.01 seconds
[07/09 14:20:42    344] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[07/09 14:20:42    344] (I)       Usage: 25411 = (11139 H, 14272 V) = (0.05% H, 0.05% V) = (2.005e+04um H, 2.569e+04um V)
[07/09 14:20:42    344] (I)       
[07/09 14:20:42    344] (I)       ============  Phase 1b Route ============
[07/09 14:20:42    344] (I)       Phase 1b runs 0.00 seconds
[07/09 14:20:42    344] (I)       Usage: 25411 = (11139 H, 14272 V) = (0.05% H, 0.05% V) = (2.005e+04um H, 2.569e+04um V)
[07/09 14:20:42    344] (I)       
[07/09 14:20:42    344] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.573980e+04um
[07/09 14:20:42    344] (I)       ============  Phase 1c Route ============
[07/09 14:20:42    344] (I)       Level2 Grid: 209 x 209
[07/09 14:20:42    344] (I)       Phase 1c runs 0.03 seconds
[07/09 14:20:42    344] (I)       Usage: 25411 = (11139 H, 14272 V) = (0.05% H, 0.05% V) = (2.005e+04um H, 2.569e+04um V)
[07/09 14:20:42    344] (I)       
[07/09 14:20:42    344] (I)       ============  Phase 1d Route ============
[07/09 14:20:42    344] (I)       Phase 1d runs 0.02 seconds
[07/09 14:20:42    344] (I)       Usage: 25411 = (11139 H, 14272 V) = (0.05% H, 0.05% V) = (2.005e+04um H, 2.569e+04um V)
[07/09 14:20:42    344] (I)       
[07/09 14:20:42    344] (I)       ============  Phase 1e Route ============
[07/09 14:20:42    344] (I)       Phase 1e runs 0.00 seconds
[07/09 14:20:42    344] (I)       Usage: 25411 = (11139 H, 14272 V) = (0.05% H, 0.05% V) = (2.005e+04um H, 2.569e+04um V)
[07/09 14:20:42    344] (I)       
[07/09 14:20:42    344] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.573980e+04um
[07/09 14:20:42    344] [NR-eGR] 
[07/09 14:20:42    344] (I)       ============  Phase 1l Route ============
[07/09 14:20:42    344] (I)       Phase 1l runs 0.01 seconds
[07/09 14:20:42    344] (I)       Total Global Routing Runtime: 0.27 seconds
[07/09 14:20:42    344] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/09 14:20:42    344] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[07/09 14:20:42    344] (I)       ============= track Assignment ============
[07/09 14:20:42    344] (I)       extract Global 3D Wires
[07/09 14:20:42    344] (I)       Extract Global WL : time=0.00
[07/09 14:20:42    344] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[07/09 14:20:42    344] (I)       Initialization real time=0.00 seconds
[07/09 14:20:42    344] (I)       Kernel real time=0.09 seconds
[07/09 14:20:42    344] (I)       End Greedy Track Assignment
[07/09 14:20:42    344] [NR-eGR] Layer1(ME1)(F) length: 0.000000e+00um, number of vias: 7560
[07/09 14:20:42    344] [NR-eGR] Layer2(ME2)(V) length: 1.970163e+04um, number of vias: 12037
[07/09 14:20:42    344] [NR-eGR] Layer3(ME3)(H) length: 2.012810e+04um, number of vias: 283
[07/09 14:20:42    344] [NR-eGR] Layer4(ME4)(V) length: 7.991245e+02um, number of vias: 91
[07/09 14:20:42    344] [NR-eGR] Layer5(ME5)(H) length: 9.206945e+02um, number of vias: 88
[07/09 14:20:42    344] [NR-eGR] Layer6(ME6)(V) length: 6.024855e+03um, number of vias: 0
[07/09 14:20:42    344] [NR-eGR] Layer7(ME7)(H) length: 0.000000e+00um, number of vias: 0
[07/09 14:20:42    344] [NR-eGR] Layer8(ME8)(V) length: 0.000000e+00um, number of vias: 0
[07/09 14:20:42    344] [NR-eGR] Layer9(ME9)(H) length: 0.000000e+00um, number of vias: 0
[07/09 14:20:42    344] [NR-eGR] Total length: 4.757440e+04um, number of vias: 20059
[07/09 14:20:42    344] [NR-eGR] End Peak syMemory usage = 1939.4 MB
[07/09 14:20:42    344] [NR-eGR] Early Global Router Kernel+IO runtime : 1.51 seconds
[07/09 14:20:42    345] #spOpts: N=65 
[07/09 14:20:42    345] Core basic site is CORE
[07/09 14:20:42    345] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:20:43    345] 
[07/09 14:20:43    345] Validating CTS configuration...
[07/09 14:20:43    345]   Non-default CCOpt properties:
[07/09 14:20:43    345]   buffer_cells is set for at least one key
[07/09 14:20:43    345]   move_clock_gates: false (default: true)
[07/09 14:20:43    345]   inverter_cells is set for at least one key
[07/09 14:20:43    345]   move_logic: 0 (default: true)
[07/09 14:20:43    345]   preferred_extra_space is set for at least one key
[07/09 14:20:43    345]   route_type is set for at least one key
[07/09 14:20:43    345]   source_input_max_trans is set for at least one key
[07/09 14:20:43    345]   target_max_trans is set for at least one key
[07/09 14:20:43    345]   target_skew is set for at least one key
[07/09 14:20:43    345]   Route type trimming info:
[07/09 14:20:43    345]     No route type modifications were made.
[07/09 14:20:43    345]   Clock tree balancer configuration for clock_tree PAD_CLK:
[07/09 14:20:43    345]   Non-default CCOpt properties for clock tree PAD_CLK:
[07/09 14:20:43    345]     route_type (leaf): default_route_type_leaf_from_edi_cts (default: default)
[07/09 14:20:43    345]     route_type (trunk): default_route_type_nonleaf_from_edi_cts (default: default)
[07/09 14:20:43    345]     route_type (top): default_route_type_nonleaf_from_edi_cts (default: default)
[07/09 14:20:43    345] **ERROR: (IMPCCOPT-1146):	Clock tree PAD_CLK cannot use the following cells.
[07/09 14:20:43    345]   CTS will not be able to run on this clock tree.
[07/09 14:20:43    345] SJKA65_512X32X1CM4 is cant_use for the following reasons: missing time lib data.  This affects the following instances: fifo_input_async_fifo_I_ram_I_RAM512x32/CKA fifo_output_async_fifo_I_ram_I_RAM512x32/CKB
[07/09 14:20:43    345] Please load time libs for those cells missing time lib data. If you have set this to be a stop pin using 'set_ccopt_property -pin pin sink_type stop', but have omitted to specify caps using 'set_ccopt_property -pin pin  -delay_corner DC capacitance_override <value>' for ALL delay corners, you will also see this error.
[07/09 14:20:43    345] 
[07/09 14:20:43    345] Validating CTS configuration done.
[07/09 14:20:43    345] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/09 14:20:43    345] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[07/09 14:20:43    345] Set place::cacheFPlanSiteMark to 0
[07/09 14:20:43    345] 5
[07/09 14:20:43    345] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/09 14:20:43    345] **ccopt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1841.0M, totSessionCpu=0:05:46 **
[07/09 14:20:43    345] **ERROR: (IMPCK-9000):	
[07/09 14:20:43    345] *** Summary of all messages that are not suppressed in this session:
[07/09 14:20:43    345] Severity  ID               Count  Summary                                  
[07/09 14:20:43    345] ERROR     IMPCK-9000           1  %s                                       
[07/09 14:20:43    345] ERROR     IMPCCOPT-1146        1  Clock tree %s cannot use the following c...
[07/09 14:20:43    345] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[07/09 14:20:43    345] *** Message Summary: 0 warning(s), 3 error(s)
[07/09 14:20:43    345] 
[07/09 14:20:43    345] <CMD> extractRC
[07/09 14:20:43    345] Extraction called for design 'minisystem_top' of instances=15462 and nets=1937 using extraction engine 'preRoute' .
[07/09 14:20:43    345] PreRoute RC Extraction called for design minisystem_top.
[07/09 14:20:43    345] RC Extraction called in multi-corner(2) mode.
[07/09 14:20:43    345] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/09 14:20:43    345] Type 'man IMPEXT-6197' for more detail.
[07/09 14:20:43    345] RCMode: PreRoute
[07/09 14:20:43    345]       RC Corner Indexes            0       1   
[07/09 14:20:43    345] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/09 14:20:43    345] Resistance Scaling Factor    : 1.00000 1.00000 
[07/09 14:20:43    345] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/09 14:20:43    345] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/09 14:20:43    345] Shrink Factor                : 1.00000
[07/09 14:20:43    345] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/09 14:20:43    346] Updating RC grid for preRoute extraction ...
[07/09 14:20:43    346] Initializing multi-corner resistance tables ...
[07/09 14:20:43    346] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1841.039M)
[07/09 14:20:43    346] <CMD> timeDesign -reportOnly -expandedViews -outDir reports/timing/ -numPaths 100 -prefix cts
[07/09 14:20:44    346] Effort level <high> specified for reg2reg path_group
[07/09 14:20:44    347] 
[07/09 14:20:44    347] #################################################################################
[07/09 14:20:44    347] # Design Stage: PreRoute
[07/09 14:20:44    347] # Design Name: minisystem_top
[07/09 14:20:44    347] # Design Mode: 65nm
[07/09 14:20:44    347] # Analysis Mode: MMMC Non-OCV 
[07/09 14:20:44    347] # Parasitics Mode: No SPEF/RCDB
[07/09 14:20:44    347] # Signoff Settings: SI Off 
[07/09 14:20:44    347] #################################################################################
[07/09 14:20:44    347] Calculate delays in BcWc mode...
[07/09 14:20:44    347] Topological Sorting (CPU = 0:00:00.0, MEM = 1885.0M, InitMEM = 1885.0M)
[07/09 14:20:45    347] AAE_INFO: Cdb files are: 
[07/09 14:20:45    347]  	/var/autofs/cadence2/umc-65//65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.db
[07/09 14:20:45    347] 	/var/autofs/cadence2/umc-65//65nm-pads/synopsys/u065gioll18gpir_wc.db
[07/09 14:20:45    347] 	/var/autofs/cadence2/umc-65//65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.db
[07/09 14:20:45    347] 	/var/autofs/cadence2/umc-65//65nm-pads/synopsys/u065gioll18gpir_bc.db
[07/09 14:20:45    347]  
[07/09 14:20:45    348] **WARN: (IMPESI-3086):	The following cell(s) do not have characterized noise model(s) present in any of the specified library files. Missing noise information could compromise the accuracy of analysis: XOR2M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), XOR2M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), XNR2M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), TIE1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), TIE0R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQSM4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), SDFQM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OR2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI221M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI211M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI32M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI31M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI22M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21B20M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21B10M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OAI21B10M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OA221M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), OA22M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR4M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR4B2M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR3M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR3B1M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M12RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), NR2B1M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND4M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND4B1M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND3M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND3B1M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M6R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2B1M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ND2B1M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), MXB2M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), MOAI22M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), MAOI22M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM12R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), INVM1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFZRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQZSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQZRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQZRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQSM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQRM8RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQM4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQBRM4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFQBRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEZRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEZRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFERM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEQZRM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), DFEQRM2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKXOR2M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKND2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM8R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), CKINVM1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI221M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI211M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI32M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI31M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI22M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21M6R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21B20M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21B01M8RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AOI21B01M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO222M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO221M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO32M4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO32M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO31M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22M8RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22B11M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO22B10M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO21M4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO21M2RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AO21M1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN4M4RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN2M4R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN2M2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), AN2M1R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ADHM1RA(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), ADCSIOM2R(uk65lscllmvbbr_108c125_wc:uk65lscllmvbbr_132c0_bc), IUMA(u065gioll18gpir_wc:u065gioll18gpir_bc).
[07/09 14:20:46    348] Total number of fetched objects 2514
[07/09 14:20:46    348] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:20:46    348] End delay calculation. (MEM=2465.3 CPU=0:00:00.3 REAL=0:00:00.0)
[07/09 14:20:46    348] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 2465.3M) ***
[07/09 14:20:46    348] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:05:49 mem=2465.3M)
[07/09 14:20:46    348] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 functional_worstHT 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.959  | -0.851  | -1.959  |
|           TNS (ns):| -47.726 | -12.777 | -34.949 |
|    Violating Paths:|   204   |   130   |   74    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+
|functional_worstHT  | -1.959  | -0.851  | -1.959  |
|                    | -47.726 | -12.777 | -34.949 |
|                    |   204   |   130   |   74    |
|                    |   447   |   445   |   75    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.409   |     14 (14)      |
|   max_tran     |     15 (693)     |   -3.118   |     16 (694)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      3 (3)       |    -650    |      3 (3)       |
+----------------+------------------+------------+------------------+

Density: 0.372%
------------------------------------------------------------
Reported timing to dir reports/timing/
[07/09 14:20:46    348] Total CPU time: 2.83 sec
[07/09 14:20:46    348] Total Real time: 3.0 sec
[07/09 14:20:46    348] Total Memory Usage: 2244.363281 Mbytes
[07/09 14:20:46    349] <CMD> timeDesign -reportOnly -expandedViews -outDir reports/timing/ -numPaths 100 -prefix cts_hold -hold
[07/09 14:20:46    349] Effort level <high> specified for reg2reg path_group
[07/09 14:20:46    349] **INFO: Starting Blocking QThread with 4 CPU
[07/09 14:20:46    349]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/09 14:20:46    349] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:20:46    349] Multithreaded Timing Analysis is initialized with 4 threads
[07/09 14:20:46    349] 
[07/09 14:20:46    349] 
[07/09 14:20:46    349] #################################################################################
[07/09 14:20:46    349] # Design Stage: PreRoute
[07/09 14:20:46    349] # Design Name: minisystem_top
[07/09 14:20:46    349] # Design Mode: 65nm
[07/09 14:20:46    349] # Analysis Mode: MMMC Non-OCV 
[07/09 14:20:46    349] # Parasitics Mode: No SPEF/RCDB
[07/09 14:20:46    349] # Signoff Settings: SI Off 
[07/09 14:20:46    349] #################################################################################
[07/09 14:20:46    349] Calculate delays in BcWc mode...
[07/09 14:20:46    349] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/09 14:20:46    349] *** Calculating scaling factor for bestLT libraries using the default operating condition of each library.
[07/09 14:20:46    349] Total number of fetched objects 2514
[07/09 14:20:46    349] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:20:46    349] End delay calculation. (MEM=133.301 CPU=0:00:00.3 REAL=0:00:00.0)
[07/09 14:20:46    349] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 133.3M) ***
[07/09 14:20:46    349] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:02.8 mem=133.3M)
[07/09 14:20:46    349] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 functional_bestLT 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  1.255  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+
|functional_bestLT   |  0.002  |  0.002  |  1.255  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   447   |   445   |   75    |
+--------------------+---------+---------+---------+

Density: 0.372%
------------------------------------------------------------
[07/09 14:20:48    350]  
_______________________________________________________________________
[07/09 14:20:48    350] Reported timing to dir reports/timing/
[07/09 14:20:48    350] Total CPU time: 1.05 sec
[07/09 14:20:48    350] Total Real time: 2.0 sec
[07/09 14:20:48    350] Total Memory Usage: 2246.363281 Mbytes
[07/09 14:20:48    350] <CMD> optDesign -hold -postCTS
[07/09 14:20:48    350] GigaOpt running with 4 threads.
[07/09 14:20:48    350] Info: 4 threads available for lower-level modules during optimization.
[07/09 14:20:48    350] #spOpts: N=65 mergeVia=F 
[07/09 14:20:48    350] Core basic site is CORE
[07/09 14:20:48    350] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:20:49    350] 
[07/09 14:20:49    350] #spOpts: N=65 mergeVia=F 
[07/09 14:20:49    351] 
[07/09 14:20:49    351] #spOpts: N=65 mergeVia=F 
[07/09 14:20:49    351] 
[07/09 14:20:50    351] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/09 14:20:50    351] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/09 14:20:52    353] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2252.4M, totSessionCpu=0:05:53 **
[07/09 14:20:52    353] Added -handlePreroute to trialRouteMode
[07/09 14:20:52    353] *** optDesign -postCTS ***
[07/09 14:20:52    353] DRC Margin: user margin 0.0
[07/09 14:20:52    353] Hold Target Slack: user slack 0
[07/09 14:20:52    353] Setup Target Slack: user slack 0;
[07/09 14:20:52    353] setUsefulSkewMode -ecoRoute false
[07/09 14:20:52    353] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/09 14:20:52    353] 
[07/09 14:20:52    353] Summary for sequential cells idenfication: 
[07/09 14:20:52    353] Identified SBFF number: 260
[07/09 14:20:52    353] Identified MBFF number: 0
[07/09 14:20:52    353] Not identified SBFF number: 16
[07/09 14:20:52    353] Not identified MBFF number: 0
[07/09 14:20:52    353] Number of sequential cells which are not FFs: 118
[07/09 14:20:52    353] 
[07/09 14:20:52    353] Start to check current routing status for nets...
[07/09 14:20:52    353] Using hname+ instead name for net compare
[07/09 14:20:52    353] Activating lazyNetListOrdering
[07/09 14:20:52    353] Starting trMTAreNetsAlreadyRouted in MT mode ...
[07/09 14:20:52    353] All nets are already routed correctly.
[07/09 14:20:52    353] End to check current routing status for nets (mem=2252.4M)
[07/09 14:20:52    353] Summary for sequential cells idenfication: 
[07/09 14:20:52    353] Identified SBFF number: 260
[07/09 14:20:52    353] Identified MBFF number: 0
[07/09 14:20:52    353] Not identified SBFF number: 16
[07/09 14:20:52    353] Not identified MBFF number: 0
[07/09 14:20:52    353] Number of sequential cells which are not FFs: 118
[07/09 14:20:52    353] 
[07/09 14:20:52    353] *info: There are 32 candidate Buffer cells
[07/09 14:20:52    353] *info: There are 34 candidate Inverter cells
[07/09 14:20:53    354] Compute RC Scale Done ...
[07/09 14:20:53    354] *info: All cells identified as Buffer and Delay cells:
[07/09 14:20:53    354] *info:   with footprint "DEL1M1R" or "BUFM2R": 
[07/09 14:20:53    354] *info: ------------------------------------------------------------------
[07/09 14:20:53    354] *info: (dly) DEL4M1R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL3M1R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL2M1R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL1M1R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL4M4R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL3M4R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL2M4R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL1M4R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL4M1R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL3M1R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL2M1R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL1M1R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL4M4R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL3M4R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL2M4R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (dly) DEL1M4R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM1R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM2R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM2R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM3R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM3R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM4R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM4R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM5R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM6R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM6R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM8R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM8R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM10R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM12R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM12R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM14R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM16R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM16R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM18R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM20R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM20R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM22RA           -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM22RA             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM24R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM24R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM26RA             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM26RA           -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM32R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM32RA             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM40R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM40RA             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM48R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM48RA             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM1R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM2R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM2R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM3R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM3R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM4R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM4R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM5R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM6R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM6R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM8R             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM8R               -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM10R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM12R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM12R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM14R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM16R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM16R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM18R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM20R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM20R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM22RA           -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM22RA             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM24R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM24R              -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM26RA           -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM26RA             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM32R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM32RA             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM40R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM40RA             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) CKBUFM48R            -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] *info: (buf) BUFM48RA             -  uk65lscllmvbbr_132c0_bc
[07/09 14:20:53    354] PhyDesignGrid: maxLocalDensity 0.98
[07/09 14:20:53    354] ### Creating PhyDesignMc. totSessionCpu=0:05:55 mem=2387.7M
[07/09 14:20:53    354] #spOpts: N=65 mergeVia=F 
[07/09 14:20:53    354] Core basic site is CORE
[07/09 14:20:53    354] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:20:54    355] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:55 mem=2387.7M
[07/09 14:20:54    355] GigaOpt Hold Optimizer is used
[07/09 14:20:54    355] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:55 mem=2379.7M ***
[07/09 14:20:54    355] Effort level <high> specified for reg2reg path_group
[07/09 14:20:54    355] **INFO: Starting Blocking QThread with 4 CPU
[07/09 14:20:54    355]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/09 14:20:54    355] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:20:54    355] Multithreaded Timing Analysis is initialized with 4 threads
[07/09 14:20:54    355] 
[07/09 14:20:54    355] #################################################################################
[07/09 14:20:54    355] # Design Stage: PreRoute
[07/09 14:20:54    355] # Design Name: minisystem_top
[07/09 14:20:54    355] # Design Mode: 65nm
[07/09 14:20:54    355] # Analysis Mode: MMMC Non-OCV 
[07/09 14:20:54    355] # Parasitics Mode: No SPEF/RCDB
[07/09 14:20:54    355] # Signoff Settings: SI Off 
[07/09 14:20:54    355] #################################################################################
[07/09 14:20:54    355] Calculate delays in BcWc mode...
[07/09 14:20:54    355] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/09 14:20:54    355] *** Calculating scaling factor for bestLT libraries using the default operating condition of each library.
[07/09 14:20:54    355] Total number of fetched objects 2514
[07/09 14:20:54    355] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:20:54    355] End delay calculation. (MEM=27.207 CPU=0:00:00.3 REAL=0:00:00.0)
[07/09 14:20:54    355] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 27.2M) ***
[07/09 14:20:54    355] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:02.8 mem=27.2M)
[07/09 14:20:54    355] 
[07/09 14:20:54    355] Active hold views:
[07/09 14:20:54    355]  functional_bestLT
[07/09 14:20:54    355]   Dominating endpoints: 0
[07/09 14:20:54    355]   Dominating TNS: -0.000
[07/09 14:20:54    355] 
[07/09 14:20:54    355] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:02.8 mem=27.2M ***
[07/09 14:20:54    355] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:02.9 mem=27.2M ***
[07/09 14:20:54    355]  
_______________________________________________________________________
[07/09 14:20:54    355] 
[07/09 14:20:54    355] Active setup views:
[07/09 14:20:54    355]  functional_worstHT
[07/09 14:20:54    355]   Dominating endpoints: 0
[07/09 14:20:54    355]   Dominating TNS: -0.000
[07/09 14:20:54    355] 
[07/09 14:20:54    355] Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:05:56 mem=2379.7M ***
[07/09 14:20:54    355] *info: category slack lower bound [L -1958.7] default
[07/09 14:20:54    355] *info: category slack lower bound [H -851.1] reg2reg 
[07/09 14:20:54    355] --------------------------------------------------- 
[07/09 14:20:54    355]    Setup Violation Summary with Target Slack (0.000 ns)
[07/09 14:20:54    355] --------------------------------------------------- 
[07/09 14:20:54    355]          WNS    reg2regWNS
[07/09 14:20:54    355]    -1.959 ns     -0.851 ns
[07/09 14:20:54    355] --------------------------------------------------- 
[07/09 14:20:54    355] Restoring autoHoldViews:  functional_bestLT
[07/09 14:20:54    355] 
[07/09 14:20:55    355] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 functional_worstHT
Hold  views included:
 functional_bestLT

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.959  | -0.851  | -1.959  |
|           TNS (ns):| -47.726 | -12.777 | -34.949 |
|    Violating Paths:|   204   |   130   |   74    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  1.255  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.409   |     14 (14)      |
|   max_tran     |     15 (693)     |   -3.118   |     16 (694)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      3 (3)       |    -650    |      3 (3)       |
+----------------+------------------+------------+------------------+

Density: 0.372%
------------------------------------------------------------
Summary for sequential cells idenfication: 
[07/09 14:20:55    355] Identified SBFF number: 260
[07/09 14:20:55    355] Identified MBFF number: 0
[07/09 14:20:55    355] Not identified SBFF number: 16
[07/09 14:20:55    355] Not identified MBFF number: 0
[07/09 14:20:55    355] Number of sequential cells which are not FFs: 118
[07/09 14:20:55    355] 
[07/09 14:20:55    355] Summary for sequential cells idenfication: 
[07/09 14:20:55    355] Identified SBFF number: 260
[07/09 14:20:55    355] Identified MBFF number: 0
[07/09 14:20:55    355] Not identified SBFF number: 16
[07/09 14:20:55    355] Not identified MBFF number: 0
[07/09 14:20:55    355] Number of sequential cells which are not FFs: 118
[07/09 14:20:55    355] 
[07/09 14:20:55    355] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[07/09 14:20:55    355] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/09 14:20:57    357] 
[07/09 14:20:57    357] *Info: minBufDelay = 55.3 ps, libStdDelay = 25.1 ps, minBufSize = 5760000 (4.0)
[07/09 14:20:57    357] *Info: worst delay setup view: functional_worstHT
[07/09 14:20:57    357] Footprint list for hold buffering (delay unit: ps)
[07/09 14:20:57    357] =================================================================
[07/09 14:20:57    357] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[07/09 14:20:57    357] ------------------------------------------------------------------
[07/09 14:20:57    357] *Info:       28.1       2.28    4.0  55.00 BUFM2R (A,Z)
[07/09 14:20:57    357] *Info:       28.1       2.72    4.0  69.62 CKBUFM2R (A,Z)
[07/09 14:20:57    357] *Info:       29.0       2.81    4.0  94.66 CKBUFM1R (A,Z)
[07/09 14:20:57    357] *Info:       26.1       2.31    6.0  26.84 BUFM4R (A,Z)
[07/09 14:20:57    357] *Info:       30.5       2.42    6.0  34.20 CKBUFM4R (A,Z)
[07/09 14:20:57    357] *Info:       28.5       2.36    6.0  35.62 BUFM3R (A,Z)
[07/09 14:20:57    357] *Info:       28.9       2.68    6.0  45.52 CKBUFM3R (A,Z)
[07/09 14:20:57    357] *Info:       24.8       2.33    7.0  17.84 BUFM6R (A,Z)
[07/09 14:20:57    357] *Info:       26.7       2.37    7.0  21.24 BUFM5R (A,Z)
[07/09 14:20:57    357] *Info:       27.3       2.59    7.0  22.74 CKBUFM6R (A,Z)
[07/09 14:20:57    357] *Info:       24.4       2.39    9.0  13.32 BUFM8R (A,Z)
[07/09 14:20:57    357] *Info:       27.3       2.46    9.0  17.06 CKBUFM8R (A,Z)
[07/09 14:20:57    357] *Info:       54.4       2.89    9.0 118.03 DEL1M1R (A,Z)
[07/09 14:20:57    357] *Info:       75.4       2.81    9.0 119.69 DEL2M1R (A,Z)
[07/09 14:20:57    357] *Info:       98.2       2.73    9.0 121.64 DEL3M1R (A,Z)
[07/09 14:20:57    357] *Info:      124.5       2.67    9.0 123.89 DEL4M1R (A,Z)
[07/09 14:20:57    357] *Info:       24.1       2.39   11.0  10.62 BUFM10R (A,Z)
[07/09 14:20:57    357] *Info:       44.9       2.51   11.0  33.92 DEL1M4R (A,Z)
[07/09 14:20:57    357] *Info:       66.9       2.50   11.0  34.54 DEL2M4R (A,Z)
[07/09 14:20:57    357] *Info:       90.7       2.45   11.0  35.24 DEL3M4R (A,Z)
[07/09 14:20:57    357] *Info:      117.7       2.40   11.0  36.03 DEL4M4R (A,Z)
[07/09 14:20:57    357] *Info:       23.7       2.38   12.0   8.81 BUFM12R (A,Z)
[07/09 14:20:57    357] *Info:       27.4       2.42   12.0  11.31 CKBUFM12R (A,Z)
[07/09 14:20:57    357] *Info:       24.8       2.34   15.0   7.56 BUFM14R (A,Z)
[07/09 14:20:57    357] *Info:       27.4       2.40   15.0   8.45 CKBUFM16R (A,Z)
[07/09 14:20:57    357] *Info:       24.2       2.33   16.0   6.60 BUFM16R (A,Z)
[07/09 14:20:57    357] *Info:       24.9       2.29   17.0   5.87 BUFM18R (A,Z)
[07/09 14:20:57    357] *Info:       27.5       2.38   18.0   6.75 CKBUFM20R (A,Z)
[07/09 14:20:57    357] *Info:       25.6       2.32   20.0   4.83 BUFM22RA (A,Z)
[07/09 14:20:57    357] *Info:       24.8       2.32   20.0   5.28 BUFM20R (A,Z)
[07/09 14:20:57    357] *Info:       27.0       2.41   20.0   6.13 CKBUFM22RA (A,Z)
[07/09 14:20:57    357] *Info:       27.1       2.36   21.0   5.62 CKBUFM24R (A,Z)
[07/09 14:20:57    357] *Info:       24.4       2.27   22.0   4.40 BUFM24R (A,Z)
[07/09 14:20:57    357] *Info:       27.1       2.35   23.0   5.19 CKBUFM26RA (A,Z)
[07/09 14:20:57    357] *Info:       26.6       2.39   24.0   4.08 BUFM26RA (A,Z)
[07/09 14:20:57    357] *Info:       27.5       2.33   26.0   4.22 CKBUFM32R (A,Z)
[07/09 14:20:57    357] *Info:       25.1       2.28   29.0   3.30 BUFM32RA (A,Z)
[07/09 14:20:57    357] *Info:       28.0       2.30   32.0   3.38 CKBUFM40R (A,Z)
[07/09 14:20:57    357] *Info:       28.2       2.30   38.0   2.82 CKBUFM48R (A,Z)
[07/09 14:20:57    357] *Info:       27.0       2.21   42.0   2.22 BUFM48RA (A,Z)
[07/09 14:20:57    357] =================================================================
[07/09 14:20:57    357] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 2252.4M, totSessionCpu=0:05:58 **
[07/09 14:20:57    357] ### Creating LA Mngr. totSessionCpu=0:05:58 mem=2252.4M
[07/09 14:20:57    358] ### Creating LA Mngr, finished. totSessionCpu=0:05:58 mem=2252.4M
[07/09 14:20:57    358] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[07/09 14:20:57    358] *info: Run optDesign holdfix with 4 threads.
[07/09 14:20:57    358] Info: 0 don't touch net , 116 undriven nets excluded from IPO operation.
[07/09 14:20:57    358] Info: 5 top-level, potential tri-state nets excluded from IPO operation.
[07/09 14:20:57    358] Info: 5 io nets excluded
[07/09 14:20:57    358] Info: 2 clock nets excluded from IPO operation.
[07/09 14:20:57    358] --------------------------------------------------- 
[07/09 14:20:57    358]    Hold Timing Summary  - Initial 
[07/09 14:20:57    358] --------------------------------------------------- 
[07/09 14:20:57    358]  Target slack: 0.000 ns
[07/09 14:20:57    358] View: functional_bestLT 
[07/09 14:20:57    358] 	WNS: 0.002 
[07/09 14:20:57    358] 	TNS: 0.000 
[07/09 14:20:57    358] 	VP: 0 
[07/09 14:20:57    358] 	Worst hold path end point: clk_div_sr_reg[3]/D 
[07/09 14:20:57    358] --------------------------------------------------- 
[07/09 14:20:57    358]    Setup Timing Summary  - Initial 
[07/09 14:20:57    358] --------------------------------------------------- 
[07/09 14:20:57    358]  Target slack: 0.000 ns
[07/09 14:20:57    358] View: functional_worstHT 
[07/09 14:20:57    358] 	WNS: -1.959 
[07/09 14:20:57    358] 	TNS: -47.726 
[07/09 14:20:57    358] 	VP: 204 
[07/09 14:20:57    358] 	Worst setup path end point:PAD_DATAOUT 
[07/09 14:20:57    358] --------------------------------------------------- 
[07/09 14:20:57    358] *** Hold timing is met. Hold fixing is not needed 
[07/09 14:20:57    358] Reported timing to dir ./timingReports
[07/09 14:20:57    358] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2250.9M, totSessionCpu=0:05:58 **
[07/09 14:20:57    358] 
[07/09 14:20:57    358] **INFO: Starting Blocking QThread with 4 CPU
[07/09 14:20:57    358]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/09 14:20:57    358] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:20:57    358] Multithreaded Timing Analysis is initialized with 4 threads
[07/09 14:20:57    358] 
[07/09 14:20:57    358] #################################################################################
[07/09 14:20:57    358] # Design Stage: PreRoute
[07/09 14:20:57    358] # Design Name: minisystem_top
[07/09 14:20:57    358] # Design Mode: 65nm
[07/09 14:20:57    358] # Analysis Mode: MMMC Non-OCV 
[07/09 14:20:57    358] # Parasitics Mode: No SPEF/RCDB
[07/09 14:20:57    358] # Signoff Settings: SI Off 
[07/09 14:20:57    358] #################################################################################
[07/09 14:20:57    358] Calculate delays in BcWc mode...
[07/09 14:20:57    358] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/09 14:20:57    358] *** Calculating scaling factor for bestLT libraries using the default operating condition of each library.
[07/09 14:20:57    358] Total number of fetched objects 2514
[07/09 14:20:57    358] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:20:57    358] End delay calculation. (MEM=135.324 CPU=0:00:00.3 REAL=0:00:00.0)
[07/09 14:20:57    358] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 135.3M) ***
[07/09 14:20:57    358] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:02.8 mem=135.3M)
[07/09 14:20:58    358]  
_______________________________________________________________________
[07/09 14:20:58    358] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 functional_worstHT 
Hold  views included:
 functional_bestLT

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.959  | -0.851  | -1.959  |
|           TNS (ns):| -47.726 | -12.777 | -34.949 |
|    Violating Paths:|   204   |   130   |   74    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  1.255  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.409   |     14 (14)      |
|   max_tran     |     15 (693)     |   -3.118   |     16 (694)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      3 (3)       |    -650    |      3 (3)       |
+----------------+------------------+------------+------------------+

Density: 0.372%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.3, REAL=0:00:01.0, MEM=2251.9M
[07/09 14:20:58    358] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 2249.9M, totSessionCpu=0:05:58 **
[07/09 14:20:58    358] *** Finished optDesign ***
[07/09 14:20:58    358] 
[07/09 14:20:58    358] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:07.0 real=0:00:08.4)
[07/09 14:20:58    358] Info: pop threads available for lower-level modules during optimization.
[07/09 14:20:58    358] <CMD> timeDesign -reportOnly -expandedViews -outDir reports/timing/ -numPaths 100 -prefix postcts
[07/09 14:20:58    358] Effort level <high> specified for reg2reg path_group
[07/09 14:20:59    359] 
[07/09 14:21:00    359] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 functional_worstHT 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.959  | -0.851  | -1.959  |
|           TNS (ns):| -47.726 | -12.777 | -34.949 |
|    Violating Paths:|   204   |   130   |   74    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+
|functional_worstHT  | -1.959  | -0.851  | -1.959  |
|                    | -47.726 | -12.777 | -34.949 |
|                    |   204   |   130   |   74    |
|                    |   447   |   445   |   75    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.409   |     14 (14)      |
|   max_tran     |     15 (693)     |   -3.118   |     16 (694)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      3 (3)       |    -650    |      3 (3)       |
+----------------+------------------+------------+------------------+

Density: 0.372%
------------------------------------------------------------
Reported timing to dir reports/timing/
[07/09 14:21:00    359] Total CPU time: 1.33 sec
[07/09 14:21:00    359] Total Real time: 2.0 sec
[07/09 14:21:00    359] Total Memory Usage: 2175.386719 Mbytes
[07/09 14:21:00    359] <CMD> timeDesign -reportOnly -expandedViews -outDir reports/timing/ -numPaths 100 -prefix postcts_hold -hold
[07/09 14:21:00    359] Effort level <high> specified for reg2reg path_group
[07/09 14:21:00    359] **INFO: Starting Blocking QThread with 4 CPU
[07/09 14:21:00    359]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/09 14:21:00    359] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:21:00    359] Multithreaded Timing Analysis is initialized with 4 threads
[07/09 14:21:00    359] 
[07/09 14:21:00    359] 
[07/09 14:21:00    359] #################################################################################
[07/09 14:21:00    359] # Design Stage: PreRoute
[07/09 14:21:00    359] # Design Name: minisystem_top
[07/09 14:21:00    359] # Design Mode: 65nm
[07/09 14:21:00    359] # Analysis Mode: MMMC Non-OCV 
[07/09 14:21:00    359] # Parasitics Mode: No SPEF/RCDB
[07/09 14:21:00    359] # Signoff Settings: SI Off 
[07/09 14:21:00    359] #################################################################################
[07/09 14:21:00    359] Calculate delays in BcWc mode...
[07/09 14:21:00    359] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/09 14:21:00    359] *** Calculating scaling factor for bestLT libraries using the default operating condition of each library.
[07/09 14:21:00    359] Total number of fetched objects 2514
[07/09 14:21:00    359] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:21:00    359] End delay calculation. (MEM=134.801 CPU=0:00:00.3 REAL=0:00:00.0)
[07/09 14:21:00    359] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 134.8M) ***
[07/09 14:21:00    359] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:03.7 mem=134.8M)
[07/09 14:21:00    359] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 functional_bestLT 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  1.255  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+
|functional_bestLT   |  0.002  |  0.002  |  1.255  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   447   |   445   |   75    |
+--------------------+---------+---------+---------+

Density: 0.372%
------------------------------------------------------------
[07/09 14:21:01    360]  
_______________________________________________________________________
[07/09 14:21:01    360] Reported timing to dir reports/timing/
[07/09 14:21:01    360] Total CPU time: 1.05 sec
[07/09 14:21:01    360] Total Real time: 1.0 sec
[07/09 14:21:01    360] Total Memory Usage: 2177.386719 Mbytes
[07/09 14:21:01    360] <CMD> setNanoRouteMode -reset
[07/09 14:21:01    360] <CMD> setMaxRouteLayer 6
[07/09 14:21:01    360] <CMD> setNanoRouteMode -routeTopRoutingLayer 6
[07/09 14:21:01    360] <CMD> setNanoRouteMode -routeWithTimingDriven true
[07/09 14:21:01    360] <CMD> setNanoRouteMode -routeWithSiDriven true
[07/09 14:21:01    360] <CMD> setNanoRouteMode -routeWithViaInPin 1:1
[07/09 14:21:01    360] <CMD> setNanoRouteMode -drouteOnGridOnly true
[07/09 14:21:01    360] <CMD> setNanoRouteMode -routeAntennaCellName ANTR
[07/09 14:21:01    360] <CMD> setNanoRouteMode -routeStrictlyHonorNonDefaultRule true
[07/09 14:21:01    360] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort low
[07/09 14:21:01    360] <CMD> setNanoRouteMode -routeConcurrentMinimizeViaCountEffort low
[07/09 14:21:01    360] <CMD> setNanoRouteMode -routeReserveSpaceForMultiCut false
[07/09 14:21:01    360] <CMD> setNanoRouteMode -droutePostRouteSwapVia none
[07/09 14:21:01    360] #WARNING (NRIF-83) When droutePostRouteSwapVia is set to 'none', the post route via swapping step will be skipped in all scenarios.
[07/09 14:21:01    360] <CMD> getPlaceMode -doneQuickCTS -quiet
[07/09 14:21:01    360] 
[07/09 14:21:01    360] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/09 14:21:01    360] *** Changed status on (0) nets in Clock.
[07/09 14:21:01    360] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2177.4M) ***
[07/09 14:21:01    360] <CMD> setNanoRouteMode -routeWithTimingDriven true
[07/09 14:21:01    360] <CMD> setNanoRouteMode -routeWithSiDriven true
[07/09 14:21:01    360] <CMD> routeDesign
[07/09 14:21:01    360] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1512.95 (MB), peak = 1745.20 (MB)
[07/09 14:21:01    360] #rcworstHT has no qx tech file defined
[07/09 14:21:01    360] #No active RC corner or QRC tech file is missing.
[07/09 14:21:01    360] #**INFO: setDesignMode -flowEffort standard
[07/09 14:21:01    360] #**INFO: mulit-cut via swapping is disabled by user.
[07/09 14:21:01    360] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/09 14:21:01    360] #**INFO: honoring user setting for routeReserveSpaceForMultiCut set to false
[07/09 14:21:01    360] #**INFO: honoring user setting for routeConcurrentMinimizeViaCountEffort set to low
[07/09 14:21:01    360] #spOpts: N=65 
[07/09 14:21:01    360] Core basic site is CORE
[07/09 14:21:02    360] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:21:02    361] Begin checking placement ... (start mem=2177.4M, init mem=2177.4M)
[07/09 14:21:02    361] *info: Placed = 15457          (Fixed = 13131)
[07/09 14:21:02    361] *info: Unplaced = 0           
[07/09 14:21:02    361] Placement Density:0.37%(9894/2656175)
[07/09 14:21:02    361] Placement Density (including fixed std cells):0.90%(24073/2670355)
[07/09 14:21:02    361] Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.1; mem=2177.4M)
[07/09 14:21:02    361] #**INFO: honoring user setting for routeWithTimingDriven set to true
[07/09 14:21:02    361] #**INFO: honoring user setting for routeWithSiDriven set to true
[07/09 14:21:02    361] 
[07/09 14:21:02    361] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/09 14:21:02    361] *** Changed status on (0) nets in Clock.
[07/09 14:21:02    361] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2177.4M) ***
[07/09 14:21:02    361] 
[07/09 14:21:02    361] globalDetailRoute
[07/09 14:21:02    361] 
[07/09 14:21:02    361] #setNanoRouteMode -drouteOnGridOnly "true"
[07/09 14:21:02    361] #setNanoRouteMode -droutePostRouteSwapVia "none"
[07/09 14:21:02    361] #setNanoRouteMode -drouteUseMultiCutViaEffort "low"
[07/09 14:21:02    361] #setNanoRouteMode -routeAntennaCellName "ANTR"
[07/09 14:21:02    361] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "low"
[07/09 14:21:02    361] #setNanoRouteMode -routeReserveSpaceForMultiCut false
[07/09 14:21:02    361] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "true"
[07/09 14:21:02    361] #setNanoRouteMode -routeTopRoutingLayer 6
[07/09 14:21:02    361] #setNanoRouteMode -routeWithSiDriven true
[07/09 14:21:02    361] #setNanoRouteMode -routeWithTimingDriven true
[07/09 14:21:02    361] #setNanoRouteMode -routeWithViaInPin "1:1"
[07/09 14:21:02    361] #Start globalDetailRoute on Tue Jul  9 14:21:02 2019
[07/09 14:21:02    361] #
[07/09 14:21:02    361] #Generating timing data, please wait...
[07/09 14:21:02    361] #1820 total nets, 0 already routed, 0 will ignore in trialRoute
[07/09 14:21:02    361] [NR-eGR] Detected a user setting of 'setTrialRouteMode -maxRouteLayer 6' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 6'.
[07/09 14:21:02    361] [NR-eGR] Detected a user setting of 'setTrialRouteMode -handlePreroute true' which was ignored.
[07/09 14:21:04    363] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/09 14:21:04    363] #Dump tif for version 2.1
[07/09 14:21:04    363] Total number of fetched objects 2514
[07/09 14:21:04    363] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:21:04    363] End delay calculation. (MEM=2461.78 CPU=0:00:00.3 REAL=0:00:00.0)
[07/09 14:21:04    363] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[07/09 14:21:04    363] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1686.64 (MB), peak = 1745.20 (MB)
[07/09 14:21:04    363] #Done generating timing data.
[07/09 14:21:05    364] ### Net info: total nets: 1937
[07/09 14:21:05    364] ### Net info: dirty nets: 0
[07/09 14:21:05    364] ### Net info: marked as disconnected nets: 0
[07/09 14:21:05    364] ### Net info: fully routed nets: 0
[07/09 14:21:05    364] ### Net info: trivial (single pin) nets: 0
[07/09 14:21:05    364] ### Net info: unrouted nets: 1937
[07/09 14:21:05    364] ### Net info: re-extraction nets: 0
[07/09 14:21:05    364] ### Net info: ignored nets: 0
[07/09 14:21:05    364] ### Net info: skip routing nets: 0
[07/09 14:21:05    364] #WARNING (NRDB-733) PIN PAD_CABLECONNECTED in CELL_VIEW minisystem_top,init does not have physical port.
[07/09 14:21:05    364] #WARNING (NRDB-733) PIN PAD_CLK in CELL_VIEW minisystem_top,init does not have physical port.
[07/09 14:21:05    364] #WARNING (NRDB-733) PIN PAD_DATAIN in CELL_VIEW minisystem_top,init does not have physical port.
[07/09 14:21:05    364] #WARNING (NRDB-733) PIN PAD_DATAOUT in CELL_VIEW minisystem_top,init does not have physical port.
[07/09 14:21:05    364] #WARNING (NRDB-733) PIN PAD_RESN in CELL_VIEW minisystem_top,init does not have physical port.
[07/09 14:21:05    364] #Start reading timing information from file .timing_file_5379.tif.gz ...
[07/09 14:21:05    364] #Read in timing information for 5 ports, 2333 instances from timing file .timing_file_5379.tif.gz.
[07/09 14:21:05    364] #NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
[07/09 14:21:05    364] #Using multithreading with 4 threads.
[07/09 14:21:05    364] #Start routing data preparation.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.090.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME1 is not specified for width 0.090.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME2 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME2 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME3 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME3 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME4 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME4 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME5 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME5 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME6 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME6 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME7 is not specified for width 0.200.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME6 is not specified for width 0.100.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME7 is not specified for width 0.200.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME7 is not specified for width 0.200.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME8 is not specified for width 0.200.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME7 is not specified for width 0.200.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME8 is not specified for width 0.200.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME8 is not specified for width 0.200.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME9 is not specified for width 0.400.
[07/09 14:21:05    364] #WARNING (NRDB-2077) The below via enclosure for LAYER ME8 is not specified for width 0.200.
[07/09 14:21:05    364] #WARNING (NRDB-2078) The above via enclosure for LAYER ME9 is not specified for width 0.400.
[07/09 14:21:05    364] #Minimum voltage of a net in the design = 0.000.
[07/09 14:21:05    364] #Maximum voltage of a net in the design = 1.320.
[07/09 14:21:05    364] #Voltage range [0.000 - 0.000] has 11 nets.
[07/09 14:21:05    364] #Voltage range [1.080 - 1.320] has 11 nets.
[07/09 14:21:05    364] #Voltage range [0.000 - 1.320] has 1915 nets.
[07/09 14:21:06    368] # ME1          H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[07/09 14:21:06    368] # ME2          V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[07/09 14:21:06    368] # ME3          H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[07/09 14:21:06    368] # ME4          V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[07/09 14:21:06    368] # ME5          H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[07/09 14:21:06    368] # ME6          V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[07/09 14:21:06    368] # ME7          H   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[07/09 14:21:06    368] # ME8          V   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[07/09 14:21:06    368] # ME9          H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[07/09 14:21:06    368] #Regenerating Ggrids automatically.
[07/09 14:21:06    368] #Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.200.
[07/09 14:21:06    368] #Using automatically generated G-grids.
[07/09 14:21:06    368] #Done routing data preparation.
[07/09 14:21:06    368] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1546.68 (MB), peak = 1745.20 (MB)
[07/09 14:21:06    368] #Merging special wires using 4 threads...
[07/09 14:21:08    370] #
[07/09 14:21:08    370] #Connectivity extraction summary:
[07/09 14:21:08    370] #Total number of nets = 0.
[07/09 14:21:08    370] #
[07/09 14:21:08    370] #Number of eco nets is 0
[07/09 14:21:08    370] #
[07/09 14:21:08    370] #Start data preparation...
[07/09 14:21:08    370] #
[07/09 14:21:08    370] #Data preparation is done on Tue Jul  9 14:21:08 2019
[07/09 14:21:08    370] #
[07/09 14:21:08    370] #Analyzing routing resource...
[07/09 14:21:08    371] #Routing resource analysis is done on Tue Jul  9 14:21:08 2019
[07/09 14:21:08    371] #
[07/09 14:21:08    371] #  Resource Analysis:
[07/09 14:21:08    371] #
[07/09 14:21:08    371] #               Routing  #Avail      #Track     #Total     %Gcell
[07/09 14:21:08    371] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/09 14:21:08    371] #  --------------------------------------------------------------
[07/09 14:21:08    371] #  Metal 1        H        9126         248      390625     2.82%
[07/09 14:21:08    371] #  Metal 2        V        9132         243      390625     2.54%
[07/09 14:21:08    371] #  Metal 3        H        9134         240      390625     2.64%
[07/09 14:21:08    371] #  Metal 4        V        9128         247      390625     2.60%
[07/09 14:21:08    371] #  Metal 5        H        9300          74      390625     0.75%
[07/09 14:21:08    371] #  Metal 6        V        9300          75      390625     0.76%
[07/09 14:21:08    371] #  Metal 7        H        4648          38      390625    51.80%
[07/09 14:21:08    371] #  Metal 8        V        4648          38      390625    51.54%
[07/09 14:21:08    371] #  Metal 9        H        2322          19      390625     0.78%
[07/09 14:21:08    371] #  --------------------------------------------------------------
[07/09 14:21:08    371] #  Total                  66740       1.60%     3515625    12.91%
[07/09 14:21:08    371] #
[07/09 14:21:08    371] #
[07/09 14:21:08    371] #
[07/09 14:21:09    372] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1619.46 (MB), peak = 1745.20 (MB)
[07/09 14:21:09    372] #
[07/09 14:21:09    372] #start global routing iteration 1...
[07/09 14:21:09    373] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1621.40 (MB), peak = 1745.20 (MB)
[07/09 14:21:09    373] #
[07/09 14:21:09    373] #start global routing iteration 2...
[07/09 14:21:09    374] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1638.09 (MB), peak = 1745.20 (MB)
[07/09 14:21:09    374] #
[07/09 14:21:09    374] #start global routing iteration 3...
[07/09 14:21:10    375] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1660.26 (MB), peak = 1745.20 (MB)
[07/09 14:21:10    375] #
[07/09 14:21:10    375] #start global routing iteration 4...
[07/09 14:21:10    376] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1637.02 (MB), peak = 1745.20 (MB)
[07/09 14:21:10    376] #
[07/09 14:21:10    376] #
[07/09 14:21:10    376] #Total number of trivial nets (e.g. < 2 pins) = 324 (skipped).
[07/09 14:21:10    376] #Total number of routable nets = 1613.
[07/09 14:21:10    376] #Total number of nets in the design = 1937.
[07/09 14:21:10    376] #
[07/09 14:21:10    376] #1613 routable nets have only global wires.
[07/09 14:21:10    376] #
[07/09 14:21:10    376] #Routed nets constraints summary:
[07/09 14:21:10    376] #-----------------------------
[07/09 14:21:10    376] #        Rules   Unconstrained  
[07/09 14:21:10    376] #-----------------------------
[07/09 14:21:10    376] #      Default            1613  
[07/09 14:21:10    376] #-----------------------------
[07/09 14:21:10    376] #        Total            1613  
[07/09 14:21:10    376] #-----------------------------
[07/09 14:21:10    376] #
[07/09 14:21:10    376] #Routing constraints summary of the whole design:
[07/09 14:21:10    376] #-----------------------------
[07/09 14:21:10    376] #        Rules   Unconstrained  
[07/09 14:21:10    376] #-----------------------------
[07/09 14:21:10    376] #      Default            1613  
[07/09 14:21:10    376] #-----------------------------
[07/09 14:21:10    376] #        Total            1613  
[07/09 14:21:10    376] #-----------------------------
[07/09 14:21:10    376] #
[07/09 14:21:10    377] #
[07/09 14:21:10    377] #  Congestion Analysis: (blocked Gcells are excluded)
[07/09 14:21:10    377] #
[07/09 14:21:10    377] #                 OverCon       OverCon       OverCon          
[07/09 14:21:10    377] #                  #Gcell        #Gcell        #Gcell    %Gcell
[07/09 14:21:10    377] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[07/09 14:21:10    377] #  ------------------------------------------------------------
[07/09 14:21:10    377] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/09 14:21:10    377] #   Metal 2     72(0.02%)     22(0.01%)      6(0.00%)   (0.03%)
[07/09 14:21:10    377] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/09 14:21:10    377] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/09 14:21:10    377] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/09 14:21:10    377] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/09 14:21:10    377] #  ------------------------------------------------------------
[07/09 14:21:10    377] #     Total     72(0.00%)     22(0.00%)      6(0.00%)   (0.00%)
[07/09 14:21:10    377] #
[07/09 14:21:10    377] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[07/09 14:21:10    377] #  Overflow after GR: 0.00% H + 0.01% V
[07/09 14:21:10    377] #
[07/09 14:21:10    377] #Complete Global Routing.
[07/09 14:21:10    377] #Total wire length = 46774 um.
[07/09 14:21:10    377] #Total half perimeter of net bounding box = 41457 um.
[07/09 14:21:10    377] #Total wire length on LAYER ME1 = 2526 um.
[07/09 14:21:10    377] #Total wire length on LAYER ME2 = 18135 um.
[07/09 14:21:10    377] #Total wire length on LAYER ME3 = 17016 um.
[07/09 14:21:10    377] #Total wire length on LAYER ME4 = 4001 um.
[07/09 14:21:10    377] #Total wire length on LAYER ME5 = 417 um.
[07/09 14:21:10    377] #Total wire length on LAYER ME6 = 4678 um.
[07/09 14:21:10    377] #Total wire length on LAYER ME7 = 0 um.
[07/09 14:21:10    377] #Total wire length on LAYER ME8 = 0 um.
[07/09 14:21:10    377] #Total wire length on LAYER ME9 = 0 um.
[07/09 14:21:10    377] #Total number of vias = 11939
[07/09 14:21:10    377] #Up-Via Summary (total 11939):
[07/09 14:21:10    377] #           
[07/09 14:21:10    377] #-----------------------
[07/09 14:21:10    377] #  Metal 1         7360
[07/09 14:21:10    377] #  Metal 2         4165
[07/09 14:21:10    377] #  Metal 3          258
[07/09 14:21:10    377] #  Metal 4           78
[07/09 14:21:10    377] #  Metal 5           78
[07/09 14:21:10    377] #-----------------------
[07/09 14:21:10    377] #                 11939 
[07/09 14:21:10    377] #
[07/09 14:21:10    377] #Max overcon = 6 tracks.
[07/09 14:21:10    377] #Total overcon = 0.00%.
[07/09 14:21:10    377] #Worst layer Gcell overcon rate = 0.00%.
[07/09 14:21:10    377] #cpu time = 00:00:07, elapsed time = 00:00:03, memory = 1646.55 (MB), peak = 1745.20 (MB)
[07/09 14:21:10    377] #
[07/09 14:21:10    377] #
[07/09 14:21:10    377] #Connectivity extraction summary:
[07/09 14:21:10    377] #Total number of nets = 0.
[07/09 14:21:10    377] #
[07/09 14:21:10    377] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1589.86 (MB), peak = 1745.20 (MB)
[07/09 14:21:10    377] #Start Track Assignment.
[07/09 14:21:11    378] #Done with 3016 horizontal wires in 5 hboxes and 3653 vertical wires in 5 hboxes.
[07/09 14:21:12    379] #Done with 579 horizontal wires in 5 hboxes and 637 vertical wires in 5 hboxes.
[07/09 14:21:12    380] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[07/09 14:21:12    380] #
[07/09 14:21:12    380] #Track assignment summary:
[07/09 14:21:12    380] #layer  (wire length)   (overlap)        (long ovlp) 
[07/09 14:21:12    380] #----------------------------------------------------
[07/09 14:21:12    380] #M1 	   2528.99 	  0.23%  	  0.00%
[07/09 14:21:12    380] #M2 	  17885.07 	  0.23%  	  0.00%
[07/09 14:21:12    380] #M3 	  16684.50 	  0.08%  	  0.00%
[07/09 14:21:12    380] #M4 	   4010.74 	  0.03%  	  0.00%
[07/09 14:21:12    380] #M5 	    413.30 	  0.00%  	  0.00%
[07/09 14:21:12    380] #M6 	   4683.49 	  0.00%  	  0.00%
[07/09 14:21:12    380] #----------------------------------------------------
[07/09 14:21:12    380] #All 	  46206.08  	  0.13% 	  0.00%
[07/09 14:21:12    380] #Complete Track Assignment.
[07/09 14:21:12    380] #Total wire length = 48386 um.
[07/09 14:21:12    380] #Total half perimeter of net bounding box = 41457 um.
[07/09 14:21:12    380] #Total wire length on LAYER ME1 = 4068 um.
[07/09 14:21:12    380] #Total wire length on LAYER ME2 = 17820 um.
[07/09 14:21:12    380] #Total wire length on LAYER ME3 = 17347 um.
[07/09 14:21:12    380] #Total wire length on LAYER ME4 = 4037 um.
[07/09 14:21:12    380] #Total wire length on LAYER ME5 = 412 um.
[07/09 14:21:12    380] #Total wire length on LAYER ME6 = 4703 um.
[07/09 14:21:12    380] #Total wire length on LAYER ME7 = 0 um.
[07/09 14:21:12    380] #Total wire length on LAYER ME8 = 0 um.
[07/09 14:21:12    380] #Total wire length on LAYER ME9 = 0 um.
[07/09 14:21:12    380] #Total number of vias = 11939
[07/09 14:21:12    380] #Up-Via Summary (total 11939):
[07/09 14:21:12    380] #           
[07/09 14:21:12    380] #-----------------------
[07/09 14:21:12    380] #  Metal 1         7360
[07/09 14:21:12    380] #  Metal 2         4165
[07/09 14:21:12    380] #  Metal 3          258
[07/09 14:21:12    380] #  Metal 4           78
[07/09 14:21:12    380] #  Metal 5           78
[07/09 14:21:12    380] #-----------------------
[07/09 14:21:12    380] #                 11939 
[07/09 14:21:12    380] #
[07/09 14:21:12    380] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1697.41 (MB), peak = 1745.20 (MB)
[07/09 14:21:12    380] #
[07/09 14:21:12    380] #Cpu time = 00:00:16
[07/09 14:21:12    380] #Elapsed time = 00:00:07
[07/09 14:21:12    380] #Increased memory = 175.93 (MB)
[07/09 14:21:12    380] #Total memory = 1697.41 (MB)
[07/09 14:21:12    380] #Peak memory = 1745.20 (MB)
[07/09 14:21:12    380] #Using multithreading with 4 threads.
[07/09 14:21:12    380] #
[07/09 14:21:12    380] #Connectivity extraction summary:
[07/09 14:21:12    380] #Total number of nets = 0.
[07/09 14:21:12    380] #
[07/09 14:21:13    381] #routeSiEffort set to high
[07/09 14:21:13    381] #
[07/09 14:21:13    381] #Start Detail Routing..
[07/09 14:21:13    381] #start initial detail routing ...
[07/09 14:21:13    382] #    completing 10% with 0 violations
[07/09 14:21:13    382] #    elapsed time = 00:00:00, memory = 1686.08 (MB)
[07/09 14:21:14    385] #    completing 20% with 11 violations
[07/09 14:21:14    385] #    elapsed time = 00:00:01, memory = 1755.52 (MB)
[07/09 14:21:14    386] #    completing 30% with 11 violations
[07/09 14:21:14    386] #    elapsed time = 00:00:01, memory = 1755.52 (MB)
[07/09 14:21:15    389] #    completing 40% with 6 violations
[07/09 14:21:15    389] #    elapsed time = 00:00:02, memory = 1781.03 (MB)
[07/09 14:21:15    389] #    completing 50% with 5 violations
[07/09 14:21:15    389] #    elapsed time = 00:00:02, memory = 1779.99 (MB)
[07/09 14:21:15    390] #    completing 60% with 6 violations
[07/09 14:21:15    390] #    elapsed time = 00:00:03, memory = 1767.61 (MB)
[07/09 14:21:16    393] #    completing 70% with 6 violations
[07/09 14:21:16    393] #    elapsed time = 00:00:03, memory = 1780.66 (MB)
[07/09 14:21:16    394] #    completing 80% with 7 violations
[07/09 14:21:16    394] #    elapsed time = 00:00:04, memory = 1773.92 (MB)
[07/09 14:21:17    397] #    completing 90% with 2 violations
[07/09 14:21:17    397] #    elapsed time = 00:00:04, memory = 1773.35 (MB)
[07/09 14:21:17    397] #    completing 100% with 2 violations
[07/09 14:21:17    397] #    elapsed time = 00:00:05, memory = 1773.61 (MB)
[07/09 14:21:17    397] #    number of violations = 2
[07/09 14:21:17    397] #
[07/09 14:21:17    397] #    By Layer and Type :
[07/09 14:21:17    397] #	          Short   Totals
[07/09 14:21:17    397] #	ME1           0        0
[07/09 14:21:17    397] #	ME2           2        2
[07/09 14:21:17    397] #	Totals        2        2
[07/09 14:21:17    397] #cpu time = 00:00:16, elapsed time = 00:00:05, memory = 1773.48 (MB), peak = 1787.64 (MB)
[07/09 14:21:17    397] #start 1st optimization iteration ...
[07/09 14:21:17    397] #    number of violations = 0
[07/09 14:21:17    397] #    number of process antenna violations = 11
[07/09 14:21:17    397] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1773.99 (MB), peak = 1787.64 (MB)
[07/09 14:21:17    397] #start 2nd optimization iteration ...
[07/09 14:21:17    397] #    number of violations = 0
[07/09 14:21:17    397] #    number of process antenna violations = 11
[07/09 14:21:17    397] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.00 (MB), peak = 1787.64 (MB)
[07/09 14:21:17    397] #start 3rd optimization iteration ...
[07/09 14:21:17    397] #    number of violations = 0
[07/09 14:21:17    397] #    number of process antenna violations = 3
[07/09 14:21:17    397] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.00 (MB), peak = 1787.64 (MB)
[07/09 14:21:17    397] #start 4th optimization iteration ...
[07/09 14:21:17    397] #    number of violations = 0
[07/09 14:21:17    397] #    number of process antenna violations = 3
[07/09 14:21:17    397] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.00 (MB), peak = 1787.64 (MB)
[07/09 14:21:17    397] #start 5th optimization iteration ...
[07/09 14:21:17    397] #    number of violations = 0
[07/09 14:21:17    397] #    number of process antenna violations = 3
[07/09 14:21:17    397] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.00 (MB), peak = 1787.64 (MB)
[07/09 14:21:17    397] #start 6th optimization iteration ...
[07/09 14:21:17    397] #    number of violations = 0
[07/09 14:21:17    397] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1774.00 (MB), peak = 1787.64 (MB)
[07/09 14:21:17    397] #Complete Detail Routing.
[07/09 14:21:17    397] #Total wire length = 47394 um.
[07/09 14:21:17    397] #Total half perimeter of net bounding box = 41457 um.
[07/09 14:21:17    397] #Total wire length on LAYER ME1 = 4527 um.
[07/09 14:21:17    397] #Total wire length on LAYER ME2 = 15931 um.
[07/09 14:21:17    397] #Total wire length on LAYER ME3 = 15342 um.
[07/09 14:21:17    397] #Total wire length on LAYER ME4 = 6030 um.
[07/09 14:21:17    397] #Total wire length on LAYER ME5 = 820 um.
[07/09 14:21:17    397] #Total wire length on LAYER ME6 = 4744 um.
[07/09 14:21:17    397] #Total wire length on LAYER ME7 = 0 um.
[07/09 14:21:17    397] #Total wire length on LAYER ME8 = 0 um.
[07/09 14:21:17    397] #Total wire length on LAYER ME9 = 0 um.
[07/09 14:21:17    397] #Total number of vias = 16674
[07/09 14:21:17    397] #Up-Via Summary (total 16674):
[07/09 14:21:17    397] #           
[07/09 14:21:17    397] #-----------------------
[07/09 14:21:17    397] #  Metal 1         7756
[07/09 14:21:17    397] #  Metal 2         7129
[07/09 14:21:17    397] #  Metal 3         1470
[07/09 14:21:17    397] #  Metal 4          230
[07/09 14:21:17    397] #  Metal 5           89
[07/09 14:21:17    397] #-----------------------
[07/09 14:21:18    397] #                 16674 
[07/09 14:21:18    397] #
[07/09 14:21:18    397] #Total number of DRC violations = 0
[07/09 14:21:18    397] #Cpu time = 00:00:17
[07/09 14:21:18    397] #Elapsed time = 00:00:05
[07/09 14:21:18    397] #Increased memory = -91.97 (MB)
[07/09 14:21:18    397] #Total memory = 1605.43 (MB)
[07/09 14:21:18    397] #Peak memory = 1787.64 (MB)
[07/09 14:21:18    397] #
[07/09 14:21:18    397] #start routing for process antenna violation fix ...
[07/09 14:21:18    397] #
[07/09 14:21:18    397] #Connectivity extraction summary:
[07/09 14:21:18    397] #Total number of nets = 0.
[07/09 14:21:18    397] #
[07/09 14:21:18    398] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1610.37 (MB), peak = 1787.64 (MB)
[07/09 14:21:18    398] #
[07/09 14:21:18    398] #Total wire length = 47394 um.
[07/09 14:21:18    398] #Total half perimeter of net bounding box = 41457 um.
[07/09 14:21:18    398] #Total wire length on LAYER ME1 = 4527 um.
[07/09 14:21:18    398] #Total wire length on LAYER ME2 = 15931 um.
[07/09 14:21:18    398] #Total wire length on LAYER ME3 = 15336 um.
[07/09 14:21:18    398] #Total wire length on LAYER ME4 = 6030 um.
[07/09 14:21:18    398] #Total wire length on LAYER ME5 = 826 um.
[07/09 14:21:18    398] #Total wire length on LAYER ME6 = 4744 um.
[07/09 14:21:18    398] #Total wire length on LAYER ME7 = 0 um.
[07/09 14:21:18    398] #Total wire length on LAYER ME8 = 0 um.
[07/09 14:21:18    398] #Total wire length on LAYER ME9 = 0 um.
[07/09 14:21:18    398] #Total number of vias = 16678
[07/09 14:21:18    398] #Up-Via Summary (total 16678):
[07/09 14:21:18    398] #           
[07/09 14:21:18    398] #-----------------------
[07/09 14:21:18    398] #  Metal 1         7756
[07/09 14:21:18    398] #  Metal 2         7129
[07/09 14:21:18    398] #  Metal 3         1472
[07/09 14:21:18    398] #  Metal 4          232
[07/09 14:21:18    398] #  Metal 5           89
[07/09 14:21:18    398] #-----------------------
[07/09 14:21:18    398] #                 16678 
[07/09 14:21:18    398] #
[07/09 14:21:18    398] #Total number of DRC violations = 0
[07/09 14:21:18    398] #Total number of net violated process antenna rule = 0
[07/09 14:21:18    398] #
[07/09 14:21:18    398] #
[07/09 14:21:18    398] #Connectivity extraction summary:
[07/09 14:21:18    398] #Total number of nets = 0.
[07/09 14:21:18    398] #
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #Start Post Route wire spreading..
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #Connectivity extraction summary:
[07/09 14:21:19    399] #Total number of nets = 0.
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #Start data preparation for wire spreading...
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #Data preparation is done on Tue Jul  9 14:21:19 2019
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1603.22 (MB), peak = 1787.64 (MB)
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #Start Post Route Wire Spread.
[07/09 14:21:19    399] #Done with 423 horizontal wires in 10 hboxes and 319 vertical wires in 10 hboxes.
[07/09 14:21:19    399] #Complete Post Route Wire Spread.
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #Total wire length = 47699 um.
[07/09 14:21:19    399] #Total half perimeter of net bounding box = 41457 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME1 = 4572 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME2 = 16013 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME3 = 15465 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME4 = 6076 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME5 = 827 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME6 = 4746 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME7 = 0 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME8 = 0 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME9 = 0 um.
[07/09 14:21:19    399] #Total number of vias = 16678
[07/09 14:21:19    399] #Up-Via Summary (total 16678):
[07/09 14:21:19    399] #           
[07/09 14:21:19    399] #-----------------------
[07/09 14:21:19    399] #  Metal 1         7756
[07/09 14:21:19    399] #  Metal 2         7129
[07/09 14:21:19    399] #  Metal 3         1472
[07/09 14:21:19    399] #  Metal 4          232
[07/09 14:21:19    399] #  Metal 5           89
[07/09 14:21:19    399] #-----------------------
[07/09 14:21:19    399] #                 16678 
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1686.61 (MB), peak = 1787.64 (MB)
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #Post Route wire spread is done.
[07/09 14:21:19    399] #Total wire length = 47699 um.
[07/09 14:21:19    399] #Total half perimeter of net bounding box = 41457 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME1 = 4572 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME2 = 16013 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME3 = 15465 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME4 = 6076 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME5 = 827 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME6 = 4746 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME7 = 0 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME8 = 0 um.
[07/09 14:21:19    399] #Total wire length on LAYER ME9 = 0 um.
[07/09 14:21:19    399] #Total number of vias = 16678
[07/09 14:21:19    399] #Up-Via Summary (total 16678):
[07/09 14:21:19    399] #           
[07/09 14:21:19    399] #-----------------------
[07/09 14:21:19    399] #  Metal 1         7756
[07/09 14:21:19    399] #  Metal 2         7129
[07/09 14:21:19    399] #  Metal 3         1472
[07/09 14:21:19    399] #  Metal 4          232
[07/09 14:21:19    399] #  Metal 5           89
[07/09 14:21:19    399] #-----------------------
[07/09 14:21:19    399] #                 16678 
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #
[07/09 14:21:19    399] #Connectivity extraction summary:
[07/09 14:21:19    399] #Total number of nets = 0.
[07/09 14:21:19    399] #
[07/09 14:21:19    400] #
[07/09 14:21:19    400] #Start DRC checking..
[07/09 14:21:20    402] #    number of violations = 0
[07/09 14:21:20    402] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1732.75 (MB), peak = 1787.64 (MB)
[07/09 14:21:20    402] #CELL_VIEW minisystem_top,init has no DRC violation.
[07/09 14:21:20    402] #Total number of DRC violations = 0
[07/09 14:21:20    402] #Total number of net violated process antenna rule = 0
[07/09 14:21:20    402] #detailRoute Statistics:
[07/09 14:21:20    402] #Cpu time = 00:00:22
[07/09 14:21:20    402] #Elapsed time = 00:00:08
[07/09 14:21:20    402] #Increased memory = -96.30 (MB)
[07/09 14:21:20    402] #Total memory = 1601.11 (MB)
[07/09 14:21:20    402] #Peak memory = 1787.64 (MB)
[07/09 14:21:20    402] #
[07/09 14:21:20    402] #globalDetailRoute statistics:
[07/09 14:21:20    402] #Cpu time = 00:00:41
[07/09 14:21:20    402] #Elapsed time = 00:00:18
[07/09 14:21:20    402] #Increased memory = 10.19 (MB)
[07/09 14:21:20    402] #Total memory = 1543.88 (MB)
[07/09 14:21:20    402] #Peak memory = 1787.64 (MB)
[07/09 14:21:20    402] #Number of warnings = 37
[07/09 14:21:20    402] #Total number of warnings = 43
[07/09 14:21:20    402] #Number of fails = 0
[07/09 14:21:20    402] #Total number of fails = 0
[07/09 14:21:20    402] #Complete globalDetailRoute on Tue Jul  9 14:21:20 2019
[07/09 14:21:20    402] #
[07/09 14:21:20    402] #routeDesign: cpu time = 00:00:42, elapsed time = 00:00:19, memory = 1543.88 (MB), peak = 1787.64 (MB)
[07/09 14:21:20    402] 
[07/09 14:21:20    402] *** Summary of all messages that are not suppressed in this session:
[07/09 14:21:20    402] Severity  ID               Count  Summary                                  
[07/09 14:21:20    402] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[07/09 14:21:20    402] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[07/09 14:21:20    402] *** Message Summary: 2 warning(s), 0 error(s)
[07/09 14:21:20    402] 
[07/09 14:21:20    402] <CMD> setNanoRouteMode -routeReserveSpaceForMultiCut false
[07/09 14:21:20    402] <CMD> dbGet top.statusRouted
[07/09 14:21:20    402] <CMD> dbGet top.statusRCExtracted
[07/09 14:21:20    402] <CMD> extractRC
[07/09 14:21:20    402] Extraction called for design 'minisystem_top' of instances=15462 and nets=1937 using extraction engine 'preRoute' .
[07/09 14:21:20    402] PreRoute RC Extraction called for design minisystem_top.
[07/09 14:21:20    402] RC Extraction called in multi-corner(2) mode.
[07/09 14:21:20    402] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/09 14:21:20    402] Type 'man IMPEXT-6197' for more detail.
[07/09 14:21:20    402] RCMode: PreRoute
[07/09 14:21:20    402]       RC Corner Indexes            0       1   
[07/09 14:21:20    402] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/09 14:21:20    402] Resistance Scaling Factor    : 1.00000 1.00000 
[07/09 14:21:20    402] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/09 14:21:20    402] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/09 14:21:20    402] Shrink Factor                : 1.00000
[07/09 14:21:20    402] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/09 14:21:20    402] Updating RC grid for preRoute extraction ...
[07/09 14:21:20    402] Initializing multi-corner resistance tables ...
[07/09 14:21:20    402] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2269.238M)
[07/09 14:21:20    402] <CMD> timeDesign -reportOnly -expandedViews -outDir reports/timing/ -numPaths 100 -prefix route
[07/09 14:21:20    403] Effort level <high> specified for reg2reg path_group
[07/09 14:21:21    403] 
[07/09 14:21:21    403] #################################################################################
[07/09 14:21:21    403] # Design Stage: PostRoute
[07/09 14:21:21    403] # Design Name: minisystem_top
[07/09 14:21:21    403] # Design Mode: 65nm
[07/09 14:21:21    403] # Analysis Mode: MMMC Non-OCV 
[07/09 14:21:21    403] # Parasitics Mode: No SPEF/RCDB
[07/09 14:21:21    403] # Signoff Settings: SI Off 
[07/09 14:21:21    403] #################################################################################
[07/09 14:21:21    403] Calculate delays in BcWc mode...
[07/09 14:21:21    404] Topological Sorting (CPU = 0:00:00.0, MEM = 2286.8M, InitMEM = 2286.8M)
[07/09 14:21:22    404] Total number of fetched objects 2514
[07/09 14:21:22    404] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/09 14:21:22    404] End delay calculation. (MEM=2531.89 CPU=0:00:00.3 REAL=0:00:01.0)
[07/09 14:21:22    404] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2531.9M) ***
[07/09 14:21:22    404] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:06:44 mem=2531.9M)
[07/09 14:21:22    404] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 functional_worstHT 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.963  | -0.848  | -1.963  |
|           TNS (ns):| -46.626 | -11.681 | -34.946 |
|    Violating Paths:|   204   |   130   |   74    |
|          All Paths:|   447   |   445   |   75    |
+--------------------+---------+---------+---------+
|functional_worstHT  | -1.963  | -0.848  | -1.963  |
|                    | -46.626 | -11.681 | -34.946 |
|                    |   204   |   130   |   74    |
|                    |   447   |   445   |   75    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.416   |     14 (14)      |
|   max_tran     |     14 (669)     |   -3.165   |     15 (670)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      3 (3)       |    -649    |      3 (3)       |
+----------------+------------------+------------+------------------+

Density: 0.372%
------------------------------------------------------------
Reported timing to dir reports/timing/
[07/09 14:21:22    404] Total CPU time: 1.87 sec
[07/09 14:21:22    404] Total Real time: 2.0 sec
[07/09 14:21:22    404] Total Memory Usage: 2300.949219 Mbytes
[07/09 14:21:22    404] <CMD> setFillerMode -core {FIL64R FIL32R FIL16R FIL8R FIL4R FIL2R FIL1R}
[07/09 14:21:22    404] <CMD> addFiller
[07/09 14:21:22    404] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[07/09 14:21:22    404] Type 'man IMPSP-5217' for more detail.
[07/09 14:21:22    404] #spOpts: N=65 
[07/09 14:21:22    404] Core basic site is CORE
[07/09 14:21:22    404] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/09 14:21:23    405]   Signal wire search tree: 37664 elements. (cpu=0:00:00.0, mem=0.0M)
[07/09 14:21:25    407] *INFO: Adding fillers to top-module.
[07/09 14:21:25    407] *INFO:   Added 111191 filler insts (cell FIL64R / prefix FILLER).
[07/09 14:21:25    407] *INFO:   Added 1672 filler insts (cell FIL32R / prefix FILLER).
[07/09 14:21:25    407] *INFO:   Added 854 filler insts (cell FIL16R / prefix FILLER).
[07/09 14:21:25    407] *INFO:   Added 12706 filler insts (cell FIL8R / prefix FILLER).
[07/09 14:21:25    407] *INFO:   Added 12658 filler insts (cell FIL4R / prefix FILLER).
[07/09 14:21:25    407] *INFO:   Added 1231 filler insts (cell FIL2R / prefix FILLER).
[07/09 14:21:25    407] *INFO:   Added 12649 filler insts (cell FIL1R / prefix FILLER).
[07/09 14:21:25    407] *INFO: Total 152961 filler insts added - prefix FILLER (CPU: 0:00:02.6).
[07/09 14:21:25    407] For 152961 new insts, 152961 new pwr-pin connections were made to global net 'VDD_CORE'.
[07/09 14:21:25    407] 152961 new gnd-pin connections were made to global net 'GND_CORE'.
[07/09 14:21:25    407] **WARN: (IMPDB-1261):	No PG pin 'VCC' in instances with basename '*' in the design.
[07/09 14:21:25    407] **WARN: (IMPDB-1261):	No PG pin 'GND' in instances with basename '*' in the design.
[07/09 14:21:25    407] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[07/09 14:21:25    407] <CMD> ecoRoute
[07/09 14:21:25    407] 
[07/09 14:21:25    407] globalDetailRoute
[07/09 14:21:25    407] 
[07/09 14:21:25    407] #WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[07/09 14:21:25    407] #setNanoRouteMode -drouteOnGridOnly "true"
[07/09 14:21:25    407] #setNanoRouteMode -droutePostRouteSwapVia "none"
[07/09 14:21:25    407] #setNanoRouteMode -drouteUseMultiCutViaEffort "low"
[07/09 14:21:25    407] #setNanoRouteMode -routeAntennaCellName "ANTR"
[07/09 14:21:25    407] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "low"
[07/09 14:21:25    407] #setNanoRouteMode -routeReserveSpaceForMultiCut false
[07/09 14:21:25    407] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "true"
[07/09 14:21:25    407] #setNanoRouteMode -routeTopRoutingLayer 6
[07/09 14:21:25    407] #setNanoRouteMode -routeWithEco true
[07/09 14:21:25    407] #setNanoRouteMode -routeWithSiDriven true
[07/09 14:21:25    407] #setNanoRouteMode -routeWithTimingDriven true
[07/09 14:21:25    407] #setNanoRouteMode -routeWithViaInPin "1:1"
[07/09 14:21:25    407] #Start globalDetailRoute on Tue Jul  9 14:21:25 2019
[07/09 14:21:25    407] #
[07/09 14:21:25    407] Updating RC grid for preRoute extraction ...
[07/09 14:21:25    407] Initializing multi-corner resistance tables ...
[07/09 14:21:26    408] ### Net info: total nets: 1937
[07/09 14:21:26    408] ### Net info: dirty nets: 0
[07/09 14:21:26    408] ### Net info: marked as disconnected nets: 0
[07/09 14:21:26    408] ### Net info: fully routed nets: 1613
[07/09 14:21:26    408] ### Net info: trivial (single pin) nets: 0
[07/09 14:21:26    408] ### Net info: unrouted nets: 324
[07/09 14:21:26    408] ### Net info: re-extraction nets: 0
[07/09 14:21:26    408] ### Net info: ignored nets: 0
[07/09 14:21:26    408] ### Net info: skip routing nets: 0
[07/09 14:21:26    408] #WARNING (NRDB-733) PIN PAD_CABLECONNECTED in CELL_VIEW minisystem_top,init does not have physical port.
[07/09 14:21:26    408] #WARNING (NRDB-733) PIN PAD_CLK in CELL_VIEW minisystem_top,init does not have physical port.
[07/09 14:21:26    408] #WARNING (NRDB-733) PIN PAD_DATAIN in CELL_VIEW minisystem_top,init does not have physical port.
[07/09 14:21:26    408] #WARNING (NRDB-733) PIN PAD_DATAOUT in CELL_VIEW minisystem_top,init does not have physical port.
[07/09 14:21:26    408] #WARNING (NRDB-733) PIN PAD_RESN in CELL_VIEW minisystem_top,init does not have physical port.
[07/09 14:21:26    408] #NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
[07/09 14:21:26    408] #Using multithreading with 4 threads.
[07/09 14:21:26    408] #Start routing data preparation.
[07/09 14:21:26    408] #Minimum voltage of a net in the design = 0.000.
[07/09 14:21:26    408] #Maximum voltage of a net in the design = 1.320.
[07/09 14:21:26    408] #Voltage range [0.000 - 0.000] has 11 nets.
[07/09 14:21:26    408] #Voltage range [1.080 - 1.320] has 11 nets.
[07/09 14:21:26    408] #Voltage range [0.000 - 1.320] has 1915 nets.
[07/09 14:21:26    408] # ME1          H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[07/09 14:21:26    408] # ME2          V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[07/09 14:21:26    408] # ME3          H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[07/09 14:21:26    408] # ME4          V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[07/09 14:21:26    408] # ME5          H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[07/09 14:21:26    408] # ME6          V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[07/09 14:21:26    408] # ME7          H   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[07/09 14:21:26    408] # ME8          V   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[07/09 14:21:26    408] # ME9          H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[07/09 14:21:27    409] #Regenerating Ggrids automatically.
[07/09 14:21:27    409] #Auto generating G-grids with size=15 tracks, using layer ME3's pitch = 0.200.
[07/09 14:21:27    409] #Using automatically generated G-grids.
[07/09 14:21:27    409] #Done routing data preparation.
[07/09 14:21:27    409] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1742.53 (MB), peak = 1787.64 (MB)
[07/09 14:21:27    409] #Merging special wires using 4 threads...
[07/09 14:21:28    411] #
[07/09 14:21:28    411] #Connectivity extraction summary:
[07/09 14:21:28    411] #Total number of nets = 0.
[07/09 14:21:28    411] #
[07/09 14:21:28    411] #WARNING (NRGR-22) Design is already detail routed.
[07/09 14:21:28    411] #
[07/09 14:21:28    411] #Connectivity extraction summary:
[07/09 14:21:28    411] #Total number of nets = 0.
[07/09 14:21:28    411] #
[07/09 14:21:28    411] #Cpu time = 00:00:03
[07/09 14:21:28    411] #Elapsed time = 00:00:02
[07/09 14:21:28    411] #Increased memory = 41.49 (MB)
[07/09 14:21:28    411] #Total memory = 1769.98 (MB)
[07/09 14:21:28    411] #Peak memory = 1787.64 (MB)
[07/09 14:21:28    411] #Using multithreading with 4 threads.
[07/09 14:21:29    411] #
[07/09 14:21:29    411] #Connectivity extraction summary:
[07/09 14:21:29    411] #Total number of nets = 0.
[07/09 14:21:29    411] #
[07/09 14:21:29    411] #
[07/09 14:21:29    411] #Start Detail Routing..
[07/09 14:21:29    411] #start initial detail routing ...
[07/09 14:21:29    411] #    completing 10% with 0 violations
[07/09 14:21:29    411] #    elapsed time = 00:00:00, memory = 1773.53 (MB)
[07/09 14:21:29    411] #    completing 20% with 0 violations
[07/09 14:21:29    411] #    elapsed time = 00:00:00, memory = 1773.53 (MB)
[07/09 14:21:29    411] #    completing 30% with 0 violations
[07/09 14:21:29    411] #    elapsed time = 00:00:00, memory = 1773.53 (MB)
[07/09 14:21:29    411] #    completing 40% with 0 violations
[07/09 14:21:29    411] #    elapsed time = 00:00:00, memory = 1773.53 (MB)
[07/09 14:21:29    411] #    completing 50% with 0 violations
[07/09 14:21:29    411] #    elapsed time = 00:00:00, memory = 1773.53 (MB)
[07/09 14:21:29    411] #    completing 60% with 0 violations
[07/09 14:21:29    411] #    elapsed time = 00:00:00, memory = 1773.53 (MB)
[07/09 14:21:29    411] #    completing 70% with 0 violations
[07/09 14:21:29    411] #    elapsed time = 00:00:00, memory = 1773.53 (MB)
[07/09 14:21:29    411] #    completing 80% with 0 violations
[07/09 14:21:29    411] #    elapsed time = 00:00:00, memory = 1773.53 (MB)
[07/09 14:21:29    411] #    completing 90% with 0 violations
[07/09 14:21:29    411] #    elapsed time = 00:00:00, memory = 1773.53 (MB)
[07/09 14:21:29    411] #    completing 100% with 0 violations
[07/09 14:21:29    411] #    elapsed time = 00:00:00, memory = 1773.53 (MB)
[07/09 14:21:29    411] #    number of violations = 0
[07/09 14:21:29    411] #152961 out of 168423 instances need to be verified(marked ipoed).
[07/09 14:21:30    414] #    number of violations = 0
[07/09 14:21:30    414] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1875.66 (MB), peak = 1875.73 (MB)
[07/09 14:21:30    414] #start 1st optimization iteration ...
[07/09 14:21:30    414] #    number of violations = 0
[07/09 14:21:30    414] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1875.66 (MB), peak = 1875.73 (MB)
[07/09 14:21:30    414] #Complete Detail Routing.
[07/09 14:21:30    414] #Total wire length = 47699 um.
[07/09 14:21:30    414] #Total half perimeter of net bounding box = 41457 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME1 = 4572 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME2 = 16013 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME3 = 15465 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME4 = 6076 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME5 = 827 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME6 = 4746 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME7 = 0 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME8 = 0 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME9 = 0 um.
[07/09 14:21:30    414] #Total number of vias = 16678
[07/09 14:21:30    414] #Up-Via Summary (total 16678):
[07/09 14:21:30    414] #           
[07/09 14:21:30    414] #-----------------------
[07/09 14:21:30    414] #  Metal 1         7756
[07/09 14:21:30    414] #  Metal 2         7129
[07/09 14:21:30    414] #  Metal 3         1472
[07/09 14:21:30    414] #  Metal 4          232
[07/09 14:21:30    414] #  Metal 5           89
[07/09 14:21:30    414] #-----------------------
[07/09 14:21:30    414] #                 16678 
[07/09 14:21:30    414] #
[07/09 14:21:30    414] #Total number of DRC violations = 0
[07/09 14:21:30    414] #Cpu time = 00:00:03
[07/09 14:21:30    414] #Elapsed time = 00:00:01
[07/09 14:21:30    414] #Increased memory = 1.34 (MB)
[07/09 14:21:30    414] #Total memory = 1771.32 (MB)
[07/09 14:21:30    414] #Peak memory = 1875.84 (MB)
[07/09 14:21:30    414] #
[07/09 14:21:30    414] #start routing for process antenna violation fix ...
[07/09 14:21:30    414] #
[07/09 14:21:30    414] #Connectivity extraction summary:
[07/09 14:21:30    414] #Total number of nets = 0.
[07/09 14:21:30    414] #
[07/09 14:21:30    414] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1773.12 (MB), peak = 1875.84 (MB)
[07/09 14:21:30    414] #
[07/09 14:21:30    414] #Total wire length = 47699 um.
[07/09 14:21:30    414] #Total half perimeter of net bounding box = 41457 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME1 = 4572 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME2 = 16013 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME3 = 15465 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME4 = 6076 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME5 = 827 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME6 = 4746 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME7 = 0 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME8 = 0 um.
[07/09 14:21:30    414] #Total wire length on LAYER ME9 = 0 um.
[07/09 14:21:30    414] #Total number of vias = 16678
[07/09 14:21:30    414] #Up-Via Summary (total 16678):
[07/09 14:21:30    414] #           
[07/09 14:21:30    414] #-----------------------
[07/09 14:21:30    414] #  Metal 1         7756
[07/09 14:21:30    414] #  Metal 2         7129
[07/09 14:21:30    414] #  Metal 3         1472
[07/09 14:21:30    414] #  Metal 4          232
[07/09 14:21:30    414] #  Metal 5           89
[07/09 14:21:30    414] #-----------------------
[07/09 14:21:30    414] #                 16678 
[07/09 14:21:30    414] #
[07/09 14:21:30    414] #Total number of DRC violations = 0
[07/09 14:21:30    414] #Total number of net violated process antenna rule = 0
[07/09 14:21:30    414] #
[07/09 14:21:30    414] #
[07/09 14:21:30    414] #Connectivity extraction summary:
[07/09 14:21:30    414] #Total number of nets = 0.
[07/09 14:21:30    414] #
[07/09 14:21:31    415] #
[07/09 14:21:31    415] #Start Post Route wire spreading..
[07/09 14:21:31    415] #
[07/09 14:21:31    415] #Connectivity extraction summary:
[07/09 14:21:31    415] #Total number of nets = 0.
[07/09 14:21:31    415] #
[07/09 14:21:31    415] #
[07/09 14:21:31    415] #Start data preparation for wire spreading...
[07/09 14:21:31    415] #
[07/09 14:21:31    415] #Data preparation is done on Tue Jul  9 14:21:31 2019
[07/09 14:21:31    415] #
[07/09 14:21:31    415] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1775.64 (MB), peak = 1875.84 (MB)
[07/09 14:21:31    415] #
[07/09 14:21:31    415] #Start Post Route Wire Spread.
[07/09 14:21:31    416] #Done with 34 horizontal wires in 10 hboxes and 22 vertical wires in 10 hboxes.
[07/09 14:21:31    416] #Complete Post Route Wire Spread.
[07/09 14:21:31    416] #
[07/09 14:21:31    416] #Total wire length = 47704 um.
[07/09 14:21:31    416] #Total half perimeter of net bounding box = 41457 um.
[07/09 14:21:31    416] #Total wire length on LAYER ME1 = 4573 um.
[07/09 14:21:31    416] #Total wire length on LAYER ME2 = 16014 um.
[07/09 14:21:31    416] #Total wire length on LAYER ME3 = 15467 um.
[07/09 14:21:31    416] #Total wire length on LAYER ME4 = 6076 um.
[07/09 14:21:31    416] #Total wire length on LAYER ME5 = 827 um.
[07/09 14:21:31    416] #Total wire length on LAYER ME6 = 4746 um.
[07/09 14:21:31    416] #Total wire length on LAYER ME7 = 0 um.
[07/09 14:21:31    416] #Total wire length on LAYER ME8 = 0 um.
[07/09 14:21:31    416] #Total wire length on LAYER ME9 = 0 um.
[07/09 14:21:31    416] #Total number of vias = 16678
[07/09 14:21:31    416] #Up-Via Summary (total 16678):
[07/09 14:21:31    416] #           
[07/09 14:21:31    416] #-----------------------
[07/09 14:21:31    416] #  Metal 1         7756
[07/09 14:21:31    416] #  Metal 2         7129
[07/09 14:21:31    416] #  Metal 3         1472
[07/09 14:21:31    416] #  Metal 4          232
[07/09 14:21:31    416] #  Metal 5           89
[07/09 14:21:31    416] #-----------------------
[07/09 14:21:31    416] #                 16678 
[07/09 14:21:31    416] #
[07/09 14:21:31    416] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1869.58 (MB), peak = 1875.84 (MB)
[07/09 14:21:31    416] #
[07/09 14:21:31    416] #Post Route wire spread is done.
[07/09 14:21:32    416] #Total wire length = 47704 um.
[07/09 14:21:32    416] #Total half perimeter of net bounding box = 41457 um.
[07/09 14:21:32    416] #Total wire length on LAYER ME1 = 4573 um.
[07/09 14:21:32    416] #Total wire length on LAYER ME2 = 16014 um.
[07/09 14:21:32    416] #Total wire length on LAYER ME3 = 15467 um.
[07/09 14:21:32    416] #Total wire length on LAYER ME4 = 6076 um.
[07/09 14:21:32    416] #Total wire length on LAYER ME5 = 827 um.
[07/09 14:21:32    416] #Total wire length on LAYER ME6 = 4746 um.
[07/09 14:21:32    416] #Total wire length on LAYER ME7 = 0 um.
[07/09 14:21:32    416] #Total wire length on LAYER ME8 = 0 um.
[07/09 14:21:32    416] #Total wire length on LAYER ME9 = 0 um.
[07/09 14:21:32    416] #Total number of vias = 16678
[07/09 14:21:32    416] #Up-Via Summary (total 16678):
[07/09 14:21:32    416] #           
[07/09 14:21:32    416] #-----------------------
[07/09 14:21:32    416] #  Metal 1         7756
[07/09 14:21:32    416] #  Metal 2         7129
[07/09 14:21:32    416] #  Metal 3         1472
[07/09 14:21:32    416] #  Metal 4          232
[07/09 14:21:32    416] #  Metal 5           89
[07/09 14:21:32    416] #-----------------------
[07/09 14:21:32    416] #                 16678 
[07/09 14:21:32    416] #
[07/09 14:21:32    416] #detailRoute Statistics:
[07/09 14:21:32    416] #Cpu time = 00:00:06
[07/09 14:21:32    416] #Elapsed time = 00:00:03
[07/09 14:21:32    416] #Increased memory = 8.11 (MB)
[07/09 14:21:32    416] #Total memory = 1778.09 (MB)
[07/09 14:21:32    416] #Peak memory = 1875.84 (MB)
[07/09 14:21:32    416] #
[07/09 14:21:32    416] #globalDetailRoute statistics:
[07/09 14:21:32    416] #Cpu time = 00:00:09
[07/09 14:21:32    416] #Elapsed time = 00:00:07
[07/09 14:21:32    416] #Increased memory = -39.86 (MB)
[07/09 14:21:32    416] #Total memory = 1671.58 (MB)
[07/09 14:21:32    416] #Peak memory = 1875.84 (MB)
[07/09 14:21:32    416] #Number of warnings = 8
[07/09 14:21:32    416] #Total number of warnings = 51
[07/09 14:21:32    416] #Number of fails = 0
[07/09 14:21:32    416] #Total number of fails = 0
[07/09 14:21:32    416] #Complete globalDetailRoute on Tue Jul  9 14:21:32 2019
[07/09 14:21:32    416] #
[07/09 14:21:32    416] <CMD> verifyGeometry
[07/09 14:21:32    416]  *** Starting Verify Geometry (MEM: 2368.2) ***
[07/09 14:21:32    416] 
[07/09 14:21:32    416] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... Starting Verification
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... Initializing
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... Deleting Existing Violations
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... Creating Sub-Areas
[07/09 14:21:32    416]                   ...... bin size: 2880
[07/09 14:21:32    416] Multi-CPU acceleration using 4 CPU(s).
[07/09 14:21:32    416] Saving Drc markers ...
[07/09 14:21:32    416] ... No Drc file written since there is no markers found.
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 2 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 4 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 3 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 1 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 6 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 8 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 7 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 5 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 10 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 12 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 11 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 9 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 16 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 14 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 15 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 13 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 17 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 20 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 19 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 18 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 21 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 24 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 23 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 22 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 28 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 25 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 27 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 29 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 26 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 32 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 31 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 33 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 36 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 30 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 40 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 35 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 37 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 34 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 41 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 44 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 39 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 38 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 45 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 48 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 52 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 43 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 42 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 49 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 56 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 53 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 47 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 46 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 60 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 57 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 50 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 51 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 64 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 61 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 68 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 54 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 65 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 55 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 72 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 69 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 58 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 76 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 59 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 73 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 62 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 80 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 63 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 77 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 66 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 84 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 81 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 67 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 88 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 85 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 70 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 92 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 89 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 71 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 74 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 96 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 93 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 100 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 75 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 78 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 97 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 104 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 101 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 79 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 82 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 108 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 105 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 83 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 112 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 86 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 109 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 116 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 87 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 90 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 113 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 120 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 91 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 117 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 124 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 94 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 121 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 128 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 95 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 125 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 98 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 132 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 129 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 99 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 136 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 102 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 140 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 144 of 144  Thread : 3
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 133 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 103 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 137 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 106 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 141 of 144  Thread : 0
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 107 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 110 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 111 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 114 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 115 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 118 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 119 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 122 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 123 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 126 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 127 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 130 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 131 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 134 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 138 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 135 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 142 of 144  Thread : 1
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 139 of 144  Thread : 2
[07/09 14:21:32    416]   VERIFY GEOMETRY ...... SubArea : 143 of 144  Thread : 2
[07/09 14:21:41    443] VG: elapsed time: 9.00
[07/09 14:21:41    443] Begin Summary ...
[07/09 14:21:41    443]   Cells       : 0
[07/09 14:21:41    443]   SameNet     : 7
[07/09 14:21:41    443]   Wiring      : 0
[07/09 14:21:41    443]   Antenna     : 0
[07/09 14:21:41    443]   Short       : 0
[07/09 14:21:41    443]   Overlap     : 0
[07/09 14:21:41    443] End Summary
[07/09 14:21:41    443] 
[07/09 14:21:41    443]   Verification Complete : 7 Viols.  0 Wrngs.
[07/09 14:21:41    443] 
[07/09 14:21:41    443] **********End: VERIFY GEOMETRY**********
[07/09 14:21:41    443]  *** verify geometry (CPU: 0:00:26.1  MEM: 292.3M)
[07/09 14:21:41    443] 
[07/09 14:29:31    479] <CMD> selectWire 1350.4000 108.8000 1351.8000 1766.2000 7 VDD_CORE
[07/09 14:29:31    479] <CMD> editMove 556.731 -28.8465
[07/09 14:29:31    479] <CMD> editMove 49.0385 -167.3075
[07/09 14:29:31    479] <CMD> deselectAll
[07/09 14:29:31    479] <CMD> selectObject StdRow (3572400,177600,3750000,3572400)
[07/09 14:29:31    479] **WARN: (IMPFP-3800):	IO(name : dataout_io )'s lower left moved : from(1786.200000,88.800000)to(1652.415000,177.600000).
[07/09 14:29:31    479] **WARN: (IMPFP-3800):	IO(name : resn_io )'s lower left moved : from(1786.200000,1726.200000)to(1652.415000,1815.000000).
[07/09 14:29:31    479] <CMD> setObjFPlanBox StdRow (3572400,177600,3750000,3572400) 1652.4175 497.3 1741.2175 2194.7
[07/09 14:29:31    479] **WARN: (IMPFP-3800):	IO(name : dataout_io )'s lower left moved : from(1652.415000,177.600000)to(1536.080000,177.600000).
[07/09 14:29:31    479] **WARN: (IMPFP-3800):	IO(name : resn_io )'s lower left moved : from(1652.415000,1815.000000)to(1536.080000,1815.000000).
[07/09 14:29:31    479] <CMD> setObjFPlanBox StdRow (3304830,355200,3482430,3750000) 1536.0825 379.6095 1624.8825 2077.0095
[07/09 14:29:31    479] <CMD> zoomIn
[07/09 14:29:31    479] <CMD> zoomIn
[07/09 14:29:31    479] <CMD> zoomIn
[07/09 14:29:31    479] <CMD> zoomIn
[07/09 14:29:31    479] <CMD> setDrawView ameba
[07/09 14:29:31    479] <CMD> setDrawView ameba
[07/09 14:29:31    479] <CMD> setDrawView place
[07/09 14:29:31    479] <CMD> setDrawView place
[07/09 14:29:31    479] <CMD> setDrawView place
[07/09 14:29:31    479] <CMD> zoomBox 2630.930 719.503 2630.881 719.503
[07/09 14:30:02    483] <CMD> setDrawView ameba
[07/09 14:30:02    483] <CMD> setDrawView fplan
[07/09 14:30:36    486] <CMD> freeDesign
[07/09 14:30:36    486] Resetting process node dependent CCOpt properties.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_81 (spare_cells_top_81) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_80 (spare_cells_top_80) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_79 (spare_cells_top_79) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_78 (spare_cells_top_78) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_77 (spare_cells_top_77) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_76 (spare_cells_top_76) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_75 (spare_cells_top_75) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_74 (spare_cells_top_74) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_73 (spare_cells_top_73) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_72 (spare_cells_top_72) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_71 (spare_cells_top_71) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_70 (spare_cells_top_70) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_69 (spare_cells_top_69) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_68 (spare_cells_top_68) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_67 (spare_cells_top_67) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_66 (spare_cells_top_66) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_65 (spare_cells_top_65) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_64 (spare_cells_top_64) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_63 (spare_cells_top_63) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_62 (spare_cells_top_62) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_61 (spare_cells_top_61) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_60 (spare_cells_top_60) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_59 (spare_cells_top_59) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_58 (spare_cells_top_58) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_57 (spare_cells_top_57) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_56 (spare_cells_top_56) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_55 (spare_cells_top_55) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_54 (spare_cells_top_54) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_53 (spare_cells_top_53) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_52 (spare_cells_top_52) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_51 (spare_cells_top_51) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_50 (spare_cells_top_50) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_49 (spare_cells_top_49) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_48 (spare_cells_top_48) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_47 (spare_cells_top_47) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_46 (spare_cells_top_46) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_45 (spare_cells_top_45) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_44 (spare_cells_top_44) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_43 (spare_cells_top_43) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_42 (spare_cells_top_42) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_41 (spare_cells_top_41) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_40 (spare_cells_top_40) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_39 (spare_cells_top_39) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_38 (spare_cells_top_38) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_37 (spare_cells_top_37) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_36 (spare_cells_top_36) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_35 (spare_cells_top_35) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_34 (spare_cells_top_34) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_33 (spare_cells_top_33) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_32 (spare_cells_top_32) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_31 (spare_cells_top_31) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_30 (spare_cells_top_30) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_29 (spare_cells_top_29) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_28 (spare_cells_top_28) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_27 (spare_cells_top_27) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_26 (spare_cells_top_26) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_25 (spare_cells_top_25) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_24 (spare_cells_top_24) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_23 (spare_cells_top_23) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_22 (spare_cells_top_22) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_21 (spare_cells_top_21) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_20 (spare_cells_top_20) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_19 (spare_cells_top_19) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_18 (spare_cells_top_18) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_17 (spare_cells_top_17) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_16 (spare_cells_top_16) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_15 (spare_cells_top_15) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_14 (spare_cells_top_14) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_13 (spare_cells_top_13) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_12 (spare_cells_top_12) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_11 (spare_cells_top_11) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_10 (spare_cells_top_10) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_9 (spare_cells_top_9) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_8 (spare_cells_top_8) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_7 (spare_cells_top_7) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_6 (spare_cells_top_6) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_5 (spare_cells_top_5) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_4 (spare_cells_top_4) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_3 (spare_cells_top_3) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_2 (spare_cells_top_2) and all their descendants.
[07/09 14:30:36    486] Reset to color id 0 for spare_spr_1 (spare_cells_top_1) and all their descendants.
[07/09 14:30:36    486] #WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[07/09 14:30:36    486] Free PSO.
[07/09 14:30:37    487] Cleaning up the current multi-corner RC extraction setup.
[07/09 14:30:37    487] Resetting process node dependent CCOpt properties.
[07/09 14:30:37    487] Design minisystem_top was changed but not saved - it will be overwritten.
[07/09 14:30:37    488] Set DBUPerIGU to 1000.
[07/09 14:30:37    488] Set net toggle Scale Factor to 1.00
[07/09 14:30:37    488] Set Shrink Factor to 1.00000
[07/09 14:30:37    488] Set net toggle Scale Factor to 1.00
[07/09 14:30:37    488] Set Shrink Factor to 1.00000
[07/09 14:30:37    488] Set net toggle Scale Factor to 1.00
[07/09 14:30:37    488] Set Shrink Factor to 1.00000
[07/09 14:30:37    488] 
[07/09 14:30:37    488] *** Memory Usage v#1 (Current mem = 2115.090M, initial mem = 169.500M) ***
[07/09 14:30:37    488] 
[07/09 14:30:37    488] 
[07/09 14:30:37    488] Info (SM2C): Status of key globals:
[07/09 14:30:37    488] 	 MMMC-by-default flow     : 1
[07/09 14:30:37    488] 	 Default MMMC objs envvar : 0
[07/09 14:30:37    488] 	 Data portability         : 0
[07/09 14:30:37    488] 	 MMMC PV Emulation        : 0
[07/09 14:30:37    488] 	 MMMC debug               : 0
[07/09 14:30:37    488] 	 Init_Design flow         : 1
[07/09 14:30:37    488] 
[07/09 14:30:37    488] 
[07/09 14:30:37    488] 	 CTE SM2C global          : false
[07/09 14:30:37    488] 	 Reporting view filter    : false
[07/09 14:30:37    488] <CMD> setDesignMode -process 65
[07/09 14:30:37    488] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[07/09 14:30:37    488] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[07/09 14:30:37    488] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/09 14:30:37    488] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[07/09 14:30:37    488] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[07/09 14:30:37    488] Updating process node dependent CCOpt properties for the 65nm process node.
[07/09 14:30:37    488] <CMD> setDelayCalMode -engine Aae -signoff false -SIAware false
[07/09 14:30:37    488] <CMD_INTERNAL> setLimitedAccessFeature ediUsePreRouteGigaOpt 1
[07/09 14:30:37    488] <CMD> setDesignMode -highSpeedCore true
[07/09 14:30:37    488] 
[07/09 14:30:37    488] <CMD> setMultiCpuUsage -localCpu 8 -keepLicense false
[07/09 14:30:37    488] **WARN: (PRL-39):	Number of local CPUs specified (8) > Actual number of CPUs in the host (4). The lower value will be used.
[07/09 14:30:37    488] Setting releaseMultiCpuLicenseMode to true.
[07/09 14:30:37    488] <CMD> setDistributeHost -local
[07/09 14:30:37    488] The timeout for a remote job to respond is 30 seconds.
[07/09 14:30:37    488] Submit command for task runs will be: local
[07/09 14:30:37    488] <CMD> create_library_set -name worstHT \
    -timing [list $::env(UMC_HOME)/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib \
     $::env(UMC_HOME)/65nm-pads/synopsys/u065gioll18gpir_wc.lib] \
    -si     [list $::env(UMC_HOME)/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.db \
     $::env(UMC_HOME)/65nm-pads/synopsys/u065gioll18gpir_wc.db]
[07/09 14:30:37    488] <CMD> create_library_set -name bestLT \
    -timing [list $::env(UMC_HOME)/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib \
      $::env(UMC_HOME)/65nm-pads/synopsys/u065gioll18gpir_bc.lib] \
    -si     [list $::env(UMC_HOME)/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.db \
      $::env(UMC_HOME)/65nm-pads/synopsys/u065gioll18gpir_bc.db]
[07/09 14:30:37    488] <CMD> create_constraint_mode -name functional -sdc_files $BASE/synthesis/constraints.sdc
[07/09 14:30:37    488] <CMD> create_rc_corner -name rcworstHT   -T 125
[07/09 14:30:37    488] <CMD> create_rc_corner -name rcbestLT   -T 0
[07/09 14:30:37    488] <CMD> create_delay_corner -name worstHTrcw -library_set worstHT -rc_corner rcworstHT
[07/09 14:30:37    488] <CMD> create_delay_corner -name bestLTrcb -library_set bestLT -rc_corner rcbestLT
[07/09 14:30:37    488] <CMD> create_analysis_view -name functional_worstHT -constraint_mode functional -delay_corner worstHTrcw
[07/09 14:30:37    488] <CMD> create_analysis_view -name functional_bestLT -constraint_mode functional -delay_corner bestLTrcb
[07/09 14:30:37    488] <CMD> set init_lef_file {/var/autofs/cadence2/umc-65//65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef /var/autofs/cadence2/umc-65//65nm-stdcells/lef/uk65lscllmvbbr.lef /var/autofs/cadence2/umc-65//65nm-pads/lef/u065gioll18gpir_9m2t2h.lef /var/autofs/cadence2/umc-65//rams/512x32/SJKA65_512X32X1CM4/SJKA65_512X32X1CM4.lef}
[07/09 14:30:37    488] <CMD> set init_verilog /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/run/netlist/minisystem_top.gtl.v
[07/09 14:30:37    488] <CMD> set init_top_cell minisystem_top
[07/09 14:30:37    488] <CMD> suppressMessage ENCLF-122
[07/09 14:30:37    488] <CMD> init_design -setup functional_worstHT -hold functional_bestLT
[07/09 14:30:37    488] **WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[07/09 14:30:37    488] 
[07/09 14:30:37    488] Loading LEF file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef ...
[07/09 14:30:37    488] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 9.
[07/09 14:30:37    488] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[07/09 14:30:37    488]  The USEMINSPACING PIN statement will be ignored. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 26.
[07/09 14:30:37    488] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 602.
[07/09 14:30:37    488] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 611.
[07/09 14:30:37    488] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 721.
[07/09 14:30:37    488] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 730.
[07/09 14:30:37    488] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 840.
[07/09 14:30:37    488] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 849.
[07/09 14:30:37    488] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 959.
[07/09 14:30:37    488] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 968.
[07/09 14:30:37    488] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1179.
[07/09 14:30:37    488] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1188.
[07/09 14:30:37    488] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1350.
[07/09 14:30:37    488] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1351.
[07/09 14:30:37    488] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1352.
[07/09 14:30:37    488] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1354.
[07/09 14:30:37    488] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1355.
[07/09 14:30:37    488] WARNING (LEFPARS-2024): METALOVERHANG statement is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1356.
[07/09 14:30:37    488] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[07/09 14:30:37    488] The LEF parser will ignore this statement.
[07/09 14:30:37    488] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1364.
[07/09 14:30:37    488] WARNING (LEFPARS-2023): OVERHANG statement will be translated into similar ENCLOSURE rule See file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/tf/uk65lscllmvbbr_9m2t1f.lef at line 1365.
[07/09 14:30:37    488] **WARN: (IMPLF-104):	The layers 'CONT' and 'VI1' specified in
[07/09 14:30:37    488] SAMENET spacing rule are not neighboring to each other. The rule
[07/09 14:30:37    488] is ignored.
[07/09 14:30:37    488] 
[07/09 14:30:37    488] Loading LEF file /var/autofs/cadence2/umc-65/65nm-stdcells/lef/uk65lscllmvbbr.lef ...
[07/09 14:30:37    488] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[07/09 14:30:37    488] so you are unable to create rectilinear partition in a hierarchical flow.
[07/09 14:30:37    488] Set DBUPerIGU to M2 pitch 400.
[07/09 14:30:38    488] 
[07/09 14:30:38    488] Loading LEF file /var/autofs/cadence2/umc-65/65nm-pads/lef/u065gioll18gpir_9m2t2h.lef ...
[07/09 14:30:38    488] **WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
[07/09 14:30:38    488] 
[07/09 14:30:38    488] Loading LEF file /var/autofs/cadence2/umc-65/rams/512x32/SJKA65_512X32X1CM4/SJKA65_512X32X1CM4.lef ...
[07/09 14:30:38    488] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[07/09 14:30:38    488] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[07/09 14:30:38    488] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /var/autofs/cadence2/umc-65/rams/512x32/SJKA65_512X32X1CM4/SJKA65_512X32X1CM4.lef at line 7635.
[07/09 14:30:38    488] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[07/09 14:30:38    488] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[07/09 14:30:38    488] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file /var/autofs/cadence2/umc-65/rams/512x32/SJKA65_512X32X1CM4/SJKA65_512X32X1CM4.lef at line 7635.
[07/09 14:30:38    488] **WARN: (IMPLF-200):	Pin 'SIG' in macro 'DI_G' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:30:38    488] Type 'man IMPLF-200' for more detail.
[07/09 14:30:38    488] **WARN: (IMPLF-200):	Pin 'SIG' in macro 'DI_P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:30:38    488] Type 'man IMPLF-200' for more detail.
[07/09 14:30:38    488] **WARN: (IMPLF-200):	Pin 'AIO250' in macro 'IANAIO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:30:38    488] Type 'man IMPLF-200' for more detail.
[07/09 14:30:38    488] **WARN: (IMPLF-200):	Pin 'AIO50' in macro 'IANAIO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:30:38    488] Type 'man IMPLF-200' for more detail.
[07/09 14:30:38    488] **WARN: (IMPLF-200):	Pin 'ANAIO' in macro 'IANAIO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:30:38    488] Type 'man IMPLF-200' for more detail.
[07/09 14:30:38    488] **WARN: (IMPLF-200):	Pin 'AIOC250' in macro 'IANAIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:30:38    488] Type 'man IMPLF-200' for more detail.
[07/09 14:30:38    488] **WARN: (IMPLF-200):	Pin 'AIOC50' in macro 'IANAIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:30:38    488] Type 'man IMPLF-200' for more detail.
[07/09 14:30:38    488] **WARN: (IMPLF-200):	Pin 'ANAIOC' in macro 'IANAIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:30:38    488] Type 'man IMPLF-200' for more detail.
[07/09 14:30:38    488] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/09 14:30:38    488] Type 'man IMPLF-200' for more detail.
[07/09 14:30:38    488] 
[07/09 14:30:38    488] viaInitial starts at Tue Jul  9 14:30:38 2019
**WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI1 VI2 0.100 STACK ;
[07/09 14:30:38    488] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI2 VI3 0.100 STACK ;
[07/09 14:30:38    488] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI3 VI4 0.100 STACK ;
[07/09 14:30:38    488] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI4 VI5 0.100 STACK ;
[07/09 14:30:38    488] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI5 VI6 0.200 STACK ;
[07/09 14:30:38    488] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI6 VI7 0.200 STACK ;
[07/09 14:30:38    488] **WARN: (IMPPP-555):	A SAMENET rule between different layers for a 9 layer technology is probably a mistake. Stacked vias will be difficult to create and probably will not be what expected. Check if this rule can be removed from the technology file: SAMENET VI7 VI8 0.400 STACK ;
[07/09 14:30:38    488] viaInitial ends at Tue Jul  9 14:30:38 2019
Starting library reading in 'Multi-threaded flow' (with '4' threads)
[07/09 14:31:07    601] Reading worstHT timing library /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib.
[07/09 14:31:07    601] Read 1077 cells in uk65lscllmvbbr_108c125_wc.
[07/09 14:31:07    601] Reading worstHT timing library /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_wc.lib.
[07/09 14:31:07    601] Read 31 cells in u065gioll18gpir_wc.
[07/09 14:31:07    601] Library reading multithread flow ended. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib)
[07/09 14:31:07    601] Starting library reading in 'Multi-threaded flow' (with '4' threads)
[07/09 14:31:37    718] Reading bestLT timing library /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib.
[07/09 14:31:37    718] Read 1077 cells in uk65lscllmvbbr_132c0_bc.
[07/09 14:31:37    718] Reading bestLT timing library /var/autofs/cadence2/umc-65/65nm-pads/synopsys/u065gioll18gpir_bc.lib.
[07/09 14:31:37    718] Read 31 cells in u065gioll18gpir_bc.
[07/09 14:31:37    718] Library reading multithread flow ended. (File /var/autofs/cadence2/umc-65/65nm-stdcells/synopsys/uk65lscllmvbbr_132c0_bc.lib)
[07/09 14:31:37    718] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=11.98min, fe_real=17.85min, fe_mem=1950.7M) ***
[07/09 14:31:37    718] #- Begin Load netlist data ... (date=07/09 14:31:37, mem=1950.7M)
[07/09 14:31:37    718] *** Begin netlist parsing (mem=1950.7M) ***
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M8RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M4RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M2RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4M1RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M8RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M6RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M4RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M2RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M1RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3M0RA' is defined in LEF but not in the timing library.
[07/09 14:31:37    718] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/09 14:31:37    718] To increase the message display limit, refer to the product command reference manual.
[07/09 14:31:37    718] Pin 'G0' of cell 'DI_BTB_G' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'G1' of cell 'DI_BTB_G' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'PWR' of cell 'DI_P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANA' of cell 'ICORNERA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'ICORNER' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'ICORNER' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IFILLER20' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'IFILLER20' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANA' of cell 'IAGBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANAC' of cell 'IAGBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IDABREAKR' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANA' of cell 'IDABREAKR' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'IDABREAKR' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IDABREAKL' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANA' of cell 'IDABREAKL' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'IDABREAKL' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDIO' of cell 'IDDIOBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IDDIOBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'IDDIOBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDD' of cell 'IDDBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IDDBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'IDDBREAK' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDANAC' of cell 'IACLAMPC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANAC' of cell 'IACLAMPC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDANA' of cell 'IACLAMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANA' of cell 'IACLAMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDD' of cell 'IDCLAMPC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IDCLAMPC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDANAC' of cell 'IANAIOC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANAC' of cell 'IANAIOC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDANA' of cell 'IANAIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANA' of cell 'IANAIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDANAC' of cell 'IVSSANAC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANAC' of cell 'IVSSANAC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDANAC' of cell 'IVDDANAC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANAC' of cell 'IVDDANAC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDANA' of cell 'IVSSANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANA' of cell 'IVSSANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDANA' of cell 'IVDDANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSANA' of cell 'IVDDANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDD' of cell 'IVSSIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IVSSIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'IVSSIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDIO' of cell 'IVSS' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IVSS' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'IVSS' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDD' of cell 'IVDDIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDIO' of cell 'IVDDIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IVDDIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'IVDDIO' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDD' of cell 'IVDD' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IVDD' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDD' of cell 'IUMB' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDIO' of cell 'IUMB' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IUMB' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'IUMB' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDD' of cell 'IUMA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VDDIO' of cell 'IUMA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSS' of cell 'IUMA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'VSSIO' of cell 'IUMA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Pin 'GND' of cell 'DI_G' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[07/09 14:31:37    718] Created 1108 new cells from 4 timing libraries.
[07/09 14:31:37    718] Reading netlist ...
[07/09 14:31:37    718] Backslashed names will retain backslash and a trailing blank character.
[07/09 14:31:37    718] Reading verilog netlist '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/../synthesis/run/netlist/minisystem_top.gtl.v'
[07/09 14:31:37    718] 
[07/09 14:31:37    718] *** Memory Usage v#1 (Current mem = 1950.676M, initial mem = 169.500M) ***
[07/09 14:31:37    718] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1950.7M) ***
[07/09 14:31:37    718] #- End Load netlist data ... (date=07/09 14:31:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1950.7M, current mem=1950.7M)
[07/09 14:31:37    718] Set top cell to minisystem_top.
[07/09 14:31:37    719] Hooked 2216 DB cells to tlib cells.
[07/09 14:31:37    719] Starting recursive module instantiation check.
[07/09 14:31:37    719] No recursion found.
[07/09 14:31:37    719] Building hierarchical netlist for Cell minisystem_top ...
[07/09 14:31:37    719] *** Netlist is unique.
[07/09 14:31:37    719] ** info: there are 2229 modules.
[07/09 14:31:37    719] ** info: there are 1394 stdCell insts.
[07/09 14:31:37    719] ** info: there are 5 Pad insts.
[07/09 14:31:37    719] ** info: there are 2 macros.
[07/09 14:31:37    719] 
[07/09 14:31:37    719] *** Memory Usage v#1 (Current mem = 1966.676M, initial mem = 169.500M) ***
[07/09 14:31:37    719] *info: set bottom ioPad orient R0
[07/09 14:31:37    719] Initializing I/O Placement ...
[07/09 14:31:37    719] Dumping IO on IO Rows of cell minisystem_top
[07/09 14:31:37    719] **WARN: (IMPFP-3961):	The techSite 'iocorner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/09 14:31:37    719] Type 'man IMPFP-3961' for more detail.
[07/09 14:31:37    719] **WARN: (IMPFP-3961):	The techSite 'iosite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/09 14:31:37    719] Type 'man IMPFP-3961' for more detail.
[07/09 14:31:37    719] Set Default Net Delay as 1000 ps.
[07/09 14:31:37    719] Set Default Net Load as 0.5 pF. 
[07/09 14:31:37    719] Set Default Input Pin Transition as 0.1 ps.
[07/09 14:31:37    719] Pre-connect netlist-defined P/G connections...
[07/09 14:31:37    719] Pin 'VSSIO' of instance 'cableconnect_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED11'.  The type of this net will be changed to GROUND net.
[07/09 14:31:37    719] Pin 'VSS' of instance 'cableconnect_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED10'.  The type of this net will be changed to GROUND net.
[07/09 14:31:37    719] **WARN: (IMPDB-1256):	Pin VDDIO of instance 'cableconnect_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED9'. The type of this net will be changed to POWER net.
[07/09 14:31:37    719] **WARN: (IMPDB-1256):	Pin VDD of instance 'cableconnect_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED8'. The type of this net will be changed to POWER net.
[07/09 14:31:37    719] Pin 'VSSIO' of instance 'clk_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED24'.  The type of this net will be changed to GROUND net.
[07/09 14:31:37    719] Pin 'VSS' of instance 'clk_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED23'.  The type of this net will be changed to GROUND net.
[07/09 14:31:37    719] **WARN: (IMPDB-1256):	Pin VDDIO of instance 'clk_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED22'. The type of this net will be changed to POWER net.
[07/09 14:31:37    719] **WARN: (IMPDB-1256):	Pin VDD of instance 'clk_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED21'. The type of this net will be changed to POWER net.
[07/09 14:31:37    719] Pin 'VSSIO' of instance 'datain_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED37'.  The type of this net will be changed to GROUND net.
[07/09 14:31:37    719] Pin 'VSS' of instance 'datain_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED36'.  The type of this net will be changed to GROUND net.
[07/09 14:31:37    719] **WARN: (IMPDB-1256):	Pin VDDIO of instance 'datain_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED35'. The type of this net will be changed to POWER net.
[07/09 14:31:37    719] **WARN: (IMPDB-1256):	Pin VDD of instance 'datain_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED34'. The type of this net will be changed to POWER net.
[07/09 14:31:37    719] Pin 'VSSIO' of instance 'dataout_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED50'.  The type of this net will be changed to GROUND net.
[07/09 14:31:37    719] Pin 'VSS' of instance 'dataout_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED49'.  The type of this net will be changed to GROUND net.
[07/09 14:31:37    719] **WARN: (IMPDB-1256):	Pin VDDIO of instance 'dataout_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED48'. The type of this net will be changed to POWER net.
[07/09 14:31:37    719] **WARN: (IMPDB-1256):	Pin VDD of instance 'dataout_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED47'. The type of this net will be changed to POWER net.
[07/09 14:31:37    719] Pin 'VSSIO' of instance 'resn_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED63'.  The type of this net will be changed to GROUND net.
[07/09 14:31:37    719] Pin 'VSS' of instance 'resn_io' is a GROUND type pin, but it is connected to a signal net 'UNCONNECTED62'.  The type of this net will be changed to GROUND net.
[07/09 14:31:37    719] **WARN: (IMPDB-1256):	Pin VDDIO of instance 'resn_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED61'. The type of this net will be changed to POWER net.
[07/09 14:31:37    719] **WARN: (IMPDB-1256):	Pin VDD of instance 'resn_io' is a POWER type pin, but it is connected to a signal net 'UNCONNECTED60'. The type of this net will be changed to POWER net.
[07/09 14:31:37    719]   Updated 5 instances.
[07/09 14:31:38    719] **WARN: analysis view functional_bestLT not found, use default_view_setup
[07/09 14:31:38    719] Extraction setup Started 
[07/09 14:31:38    719] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/09 14:31:38    719] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2773' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.17 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2773' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.8 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/09 14:31:38    719] Type 'man IMPEXT-2776' for more detail.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.17 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.15 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.07 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/09 14:31:38    719] Summary of Active RC-Corners : 
[07/09 14:31:38    719]  
[07/09 14:31:38    719]  Analysis View: functional_worstHT
[07/09 14:31:38    719]     RC-Corner Name        : rcworstHT
[07/09 14:31:38    719]     RC-Corner Index       : 0
[07/09 14:31:38    719]     RC-Corner Temperature : 125 Celsius
[07/09 14:31:38    719]     RC-Corner Cap Table   : ''
[07/09 14:31:38    719]     RC-Corner PreRoute Res Factor         : 1
[07/09 14:31:38    719]     RC-Corner PreRoute Cap Factor         : 1
[07/09 14:31:38    719]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/09 14:31:38    719]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/09 14:31:38    719]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/09 14:31:38    719]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/09 14:31:38    719]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/09 14:31:38    719]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/09 14:31:38    719]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/09 14:31:38    719]  
[07/09 14:31:38    719]  Analysis View: functional_bestLT
[07/09 14:31:38    719]     RC-Corner Name        : rcbestLT
[07/09 14:31:38    719]     RC-Corner Index       : 1
[07/09 14:31:38    719]     RC-Corner Temperature : 0 Celsius
[07/09 14:31:38    719]     RC-Corner Cap Table   : ''
[07/09 14:31:38    719]     RC-Corner PreRoute Res Factor         : 1
[07/09 14:31:38    719]     RC-Corner PreRoute Cap Factor         : 1
[07/09 14:31:38    719]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/09 14:31:38    719]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/09 14:31:38    719]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/09 14:31:38    719]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/09 14:31:38    719]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/09 14:31:38    719]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/09 14:31:38    719]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/09 14:31:38    719] *Info: initialize multi-corner CTS.
[07/09 14:31:38    719] Reading timing constraints file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc' ...
[07/09 14:31:38    719] Current (total cpu=0:12:00, real=0:17:52, peak res=1223.1M, current mem=2041.3M)
[07/09 14:31:38    719] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'pin:minisystem_top/clk_div_sr_reg[3]/q' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 18).
[07/09 14:31:38    719] 
[07/09 14:31:38    719] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'pin:minisystem_top/clk_div_sr_reg[3]/q' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 18).
[07/09 14:31:38    719] 
[07/09 14:31:38    719] **ERROR: (TCLCMD-917):	Cannot find 'ports or pins' that match '' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 18).
[07/09 14:31:38    719] 
[07/09 14:31:38    719] **ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match 'clk_slow' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 26).
[07/09 14:31:38    719] 
[07/09 14:31:38    719] **ERROR: (TCLCMD-917):	Cannot find 'clocks, ports, or pins' that match 'clk_slow' (File /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc, Line 27).
[07/09 14:31:38    719] 
[07/09 14:31:38    719] Number of path exceptions in the constraint file = 1
[07/09 14:31:38    719] Number of paths exceptions after getting compressed = 1
[07/09 14:31:38    719] INFO (CTE): Reading of timing constraints file /home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/encounter/..//synthesis/constraints.sdc completed, with 1 Warnings and 4 Errors.
[07/09 14:31:38    719] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=776.2M, current mem=2051.1M)
[07/09 14:31:38    719] Current (total cpu=0:12:00, real=0:17:52, peak res=1223.1M, current mem=2051.1M)
[07/09 14:31:38    719] Summary for sequential cells idenfication: 
[07/09 14:31:38    719] Identified SBFF number: 260
[07/09 14:31:38    719] Identified MBFF number: 0
[07/09 14:31:38    719] Not identified SBFF number: 16
[07/09 14:31:38    719] Not identified MBFF number: 0
[07/09 14:31:38    719] Number of sequential cells which are not FFs: 118
[07/09 14:31:38    719] 
[07/09 14:31:38    719] Total number of combinational cells: 668
[07/09 14:31:38    719] Total number of sequential cells: 394
[07/09 14:31:38    719] Total number of tristate cells: 15
[07/09 14:31:38    719] Total number of level shifter cells: 0
[07/09 14:31:38    719] Total number of power gating cells: 0
[07/09 14:31:38    719] Total number of isolation cells: 0
[07/09 14:31:38    719] Total number of power switch cells: 0
[07/09 14:31:38    719] Total number of pulse generator cells: 0
[07/09 14:31:38    719] Total number of always on buffers: 0
[07/09 14:31:38    719] Total number of retention cells: 0
[07/09 14:31:38    719] List of usable buffers: BUFM2R BUFM4R BUFM3R BUFM6R BUFM5R BUFM8R BUFM10R BUFM12R BUFM14R BUFM16R BUFM18R BUFM22RA BUFM20R BUFM24R BUFM26RA BUFM32RA BUFM40RA BUFM48RA CKBUFM2R CKBUFM1R CKBUFM4R CKBUFM3R CKBUFM6R CKBUFM8R CKBUFM12R CKBUFM16R CKBUFM20R CKBUFM22RA CKBUFM24R CKBUFM26RA CKBUFM32R CKBUFM40R CKBUFM48R
[07/09 14:31:38    719] Total number of usable buffers: 33
[07/09 14:31:38    719] List of unusable buffers:
[07/09 14:31:38    719] Total number of unusable buffers: 0
[07/09 14:31:38    719] List of usable inverters: CKINVM2R CKINVM1R CKINVM4R CKINVM3R CKINVM6R CKINVM8R CKINVM12R CKINVM16R CKINVM20R CKINVM22RA CKINVM24R CKINVM26RA CKINVM32R CKINVM40R CKINVM48R INVM2R INVM1R INVM4R INVM3R INVM6R INVM5R INVM8R INVM10R INVM12R INVM14R INVM16R INVM18R INVM20R INVM22RA INVM24R INVM26RA INVM32R INVM40R INVM48R
[07/09 14:31:38    719] Total number of usable inverters: 34
[07/09 14:31:38    719] List of unusable inverters: REGKM2R REGKM1R REGKM4R INVM0R
[07/09 14:31:38    719] Total number of unusable inverters: 4
[07/09 14:31:38    719] List of identified usable delay cells: DEL1M1R DEL1M4R DEL2M1R DEL2M4R DEL3M1R DEL3M4R DEL4M1R DEL4M4R
[07/09 14:31:38    719] Total number of identified usable delay cells: 8
[07/09 14:31:38    719] List of identified unusable delay cells:
[07/09 14:31:38    719] Total number of identified unusable delay cells: 0
[07/09 14:31:38    720] **WARN: (IMPSYC-2):	Timing information is not defined for cell SJKA65_512X32X1CM4; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/09 14:31:38    720] Type 'man IMPSYC-2' for more detail.
[07/09 14:31:38    720] 
[07/09 14:31:38    720] *** Summary of all messages that are not suppressed in this session:
[07/09 14:31:38    720] Severity  ID               Count  Summary                                  
[07/09 14:31:38    720] WARNING   IMPLF-200            9  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/09 14:31:38    720] WARNING   IMPLF-104            1  The layers '%s' and '%s' specified in SA...
[07/09 14:31:38    720] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[07/09 14:31:38    720] WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
[07/09 14:31:38    720] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/09 14:31:38    720] WARNING   IMPEXT-2766         18  The sheet resistance for layer %s is not...
[07/09 14:31:38    720] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[07/09 14:31:38    720] WARNING   IMPEXT-2776         16  The via resistance between layers %s and...
[07/09 14:31:38    720] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[07/09 14:31:38    720] WARNING   IMPVL-159         2154  Pin '%s' of cell '%s' is defined in LEF ...
[07/09 14:31:38    720] WARNING   IMPDB-1256          10  Pin %s of instance '%s' is a POWER type ...
[07/09 14:31:38    720] WARNING   IMPPP-555            7  A SAMENET rule between different layers ...
[07/09 14:31:38    720] *** Message Summary: 2222 warning(s), 0 error(s)
[07/09 14:31:38    720] 
[07/09 14:31:38    720] <CMD> setOptMode -maxLength 1000
[07/09 14:31:38    720] <CMD> setOptMode -effort low
[07/09 14:31:38    720] <CMD> setOptMode -allEndPoints true
[07/09 14:31:38    720] <CMD> setOptMode -fixFanoutLoad true
[07/09 14:40:38    791] <CMD> selectInst datain_io
[07/09 14:40:40    791] **WARN: (IMPFP-3800):	IO(name : datain_io )'s lower left moved : from(418.920000,91.605000)to(416.675000,91.600000).
[07/09 14:40:40    791] <CMD> setObjFPlanBox Instance datain_io 418.9215 91.6075 507.7215 151.6075
[07/09 14:40:49    793] <CMD> redraw
[07/09 14:40:50    793] <CMD> redraw
[07/09 14:40:50    793] <CMD> redraw
[07/09 14:40:56    794] **WARN: (IMPFP-3800):	IO(name : datain_io )'s lower left moved : from(416.675000,90.475000)to(416.675000,90.500000).
[07/09 14:40:56    794] <CMD> setObjFPlanBox Instance datain_io 416.675 90.477 505.475 150.477
[07/09 14:41:01    795] <CMD> redraw
[07/09 14:41:01    795] <CMD> redraw
[07/09 14:41:02    795] <CMD> redraw
[07/09 14:41:03    795] <CMD> redraw
[07/09 14:41:03    795] <CMD> redraw
[07/09 14:41:04    795] <CMD> redraw
[07/09 14:41:04    795] <CMD> redraw
[07/09 14:41:05    795] <CMD> redraw
[07/09 14:41:05    795] <CMD> redraw
[07/09 14:41:47    801] invalid command name "quit#"
[07/09 14:41:50    801] invalid command name "quit"
[07/09 14:41:54    802] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[07/09 14:41:56    802] Innovus terminated by user interrupt.
[07/09 14:41:57    803] 
[07/09 14:41:57    803] *** Memory Usage v#1 (Current mem = 2202.629M, initial mem = 169.500M) ***
[07/09 14:41:57    803] 
[07/09 14:41:57    803] *** Summary of all messages that are not suppressed in this session:
[07/09 14:41:57    803] Severity  ID               Count  Summary                                  
[07/09 14:41:57    803] WARNING   IMPLF-200           18  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/09 14:41:57    803] WARNING   IMPLF-104            2  The layers '%s' and '%s' specified in SA...
[07/09 14:41:57    803] WARNING   IMPLF-108            2  There is no overlap layer defined in any...
[07/09 14:41:57    803] WARNING   IMPLF-246            2  The '%s' attribute is only allowed to be...
[07/09 14:41:57    803] WARNING   IMPFP-3800           6  IO(name : %s )'s lower left moved : from...
[07/09 14:41:57    803] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[07/09 14:41:57    803] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[07/09 14:41:57    803] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[07/09 14:41:57    803] WARNING   IMPEXT-2766         72  The sheet resistance for layer %s is not...
[07/09 14:41:57    803] WARNING   IMPEXT-2773          8  The via resistance between layers %s and...
[07/09 14:41:57    803] WARNING   IMPEXT-2776         64  The via resistance between layers %s and...
[07/09 14:41:57    803] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[07/09 14:41:57    803] ERROR     IMPSYC-6148          1  Command %s cannot proceed; design is not...
[07/09 14:41:57    803] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[07/09 14:41:57    803] WARNING   IMPCK-1100           4  Command %s is no longer supported when C...
[07/09 14:41:57    803] WARNING   IMPCK-3217           1  'specifyClockTree -clkfile' is obsolete....
[07/09 14:41:57    803] WARNING   IMPCK-661            1  Clock %s has multiple definitions in the...
[07/09 14:41:57    803] ERROR     IMPCK-9000           1  %s                                       
[07/09 14:41:57    803] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[07/09 14:41:57    803] WARNING   IMPVL-159         4308  Pin '%s' of cell '%s' is defined in LEF ...
[07/09 14:41:57    803] WARNING   IMPDB-1256          20  Pin %s of instance '%s' is a POWER type ...
[07/09 14:41:57    803] WARNING   IMPDB-1261           2  No PG pin '%s' in instances with basenam...
[07/09 14:41:57    803] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[07/09 14:41:57    803] WARNING   IMPESI-3086          3  The following cell(s) do not have charac...
[07/09 14:41:57    803] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[07/09 14:41:57    803] WARNING   IMPPP-528        10419  ViaGen failed to add via %s.             
[07/09 14:41:57    803] WARNING   IMPPP-531         5558  ViaGen Warning: %s rule violation, no vi...
[07/09 14:41:57    803] WARNING   IMPPP-532         2918  ViaGen Warning: top layer and bottom lay...
[07/09 14:41:57    803] WARNING   IMPPP-555           14  A SAMENET rule between different layers ...
[07/09 14:41:57    803] WARNING   IMPPP-4022           8  Option "-%s" is obsolete and has been re...
[07/09 14:41:57    803] WARNING   IMPPP-610          794  Could not find a matching VIARULE, so no...
[07/09 14:41:57    803] WARNING   IMPPP-612          885  The intersection area is insufficient to...
[07/09 14:41:57    803] WARNING   IMPSR-4054           1  Option %s is obsolete. The obsolete opti...
[07/09 14:41:57    803] WARNING   IMPSR-4053           5  Option %s is obsolete and has been repla...
[07/09 14:41:57    803] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[07/09 14:41:57    803] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/09 14:41:57    803] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[07/09 14:41:57    803] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[07/09 14:41:57    803] ERROR     IMPCCOPT-1146        1  Clock tree %s cannot use the following c...
[07/09 14:41:57    803] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[07/09 14:41:57    803] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[07/09 14:41:57    803] WARNING   PRL-39               2  Number of local CPUs specified (%d) > Ac...
[07/09 14:41:57    803] *** Message Summary: 25139 warning(s), 6 error(s)
[07/09 14:41:57    803] 
[07/09 14:41:57    803] --- Ending "Innovus" (totcpu=0:13:23, real=0:28:11, mem=2202.6M) ---
