#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55780648ad00 .scope module, "main" "main" 2 1;
 .timescale 0 0;
v0x5578064bc330_0 .var "clk_pseudo_random", 0 0;
v0x5578064bc3d0_0 .net "out_pseudo_random", 0 2, L_0x5578064bf990;  1 drivers
v0x5578064bc490_0 .var "reset_pseudo_random", 0 0;
E_0x55780646b4a0 .event negedge, v0x5578064b5a30_0;
E_0x55780646adc0 .event posedge, v0x5578064b5820_0;
S_0x55780648da80 .scope module, "test_pseudo_random" "pseudo_random" 2 5, 3 32 0, S_0x55780648ad00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "Q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x5578064bfb60 .functor XOR 1, L_0x5578064bfc80, L_0x5578064bfd20, C4<0>, C4<0>;
v0x5578064bbd90_0 .net "Q", 0 2, L_0x5578064bf990;  alias, 1 drivers
v0x5578064bbe90_0 .net *"_s13", 0 0, L_0x5578064bfc80;  1 drivers
v0x5578064bbf70_0 .net *"_s15", 0 0, L_0x5578064bfd20;  1 drivers
v0x5578064bc030_0 .net "c1", 0 0, L_0x5578064bfb60;  1 drivers
v0x5578064bc120_0 .net "clk", 0 0, v0x5578064bc330_0;  1 drivers
v0x5578064bc210_0 .net "reset", 0 0, v0x5578064bc490_0;  1 drivers
L_0x5578064be730 .part L_0x5578064bf990, 2, 1;
RS_0x7f2171b826c8 .resolv tri, L_0x5578064be8f0, L_0x5578064bf820;
RS_0x7f2171b81eb8 .resolv tri, L_0x5578064bd670, L_0x5578064be5c0;
RS_0x7f2171b81678 .resolv tri, L_0x5578064bc5f0, L_0x5578064bd450;
L_0x5578064bf990 .concat8 [ 1 1 1 0], RS_0x7f2171b826c8, RS_0x7f2171b81eb8, RS_0x7f2171b81678;
L_0x5578064bfa30 .part L_0x5578064bf990, 1, 1;
L_0x5578064bfc80 .part L_0x5578064bf990, 0, 1;
L_0x5578064bfd20 .part L_0x5578064bf990, 2, 1;
S_0x557806492a90 .scope module, "g1" "flip_flop" 3 34, 3 20 0, S_0x55780648da80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "f"
    .port_info 3 /INPUT 1 "reset"
L_0x5578064bc530 .functor NOT 1, v0x5578064bc330_0, C4<0>, C4<0>, C4<0>;
L_0x5578064bc5f0 .functor NOT 1, L_0x5578064bd350, C4<0>, C4<0>, C4<0>;
v0x5578064b5b20_0 .net "a", 0 0, L_0x5578064bfb60;  alias, 1 drivers
v0x5578064b5be0_0 .net "c1", 0 0, L_0x5578064bc530;  1 drivers
v0x5578064b5cb0_0 .net "c2", 0 0, L_0x5578064bcd10;  1 drivers
v0x5578064b5d80_0 .net "c3", 0 0, L_0x5578064bd350;  1 drivers
v0x5578064b5e70_0 .net "f", 0 0, v0x5578064bc330_0;  alias, 1 drivers
v0x5578064b5f60_0 .net8 "out", 0 0, RS_0x7f2171b81678;  2 drivers
v0x5578064b6000_0 .net "reset", 0 0, v0x5578064bc490_0;  alias, 1 drivers
S_0x557806493ce0 .scope module, "g1" "latch" 3 25, 3 11 0, S_0x557806492a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5578064bc6d0 .functor AND 1, L_0x5578064bfb60, L_0x5578064bc7b0, C4<1>, C4<1>;
L_0x7f2171b38018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5578064bc7b0 .functor NOT 1, L_0x7f2171b38018, C4<0>, C4<0>, C4<0>;
L_0x5578064bc890 .functor OR 1, L_0x5578064bc530, L_0x7f2171b38018, C4<0>, C4<0>;
L_0x5578064bcd10 .functor NOT 1, L_0x5578064bcbd0, C4<0>, C4<0>, C4<0>;
L_0x5578064bcdb0 .functor NOT 1, L_0x5578064bcd10, C4<0>, C4<0>, C4<0>;
v0x5578064b41d0_0 .net *"_s1", 0 0, L_0x5578064bc7b0;  1 drivers
v0x5578064b42d0_0 .net "a", 0 0, L_0x5578064bfb60;  alias, 1 drivers
v0x5578064b4390_0 .net "c0", 0 0, L_0x5578064bc890;  1 drivers
v0x5578064b4430_0 .net "c1", 0 0, L_0x5578064bc6d0;  1 drivers
v0x5578064b4500_0 .net "c2", 0 0, L_0x5578064bcdb0;  1 drivers
v0x5578064b45f0_0 .net "f", 0 0, L_0x5578064bc530;  alias, 1 drivers
v0x5578064b4690_0 .net "out", 0 0, L_0x5578064bcbd0;  1 drivers
v0x5578064b4760_0 .net "out2", 0 0, L_0x5578064bcd10;  alias, 1 drivers
v0x5578064b4800_0 .net "reset", 0 0, L_0x7f2171b38018;  1 drivers
S_0x557806493eb0 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x557806493ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5578064bc9a0 .functor AND 1, L_0x5578064bc6d0, L_0x5578064bc890, C4<1>, C4<1>;
L_0x5578064bca30 .functor AND 1, L_0x5578064bcdb0, L_0x5578064bcb10, C4<1>, C4<1>;
L_0x5578064bcb10 .functor NOT 1, L_0x5578064bc890, C4<0>, C4<0>, C4<0>;
L_0x5578064bcbd0 .functor OR 1, L_0x5578064bc9a0, L_0x5578064bca30, C4<0>, C4<0>;
v0x557806492650_0 .net *"_s2", 0 0, L_0x5578064bcb10;  1 drivers
v0x5578064b3ca0_0 .net "a", 0 0, L_0x5578064bc6d0;  alias, 1 drivers
v0x5578064b3d60_0 .net "b", 0 0, L_0x5578064bcdb0;  alias, 1 drivers
v0x5578064b3e00_0 .net "c1", 0 0, L_0x5578064bc9a0;  1 drivers
v0x5578064b3ec0_0 .net "c2", 0 0, L_0x5578064bca30;  1 drivers
v0x5578064b3fd0_0 .net "f", 0 0, L_0x5578064bc890;  alias, 1 drivers
v0x5578064b4090_0 .net "out", 0 0, L_0x5578064bcbd0;  alias, 1 drivers
S_0x5578064b4930 .scope module, "g2" "latch" 3 26, 3 11 0, S_0x557806492a90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5578064bced0 .functor AND 1, L_0x5578064bcd10, L_0x5578064bcf60, C4<1>, C4<1>;
L_0x5578064bcf60 .functor NOT 1, v0x5578064bc490_0, C4<0>, C4<0>, C4<0>;
L_0x5578064bd040 .functor OR 1, v0x5578064bc330_0, v0x5578064bc490_0, C4<0>, C4<0>;
L_0x5578064bd450 .functor NOT 1, L_0x5578064bd350, C4<0>, C4<0>, C4<0>;
L_0x5578064bd4c0 .functor NOT 1, RS_0x7f2171b81678, C4<0>, C4<0>, C4<0>;
v0x5578064b53a0_0 .net *"_s1", 0 0, L_0x5578064bcf60;  1 drivers
v0x5578064b54a0_0 .net "a", 0 0, L_0x5578064bcd10;  alias, 1 drivers
v0x5578064b5560_0 .net "c0", 0 0, L_0x5578064bd040;  1 drivers
v0x5578064b5660_0 .net "c1", 0 0, L_0x5578064bced0;  1 drivers
v0x5578064b5730_0 .net "c2", 0 0, L_0x5578064bd4c0;  1 drivers
v0x5578064b5820_0 .net "f", 0 0, v0x5578064bc330_0;  alias, 1 drivers
v0x5578064b58c0_0 .net "out", 0 0, L_0x5578064bd350;  alias, 1 drivers
v0x5578064b5990_0 .net8 "out2", 0 0, RS_0x7f2171b81678;  alias, 2 drivers
v0x5578064b5a30_0 .net "reset", 0 0, v0x5578064bc490_0;  alias, 1 drivers
S_0x5578064b4ad0 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x5578064b4930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5578064bd120 .functor AND 1, L_0x5578064bced0, L_0x5578064bd040, C4<1>, C4<1>;
L_0x5578064bd1b0 .functor AND 1, L_0x5578064bd4c0, L_0x5578064bd290, C4<1>, C4<1>;
L_0x5578064bd290 .functor NOT 1, L_0x5578064bd040, C4<0>, C4<0>, C4<0>;
L_0x5578064bd350 .functor OR 1, L_0x5578064bd120, L_0x5578064bd1b0, C4<0>, C4<0>;
v0x5578064b4d40_0 .net *"_s2", 0 0, L_0x5578064bd290;  1 drivers
v0x5578064b4e40_0 .net "a", 0 0, L_0x5578064bced0;  alias, 1 drivers
v0x5578064b4f00_0 .net "b", 0 0, L_0x5578064bd4c0;  alias, 1 drivers
v0x5578064b4fd0_0 .net "c1", 0 0, L_0x5578064bd120;  1 drivers
v0x5578064b5090_0 .net "c2", 0 0, L_0x5578064bd1b0;  1 drivers
v0x5578064b51a0_0 .net "f", 0 0, L_0x5578064bd040;  alias, 1 drivers
v0x5578064b5260_0 .net "out", 0 0, L_0x5578064bd350;  alias, 1 drivers
S_0x5578064b60d0 .scope module, "g2" "flip_flop" 3 35, 3 20 0, S_0x55780648da80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "f"
    .port_info 3 /INPUT 1 "reset"
L_0x5578064bd5c0 .functor NOT 1, v0x5578064bc330_0, C4<0>, C4<0>, C4<0>;
L_0x5578064bd670 .functor NOT 1, L_0x5578064be4c0, C4<0>, C4<0>, C4<0>;
v0x5578064b8950_0 .net "a", 0 0, L_0x5578064be730;  1 drivers
v0x5578064b89f0_0 .net "c1", 0 0, L_0x5578064bd5c0;  1 drivers
v0x5578064b8ac0_0 .net "c2", 0 0, L_0x5578064bde40;  1 drivers
v0x5578064b8be0_0 .net "c3", 0 0, L_0x5578064be4c0;  1 drivers
v0x5578064b8cd0_0 .net "f", 0 0, v0x5578064bc330_0;  alias, 1 drivers
v0x5578064b8dc0_0 .net8 "out", 0 0, RS_0x7f2171b81eb8;  2 drivers
v0x5578064b8e60_0 .net "reset", 0 0, v0x5578064bc490_0;  alias, 1 drivers
S_0x5578064b6310 .scope module, "g1" "latch" 3 25, 3 11 0, S_0x5578064b60d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5578064bd750 .functor AND 1, L_0x5578064be730, L_0x5578064bd880, C4<1>, C4<1>;
L_0x7f2171b38060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5578064bd880 .functor NOT 1, L_0x7f2171b38060, C4<0>, C4<0>, C4<0>;
L_0x5578064bd960 .functor OR 1, L_0x5578064bd5c0, L_0x7f2171b38060, C4<0>, C4<0>;
L_0x5578064bde40 .functor NOT 1, L_0x5578064bdd30, C4<0>, C4<0>, C4<0>;
L_0x5578064bdeb0 .functor NOT 1, L_0x5578064bde40, C4<0>, C4<0>, C4<0>;
v0x5578064b6e60_0 .net *"_s1", 0 0, L_0x5578064bd880;  1 drivers
v0x5578064b6f60_0 .net "a", 0 0, L_0x5578064be730;  alias, 1 drivers
v0x5578064b7020_0 .net "c0", 0 0, L_0x5578064bd960;  1 drivers
v0x5578064b70f0_0 .net "c1", 0 0, L_0x5578064bd750;  1 drivers
v0x5578064b71c0_0 .net "c2", 0 0, L_0x5578064bdeb0;  1 drivers
v0x5578064b72b0_0 .net "f", 0 0, L_0x5578064bd5c0;  alias, 1 drivers
v0x5578064b7350_0 .net "out", 0 0, L_0x5578064bdd30;  1 drivers
v0x5578064b7420_0 .net "out2", 0 0, L_0x5578064bde40;  alias, 1 drivers
v0x5578064b74c0_0 .net "reset", 0 0, L_0x7f2171b38060;  1 drivers
S_0x5578064b6590 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x5578064b6310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5578064bda70 .functor AND 1, L_0x5578064bd750, L_0x5578064bd960, C4<1>, C4<1>;
L_0x5578064bdb00 .functor AND 1, L_0x5578064bdeb0, L_0x5578064bdbe0, C4<1>, C4<1>;
L_0x5578064bdbe0 .functor NOT 1, L_0x5578064bd960, C4<0>, C4<0>, C4<0>;
L_0x5578064bdd30 .functor OR 1, L_0x5578064bda70, L_0x5578064bdb00, C4<0>, C4<0>;
v0x5578064b6800_0 .net *"_s2", 0 0, L_0x5578064bdbe0;  1 drivers
v0x5578064b6900_0 .net "a", 0 0, L_0x5578064bd750;  alias, 1 drivers
v0x5578064b69c0_0 .net "b", 0 0, L_0x5578064bdeb0;  alias, 1 drivers
v0x5578064b6a90_0 .net "c1", 0 0, L_0x5578064bda70;  1 drivers
v0x5578064b6b50_0 .net "c2", 0 0, L_0x5578064bdb00;  1 drivers
v0x5578064b6c60_0 .net "f", 0 0, L_0x5578064bd960;  alias, 1 drivers
v0x5578064b6d20_0 .net "out", 0 0, L_0x5578064bdd30;  alias, 1 drivers
S_0x5578064b7680 .scope module, "g2" "latch" 3 26, 3 11 0, S_0x5578064b60d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5578064bdfd0 .functor AND 1, L_0x5578064bde40, L_0x5578064be040, C4<1>, C4<1>;
L_0x5578064be040 .functor NOT 1, v0x5578064bc490_0, C4<0>, C4<0>, C4<0>;
L_0x5578064be120 .functor OR 1, v0x5578064bc330_0, v0x5578064bc490_0, C4<0>, C4<0>;
L_0x5578064be5c0 .functor NOT 1, L_0x5578064be4c0, C4<0>, C4<0>, C4<0>;
L_0x5578064be630 .functor NOT 1, RS_0x7f2171b81eb8, C4<0>, C4<0>, C4<0>;
v0x5578064b8170_0 .net *"_s1", 0 0, L_0x5578064be040;  1 drivers
v0x5578064b8270_0 .net "a", 0 0, L_0x5578064bde40;  alias, 1 drivers
v0x5578064b8330_0 .net "c0", 0 0, L_0x5578064be120;  1 drivers
v0x5578064b8430_0 .net "c1", 0 0, L_0x5578064bdfd0;  1 drivers
v0x5578064b8500_0 .net "c2", 0 0, L_0x5578064be630;  1 drivers
v0x5578064b85f0_0 .net "f", 0 0, v0x5578064bc330_0;  alias, 1 drivers
v0x5578064b86e0_0 .net "out", 0 0, L_0x5578064be4c0;  alias, 1 drivers
v0x5578064b8780_0 .net8 "out2", 0 0, RS_0x7f2171b81eb8;  alias, 2 drivers
v0x5578064b8820_0 .net "reset", 0 0, v0x5578064bc490_0;  alias, 1 drivers
S_0x5578064b78a0 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x5578064b7680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5578064be200 .functor AND 1, L_0x5578064bdfd0, L_0x5578064be120, C4<1>, C4<1>;
L_0x5578064be290 .functor AND 1, L_0x5578064be630, L_0x5578064be370, C4<1>, C4<1>;
L_0x5578064be370 .functor NOT 1, L_0x5578064be120, C4<0>, C4<0>, C4<0>;
L_0x5578064be4c0 .functor OR 1, L_0x5578064be200, L_0x5578064be290, C4<0>, C4<0>;
v0x5578064b7b10_0 .net *"_s2", 0 0, L_0x5578064be370;  1 drivers
v0x5578064b7c10_0 .net "a", 0 0, L_0x5578064bdfd0;  alias, 1 drivers
v0x5578064b7cd0_0 .net "b", 0 0, L_0x5578064be630;  alias, 1 drivers
v0x5578064b7da0_0 .net "c1", 0 0, L_0x5578064be200;  1 drivers
v0x5578064b7e60_0 .net "c2", 0 0, L_0x5578064be290;  1 drivers
v0x5578064b7f70_0 .net "f", 0 0, L_0x5578064be120;  alias, 1 drivers
v0x5578064b8030_0 .net "out", 0 0, L_0x5578064be4c0;  alias, 1 drivers
S_0x5578064b8f00 .scope module, "g3" "flip_flop" 3 36, 3 20 0, S_0x55780648da80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "f"
    .port_info 3 /INPUT 1 "reset"
L_0x5578064be7f0 .functor NOT 1, v0x5578064bc330_0, C4<0>, C4<0>, C4<0>;
L_0x5578064be8f0 .functor NOT 1, L_0x5578064bf720, C4<0>, C4<0>, C4<0>;
v0x5578064bb8d0_0 .net "a", 0 0, L_0x5578064bfa30;  1 drivers
v0x5578064bb970_0 .net "c1", 0 0, L_0x5578064be7f0;  1 drivers
v0x5578064bba40_0 .net "c2", 0 0, L_0x5578064bf0c0;  1 drivers
v0x5578064bbb10_0 .net "c3", 0 0, L_0x5578064bf720;  1 drivers
v0x5578064bbbb0_0 .net "f", 0 0, v0x5578064bc330_0;  alias, 1 drivers
v0x5578064bbc50_0 .net8 "out", 0 0, RS_0x7f2171b826c8;  2 drivers
v0x5578064bbcf0_0 .net "reset", 0 0, v0x5578064bc490_0;  alias, 1 drivers
S_0x5578064b9140 .scope module, "g1" "latch" 3 25, 3 11 0, S_0x5578064b8f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5578064be9d0 .functor AND 1, L_0x5578064bfa30, L_0x5578064beb00, C4<1>, C4<1>;
L_0x7f2171b380a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5578064beb00 .functor NOT 1, L_0x7f2171b380a8, C4<0>, C4<0>, C4<0>;
L_0x5578064bebe0 .functor OR 1, L_0x5578064be7f0, L_0x7f2171b380a8, C4<0>, C4<0>;
L_0x5578064bf0c0 .functor NOT 1, L_0x5578064befb0, C4<0>, C4<0>, C4<0>;
L_0x5578064bf130 .functor NOT 1, L_0x5578064bf0c0, C4<0>, C4<0>, C4<0>;
v0x5578064b9cb0_0 .net *"_s1", 0 0, L_0x5578064beb00;  1 drivers
v0x5578064b9db0_0 .net "a", 0 0, L_0x5578064bfa30;  alias, 1 drivers
v0x5578064b9e70_0 .net "c0", 0 0, L_0x5578064bebe0;  1 drivers
v0x5578064b9f40_0 .net "c1", 0 0, L_0x5578064be9d0;  1 drivers
v0x5578064ba010_0 .net "c2", 0 0, L_0x5578064bf130;  1 drivers
v0x5578064ba100_0 .net "f", 0 0, L_0x5578064be7f0;  alias, 1 drivers
v0x5578064ba1a0_0 .net "out", 0 0, L_0x5578064befb0;  1 drivers
v0x5578064ba270_0 .net "out2", 0 0, L_0x5578064bf0c0;  alias, 1 drivers
v0x5578064ba310_0 .net "reset", 0 0, L_0x7f2171b380a8;  1 drivers
S_0x5578064b93c0 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x5578064b9140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5578064becf0 .functor AND 1, L_0x5578064be9d0, L_0x5578064bebe0, C4<1>, C4<1>;
L_0x5578064bed80 .functor AND 1, L_0x5578064bf130, L_0x5578064bee60, C4<1>, C4<1>;
L_0x5578064bee60 .functor NOT 1, L_0x5578064bebe0, C4<0>, C4<0>, C4<0>;
L_0x5578064befb0 .functor OR 1, L_0x5578064becf0, L_0x5578064bed80, C4<0>, C4<0>;
v0x5578064b9650_0 .net *"_s2", 0 0, L_0x5578064bee60;  1 drivers
v0x5578064b9750_0 .net "a", 0 0, L_0x5578064be9d0;  alias, 1 drivers
v0x5578064b9810_0 .net "b", 0 0, L_0x5578064bf130;  alias, 1 drivers
v0x5578064b98e0_0 .net "c1", 0 0, L_0x5578064becf0;  1 drivers
v0x5578064b99a0_0 .net "c2", 0 0, L_0x5578064bed80;  1 drivers
v0x5578064b9ab0_0 .net "f", 0 0, L_0x5578064bebe0;  alias, 1 drivers
v0x5578064b9b70_0 .net "out", 0 0, L_0x5578064befb0;  alias, 1 drivers
S_0x5578064ba4d0 .scope module, "g2" "latch" 3 26, 3 11 0, S_0x5578064b8f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "out2"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "f"
    .port_info 4 /INPUT 1 "reset"
L_0x5578064bf230 .functor AND 1, L_0x5578064bf0c0, L_0x5578064bf2a0, C4<1>, C4<1>;
L_0x5578064bf2a0 .functor NOT 1, v0x5578064bc490_0, C4<0>, C4<0>, C4<0>;
L_0x5578064bf380 .functor OR 1, v0x5578064bc330_0, v0x5578064bc490_0, C4<0>, C4<0>;
L_0x5578064bf820 .functor NOT 1, L_0x5578064bf720, C4<0>, C4<0>, C4<0>;
L_0x5578064bf890 .functor NOT 1, RS_0x7f2171b826c8, C4<0>, C4<0>, C4<0>;
v0x5578064bafc0_0 .net *"_s1", 0 0, L_0x5578064bf2a0;  1 drivers
v0x5578064bb0c0_0 .net "a", 0 0, L_0x5578064bf0c0;  alias, 1 drivers
v0x5578064bb180_0 .net "c0", 0 0, L_0x5578064bf380;  1 drivers
v0x5578064bb280_0 .net "c1", 0 0, L_0x5578064bf230;  1 drivers
v0x5578064bb350_0 .net "c2", 0 0, L_0x5578064bf890;  1 drivers
v0x5578064bb440_0 .net "f", 0 0, v0x5578064bc330_0;  alias, 1 drivers
v0x5578064bb570_0 .net "out", 0 0, L_0x5578064bf720;  alias, 1 drivers
v0x5578064bb640_0 .net8 "out2", 0 0, RS_0x7f2171b826c8;  alias, 2 drivers
v0x5578064bb6e0_0 .net "reset", 0 0, v0x5578064bc490_0;  alias, 1 drivers
S_0x5578064ba6f0 .scope module, "g1" "mux" 3 15, 3 1 0, S_0x5578064ba4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "f"
L_0x5578064bf460 .functor AND 1, L_0x5578064bf230, L_0x5578064bf380, C4<1>, C4<1>;
L_0x5578064bf4f0 .functor AND 1, L_0x5578064bf890, L_0x5578064bf5d0, C4<1>, C4<1>;
L_0x5578064bf5d0 .functor NOT 1, L_0x5578064bf380, C4<0>, C4<0>, C4<0>;
L_0x5578064bf720 .functor OR 1, L_0x5578064bf460, L_0x5578064bf4f0, C4<0>, C4<0>;
v0x5578064ba960_0 .net *"_s2", 0 0, L_0x5578064bf5d0;  1 drivers
v0x5578064baa60_0 .net "a", 0 0, L_0x5578064bf230;  alias, 1 drivers
v0x5578064bab20_0 .net "b", 0 0, L_0x5578064bf890;  alias, 1 drivers
v0x5578064babf0_0 .net "c1", 0 0, L_0x5578064bf460;  1 drivers
v0x5578064bacb0_0 .net "c2", 0 0, L_0x5578064bf4f0;  1 drivers
v0x5578064badc0_0 .net "f", 0 0, L_0x5578064bf380;  alias, 1 drivers
v0x5578064bae80_0 .net "out", 0 0, L_0x5578064bf720;  alias, 1 drivers
    .scope S_0x55780648ad00;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "test_pseudo_random.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55780648ad00 {0 0 0};
    %vpi_call 2 13 "$display", "\012test pseudo_random\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5578064bc490_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5578064bc490_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55780648ad00;
T_1 ;
    %wait E_0x55780646adc0;
    %vpi_call 2 67 "$display", "<posedge>  clk_pseudo_random = %b   out_pseudo_random = %b   reset_pseudo_random = %b", v0x5578064bc330_0, v0x5578064bc3d0_0, v0x5578064bc490_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x55780648ad00;
T_2 ;
    %wait E_0x55780646b4a0;
    %vpi_call 2 71 "$display", "<reset>  clk_pseudo_random = %b   out_pseudo_random = %b   reset_pseudo_random = %b", v0x5578064bc330_0, v0x5578064bc3d0_0, v0x5578064bc490_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pseudo_random_tb.vt";
    "pseudo_random.v";
