Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 21 16:06:58 2016
| Host         : eecs-digital-02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file Oscilloscope_v1_control_sets_placed.rpt
| Design       : Oscilloscope_v1
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             251 |           91 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           10 |
| Yes          | No                    | No                     |             389 |          104 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             107 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------+---------------------------------+------------------+----------------+
|         Clock Signal        |              Enable Signal              |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------+---------------------------------+------------------+----------------+
|  ClockDivider/inst/clk_out1 | myed/state[4]_i_1_n_0                   | adcc/ready                      |                2 |              5 |
|  ClockDivider/inst/clk_out1 | myss/verticalShiftLeftFactor[4]_i_1_n_0 | nolabel_line97/btn1pulse        |                1 |              5 |
|  ClockDivider/inst/clk_out1 |                                         | mytls/pixel[11]_i_1_n_0         |                2 |              6 |
|  ClockDivider/inst/clk_out1 |                                         | myText/blankOut                 |                1 |              6 |
|  ClockDivider/inst/clk_out1 |                                         | myText/pixel[11]_i_1_n_0        |                1 |              6 |
|  ClockDivider/inst/clk_out1 | myss/samplePeriod[5]_i_1_n_0            | nolabel_line97/btn1pulse        |                2 |              6 |
|  ClockDivider/inst/clk_out1 | myss/triggerThreshold[11]_i_1_n_0       | nolabel_line97/btn1pulse        |                2 |              7 |
|  ClockDivider/inst/clk_out1 |                                         | myText/column[4]_i_1_n_0        |                4 |             10 |
|  ClockDivider/inst/clk_out1 |                                         | myXVGA/hreset                   |                2 |             11 |
|  ClockDivider/inst/clk_out1 | myXVGA/hreset                           | myXVGA/displayY0                |                4 |             11 |
|  ClockDivider/inst/clk_out1 | Buffer/pointer0[0]_i_1_n_0              |                                 |                3 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer/pointer1                         |                                 |                3 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer2/trigger_address0[11]_i_1_n_0    |                                 |                2 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer2/trigger_address1                |                                 |                3 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer2/pointer0[0]_i_1_n_0             |                                 |                3 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer2/pointer1                        |                                 |                3 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer/trigger_address1                 |                                 |                4 |             12 |
|  ClockDivider/inst/clk_out1 | Buffer/trigger_address0[11]_i_1_n_0     |                                 |                4 |             12 |
|  ClockDivider/inst/clk_out1 | myCurve2/address[11]_i_1_n_0            |                                 |                2 |             12 |
|  ClockDivider/inst/clk_out1 | myCurve/address[11]_i_1_n_0             |                                 |                4 |             12 |
|  ClockDivider/inst/clk_out1 | adcc/dataOut[11]_i_1_n_0                |                                 |                3 |             12 |
|  ClockDivider/inst/clk_out1 | XLXI_7/eoc_out                          | adcc/dataOut[11]_i_1_n_0        |                4 |             16 |
|  ClockDivider/inst/clk_out1 | myText/addressA[16]_i_1_n_0             |                                 |                8 |             17 |
|  ClockDivider/inst/clk_out1 | nolabel_line91/count                    | nolabel_line91/count[0]_i_1_n_0 |                5 |             19 |
|  ClockDivider/inst/clk_out1 | nolabel_line93/count                    | nolabel_line93/count[0]_i_1_n_0 |                5 |             19 |
|  ClockDivider/inst/clk_out1 | nolabel_line92/count                    | nolabel_line92/count[0]_i_1_n_0 |                5 |             19 |
|  ClockDivider/inst/clk_out1 | myed/intermediates[4][13]_i_1_n_0       |                                 |               15 |             69 |
|  ClockDivider/inst/clk_out1 | adcc/ready                              |                                 |               48 |            178 |
|  ClockDivider/inst/clk_out1 |                                         |                                 |               97 |            280 |
+-----------------------------+-----------------------------------------+---------------------------------+------------------+----------------+


