{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645560582619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645560582622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 22 17:09:42 2022 " "Processing started: Tue Feb 22 17:09:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645560582622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560582622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite -c de10_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560582623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645560583466 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "in_system_probe.qsys " "Elaborating Platform Designer system entity \"in_system_probe.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560593220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:09:56 Progress: Loading de10_lite/in_system_probe.qsys " "2022.02.22.17:09:56 Progress: Loading de10_lite/in_system_probe.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560596916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:09:57 Progress: Reading input file " "2022.02.22.17:09:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560597518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:09:57 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\] " "2022.02.22.17:09:57 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560597579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:09:58 Progress: Parameterizing module in_system_sources_probes_0 " "2022.02.22.17:09:58 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560598009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:09:58 Progress: Building connections " "2022.02.22.17:09:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560598011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:09:58 Progress: Parameterizing connections " "2022.02.22.17:09:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560598011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:09:58 Progress: Validating " "2022.02.22.17:09:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560598034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.22.17:09:58 Progress: Done reading input file " "2022.02.22.17:09:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560598558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_probe: Generating in_system_probe \"in_system_probe\" for QUARTUS_SYNTH " "In_system_probe: Generating in_system_probe \"in_system_probe\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560599921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"in_system_probe\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"in_system_probe\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560600648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_probe: Done \"in_system_probe\" with 2 modules, 2 files " "In_system_probe: Done \"in_system_probe\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560600648 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "in_system_probe.qsys " "Finished elaborating Platform Designer system entity \"in_system_probe.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560601428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dig_filt-RTL " "Found design unit 1: dig_filt-RTL" {  } { { "../../dig_filt.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602630 ""} { "Info" "ISGN_ENTITY_NAME" "1 dig_filt " "Found entity 1: dig_filt" {  } { { "../../dig_filt.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/dig_filt.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_displays-rtl " "Found design unit 1: led_displays-rtl" {  } { { "../../../gpio/led_displays.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602671 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_displays " "Found entity 1: led_displays" {  } { { "../../../gpio/led_displays.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/led_displays.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/peripherals/gpio/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/gpio/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-RTL " "Found design unit 1: gpio-RTL" {  } { { "../../../gpio/gpio.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/gpio.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602693 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "../../../gpio/gpio.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/gpio/gpio.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/m/quick_clz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/quick_clz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quick_clz-RTL " "Found design unit 1: quick_clz-RTL" {  } { { "../../../../alu/m/quick_clz.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_clz.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602698 ""} { "Info" "ISGN_ENTITY_NAME" "1 quick_clz " "Found entity 1: quick_clz" {  } { { "../../../../alu/m/quick_clz.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_clz.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/m/division_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/division_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division_functions " "Found design unit 1: division_functions" {  } { { "../../../../alu/m/division_functions.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/division_functions.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602719 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 division_functions-body " "Found design unit 2: division_functions-body" {  } { { "../../../../alu/m/division_functions.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/division_functions.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/m/quick_naive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/quick_naive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quick_naive-behave " "Found design unit 1: quick_naive-behave" {  } { { "../../../../alu/m/quick_naive.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_naive.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602723 ""} { "Info" "ISGN_ENTITY_NAME" "1 quick_naive " "Found entity 1: quick_naive" {  } { { "../../../../alu/m/quick_naive.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/quick_naive.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/periphdatabusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/periphdatabusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periphdatabusmux-RTL " "Found design unit 1: periphdatabusmux-RTL" {  } { { "../../../../memory/periphdatabusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/periphdatabusmux.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602737 ""} { "Info" "ISGN_ENTITY_NAME" "1 periphdatabusmux " "Found entity 1: periphdatabusmux" {  } { { "../../../../memory/periphdatabusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/periphdatabusmux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/peripherals/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/peripherals/timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-RTL " "Found design unit 1: Timer-RTL" {  } { { "../../../timer/Timer.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/timer/Timer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602748 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../../../timer/Timer.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/timer/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/core/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/core/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csr-RTL " "Found design unit 1: csr-RTL" {  } { { "../../../../core/csr.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/csr.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602755 ""} { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "../../../../core/csr.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/csr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/registers/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/registers/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-RTL " "Found design unit 1: register_file-RTL" {  } { { "../../../../registers/register_file.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/registers/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602762 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../../../registers/register_file.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/registers/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/instructionbusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/instructionbusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionbusmux-RTL " "Found design unit 1: instructionbusmux-RTL" {  } { { "../../../../memory/instructionbusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/instructionbusmux.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602768 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionbusmux " "Found entity 1: instructionbusmux" {  } { { "../../../../memory/instructionbusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/instructionbusmux.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/iodatabusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/iodatabusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iodatabusmux-RTL " "Found design unit 1: iodatabusmux-RTL" {  } { { "../../../../memory/iodatabusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iodatabusmux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602772 ""} { "Info" "ISGN_ENTITY_NAME" "1 iodatabusmux " "Found entity 1: iodatabusmux" {  } { { "../../../../memory/iodatabusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iodatabusmux.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/databusmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/databusmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 databusmux-RTL " "Found design unit 1: databusmux-RTL" {  } { { "../../../../memory/databusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/databusmux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602795 ""} { "Info" "ISGN_ENTITY_NAME" "1 databusmux " "Found entity 1: databusmux" {  } { { "../../../../memory/databusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/databusmux.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/iram_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/iram_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_quartus-SYN " "Found design unit 1: iram_quartus-SYN" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602800 ""} { "Info" "ISGN_ENTITY_NAME" "1 iram_quartus " "Found entity 1: iram_quartus" {  } { { "../../../../memory/iram_quartus.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iram_quartus.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/memory/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/memory/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-RTL " "Found design unit 1: dmemory-RTL" {  } { { "../../../../memory/dmemory.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/dmemory.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602804 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../../../../memory/dmemory.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/dmemory.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/decoder/iregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/decoder/iregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iregister-RTL " "Found design unit 1: iregister-RTL" {  } { { "../../../../decoder/iregister.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/iregister.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602807 ""} { "Info" "ISGN_ENTITY_NAME" "1 iregister " "Found entity 1: iregister" {  } { { "../../../../decoder/iregister.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/iregister.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/decoder/decoder_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/decoder/decoder_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_types " "Found design unit 1: decoder_types" {  } { { "../../../../decoder/decoder_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder_types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602811 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_types-body " "Found design unit 2: decoder_types-body" {  } { { "../../../../decoder/decoder_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder_types.vhd" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "../../../../decoder/decoder.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602815 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../../../decoder/decoder.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/decoder/decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/core/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/core/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-RTL " "Found design unit 1: core-RTL" {  } { { "../../../../core/core.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602819 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../../../core/core.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/core/core.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/m/m_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/m_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M_types " "Found design unit 1: M_types" {  } { { "../../../../alu/m/M_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602822 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 M_types-body " "Found design unit 2: M_types-body" {  } { { "../../../../alu/m/M_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M_types.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/m/m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/m/m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M-RTL " "Found design unit 1: M-RTL" {  } { { "../../../../alu/m/M.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602827 ""} { "Info" "ISGN_ENTITY_NAME" "1 M " "Found entity 1: M" {  } { { "../../../../alu/m/M.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/m/M.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/alu_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/alu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_types " "Found design unit 1: alu_types" {  } { { "../../../../alu/alu_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602829 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_types-body " "Found design unit 2: alu_types-body" {  } { { "../../../../alu/alu_types.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu_types.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carol/documents/pld/pld/riscv-multicycle/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/carol/documents/pld/pld/riscv-multicycle/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-RTL " "Found design unit 1: ULA-RTL" {  } { { "../../../../alu/alu.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602832 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../../../../alu/alu.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602835 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602837 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_system_probe/in_system_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/in_system_probe/in_system_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_system_probe " "Found entity 1: in_system_probe" {  } { { "db/ip/in_system_probe/in_system_probe.v" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/in_system_probe.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/in_system_probe/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/in_system_probe/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/in_system_probe/submodules/altsource_probe_top.v" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/db/ip/in_system_probe/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645560602860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560602860 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ddata_r_stepmot de0_lite.vhd(255) " "VHDL error at de0_lite.vhd(255): formal port or parameter \"ddata_r_stepmot\" must have actual or default value" {  } { { "de0_lite.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/peripherals/dig_filt/sint/de10_lite/de0_lite.vhd" 255 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1645560602876 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ddata_r_stepmot iodatabusmux.vhd(23) " "HDL error at iodatabusmux.vhd(23): see declaration for object \"ddata_r_stepmot\"" {  } { { "../../../../memory/iodatabusmux.vhd" "" { Text "D:/Users/carol/Documents/PLD/pld/riscv-multicycle/memory/iodatabusmux.vhd" 23 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645560602876 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645560603159 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 22 17:10:03 2022 " "Processing ended: Tue Feb 22 17:10:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645560603159 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645560603159 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645560603159 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560603159 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645560603874 ""}
