$date
	Thu Mar 06 23:31:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module converter_tb $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ w $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' C $end
$var reg 1 ( D $end
$var integer 32 ) i [31:0] $end
$scope module DUT $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ w $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
0(
0'
0&
0%
0$
0#
1"
1!
$end
#10
0!
0"
1#
1(
b1 )
#20
1!
1'
0(
b10 )
#30
0!
1"
1(
b11 )
#40
1!
1&
0'
0(
b100 )
#50
0!
0"
0#
1$
1(
b101 )
#60
1!
1'
0(
b110 )
#70
0!
1"
1(
b111 )
#80
1!
1%
0&
0'
0(
b1000 )
#90
0!
0"
1#
1(
b1001 )
#100
b1010 )
