`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: ControlUnit
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: RISC-V Instruction Decoder
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½å’ŒæŽ¥å£è¯´ï¿???
    //ControlUnit       æ˜¯æœ¬CPUçš„æŒ‡ä»¤è¯‘ç å™¨ï¼Œç»„åˆï¿½?ï¿½è¾‘ç”µè·¯
//è¾“å…¥
    // Op               æ˜¯æŒ‡ä»¤çš„æ“ä½œç éƒ¨ï¿???
    // Fn3              æ˜¯æŒ‡ä»¤çš„func3éƒ¨åˆ†
    // Fn7              æ˜¯æŒ‡ä»¤çš„func7éƒ¨åˆ†
//è¾“å‡º
    // JalD==1          è¡¨ç¤ºJalæŒ‡ä»¤åˆ°è¾¾IDè¯‘ç é˜¶æ®µ
    // JalrD==1         è¡¨ç¤ºJalræŒ‡ä»¤åˆ°è¾¾IDè¯‘ç é˜¶æ®µ
    // RegWriteD        è¡¨ç¤ºIDé˜¶æ®µçš„æŒ‡ä»¤å¯¹åº”çš„å¯„å­˜å™¨å†™å…¥æ¨¡ï¿???
    // MemToRegD==1     è¡¨ç¤ºIDé˜¶æ®µçš„æŒ‡ä»¤éœ€è¦å°†data memoryè¯»å–çš„ï¿½?ï¿½å†™å…¥å¯„å­˜å™¨,
    // MemWriteD        ï¿???4bitï¼Œé‡‡ç”¨ç‹¬çƒ­ç æ ¼å¼ï¼Œå¯¹äºŽdata memoryï¿???32bitå­—æŒ‰byteè¿›è¡Œå†™å…¥,MemWriteD=0001è¡¨ç¤ºåªå†™å…¥æœ€ï¿???1ä¸ªbyteï¼Œå’Œxilinx bramçš„æŽ¥å£ç±»ï¿???
    // LoadNpcD==1      è¡¨ç¤ºå°†NextPCè¾“å‡ºåˆ°ResultM
    // RegReadD         è¡¨ç¤ºA1å’ŒA2å¯¹åº”çš„å¯„å­˜å™¨å€¼æ˜¯å¦è¢«ä½¿ç”¨åˆ°äº†ï¼Œç”¨äºŽforwardçš„å¤„ï¿???
    // BranchTypeD      è¡¨ç¤ºä¸åŒçš„åˆ†æ”¯ç±»åž‹ï¼Œï¿???æœ‰ç±»åž‹å®šä¹‰åœ¨Parameters.vï¿???
    // AluContrlD       è¡¨ç¤ºä¸åŒçš„ALUè®¡ç®—åŠŸèƒ½ï¼Œæ‰€æœ‰ç±»åž‹å®šä¹‰åœ¨Parameters.vï¿???
    // AluSrc2D         è¡¨ç¤ºAluè¾“å…¥ï¿???2çš„ï¿½?ï¿½æ‹©
    // AluSrc1D         è¡¨ç¤ºAluè¾“å…¥ï¿???1çš„ï¿½?ï¿½æ‹©
    // ImmType          è¡¨ç¤ºæŒ‡ä»¤çš„ç«‹å³æ•°æ ¼å¼
//å®žéªŒè¦æ±‚  
    //è¡¥å…¨æ¨¡å—  

`include "Parameters.v"   
module ControlUnit(
    input wire [6:0] Op,
    input wire [2:0] Fn3,
    input wire [6:0] Fn7,
    output wire JalD,
    output wire JalrD,
    output reg [2:0] RegWriteD,
    output wire MemToRegD,
    output reg [3:0] MemWriteD,
    output wire LoadNpcD,
    output reg [1:0] RegReadD,
    output reg [2:0] BranchTypeD,
    output reg [3:0] AluContrlD,
    output wire [1:0] AluSrc2D,
    output wire AluSrc1D,
    output reg [2:0] ImmType,
    output wire CSR_writeD,
    output reg CSR_imm_regD      
    ); 
    // è¯·è¡¥å…¨æ­¤å¤„ä»£ï¿???
    assign JalD = (Op == `J_JAL) ? 1'b1: 1'b0;
    assign JalrD = (Op == `J_JALR) ? 1'b1 : 1'b0;
    assign LoadNpcD = (Op == `J_JAL || Op == `J_JALR) ? 1'b1 : 1'b0;
    assign MemToRegD = (Op == `I_LOAD) ? 1'b1 : 1'b0;
    assign AluSrc1D = (Op == `U_AUIPC) ? 1'b1 : 1'b0;
    assign AluSrc2D = (Op == `R_TYPE || Op == `B_TYPE) ? 2'b00 : 2'b10;
    assign CSR_writeD = (Op == `CSR) ? 1'b1 : 1'b0;
    always @(*)
    begin
        CSR_imm_regD = 1'b0;  //é€‰æ‹©rs
        case(Op)
            `R_TYPE:
            begin
                RegWriteD = 3'b011;     
                MemWriteD = 4'b0000;
                RegReadD = 2'b11;
                ImmType = `RTYPE;
                BranchTypeD = 3'b0;
                //ADD,SUB,XOR,OR,AND,...alucontrol
                if(Fn3 == 3'b000)   //add or sub
                begin
                    if(Fn7 == 7'b0000000)     //add
                    begin
                        AluContrlD = `ADD;
                    end
                    else if(Fn7 == 7'b0100000)    //sub
                    begin
                        AluContrlD = `SUB;
                    end
                    else
                    begin
                        AluContrlD = 4'b0;
                        RegWriteD = 3'b0;
                    end
                end
                else if(Fn3 == 3'b001) //SLL
                begin
                    AluContrlD = `SLL; 
                end
                else if(Fn3 == 3'b010)  //SLT
                begin
                    AluContrlD = `SLT;
                end
                else if(Fn3 == 3'b011)  //SLTU
                begin
                    AluContrlD = `SLTU;
                end
                else if(Fn3 == 3'b100)  //XOR
                begin
                    AluContrlD = `XOR;
                end
                else if(Fn3 == 3'b101)  //SRL or SRA
                begin
                    if(Fn7 == 7'b0000000)
                    begin
                        AluContrlD = `SRL;
                    end
                    else if(Fn7 == 7'b0100000)
                    begin
                        AluContrlD = `SRA;
                    end
                    else
                    begin
                        AluContrlD = 4'b0;
                        RegWriteD = 3'b0;
                    end
                end
                else if(Fn3 == 3'b110)  //OR
                begin
                    AluContrlD = `OR;
                end
                else if(Fn3 == 3'b111)  //AND
                begin
                    AluContrlD = `AND;
                end
            
            end
            `I_LOAD:
            begin
                MemWriteD = 4'b0000;
                RegReadD = 2'b10;
                ImmType = `ITYPE;
                AluContrlD = `ADD;
                BranchTypeD = 3'b0;
                //LW,LH,LB,LBU,LHU regwite
                if(Fn3 == 3'b000)   //LB
                begin
                    RegWriteD = `LB;
                end
                else if(Fn3 == 3'b001)  //LH
                begin
                    RegWriteD = `LH;
                end
                else if(Fn3 == 3'b010)  //LW
                begin
                    RegWriteD = `LW;
                end
                else if(Fn3 == 3'b100)  //LBU
                begin
                    RegWriteD = `LBU;
                end
                else if(Fn3 == 3'b101)  //LHU
                begin
                    RegWriteD = `LHU;
                end
                else
                begin
                    RegWriteD = `NOREGWRITE;
                end
            end
            `I_ARI:
            begin
                RegWriteD = 3'b011;
                MemWriteD = 4'b0000;
                RegReadD = 2'b10;
                ImmType = `ITYPE;
                BranchTypeD = 3'b0;
                //addi,xori... alucontrol
                if(Fn3 == 3'b000)   //addi
                begin
                    AluContrlD = `ADD;
                end
                else if(Fn3 == 3'b001)  //SLLI
                begin
                    AluContrlD = `SLL;
                end
                else if(Fn3 == 3'b010)  //SLTI
                begin
                    AluContrlD = `SLT;
                end
                else if(Fn3 == 3'b011)  //SLTIU
                begin
                    AluContrlD = `SLTU;
                end
                else if(Fn3 == 3'b100)  //XORI
                begin
                    AluContrlD = `XOR;
                end
                else if(Fn3 == 3'b101)  //SRLI or SRAI
                begin
                    if(Fn7 == 7'b0000000)
                    begin
                        AluContrlD = `SRL;
                    end
                    else if(Fn7 == 7'b0100000)
                    begin
                        AluContrlD = `SRA;
                    end
                    else
                    begin
                        AluContrlD = 4'b0;
                        RegWriteD = 3'b0;
                    end
                end
                else if(Fn3 == 3'b110)  //ORI
                begin
                    AluContrlD = `OR;
                end
                else if(Fn3 == 3'b111)  //ANDI
                begin
                    AluContrlD = `AND;
                end
                else
                begin
                    AluContrlD = 4'b0;
                    RegWriteD = 3'b0;
                end
            end
            `S_TYPE:
            begin
                RegWriteD = 3'b000;
                RegReadD = 2'b11;
                ImmType = `STYPE;
                AluContrlD = `ADD;
                BranchTypeD = 3'b0;
                //SW,SH,SB,memwrite
                if(Fn3 == 3'b000)   //SB
                begin
                    MemWriteD = 4'b0001;
                end
                else if(Fn3 == 3'b001)  //SH
                begin
                    MemWriteD = 4'b0011;
                end
                else if(Fn3 == 3'b010)  //SW
                begin
                    MemWriteD = 4'b1111;
                end
                else
                begin
                    MemWriteD = 4'b0000;
                end
            end
            `B_TYPE:
            begin
                RegWriteD = 3'b000;
                MemWriteD = 4'b0000;
                RegReadD = 2'b11;
                ImmType = `BTYPE;
                AluContrlD = 4'b0;  
                //branchtype bne beq bge...
                if(Fn3 == 3'b000)   //BEQ
                begin
                    BranchTypeD = `BEQ;
                end
                else if(Fn3 == 3'b001)  //BNE
                begin
                    BranchTypeD = `BNE;
                end
                else if(Fn3 == 3'b100)  //BLT
                begin
                    BranchTypeD = `BLT;
                end
                else if(Fn3 == 3'b101)  //BGE
                begin
                    BranchTypeD = `BGE;
                end
                else if(Fn3 == 3'b110)  //BLTU
                begin
                    BranchTypeD = `BLTU;
                end
                else if(Fn3 == 3'b111)  //BGEU
                begin
                    BranchTypeD = `BGEU;
                end
                else
                begin
                    BranchTypeD = `NOBRANCH;
                end

            end
            `U_LUI: //imm -> rd
            begin
                RegWriteD = 3'b011;
                MemWriteD = 4'b0000;
                RegReadD = 2'b00; 
                BranchTypeD = 3'b0;
                ImmType = `UTYPE;
                AluContrlD = `LUI;
            end
            `U_AUIPC:   //PC + imm -> rd
            begin
                RegWriteD = 3'b011;
                MemWriteD = 4'b0000;
                RegReadD = 2'b00;
                AluContrlD = `ADD;
                BranchTypeD = 3'b0;
                ImmType = `UTYPE;
            end
            `J_JAL:
            begin
                RegWriteD = 3'b011; //è¿”å›žåœ°å€->rd
                MemWriteD = 4'b0000;
                RegReadD = 2'b00;
                AluContrlD = 4'b0;
                BranchTypeD = 3'b0;
                ImmType = `JTYPE;
            end
            `J_JALR:
            begin
                RegWriteD = 3'b011; //è¿”å›žåœ°å€ -> rd
                MemWriteD = 4'b0000;
                RegReadD = 2'b10;
                AluContrlD = `ADD;
                BranchTypeD = 3'b0;
                ImmType = `ITYPE;
            end
            `CSR:
            begin
                RegWriteD = 3'b011; //csr -> rd
                MemWriteD = 4'b0000;
                BranchTypeD = 3'b0;
                ImmType = 0;
                CSR_imm_regD = 1'b0;
                if(Fn3 == `CSRRW) //CSRRW
                begin    
                    RegReadD = 2'b10;   //rs1 -> csr
                    AluContrlD = `OP1;            
                end
                else if(Fn3 == `CSRRS)    //CSRRS
                begin
                    RegReadD = 2'b10;
                    AluContrlD = `OR;
                end
                else if(Fn3 == `CSRRC)    //CSRRC
                begin
                    RegReadD = 2'b10;
                    AluContrlD = `NAND;
                end
                else if(Fn3 == `CSRRWI)    //CSRRWI
                begin
                    RegReadD = 2'b00;
                    AluContrlD = `OP1;
                    CSR_imm_regD = 1'b1;
                end
                else if(Fn3 == `CSRRSI)    //CSRRSI
                begin
                    RegReadD = 2'b00;
                    AluContrlD = `OR;
                    CSR_imm_regD = 1'b1;
                end
                else if(Fn3 == `CSRRCI)    //CSRRCI
                begin
                    RegReadD = 2'b00;
                    AluContrlD = `NAND;
                    CSR_imm_regD = 1'b1;
                end
                else
                begin
                    RegReadD = 2'b00;
                    AluContrlD = 0;
                end
            end
            default:
            begin
                RegWriteD = 3'b000;
                MemWriteD = 4'b0000;
                RegReadD = 2'b00;
                AluContrlD = 4'b0;
                BranchTypeD = 3'b0;
                ImmType = `RTYPE;
            end
        endcase
        
    end

endmodule

