* Z:\mnt\design.r\spice\examples\3626.asc
V1 IN 0 12
R1 N006 0 324K
C3 N002 N003 .1µ
L1 N003 OUT 2.2µ Rser=5m
R2 OUT N004 115K
R3 N004 0 25.5K
C5 OUT 0 47µ V=6.3 Irms=0 Rser=0.002 Lser=0 mfg="TDK" pn="C4532X5ROJ47@M" type="X5R"
Rload OUT 0 1.32
XU1 N002 N001 OUT MP_01 MP_02 0 N001 N005 N001 N004 N001 N006 IN IN IN MP_03 N001 NC_04 N003 MP_05 0 LTC3626
C6 0 N001 2.2µ
C1 OUT N004 22p
C2 N005 0 1µ Rpar=5.1K
.tran 1m startup
.lib LTC3626.sub
.backanno
.end
