// Seed: 1677971022
module automatic module_0 #(
    parameter id_1 = 32'd66,
    parameter id_2 = 32'd58
) (
    _id_1
);
  output wire _id_1;
  logic _id_2 = -1;
  wire [1 'h0 >=  -1  +  -1 : 1] id_3[id_1 : (  id_2  )], id_4, id_5, id_6;
  assign module_1.id_0 = 0;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd58,
    parameter id_4 = 32'd68,
    parameter id_7 = 32'd81
) (
    input wor   id_0,
    input tri0  id_1,
    input uwire id_2,
    input tri0  _id_3,
    input wire  _id_4
);
  parameter id_6 = 1;
  parameter byte id_7 = -1'h0;
  module_0 modCall_1 (id_7);
  logic [7:0][id_7  &&  ~  id_3  +  -1 'b0 : id_4] id_8, id_9;
  wire id_10;
  ;
endmodule
