static int F_1 ( unsigned int V_1 )\r\n{\r\nint V_2 ;\r\nunsigned int V_3 = V_4 / 1000 ;\r\nV_2 = ( V_1 > V_3 ) ? V_1 - V_3 : V_3 - V_1 ;\r\nreturn V_2 < 5 ;\r\n}\r\nstatic int F_2 ( void )\r\n{\r\nstruct V_5 * V_6 = & F_3 ( 0 ) ;\r\nunsigned int V_7 , V_8 , V_9 , V_10 , V_11 ;\r\nif ( ! F_4 ( V_12 ) )\r\nreturn 0 ;\r\nV_7 = F_5 ( 0x80000000 ) ;\r\nif ( V_7 < 0x80000007 ) {\r\n#ifdef F_6\r\nF_7 (KERN_INFO PFX L_1 ) ;\r\n#endif\r\nreturn 0 ;\r\n}\r\nif ( ( V_6 -> V_13 == 6 ) && ( V_6 -> V_14 == 0 ) ) {\r\nF_7 (KERN_INFO PFX L_2\r\nL_3 ) ;\r\nV_15 = 1 ;\r\n}\r\nF_8 ( 0x80000007 , & V_8 , & V_9 , & V_10 , & V_11 ) ;\r\nif ( ! ( V_11 & ( 1 << 1 | 1 << 2 ) ) )\r\nreturn 0 ;\r\nF_7 (KERN_INFO PFX L_4 ) ;\r\nif ( V_11 & 1 << 1 ) {\r\nF_7 ( L_5 ) ;\r\nV_16 = 1 ;\r\n}\r\nif ( ( V_11 & ( 1 << 1 | 1 << 2 ) ) == 0x6 )\r\nF_7 ( L_6 ) ;\r\nif ( V_11 & 1 << 2 ) {\r\nF_7 ( L_7 ) ;\r\nV_17 = 1 ;\r\n}\r\nF_7 ( L_8 ) ;\r\nreturn 1 ;\r\n}\r\nstatic void F_9 ( unsigned int V_18 )\r\n{\r\nV_19 [ V_18 ] . V_20 = V_21 ;\r\n}\r\nstatic int F_10 ( unsigned char * V_22 )\r\n{\r\nunsigned int V_23 ;\r\nunsigned int V_24 ;\r\nT_1 V_25 , V_26 ;\r\nV_19 = F_11 ( ( sizeof( * V_19 ) *\r\n( V_27 + 1 ) ) , V_28 ) ;\r\nif ( ! V_19 )\r\nreturn - V_29 ;\r\nfor ( V_23 = 0 ; V_23 < V_27 ; V_23 ++ ) {\r\nV_25 = * V_22 ++ ;\r\nV_19 [ V_23 ] . V_20 = ( V_4 * V_30 [ V_25 ] ) / 10 ;\r\nV_19 [ V_23 ] . V_31 = V_25 ;\r\nV_24 = V_19 [ V_23 ] . V_20 ;\r\nif ( ( V_30 [ V_25 ] % 10 ) == 5 ) {\r\n#ifdef F_12\r\nif ( V_15 == 1 )\r\nF_9 ( V_23 ) ;\r\n#endif\r\n}\r\nif ( V_24 < V_32 )\r\nV_32 = V_24 ;\r\nif ( V_24 > V_33 )\r\nV_33 = V_24 ;\r\nV_26 = * V_22 ++ ;\r\nV_19 [ V_23 ] . V_31 |= ( V_26 << 8 ) ;\r\nF_13 ( L_9\r\nL_10 , V_25 , V_30 [ V_25 ] / 10 ,\r\nV_30 [ V_25 ] % 10 , V_24 / 1000 , V_26 ,\r\nV_34 [ V_26 ] / 1000 ,\r\nV_34 [ V_26 ] % 1000 ) ;\r\n}\r\nV_19 [ V_27 ] . V_20 = V_35 ;\r\nV_19 [ V_27 ] . V_31 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_14 ( int V_25 )\r\n{\r\nunion V_36 V_37 ;\r\nF_15 ( V_38 , V_37 . V_39 ) ;\r\nif ( V_37 . V_40 . V_41 != V_25 ) {\r\nV_37 . V_40 . V_42 = V_43 ;\r\nV_37 . V_40 . V_41 = V_25 ;\r\nV_37 . V_40 . V_44 = 0 ;\r\nV_37 . V_40 . V_45 = 1 ;\r\nF_16 ( V_38 , V_37 . V_39 ) ;\r\n}\r\n}\r\nstatic void F_17 ( int V_26 )\r\n{\r\nunion V_36 V_37 ;\r\nF_15 ( V_38 , V_37 . V_39 ) ;\r\nif ( V_37 . V_40 . V_46 != V_26 ) {\r\nV_37 . V_40 . V_42 = V_43 ;\r\nV_37 . V_40 . V_46 = V_26 ;\r\nV_37 . V_40 . V_45 = 0 ;\r\nV_37 . V_40 . V_44 = 1 ;\r\nF_16 ( V_38 , V_37 . V_39 ) ;\r\n}\r\n}\r\nstatic int F_18 ( struct V_47 * V_48 , unsigned int V_49 )\r\n{\r\nT_1 V_25 , V_26 ;\r\nstruct V_50 V_51 ;\r\nunion V_52 V_53 ;\r\nint V_54 ;\r\nV_25 = V_19 [ V_49 ] . V_31 & 0xFF ;\r\nV_26 = ( V_19 [ V_49 ] . V_31 & 0xFF00 ) >> 8 ;\r\nF_15 ( V_55 , V_53 . V_39 ) ;\r\nV_54 = V_53 . V_40 . V_56 ;\r\nV_51 . V_57 = V_4 * V_30 [ V_54 ] / 10 ;\r\nV_51 . V_58 = V_19 [ V_49 ] . V_20 ;\r\nF_19 ( V_48 , & V_51 , V_59 ) ;\r\nif ( V_15 == 1 )\r\nF_20 () ;\r\nif ( V_51 . V_57 > V_51 . V_58 ) {\r\nF_14 ( V_25 ) ;\r\nF_17 ( V_26 ) ;\r\n} else {\r\nF_17 ( V_26 ) ;\r\nF_14 ( V_25 ) ;\r\n}\r\nif ( V_15 == 1 )\r\nF_21 () ;\r\nF_19 ( V_48 , & V_51 , V_60 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_22 ( void )\r\n{\r\nint V_61 ;\r\nint V_62 = 0 ;\r\nunion V_63 V_64 ;\r\nif ( V_65 != NULL && V_19 != NULL ) {\r\nV_62 = - V_66 ;\r\ngoto V_67;\r\n}\r\nV_65 = F_11 ( sizeof( * V_65 ) , V_28 ) ;\r\nif ( ! V_65 ) {\r\nV_62 = - V_29 ;\r\ngoto V_67;\r\n}\r\nif ( ! F_23 ( & V_65 -> V_68 ,\r\nV_28 ) ) {\r\nV_62 = - V_29 ;\r\ngoto V_69;\r\n}\r\nif ( F_24 ( V_65 , 0 ) ) {\r\nV_62 = - V_70 ;\r\ngoto V_71;\r\n}\r\nif ( V_65 -> V_72 . V_73 !=\r\nV_74 ) {\r\nV_62 = - V_75 ;\r\ngoto V_76;\r\n}\r\nif ( V_65 -> V_77 . V_73 !=\r\nV_74 ) {\r\nV_62 = - V_75 ;\r\ngoto V_76;\r\n}\r\nV_27 = V_65 -> V_78 ;\r\nif ( V_27 < 2 ) {\r\nV_62 = - V_75 ;\r\ngoto V_76;\r\n}\r\nV_19 = F_11 ( ( sizeof( * V_19 ) *\r\n( V_27 + 1 ) ) , V_28 ) ;\r\nif ( ! V_19 ) {\r\nV_62 = - V_29 ;\r\ngoto V_76;\r\n}\r\nV_64 . V_39 = ( unsigned long ) V_65 -> V_79 [ 0 ] . V_80 ;\r\nfor ( V_61 = 0 ; V_61 < V_27 ; V_61 ++ ) {\r\nT_1 V_25 , V_26 ;\r\nstruct V_81 * V_82 =\r\n& V_65 -> V_79 [ V_61 ] ;\r\nunsigned int V_24 , V_83 ;\r\nV_64 . V_39 = ( unsigned long ) V_82 -> V_80 ;\r\nF_13 ( L_11 ,\r\nV_61 ,\r\n( V_84 ) V_82 -> V_85 ,\r\n( V_84 ) V_82 -> V_86 ,\r\n( V_84 ) V_82 -> V_87 ,\r\n( V_84 ) V_82 -> V_80 ,\r\nV_64 . V_40 . V_88 ) ;\r\nV_26 = V_64 . V_40 . V_26 ;\r\nV_25 = V_64 . V_40 . V_25 ;\r\nV_19 [ V_61 ] . V_20 = V_4 * V_30 [ V_25 ] / 10 ;\r\nV_19 [ V_61 ] . V_31 = V_25 ;\r\nV_19 [ V_61 ] . V_31 |= ( V_26 << 8 ) ;\r\nV_24 = V_19 [ V_61 ] . V_20 ;\r\nV_83 = V_24 / 1000 ;\r\nif ( V_24 % 1000 > 0 )\r\nV_83 ++ ;\r\nif ( ( V_30 [ V_25 ] % 10 ) == 5 ) {\r\nif ( V_15 == 1 )\r\nF_9 ( V_61 ) ;\r\n}\r\nF_13 ( L_9\r\nL_10 , V_25 , V_30 [ V_25 ] / 10 ,\r\nV_30 [ V_25 ] % 10 , V_83 , V_26 ,\r\nV_34 [ V_26 ] / 1000 ,\r\nV_34 [ V_26 ] % 1000 ) ;\r\nif ( V_82 -> V_85 != V_83 ) {\r\nV_82 -> V_85 = V_83 ;\r\nF_13 ( L_12 ,\r\nV_83 ) ;\r\n}\r\nif ( V_43 < V_64 . V_40 . V_88 )\r\nV_43 = V_64 . V_40 . V_88 ;\r\nif ( V_24 < V_32 )\r\nV_32 = V_24 ;\r\nif ( V_24 > V_33 )\r\nV_33 = V_24 ;\r\n}\r\nV_19 [ V_61 ] . V_20 = V_35 ;\r\nV_19 [ V_61 ] . V_31 = 0 ;\r\nF_25 ( V_89 ) ;\r\nreturn 0 ;\r\nV_76:\r\nF_26 ( V_65 , 0 ) ;\r\nV_71:\r\nF_27 ( V_65 -> V_68 ) ;\r\nV_69:\r\nF_28 ( V_65 ) ;\r\nV_67:\r\nF_7 (KERN_WARNING PFX L_13\r\nL_14 ) ;\r\nV_65 = NULL ;\r\nreturn V_62 ;\r\n}\r\nstatic int F_22 ( void )\r\n{\r\nF_7 (KERN_INFO PFX L_15\r\nL_16 ) ;\r\nreturn - V_66 ;\r\n}\r\nstatic void F_29 ( struct V_90 * V_22 , unsigned int V_23 )\r\n{\r\nF_13 ( L_17 , V_23 , V_22 ) ;\r\nF_13 ( L_18 ,\r\nV_22 -> F_8 , V_22 -> V_1 , V_22 -> V_91 , V_22 -> V_92 ) ;\r\n}\r\nstatic int F_30 ( int V_91 , int V_92 )\r\n{\r\nstruct V_93 * V_94 ;\r\nstruct V_90 * V_22 ;\r\nunsigned int V_61 , V_23 ;\r\nunsigned char * V_95 ;\r\nunsigned int V_96 ;\r\nunsigned int V_97 ;\r\nV_96 = F_5 ( 0x80000001 ) ;\r\nfor ( V_61 = 0xC0000 ; V_61 < 0xffff0 ; V_61 += 16 ) {\r\nV_95 = F_31 ( V_61 ) ;\r\nif ( memcmp ( V_95 , L_19 , 10 ) == 0 ) {\r\nF_13 ( L_20 , V_95 ) ;\r\nV_94 = (struct V_93 * ) V_95 ;\r\nF_13 ( L_21 , V_94 -> V_98 ) ;\r\nif ( V_94 -> V_98 != 0x12 ) {\r\nF_7 (KERN_INFO PFX L_22\r\nL_23 ) ;\r\nreturn - V_75 ;\r\n}\r\nF_13 ( L_24 , V_94 -> V_99 ) ;\r\nif ( ( V_94 -> V_99 & 1 ) == 0 )\r\nF_13 ( L_25 ) ;\r\nelse\r\nF_13 ( L_26 ) ;\r\nV_43 = V_94 -> V_100 ;\r\nif ( V_43 < 100 ) {\r\nF_7 (KERN_INFO PFX L_27\r\nL_28\r\nL_29\r\nL_30 , latency) ;\r\nV_43 = 100 ;\r\n}\r\nF_13 ( L_31 ,\r\nV_94 -> V_100 ) ;\r\nF_13 ( L_32\r\nL_33 ,\r\nV_94 -> V_101 ) ;\r\nV_95 += sizeof( * V_94 ) ;\r\nV_22 = (struct V_90 * ) V_95 ;\r\nfor ( V_23 = 0 ; V_23 < V_94 -> V_101 ; V_23 ++ ) {\r\nV_22 = (struct V_90 * ) V_95 ;\r\nV_27 = V_22 -> V_102 ;\r\nif ( ( V_96 == V_22 -> F_8 ) &&\r\nF_1 ( V_22 -> V_1 ) &&\r\n( V_91 == V_22 -> V_91 ) &&\r\n( V_92 == V_22 -> V_92 ) ) {\r\nF_29 ( V_22 , V_23 ) ;\r\nV_95 = ( char * ) V_22 + sizeof( * V_22 ) ;\r\nV_97 = F_10 ( V_95 ) ;\r\nreturn V_97 ;\r\n} else {\r\nunsigned int V_103 ;\r\nV_95 = ( char * ) V_22 + sizeof( * V_22 ) ;\r\nfor ( V_103 = 0 ; V_103 < V_27 ; V_103 ++ )\r\nV_95 += 2 ;\r\n}\r\n}\r\nF_7 (KERN_INFO PFX L_34\r\nL_35 , etuple) ;\r\nF_7 (KERN_INFO PFX L_36\r\nL_37 ) ;\r\nreturn - V_66 ;\r\n}\r\nV_95 ++ ;\r\n}\r\nreturn - V_75 ;\r\n}\r\nstatic int F_32 ( void )\r\n{\r\nunsigned int V_88 ;\r\nunsigned int V_104 ;\r\nV_104 = V_4 / 3333 ;\r\nif ( ( V_104 % 10 ) >= 5 )\r\nV_104 += 5 ;\r\nV_104 /= 10 ;\r\nV_88 = 100 * V_104 * V_43 ;\r\nV_88 = V_88 / 3 ;\r\nif ( V_88 > 0xfffff ) {\r\nF_7 (KERN_WARNING PFX L_38 , sgtc) ;\r\nV_88 = 0xfffff ;\r\n}\r\nreturn V_88 ;\r\n}\r\nstatic unsigned int F_33 ( unsigned int V_105 )\r\n{\r\nunion V_52 V_53 ;\r\nunsigned int V_54 ;\r\nif ( V_105 )\r\nreturn 0 ;\r\nF_15 ( V_55 , V_53 . V_39 ) ;\r\nV_54 = V_53 . V_40 . V_56 ;\r\nreturn V_4 * V_30 [ V_54 ] / 10 ;\r\n}\r\nstatic int F_34 ( const struct V_106 * V_107 )\r\n{\r\nF_7 (KERN_WARNING PFX\r\nL_39 ,\r\nd->ident) ;\r\nF_7 (KERN_WARNING PFX\r\nL_40\r\nL_41 ) ;\r\nF_7 (KERN_WARNING PFX\r\nL_42 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_35 ( struct V_47 * V_48 )\r\n{\r\nunion V_52 V_53 ;\r\nint V_108 ;\r\nif ( V_48 -> V_105 != 0 )\r\nreturn - V_75 ;\r\nF_15 ( V_55 , V_53 . V_39 ) ;\r\nF_36 () ;\r\nV_4 = ( 10 * V_109 ) / V_30 [ V_53 . V_40 . V_56 ] ;\r\nif ( ! V_4 ) {\r\nF_7 (KERN_WARNING PFX L_43 ) ;\r\nreturn - V_66 ;\r\n}\r\nF_13 ( L_44 , V_4 / 1000 ) ;\r\nif ( F_37 ( V_110 ) || V_111 ) {\r\nF_7 (KERN_INFO PFX L_45\r\nL_46 ) ;\r\nV_108 = F_22 () ;\r\n} else {\r\nV_108 = F_30 ( V_53 . V_40 . V_112 ,\r\nV_53 . V_40 . V_113 ) ;\r\nif ( V_108 ) {\r\nF_7 (KERN_INFO PFX L_47 ) ;\r\nV_33 = 0 ;\r\nV_32 = - 1 ;\r\nV_43 = 0 ;\r\nV_108 = F_22 () ;\r\nif ( V_108 ) {\r\nF_7 (KERN_INFO PFX\r\nL_48 ) ;\r\n}\r\n} else {\r\nV_43 = F_32 () ;\r\nF_7 (KERN_INFO PFX L_49 , latency) ;\r\n}\r\n}\r\nif ( V_108 )\r\nreturn V_108 ;\r\nF_7 (KERN_INFO PFX L_50 ,\r\nminimum_speed/1000 , maximum_speed/1000 ) ;\r\nV_48 -> V_114 . V_87 =\r\nF_38 ( 2000000UL , V_4 , V_43 ) ;\r\nreturn F_39 ( V_48 , V_19 ) ;\r\n}\r\nstatic int F_40 ( struct V_47 * V_48 )\r\n{\r\nF_41 ( V_48 -> V_105 ) ;\r\n#ifdef F_12\r\nif ( V_65 ) {\r\nF_26 ( V_65 , 0 ) ;\r\nF_27 ( V_65 -> V_68 ) ;\r\nF_28 ( V_65 ) ;\r\n}\r\n#endif\r\nF_28 ( V_19 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_42 ( void )\r\n{\r\nif ( F_2 () == 0 )\r\nreturn - V_75 ;\r\nreturn F_43 ( & V_115 ) ;\r\n}\r\nstatic void T_3 F_44 ( void )\r\n{\r\nF_45 ( & V_115 ) ;\r\n}
