{"vcs1":{"timestamp_begin":1769596099.030570913, "rt":7.45, "ut":7.18, "st":0.19}}
{"vcselab":{"timestamp_begin":1769596106.533929328, "rt":0.30, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1769596106.869084921, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769596098.771251918}
{"VCS_COMP_START_TIME": 1769596098.771251918}
{"VCS_COMP_END_TIME": 1769596107.151032390}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 347156}}
{"vcselab": {"peak_mem": 173704}}
