module v_45_d_dn(c,d,q);
input c,d;
output q;
reg q;
always @(posedge c) q = d;
endmodule