Running: E:\__Program_Files__\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 3/ucisw-lab-4/zad4/zad4/zad4_sch_zad4_sch_sch_tb_isim_beh.exe -prj E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 3/ucisw-lab-4/zad4/zad4/zad4_sch_zad4_sch_sch_tb_beh.prj work.zad4_sch_zad4_sch_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 3/ucisw-lab-4/zad4/zad4/zad4_sch.vhf" into library work
Parsing VHDL file "E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 3/ucisw-lab-4/zad4/zad4/zad4_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture compm4_hxilinx_zad4_sch_v of entity COMPM4_HXILINX_zad4_sch [compm4_hxilinx_zad4_sch_default]
Compiling architecture comp4_hxilinx_zad4_sch_v of entity COMP4_HXILINX_zad4_sch [comp4_hxilinx_zad4_sch_default]
Compiling architecture behavioral of entity zad4_sch [zad4_sch_default]
Compiling architecture behavioral of entity zad4_sch_zad4_sch_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable E:/SZKOLA/aaaSEMESTR - 5/UCISW/Lab 3/ucisw-lab-4/zad4/zad4/zad4_sch_zad4_sch_sch_tb_isim_beh.exe
Fuse Memory Usage: 48160 KB
Fuse CPU Usage: 655 ms
