

================================================================
== Vitis HLS Report for 'store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2'
================================================================
* Date:           Sun Sep  7 15:35:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_1_VITIS_LOOP_78_2  |        ?|        ?|        10|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    556|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|       0|     21|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     567|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     567|    690|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_31ns_62_1_1_U144  |mul_32s_31ns_62_1_1  |        0|   4|  0|  21|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   4|  0|  21|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln77_1_fu_200_p2                     |         +|   0|  0|  69|          62|           1|
    |add_ln77_fu_209_p2                       |         +|   0|  0|  38|          31|           1|
    |add_ln78_fu_269_p2                       |         +|   0|  0|  38|          31|           1|
    |add_ln80_fu_305_p2                       |         +|   0|  0|  69|          62|          62|
    |add_ln82_1_fu_294_p2                     |         +|   0|  0|  24|          17|          17|
    |add_ln82_2_fu_255_p2                     |         +|   0|  0|  42|          35|          35|
    |add_ln82_fu_334_p2                       |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001_grp1           |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter10_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io_grp1                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io_grp1                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln77_fu_195_p2                      |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln78_fu_190_p2                      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln81_fu_320_p2                      |      icmp|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001                |        or|   0|  0|   2|           1|           1|
    |select_ln77_1_fu_223_p3                  |    select|   0|  0|  31|           1|          31|
    |select_ln77_fu_215_p3                    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 556|         420|         345|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_88                  |   9|          2|   31|         62|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |indvar_flatten_fu_96     |   9|          2|   62|        124|
    |r_fu_92                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|  130|        260|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |M_e_load_reg_450                   |  32|   0|   32|          0|
    |add_ln82_1_reg_429                 |  17|   0|   17|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_fu_88                            |  31|   0|   31|          0|
    |empty_reg_424                      |  62|   0|   62|          0|
    |gmem_addr_reg_443                  |  64|   0|   64|          0|
    |icmp_ln81_reg_439                  |   1|   0|    1|          0|
    |indvar_flatten_fu_96               |  62|   0|   62|          0|
    |r_fu_92                            |  31|   0|   31|          0|
    |select_ln77_1_reg_409              |  31|   0|   31|          0|
    |select_ln77_reg_404                |  31|   0|   31|          0|
    |select_ln77_reg_404_pp0_iter2_reg  |  31|   0|   31|          0|
    |sext_ln77_cast_reg_395             |  62|   0|   62|          0|
    |trunc_ln82_2_reg_414               |  11|   0|   17|          6|
    |trunc_ln82_3_reg_419               |  17|   0|   17|          0|
    |icmp_ln81_reg_439                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 567|  32|  510|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                                                                gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                                                                gmem|       pointer|
|cols                   |   in|   32|     ap_none|                                                                cols|        scalar|
|bound                  |   in|   62|     ap_none|                                                               bound|        scalar|
|A_dram                 |   in|   64|     ap_none|                                                              A_dram|        scalar|
|sext_ln77              |   in|   32|     ap_none|                                                           sext_ln77|        scalar|
|M_e_address0           |  out|   17|   ap_memory|                                                                 M_e|         array|
|M_e_ce0                |  out|    1|   ap_memory|                                                                 M_e|         array|
|M_e_q0                 |   in|   32|   ap_memory|                                                                 M_e|         array|
+-----------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [fmm_hls_greedy_potential.cpp:78]   --->   Operation 13 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 14 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln77_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln77"   --->   Operation 16 'read' 'sext_ln77_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram"   --->   Operation 17 'read' 'A_dram_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 19 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln77_cast = sext i32 %sext_ln77_read"   --->   Operation 20 'sext' 'sext_ln77_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_10, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%store_ln77 = store i31 0, i31 %r" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 23 'store' 'store_ln77' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%store_ln78 = store i31 0, i31 %c" [fmm_hls_greedy_potential.cpp:78]   --->   Operation 24 'store' 'store_ln78' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c_1 = load i31 %c" [fmm_hls_greedy_potential.cpp:78]   --->   Operation 26 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i31 %c_1" [fmm_hls_greedy_potential.cpp:78]   --->   Operation 28 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%icmp_ln78 = icmp_slt  i32 %zext_ln78, i32 %cols_read" [fmm_hls_greedy_potential.cpp:78]   --->   Operation 29 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.60ns)   --->   "%icmp_ln77 = icmp_eq  i62 %indvar_flatten_load, i62 %bound_read" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 30 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 2.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.60ns)   --->   "%add_ln77_1 = add i62 %indvar_flatten_load, i62 1" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 31 'add' 'add_ln77_1' <Predicate = true> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc15.i, void %store_matrix_to_dram_safe.exit.exitStub" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 32 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 33 'load' 'r_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.89ns)   --->   "%add_ln77 = add i31 %r_load, i31 1" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 34 'add' 'add_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%select_ln77 = select i1 %icmp_ln78, i31 %c_1, i31 0" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 35 'select' 'select_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.62ns)   --->   "%select_ln77_1 = select i1 %icmp_ln78, i31 %r_load, i31 %add_ln77" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 36 'select' 'select_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i31 %select_ln77_1" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 37 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln82, i8 0" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 38 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = trunc i31 %select_ln77_1" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 39 'trunc' 'trunc_ln82_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln82_1, i6 0" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 40 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.02ns)   --->   "%add_ln82_2 = add i35 %p_shl, i35 %p_shl1" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 41 'add' 'add_ln82_2' <Predicate = (!icmp_ln77)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln82_2 = trunc i35 %add_ln82_2" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 42 'trunc' 'trunc_ln82_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln82_3 = trunc i31 %select_ln77" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 43 'trunc' 'trunc_ln82_3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.89ns)   --->   "%add_ln78 = add i31 %select_ln77, i31 1" [fmm_hls_greedy_potential.cpp:78]   --->   Operation 44 'add' 'add_ln78' <Predicate = (!icmp_ln77)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.14ns)   --->   "%store_ln77 = store i62 %add_ln77_1, i62 %indvar_flatten" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 45 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.14>
ST_2 : Operation 46 [1/1] (1.14ns)   --->   "%store_ln77 = store i31 %select_ln77_1, i31 %r" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 46 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 1.14>
ST_2 : Operation 47 [1/1] (1.14ns)   --->   "%store_ln78 = store i31 %add_ln78, i31 %c" [fmm_hls_greedy_potential.cpp:78]   --->   Operation 47 'store' 'store_ln78' <Predicate = (!icmp_ln77)> <Delay = 1.14>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.body6.i" [fmm_hls_greedy_potential.cpp:78]   --->   Operation 48 'br' 'br_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.21>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i31 %select_ln77_1" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 49 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (6.21ns)   --->   "%empty = mul i62 %sext_ln77_cast, i62 %zext_ln77" [fmm_hls_greedy_potential.cpp:77]   --->   Operation 50 'mul' 'empty' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.65ns)   --->   "%add_ln82_1 = add i17 %trunc_ln82_2, i17 %trunc_ln82_3" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 51 'add' 'add_ln82_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.25>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_77_1_VITIS_LOOP_78_2_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i17 %add_ln82_1" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 53 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln82" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 54 'getelementptr' 'M_e_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i31 %select_ln77" [fmm_hls_greedy_potential.cpp:78]   --->   Operation 55 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:79]   --->   Operation 56 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.60ns)   --->   "%add_ln80 = add i62 %empty, i62 %zext_ln78_1" [fmm_hls_greedy_potential.cpp:80]   --->   Operation 57 'add' 'add_ln80' <Predicate = true> <Delay = 2.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i62.i32.i32, i62 %add_ln80, i32 16, i32 31" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.63ns)   --->   "%icmp_ln81 = icmp_eq  i16 %tmp, i16 0" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 59 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc.i, void %if.then.i" [fmm_hls_greedy_potential.cpp:81]   --->   Operation 60 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.41ns)   --->   "%M_e_load = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 61 'load' 'M_e_load' <Predicate = (icmp_ln81)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln80, i2 0" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.64ns)   --->   "%add_ln82 = add i64 %shl_ln, i64 %A_dram_read" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 63 'add' 'add_ln82' <Predicate = (icmp_ln81)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln82, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 64 'partselect' 'trunc_ln1' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i62 %trunc_ln1" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 65 'sext' 'sext_ln82' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln82" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 66 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [1/2] ( I:2.41ns O:2.41ns )   --->   "%M_e_load = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 67 'load' 'M_e_load' <Predicate = (icmp_ln81)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_5 : Operation 68 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i64 1" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 68 'writereq' 'gmem_addr_req' <Predicate = (icmp_ln81)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 69 [1/1] (7.30ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %M_e_load, i4 15" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 69 'write' 'write_ln82' <Predicate = (icmp_ln81)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 70 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 70 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln81)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 71 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 71 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln81)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 72 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln81)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 73 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 73 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln81)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 76 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 1.14>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 74 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [fmm_hls_greedy_potential.cpp:82]   --->   Operation 74 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln81)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.inc.i" [fmm_hls_greedy_potential.cpp:83]   --->   Operation 75 'br' 'br_ln83' <Predicate = (icmp_ln81)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_dram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln77]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                   (alloca        ) [ 011000000000]
r                   (alloca        ) [ 011000000000]
indvar_flatten      (alloca        ) [ 011000000000]
sext_ln77_read      (read          ) [ 000000000000]
A_dram_read         (read          ) [ 011110000000]
bound_read          (read          ) [ 011000000000]
cols_read           (read          ) [ 011000000000]
sext_ln77_cast      (sext          ) [ 011100000000]
specinterface_ln0   (specinterface ) [ 000000000000]
store_ln0           (store         ) [ 000000000000]
store_ln77          (store         ) [ 000000000000]
store_ln78          (store         ) [ 000000000000]
br_ln0              (br            ) [ 000000000000]
c_1                 (load          ) [ 000000000000]
indvar_flatten_load (load          ) [ 000000000000]
zext_ln78           (zext          ) [ 000000000000]
icmp_ln78           (icmp          ) [ 000000000000]
icmp_ln77           (icmp          ) [ 011111111110]
add_ln77_1          (add           ) [ 000000000000]
br_ln77             (br            ) [ 000000000000]
r_load              (load          ) [ 000000000000]
add_ln77            (add           ) [ 000000000000]
select_ln77         (select        ) [ 010110000000]
select_ln77_1       (select        ) [ 010100000000]
trunc_ln82          (trunc         ) [ 000000000000]
p_shl               (bitconcatenate) [ 000000000000]
trunc_ln82_1        (trunc         ) [ 000000000000]
p_shl1              (bitconcatenate) [ 000000000000]
add_ln82_2          (add           ) [ 000000000000]
trunc_ln82_2        (trunc         ) [ 010100000000]
trunc_ln82_3        (trunc         ) [ 010100000000]
add_ln78            (add           ) [ 000000000000]
store_ln77          (store         ) [ 000000000000]
store_ln77          (store         ) [ 000000000000]
store_ln78          (store         ) [ 000000000000]
br_ln78             (br            ) [ 000000000000]
zext_ln77           (zext          ) [ 000000000000]
empty               (mul           ) [ 010010000000]
add_ln82_1          (add           ) [ 010010000000]
specloopname_ln0    (specloopname  ) [ 000000000000]
zext_ln82           (zext          ) [ 000000000000]
M_e_addr            (getelementptr ) [ 010001000000]
zext_ln78_1         (zext          ) [ 000000000000]
specpipeline_ln79   (specpipeline  ) [ 000000000000]
add_ln80            (add           ) [ 000000000000]
tmp                 (partselect    ) [ 000000000000]
icmp_ln81           (icmp          ) [ 010011111111]
br_ln81             (br            ) [ 000000000000]
shl_ln              (bitconcatenate) [ 000000000000]
add_ln82            (add           ) [ 000000000000]
trunc_ln1           (partselect    ) [ 000000000000]
sext_ln82           (sext          ) [ 000000000000]
gmem_addr           (getelementptr ) [ 010001111111]
M_e_load            (load          ) [ 010000100000]
gmem_addr_req       (writereq      ) [ 000000000000]
write_ln82          (write         ) [ 000000000000]
gmem_addr_resp      (writeresp     ) [ 000000000000]
br_ln83             (br            ) [ 000000000000]
ret_ln0             (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_dram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dram"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln77">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln77"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i27.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i29.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_77_1_VITIS_LOOP_78_2_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="c_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="r_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln77_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln77_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="A_dram_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_dram_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="bound_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="62" slack="0"/>
<pin id="114" dir="0" index="1" bw="62" slack="0"/>
<pin id="115" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cols_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="M_e_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="17" slack="0"/>
<pin id="128" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="17" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_load/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="gmem_addr_req_writereq_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="gmem_addr_req/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln82_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_writeresp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="3"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_resp/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="empty_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2"/>
<pin id="159" dir="0" index="1" bw="31" slack="0"/>
<pin id="160" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sext_ln77_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="62" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln77_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="31" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln78_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="31" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="c_1_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="1"/>
<pin id="182" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="62" slack="1"/>
<pin id="185" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln78_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln78_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln77_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="62" slack="0"/>
<pin id="197" dir="0" index="1" bw="62" slack="1"/>
<pin id="198" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln77_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="62" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="r_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="1"/>
<pin id="208" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln77_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln77_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="31" slack="0"/>
<pin id="218" dir="0" index="2" bw="31" slack="0"/>
<pin id="219" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln77_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="31" slack="0"/>
<pin id="226" dir="0" index="2" bw="31" slack="0"/>
<pin id="227" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln82_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="0"/>
<pin id="233" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_shl_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="35" slack="0"/>
<pin id="237" dir="0" index="1" bw="27" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln82_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="0"/>
<pin id="245" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_shl1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="35" slack="0"/>
<pin id="249" dir="0" index="1" bw="29" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln82_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="35" slack="0"/>
<pin id="257" dir="0" index="1" bw="35" slack="0"/>
<pin id="258" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_2/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln82_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="35" slack="0"/>
<pin id="263" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_2/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln82_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="0"/>
<pin id="267" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_3/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln78_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="31" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln77_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="62" slack="0"/>
<pin id="277" dir="0" index="1" bw="62" slack="1"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln77_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="0"/>
<pin id="282" dir="0" index="1" bw="31" slack="1"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln78_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="31" slack="0"/>
<pin id="287" dir="0" index="1" bw="31" slack="1"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln77_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="1"/>
<pin id="292" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln82_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="17" slack="1"/>
<pin id="296" dir="0" index="1" bw="17" slack="1"/>
<pin id="297" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln82_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="17" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln78_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="2"/>
<pin id="304" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln80_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="62" slack="1"/>
<pin id="307" dir="0" index="1" bw="31" slack="0"/>
<pin id="308" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="62" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="0" index="3" bw="6" slack="0"/>
<pin id="315" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln81_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="62" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln82_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="3"/>
<pin id="337" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="62" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="0"/>
<pin id="342" dir="0" index="2" bw="3" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln82_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="62" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="gmem_addr_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="359" class="1005" name="c_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="31" slack="0"/>
<pin id="361" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="366" class="1005" name="r_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="31" slack="0"/>
<pin id="368" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="373" class="1005" name="indvar_flatten_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="62" slack="0"/>
<pin id="375" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="380" class="1005" name="A_dram_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="3"/>
<pin id="382" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="A_dram_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="bound_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="62" slack="1"/>
<pin id="387" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="cols_read_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="395" class="1005" name="sext_ln77_cast_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="62" slack="2"/>
<pin id="397" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln77_cast "/>
</bind>
</comp>

<comp id="400" class="1005" name="icmp_ln77_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="8"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="404" class="1005" name="select_ln77_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="31" slack="2"/>
<pin id="406" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="select_ln77 "/>
</bind>
</comp>

<comp id="409" class="1005" name="select_ln77_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="31" slack="1"/>
<pin id="411" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="trunc_ln82_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="17" slack="1"/>
<pin id="416" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln82_2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="trunc_ln82_3_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="17" slack="1"/>
<pin id="421" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln82_3 "/>
</bind>
</comp>

<comp id="424" class="1005" name="empty_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="62" slack="1"/>
<pin id="426" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="429" class="1005" name="add_ln82_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="17" slack="1"/>
<pin id="431" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="M_e_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="17" slack="1"/>
<pin id="436" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln81_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="443" class="1005" name="gmem_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="450" class="1005" name="M_e_load_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_e_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="58" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="78" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="84" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="156"><net_src comp="86" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="100" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="183" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="183" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="190" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="180" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="190" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="206" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="209" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="223" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="235" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="247" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="215" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="215" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="200" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="223" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="269" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="305" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="310" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="68" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="305" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="76" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="352"><net_src comp="339" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="6" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="88" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="369"><net_src comp="92" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="376"><net_src comp="96" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="383"><net_src comp="106" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="388"><net_src comp="112" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="393"><net_src comp="118" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="398"><net_src comp="161" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="403"><net_src comp="195" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="215" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="412"><net_src comp="223" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="417"><net_src comp="261" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="422"><net_src comp="265" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="427"><net_src comp="157" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="432"><net_src comp="294" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="437"><net_src comp="124" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="442"><net_src comp="320" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="353" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="449"><net_src comp="443" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="453"><net_src comp="131" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="144" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {5 6 7 8 9 10 11 }
	Port: M_e | {}
 - Input state : 
	Port: store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 : cols | {1 }
	Port: store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 : bound | {1 }
	Port: store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 : A_dram | {1 }
	Port: store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 : gmem | {}
	Port: store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 : sext_ln77 | {1 }
	Port: store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2 : M_e | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln77 : 1
		store_ln78 : 1
	State 2
		zext_ln78 : 1
		icmp_ln78 : 2
		icmp_ln77 : 1
		add_ln77_1 : 1
		br_ln77 : 2
		add_ln77 : 1
		select_ln77 : 3
		select_ln77_1 : 3
		trunc_ln82 : 4
		p_shl : 5
		trunc_ln82_1 : 4
		p_shl1 : 5
		add_ln82_2 : 6
		trunc_ln82_2 : 7
		trunc_ln82_3 : 4
		add_ln78 : 4
		store_ln77 : 2
		store_ln77 : 4
		store_ln78 : 5
	State 3
		empty : 1
	State 4
		M_e_addr : 1
		add_ln80 : 1
		tmp : 2
		icmp_ln81 : 3
		br_ln81 : 4
		M_e_load : 2
		shl_ln : 2
		add_ln82 : 3
		trunc_ln1 : 4
		sext_ln82 : 5
		gmem_addr : 6
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln77_1_fu_200       |    0    |    0    |    69   |
|          |        add_ln77_fu_209        |    0    |    0    |    38   |
|          |       add_ln82_2_fu_255       |    0    |    0    |    42   |
|    add   |        add_ln78_fu_269        |    0    |    0    |    38   |
|          |       add_ln82_1_fu_294       |    0    |    0    |    24   |
|          |        add_ln80_fu_305        |    0    |    0    |    69   |
|          |        add_ln82_fu_334        |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln78_fu_190       |    0    |    0    |    39   |
|   icmp   |        icmp_ln77_fu_195       |    0    |    0    |    69   |
|          |        icmp_ln81_fu_320       |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|  select  |       select_ln77_fu_215      |    0    |    0    |    31   |
|          |      select_ln77_1_fu_223     |    0    |    0    |    31   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          empty_fu_157         |    4    |    0    |    21   |
|----------|-------------------------------|---------|---------|---------|
|          |   sext_ln77_read_read_fu_100  |    0    |    0    |    0    |
|   read   |    A_dram_read_read_fu_106    |    0    |    0    |    0    |
|          |     bound_read_read_fu_112    |    0    |    0    |    0    |
|          |     cols_read_read_fu_118     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writereq | gmem_addr_req_writereq_fu_137 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln82_write_fu_144    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_152     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |     sext_ln77_cast_fu_161     |    0    |    0    |    0    |
|          |        sext_ln82_fu_349       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln78_fu_186       |    0    |    0    |    0    |
|   zext   |        zext_ln77_fu_290       |    0    |    0    |    0    |
|          |        zext_ln82_fu_298       |    0    |    0    |    0    |
|          |       zext_ln78_1_fu_302      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln82_fu_231       |    0    |    0    |    0    |
|   trunc  |      trunc_ln82_1_fu_243      |    0    |    0    |    0    |
|          |      trunc_ln82_2_fu_261      |    0    |    0    |    0    |
|          |      trunc_ln82_3_fu_265      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          p_shl_fu_235         |    0    |    0    |    0    |
|bitconcatenate|         p_shl1_fu_247         |    0    |    0    |    0    |
|          |         shl_ln_fu_326         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|           tmp_fu_310          |    0    |    0    |    0    |
|          |        trunc_ln1_fu_339       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |    0    |   565   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  A_dram_read_reg_380 |   64   |
|   M_e_addr_reg_434   |   17   |
|   M_e_load_reg_450   |   32   |
|  add_ln82_1_reg_429  |   17   |
|  bound_read_reg_385  |   62   |
|       c_reg_359      |   31   |
|   cols_read_reg_390  |   32   |
|     empty_reg_424    |   62   |
|   gmem_addr_reg_443  |   32   |
|   icmp_ln77_reg_400  |    1   |
|   icmp_ln81_reg_439  |    1   |
|indvar_flatten_reg_373|   62   |
|       r_reg_366      |   31   |
| select_ln77_1_reg_409|   31   |
|  select_ln77_reg_404 |   31   |
|sext_ln77_cast_reg_395|   62   |
| trunc_ln82_2_reg_414 |   17   |
| trunc_ln82_3_reg_419 |   17   |
+----------------------+--------+
|         Total        |   602  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   34   ||  1.146  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   565  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |    9   |
|  Register |    -   |    -   |   602  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   602  |   574  |
+-----------+--------+--------+--------+--------+
