INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jordan/Desktop/Introduction_to_VHDL/Vivado_Projects/VHDL_Variable_Examples/VHDL_Variable_Examples.srcs/sources_1/new/var_example.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity var_example
