$date
  Tue Nov 08 23:41:46 2016
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$comment mmu_state is not handled $end
$var reg 32 ! data_in_buf[31:0] $end
$var reg 64 " data_buf[63:0] $end
$var reg 32 # addr_in_buf[31:0] $end
$var reg 1 $ write_mode $end
$var reg 2 % access_size[1:0] $end
$var reg 32 & br_data_in[31:0] $end
$var reg 32 ' br_data_out[31:0] $end
$var reg 1 ( br_write_enable $end
$var reg 9 ) br_addr_in[8:0] $end
$var reg 16 * ddr2_addr_in[15:0] $end
$var reg 64 + ddr2_data_in[63:0] $end
$var reg 64 , ddr2_data_out[63:0] $end
$var reg 1 - ddr2_write_enable $end
$var reg 1 . ddr2_read_enable $end
$var reg 1 / ddr2_data_valid $end
$var reg 1 0 clk $end
$var reg 1 1 clock_on $end
$var reg 1 2 rst $end
$var reg 1 3 clk90_in $end
$var reg 32 4 data_out[31:0] $end
$var reg 32 5 data_in[31:0] $end
$var reg 32 6 addr_in[31:0] $end
$var reg 3 7 cmd[2:0] $end
$var reg 1 8 work_in $end
$var reg 1 9 ack_out $end
$var reg 1 : init_done $end
$var reg 3 ; command_register[2:0] $end
$var reg 25 < input_adress[24:0] $end
$var reg 32 = input_data[31:0] $end
$var reg 32 > output_data[31:0] $end
$var reg 1 ? cmd_ack $end
$var reg 1 @ data_valid $end
$var reg 1 A burst_done $end
$var reg 1 B auto_ref_req $end
$var reg 1 C clk_in $end
$var reg 1 D reset_in $end
$var reg 3 E cmd_in[2:0] $end
$scope module inst_blockram $end
$var reg 1 F clk $end
$var reg 1 G rst $end
$var reg 9 H addr_in[8:0] $end
$var reg 32 I data_in[31:0] $end
$var reg 32 J data_out[31:0] $end
$var reg 1 K write_enable $end
$comment cells is not handled $end
$upscope $end
$scope module inst_ddr2_control_vhdl $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU !
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
0$
bUU %
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
0(
bUUUUUUUUU )
bUUUUUUUUUUUUUUUU *
b0000000000000000000000000000000000000000000000000000000000000000 +
b0000000000000000000000000000000000000000000000000000000000000000 ,
0-
0.
U/
00
11
12
U3
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 4
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 5
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 6
bUUU 7
U8
U9
U:
bUUU ;
bUUUUUUUUUUUUUUUUUUUUUUUUU <
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU =
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU >
U?
U@
UA
UB
0C
1D
bUUU E
0F
1G
bUUUUUUUUU H
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU I
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU J
0K
#25
10
19
1C
1F
#50
00
0C
0F
#75
10
1C
1F
#100
00
02
b10101010101010101010101010101010 5
b00000000000000000000000000000000 6
b100 7
18
0C
0D
b100 E
0F
0G
#125
b10101010101010101010101010101010 !
b00000000000000000000000000000000 #
1$
b00 %
b00100000000000000000000010010011 '
b000000000 )
10
09
1C
1F
b000000000 H
b00100000000000000000000010010011 J
#150
00
0C
0F
#175
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU00100000000000000000000010010011 "
10
1C
1F
#200
00
0C
0F
#225
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU00100000000000000000000010101010 "
10
1C
1F
#250
00
0C
0F
#275
b00100000000000000000000010101010 &
1(
10
1C
1F
b00100000000000000000000010101010 I
1K
#300
00
0C
0F
#325
0(
10
b000 7
08
19
1C
b000 E
1F
0K
#350
00
0C
0F
#375
b00100000000000000000000010101010 '
10
1C
1F
b00100000000000000000000010101010 J
#400
00
0C
0F
#425
0$
10
18
09
1C
1F
#450
00
0C
0F
#475
10
1C
1F
#500
00
0C
0F
#525
10
b00100000000000000000000010101010 4
19
1C
1F
#550
00
0C
0F
#575
10
09
1C
1F
#600
00
0C
0F
#625
10
08
1C
1F
#650
00
0C
0F
#675
10
19
1C
1F
#700
00
0C
0F
#725
10
01
1C
1F
#750
