INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/lab_8_Registers/lab_8_Registers.srcs/sim_1/new/PISO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO_tb
