Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 22:41:26 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_464_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.915ns (27.610%)  route 2.399ns (72.390%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 6.317 - 4.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.823ns (routing 0.711ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.646ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=34852, routed)       1.823     2.774    Delay1No9_instance/clk_IBUF_BUFG
    SLICE_X138Y468       FDCE                                         r  Delay1No9_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y468       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.853 r  Delay1No9_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.909     3.762    Delay1No8_instance/Y_reg[33]_0[32]
    SLICE_X150Y412       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     3.863 r  Delay1No8_instance/geqOp_carry__0_i_9/O
                         net (fo=1, routed)           0.015     3.878    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X150Y412       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.995 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.021    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X150Y413       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.073 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.261     4.334    Delay1No9_instance/CO[0]
    SLICE_X151Y414       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     4.402 r  Delay1No9_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.205     4.607    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X151Y414       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.731 r  Delay1No8_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.096     4.827    Delay1No8_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X152Y414       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     4.879 r  Delay1No8_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.260     5.139    Delay1No9_instance/shiftVal__5[0]
    SLICE_X154Y411       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     5.288 r  Delay1No9_instance/shiftedFracY_d1[9]_i_2/O
                         net (fo=4, routed)           0.212     5.500    Delay1No9_instance/level2[10]
    SLICE_X153Y415       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.623 r  Delay1No9_instance/shiftedFracY_d1[5]_i_1/O
                         net (fo=2, routed)           0.365     5.988    Delay1No8_instance/Y_reg[26]_0[1]
    SLICE_X155Y414       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     6.038 r  Delay1No8_instance/shiftedFracY_d1[21]_i_1/O
                         net (fo=1, routed)           0.050     6.088    Sum10_0_impl_instance/FPAddSubOp_instance/D[10]
    SLICE_X155Y414       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=34852, routed)       1.657     6.317    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X155Y414       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.356     6.673    
                         clock uncertainty           -0.035     6.638    
    SLICE_X155Y414       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.663    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.663    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                  0.575    




