#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1feed40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1feeed0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1fe7130 .functor NOT 1, L_0x2020390, C4<0>, C4<0>, C4<0>;
L_0x2020120 .functor XOR 1, L_0x201ffc0, L_0x2020080, C4<0>, C4<0>;
L_0x2020280 .functor XOR 1, L_0x2020120, L_0x20201e0, C4<0>, C4<0>;
v0x201d4c0_0 .net *"_ivl_10", 0 0, L_0x20201e0;  1 drivers
v0x201d5c0_0 .net *"_ivl_12", 0 0, L_0x2020280;  1 drivers
v0x201d6a0_0 .net *"_ivl_2", 0 0, L_0x201ff20;  1 drivers
v0x201d760_0 .net *"_ivl_4", 0 0, L_0x201ffc0;  1 drivers
v0x201d840_0 .net *"_ivl_6", 0 0, L_0x2020080;  1 drivers
v0x201d970_0 .net *"_ivl_8", 0 0, L_0x2020120;  1 drivers
v0x201da50_0 .net "a", 0 0, v0x201b790_0;  1 drivers
v0x201daf0_0 .net "b", 0 0, v0x201b830_0;  1 drivers
v0x201db90_0 .net "c", 0 0, v0x201b8d0_0;  1 drivers
v0x201dc30_0 .var "clk", 0 0;
v0x201dcd0_0 .net "d", 0 0, v0x201ba40_0;  1 drivers
v0x201dd70_0 .net "out_dut", 0 0, L_0x201fbc0;  1 drivers
v0x201de10_0 .net "out_ref", 0 0, L_0x201ede0;  1 drivers
v0x201deb0_0 .var/2u "stats1", 159 0;
v0x201df50_0 .var/2u "strobe", 0 0;
v0x201dff0_0 .net "tb_match", 0 0, L_0x2020390;  1 drivers
v0x201e0b0_0 .net "tb_mismatch", 0 0, L_0x1fe7130;  1 drivers
v0x201e280_0 .net "wavedrom_enable", 0 0, v0x201bb30_0;  1 drivers
v0x201e320_0 .net "wavedrom_title", 511 0, v0x201bbd0_0;  1 drivers
L_0x201ff20 .concat [ 1 0 0 0], L_0x201ede0;
L_0x201ffc0 .concat [ 1 0 0 0], L_0x201ede0;
L_0x2020080 .concat [ 1 0 0 0], L_0x201fbc0;
L_0x20201e0 .concat [ 1 0 0 0], L_0x201ede0;
L_0x2020390 .cmp/eeq 1, L_0x201ff20, L_0x2020280;
S_0x1fef060 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1feeed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1fef7e0 .functor NOT 1, v0x201b8d0_0, C4<0>, C4<0>, C4<0>;
L_0x1fe79f0 .functor NOT 1, v0x201b830_0, C4<0>, C4<0>, C4<0>;
L_0x201e530 .functor AND 1, L_0x1fef7e0, L_0x1fe79f0, C4<1>, C4<1>;
L_0x201e5d0 .functor NOT 1, v0x201ba40_0, C4<0>, C4<0>, C4<0>;
L_0x201e700 .functor NOT 1, v0x201b790_0, C4<0>, C4<0>, C4<0>;
L_0x201e800 .functor AND 1, L_0x201e5d0, L_0x201e700, C4<1>, C4<1>;
L_0x201e8e0 .functor OR 1, L_0x201e530, L_0x201e800, C4<0>, C4<0>;
L_0x201e9a0 .functor AND 1, v0x201b790_0, v0x201b8d0_0, C4<1>, C4<1>;
L_0x201ea60 .functor AND 1, L_0x201e9a0, v0x201ba40_0, C4<1>, C4<1>;
L_0x201eb20 .functor OR 1, L_0x201e8e0, L_0x201ea60, C4<0>, C4<0>;
L_0x201ec90 .functor AND 1, v0x201b830_0, v0x201b8d0_0, C4<1>, C4<1>;
L_0x201ed00 .functor AND 1, L_0x201ec90, v0x201ba40_0, C4<1>, C4<1>;
L_0x201ede0 .functor OR 1, L_0x201eb20, L_0x201ed00, C4<0>, C4<0>;
v0x1fe73a0_0 .net *"_ivl_0", 0 0, L_0x1fef7e0;  1 drivers
v0x1fe7440_0 .net *"_ivl_10", 0 0, L_0x201e800;  1 drivers
v0x2019f80_0 .net *"_ivl_12", 0 0, L_0x201e8e0;  1 drivers
v0x201a040_0 .net *"_ivl_14", 0 0, L_0x201e9a0;  1 drivers
v0x201a120_0 .net *"_ivl_16", 0 0, L_0x201ea60;  1 drivers
v0x201a250_0 .net *"_ivl_18", 0 0, L_0x201eb20;  1 drivers
v0x201a330_0 .net *"_ivl_2", 0 0, L_0x1fe79f0;  1 drivers
v0x201a410_0 .net *"_ivl_20", 0 0, L_0x201ec90;  1 drivers
v0x201a4f0_0 .net *"_ivl_22", 0 0, L_0x201ed00;  1 drivers
v0x201a5d0_0 .net *"_ivl_4", 0 0, L_0x201e530;  1 drivers
v0x201a6b0_0 .net *"_ivl_6", 0 0, L_0x201e5d0;  1 drivers
v0x201a790_0 .net *"_ivl_8", 0 0, L_0x201e700;  1 drivers
v0x201a870_0 .net "a", 0 0, v0x201b790_0;  alias, 1 drivers
v0x201a930_0 .net "b", 0 0, v0x201b830_0;  alias, 1 drivers
v0x201a9f0_0 .net "c", 0 0, v0x201b8d0_0;  alias, 1 drivers
v0x201aab0_0 .net "d", 0 0, v0x201ba40_0;  alias, 1 drivers
v0x201ab70_0 .net "out", 0 0, L_0x201ede0;  alias, 1 drivers
S_0x201acd0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1feeed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x201b790_0 .var "a", 0 0;
v0x201b830_0 .var "b", 0 0;
v0x201b8d0_0 .var "c", 0 0;
v0x201b9a0_0 .net "clk", 0 0, v0x201dc30_0;  1 drivers
v0x201ba40_0 .var "d", 0 0;
v0x201bb30_0 .var "wavedrom_enable", 0 0;
v0x201bbd0_0 .var "wavedrom_title", 511 0;
S_0x201af70 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x201acd0;
 .timescale -12 -12;
v0x201b1d0_0 .var/2s "count", 31 0;
E_0x1fe9c00/0 .event negedge, v0x201b9a0_0;
E_0x1fe9c00/1 .event posedge, v0x201b9a0_0;
E_0x1fe9c00 .event/or E_0x1fe9c00/0, E_0x1fe9c00/1;
E_0x1fe9e50 .event negedge, v0x201b9a0_0;
E_0x1fd49f0 .event posedge, v0x201b9a0_0;
S_0x201b2d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x201acd0;
 .timescale -12 -12;
v0x201b4d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x201b5b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x201acd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x201bd30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1feeed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x201ef40 .functor NOT 1, v0x201b830_0, C4<0>, C4<0>, C4<0>;
L_0x201efb0 .functor AND 1, v0x201b790_0, L_0x201ef40, C4<1>, C4<1>;
L_0x201f090 .functor NOT 1, v0x201b8d0_0, C4<0>, C4<0>, C4<0>;
L_0x201f100 .functor AND 1, L_0x201efb0, L_0x201f090, C4<1>, C4<1>;
L_0x201f240 .functor AND 1, v0x201b790_0, v0x201b830_0, C4<1>, C4<1>;
L_0x201f2b0 .functor AND 1, L_0x201f240, v0x201b8d0_0, C4<1>, C4<1>;
L_0x201f4c0 .functor OR 1, L_0x201f100, L_0x201f2b0, C4<0>, C4<0>;
L_0x201f5d0 .functor NOT 1, v0x201b790_0, C4<0>, C4<0>, C4<0>;
L_0x201f7a0 .functor AND 1, L_0x201f5d0, v0x201b830_0, C4<1>, C4<1>;
L_0x201f970 .functor AND 1, L_0x201f7a0, v0x201b8d0_0, C4<1>, C4<1>;
L_0x201fa90 .functor OR 1, L_0x201f4c0, L_0x201f970, C4<0>, C4<0>;
L_0x201fb50 .functor NOT 1, v0x201b830_0, C4<0>, C4<0>, C4<0>;
L_0x201fc30 .functor AND 1, v0x201b790_0, L_0x201fb50, C4<1>, C4<1>;
L_0x201fcf0 .functor AND 1, L_0x201fc30, v0x201ba40_0, C4<1>, C4<1>;
L_0x201fbc0 .functor OR 1, L_0x201fa90, L_0x201fcf0, C4<0>, C4<0>;
v0x201c020_0 .net *"_ivl_0", 0 0, L_0x201ef40;  1 drivers
v0x201c100_0 .net *"_ivl_10", 0 0, L_0x201f2b0;  1 drivers
v0x201c1e0_0 .net *"_ivl_12", 0 0, L_0x201f4c0;  1 drivers
v0x201c2d0_0 .net *"_ivl_14", 0 0, L_0x201f5d0;  1 drivers
v0x201c3b0_0 .net *"_ivl_16", 0 0, L_0x201f7a0;  1 drivers
v0x201c4e0_0 .net *"_ivl_18", 0 0, L_0x201f970;  1 drivers
v0x201c5c0_0 .net *"_ivl_2", 0 0, L_0x201efb0;  1 drivers
v0x201c6a0_0 .net *"_ivl_20", 0 0, L_0x201fa90;  1 drivers
v0x201c780_0 .net *"_ivl_22", 0 0, L_0x201fb50;  1 drivers
v0x201c860_0 .net *"_ivl_24", 0 0, L_0x201fc30;  1 drivers
v0x201c940_0 .net *"_ivl_26", 0 0, L_0x201fcf0;  1 drivers
v0x201ca20_0 .net *"_ivl_4", 0 0, L_0x201f090;  1 drivers
v0x201cb00_0 .net *"_ivl_6", 0 0, L_0x201f100;  1 drivers
v0x201cbe0_0 .net *"_ivl_8", 0 0, L_0x201f240;  1 drivers
v0x201ccc0_0 .net "a", 0 0, v0x201b790_0;  alias, 1 drivers
v0x201cd60_0 .net "b", 0 0, v0x201b830_0;  alias, 1 drivers
v0x201ce50_0 .net "c", 0 0, v0x201b8d0_0;  alias, 1 drivers
v0x201d050_0 .net "d", 0 0, v0x201ba40_0;  alias, 1 drivers
v0x201d140_0 .net "out", 0 0, L_0x201fbc0;  alias, 1 drivers
S_0x201d2a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1feeed0;
 .timescale -12 -12;
E_0x1fe99a0 .event anyedge, v0x201df50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x201df50_0;
    %nor/r;
    %assign/vec4 v0x201df50_0, 0;
    %wait E_0x1fe99a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x201acd0;
T_3 ;
    %fork t_1, S_0x201af70;
    %jmp t_0;
    .scope S_0x201af70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x201b1d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201ba40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201b830_0, 0;
    %assign/vec4 v0x201b790_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd49f0;
    %load/vec4 v0x201b1d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x201b1d0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x201ba40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201b830_0, 0;
    %assign/vec4 v0x201b790_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1fe9e50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x201b5b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fe9c00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x201b790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201b8d0_0, 0;
    %assign/vec4 v0x201ba40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x201acd0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1feeed0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201dc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201df50_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1feeed0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x201dc30_0;
    %inv;
    %store/vec4 v0x201dc30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1feeed0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x201b9a0_0, v0x201e0b0_0, v0x201da50_0, v0x201daf0_0, v0x201db90_0, v0x201dcd0_0, v0x201de10_0, v0x201dd70_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1feeed0;
T_7 ;
    %load/vec4 v0x201deb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x201deb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x201deb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x201deb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x201deb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x201deb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x201deb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1feeed0;
T_8 ;
    %wait E_0x1fe9c00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201deb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201deb0_0, 4, 32;
    %load/vec4 v0x201dff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x201deb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201deb0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201deb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201deb0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x201de10_0;
    %load/vec4 v0x201de10_0;
    %load/vec4 v0x201dd70_0;
    %xor;
    %load/vec4 v0x201de10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x201deb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201deb0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x201deb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201deb0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/kmap2/iter5/response0/top_module.sv";
