WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2530064 heartbeat IPC: 3.952 cumulative IPC: 3.952 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5030115 heartbeat IPC: 4 cumulative IPC: 3.976 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6280116 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6280116 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 10709081 heartbeat IPC: 1.761 cumulative IPC: 1.129 (Simulation time: 00 hr 01 min 06 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_106.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 18489265 heartbeat IPC: 1.285 cumulative IPC: 1.229 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 29319173 heartbeat IPC: 0.9234 cumulative IPC: 1.085 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 38150600 heartbeat IPC: 1.132 cumulative IPC: 1.098 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 46816679 heartbeat IPC: 1.154 cumulative IPC: 1.11 (Simulation time: 00 hr 03 min 47 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_106.champsimtrace.xz")
Heartbeat CPU 0 instructions: 80000003 cycles: 54253108 heartbeat IPC: 1.345 cumulative IPC: 1.146 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 65326401 heartbeat IPC: 0.9031 cumulative IPC: 1.101 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 74466092 heartbeat IPC: 1.094 cumulative IPC: 1.1 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 82711227 heartbeat IPC: 1.213 cumulative IPC: 1.112 (Simulation time: 00 hr 06 min 29 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_106.champsimtrace.xz")
Heartbeat CPU 0 instructions: 120000003 cycles: 93444764 heartbeat IPC: 0.9317 cumulative IPC: 1.09 (Simulation time: 00 hr 07 min 15 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91161890 cumulative IPC: 1.097 (Simulation time: 00 hr 07 min 34 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91161890 cumulative IPC: 1.097 (Simulation time: 00 hr 07 min 34 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_106.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.097 instructions: 100000000 cycles: 91161890
CPU 0 Branch Prediction Accuracy: 83.55% MPKI: 25.45 Average ROB Occupancy at Mispredict: 19.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0176
BRANCH_INDIRECT: 0.647
BRANCH_CONDITIONAL: 24.7
BRANCH_DIRECT_CALL: 0.048
BRANCH_INDIRECT_CALL: 0.0172
BRANCH_RETURN: 0.027

L1D TOTAL        ACCESS:   21670226 HIT:   19632538 MISS:    2037688
L1D LOAD         ACCESS:   13670526 HIT:   12440106 MISS:    1230420
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    7991091 HIT:    7188245 MISS:     802846
L1D TRANSLATION  ACCESS:       8609 HIT:       4187 MISS:       4422
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 106.7 cycles
L1I TOTAL        ACCESS:     154978 HIT:     105877 MISS:      49101
L1I LOAD         ACCESS:     154978 HIT:     105877 MISS:      49101
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 115.4 cycles
L2C TOTAL        ACCESS:    1163074 HIT:     447867 MISS:     715207
L2C LOAD         ACCESS:     757694 HIT:     235547 MISS:     522147
L2C RFO          ACCESS:     179312 HIT:       9752 MISS:     169560
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     221655 HIT:     200845 MISS:      20810
L2C TRANSLATION  ACCESS:       4413 HIT:       1723 MISS:       2690
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 312.8 cycles
LLC TOTAL        ACCESS:     873311 HIT:     226257 MISS:     647054
LLC LOAD         ACCESS:     522147 HIT:     156004 MISS:     366143
LLC RFO          ACCESS:     169560 HIT:      12289 MISS:     157271
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     178914 HIT:      57722 MISS:     121192
LLC TRANSLATION  ACCESS:       2690 HIT:        242 MISS:       2448
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 323.5 cycles
cpu0_DTLB TOTAL        ACCESS:   19048304 HIT:   18977715 MISS:      70589
cpu0_DTLB LOAD         ACCESS:   19048304 HIT:   18977715 MISS:      70589
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.53 cycles
cpu0_ITLB TOTAL        ACCESS:     139159 HIT:     129052 MISS:      10107
cpu0_ITLB LOAD         ACCESS:     139159 HIT:     129052 MISS:      10107
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 24.7 cycles
cpu0_STLB TOTAL        ACCESS:      25928 HIT:      17668 MISS:       8260
cpu0_STLB LOAD         ACCESS:      25928 HIT:      17668 MISS:       8260
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 156.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     300220
  ROW_BUFFER_MISS:     225633
 AVG DBUS CONGESTED CYCLE: 3.986
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       9188
  FULL:     151470
