%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$C:\Users\alex\AppData\Local\Temp\s42k.obj
end_init CODE 0 CA CA 4 1
reset_vec CODE 0 0 0 6 1
config CONFIG 0 FFF8 FFF8 8 1
$dist/UseXC8/debug\PIC_Master.X.debug.obj
intcodelo CODE 0 18 18 B2 1
intcode CODE 0 8 8 10 1
text53 CODE 0 18A0 18A0 6 1
text52 CODE 0 1618 1618 32 1
text51 CODE 0 1888 1888 10 1
text50 CODE 0 1422 1422 3E 1
text49 CODE 0 11EC 11EC 5E 1
text48 CODE 0 1354 1354 50 1
text47 CODE 0 CB0 CB0 EC 1
text46 CODE 0 16D6 16D6 2E 1
text45 CODE 0 D9C D9C CA 1
text44 CODE 0 CE CE 574 1
text43 CODE 0 9A2 9A2 11E 1
text42 CODE 0 157E 157E 36 1
text41 CODE 0 1866 1866 12 1
text40 CODE 0 F8E F8E 76 1
intcode_body CODE 0 F10 F10 7E 1
text38 CODE 0 1854 1854 12 1
text37 CODE 0 13A4 13A4 40 1
text36 CODE 0 E66 E66 AA 1
text35 CODE 0 17CC 17CC 22 1
text34 CODE 0 1842 1842 12 1
text33 CODE 0 1704 1704 2C 1
text32 CODE 0 14D8 14D8 3A 1
text31 CODE 0 1730 1730 2A 1
text30 CODE 0 17EE 17EE 1C 1
text29 CODE 0 17A8 17A8 24 1
text27 CODE 0 1782 1782 26 1
text26 CODE 0 149C 149C 3C 1
text25 CODE 0 12A6 12A6 58 1
text24 CODE 0 884 884 11E 1
text23 CODE 0 1548 1548 36 1
text22 CODE 0 1512 1512 36 1
text21 CODE 0 180A 180A 14 1
text20 CODE 0 15E6 15E6 32 1
text19 CODE 0 1878 1878 10 1
text18 CODE 0 13E4 13E4 3E 1
text17 CODE 0 1460 1460 3C 1
text16 CODE 0 124A 124A 5C 1
text15 CODE 0 1898 1898 8 1
text14 CODE 0 175A 175A 28 1
text13 CODE 0 1004 1004 66 1
text12 CODE 0 106A 106A 64 1
text11 CODE 0 12FE 12FE 56 1
text10 CODE 0 1830 1830 12 1
text9 CODE 0 AC0 AC0 104 1
text8 CODE 0 181E 181E 12 1
text7 CODE 0 BC4 BC4 EC 1
text6 CODE 0 16A8 16A8 2E 1
text5 CODE 0 112E 112E 60 1
text4 CODE 0 118E 118E 5E 1
text3 CODE 0 10CE 10CE 60 1
text2 CODE 0 15B4 15B4 32 1
text1 CODE 0 164A 164A 30 1
text0 CODE 0 642 642 242 1
cstackCOMRAM COMRAM 1 1 1 2D 1
cstackBANK0 BANK0 1 96 96 36 1
cstackBANK1 BANK1 1 1A2 1A2 50 1
bssBANK1 BANK1 1 100 100 A2 1
bssBANK0 BANK0 1 60 60 36 1
bssCOMRAM COMRAM 1 2E 2E F 1
cinit CODE 0 167A 167A 2E 1
nvBANK0 BANK0 1 CC CC 2 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
BANK0 000CE-000FF 1
BANK1 001F2-001FF 1
BANK10 00A00-00AFF 1
BANK11 00B00-00BFF 1
BANK12 00C00-00CFF 1
BANK13 00D00-00DFF 1
BANK14 00E00-00EBF 1
BANK2 00200-002FF 1
BANK3 00300-003FF 1
BANK4 00400-004FF 1
BANK5 00500-005FF 1
BANK6 00600-006FF 1
BANK7 00700-007FF 1
BANK8 00800-008FF 1
BANK9 00900-009FF 1
BIGRAM 0003D-0005F 1
BIGRAM 000CE-000FF 1
BIGRAM 001F2-00EBF 1
CODE 00006-00007 1
CODE 018A6-0FFF7 1
COMRAM 0003D-0005F 1
CONST 00006-00007 1
CONST 018A6-0FFF7 1
MEDIUMCONST 018A6-0FFF7 1
RAM 000CE-000FF 1
RAM 001F2-00EBF 1
SFR 00EC0-00FFC 1
SMALLCONST 018A6-0FFF7 1
STACK 001F2-009FF 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <file name>:<line number> <address> <psect name> <class name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/UseXC8/debug\PIC_Master.X.debug.obj
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":86 8 intcode CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":23 8 intcode CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":125 18 intcodelo CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":31 18 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":127 5C intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":128 60 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":129 62 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":133 66 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":134 6A intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":135 6C intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":139 70 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":142 74 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":144 7E intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":146 82 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":148 84 intcodelo CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":100 CE text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":104 CE text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":110 D2 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":111 D8 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":112 DE text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":113 E4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":114 EA text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":118 F0 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":119 F4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":123 F6 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":124 10C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":125 112 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":126 126 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":129 13C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":130 140 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":131 144 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":134 14A text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":136 152 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":139 152 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":140 156 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":142 15E text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":143 176 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":144 17C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":149 184 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":152 184 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":155 188 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":156 19C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":157 1A4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":158 1A8 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":159 1AE text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":160 1B0 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":161 1C4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":163 1DA text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":165 1DC text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":166 1E4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":167 1F8 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":168 1FC text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":169 200 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":171 216 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":177 22E text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":178 242 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":179 258 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":186 26E text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":187 2A2 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":188 2DC text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":189 2F0 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":190 2F6 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":192 2F8 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":196 2FC text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":199 2FC text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":201 300 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":202 314 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":203 31C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":204 320 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":205 354 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":208 36A text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":209 37E text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":210 394 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":213 3AC text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":215 3B2 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":216 3B4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":217 3BC text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":218 3D0 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":219 3D4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":220 408 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":221 41C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":222 41E text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":223 422 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":224 438 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":225 43E text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":227 444 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":228 44A text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":230 44C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":231 44C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":135 462 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":238 48E text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":241 48E text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":243 49C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":244 49E text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":249 4A0 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":250 4BE text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":251 4D4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":252 4E8 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":255 4FE text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":256 506 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":257 54A text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":258 57C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":259 584 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":260 59C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":261 5B4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":262 5CC text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":263 5E4 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":264 600 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":266 616 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":268 61E text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":269 636 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":274 63C text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":277 640 text44 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":187 642 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":199 642 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":215 648 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":223 64C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":238 64E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":241 662 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":244 676 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":248 67A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":249 67E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":262 682 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":269 688 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":278 694 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":280 696 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":283 698 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":292 69A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":307 6A0 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":310 6A2 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":334 6A6 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":337 6AA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":338 6B0 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":344 6B6 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":375 6BA text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":393 6C0 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":402 6C4 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":403 6EE text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":414 6F6 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":415 736 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":418 738 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":422 738 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":423 73C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":437 73E text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":438 744 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":439 74A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":440 750 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":444 752 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":445 758 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":450 75C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":451 762 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":452 768 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":434 76A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":455 780 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":456 798 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":411 79A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":467 7B6 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":468 7E0 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":480 7E8 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":481 828 text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":486 82A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":487 86A text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/main.c":476 86C text0 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 884 text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 884 text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 89C text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 8B6 text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 8C4 text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 8E0 text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 8E4 text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 908 text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 93C text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 96E text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 98C text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 998 text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 99E text24 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":63 9A2 text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":72 9A2 text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":73 9BA text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":74 9D4 text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":76 9E2 text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":77 9FE text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":80 A02 text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":81 A26 text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":87 A5A text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":89 A8C text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":91 AAA text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":92 AB6 text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":94 ABC text43 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":53 AC0 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":55 AC4 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":56 ADC text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":55 B44 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":58 B7C text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":59 B94 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":62 BAA text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":65 BC0 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":67 BC2 text9 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 BC4 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 BC4 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 BCE text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 BE6 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 C00 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 C0E text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 C12 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 C2A text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 C42 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 C6E text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 CA0 text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 CAC text7 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 CB0 text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 CB0 text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 CBA text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 CD2 text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 CEC text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 CFA text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 CFE text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 D16 text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 D2E text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 D5A text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 D8C text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 D98 text47 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":71 D9C text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":72 DA0 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":73 DB6 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":75 DCC text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":76 DD4 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":79 DD8 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":80 DEE text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":81 E02 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":82 E18 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":83 E1A text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":84 E1E text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":85 E34 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":86 E36 text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":90 E4E text45 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":24 E66 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":28 E66 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":38 E6C text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":39 E7C text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":41 E8C text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":42 E9A text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":46 E9E text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":47 EAE text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":55 EBE text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":56 EDE text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":59 F00 text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":60 F0C text36 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":86 F10 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":91 F3C intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":93 F40 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":95 F42 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":99 F46 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":100 F4A intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":102 F4C intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":112 F50 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":113 F54 intcode_body CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":16 F8E text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":20 F8E text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":32 F92 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":34 FA2 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":35 FD6 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":36 FE2 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":41 FFE text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":44 1002 text40 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":282 1004 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":283 1004 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":284 1010 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":285 1026 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":286 103C text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":287 1052 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":288 1068 text13 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":14 106A text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":17 106A text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":18 1080 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":19 1096 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":20 10A6 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":19 10C0 text12 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":14 10CE text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":16 10CE text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":17 10D0 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":19 10D2 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":20 10D4 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":23 10D6 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":24 10DA text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":26 10DE text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":27 10E0 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":30 10E2 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":32 10E4 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":33 10E6 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":35 10E8 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":36 10EA text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":40 10EC text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":41 10F0 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":42 10F4 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":43 1108 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":46 110C text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":47 1110 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":48 1114 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":49 1128 text3 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":50 112C text3 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":8 112E text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":13 112E text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":14 1138 text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":15 113E text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":16 1140 text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":17 1148 text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":15 114C text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":20 1152 text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":21 1166 text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":22 1176 text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":23 117E text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":24 1184 text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":25 1184 text5 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\lwmod.c":26 118C text5 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":14 118E text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":17 118E text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":20 119C text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":21 11CE text4 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":226 11EC text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":228 11EC text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":233 11F2 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":238 1202 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":245 1212 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":248 122C text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":251 1244 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":252 1248 text49 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":256 124A text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":257 124A text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":263 125A text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":265 125E text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":266 1278 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":272 127E text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":273 1298 text16 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":279 129E text16 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 12A6 text25 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 12A6 text25 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 12B6 text25 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 12C6 text25 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 12C8 text25 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 12E8 text25 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 12FA text25 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 12FC text25 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":194 12FE text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":195 12FE text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":196 1302 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":197 1316 text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":198 132A text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":199 133E text11 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":200 1352 text11 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 1354 text48 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 1354 text48 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 1360 text48 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 136C text48 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 136E text48 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 138E text48 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 13A0 text48 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 13A2 text48 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":11 13A4 text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":24 13A4 text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":25 13AC text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 13B4 text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":27 13B6 text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 13D2 text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":32 13E0 text37 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\common\memcpy.c":26 13E2 text37 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":33 13E4 text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":34 13E4 text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":35 13E8 text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":36 13F6 text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":37 1406 text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":39 1414 text18 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":33 1422 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":34 1422 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":35 1426 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":36 1434 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":37 1444 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":39 1452 text50 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":43 1460 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":44 1460 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":45 1480 text17 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":47 148E text17 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":43 149C text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":45 14A0 text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":47 14A8 text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":49 14BA text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":50 14BE text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":52 14C2 text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":54 14C4 text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":55 14CA text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":56 14CE text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":57 14CE text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":88 14D0 text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":89 14D2 text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":91 14D4 text26 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1open.c":93 14D6 text26 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":49 14D8 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":50 14D8 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":54 14DE text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":65 14E2 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":66 14EE text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":69 1500 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":73 150C text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/user_interrupts.c":76 1510 text32 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":112 1512 text22 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":118 1516 text22 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":135 1548 text23 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":141 154C text23 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":183 157E text42 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":189 1582 text42 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":9 15B4 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":10 15B4 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":12 15C0 text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/uart_thread.c":15 15CC text2 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":220 15E6 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":221 15E6 text20 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":220 1618 text52 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":221 1618 text52 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":53 164A text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":55 164E text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":60 165A text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":61 1670 text1 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":62 1676 text1 CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5449 167A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5451 167A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5454 167A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5484 167A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5485 167E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5486 1680 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5487 1680 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5488 1682 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5489 1684 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5492 1686 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5493 168A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5494 168C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5495 168C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5496 168E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5497 1690 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5500 1692 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5501 1696 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5502 1698 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5503 1698 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5504 169A cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5505 169C cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5511 169E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5513 169E cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5514 16A0 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5515 16A2 cinit CODE
"C:\Users\alex\AppData\Local\Temp\s42k.":5516 16A4 cinit CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":174 16A8 text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":180 16AC text6 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":126 16D6 text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":132 16DA text46 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":53 1704 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":55 1706 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":60 1712 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":61 1726 text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":62 172C text33 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":121 1730 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":123 1730 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":127 173C text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":128 1750 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":129 1756 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":130 1758 text31 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":293 175A text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":302 175E text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":303 1760 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":311 1762 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":313 1766 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":314 176A text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":315 176E text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":316 1772 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":317 1776 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":332 1778 text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":333 177A text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":342 177C text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":343 177E text14 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_i2c.c":345 1780 text14 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":18 1782 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":20 1786 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":21 178E text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":22 1792 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":23 1796 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":25 1798 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":26 179E text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":27 17A2 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":28 17A2 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":30 17A4 text27 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0open.c":31 17A6 text27 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":81 17A8 text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":83 17A8 text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":87 17AE text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":88 17C2 text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":89 17C8 text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":90 17CA text29 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":103 17CC text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":109 17CE text35 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":93 17EE text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":95 17EE text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":97 17F2 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":98 17F6 text30 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/my_uart.c":102 1800 text30 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":8 180A text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":10 180E text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":11 180E text21 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\d1ktcyx.c":12 1816 text21 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":9 181E text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":12 181E text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer0_thread.c":16 182E text8 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":6 1830 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":7 1830 text10 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/timer1_thread.c":8 1840 text10 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":14 1842 text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":18 1842 text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":20 184A text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":21 184E text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1write.c":22 1852 text34 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":15 1854 text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":19 1854 text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":20 1858 text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":22 185C text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t1read.c":23 1864 text38 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":16 1866 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":20 1866 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":22 186E text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":23 1872 text41 CODE
"C:\Program Files (x86)\Microchip\xc8\v1.32\sources\pic18\plib\Timers\t0write.c":24 1876 text41 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":25 1878 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":26 1878 text19 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":25 1888 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":26 1888 text51 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":14 1898 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":17 1898 text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":18 189A text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":20 189C text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/interrupts.c":23 189E text15 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":202 18A0 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":204 18A0 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":213 18A2 text53 CODE
"C:\Users\alex\Documents\VI\School\Embedded\blab\pic_master\src/src/messages.c":216 18A4 text53 CODE
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
ReadTimer1@timer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainHigh_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_XINST$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@maxlength A2 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_send_msg F10 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@tlength 12 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@tlength A7 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_MQ 16C 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
start_i2c_slave_reply@length 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@tlength AA 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__S0 10000 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__S1 1F2 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__S2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_send_msg D9C 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTPS$G2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_start_i2c_slave_reply BC4 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintentry 0 0 ABS 0 intentry dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintentry 0 0 ABS 0 intentry dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@maxlength 1BA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@d 7 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@d 9C 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_i2c 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainHigh_sendmsg 1704 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer1_lthread 11EC 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_timer1_lthread 1830 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_int_handler@result 1B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_LATB F8A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_LATD F8C 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainHigh_recvmsg 157E 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainHigh_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainHigh_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_main 642 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
___sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s42k.obj
_timer0_int_handler F8E 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@overrun_error B5 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_i2c@ic C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@data_written B4 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer1_int_handler 14D8 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
start CA 0 CODE 0 init C:\Users\alex\AppData\Local\Temp\s42k.obj
__end_ofi1_uart_send_byte 1730 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
_MQ_Main_Willing_to_block 2E 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_start_i2c_slave_reply AC0 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@d1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@d1 96 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_MQ 100 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer0_int_handler 1004 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR0H FD7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR1H FCF 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR0L FD6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TMR1L FCE 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
?_in_high_int C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISB F93 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISD F95 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hirdata 0 0 CODE 0 irdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lirdata 0 0 CODE 0 irdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__HRAM 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__LRAM 1 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T0CON FD5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1CON FCD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@qmsg 15 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@qmsg AA 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_configure_slave@addr C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer0@config C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@msgtype E 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@msgtype A3 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@qmsg AC 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WDTPS$32768 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hconfig 10000 0 CONFIG 0 config dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lconfig FFF8 0 CONFIG 0 config dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@msgtype A3 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@retval 1C0 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer1@config CA 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
OpenTimer1@config1 C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_RTCOSC$T1OSCREF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
?___lwmod C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer0@timer 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigram 0 0 ABS 0 bigram dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer0@timer0 96 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigram 0 0 ABS 0 bigram dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@n 5 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@n 9A 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_check_msg 1618 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@msgtype B5 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_enter_sleep_mode 18A0 0 CODE 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hram 0 0 ABS 0 ram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lram 0 0 ABS 0 ram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hcomram 0 0 ABS 0 comram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lcomram 0 0 ABS 0 comram dist/UseXC8/debug\PIC_Master.X.debug.obj
_send_msg BC4 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
?_in_main 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hsfr 0 0 ABS 0 sfr dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lsfr 0 0 ABS 0 sfr dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbss 0 0 RAM 1 bss dist/UseXC8/debug\PIC_Master.X.debug.obj
_recv_msg 884 0 CODE 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbss 0 0 RAM 1 bss dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@length D 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@length A2 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hnvrram 0 0 COMRAM 1 nvrram dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lnvrram 0 0 COMRAM 1 nvrram dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer1@timer 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer1_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
WriteTimer1@timer1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCREG1 FAF 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_enter_sleep_mode 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TXREG1 FAE 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SPBRG1 FB0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_in_high_int 1898 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@length 1A6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_PIE1bits F9D 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
init_queue@i CA 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_timer1_lthread 1842 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@msg_to_send B7 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_PIR1bits F9E 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_IPR1bits F9F 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgbuffer 1A8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msgbuffer 1BE 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPADD FC8 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCONbits FD0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@s 9 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@s 9E 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigbss 0 0 BIGRAM 1 bigbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigbss 0 0 BIGRAM 1 bigbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintret 0 0 ABS 0 intret dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_in_high_int 1888 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintret 0 0 ABS 0 intret dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hramtop F00 0 RAM 0 ramtop dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lramtop F00 0 RAM 0 ramtop dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hstruct 0 0 COMRAM 1 struct dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lstruct 0 0 COMRAM 1 struct dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbigdata 0 0 BIGRAM 1 bigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbigdata 0 0 BIGRAM 1 bigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hfarbss 0 0 FARRAM 0 farbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lfarbss 0 0 FARRAM 0 farbss dist/UseXC8/debug\PIC_Master.X.debug.obj
main@uthread_data 1CD 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_in_low_int 1422 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer0_lthread 181E 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcode 18 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPBUF FC9 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcode 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_timer1_lthread 118E 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hfardata 0 0 FARRAM 0 fardata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lfardata 0 0 FARRAM 0 fardata dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1GCON F9A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_CPUDIV$OSC1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcode 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCCON FD3 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Habs1 0 0 ABS 0 abs1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Labs1 0 0 ABS 0 abs1 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_send_byte@sendByte C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msgbuffer 1C2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@slot 1B1 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@data 1B5 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@slot 1B1 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_memcpy 13A4 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_memcpy 1354 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@msgtype 1D4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_high_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_block_on_To_msgqueues 124A 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1memcpy@s1 3 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2memcpy@s1 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_Delay1KTCYx 181E 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_enable_interrupts 18A0 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@ic 1D6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@i2c_data B6 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hdata 0 0 ABS 0 data dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ldata 0 0 ABS 0 data dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@qmsg 1B2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@qmsg 1B4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_block_on_To_msgqueues 12A6 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_recv_msg AC0 0 CODE 0 text43 dist/UseXC8/debug\PIC_Master.X.debug.obj
stackhi 9FF 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s42k.obj
__size_of_uart_transmit_byte 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_check_msg 15E6 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackBANK0 0 0 ABS 0 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackBANK0 0 0 ABS 0 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackBANK0 96 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_receive_byte 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htemp 0 0 COMRAM 1 temp dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltemp 0 0 COMRAM 1 temp dist/UseXC8/debug\PIC_Master.X.debug.obj
stacklo 1F2 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s42k.obj
__Hrbit 0 0 COMRAM 1 rbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrbit 0 0 COMRAM 1 rbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hinit CA 0 CODE 0 init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Linit CA 0 CODE 0 init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcodelo CA 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcodelo 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hrbss 0 0 COMRAM 1 rbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_main 884 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrbss 0 0 COMRAM 1 rbss dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcodelo 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
_ic_ptr CC 0 BANK0 1 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@maxlength B2 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1uart_send_byte@sendByte 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_check_msg 1618 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext 0 0 ABS 0 text dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext 0 0 ABS 0 text dist/UseXC8/debug\PIC_Master.X.debug.obj
_memcpy 12A6 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_Delay1KTCYx 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@qptr B 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@qptr A0 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
end_of_initialization 169E 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@length AF 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_queue@qptr C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_lthread 15B4 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@qptr A0 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SPBRGH1 F7F 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@qptr 1A8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@qptr 1A8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_configure 112E 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HnvBANK0 0 0 ABS 0 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LnvBANK0 0 0 ABS 0 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_low_int 1422 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pnvBANK0 CC 0 BANK0 1 nvBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_send_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON1 FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON2 FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_sendmsg 17CC 0 CODE 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_handle_start E66 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_configure 10CE 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer1_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_handle_start D9C 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
_OpenTimer0 1782 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@msgtype 1A4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@msgtype 1B4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISBbits F93 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_TRISCbits F94 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_PORTBbits F81 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T0CONbits FD5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1CONbits FCD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_ReadTimer1 1854 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SleepIfOkay 11EC 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_uart_send_byte 1704 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_sendmsg 16D6 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
_OpenTimer1 149C 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_int_handler CE 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
?i2_in_high_int 96 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hibigdata 0 0 CODE 0 ibigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Libigdata 0 0 CODE 0 ibigdata dist/UseXC8/debug\PIC_Master.X.debug.obj
?i2_in_low_int 98 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_InterruptHandlerLow 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_OSC$HSPLL 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@data 1AC 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hifardata 0 0 CODE 0 ifardata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lifardata 0 0 CODE 0 ifardata dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@data 1AD 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank0 0 0 ABS 0 bank0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank0 0 0 ABS 0 bank0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank1 0 0 ABS 0 bank1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank1 0 0 ABS 0 bank1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainLow_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank2 0 0 ABS 0 bank2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank2 0 0 ABS 0 bank2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_OpenTimer0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_OpenTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank3 0 0 ABS 0 bank3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank3 0 0 ABS 0 bank3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank4 0 0 ABS 0 bank4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank4 0 0 ABS 0 bank4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_MSSP7B_EN$MSK7 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank5 0 0 ABS 0 bank5 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@data 18 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank5 0 0 ABS 0 bank5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hpowerup CA 0 CODE 0 powerup dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPSTAT FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lpowerup CA 0 CODE 0 powerup dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank6 0 0 ABS 0 bank6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank6 0 0 ABS 0 bank6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank7 0 0 ABS 0 bank7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank7 0 0 ABS 0 bank7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank8 0 0 ABS 0 bank8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer1_int_handler 1512 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank8 0 0 ABS 0 bank8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext0 0 0 ABS 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext0 0 0 ABS 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank9 0 0 ABS 0 bank9 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON1bits FC6 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank9 0 0 ABS 0 bank9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext1 0 0 ABS 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext1 0 0 ABS 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext0 642 0 CODE 0 text0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPCON2bits FC5 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext2 0 0 ABS 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@tptr 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext2 0 0 ABS 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext1 164A 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@tptr 1B8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext3 0 0 ABS 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext3 0 0 ABS 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext2 15B4 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@msgtype 17 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@data AD 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext4 0 0 ABS 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext4 0 0 ABS 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext3 10CE 0 CODE 0 text3 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ToMainLow_recvmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext5 0 0 ABS 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_SleepIfOkay 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext5 0 0 ABS 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext4 118E 0 CODE 0 text4 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext6 0 0 ABS 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_uart_send_byte 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext6 0 0 ABS 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext5 112E 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext7 0 0 ABS 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext7 0 0 ABS 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext6 16A8 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext8 0 0 ABS 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext8 0 0 ABS 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext7 BC4 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@tlength 1AF 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssCOMRAM 2E 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext9 0 0 ABS 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackBANK1 0 0 ABS 0 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext9 0 0 ABS 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackBANK1 0 0 ABS 0 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext8 181E 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@tlength 1B2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ReadTimer1 1866 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext9 AC0 0 CODE 0 text9 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackBANK1 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hclrtext 0 0 ABS 0 clrtext dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lclrtext 0 0 ABS 0 clrtext dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer0_int_handler 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_WriteTimer0 1878 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_WriteTimer1 1854 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@msgbuffer 1A8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_WriteTimer0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_WriteTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@alex_counter 1C1 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_sendmsg@msgtype AC 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@data B0 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_in_low_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainLow_sendmsg 17EE 0 CODE 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_T1DIG$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCTUNEbits F9B 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_memcpy 12FE 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of__initialization 169E 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_main 149C 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
_i2c_configure_slave 175A 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_receive_byte 1730 0 CODE 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
_BAUDCONbits F7E 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_ToMainLow_recvmsg 1548 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@d C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_InterruptHandlerLow 18 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
_SSPSTATbits FC7 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_queues 12FE 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
init_timer1_lthread@tptr C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@n 1A6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WPCFG$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_InterruptHandlerHigh 8 0 CODE 0 intcode dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hidata 0 0 CODE 0 idata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lidata 0 0 CODE 0 idata dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@s CA 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hrdata 0 0 COMRAM 1 rdata dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lrdata 0 0 COMRAM 1 rdata dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_high_int 1878 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@data 1B8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hidloc 0 0 IDLOC 0 idloc dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lidloc 0 0 IDLOC 0 idloc dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_STVREN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hstack 0 0 STACK 2 stack dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lstack 0 0 STACK 2 stack dist/UseXC8/debug\PIC_Master.X.debug.obj
int_func F10 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@length 1AA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_queue 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_transmit_byte 17A8 0 CODE 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
___lwmod 112E 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hparam 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lparam 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_0 10000 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_0 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1_send_msg E66 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_transmit_byte 17CC 0 CODE 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_send_msg CB0 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_InterruptHandlerHigh 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_recvmsg@msgtype 1B6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_IESO$ON 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcstackCOMRAM 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_main 1460 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_queue 106A 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_1 1F2 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hsmallconst 0 0 SMALLCONST 0 smallconst dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lsmallconst 0 0 SMALLCONST 0 smallconst dist/UseXC8/debug\PIC_Master.X.debug.obj
i2_recv_msg 9A2 0 CODE 0 text43 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_start_i2c_slave_reply 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_send_byte 164A 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hspace_2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lspace_2 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hnvbit 0 0 COMRAM 1 nvbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lnvbit 0 0 COMRAM 1 nvbit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hcinit 0 0 ABS 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lcinit 0 0 ABS 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__pcinit 167A 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSBOREN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
main@length 1D5 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ramtop F00 0 RAM 0 ramtop C:\Users\alex\AppData\Local\Temp\s42k.obj
__mediumconst 0 0 MEDIUMCONST 0 mediumconst C:\Users\alex\AppData\Local\Temp\s42k.obj
?_in_low_int CA 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_queues 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_main 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_in_low_int 1460 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_recvmsg 1512 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hconst 0 0 CODE 0 const dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lconst 0 0 CODE 0 const dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@data F 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@data A4 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
uart_lthread@uptr 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_receive_byte 175A 0 CODE 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@data A5 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_recvmsg@msgtype AE 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainHigh_sendmsg 16D6 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2check_msg@qptr 96 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_check_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_recvmsg 157E 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_lthread 15E6 0 CODE 0 text2 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_main 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@maxlength 1BA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
check_msg@qptr C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_Delay1KTCYx 180A 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_in_high_int 1888 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_configure_slave 1782 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK0 0 0 ABS 0 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK0 0 0 ABS 0 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_send_buffer 36 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WPEND$PAGE_WPFP 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank10 0 0 ABS 0 bank10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK0 60 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank10 0 0 ABS 0 bank10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_timer0_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgval C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank11 0 0 ABS 0 bank11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank11 0 0 ABS 0 bank11 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainLow_MQ 60 0 BANK0 1 bssBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_FCMEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank12 0 0 ABS 0 bank12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank12 0 0 ABS 0 bank12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank13 0 0 ABS 0 bank13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank13 0 0 ABS 0 bank13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__HbssBANK1 0 0 ABS 0 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__LbssBANK1 0 0 ABS 0 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
handle_start@data_read 96 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_timer0_lthread 1830 0 CODE 0 text8 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_InterruptHandlerLow CA 0 CODE 0 intcodelo dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hbank14 0 0 ABS 0 bank14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__pbssBANK1 100 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lbank14 0 0 ABS 0 bank14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext10 0 0 ABS 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext10 0 0 ABS 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_OpenTimer0 17A8 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_OpenTimer1 14D8 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_enter_sleep_mode 18A6 0 CODE 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext20 0 0 ABS 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext20 0 0 ABS 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext10 1830 0 CODE 0 text10 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext30 0 0 ABS 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext11 0 0 ABS 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext30 0 0 ABS 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext11 0 0 ABS 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_PLLDIV$3 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext20 15E6 0 CODE 0 text20 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@data 1B8 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext40 0 0 ABS 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext21 0 0 ABS 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@maxlength 1AA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext40 0 0 ABS 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext21 0 0 ABS 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext11 12FE 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext30 17EE 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext50 0 0 ABS 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext31 0 0 ABS 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext12 0 0 ABS 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext50 0 0 ABS 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext31 0 0 ABS 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext12 0 0 ABS 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext21 180A 0 CODE 0 text21 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext40 F8E 0 CODE 0 text40 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext41 0 0 ABS 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext22 0 0 ABS 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext41 0 0 ABS 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext22 0 0 ABS 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext12 106A 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext31 1730 0 CODE 0 text31 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext50 1422 0 CODE 0 text50 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_IOL1WAY$ON 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext51 0 0 ABS 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext32 0 0 ABS 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext13 0 0 ABS 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext51 0 0 ABS 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext32 0 0 ABS 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext13 0 0 ABS 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext22 1512 0 CODE 0 text22 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext41 1866 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
_RCSTA1bits FAC 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext42 0 0 ABS 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext23 0 0 ABS 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext42 0 0 ABS 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext23 0 0 ABS 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext13 1004 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext32 14D8 0 CODE 0 text32 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext51 1888 0 CODE 0 text51 dist/UseXC8/debug\PIC_Master.X.debug.obj
_TXSTA1bits FAD 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext52 0 0 ABS 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext33 0 0 ABS 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext14 0 0 ABS 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext52 0 0 ABS 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext33 0 0 ABS 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext14 0 0 ABS 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext23 1548 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext42 157E 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@t0thread_data 1CF 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext43 0 0 ABS 0 text43 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext24 0 0 ABS 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext43 0 0 ABS 0 text43 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext24 0 0 ABS 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext14 175A 0 CODE 0 text14 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext33 1704 0 CODE 0 text33 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext52 1618 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@t1thread_data 1D2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext53 0 0 ABS 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext34 0 0 ABS 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext15 0 0 ABS 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext53 0 0 ABS 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext34 0 0 ABS 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext15 0 0 ABS 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext24 884 0 CODE 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext43 9A2 0 CODE 0 text43 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext44 0 0 ABS 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext25 0 0 ABS 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
_WriteTimer0 1866 0 CODE 0 text41 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext44 0 0 ABS 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext25 0 0 ABS 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext15 1898 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext34 1842 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext53 18A0 0 CODE 0 text53 dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainLow_MQ 136 0 BANK1 1 bssBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
___inthi_sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s42k.obj
__Htext35 0 0 ABS 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext16 0 0 ABS 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext35 0 0 ABS 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext16 0 0 ABS 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext25 12A6 0 CODE 0 text25 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext44 CE 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext45 0 0 ABS 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext26 0 0 ABS 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext45 0 0 ABS 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext26 0 0 ABS 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext16 124A 0 CODE 0 text16 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext35 17CC 0 CODE 0 text35 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext36 0 0 ABS 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_check_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext17 0 0 ABS 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext36 0 0 ABS 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext17 0 0 ABS 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext26 149C 0 CODE 0 text26 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext45 D9C 0 CODE 0 text45 dist/UseXC8/debug\PIC_Master.X.debug.obj
FromMainHigh_sendmsg@length 1B7 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext46 0 0 ABS 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext27 0 0 ABS 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext46 0 0 ABS 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext27 0 0 ABS 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext17 1460 0 CODE 0 text17 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext36 E66 0 CODE 0 text36 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext37 0 0 ABS 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext18 0 0 ABS 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of___lwmod 118E 0 CODE 0 text5 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext37 0 0 ABS 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext18 0 0 ABS 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainHigh_recvmsg@msgtype 1B6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext27 1782 0 CODE 0 text27 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext46 16D6 0 CODE 0 text46 dist/UseXC8/debug\PIC_Master.X.debug.obj
___lwmod@divisor CA 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext47 0 0 ABS 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext47 0 0 ABS 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext18 13E4 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext37 13A4 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext38 0 0 ABS 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext19 0 0 ABS 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext38 0 0 ABS 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext19 0 0 ABS 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext47 CB0 0 CODE 0 text47 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi1_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_WDTEN$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext48 0 0 ABS 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext29 0 0 ABS 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext48 0 0 ABS 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext29 0 0 ABS 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext19 1878 0 CODE 0 text19 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext38 1854 0 CODE 0 text38 dist/UseXC8/debug\PIC_Master.X.debug.obj
___intlo_sp 0 0 STACK 2 stack C:\Users\alex\AppData\Local\Temp\s42k.obj
__ptext29 17A8 0 CODE 0 text29 dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext48 1354 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@msgtype 1A4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@msgtype 1BA 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Htext49 0 0 ABS 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ltext49 0 0 ABS 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
_T1GCONbits F9A 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_OSCCONbits FD3 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__ptext49 11EC 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
_INTCONbits FF2 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
?_ReadTimer1 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_send_msg CB0 0 CODE 0 text7 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hend_init CE 0 CODE 0 end_init dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lend_init CA 0 CODE 0 end_init dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_WriteTimer1 1842 0 CODE 0 text34 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_FromMainHigh_recvmsg 15B4 0 CODE 0 text42 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_queue 10CE 0 CODE 0 text12 dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@d1 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_InterruptHandlerHigh F8E 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_receive_buffer 2F 0 COMRAM 1 bssCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hjflash_buffer F800 0 CODE 0 jflash_buffer dist/UseXC8/debug\PIC_Master.X.debug.obj
__Ljflash_buffer F800 0 CODE 0 jflash_buffer dist/UseXC8/debug\PIC_Master.X.debug.obj
send_msg@msgtype 1AB 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_queues 1354 0 CODE 0 text11 dist/UseXC8/debug\PIC_Master.X.debug.obj
recv_msg@msgtype 1AB 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_CP0$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__smallconst 0 0 SMALLCONST 0 smallconst C:\Users\alex\AppData\Local\Temp\s42k.obj
__CFG_WPFP$PAGE_63 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@data_read B9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hreset_vec 6 0 CODE 0 reset_vec dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lreset_vec 0 0 CODE 0 reset_vec dist/UseXC8/debug\PIC_Master.X.debug.obj
_in_low_int 13E4 0 CODE 0 text18 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_FromMainHigh_sendmsg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_enable_interrupts 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
memcpy@s1 1A4 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__accesstop 60 0 ABS 0 - C:\Users\alex\AppData\Local\Temp\s42k.obj
__end_of_recv_msg 9A2 0 CODE 0 text24 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hparam0 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lparam0 0 0 ABS 0 param0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__Hintcode_body 0 0 ABS 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__Lintcode_body 0 0 ABS 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
__pintcode_body F10 0 CODE 0 intcode_body dist/UseXC8/debug\PIC_Master.X.debug.obj
_enable_interrupts 1898 0 CODE 0 text15 dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel0 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s42k.obj
__size_of_block_on_To_msgqueues 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel1 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s42k.obj
__CFG_WPDIS$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
intlevel2 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s42k.obj
intlevel3 0 0 CODE 0 text C:\Users\alex\AppData\Local\Temp\s42k.obj
__size_ofi2_recv_msg 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@error_buf B1 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_DSWDTOSC$T1OSCREF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
ToMainLow_sendmsg@length 1A 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_send_buffer_empty 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_ofi2_in_high_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of___lwmod 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
i1send_msg@slot 14 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
i2send_msg@slot A9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_init_timer1_lthread 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_SleepIfOkay 124A 0 CODE 0 text49 dist/UseXC8/debug\PIC_Master.X.debug.obj
i2recv_msg@slot A9 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
_ToMainHigh_recvmsg 1548 0 CODE 0 text23 dist/UseXC8/debug\PIC_Master.X.debug.obj
start_initialization 167A 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
i2c_int_handler@msg_ready B8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_init_i2c 106A 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_send_buffer_empty 180A 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi1_memcpy 13E4 0 CODE 0 text37 dist/UseXC8/debug\PIC_Master.X.debug.obj
main@last_reg_recvd 1D1 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_memcpy 13A4 0 CODE 0 text48 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_configure 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_ReadTimer1 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_init_i2c 1004 0 CODE 0 text13 dist/UseXC8/debug\PIC_Master.X.debug.obj
__initialization 167A 0 CODE 0 cinit dist/UseXC8/debug\PIC_Master.X.debug.obj
start_i2c_slave_reply@msg C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_uart_send_byte 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_uart_send_byte 167A 0 CODE 0 text1 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_in_low_int 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__CFG_LPT1OSC$OFF 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@val B7 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
___lwmod@dividend C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__activetblptr 2 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_ofi2_check_msg 164A 0 CODE 0 text52 dist/UseXC8/debug\PIC_Master.X.debug.obj
___lwmod@counter 1A2 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
_uart_send_buffer_empty 17EE 0 CODE 0 text30 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_int_handler@length B3 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__end_of_i2c_int_handler 642 0 CODE 0 text44 dist/UseXC8/debug\PIC_Master.X.debug.obj
?_uart_send_buffer_empty 1 0 COMRAM 1 cstackCOMRAM dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_i2c_configure_slave 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
_FromMainHigh_sendmsg 16A8 0 CODE 0 text6 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer0_lthread@length 1A6 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
timer1_lthread@length 1BC 0 BANK1 1 cstackBANK1 dist/UseXC8/debug\PIC_Master.X.debug.obj
Delay1KTCYx@unit C8 0 BANK0 1 cstackBANK0 dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_handle_start 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
__size_of_memcpy 0 0 ABS 0 - dist/UseXC8/debug\PIC_Master.X.debug.obj
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect in on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
reset_vec 0 0 0 6 1
intcode 0 8 8 10 1
intcodelo 0 18 18 188E 1
config 0 FFF8 FFF8 8 1
cstackCOMRAM 1 1 1 3C 1
bssBANK0 1 60 60 6E 1
bssBANK1 1 100 100 F2 1
