<div class="announce instapaper_body md" data-path="README.md" id="readme">
 <article class="markdown-body entry-content" itemprop="text">
  <h1><a id="user-content-firrtl" class="anchor" href="https://github.com/freechipsproject/firrtl#firrtl" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Firrtl</h1> 
  <p><a href="https://travis-ci.org/freechipsproject/firrtl" target="_blank"><img src="https://camo.githubusercontent.com/f39aacac2557eb7a82fecae703f95fb05f27c908/68747470733a2f2f7472617669732d63692e6f72672f66726565636869707370726f6a6563742f66697272746c2e7376673f6272616e63683d6d6173746572" alt="Build Status" data-canonical-src="https://travis-ci.org/freechipsproject/firrtl.svg?branch=master" style="max-width:100%;"></a></p> 
  <h4><a id="user-content-flexible-internal-representation-for-rtl" class="anchor" href="https://github.com/freechipsproject/firrtl#flexible-internal-representation-for-rtl" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Flexible Internal Representation for RTL</h4> 
  <p>Firrtl is an intermediate representation (IR) for digital circuits designed as a platform for writing circuit-level transformations. This repository consists of a collection of transformations (written in Scala) which simplify, verify, transform, or emit their input circuit.</p> 
  <p>A Firrtl compiler is constructed by chaining together these transformations, then writing the final circuit to a file.</p> 
  <p>For a detailed description of Firrtl's intermediate representation, see the document "Specification of the Firrtl Language" located in <a href="https://github.com/ucb-bar/firrtl/blob/master/spec/spec.pdf" target="_blank">spec/spec.pdf</a>.</p> 
  <p>This repository is in ALPHA VERSION, so many things may change in the coming months.</p> 
  <h4><a id="user-content-wikis-and-tutorials" class="anchor" href="https://github.com/freechipsproject/firrtl#wikis-and-tutorials" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Wiki's and Tutorials</h4> 
  <p>Useful information is on our wiki, located here:</p> 
  <ul> 
   <li><a href="https://github.com/ucb-bar/firrtl/wiki" target="_blank">https://github.com/ucb-bar/firrtl/wiki</a></li> 
  </ul> 
  <p>Some important pages to read, before writing your own transform:</p> 
  <ul> 
   <li><a href="https://github.com/ucb-bar/firrtl/wiki/submitting-a-pull-request" target="_blank">Submitting Pull Requests</a></li> 
   <li><a href="https://github.com/ucb-bar/firrtl/wiki/Understanding-Firrtl-Intermediate-Representation" target="_blank">Understanding Firrtl's IR</a></li> 
   <li><a href="https://github.com/ucb-bar/firrtl/wiki/traversing-a-circuit" target="_blank">Traversing a Circuit</a></li> 
   <li><a href="https://github.com/ucb-bar/firrtl/wiki/Common-Pass-Idioms" target="_blank">Common Pass Idioms</a></li> 
  </ul> 
  <p>To write a Firrtl transform, please start with the tutorial here: <a href="https://github.com/ucb-bar/firrtl/blob/master/src/main/scala/tutorial" target="_blank">src/main/scala/tutorial</a>. To run these examples:</p> 
  <pre><code>sbt assembly
./utils/bin/firrtl -td regress -tn rocket --custom-transforms tutorial.lesson1.AnalyzeCircuit
./utils/bin/firrtl -td regress -tn rocket --custom-transforms tutorial.lesson2.AnalyzeCircuit
</code></pre> 
  <h4><a id="user-content-other-tools" class="anchor" href="https://github.com/freechipsproject/firrtl#other-tools" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Other Tools</h4> 
  <ul> 
   <li>Firrtl syntax highlighting for Vim users: <a href="https://github.com/azidar/firrtl-syntax" target="_blank">https://github.com/azidar/firrtl-syntax</a></li> 
   <li>Chisel3, an embedded hardware DSL that generates Firrtl: <a href="https://github.com/ucb-bar/chisel3" target="_blank">https://github.com/ucb-bar/chisel3</a></li> 
   <li>Firrtl Interpreter: <a href="https://github.com/ucb-bar/firrtl-interpreter" target="_blank">https://github.com/ucb-bar/firrtl-interpreter</a></li> 
   <li>Yosys Verilog-to-Firrtl Front-end: <a href="https://github.com/cliffordwolf/yosys" target="_blank">https://github.com/cliffordwolf/yosys</a></li> 
  </ul> 
  <h4><a id="user-content-installation-instructions" class="anchor" href="https://github.com/freechipsproject/firrtl#installation-instructions" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Installation Instructions</h4> 
  <p><em>Disclaimer</em>: This project is in alpha, so there is no guarantee anything works. The installation instructions should work for OSX/Linux machines.</p> 
  <h5><a id="user-content-prerequisites" class="anchor" href="https://github.com/freechipsproject/firrtl#prerequisites" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Prerequisites</h5> 
  <ol> 
   <li>If not already installed, install <a href="http://www.veripool.org/projects/verilator/wiki/Installing" target="_blank">verilator</a> (Requires at least v3.886)</li> 
   <li>If not already installed, install <a href="http://www.scala-sbt.org/" target="_blank">sbt</a> (Requires at least v0.13.6)</li> 
  </ol> 
  <h5><a id="user-content-installation" class="anchor" href="https://github.com/freechipsproject/firrtl#installation" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Installation</h5> 
  <ol> 
   <li>Clone the repository: <code>git clone https://github.com/ucb-bar/firrtl.git &amp;&amp; cd firrtl</code></li> 
   <li>Compile firrtl: <code>sbt compile</code></li> 
   <li>Run tests: <code>sbt test</code></li> 
   <li>Build executable (<code>utils/bin/firrtl</code>): <code>sbt assembly</code> 
    <ul> 
     <li><strong>Note:</strong> You can add <code>utils/bin</code> to your path to call firrtl from other processes</li> 
    </ul> </li> 
   <li>Publish this version locally in order to satisfy other tool chain library dependencies:</li> 
  </ol> 
  <pre><code>sbt publish-local
</code></pre> 
  <h5><a id="user-content-useful-sbt-tips" class="anchor" href="https://github.com/freechipsproject/firrtl#useful-sbt-tips" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Useful sbt Tips</h5> 
  <ol> 
   <li>Run a single test suite: <code>sbt "testOnly firrtlTests.UnitTests"</code></li> 
   <li>Continually execute a command: <code>sbt ~compile</code></li> 
   <li>Only invoke sbt once:</li> 
  </ol> 
  <pre><code>sbt
&gt; compile
&gt; test
</code></pre> 
  <h5><a id="user-content-using-firrtl-as-a-commandline-tool" class="anchor" href="https://github.com/freechipsproject/firrtl#using-firrtl-as-a-commandline-tool" aria-hidden="true" target="_blank">
    <svg aria-hidden="true" class="octicon octicon-link" height="16" version="1.1" viewbox="0 0 16 16" width="16">
     <path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"></path>
    </svg></a>Using Firrtl as a commandline tool</h5> 
  <pre><code>utils/bin/firrtl -i regress/rocket.fir -o regress/rocket.v -X verilog // Compiles rocket-chip to Verilog
utils/bin/firrtl --help // Returns usage string
</code></pre> 
 </article>
</div>