I 000053 55 1219          1524521421166 addertwo_ent
(_unit VHDL (adderone_ent 0 28 (addertwo_ent 0 40 ))
	(_version v147)
	(_time 1524521421169 2018.04.24 00:10:21)
	(_source (\./src/adderonebit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f1a6a6a1f4a6a1e7f5f5e3abf6)
	(_entity
		(_time 1524521421158)
	)
	(_object
		(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_process
			(line__44(_architecture 0 0 44 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
			(line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . addertwo_ent 2 -1
	)
)
I 000056 55 3750          1524544445272 addereight_arch
(_unit VHDL (addereight_ent 0 28 (addereight_arch 0 39 ))
	(_version v147)
	(_time 1524544445273 2018.04.24 06:34:05)
	(_source (\./src/EightAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cfc9cf9a9d989fd9c8cbdd959b)
	(_entity
		(_time 1524544445270)
	)
	(_component
		(adderone_ent
			(_object
				(_port (_internal x ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal co ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 53 (_component adderone_ent )
		(_port
			((x)(a(0)))
			((y)(b(0)))
			((c)(ci))
			((co)(c_tmp(1)))
			((s)(s(0)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation U2 0 54 (_component adderone_ent )
		(_port
			((x)(a(1)))
			((y)(b(1)))
			((c)(c_tmp(1)))
			((co)(c_tmp(2)))
			((s)(s(1)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation U3 0 55 (_component adderone_ent )
		(_port
			((x)(a(2)))
			((y)(b(2)))
			((c)(c_tmp(2)))
			((co)(c_tmp(3)))
			((s)(s(2)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation U4 0 56 (_component adderone_ent )
		(_port
			((x)(a(3)))
			((y)(b(3)))
			((c)(c_tmp(3)))
			((co)(c_tmp(4)))
			((s)(s(3)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation U5 0 57 (_component adderone_ent )
		(_port
			((x)(a(4)))
			((y)(b(4)))
			((c)(c_tmp(4)))
			((co)(c_tmp(5)))
			((s)(s(4)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation U6 0 58 (_component adderone_ent )
		(_port
			((x)(a(5)))
			((y)(b(5)))
			((c)(c_tmp(5)))
			((co)(c_tmp(6)))
			((s)(s(5)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation U7 0 59 (_component adderone_ent )
		(_port
			((x)(a(6)))
			((y)(b(6)))
			((c)(c_tmp(6)))
			((co)(c_tmp(7)))
			((s)(s(6)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_instantiation U8 0 60 (_component adderone_ent )
		(_port
			((x)(a(7)))
			((y)(b(7)))
			((c)(c_tmp(7)))
			((co)(co))
			((s)(s(7)))
		)
		(_use (_entity . adderone_ent)
		)
	)
	(_object
		(_port (_internal ci ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~12 0 31 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_entity (_in ))))
		(_port (_internal co ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal s ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~1}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 1))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{7~downto~1}~13 0 49 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1881          1524548711687 seq_arch
(_unit VHDL (seq_ent 0 28 (seq_arch 0 39 ))
	(_version v147)
	(_time 1524548711688 2018.04.24 07:45:11)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8583d48b85d3d090d2d790df81)
	(_entity
		(_time 1524548141484)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . seq_arch 1 -1
	)
)
I 000049 55 1758          1524548821839 seq_arch
(_unit VHDL (seq_ent 0 28 (seq_arch 0 39 ))
	(_version v147)
	(_time 1524548821840 2018.04.24 07:47:01)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c296c897c59497d795c3d798c6)
	(_entity
		(_time 1524548141484)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 30 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 32 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000049 55 1784          1524549113562 seq_arch
(_unit VHDL (seq_ent 0 30 (seq_arch 0 41 ))
	(_version v147)
	(_time 1524549113563 2018.04.24 07:51:53)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 585c0f5b550e0d4d0f564d025c)
	(_entity
		(_time 1524549113560)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1784          1524549152865 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524549152866 2018.04.24 07:52:32)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d98adc8bd58f8ccc8ed7cc83dd)
	(_entity
		(_time 1524549113559)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1401          1524549474009 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524549474010 2018.04.24 07:57:54)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4e1b194c1e181b5b19485b144a)
	(_entity
		(_time 1524549113559)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1401          1524549562863 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524549562864 2018.04.24 07:59:22)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 696f6269653f3c7c3e6f7c336d)
	(_entity
		(_time 1524549113559)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1784          1524549600191 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524549600192 2018.04.24 08:00:00)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 396f6b3c356f6c2c6e372c633d)
	(_entity
		(_time 1524549113559)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1784          1524549605623 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524549605624 2018.04.24 08:00:05)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 67323267653132723069723d63)
	(_entity
		(_time 1524549113559)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1907          1524549671022 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524549671023 2018.04.24 08:01:11)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e5b0b3b6e5b3b0f0b2b6f0bfe1)
	(_entity
		(_time 1524549113559)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1920          1524549921559 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524549921560 2018.04.24 08:05:21)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 88868a8685dedd9ddc8f9dd28c)
	(_entity
		(_time 1524549113559)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_process
			(line__52(_architecture 0 0 52 (_process (_simple)(_sensitivity(1))(_read(2(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2799          1524550168390 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524550168391 2018.04.24 08:09:28)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a5a7a3f2a5f3f0b0f1a0b0ffa1)
	(_entity
		(_time 1524549113559)
	)
	(_component
		(addereight_ent
			(_object
				(_port (_internal ci ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_entity (_in ))))
				(_port (_internal co ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal s ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_entity (_out ))))
			)
		)
	)
	(_instantiation N2 0 53 (_component addereight_ent )
		(_port
			((ci)(c))
			((a)(a))
			((b)(m))
			((co)(c))
			((s)(b))
		)
		(_use (_entity . addereight_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal b ~STD_LOGIC_VECTOR{7~downto~0}~136 0 51 (_architecture (_uni ))))
		(_process
			(line__54(_architecture 0 0 54 (_process (_simple)(_sensitivity(1))(_read(2(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2495          1524676443004 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524676443005 2018.04.25 19:14:03)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d0d5d182d58685c585d6c58ad4)
	(_entity
		(_time 1524676443002)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_inout ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 51 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(4)(0)(2(7))(2)(3(0))(3))(_sensitivity(1))(_read(4)(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(0)(2)(3)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2348          1524678651028 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524678651029 2018.04.25 19:50:51)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e0b3e0b3e5b6b5f5b4b0f5bae4)
	(_entity
		(_time 1524678651013)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_inout ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_inout ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_entity (_inout ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((c)(c))
			((q)(q))
			((a)(a))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_simple)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
		(33686018 33686019 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 51 (seq_ent_tb))
	(_version v147)
	(_time 1524678811187 2018.04.25 19:53:31)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8c8f8d82dadadb9b888d9ed6d8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000056 55 2350          1524678821572 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524678821573 2018.04.25 19:53:41)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 13124514154546064615064917)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_inout ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_inout ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_entity (_inout ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((c)(c))
			((q)(q))
			((a)(a))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
		(33686018 33686019 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 51 (seq_ent_tb))
	(_version v147)
	(_time 1524678821576 2018.04.25 19:53:41)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 13124214154544041712014947)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2495          1524679121877 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524679121878 2018.04.25 19:58:41)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2b2c2b2f7c7d7e3e7e2d3e712f)
	(_entity
		(_time 1524676443001)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_inout ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 51 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(4)(0)(2(7))(2)(3(0))(3))(_sensitivity(1))(_read(4)(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(0)(2)(3)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2350          1524679129474 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524679129475 2018.04.25 19:58:49)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d5d0d687d58380c080d3c08fd1)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_inout ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_inout ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_entity (_inout ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((c)(c))
			((q)(q))
			((a)(a))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
		(33686018 33686019 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 51 (seq_ent_tb))
	(_version v147)
	(_time 1524679129488 2018.04.25 19:58:49)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e5e0e1b6e5b3b2f2e1e4f7bfb1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000056 55 2350          1524679620335 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524679620336 2018.04.25 20:07:00)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 505e0653550605450556450a54)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_inout ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_inout ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_entity (_inout ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((c)(c))
			((q)(q))
			((a)(a))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
		(33686018 33686019 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 51 (seq_ent_tb))
	(_version v147)
	(_time 1524679620349 2018.04.25 20:07:00)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 505e0153550607475451420a04)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2498          1524679626352 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524679626353 2018.04.25 20:07:06)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c095c695c59695d595c7d59ac4)
	(_entity
		(_time 1524676443001)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_inout ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 51 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(4)(0)(1)(2(7))(2)(3(7))(3))(_sensitivity(1))(_read(4)(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(0)(2)(3)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2350          1524679630725 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524679630726 2018.04.25 20:07:10)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d783d285d58182c282d1c28dd3)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_inout ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_inout ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_entity (_inout ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((c)(c))
			((q)(q))
			((a)(a))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
		(33686018 33686019 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 51 (seq_ent_tb))
	(_version v147)
	(_time 1524679630729 2018.04.25 20:07:10)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d783d585d58180c0d3d6c58d83)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2498          1524679987816 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524679987817 2018.04.25 20:13:07)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code bdb9b7e9ecebe8a8e8baa8e7b9)
	(_entity
		(_time 1524676443001)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_inout ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~124 0 35 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 51 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~136 0 52 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_process (_simple)(_target(4)(0)(1)(2(7))(2)(3(7))(3))(_sensitivity(1))(_read(4)(0)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(0)(2)(3)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2350          1524696250641 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524696250642 2018.04.26 00:44:10)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7f7d2a7e2c292a6a2a796a257b)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_inout ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_inout ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_entity (_inout ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((c)(c))
			((q)(q))
			((a)(a))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
		(33686018 33686019 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 51 (seq_ent_tb))
	(_version v147)
	(_time 1524696250655 2018.04.26 00:44:10)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7f7d2d7e2c2928687b7e6d252b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2223          1524696299416 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 40 ))
	(_version v147)
	(_time 1524696299417 2018.04.26 00:44:59)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code fcfaabacaaaaa9e9a8fae9a6f8)
	(_entity
		(_time 1524696254701)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 41 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 43 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(5)(5(d_16_8))(5(d_7_0)))(_read(3)(5)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)(5)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2415          1524696411136 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524696411137 2018.04.26 00:46:51)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 63306263653536763665763967)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_inout ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_inout ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_entity (_inout ))))
				(_port (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((c)(c))
			((q)(q))
			((a)(a))
		)
		(_use (_implicit)
			(_port
				((m)(m))
				((c)(c))
				((q)(q))
				((a)(a))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~136 0 21 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~136 0 23 (_architecture (_uni ))))
		(_signal (_internal a ~STD_LOGIC_VECTOR{7~downto~0}~136 0 24 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
		(33686018 33686019 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 2450          1524696415163 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524696415164 2018.04.26 00:46:55)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 22702326257477377626377826)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(6)(6(d_16_8))(6(d_7_0)))(_sensitivity(3))(_read(4)(6)(0)(1)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((prod)(acc(d_15_0))))(_target(2))(_sensitivity(6(d_15_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(6)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 2 -1
	)
)
I 000056 55 2440          1524696543192 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524696543193 2018.04.26 00:49:03)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 41124443451714541511541b45)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 50 (seq_ent_tb))
	(_version v147)
	(_time 1524696543199 2018.04.26 00:49:03)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 41124343451716564540531b15)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2466          1524696682722 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524696682723 2018.04.26 00:51:22)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4d1c494f1c1b18581949581749)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(6)(6(d_16_8))(6(d_7_0)))(_sensitivity(3))(_read(4)(6)(0)(1)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((prod(d_15_0))(acc(d_15_0))))(_target(2(d_15_0)))(_sensitivity(6(d_15_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(6)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 2 -1
	)
)
I 000056 55 2440          1524696687113 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524696687116 2018.04.26 00:51:27)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 73747872752526662723662977)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 50 (seq_ent_tb))
	(_version v147)
	(_time 1524696687121 2018.04.26 00:51:27)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 73747f72752524647772612927)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2466          1524696809413 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524696809414 2018.04.26 00:53:29)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2c7e29287a7a79397828397628)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(6)(6(d_16_8))(6(d_7_0)))(_sensitivity(3))(_read(4)(6)(0)(1)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((prod(d_15_0))(acc(d_15_0))))(_target(2(d_15_0)))(_sensitivity(6(d_15_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(6)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 2 -1
	)
)
I 000056 55 2440          1524696817428 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524696817429 2018.04.26 00:53:37)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7c7b7a7d2a2a2969282c692678)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 50 (seq_ent_tb))
	(_version v147)
	(_time 1524696817434 2018.04.26 00:53:37)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7c7b7d7d2a2a2b6b787d6e2628)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2477          1524696897269 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524696897270 2018.04.26 00:54:57)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 50540753550605450454450a54)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(6(d_16_0))(6)(6(d_16_8))(6(d_7_0)))(_sensitivity(3))(_read(4)(6)(0)(1)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((prod(d_15_0))(acc(d_15_0))))(_target(2(d_15_0)))(_sensitivity(6(d_15_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(6)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 2 -1
	)
)
I 000056 55 2440          1524696901275 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524696901276 2018.04.26 00:55:01)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 00035706055655155450155a04)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 50 (seq_ent_tb))
	(_version v147)
	(_time 1524696901281 2018.04.26 00:55:01)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 00035006055657170401125a54)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2477          1524696995630 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524696995631 2018.04.26 00:56:35)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 87d2d08985d1d292d38392dd83)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(6(d_16_0))(6)(6(d_16_8))(6(d_7_0)))(_sensitivity(3))(_read(4)(6)(0)(1)))))
			(line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((prod(d_15_0))(acc(d_15_0))))(_target(2(d_15_0)))(_sensitivity(6(d_15_0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(6)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 2 -1
	)
)
I 000056 55 2440          1524697005099 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524697005100 2018.04.26 00:56:45)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 84d6858a85d2d191d0d491de80)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 50 (seq_ent_tb))
	(_version v147)
	(_time 1524697005106 2018.04.26 00:56:45)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 84d6828a85d2d393808596ded0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2345          1524697121184 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524697121185 2018.04.26 00:58:41)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f2a4f6a2f5a4a7e7a6f6e7a8f6)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(6(d_16_0))(6)(6(d_16_8))(6(d_7_0))(2(d_15_0)))(_sensitivity(3))(_read(4)(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(6)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2440          1524697125190 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524697125191 2018.04.26 00:58:45)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a2f7a6f5a5f4f7b7f6f2b7f8a6)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 50 (seq_ent_tb))
	(_version v147)
	(_time 1524697125196 2018.04.26 00:58:45)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a2f7a1f5a5f4f5b5a6a3b0f8f6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2345          1524697852908 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524697852909 2018.04.26 01:10:52)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 297a282d257f7c3c7d2d3c732d)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni (_string \"000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(6(d_16_0))(6)(6(d_16_8))(6(d_7_0))(2(d_15_0)))(_sensitivity(3))(_read(4)(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(6)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2322          1524697977899 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524697977900 2018.04.26 01:12:57)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 62373062653437773666773866)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(6(d_16_0))(6)(6(d_16_8))(6(d_7_0))(2(d_15_0)))(_sensitivity(3))(_read(4)(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(6)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2440          1524698007061 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524698007062 2018.04.26 01:13:27)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 46431644451013531216531c42)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 50 (seq_ent_tb))
	(_version v147)
	(_time 1524698007067 2018.04.26 01:13:27)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 56530155550001415257440c02)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2322          1524698103964 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524698103965 2018.04.26 01:15:03)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d086d582d58685c584d4c58ad4)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(6(d_16_0))(6)(6(d_16_8))(6(d_7_0))(2(d_15_0)))(_sensitivity(3))(_read(4)(6)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)(6)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2440          1524698106851 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524698106852 2018.04.26 01:15:06)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 1b4e1a1c4c4d4e0e4e1e0e411f)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 54 (seq_ent_tb))
	(_version v147)
	(_time 1524698106858 2018.04.26 01:15:06)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 1b4e1d1c4c4d4c0c1f1a09414f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2273          1524698400443 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524698400444 2018.04.26 01:20:00)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e5e0b5b6e5b3b0f0b1e1f0bfe1)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(4)(2(d_15_0)))(_sensitivity(3))(_read(4)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2440          1524698405921 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524698405922 2018.04.26 01:20:05)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 51525052550704440454440b55)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 54 (seq_ent_tb))
	(_version v147)
	(_time 1524698405928 2018.04.26 01:20:05)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 51525752550706465550430b05)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000056 55 2440          1524698417886 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524698417888 2018.04.26 01:20:17)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 12121015154447074717074816)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 54 (seq_ent_tb))
	(_version v147)
	(_time 1524698417896 2018.04.26 01:20:17)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 12121715154445051613004846)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
I 000049 55 2256          1524698575954 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 40 ))
	(_version v147)
	(_time 1524698575955 2018.04.26 01:22:55)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 81d2d38f85d7d494d58594db85)
	(_entity
		(_time 1524696369224)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 45 (_process 0 )))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(4)(2(d_15_0)))(_read(4)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 2173          1524698586319 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 40 ))
	(_version v147)
	(_time 1524698586320 2018.04.26 01:23:06)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f8fff9a8f5aeadedacffeda2fc)
	(_entity
		(_time 1524698586314)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 45 (_process 0 )))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(2(d_15_0)))(_read(3)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2515          1524698593294 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524698593295 2018.04.26 01:23:13)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 40461642451615551545551a44)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_implicit)
			(_port
				((m)(m))
				((q)(q))
				((prod)(prod))
				((clk)(clk))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000049 55 2173          1524698754158 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 40 ))
	(_version v147)
	(_time 1524698754159 2018.04.26 01:25:54)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8c828d82dadad999d88b99d688)
	(_entity
		(_time 1524698586313)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 45 (_process 0 )))
		(_process
			(line__44(_architecture 0 0 44 (_process (_simple)(_target(3)(2(d_15_0)))(_read(3)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (3)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
I 000056 55 2267          1524698784843 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524698784844 2018.04.26 01:26:24)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 6c6b3e6c3a3a3979383f793668)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 30 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 20 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 23 (_architecture (_uni ))))
		(_process
			(line__38(_architecture 0 0 38 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 49 (seq_ent_tb))
	(_version v147)
	(_time 1524698784850 2018.04.26 01:26:24)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7b7c2e7a2c2d2c6c7f7a69212f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
V 000049 55 2273          1524698863050 behavior
(_unit VHDL (seq_ent 0 30 (behavior 0 41 ))
	(_version v147)
	(_time 1524698863051 2018.04.26 01:27:43)
	(_source (\./src/Sequential.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e7e3b6b4e5b1b2f2b3e3f2bde3)
	(_entity
		(_time 1524698863048)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~122 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34 (_entity (_out ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal c_tmp ~STD_LOGIC_VECTOR{8~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal s_tmp ~STD_LOGIC_VECTOR{7~downto~0}~13 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal acc ~STD_LOGIC_VECTOR{16~downto~0}~13 0 46 (_process 0 )))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(4)(2(d_15_0)))(_sensitivity(3))(_read(4)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(33686018 33686018 2 )
	)
	(_model . behavior 1 -1
	)
)
V 000056 55 2464          1524698942052 TB_ARCHITECTURE
(_unit VHDL (seq_ent_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1524698942053 2018.04.26 01:29:02)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7f7f7c7e2c292a6a2a7a6a257b)
	(_entity
		(_time 1524678651012)
	)
	(_component
		(seq_ent
			(_object
				(_port (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_entity (_in ))))
				(_port (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 32 (_component seq_ent )
		(_port
			((m)(m))
			((q)(q))
			((prod)(prod))
			((clk)(clk))
		)
		(_use (_entity . seq_ent)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal m ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_architecture (_uni ))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal prod ~STD_LOGIC_VECTOR{15~downto~0}~136 0 25 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686274 )
		(33686018 33751554 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000040 55 409 0 testbench_for_seq_ent
(_configuration VHDL (testbench_for_seq_ent 0 54 (seq_ent_tb))
	(_version v147)
	(_time 1524698942056 2018.04.26 01:29:02)
	(_source (\./src/TestBench/seq_ent_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7f7f7b7e2c2928687b7e6d252b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . seq_ent behavior
			)
		)
	)
)
