// Seed: 222558480
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    output uwire id_3
);
  id_5(
      .id_0(id_3), .id_1(1), .id_2(1), .id_3(1), .id_4(1 | id_3++ == $display), .id_5(1)
  );
endmodule
module module_0 (
    input wand sample,
    output uwire id_1,
    input tri1 id_2,
    output tri1 module_1,
    input tri1 id_4,
    output wor id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri id_11,
    output tri id_12,
    input supply1 id_13
);
  module_0(
      id_5, id_4, id_9, id_5
  );
  wire id_15;
  supply0 id_16, id_17;
  always @(posedge id_4 or negedge id_11) begin
    assume #1  (!id_7);
    id_17 = id_4;
  end
endmodule
