X86_64 RWC+po+mfence
"Rfe PodRR Fre MFencedWR Fre"
Cycle=Rfe PodRR Fre MFencedWR Fre
Relax=
Safe=Rfe Fre PodRR MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=T,2:y=F,2:x=T
Com=Rf Fr Fr
Orig=Rfe PodRR Fre MFencedWR Fre
Align=
{
uint64_t y; uint64_t x; uint64_t 2:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2            ;
 movq $1,(x) | movq (x),%rax | movq $1,(y)   ;
             | movq (y),%rbx | mfence        ;
             |               | movq (x),%rax ;
exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0)
