/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [26:0] _02_;
  wire [12:0] _03_;
  wire [27:0] _04_;
  reg [7:0] _05_;
  wire [5:0] _06_;
  reg [3:0] _07_;
  wire [16:0] _08_;
  wire [9:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [23:0] celloutsig_0_31z;
  wire [19:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [12:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire [26:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [10:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_61z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_70z;
  wire celloutsig_0_72z;
  wire [8:0] celloutsig_0_76z;
  wire celloutsig_0_78z;
  wire [2:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_82z;
  wire [10:0] celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire [40:0] celloutsig_0_89z;
  wire [5:0] celloutsig_0_8z;
  wire [16:0] celloutsig_0_90z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_86z = celloutsig_0_36z[0] ? celloutsig_0_44z[0] : _00_;
  assign celloutsig_1_0z = in_data[129] ? in_data[115] : in_data[162];
  assign celloutsig_1_9z = celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_2z[3];
  assign celloutsig_0_22z = in_data[74] ? celloutsig_0_15z[7] : celloutsig_0_2z[0];
  assign celloutsig_0_26z = celloutsig_0_7z[0] | _01_;
  assign celloutsig_1_6z = celloutsig_1_1z ^ celloutsig_1_3z;
  assign celloutsig_1_17z = celloutsig_1_13z[1] ^ celloutsig_1_2z[1];
  assign celloutsig_0_33z = celloutsig_0_25z ^ celloutsig_0_15z[10];
  assign celloutsig_0_35z = ~(in_data[59] ^ celloutsig_0_9z[0]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[4] ^ celloutsig_0_1z[1]);
  assign celloutsig_0_66z = ~(celloutsig_0_26z ^ celloutsig_0_49z);
  assign celloutsig_1_4z = ~(in_data[186] ^ celloutsig_1_3z);
  assign celloutsig_1_10z = ~(celloutsig_1_1z ^ celloutsig_1_6z);
  assign celloutsig_0_25z = ~(celloutsig_0_22z ^ celloutsig_0_8z[0]);
  assign celloutsig_0_38z = celloutsig_0_31z[15:3] + { celloutsig_0_18z[10:5], celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_43z = { _02_[26:21], celloutsig_0_32z, celloutsig_0_29z } + { in_data[62:47], celloutsig_0_0z, celloutsig_0_33z };
  assign celloutsig_0_44z = celloutsig_0_8z[4:1] + { celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_90z = { in_data[67:66], celloutsig_0_78z, celloutsig_0_25z, celloutsig_0_82z, celloutsig_0_86z, celloutsig_0_82z } + celloutsig_0_32z[16:0];
  assign celloutsig_0_1z = celloutsig_0_0z[6:2] + celloutsig_0_0z[5:1];
  assign celloutsig_1_18z = { celloutsig_1_16z[6:3], celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_6z } + { celloutsig_1_2z[5:0], celloutsig_1_3z };
  assign celloutsig_0_15z = { _03_[12], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z[4:3], celloutsig_0_7z[0] } + { celloutsig_0_10z[7:5], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_0z[9:3], celloutsig_0_6z } + { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_2z = celloutsig_0_0z[6:4] + in_data[11:9];
  assign celloutsig_0_30z = celloutsig_0_18z[7:1] + { celloutsig_0_20z[2:1], celloutsig_0_23z };
  reg [27:0] _33_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _33_ <= 28'h0000000;
    else _33_ <= { celloutsig_0_4z[6:0], celloutsig_0_19z, celloutsig_0_16z };
  assign { _04_[27:13], _02_[26:21], _04_[6:0] } = _33_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 8'h00;
    else _05_ <= { celloutsig_0_26z, celloutsig_0_27z };
  reg [5:0] _35_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _35_ <= 6'h00;
    else _35_ <= celloutsig_0_28z[5:0];
  assign { _00_, _06_[4:0] } = _35_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 4'h0;
    else _07_ <= celloutsig_0_55z[4:1];
  reg [16:0] _37_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _37_ <= 17'h00000;
    else _37_ <= { celloutsig_0_10z[6:1], celloutsig_0_4z, celloutsig_0_1z[4:3], celloutsig_0_7z[0] };
  assign { _08_[16], _03_[12], _08_[14:3], _01_, _08_[1:0] } = _37_;
  assign celloutsig_0_76z = celloutsig_0_43z[22:14] / { 1'h1, celloutsig_0_32z[5:3], celloutsig_0_72z, celloutsig_0_21z };
  assign celloutsig_0_3z = celloutsig_0_1z[4:2] / { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_32z = { celloutsig_0_9z[1:0], celloutsig_0_8z, celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_21z } / { 1'h1, _08_[11:3], _01_, _08_[1:0], celloutsig_0_5z[3], 3'h7, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_22z };
  assign celloutsig_0_40z = celloutsig_0_16z[7:1] / { 1'h1, celloutsig_0_31z[6:1] };
  assign celloutsig_0_82z = celloutsig_0_31z[10:5] / { 1'h1, celloutsig_0_16z[5:1] };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_10z } / { 1'h1, celloutsig_1_2z[11:6] };
  assign celloutsig_0_31z = { celloutsig_0_15z[8:4], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_27z } / { 1'h1, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_12z };
  assign celloutsig_0_54z = celloutsig_0_11z[5:1] === celloutsig_0_16z[5:1];
  assign celloutsig_0_49z = { celloutsig_0_0z[5:2], celloutsig_0_17z } >= _04_[23:19];
  assign celloutsig_1_3z = in_data[101:98] >= { in_data[165:164], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_15z[11:6], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z } >= { _08_[11:3], _01_, _08_[1] };
  assign celloutsig_0_72z = { celloutsig_0_61z[17:3], celloutsig_0_49z, celloutsig_0_66z, celloutsig_0_56z, celloutsig_0_36z, celloutsig_0_56z, celloutsig_0_25z } <= in_data[90:62];
  assign celloutsig_0_78z = { _05_[6], _07_ } && { celloutsig_0_35z, celloutsig_0_70z };
  assign celloutsig_1_7z = ! { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_20z = celloutsig_0_3z % { 1'h1, celloutsig_0_1z[3], celloutsig_0_7z[0] };
  assign celloutsig_0_4z = { celloutsig_0_1z[1:0], celloutsig_0_3z, celloutsig_0_3z } * { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_61z = _05_[4] ? { celloutsig_0_55z[6], celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_0z } : { celloutsig_0_28z[7:0], celloutsig_0_38z };
  assign celloutsig_0_28z = celloutsig_0_9z[0] ? { celloutsig_0_23z[2], celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_22z } : { celloutsig_0_23z[3:0], celloutsig_0_23z };
  assign celloutsig_0_89z = - { celloutsig_0_40z[6:1], celloutsig_0_6z, celloutsig_0_76z[5:0], celloutsig_0_85z, celloutsig_0_4z, celloutsig_0_36z, celloutsig_0_35z, celloutsig_0_86z, celloutsig_0_70z };
  assign celloutsig_0_11z = - celloutsig_0_10z[6:1];
  assign celloutsig_1_16z = - { celloutsig_1_2z[9:6], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_18z = - celloutsig_0_15z;
  assign celloutsig_0_27z = - { celloutsig_0_18z[8:5], celloutsig_0_1z[4:3], celloutsig_0_7z[0] };
  assign celloutsig_0_0z = ~ in_data[32:23];
  assign celloutsig_0_70z = ~ { celloutsig_0_40z[3:1], celloutsig_0_54z };
  assign celloutsig_0_85z = ~ { celloutsig_0_19z[11:5], celloutsig_0_54z, celloutsig_0_2z };
  assign celloutsig_0_9z = ~ celloutsig_0_1z[2:0];
  assign celloutsig_0_19z = in_data[50:38] | { celloutsig_0_18z[7:0], celloutsig_0_1z };
  assign celloutsig_1_1z = & { celloutsig_1_0z, in_data[119:118] };
  assign celloutsig_1_11z = ~^ { in_data[186:161], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_2z[12:3], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_8z = ^ { in_data[111:110], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_12z = ^ celloutsig_0_4z[6:1];
  assign celloutsig_0_29z = ^ { celloutsig_0_8z[2], celloutsig_0_16z };
  assign celloutsig_0_21z = _08_[12:9] >> celloutsig_0_15z[7:4];
  assign celloutsig_0_23z = { celloutsig_0_8z[2:1], celloutsig_0_9z } >> celloutsig_0_18z[12:8];
  assign celloutsig_0_55z = { celloutsig_0_27z[5:1], celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_33z } <<< { _08_[10:3], _01_, _08_[1], celloutsig_0_33z };
  assign celloutsig_0_56z = celloutsig_0_31z[4:1] >>> { in_data[63:61], celloutsig_0_17z };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_17z } >>> { in_data[100:99], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_36z = { celloutsig_0_20z[2:1], celloutsig_0_22z } ~^ { _08_[10:9], celloutsig_0_25z };
  assign celloutsig_0_8z = celloutsig_0_4z[7:2] ~^ { celloutsig_0_2z[2], celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[182:169] ~^ { in_data[117:108], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[71:67], celloutsig_0_6z, celloutsig_0_3z } ~^ { in_data[19:14], celloutsig_0_2z };
  assign celloutsig_0_5z[3] = celloutsig_0_1z[0] ~^ in_data[69];
  assign celloutsig_0_7z[0] = celloutsig_0_1z[2] ~^ celloutsig_0_6z;
  assign _02_[20:0] = { celloutsig_0_32z, celloutsig_0_29z };
  assign _03_[11:0] = { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z[4:3], celloutsig_0_7z[0] };
  assign _04_[12:7] = _02_[26:21];
  assign _06_[5] = _00_;
  assign { _08_[15], _08_[2] } = { _03_[12], _01_ };
  assign celloutsig_0_5z[2:0] = 3'h7;
  assign celloutsig_0_7z[2:1] = celloutsig_0_1z[4:3];
  assign { out_data[134:128], out_data[100:96], out_data[63:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z[37:6], celloutsig_0_90z };
endmodule
