;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	SUB @-127, -120
	SUB <0, @2
	SLT -121, 600
	SUB -1, @-0
	SUB <0, @2
	JMP @72, #275
	JMP @72, #275
	SUB @127, 106
	SUB 105, 120
	SLT -10, 0
	SUB #72, @275
	MOV -7, <-20
	SUB 0, @101
	ADD @-109, 117
	ADD 210, 30
	JMP @12, <10
	JMP @12, <10
	JMP @12, <10
	SLT 210, 30
	MOV -30, 9
	DAT <-209, #-122
	ADD @-109, 117
	ADD -31, 9
	SLT @-109, 117
	DAT <-209, #-122
	DAT <-209, #-122
	SUB #72, @275
	SUB 171, 500
	SPL 171, 500
	SPL 171, 500
	SLT 105, 120
	SUB 171, 500
	SUB 105, 120
	SUB -1, @-0
	JMP <-507, @-120
	SUB 171, 500
	MOV #-209, -148
	MOV #-209, -148
	SLT #-209, -122
	JMP <-507, @-120
	JMP <-127, 100
	JMP <-127, 100
	JMP <-127, 100
	JMP <-127, 100
	JMP <-127, 100
	SPL 0, <702
	SUB #72, @275
	ADD #270, <206
	SPL 0, <702
	SUB 171, 500
