vendor_name = ModelSim
source_file = 1, /home/james/Documents/UFMG/oc2/tp5/hal_4/bcd_7seg.v
source_file = 1, /home/james/Documents/UFMG/oc2/tp5/hal_4/hal_4.v
source_file = 1, /home/james/Documents/UFMG/oc2/tp5/hal_4/mult.v
source_file = 1, /home/james/Documents/UFMG/oc2/tp5/hal_4/control_unit.v
source_file = 1, /home/james/Documents/UFMG/oc2/tp5/hal_4/mux.v
source_file = 1, /home/james/Documents/UFMG/oc2/tp5/hal_4/register_bank.v
source_file = 1, /home/james/Documents/UFMG/oc2/tp5/hal_4/debouncer.v
source_file = 1, /home/james/Documents/UFMG/oc2/tp5/hal_4/alu.v
source_file = 1, /home/james/Documents/UFMG/oc2/tp5/hal_4/hal_4.sdc
source_file = 1, /home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, /home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, /home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, /home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/james/Programas/intelFPGA_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/james/Documents/UFMG/oc2/tp5/hal_4/db/mult_36t.tdf
design_name = hal_4
instance = comp, \hex7[0]~output , hex7[0]~output, hal_4, 1
instance = comp, \hex7[1]~output , hex7[1]~output, hal_4, 1
instance = comp, \hex7[2]~output , hex7[2]~output, hal_4, 1
instance = comp, \hex7[3]~output , hex7[3]~output, hal_4, 1
instance = comp, \hex7[4]~output , hex7[4]~output, hal_4, 1
instance = comp, \hex7[5]~output , hex7[5]~output, hal_4, 1
instance = comp, \hex7[6]~output , hex7[6]~output, hal_4, 1
instance = comp, \hex6[0]~output , hex6[0]~output, hal_4, 1
instance = comp, \hex6[1]~output , hex6[1]~output, hal_4, 1
instance = comp, \hex6[2]~output , hex6[2]~output, hal_4, 1
instance = comp, \hex6[3]~output , hex6[3]~output, hal_4, 1
instance = comp, \hex6[4]~output , hex6[4]~output, hal_4, 1
instance = comp, \hex6[5]~output , hex6[5]~output, hal_4, 1
instance = comp, \hex6[6]~output , hex6[6]~output, hal_4, 1
instance = comp, \hex5[0]~output , hex5[0]~output, hal_4, 1
instance = comp, \hex5[1]~output , hex5[1]~output, hal_4, 1
instance = comp, \hex5[2]~output , hex5[2]~output, hal_4, 1
instance = comp, \hex5[3]~output , hex5[3]~output, hal_4, 1
instance = comp, \hex5[4]~output , hex5[4]~output, hal_4, 1
instance = comp, \hex5[5]~output , hex5[5]~output, hal_4, 1
instance = comp, \hex5[6]~output , hex5[6]~output, hal_4, 1
instance = comp, \hex4[0]~output , hex4[0]~output, hal_4, 1
instance = comp, \hex4[1]~output , hex4[1]~output, hal_4, 1
instance = comp, \hex4[2]~output , hex4[2]~output, hal_4, 1
instance = comp, \hex4[3]~output , hex4[3]~output, hal_4, 1
instance = comp, \hex4[4]~output , hex4[4]~output, hal_4, 1
instance = comp, \hex4[5]~output , hex4[5]~output, hal_4, 1
instance = comp, \hex4[6]~output , hex4[6]~output, hal_4, 1
instance = comp, \hex3[0]~output , hex3[0]~output, hal_4, 1
instance = comp, \hex3[1]~output , hex3[1]~output, hal_4, 1
instance = comp, \hex3[2]~output , hex3[2]~output, hal_4, 1
instance = comp, \hex3[3]~output , hex3[3]~output, hal_4, 1
instance = comp, \hex3[4]~output , hex3[4]~output, hal_4, 1
instance = comp, \hex3[5]~output , hex3[5]~output, hal_4, 1
instance = comp, \hex3[6]~output , hex3[6]~output, hal_4, 1
instance = comp, \hex2[0]~output , hex2[0]~output, hal_4, 1
instance = comp, \hex2[1]~output , hex2[1]~output, hal_4, 1
instance = comp, \hex2[2]~output , hex2[2]~output, hal_4, 1
instance = comp, \hex2[3]~output , hex2[3]~output, hal_4, 1
instance = comp, \hex2[4]~output , hex2[4]~output, hal_4, 1
instance = comp, \hex2[5]~output , hex2[5]~output, hal_4, 1
instance = comp, \hex2[6]~output , hex2[6]~output, hal_4, 1
instance = comp, \hex1[0]~output , hex1[0]~output, hal_4, 1
instance = comp, \hex1[1]~output , hex1[1]~output, hal_4, 1
instance = comp, \hex1[2]~output , hex1[2]~output, hal_4, 1
instance = comp, \hex1[3]~output , hex1[3]~output, hal_4, 1
instance = comp, \hex1[4]~output , hex1[4]~output, hal_4, 1
instance = comp, \hex1[5]~output , hex1[5]~output, hal_4, 1
instance = comp, \hex1[6]~output , hex1[6]~output, hal_4, 1
instance = comp, \hex0[0]~output , hex0[0]~output, hal_4, 1
instance = comp, \hex0[1]~output , hex0[1]~output, hal_4, 1
instance = comp, \hex0[2]~output , hex0[2]~output, hal_4, 1
instance = comp, \hex0[3]~output , hex0[3]~output, hal_4, 1
instance = comp, \hex0[4]~output , hex0[4]~output, hal_4, 1
instance = comp, \hex0[5]~output , hex0[5]~output, hal_4, 1
instance = comp, \hex0[6]~output , hex0[6]~output, hal_4, 1
instance = comp, \PC[0]~output , PC[0]~output, hal_4, 1
instance = comp, \PC[1]~output , PC[1]~output, hal_4, 1
instance = comp, \PC[2]~output , PC[2]~output, hal_4, 1
instance = comp, \PC[3]~output , PC[3]~output, hal_4, 1
instance = comp, \PC[4]~output , PC[4]~output, hal_4, 1
instance = comp, \PC[5]~output , PC[5]~output, hal_4, 1
instance = comp, \PC[6]~output , PC[6]~output, hal_4, 1
instance = comp, \PC[7]~output , PC[7]~output, hal_4, 1
instance = comp, \PC[8]~output , PC[8]~output, hal_4, 1
instance = comp, \PC[9]~output , PC[9]~output, hal_4, 1
instance = comp, \PC[10]~output , PC[10]~output, hal_4, 1
instance = comp, \PC[11]~output , PC[11]~output, hal_4, 1
instance = comp, \PC[12]~output , PC[12]~output, hal_4, 1
instance = comp, \PC[13]~output , PC[13]~output, hal_4, 1
instance = comp, \PC[14]~output , PC[14]~output, hal_4, 1
instance = comp, \PC[15]~output , PC[15]~output, hal_4, 1
instance = comp, \clk~input , clk~input, hal_4, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, hal_4, 1
instance = comp, \key3~input , key3~input, hal_4, 1
instance = comp, \dbk3|PB_sync_0 , dbk3|PB_sync_0, hal_4, 1
instance = comp, \dbk3|PB_sync_1~feeder , dbk3|PB_sync_1~feeder, hal_4, 1
instance = comp, \dbk3|PB_sync_1 , dbk3|PB_sync_1, hal_4, 1
instance = comp, \dbk3|PB_cnt[0]~18 , dbk3|PB_cnt[0]~18, hal_4, 1
instance = comp, \dbk3|comb~0 , dbk3|comb~0, hal_4, 1
instance = comp, \dbk3|PB_cnt[0] , dbk3|PB_cnt[0], hal_4, 1
instance = comp, \dbk3|PB_cnt[1]~20 , dbk3|PB_cnt[1]~20, hal_4, 1
instance = comp, \dbk3|PB_cnt[1] , dbk3|PB_cnt[1], hal_4, 1
instance = comp, \dbk3|PB_cnt[2]~22 , dbk3|PB_cnt[2]~22, hal_4, 1
instance = comp, \dbk3|PB_cnt[2] , dbk3|PB_cnt[2], hal_4, 1
instance = comp, \dbk3|PB_cnt[3]~24 , dbk3|PB_cnt[3]~24, hal_4, 1
instance = comp, \dbk3|PB_cnt[3] , dbk3|PB_cnt[3], hal_4, 1
instance = comp, \dbk3|PB_cnt[4]~26 , dbk3|PB_cnt[4]~26, hal_4, 1
instance = comp, \dbk3|PB_cnt[4] , dbk3|PB_cnt[4], hal_4, 1
instance = comp, \dbk3|PB_cnt[5]~28 , dbk3|PB_cnt[5]~28, hal_4, 1
instance = comp, \dbk3|PB_cnt[5] , dbk3|PB_cnt[5], hal_4, 1
instance = comp, \dbk3|PB_cnt[6]~30 , dbk3|PB_cnt[6]~30, hal_4, 1
instance = comp, \dbk3|PB_cnt[6] , dbk3|PB_cnt[6], hal_4, 1
instance = comp, \dbk3|PB_cnt[7]~32 , dbk3|PB_cnt[7]~32, hal_4, 1
instance = comp, \dbk3|PB_cnt[7] , dbk3|PB_cnt[7], hal_4, 1
instance = comp, \dbk3|PB_cnt[8]~34 , dbk3|PB_cnt[8]~34, hal_4, 1
instance = comp, \dbk3|PB_cnt[8] , dbk3|PB_cnt[8], hal_4, 1
instance = comp, \dbk3|PB_cnt[9]~36 , dbk3|PB_cnt[9]~36, hal_4, 1
instance = comp, \dbk3|PB_cnt[9] , dbk3|PB_cnt[9], hal_4, 1
instance = comp, \dbk3|PB_state~1 , dbk3|PB_state~1, hal_4, 1
instance = comp, \dbk3|PB_cnt[10]~38 , dbk3|PB_cnt[10]~38, hal_4, 1
instance = comp, \dbk3|PB_cnt[10] , dbk3|PB_cnt[10], hal_4, 1
instance = comp, \dbk3|PB_cnt[11]~40 , dbk3|PB_cnt[11]~40, hal_4, 1
instance = comp, \dbk3|PB_cnt[11] , dbk3|PB_cnt[11], hal_4, 1
instance = comp, \dbk3|PB_cnt[12]~42 , dbk3|PB_cnt[12]~42, hal_4, 1
instance = comp, \dbk3|PB_cnt[12] , dbk3|PB_cnt[12], hal_4, 1
instance = comp, \dbk3|PB_cnt[13]~44 , dbk3|PB_cnt[13]~44, hal_4, 1
instance = comp, \dbk3|PB_cnt[13] , dbk3|PB_cnt[13], hal_4, 1
instance = comp, \dbk3|PB_state~2 , dbk3|PB_state~2, hal_4, 1
instance = comp, \dbk3|PB_state~3 , dbk3|PB_state~3, hal_4, 1
instance = comp, \dbk3|PB_state~4 , dbk3|PB_state~4, hal_4, 1
instance = comp, \dbk3|PB_state~5 , dbk3|PB_state~5, hal_4, 1
instance = comp, \dbk3|PB_cnt[14]~46 , dbk3|PB_cnt[14]~46, hal_4, 1
instance = comp, \dbk3|PB_cnt[14] , dbk3|PB_cnt[14], hal_4, 1
instance = comp, \dbk3|PB_cnt[15]~48 , dbk3|PB_cnt[15]~48, hal_4, 1
instance = comp, \dbk3|PB_cnt[15] , dbk3|PB_cnt[15], hal_4, 1
instance = comp, \dbk3|PB_cnt[16]~50 , dbk3|PB_cnt[16]~50, hal_4, 1
instance = comp, \dbk3|PB_cnt[16] , dbk3|PB_cnt[16], hal_4, 1
instance = comp, \dbk3|PB_cnt[17]~52 , dbk3|PB_cnt[17]~52, hal_4, 1
instance = comp, \dbk3|PB_cnt[17] , dbk3|PB_cnt[17], hal_4, 1
instance = comp, \dbk3|PB_state~0 , dbk3|PB_state~0, hal_4, 1
instance = comp, \dbk3|PB_state~6 , dbk3|PB_state~6, hal_4, 1
instance = comp, \dbk3|PB_state~feeder , dbk3|PB_state~feeder, hal_4, 1
instance = comp, \dbk3|PB_state , dbk3|PB_state, hal_4, 1
instance = comp, \dbk3|PB_state~clkctrl , dbk3|PB_state~clkctrl, hal_4, 1
instance = comp, \rst~input , rst~input, hal_4, 1
instance = comp, \sw15_12[0]~input , sw15_12[0]~input, hal_4, 1
instance = comp, \sw15_12[1]~input , sw15_12[1]~input, hal_4, 1
instance = comp, \sw15_12[3]~input , sw15_12[3]~input, hal_4, 1
instance = comp, \sw15_12[2]~input , sw15_12[2]~input, hal_4, 1
instance = comp, \ctl_unit|mul~13 , ctl_unit|mul~13, hal_4, 1
instance = comp, \ctl_unit|source_wb[0]~13 , ctl_unit|source_wb[0]~13, hal_4, 1
instance = comp, \EX_source_wb[0] , EX_source_wb[0], hal_4, 1
instance = comp, \WB_source_wb[0] , WB_source_wb[0], hal_4, 1
instance = comp, \sw3_0[2]~input , sw3_0[2]~input, hal_4, 1
instance = comp, \sw3_0[3]~input , sw3_0[3]~input, hal_4, 1
instance = comp, \sw11_8[3]~input , sw11_8[3]~input, hal_4, 1
instance = comp, \EX_s4[3] , EX_s4[3], hal_4, 1
instance = comp, \sw11_8[2]~input , sw11_8[2]~input, hal_4, 1
instance = comp, \EX_s4[2] , EX_s4[2], hal_4, 1
instance = comp, \Equal13~1 , Equal13~1, hal_4, 1
instance = comp, \EX_opcode[3] , EX_opcode[3], hal_4, 1
instance = comp, \EX_opcode[2] , EX_opcode[2], hal_4, 1
instance = comp, \ctl_unit|Equal0~0 , ctl_unit|Equal0~0, hal_4, 1
instance = comp, \ID_fwd_branch_a~2 , ID_fwd_branch_a~2, hal_4, 1
instance = comp, \EX_opcode[0] , EX_opcode[0], hal_4, 1
instance = comp, \EX_opcode[1] , EX_opcode[1], hal_4, 1
instance = comp, \ID_fwd_branch_a~4 , ID_fwd_branch_a~4, hal_4, 1
instance = comp, \sw3_0[0]~input , sw3_0[0]~input, hal_4, 1
instance = comp, \sw3_0[1]~input , sw3_0[1]~input, hal_4, 1
instance = comp, \sw11_8[1]~input , sw11_8[1]~input, hal_4, 1
instance = comp, \EX_s4[1] , EX_s4[1], hal_4, 1
instance = comp, \sw11_8[0]~input , sw11_8[0]~input, hal_4, 1
instance = comp, \EX_s4[0] , EX_s4[0], hal_4, 1
instance = comp, \Equal13~0 , Equal13~0, hal_4, 1
instance = comp, \ID_fwd_branch_a~5 , ID_fwd_branch_a~5, hal_4, 1
instance = comp, \WB_s4[1] , WB_s4[1], hal_4, 1
instance = comp, \key0_3~feeder , key0_3~feeder, hal_4, 1
instance = comp, \key0~input , key0~input, hal_4, 1
instance = comp, \ID_addr_a[1]~0 , ID_addr_a[1]~0, hal_4, 1
instance = comp, \EX_s2[1] , EX_s2[1], hal_4, 1
instance = comp, \ID_addr_a[0]~1 , ID_addr_a[0]~1, hal_4, 1
instance = comp, \EX_s2[0] , EX_s2[0], hal_4, 1
instance = comp, \WB_s4[0] , WB_s4[0], hal_4, 1
instance = comp, \EX_fwd_a~0 , EX_fwd_a~0, hal_4, 1
instance = comp, \WB_opcode[3] , WB_opcode[3], hal_4, 1
instance = comp, \WB_opcode[2] , WB_opcode[2], hal_4, 1
instance = comp, \WB_opcode[0] , WB_opcode[0], hal_4, 1
instance = comp, \WB_opcode[1]~feeder , WB_opcode[1]~feeder, hal_4, 1
instance = comp, \WB_opcode[1] , WB_opcode[1], hal_4, 1
instance = comp, \ID_fwd_a~4 , ID_fwd_a~4, hal_4, 1
instance = comp, \WB_s4[2]~feeder , WB_s4[2]~feeder, hal_4, 1
instance = comp, \WB_s4[2] , WB_s4[2], hal_4, 1
instance = comp, \ID_addr_a[3]~2 , ID_addr_a[3]~2, hal_4, 1
instance = comp, \EX_s2[3] , EX_s2[3], hal_4, 1
instance = comp, \ID_addr_a[2]~3 , ID_addr_a[2]~3, hal_4, 1
instance = comp, \EX_s2[2] , EX_s2[2], hal_4, 1
instance = comp, \WB_s4[3] , WB_s4[3], hal_4, 1
instance = comp, \EX_fwd_a~1 , EX_fwd_a~1, hal_4, 1
instance = comp, \EX_fwd_a~2 , EX_fwd_a~2, hal_4, 1
instance = comp, \ctl_unit|source_wb[1]~14 , ctl_unit|source_wb[1]~14, hal_4, 1
instance = comp, \EX_source_wb[1] , EX_source_wb[1], hal_4, 1
instance = comp, \WB_source_wb[1] , WB_source_wb[1], hal_4, 1
instance = comp, \alu_0|Mux11~6 , alu_0|Mux11~6, hal_4, 1
instance = comp, \ID_fwd_branch_a~3 , ID_fwd_branch_a~3, hal_4, 1
instance = comp, \sw7_4[3]~input , sw7_4[3]~input, hal_4, 1
instance = comp, \sw7_4[2]~input , sw7_4[2]~input, hal_4, 1
instance = comp, \ID_fwd_branch_b~1 , ID_fwd_branch_b~1, hal_4, 1
instance = comp, \sw7_4[0]~input , sw7_4[0]~input, hal_4, 1
instance = comp, \sw7_4[1]~input , sw7_4[1]~input, hal_4, 1
instance = comp, \ID_fwd_branch_b~0 , ID_fwd_branch_b~0, hal_4, 1
instance = comp, \ID_fwd_branch_b[0]~3 , ID_fwd_branch_b[0]~3, hal_4, 1
instance = comp, \ID_fwd_branch_b[0]~4 , ID_fwd_branch_b[0]~4, hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~121 , fwd_branch_s3|out[15]~121, hal_4, 1
instance = comp, \ID_fwd_b~0 , ID_fwd_b~0, hal_4, 1
instance = comp, \ID_fwd_b~1 , ID_fwd_b~1, hal_4, 1
instance = comp, \ID_fwd_b~2 , ID_fwd_b~2, hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~109 , fwd_branch_s3|out[6]~109, hal_4, 1
instance = comp, \ctl_unit|r_w~5 , ctl_unit|r_w~5, hal_4, 1
instance = comp, \r_bank|Decoder0~14 , r_bank|Decoder0~14, hal_4, 1
instance = comp, \r_bank|Decoder0~15 , r_bank|Decoder0~15, hal_4, 1
instance = comp, \r_bank|registers[7][8] , r_bank|registers[7][8], hal_4, 1
instance = comp, \r_bank|Decoder0~6 , r_bank|Decoder0~6, hal_4, 1
instance = comp, \r_bank|Decoder0~19 , r_bank|Decoder0~19, hal_4, 1
instance = comp, \r_bank|registers[3][8] , r_bank|registers[3][8], hal_4, 1
instance = comp, \r_bank|registers[11][8]~feeder , r_bank|registers[11][8]~feeder, hal_4, 1
instance = comp, \r_bank|Decoder0~7 , r_bank|Decoder0~7, hal_4, 1
instance = comp, \r_bank|registers[11][8] , r_bank|registers[11][8], hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~202 , fwd_branch_s3|out[8]~202, hal_4, 1
instance = comp, \r_bank|Decoder0~23 , r_bank|Decoder0~23, hal_4, 1
instance = comp, \r_bank|registers[15][8] , r_bank|registers[15][8], hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~203 , fwd_branch_s3|out[8]~203, hal_4, 1
instance = comp, \r_bank|registers[5][8]~feeder , r_bank|registers[5][8]~feeder, hal_4, 1
instance = comp, \r_bank|Decoder0~8 , r_bank|Decoder0~8, hal_4, 1
instance = comp, \r_bank|Decoder0~9 , r_bank|Decoder0~9, hal_4, 1
instance = comp, \r_bank|registers[5][8] , r_bank|registers[5][8], hal_4, 1
instance = comp, \r_bank|Decoder0~20 , r_bank|Decoder0~20, hal_4, 1
instance = comp, \r_bank|registers[13][8] , r_bank|registers[13][8], hal_4, 1
instance = comp, \r_bank|Decoder0~2 , r_bank|Decoder0~2, hal_4, 1
instance = comp, \r_bank|Decoder0~17 , r_bank|Decoder0~17, hal_4, 1
instance = comp, \r_bank|registers[1][8] , r_bank|registers[1][8], hal_4, 1
instance = comp, \r_bank|registers[9][8]~feeder , r_bank|registers[9][8]~feeder, hal_4, 1
instance = comp, \r_bank|Decoder0~3 , r_bank|Decoder0~3, hal_4, 1
instance = comp, \r_bank|registers[9][8] , r_bank|registers[9][8], hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~195 , fwd_branch_s3|out[8]~195, hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~196 , fwd_branch_s3|out[8]~196, hal_4, 1
instance = comp, \r_bank|Decoder0~0 , r_bank|Decoder0~0, hal_4, 1
instance = comp, \r_bank|Decoder0~1 , r_bank|Decoder0~1, hal_4, 1
instance = comp, \r_bank|registers[10][8] , r_bank|registers[10][8], hal_4, 1
instance = comp, \r_bank|Decoder0~10 , r_bank|Decoder0~10, hal_4, 1
instance = comp, \r_bank|Decoder0~21 , r_bank|Decoder0~21, hal_4, 1
instance = comp, \r_bank|registers[14][8] , r_bank|registers[14][8], hal_4, 1
instance = comp, \r_bank|Decoder0~16 , r_bank|Decoder0~16, hal_4, 1
instance = comp, \r_bank|registers[2][8] , r_bank|registers[2][8], hal_4, 1
instance = comp, \r_bank|Decoder0~11 , r_bank|Decoder0~11, hal_4, 1
instance = comp, \r_bank|registers[6][8] , r_bank|registers[6][8], hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~197 , fwd_branch_s3|out[8]~197, hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~198 , fwd_branch_s3|out[8]~198, hal_4, 1
instance = comp, \r_bank|registers[8][8]~feeder , r_bank|registers[8][8]~feeder, hal_4, 1
instance = comp, \r_bank|Decoder0~4 , r_bank|Decoder0~4, hal_4, 1
instance = comp, \r_bank|Decoder0~5 , r_bank|Decoder0~5, hal_4, 1
instance = comp, \r_bank|registers[8][8] , r_bank|registers[8][8], hal_4, 1
instance = comp, \r_bank|Decoder0~12 , r_bank|Decoder0~12, hal_4, 1
instance = comp, \r_bank|Decoder0~22 , r_bank|Decoder0~22, hal_4, 1
instance = comp, \r_bank|registers[12][8] , r_bank|registers[12][8], hal_4, 1
instance = comp, \r_bank|Decoder0~18 , r_bank|Decoder0~18, hal_4, 1
instance = comp, \r_bank|registers[0][8] , r_bank|registers[0][8], hal_4, 1
instance = comp, \r_bank|Decoder0~13 , r_bank|Decoder0~13, hal_4, 1
instance = comp, \r_bank|registers[4][8] , r_bank|registers[4][8], hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~199 , fwd_branch_s3|out[8]~199, hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~200 , fwd_branch_s3|out[8]~200, hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~201 , fwd_branch_s3|out[8]~201, hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~204 , fwd_branch_s3|out[8]~204, hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~205 , fwd_branch_s3|out[8]~205, hal_4, 1
instance = comp, \fwd_branch_s3|out[8]~206 , fwd_branch_s3|out[8]~206, hal_4, 1
instance = comp, \EX_reg_b[8] , EX_reg_b[8], hal_4, 1
instance = comp, \ctl_unit|alu_b~2 , ctl_unit|alu_b~2, hal_4, 1
instance = comp, \EX_immed[2] , EX_immed[2], hal_4, 1
instance = comp, \EX_immed[3] , EX_immed[3], hal_4, 1
instance = comp, \EX_fwd_b~1 , EX_fwd_b~1, hal_4, 1
instance = comp, \EX_immed[0] , EX_immed[0], hal_4, 1
instance = comp, \EX_immed[1] , EX_immed[1], hal_4, 1
instance = comp, \EX_fwd_b~0 , EX_fwd_b~0, hal_4, 1
instance = comp, \mux_b|out[4]~0 , mux_b|out[4]~0, hal_4, 1
instance = comp, \mux_b|out[4]~1 , mux_b|out[4]~1, hal_4, 1
instance = comp, \mux_b|out[8]~21 , mux_b|out[8]~21, hal_4, 1
instance = comp, \alu_0|Mux11~4 , alu_0|Mux11~4, hal_4, 1
instance = comp, \alu_0|Mux14~3 , alu_0|Mux14~3, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~208 , fwd_branch_s3|out[4]~208, hal_4, 1
instance = comp, \ID_fwd_branch_a~0 , ID_fwd_branch_a~0, hal_4, 1
instance = comp, \ID_fwd_branch_a~1 , ID_fwd_branch_a~1, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~0 , fwd_branch_s2|out[14]~0, hal_4, 1
instance = comp, \WB_alu_s[9] , WB_alu_s[9], hal_4, 1
instance = comp, \mux_wb|out[9]~22 , mux_wb|out[9]~22, hal_4, 1
instance = comp, \r_bank|registers[7][9]~feeder , r_bank|registers[7][9]~feeder, hal_4, 1
instance = comp, \r_bank|registers[7][9] , r_bank|registers[7][9], hal_4, 1
instance = comp, \r_bank|registers[6][9]~feeder , r_bank|registers[6][9]~feeder, hal_4, 1
instance = comp, \r_bank|registers[6][9] , r_bank|registers[6][9], hal_4, 1
instance = comp, \r_bank|registers[4][9] , r_bank|registers[4][9], hal_4, 1
instance = comp, \r_bank|registers[5][9] , r_bank|registers[5][9], hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~183 , fwd_branch_s3|out[9]~183, hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~184 , fwd_branch_s3|out[9]~184, hal_4, 1
instance = comp, \r_bank|registers[14][9] , r_bank|registers[14][9], hal_4, 1
instance = comp, \r_bank|registers[12][9] , r_bank|registers[12][9], hal_4, 1
instance = comp, \r_bank|registers[13][9] , r_bank|registers[13][9], hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~190 , fwd_branch_s3|out[9]~190, hal_4, 1
instance = comp, \r_bank|registers[15][9]~feeder , r_bank|registers[15][9]~feeder, hal_4, 1
instance = comp, \r_bank|registers[15][9] , r_bank|registers[15][9], hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~191 , fwd_branch_s3|out[9]~191, hal_4, 1
instance = comp, \r_bank|registers[9][9]~feeder , r_bank|registers[9][9]~feeder, hal_4, 1
instance = comp, \r_bank|registers[9][9] , r_bank|registers[9][9], hal_4, 1
instance = comp, \r_bank|registers[11][9] , r_bank|registers[11][9], hal_4, 1
instance = comp, \r_bank|registers[8][9]~feeder , r_bank|registers[8][9]~feeder, hal_4, 1
instance = comp, \r_bank|registers[8][9] , r_bank|registers[8][9], hal_4, 1
instance = comp, \r_bank|registers[10][9] , r_bank|registers[10][9], hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~185 , fwd_branch_s3|out[9]~185, hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~186 , fwd_branch_s3|out[9]~186, hal_4, 1
instance = comp, \r_bank|registers[3][9] , r_bank|registers[3][9], hal_4, 1
instance = comp, \r_bank|registers[1][9] , r_bank|registers[1][9], hal_4, 1
instance = comp, \r_bank|registers[2][9]~feeder , r_bank|registers[2][9]~feeder, hal_4, 1
instance = comp, \r_bank|registers[2][9] , r_bank|registers[2][9], hal_4, 1
instance = comp, \r_bank|registers[0][9]~feeder , r_bank|registers[0][9]~feeder, hal_4, 1
instance = comp, \r_bank|registers[0][9] , r_bank|registers[0][9], hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~187 , fwd_branch_s3|out[9]~187, hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~188 , fwd_branch_s3|out[9]~188, hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~189 , fwd_branch_s3|out[9]~189, hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~192 , fwd_branch_s3|out[9]~192, hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~193 , fwd_branch_s3|out[9]~193, hal_4, 1
instance = comp, \fwd_branch_s3|out[9]~194 , fwd_branch_s3|out[9]~194, hal_4, 1
instance = comp, \EX_reg_b[9] , EX_reg_b[9], hal_4, 1
instance = comp, \mux_b|out[9]~20 , mux_b|out[9]~20, hal_4, 1
instance = comp, \alu_0|Add1~16 , alu_0|Add1~16, hal_4, 1
instance = comp, \alu_0|Add1~18 , alu_0|Add1~18, hal_4, 1
instance = comp, \alu_0|Mux14~2 , alu_0|Mux14~2, hal_4, 1
instance = comp, \alu_0|Mux6~0 , alu_0|Mux6~0, hal_4, 1
instance = comp, \alu_0|Mux14~0 , alu_0|Mux14~0, hal_4, 1
instance = comp, \alu_0|Mux9~2 , alu_0|Mux9~2, hal_4, 1
instance = comp, \ID_fwd_branch_b~2 , ID_fwd_branch_b~2, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~13 , fwd_branch_s3|out[4]~13, hal_4, 1
instance = comp, \WB_alu_s[10]~feeder , WB_alu_s[10]~feeder, hal_4, 1
instance = comp, \WB_alu_s[10] , WB_alu_s[10], hal_4, 1
instance = comp, \mux_wb|out[10]~21 , mux_wb|out[10]~21, hal_4, 1
instance = comp, \alu_0|Mux5~0 , alu_0|Mux5~0, hal_4, 1
instance = comp, \r_bank|registers[15][10] , r_bank|registers[15][10], hal_4, 1
instance = comp, \r_bank|registers[11][10] , r_bank|registers[11][10], hal_4, 1
instance = comp, \r_bank|registers[3][10]~feeder , r_bank|registers[3][10]~feeder, hal_4, 1
instance = comp, \r_bank|registers[3][10] , r_bank|registers[3][10], hal_4, 1
instance = comp, \r_bank|registers[7][10]~feeder , r_bank|registers[7][10]~feeder, hal_4, 1
instance = comp, \r_bank|registers[7][10] , r_bank|registers[7][10], hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~178 , fwd_branch_s3|out[10]~178, hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~179 , fwd_branch_s3|out[10]~179, hal_4, 1
instance = comp, \r_bank|registers[2][10] , r_bank|registers[2][10], hal_4, 1
instance = comp, \r_bank|registers[10][10] , r_bank|registers[10][10], hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~171 , fwd_branch_s3|out[10]~171, hal_4, 1
instance = comp, \r_bank|registers[14][10] , r_bank|registers[14][10], hal_4, 1
instance = comp, \r_bank|registers[6][10] , r_bank|registers[6][10], hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~172 , fwd_branch_s3|out[10]~172, hal_4, 1
instance = comp, \r_bank|registers[4][10]~feeder , r_bank|registers[4][10]~feeder, hal_4, 1
instance = comp, \r_bank|registers[4][10] , r_bank|registers[4][10], hal_4, 1
instance = comp, \r_bank|registers[12][10] , r_bank|registers[12][10], hal_4, 1
instance = comp, \r_bank|registers[0][10] , r_bank|registers[0][10], hal_4, 1
instance = comp, \r_bank|registers[8][10]~feeder , r_bank|registers[8][10]~feeder, hal_4, 1
instance = comp, \r_bank|registers[8][10] , r_bank|registers[8][10], hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~175 , fwd_branch_s3|out[10]~175, hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~176 , fwd_branch_s3|out[10]~176, hal_4, 1
instance = comp, \r_bank|registers[9][10]~feeder , r_bank|registers[9][10]~feeder, hal_4, 1
instance = comp, \r_bank|registers[9][10] , r_bank|registers[9][10], hal_4, 1
instance = comp, \r_bank|registers[13][10] , r_bank|registers[13][10], hal_4, 1
instance = comp, \r_bank|registers[5][10]~feeder , r_bank|registers[5][10]~feeder, hal_4, 1
instance = comp, \r_bank|registers[5][10] , r_bank|registers[5][10], hal_4, 1
instance = comp, \r_bank|registers[1][10] , r_bank|registers[1][10], hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~173 , fwd_branch_s3|out[10]~173, hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~174 , fwd_branch_s3|out[10]~174, hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~177 , fwd_branch_s3|out[10]~177, hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~180 , fwd_branch_s3|out[10]~180, hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~181 , fwd_branch_s3|out[10]~181, hal_4, 1
instance = comp, \alu_0|Add1~20 , alu_0|Add1~20, hal_4, 1
instance = comp, \alu_0|Mux5~1 , alu_0|Mux5~1, hal_4, 1
instance = comp, \alu_0|Add0~18 , alu_0|Add0~18, hal_4, 1
instance = comp, \alu_0|Add0~20 , alu_0|Add0~20, hal_4, 1
instance = comp, \alu_0|Mux5~3 , alu_0|Mux5~3, hal_4, 1
instance = comp, \alu_0|Mux14~1 , alu_0|Mux14~1, hal_4, 1
instance = comp, \alu_0|Mux10~6 , alu_0|Mux10~6, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~14 , fwd_branch_s3|out[4]~14, hal_4, 1
instance = comp, \r_bank|registers[15][5] , r_bank|registers[15][5], hal_4, 1
instance = comp, \r_bank|registers[11][5] , r_bank|registers[11][5], hal_4, 1
instance = comp, \r_bank|registers[3][5] , r_bank|registers[3][5], hal_4, 1
instance = comp, \r_bank|registers[7][5] , r_bank|registers[7][5], hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~24 , fwd_branch_s3|out[5]~24, hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~25 , fwd_branch_s3|out[5]~25, hal_4, 1
instance = comp, \r_bank|registers[14][5] , r_bank|registers[14][5], hal_4, 1
instance = comp, \r_bank|registers[6][5]~feeder , r_bank|registers[6][5]~feeder, hal_4, 1
instance = comp, \r_bank|registers[6][5] , r_bank|registers[6][5], hal_4, 1
instance = comp, \r_bank|registers[10][5] , r_bank|registers[10][5], hal_4, 1
instance = comp, \r_bank|registers[2][5]~feeder , r_bank|registers[2][5]~feeder, hal_4, 1
instance = comp, \r_bank|registers[2][5] , r_bank|registers[2][5], hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~17 , fwd_branch_s3|out[5]~17, hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~18 , fwd_branch_s3|out[5]~18, hal_4, 1
instance = comp, \r_bank|registers[12][5] , r_bank|registers[12][5], hal_4, 1
instance = comp, \r_bank|registers[0][5] , r_bank|registers[0][5], hal_4, 1
instance = comp, \r_bank|registers[8][5] , r_bank|registers[8][5], hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~21 , fwd_branch_s3|out[5]~21, hal_4, 1
instance = comp, \r_bank|registers[4][5] , r_bank|registers[4][5], hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~22 , fwd_branch_s3|out[5]~22, hal_4, 1
instance = comp, \r_bank|registers[9][5] , r_bank|registers[9][5], hal_4, 1
instance = comp, \r_bank|registers[13][5] , r_bank|registers[13][5], hal_4, 1
instance = comp, \r_bank|registers[5][5] , r_bank|registers[5][5], hal_4, 1
instance = comp, \r_bank|registers[1][5] , r_bank|registers[1][5], hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~19 , fwd_branch_s3|out[5]~19, hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~20 , fwd_branch_s3|out[5]~20, hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~23 , fwd_branch_s3|out[5]~23, hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~26 , fwd_branch_s3|out[5]~26, hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~27 , fwd_branch_s3|out[5]~27, hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~28 , fwd_branch_s3|out[5]~28, hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~94 , fwd_branch_s3|out[3]~94, hal_4, 1
instance = comp, \alu_0|Add1~22 , alu_0|Add1~22, hal_4, 1
instance = comp, \alu_0|Add0~22 , alu_0|Add0~22, hal_4, 1
instance = comp, \alu_0|Mux4~3 , alu_0|Mux4~3, hal_4, 1
instance = comp, \alu_0|Mux4~1 , alu_0|Mux4~1, hal_4, 1
instance = comp, \alu_0|Add2~20 , alu_0|Add2~20, hal_4, 1
instance = comp, \alu_0|Add2~22 , alu_0|Add2~22, hal_4, 1
instance = comp, \alu_0|Mux4~2 , alu_0|Mux4~2, hal_4, 1
instance = comp, \alu_0|Mux4~4 , alu_0|Mux4~4, hal_4, 1
instance = comp, \alu_0|Mux4~5 , alu_0|Mux4~5, hal_4, 1
instance = comp, \alu_0|Mux4~0 , alu_0|Mux4~0, hal_4, 1
instance = comp, \WB_alu_s[11] , WB_alu_s[11], hal_4, 1
instance = comp, \mux_wb|out[11]~20 , mux_wb|out[11]~20, hal_4, 1
instance = comp, \r_bank|registers[10][11]~feeder , r_bank|registers[10][11]~feeder, hal_4, 1
instance = comp, \r_bank|registers[10][11] , r_bank|registers[10][11], hal_4, 1
instance = comp, \r_bank|registers[11][11] , r_bank|registers[11][11], hal_4, 1
instance = comp, \r_bank|registers[8][11] , r_bank|registers[8][11], hal_4, 1
instance = comp, \r_bank|registers[9][11]~feeder , r_bank|registers[9][11]~feeder, hal_4, 1
instance = comp, \r_bank|registers[9][11] , r_bank|registers[9][11], hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~159 , fwd_branch_s3|out[11]~159, hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~160 , fwd_branch_s3|out[11]~160, hal_4, 1
instance = comp, \r_bank|registers[15][11]~feeder , r_bank|registers[15][11]~feeder, hal_4, 1
instance = comp, \r_bank|registers[15][11] , r_bank|registers[15][11], hal_4, 1
instance = comp, \r_bank|registers[13][11] , r_bank|registers[13][11], hal_4, 1
instance = comp, \r_bank|registers[12][11] , r_bank|registers[12][11], hal_4, 1
instance = comp, \r_bank|registers[14][11] , r_bank|registers[14][11], hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~166 , fwd_branch_s3|out[11]~166, hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~167 , fwd_branch_s3|out[11]~167, hal_4, 1
instance = comp, \r_bank|registers[2][11]~feeder , r_bank|registers[2][11]~feeder, hal_4, 1
instance = comp, \r_bank|registers[2][11] , r_bank|registers[2][11], hal_4, 1
instance = comp, \r_bank|registers[3][11] , r_bank|registers[3][11], hal_4, 1
instance = comp, \r_bank|registers[0][11] , r_bank|registers[0][11], hal_4, 1
instance = comp, \r_bank|registers[1][11]~feeder , r_bank|registers[1][11]~feeder, hal_4, 1
instance = comp, \r_bank|registers[1][11] , r_bank|registers[1][11], hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~163 , fwd_branch_s3|out[11]~163, hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~164 , fwd_branch_s3|out[11]~164, hal_4, 1
instance = comp, \r_bank|registers[5][11]~feeder , r_bank|registers[5][11]~feeder, hal_4, 1
instance = comp, \r_bank|registers[5][11] , r_bank|registers[5][11], hal_4, 1
instance = comp, \r_bank|registers[4][11] , r_bank|registers[4][11], hal_4, 1
instance = comp, \r_bank|registers[6][11]~feeder , r_bank|registers[6][11]~feeder, hal_4, 1
instance = comp, \r_bank|registers[6][11] , r_bank|registers[6][11], hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~161 , fwd_branch_s3|out[11]~161, hal_4, 1
instance = comp, \r_bank|registers[7][11] , r_bank|registers[7][11], hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~162 , fwd_branch_s3|out[11]~162, hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~165 , fwd_branch_s3|out[11]~165, hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~168 , fwd_branch_s3|out[11]~168, hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~169 , fwd_branch_s3|out[11]~169, hal_4, 1
instance = comp, \fwd_branch_s3|out[11]~170 , fwd_branch_s3|out[11]~170, hal_4, 1
instance = comp, \EX_reg_b[11] , EX_reg_b[11], hal_4, 1
instance = comp, \mux_b|out[11]~18 , mux_b|out[11]~18, hal_4, 1
instance = comp, \alu_0|Mux4~6 , alu_0|Mux4~6, hal_4, 1
instance = comp, \ID_fwd_a~0 , ID_fwd_a~0, hal_4, 1
instance = comp, \ID_fwd_a~1 , ID_fwd_a~1, hal_4, 1
instance = comp, \ID_fwd_a~3 , ID_fwd_a~3, hal_4, 1
instance = comp, \ID_fwd_a~2 , ID_fwd_a~2, hal_4, 1
instance = comp, \ID_fwd_a~5 , ID_fwd_a~5, hal_4, 1
instance = comp, \ID_fwd_a~6 , ID_fwd_a~6, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~162 , fwd_branch_s2|out[11]~162, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~163 , fwd_branch_s2|out[11]~163, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~169 , fwd_branch_s2|out[11]~169, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~170 , fwd_branch_s2|out[11]~170, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~166 , fwd_branch_s2|out[11]~166, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~167 , fwd_branch_s2|out[11]~167, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~164 , fwd_branch_s2|out[11]~164, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~165 , fwd_branch_s2|out[11]~165, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~168 , fwd_branch_s2|out[11]~168, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~171 , fwd_branch_s2|out[11]~171, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~172 , fwd_branch_s2|out[11]~172, hal_4, 1
instance = comp, \fwd_branch_s2|out[11]~173 , fwd_branch_s2|out[11]~173, hal_4, 1
instance = comp, \EX_reg_a[11] , EX_reg_a[11], hal_4, 1
instance = comp, \fwd_a|out[11]~12 , fwd_a|out[11]~12, hal_4, 1
instance = comp, \r_bank|registers[2][12] , r_bank|registers[2][12], hal_4, 1
instance = comp, \r_bank|registers[6][12] , r_bank|registers[6][12], hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~149 , fwd_branch_s3|out[12]~149, hal_4, 1
instance = comp, \r_bank|registers[10][12] , r_bank|registers[10][12], hal_4, 1
instance = comp, \r_bank|registers[14][12] , r_bank|registers[14][12], hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~150 , fwd_branch_s3|out[12]~150, hal_4, 1
instance = comp, \r_bank|registers[8][12] , r_bank|registers[8][12], hal_4, 1
instance = comp, \r_bank|registers[12][12] , r_bank|registers[12][12], hal_4, 1
instance = comp, \r_bank|registers[0][12] , r_bank|registers[0][12], hal_4, 1
instance = comp, \r_bank|registers[4][12]~feeder , r_bank|registers[4][12]~feeder, hal_4, 1
instance = comp, \r_bank|registers[4][12] , r_bank|registers[4][12], hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~151 , fwd_branch_s3|out[12]~151, hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~152 , fwd_branch_s3|out[12]~152, hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~153 , fwd_branch_s3|out[12]~153, hal_4, 1
instance = comp, \r_bank|registers[15][12]~feeder , r_bank|registers[15][12]~feeder, hal_4, 1
instance = comp, \r_bank|registers[15][12] , r_bank|registers[15][12], hal_4, 1
instance = comp, \r_bank|registers[11][12]~feeder , r_bank|registers[11][12]~feeder, hal_4, 1
instance = comp, \r_bank|registers[11][12] , r_bank|registers[11][12], hal_4, 1
instance = comp, \r_bank|registers[3][12]~feeder , r_bank|registers[3][12]~feeder, hal_4, 1
instance = comp, \r_bank|registers[3][12] , r_bank|registers[3][12], hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~154 , fwd_branch_s3|out[12]~154, hal_4, 1
instance = comp, \r_bank|registers[7][12]~feeder , r_bank|registers[7][12]~feeder, hal_4, 1
instance = comp, \r_bank|registers[7][12] , r_bank|registers[7][12], hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~155 , fwd_branch_s3|out[12]~155, hal_4, 1
instance = comp, \r_bank|registers[13][12] , r_bank|registers[13][12], hal_4, 1
instance = comp, \r_bank|registers[5][12] , r_bank|registers[5][12], hal_4, 1
instance = comp, \r_bank|registers[1][12] , r_bank|registers[1][12], hal_4, 1
instance = comp, \r_bank|registers[9][12]~feeder , r_bank|registers[9][12]~feeder, hal_4, 1
instance = comp, \r_bank|registers[9][12] , r_bank|registers[9][12], hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~147 , fwd_branch_s3|out[12]~147, hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~148 , fwd_branch_s3|out[12]~148, hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~156 , fwd_branch_s3|out[12]~156, hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~157 , fwd_branch_s3|out[12]~157, hal_4, 1
instance = comp, \fwd_branch_s3|out[12]~158 , fwd_branch_s3|out[12]~158, hal_4, 1
instance = comp, \EX_reg_b[12] , EX_reg_b[12], hal_4, 1
instance = comp, \mux_b|out[12]~17 , mux_b|out[12]~17, hal_4, 1
instance = comp, \alu_0|Add1~24 , alu_0|Add1~24, hal_4, 1
instance = comp, \alu_0|Mux3~0 , alu_0|Mux3~0, hal_4, 1
instance = comp, \alu_0|Add0~24 , alu_0|Add0~24, hal_4, 1
instance = comp, \alu_0|Mux3~2 , alu_0|Mux3~2, hal_4, 1
instance = comp, \alu_0|Add2~24 , alu_0|Add2~24, hal_4, 1
instance = comp, \alu_0|Mux3~1 , alu_0|Mux3~1, hal_4, 1
instance = comp, \alu_0|Mux3~3 , alu_0|Mux3~3, hal_4, 1
instance = comp, \alu_0|Mux3~4 , alu_0|Mux3~4, hal_4, 1
instance = comp, \alu_0|Mux3~5 , alu_0|Mux3~5, hal_4, 1
instance = comp, \WB_alu_s[12] , WB_alu_s[12], hal_4, 1
instance = comp, \mux_wb|out[12]~19 , mux_wb|out[12]~19, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~154 , fwd_branch_s2|out[12]~154, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~155 , fwd_branch_s2|out[12]~155, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~152 , fwd_branch_s2|out[12]~152, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~153 , fwd_branch_s2|out[12]~153, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~156 , fwd_branch_s2|out[12]~156, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~157 , fwd_branch_s2|out[12]~157, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~158 , fwd_branch_s2|out[12]~158, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~150 , fwd_branch_s2|out[12]~150, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~151 , fwd_branch_s2|out[12]~151, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~159 , fwd_branch_s2|out[12]~159, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~160 , fwd_branch_s2|out[12]~160, hal_4, 1
instance = comp, \fwd_branch_s2|out[12]~161 , fwd_branch_s2|out[12]~161, hal_4, 1
instance = comp, \EX_reg_a[12] , EX_reg_a[12], hal_4, 1
instance = comp, \fwd_a|out[12]~11 , fwd_a|out[12]~11, hal_4, 1
instance = comp, \WB_alu_s[13] , WB_alu_s[13], hal_4, 1
instance = comp, \mux_wb|out[13]~18 , mux_wb|out[13]~18, hal_4, 1
instance = comp, \r_bank|registers[15][13] , r_bank|registers[15][13], hal_4, 1
instance = comp, \r_bank|registers[14][13] , r_bank|registers[14][13], hal_4, 1
instance = comp, \r_bank|registers[13][13]~feeder , r_bank|registers[13][13]~feeder, hal_4, 1
instance = comp, \r_bank|registers[13][13] , r_bank|registers[13][13], hal_4, 1
instance = comp, \r_bank|registers[12][13] , r_bank|registers[12][13], hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~142 , fwd_branch_s3|out[13]~142, hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~143 , fwd_branch_s3|out[13]~143, hal_4, 1
instance = comp, \r_bank|registers[5][13] , r_bank|registers[5][13], hal_4, 1
instance = comp, \r_bank|registers[4][13] , r_bank|registers[4][13], hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~135 , fwd_branch_s3|out[13]~135, hal_4, 1
instance = comp, \r_bank|registers[6][13]~feeder , r_bank|registers[6][13]~feeder, hal_4, 1
instance = comp, \r_bank|registers[6][13] , r_bank|registers[6][13], hal_4, 1
instance = comp, \r_bank|registers[7][13]~feeder , r_bank|registers[7][13]~feeder, hal_4, 1
instance = comp, \r_bank|registers[7][13] , r_bank|registers[7][13], hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~136 , fwd_branch_s3|out[13]~136, hal_4, 1
instance = comp, \r_bank|registers[9][13]~feeder , r_bank|registers[9][13]~feeder, hal_4, 1
instance = comp, \r_bank|registers[9][13] , r_bank|registers[9][13], hal_4, 1
instance = comp, \r_bank|registers[11][13] , r_bank|registers[11][13], hal_4, 1
instance = comp, \r_bank|registers[10][13]~feeder , r_bank|registers[10][13]~feeder, hal_4, 1
instance = comp, \r_bank|registers[10][13] , r_bank|registers[10][13], hal_4, 1
instance = comp, \r_bank|registers[8][13]~feeder , r_bank|registers[8][13]~feeder, hal_4, 1
instance = comp, \r_bank|registers[8][13] , r_bank|registers[8][13], hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~137 , fwd_branch_s3|out[13]~137, hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~138 , fwd_branch_s3|out[13]~138, hal_4, 1
instance = comp, \r_bank|registers[3][13]~feeder , r_bank|registers[3][13]~feeder, hal_4, 1
instance = comp, \r_bank|registers[3][13] , r_bank|registers[3][13], hal_4, 1
instance = comp, \r_bank|registers[1][13] , r_bank|registers[1][13], hal_4, 1
instance = comp, \r_bank|registers[0][13] , r_bank|registers[0][13], hal_4, 1
instance = comp, \r_bank|registers[2][13] , r_bank|registers[2][13], hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~139 , fwd_branch_s3|out[13]~139, hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~140 , fwd_branch_s3|out[13]~140, hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~141 , fwd_branch_s3|out[13]~141, hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~144 , fwd_branch_s3|out[13]~144, hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~145 , fwd_branch_s3|out[13]~145, hal_4, 1
instance = comp, \fwd_branch_s3|out[13]~146 , fwd_branch_s3|out[13]~146, hal_4, 1
instance = comp, \EX_reg_b[13] , EX_reg_b[13], hal_4, 1
instance = comp, \mux_b|out[13]~16 , mux_b|out[13]~16, hal_4, 1
instance = comp, \alu_0|Add1~26 , alu_0|Add1~26, hal_4, 1
instance = comp, \alu_0|Mux2~0 , alu_0|Mux2~0, hal_4, 1
instance = comp, \alu_0|Add2~26 , alu_0|Add2~26, hal_4, 1
instance = comp, \alu_0|Mux2~1 , alu_0|Mux2~1, hal_4, 1
instance = comp, \alu_0|Add0~26 , alu_0|Add0~26, hal_4, 1
instance = comp, \alu_0|Mux2~2 , alu_0|Mux2~2, hal_4, 1
instance = comp, \alu_0|Mux2~3 , alu_0|Mux2~3, hal_4, 1
instance = comp, \alu_0|Mux2~4 , alu_0|Mux2~4, hal_4, 1
instance = comp, \alu_0|Mux2~5 , alu_0|Mux2~5, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~145 , fwd_branch_s2|out[13]~145, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~146 , fwd_branch_s2|out[13]~146, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~138 , fwd_branch_s2|out[13]~138, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~139 , fwd_branch_s2|out[13]~139, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~142 , fwd_branch_s2|out[13]~142, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~143 , fwd_branch_s2|out[13]~143, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~140 , fwd_branch_s2|out[13]~140, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~141 , fwd_branch_s2|out[13]~141, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~144 , fwd_branch_s2|out[13]~144, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~147 , fwd_branch_s2|out[13]~147, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~148 , fwd_branch_s2|out[13]~148, hal_4, 1
instance = comp, \fwd_branch_s2|out[13]~149 , fwd_branch_s2|out[13]~149, hal_4, 1
instance = comp, \EX_reg_a[13] , EX_reg_a[13], hal_4, 1
instance = comp, \fwd_a|out[13]~10 , fwd_a|out[13]~10, hal_4, 1
instance = comp, \alu_0|Mux1~2 , alu_0|Mux1~2, hal_4, 1
instance = comp, \WB_alu_s[14]~feeder , WB_alu_s[14]~feeder, hal_4, 1
instance = comp, \WB_alu_s[14] , WB_alu_s[14], hal_4, 1
instance = comp, \mux_wb|out[14]~17 , mux_wb|out[14]~17, hal_4, 1
instance = comp, \r_bank|registers[6][14]~feeder , r_bank|registers[6][14]~feeder, hal_4, 1
instance = comp, \r_bank|registers[6][14] , r_bank|registers[6][14], hal_4, 1
instance = comp, \r_bank|registers[14][14] , r_bank|registers[14][14], hal_4, 1
instance = comp, \r_bank|registers[2][14] , r_bank|registers[2][14], hal_4, 1
instance = comp, \r_bank|registers[10][14]~feeder , r_bank|registers[10][14]~feeder, hal_4, 1
instance = comp, \r_bank|registers[10][14] , r_bank|registers[10][14], hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~123 , fwd_branch_s3|out[14]~123, hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~124 , fwd_branch_s3|out[14]~124, hal_4, 1
instance = comp, \r_bank|registers[15][14]~feeder , r_bank|registers[15][14]~feeder, hal_4, 1
instance = comp, \r_bank|registers[15][14] , r_bank|registers[15][14], hal_4, 1
instance = comp, \r_bank|registers[11][14] , r_bank|registers[11][14], hal_4, 1
instance = comp, \r_bank|registers[3][14]~feeder , r_bank|registers[3][14]~feeder, hal_4, 1
instance = comp, \r_bank|registers[3][14] , r_bank|registers[3][14], hal_4, 1
instance = comp, \r_bank|registers[7][14] , r_bank|registers[7][14], hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~130 , fwd_branch_s3|out[14]~130, hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~131 , fwd_branch_s3|out[14]~131, hal_4, 1
instance = comp, \r_bank|registers[4][14] , r_bank|registers[4][14], hal_4, 1
instance = comp, \r_bank|registers[12][14] , r_bank|registers[12][14], hal_4, 1
instance = comp, \r_bank|registers[0][14] , r_bank|registers[0][14], hal_4, 1
instance = comp, \r_bank|registers[8][14]~feeder , r_bank|registers[8][14]~feeder, hal_4, 1
instance = comp, \r_bank|registers[8][14] , r_bank|registers[8][14], hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~127 , fwd_branch_s3|out[14]~127, hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~128 , fwd_branch_s3|out[14]~128, hal_4, 1
instance = comp, \r_bank|registers[13][14] , r_bank|registers[13][14], hal_4, 1
instance = comp, \r_bank|registers[9][14] , r_bank|registers[9][14], hal_4, 1
instance = comp, \r_bank|registers[1][14] , r_bank|registers[1][14], hal_4, 1
instance = comp, \r_bank|registers[5][14] , r_bank|registers[5][14], hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~125 , fwd_branch_s3|out[14]~125, hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~126 , fwd_branch_s3|out[14]~126, hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~129 , fwd_branch_s3|out[14]~129, hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~132 , fwd_branch_s3|out[14]~132, hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~133 , fwd_branch_s3|out[14]~133, hal_4, 1
instance = comp, \fwd_branch_s3|out[14]~134 , fwd_branch_s3|out[14]~134, hal_4, 1
instance = comp, \EX_reg_b[14] , EX_reg_b[14], hal_4, 1
instance = comp, \mux_b|out[14]~15 , mux_b|out[14]~15, hal_4, 1
instance = comp, \alu_0|Add1~28 , alu_0|Add1~28, hal_4, 1
instance = comp, \alu_0|Mux1~3 , alu_0|Mux1~3, hal_4, 1
instance = comp, \alu_0|Add0~28 , alu_0|Add0~28, hal_4, 1
instance = comp, \alu_0|Mux1~5 , alu_0|Mux1~5, hal_4, 1
instance = comp, \alu_0|Add2~28 , alu_0|Add2~28, hal_4, 1
instance = comp, \alu_0|Mux1~4 , alu_0|Mux1~4, hal_4, 1
instance = comp, \alu_0|Mux1~6 , alu_0|Mux1~6, hal_4, 1
instance = comp, \alu_0|Mux1~7 , alu_0|Mux1~7, hal_4, 1
instance = comp, \alu_0|Mux1~8 , alu_0|Mux1~8, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~133 , fwd_branch_s2|out[14]~133, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~134 , fwd_branch_s2|out[14]~134, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~130 , fwd_branch_s2|out[14]~130, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~131 , fwd_branch_s2|out[14]~131, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~128 , fwd_branch_s2|out[14]~128, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~129 , fwd_branch_s2|out[14]~129, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~132 , fwd_branch_s2|out[14]~132, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~126 , fwd_branch_s2|out[14]~126, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~127 , fwd_branch_s2|out[14]~127, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~135 , fwd_branch_s2|out[14]~135, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~136 , fwd_branch_s2|out[14]~136, hal_4, 1
instance = comp, \fwd_branch_s2|out[14]~137 , fwd_branch_s2|out[14]~137, hal_4, 1
instance = comp, \EX_reg_a[14] , EX_reg_a[14], hal_4, 1
instance = comp, \fwd_a|out[14]~9 , fwd_a|out[14]~9, hal_4, 1
instance = comp, \r_bank|registers[11][15] , r_bank|registers[11][15], hal_4, 1
instance = comp, \r_bank|registers[10][15]~feeder , r_bank|registers[10][15]~feeder, hal_4, 1
instance = comp, \r_bank|registers[10][15] , r_bank|registers[10][15], hal_4, 1
instance = comp, \r_bank|registers[9][15]~feeder , r_bank|registers[9][15]~feeder, hal_4, 1
instance = comp, \r_bank|registers[9][15] , r_bank|registers[9][15], hal_4, 1
instance = comp, \r_bank|registers[8][15]~feeder , r_bank|registers[8][15]~feeder, hal_4, 1
instance = comp, \r_bank|registers[8][15] , r_bank|registers[8][15], hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~110 , fwd_branch_s3|out[15]~110, hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~111 , fwd_branch_s3|out[15]~111, hal_4, 1
instance = comp, \r_bank|registers[15][15]~feeder , r_bank|registers[15][15]~feeder, hal_4, 1
instance = comp, \r_bank|registers[15][15] , r_bank|registers[15][15], hal_4, 1
instance = comp, \r_bank|registers[13][15] , r_bank|registers[13][15], hal_4, 1
instance = comp, \r_bank|registers[14][15] , r_bank|registers[14][15], hal_4, 1
instance = comp, \r_bank|registers[12][15] , r_bank|registers[12][15], hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~117 , fwd_branch_s3|out[15]~117, hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~118 , fwd_branch_s3|out[15]~118, hal_4, 1
instance = comp, \r_bank|registers[2][15] , r_bank|registers[2][15], hal_4, 1
instance = comp, \r_bank|registers[3][15] , r_bank|registers[3][15], hal_4, 1
instance = comp, \r_bank|registers[0][15] , r_bank|registers[0][15], hal_4, 1
instance = comp, \r_bank|registers[1][15]~feeder , r_bank|registers[1][15]~feeder, hal_4, 1
instance = comp, \r_bank|registers[1][15] , r_bank|registers[1][15], hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~114 , fwd_branch_s3|out[15]~114, hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~115 , fwd_branch_s3|out[15]~115, hal_4, 1
instance = comp, \r_bank|registers[7][15]~feeder , r_bank|registers[7][15]~feeder, hal_4, 1
instance = comp, \r_bank|registers[7][15] , r_bank|registers[7][15], hal_4, 1
instance = comp, \r_bank|registers[5][15] , r_bank|registers[5][15], hal_4, 1
instance = comp, \r_bank|registers[4][15] , r_bank|registers[4][15], hal_4, 1
instance = comp, \r_bank|registers[6][15]~feeder , r_bank|registers[6][15]~feeder, hal_4, 1
instance = comp, \r_bank|registers[6][15] , r_bank|registers[6][15], hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~112 , fwd_branch_s3|out[15]~112, hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~113 , fwd_branch_s3|out[15]~113, hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~116 , fwd_branch_s3|out[15]~116, hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~119 , fwd_branch_s3|out[15]~119, hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~120 , fwd_branch_s3|out[15]~120, hal_4, 1
instance = comp, \fwd_branch_s3|out[15]~122 , fwd_branch_s3|out[15]~122, hal_4, 1
instance = comp, \EX_reg_b[15] , EX_reg_b[15], hal_4, 1
instance = comp, \mux_b|out[15]~14 , mux_b|out[15]~14, hal_4, 1
instance = comp, \alu_0|Mux0~5 , alu_0|Mux0~5, hal_4, 1
instance = comp, \alu_0|Mux15~14 , alu_0|Mux15~14, hal_4, 1
instance = comp, \alu_0|sub_ba[15]~0 , alu_0|sub_ba[15]~0, hal_4, 1
instance = comp, \alu_0|add_ab[15]~0 , alu_0|add_ab[15]~0, hal_4, 1
instance = comp, \alu_0|Mux15~11 , alu_0|Mux15~11, hal_4, 1
instance = comp, \alu_0|Mux15~13 , alu_0|Mux15~13, hal_4, 1
instance = comp, \alu_0|sub_ab[15]~0 , alu_0|sub_ab[15]~0, hal_4, 1
instance = comp, \alu_0|Mux15~12 , alu_0|Mux15~12, hal_4, 1
instance = comp, \alu_0|Mux0~2 , alu_0|Mux0~2, hal_4, 1
instance = comp, \alu_0|Mux0~3 , alu_0|Mux0~3, hal_4, 1
instance = comp, \alu_0|Mux0~4 , alu_0|Mux0~4, hal_4, 1
instance = comp, \WB_alu_s[15] , WB_alu_s[15], hal_4, 1
instance = comp, \mux_wb|out[15]~16 , mux_wb|out[15]~16, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~121 , fwd_branch_s2|out[15]~121, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~122 , fwd_branch_s2|out[15]~122, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~114 , fwd_branch_s2|out[15]~114, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~115 , fwd_branch_s2|out[15]~115, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~116 , fwd_branch_s2|out[15]~116, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~117 , fwd_branch_s2|out[15]~117, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~118 , fwd_branch_s2|out[15]~118, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~119 , fwd_branch_s2|out[15]~119, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~120 , fwd_branch_s2|out[15]~120, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~123 , fwd_branch_s2|out[15]~123, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~124 , fwd_branch_s2|out[15]~124, hal_4, 1
instance = comp, \fwd_branch_s2|out[15]~125 , fwd_branch_s2|out[15]~125, hal_4, 1
instance = comp, \EX_reg_a[15] , EX_reg_a[15], hal_4, 1
instance = comp, \fwd_a|out[15]~8 , fwd_a|out[15]~8, hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~55 , fwd_branch_s3|out[0]~55, hal_4, 1
instance = comp, \alu_0|Mux15~16 , alu_0|Mux15~16, hal_4, 1
instance = comp, \alu_0|Add1~0 , alu_0|Add1~0, hal_4, 1
instance = comp, \alu_0|Mux15~9 , alu_0|Mux15~9, hal_4, 1
instance = comp, \alu_0|Add0~0 , alu_0|Add0~0, hal_4, 1
instance = comp, \alu_0|Add2~0 , alu_0|Add2~0, hal_4, 1
instance = comp, \alu_0|Mux15~6 , alu_0|Mux15~6, hal_4, 1
instance = comp, \alu_0|Mux15~15 , alu_0|Mux15~15, hal_4, 1
instance = comp, \alu_0|Mux15~7 , alu_0|Mux15~7, hal_4, 1
instance = comp, \alu_0|Mux15~8 , alu_0|Mux15~8, hal_4, 1
instance = comp, \alu_0|Mux15~10 , alu_0|Mux15~10, hal_4, 1
instance = comp, \WB_alu_s[0]~feeder , WB_alu_s[0]~feeder, hal_4, 1
instance = comp, \WB_alu_s[0] , WB_alu_s[0], hal_4, 1
instance = comp, \mux_wb|out[0]~8 , mux_wb|out[0]~8, hal_4, 1
instance = comp, \alu_0|Add0~2 , alu_0|Add0~2, hal_4, 1
instance = comp, \alu_0|Mux14~4 , alu_0|Mux14~4, hal_4, 1
instance = comp, \alu_0|out~0 , alu_0|out~0, hal_4, 1
instance = comp, \alu_0|Add2~2 , alu_0|Add2~2, hal_4, 1
instance = comp, \alu_0|out~1 , alu_0|out~1, hal_4, 1
instance = comp, \alu_0|Mux14~5 , alu_0|Mux14~5, hal_4, 1
instance = comp, \alu_0|Mux14~6 , alu_0|Mux14~6, hal_4, 1
instance = comp, \alu_0|Add1~2 , alu_0|Add1~2, hal_4, 1
instance = comp, \alu_0|Mux14~7 , alu_0|Mux14~7, hal_4, 1
instance = comp, \alu_0|Mux14~8 , alu_0|Mux14~8, hal_4, 1
instance = comp, \mult_0|Mult0|auto_generated|mac_mult1 , mult_0|Mult0|auto_generated|mac_mult1, hal_4, 1
instance = comp, \mult_0|Mult0|auto_generated|mac_out2 , mult_0|Mult0|auto_generated|mac_out2, hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~68 , fwd_branch_s3|out[1]~68, hal_4, 1
instance = comp, \r_bank|registers[15][1]~feeder , r_bank|registers[15][1]~feeder, hal_4, 1
instance = comp, \r_bank|registers[15][1] , r_bank|registers[15][1], hal_4, 1
instance = comp, \r_bank|registers[11][1] , r_bank|registers[11][1], hal_4, 1
instance = comp, \r_bank|registers[7][1]~feeder , r_bank|registers[7][1]~feeder, hal_4, 1
instance = comp, \r_bank|registers[7][1] , r_bank|registers[7][1], hal_4, 1
instance = comp, \r_bank|registers[3][1] , r_bank|registers[3][1], hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~76 , fwd_branch_s3|out[1]~76, hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~77 , fwd_branch_s3|out[1]~77, hal_4, 1
instance = comp, \r_bank|registers[6][1] , r_bank|registers[6][1], hal_4, 1
instance = comp, \r_bank|registers[14][1] , r_bank|registers[14][1], hal_4, 1
instance = comp, \r_bank|registers[2][1] , r_bank|registers[2][1], hal_4, 1
instance = comp, \r_bank|registers[10][1] , r_bank|registers[10][1], hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~69 , fwd_branch_s3|out[1]~69, hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~70 , fwd_branch_s3|out[1]~70, hal_4, 1
instance = comp, \r_bank|registers[9][1] , r_bank|registers[9][1], hal_4, 1
instance = comp, \r_bank|registers[13][1] , r_bank|registers[13][1], hal_4, 1
instance = comp, \r_bank|registers[1][1] , r_bank|registers[1][1], hal_4, 1
instance = comp, \r_bank|registers[5][1] , r_bank|registers[5][1], hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~71 , fwd_branch_s3|out[1]~71, hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~72 , fwd_branch_s3|out[1]~72, hal_4, 1
instance = comp, \r_bank|registers[4][1] , r_bank|registers[4][1], hal_4, 1
instance = comp, \r_bank|registers[12][1] , r_bank|registers[12][1], hal_4, 1
instance = comp, \r_bank|registers[0][1] , r_bank|registers[0][1], hal_4, 1
instance = comp, \r_bank|registers[8][1] , r_bank|registers[8][1], hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~73 , fwd_branch_s3|out[1]~73, hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~74 , fwd_branch_s3|out[1]~74, hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~75 , fwd_branch_s3|out[1]~75, hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~78 , fwd_branch_s3|out[1]~78, hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~79 , fwd_branch_s3|out[1]~79, hal_4, 1
instance = comp, \fwd_branch_s3|out[1]~80 , fwd_branch_s3|out[1]~80, hal_4, 1
instance = comp, \EX_reg_b[1] , EX_reg_b[1], hal_4, 1
instance = comp, \mux_b|out[1]~7 , mux_b|out[1]~7, hal_4, 1
instance = comp, \mux_b|out[1]~8 , mux_b|out[1]~8, hal_4, 1
instance = comp, \mux_wb|out[0]~9 , mux_wb|out[0]~9, hal_4, 1
instance = comp, \r_bank|registers[10][0]~feeder , r_bank|registers[10][0]~feeder, hal_4, 1
instance = comp, \r_bank|registers[10][0] , r_bank|registers[10][0], hal_4, 1
instance = comp, \r_bank|registers[9][0] , r_bank|registers[9][0], hal_4, 1
instance = comp, \r_bank|registers[8][0]~feeder , r_bank|registers[8][0]~feeder, hal_4, 1
instance = comp, \r_bank|registers[8][0] , r_bank|registers[8][0], hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~56 , fwd_branch_s3|out[0]~56, hal_4, 1
instance = comp, \r_bank|registers[11][0]~feeder , r_bank|registers[11][0]~feeder, hal_4, 1
instance = comp, \r_bank|registers[11][0] , r_bank|registers[11][0], hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~57 , fwd_branch_s3|out[0]~57, hal_4, 1
instance = comp, \r_bank|registers[15][0] , r_bank|registers[15][0], hal_4, 1
instance = comp, \r_bank|registers[13][0] , r_bank|registers[13][0], hal_4, 1
instance = comp, \r_bank|registers[14][0] , r_bank|registers[14][0], hal_4, 1
instance = comp, \r_bank|registers[12][0] , r_bank|registers[12][0], hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~63 , fwd_branch_s3|out[0]~63, hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~64 , fwd_branch_s3|out[0]~64, hal_4, 1
instance = comp, \r_bank|registers[2][0] , r_bank|registers[2][0], hal_4, 1
instance = comp, \r_bank|registers[3][0] , r_bank|registers[3][0], hal_4, 1
instance = comp, \r_bank|registers[0][0] , r_bank|registers[0][0], hal_4, 1
instance = comp, \r_bank|registers[1][0] , r_bank|registers[1][0], hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~60 , fwd_branch_s3|out[0]~60, hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~61 , fwd_branch_s3|out[0]~61, hal_4, 1
instance = comp, \r_bank|registers[7][0] , r_bank|registers[7][0], hal_4, 1
instance = comp, \r_bank|registers[5][0] , r_bank|registers[5][0], hal_4, 1
instance = comp, \r_bank|registers[4][0] , r_bank|registers[4][0], hal_4, 1
instance = comp, \r_bank|registers[6][0] , r_bank|registers[6][0], hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~58 , fwd_branch_s3|out[0]~58, hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~59 , fwd_branch_s3|out[0]~59, hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~62 , fwd_branch_s3|out[0]~62, hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~65 , fwd_branch_s3|out[0]~65, hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~66 , fwd_branch_s3|out[0]~66, hal_4, 1
instance = comp, \fwd_branch_s3|out[0]~67 , fwd_branch_s3|out[0]~67, hal_4, 1
instance = comp, \EX_reg_b[0] , EX_reg_b[0], hal_4, 1
instance = comp, \mux_b|out[0]~9 , mux_b|out[0]~9, hal_4, 1
instance = comp, \mux_b|out[0]~10 , mux_b|out[0]~10, hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~81 , fwd_branch_s3|out[2]~81, hal_4, 1
instance = comp, \alu_0|out~2 , alu_0|out~2, hal_4, 1
instance = comp, \alu_0|Add0~4 , alu_0|Add0~4, hal_4, 1
instance = comp, \alu_0|Mux13~0 , alu_0|Mux13~0, hal_4, 1
instance = comp, \alu_0|Add2~4 , alu_0|Add2~4, hal_4, 1
instance = comp, \alu_0|out~3 , alu_0|out~3, hal_4, 1
instance = comp, \alu_0|Mux13~1 , alu_0|Mux13~1, hal_4, 1
instance = comp, \alu_0|Mux13~2 , alu_0|Mux13~2, hal_4, 1
instance = comp, \alu_0|Add1~4 , alu_0|Add1~4, hal_4, 1
instance = comp, \alu_0|Mux13~3 , alu_0|Mux13~3, hal_4, 1
instance = comp, \alu_0|Mux13~4 , alu_0|Mux13~4, hal_4, 1
instance = comp, \r_bank|registers[15][2]~feeder , r_bank|registers[15][2]~feeder, hal_4, 1
instance = comp, \r_bank|registers[15][2] , r_bank|registers[15][2], hal_4, 1
instance = comp, \r_bank|registers[14][2] , r_bank|registers[14][2], hal_4, 1
instance = comp, \r_bank|registers[12][2] , r_bank|registers[12][2], hal_4, 1
instance = comp, \r_bank|registers[13][2]~feeder , r_bank|registers[13][2]~feeder, hal_4, 1
instance = comp, \r_bank|registers[13][2] , r_bank|registers[13][2], hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~89 , fwd_branch_s3|out[2]~89, hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~90 , fwd_branch_s3|out[2]~90, hal_4, 1
instance = comp, \r_bank|registers[6][2] , r_bank|registers[6][2], hal_4, 1
instance = comp, \r_bank|registers[7][2] , r_bank|registers[7][2], hal_4, 1
instance = comp, \r_bank|registers[4][2] , r_bank|registers[4][2], hal_4, 1
instance = comp, \r_bank|registers[5][2] , r_bank|registers[5][2], hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~82 , fwd_branch_s3|out[2]~82, hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~83 , fwd_branch_s3|out[2]~83, hal_4, 1
instance = comp, \r_bank|registers[9][2] , r_bank|registers[9][2], hal_4, 1
instance = comp, \r_bank|registers[11][2] , r_bank|registers[11][2], hal_4, 1
instance = comp, \r_bank|registers[10][2] , r_bank|registers[10][2], hal_4, 1
instance = comp, \r_bank|registers[8][2]~feeder , r_bank|registers[8][2]~feeder, hal_4, 1
instance = comp, \r_bank|registers[8][2] , r_bank|registers[8][2], hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~84 , fwd_branch_s3|out[2]~84, hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~85 , fwd_branch_s3|out[2]~85, hal_4, 1
instance = comp, \r_bank|registers[3][2] , r_bank|registers[3][2], hal_4, 1
instance = comp, \r_bank|registers[1][2] , r_bank|registers[1][2], hal_4, 1
instance = comp, \r_bank|registers[2][2] , r_bank|registers[2][2], hal_4, 1
instance = comp, \r_bank|registers[0][2] , r_bank|registers[0][2], hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~86 , fwd_branch_s3|out[2]~86, hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~87 , fwd_branch_s3|out[2]~87, hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~88 , fwd_branch_s3|out[2]~88, hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~91 , fwd_branch_s3|out[2]~91, hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~92 , fwd_branch_s3|out[2]~92, hal_4, 1
instance = comp, \fwd_branch_s3|out[2]~93 , fwd_branch_s3|out[2]~93, hal_4, 1
instance = comp, \EX_reg_b[2]~feeder , EX_reg_b[2]~feeder, hal_4, 1
instance = comp, \EX_reg_b[2] , EX_reg_b[2], hal_4, 1
instance = comp, \mux_b|out[2]~5 , mux_b|out[2]~5, hal_4, 1
instance = comp, \mux_b|out[2]~6 , mux_b|out[2]~6, hal_4, 1
instance = comp, \alu_0|Add1~6 , alu_0|Add1~6, hal_4, 1
instance = comp, \alu_0|out~4 , alu_0|out~4, hal_4, 1
instance = comp, \alu_0|Add0~6 , alu_0|Add0~6, hal_4, 1
instance = comp, \alu_0|Mux12~0 , alu_0|Mux12~0, hal_4, 1
instance = comp, \alu_0|out~5 , alu_0|out~5, hal_4, 1
instance = comp, \alu_0|Add2~6 , alu_0|Add2~6, hal_4, 1
instance = comp, \alu_0|Mux12~1 , alu_0|Mux12~1, hal_4, 1
instance = comp, \alu_0|Mux12~2 , alu_0|Mux12~2, hal_4, 1
instance = comp, \alu_0|Mux12~3 , alu_0|Mux12~3, hal_4, 1
instance = comp, \alu_0|Mux12~4 , alu_0|Mux12~4, hal_4, 1
instance = comp, \WB_alu_s[3] , WB_alu_s[3], hal_4, 1
instance = comp, \mux_wb|out[3]~2 , mux_wb|out[3]~2, hal_4, 1
instance = comp, \mux_wb|out[3]~3 , mux_wb|out[3]~3, hal_4, 1
instance = comp, \r_bank|registers[9][3] , r_bank|registers[9][3], hal_4, 1
instance = comp, \r_bank|registers[1][3] , r_bank|registers[1][3], hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~95 , fwd_branch_s3|out[3]~95, hal_4, 1
instance = comp, \r_bank|registers[13][3] , r_bank|registers[13][3], hal_4, 1
instance = comp, \r_bank|registers[5][3]~feeder , r_bank|registers[5][3]~feeder, hal_4, 1
instance = comp, \r_bank|registers[5][3] , r_bank|registers[5][3], hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~96 , fwd_branch_s3|out[3]~96, hal_4, 1
instance = comp, \r_bank|registers[10][3]~feeder , r_bank|registers[10][3]~feeder, hal_4, 1
instance = comp, \r_bank|registers[10][3] , r_bank|registers[10][3], hal_4, 1
instance = comp, \r_bank|registers[14][3] , r_bank|registers[14][3], hal_4, 1
instance = comp, \r_bank|registers[2][3] , r_bank|registers[2][3], hal_4, 1
instance = comp, \r_bank|registers[6][3] , r_bank|registers[6][3], hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~97 , fwd_branch_s3|out[3]~97, hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~98 , fwd_branch_s3|out[3]~98, hal_4, 1
instance = comp, \r_bank|registers[8][3] , r_bank|registers[8][3], hal_4, 1
instance = comp, \r_bank|registers[12][3] , r_bank|registers[12][3], hal_4, 1
instance = comp, \r_bank|registers[0][3] , r_bank|registers[0][3], hal_4, 1
instance = comp, \r_bank|registers[4][3] , r_bank|registers[4][3], hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~99 , fwd_branch_s3|out[3]~99, hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~100 , fwd_branch_s3|out[3]~100, hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~101 , fwd_branch_s3|out[3]~101, hal_4, 1
instance = comp, \r_bank|registers[15][3] , r_bank|registers[15][3], hal_4, 1
instance = comp, \r_bank|registers[7][3] , r_bank|registers[7][3], hal_4, 1
instance = comp, \r_bank|registers[3][3]~feeder , r_bank|registers[3][3]~feeder, hal_4, 1
instance = comp, \r_bank|registers[3][3] , r_bank|registers[3][3], hal_4, 1
instance = comp, \r_bank|registers[11][3] , r_bank|registers[11][3], hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~102 , fwd_branch_s3|out[3]~102, hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~103 , fwd_branch_s3|out[3]~103, hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~104 , fwd_branch_s3|out[3]~104, hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~105 , fwd_branch_s3|out[3]~105, hal_4, 1
instance = comp, \fwd_branch_s3|out[3]~106 , fwd_branch_s3|out[3]~106, hal_4, 1
instance = comp, \EX_reg_b[3] , EX_reg_b[3], hal_4, 1
instance = comp, \mux_b|out[3]~3 , mux_b|out[3]~3, hal_4, 1
instance = comp, \mux_b|out[3]~4 , mux_b|out[3]~4, hal_4, 1
instance = comp, \alu_0|Add1~8 , alu_0|Add1~8, hal_4, 1
instance = comp, \alu_0|Add0~8 , alu_0|Add0~8, hal_4, 1
instance = comp, \alu_0|Mux11~2 , alu_0|Mux11~2, hal_4, 1
instance = comp, \alu_0|Mux11~0 , alu_0|Mux11~0, hal_4, 1
instance = comp, \alu_0|Add2~8 , alu_0|Add2~8, hal_4, 1
instance = comp, \alu_0|Mux11~1 , alu_0|Mux11~1, hal_4, 1
instance = comp, \alu_0|Mux11~3 , alu_0|Mux11~3, hal_4, 1
instance = comp, \alu_0|Mux11~5 , alu_0|Mux11~5, hal_4, 1
instance = comp, \alu_0|Mux11~7 , alu_0|Mux11~7, hal_4, 1
instance = comp, \WB_alu_s[4] , WB_alu_s[4], hal_4, 1
instance = comp, \mux_wb|out[4]~0 , mux_wb|out[4]~0, hal_4, 1
instance = comp, \mux_wb|out[4]~1 , mux_wb|out[4]~1, hal_4, 1
instance = comp, \r_bank|registers[15][4] , r_bank|registers[15][4], hal_4, 1
instance = comp, \r_bank|registers[13][4] , r_bank|registers[13][4], hal_4, 1
instance = comp, \r_bank|registers[14][4] , r_bank|registers[14][4], hal_4, 1
instance = comp, \r_bank|registers[12][4]~feeder , r_bank|registers[12][4]~feeder, hal_4, 1
instance = comp, \r_bank|registers[12][4] , r_bank|registers[12][4], hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~10 , fwd_branch_s3|out[4]~10, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~11 , fwd_branch_s3|out[4]~11, hal_4, 1
instance = comp, \r_bank|registers[10][4] , r_bank|registers[10][4], hal_4, 1
instance = comp, \r_bank|registers[11][4] , r_bank|registers[11][4], hal_4, 1
instance = comp, \r_bank|registers[8][4] , r_bank|registers[8][4], hal_4, 1
instance = comp, \r_bank|registers[9][4] , r_bank|registers[9][4], hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~3 , fwd_branch_s3|out[4]~3, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~4 , fwd_branch_s3|out[4]~4, hal_4, 1
instance = comp, \r_bank|registers[7][4]~feeder , r_bank|registers[7][4]~feeder, hal_4, 1
instance = comp, \r_bank|registers[7][4] , r_bank|registers[7][4], hal_4, 1
instance = comp, \r_bank|registers[5][4] , r_bank|registers[5][4], hal_4, 1
instance = comp, \r_bank|registers[6][4] , r_bank|registers[6][4], hal_4, 1
instance = comp, \r_bank|registers[4][4] , r_bank|registers[4][4], hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~5 , fwd_branch_s3|out[4]~5, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~6 , fwd_branch_s3|out[4]~6, hal_4, 1
instance = comp, \r_bank|registers[2][4] , r_bank|registers[2][4], hal_4, 1
instance = comp, \r_bank|registers[3][4] , r_bank|registers[3][4], hal_4, 1
instance = comp, \r_bank|registers[0][4] , r_bank|registers[0][4], hal_4, 1
instance = comp, \r_bank|registers[1][4] , r_bank|registers[1][4], hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~7 , fwd_branch_s3|out[4]~7, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~8 , fwd_branch_s3|out[4]~8, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~9 , fwd_branch_s3|out[4]~9, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~12 , fwd_branch_s3|out[4]~12, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~15 , fwd_branch_s3|out[4]~15, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~2 , fwd_branch_s3|out[4]~2, hal_4, 1
instance = comp, \fwd_branch_s3|out[4]~16 , fwd_branch_s3|out[4]~16, hal_4, 1
instance = comp, \EX_reg_b[4] , EX_reg_b[4], hal_4, 1
instance = comp, \mux_b|out[4]~2 , mux_b|out[4]~2, hal_4, 1
instance = comp, \alu_0|Add1~10 , alu_0|Add1~10, hal_4, 1
instance = comp, \alu_0|Add2~10 , alu_0|Add2~10, hal_4, 1
instance = comp, \alu_0|Mux10~0 , alu_0|Mux10~0, hal_4, 1
instance = comp, \alu_0|Mux10~1 , alu_0|Mux10~1, hal_4, 1
instance = comp, \alu_0|Add0~10 , alu_0|Add0~10, hal_4, 1
instance = comp, \alu_0|Mux10~2 , alu_0|Mux10~2, hal_4, 1
instance = comp, \alu_0|Mux10~3 , alu_0|Mux10~3, hal_4, 1
instance = comp, \alu_0|Mux10~4 , alu_0|Mux10~4, hal_4, 1
instance = comp, \fwd_branch_s3|out[5]~107 , fwd_branch_s3|out[5]~107, hal_4, 1
instance = comp, \EX_reg_b[5] , EX_reg_b[5], hal_4, 1
instance = comp, \mux_b|out[5]~11 , mux_b|out[5]~11, hal_4, 1
instance = comp, \alu_0|Add2~12 , alu_0|Add2~12, hal_4, 1
instance = comp, \alu_0|Add2~14 , alu_0|Add2~14, hal_4, 1
instance = comp, \alu_0|Add2~16 , alu_0|Add2~16, hal_4, 1
instance = comp, \alu_0|Add2~18 , alu_0|Add2~18, hal_4, 1
instance = comp, \alu_0|Mux5~2 , alu_0|Mux5~2, hal_4, 1
instance = comp, \alu_0|Mux5~4 , alu_0|Mux5~4, hal_4, 1
instance = comp, \alu_0|Mux5~5 , alu_0|Mux5~5, hal_4, 1
instance = comp, \fwd_branch_s3|out[10]~182 , fwd_branch_s3|out[10]~182, hal_4, 1
instance = comp, \EX_reg_b[10] , EX_reg_b[10], hal_4, 1
instance = comp, \mux_b|out[10]~19 , mux_b|out[10]~19, hal_4, 1
instance = comp, \alu_0|Mux5~6 , alu_0|Mux5~6, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~174 , fwd_branch_s2|out[10]~174, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~175 , fwd_branch_s2|out[10]~175, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~181 , fwd_branch_s2|out[10]~181, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~182 , fwd_branch_s2|out[10]~182, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~178 , fwd_branch_s2|out[10]~178, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~179 , fwd_branch_s2|out[10]~179, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~176 , fwd_branch_s2|out[10]~176, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~177 , fwd_branch_s2|out[10]~177, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~180 , fwd_branch_s2|out[10]~180, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~183 , fwd_branch_s2|out[10]~183, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~184 , fwd_branch_s2|out[10]~184, hal_4, 1
instance = comp, \fwd_branch_s2|out[10]~185 , fwd_branch_s2|out[10]~185, hal_4, 1
instance = comp, \EX_reg_a[10]~feeder , EX_reg_a[10]~feeder, hal_4, 1
instance = comp, \EX_reg_a[10] , EX_reg_a[10], hal_4, 1
instance = comp, \fwd_a|out[10]~13 , fwd_a|out[10]~13, hal_4, 1
instance = comp, \alu_0|Add1~12 , alu_0|Add1~12, hal_4, 1
instance = comp, \alu_0|Mux9~3 , alu_0|Mux9~3, hal_4, 1
instance = comp, \alu_0|Add0~12 , alu_0|Add0~12, hal_4, 1
instance = comp, \alu_0|Mux9~5 , alu_0|Mux9~5, hal_4, 1
instance = comp, \alu_0|Mux9~4 , alu_0|Mux9~4, hal_4, 1
instance = comp, \alu_0|Mux9~6 , alu_0|Mux9~6, hal_4, 1
instance = comp, \alu_0|Mux9~7 , alu_0|Mux9~7, hal_4, 1
instance = comp, \alu_0|Mux9~8 , alu_0|Mux9~8, hal_4, 1
instance = comp, \WB_alu_s[6] , WB_alu_s[6], hal_4, 1
instance = comp, \mux_wb|out[6]~12 , mux_wb|out[6]~12, hal_4, 1
instance = comp, \mux_wb|out[6]~13 , mux_wb|out[6]~13, hal_4, 1
instance = comp, \r_bank|registers[1][6] , r_bank|registers[1][6], hal_4, 1
instance = comp, \r_bank|registers[3][6] , r_bank|registers[3][6], hal_4, 1
instance = comp, \r_bank|registers[0][6] , r_bank|registers[0][6], hal_4, 1
instance = comp, \r_bank|registers[2][6] , r_bank|registers[2][6], hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~35 , fwd_branch_s3|out[6]~35, hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~36 , fwd_branch_s3|out[6]~36, hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~37 , fwd_branch_s3|out[6]~37, hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~29 , fwd_branch_s3|out[6]~29, hal_4, 1
instance = comp, \r_bank|registers[9][6] , r_bank|registers[9][6], hal_4, 1
instance = comp, \r_bank|registers[11][6] , r_bank|registers[11][6], hal_4, 1
instance = comp, \r_bank|registers[8][6] , r_bank|registers[8][6], hal_4, 1
instance = comp, \r_bank|registers[10][6] , r_bank|registers[10][6], hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~32 , fwd_branch_s3|out[6]~32, hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~33 , fwd_branch_s3|out[6]~33, hal_4, 1
instance = comp, \r_bank|registers[7][6] , r_bank|registers[7][6], hal_4, 1
instance = comp, \r_bank|registers[6][6]~feeder , r_bank|registers[6][6]~feeder, hal_4, 1
instance = comp, \r_bank|registers[6][6] , r_bank|registers[6][6], hal_4, 1
instance = comp, \r_bank|registers[4][6] , r_bank|registers[4][6], hal_4, 1
instance = comp, \r_bank|registers[5][6] , r_bank|registers[5][6], hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~30 , fwd_branch_s3|out[6]~30, hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~31 , fwd_branch_s3|out[6]~31, hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~34 , fwd_branch_s3|out[6]~34, hal_4, 1
instance = comp, \r_bank|registers[12][6] , r_bank|registers[12][6], hal_4, 1
instance = comp, \r_bank|registers[13][6] , r_bank|registers[13][6], hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~38 , fwd_branch_s3|out[6]~38, hal_4, 1
instance = comp, \r_bank|registers[14][6] , r_bank|registers[14][6], hal_4, 1
instance = comp, \r_bank|registers[15][6]~feeder , r_bank|registers[15][6]~feeder, hal_4, 1
instance = comp, \r_bank|registers[15][6] , r_bank|registers[15][6], hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~39 , fwd_branch_s3|out[6]~39, hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~40 , fwd_branch_s3|out[6]~40, hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~41 , fwd_branch_s3|out[6]~41, hal_4, 1
instance = comp, \fwd_branch_s3|out[6]~42 , fwd_branch_s3|out[6]~42, hal_4, 1
instance = comp, \EX_reg_b[6] , EX_reg_b[6], hal_4, 1
instance = comp, \mux_b|out[6]~12 , mux_b|out[6]~12, hal_4, 1
instance = comp, \alu_0|Add0~14 , alu_0|Add0~14, hal_4, 1
instance = comp, \alu_0|Add0~16 , alu_0|Add0~16, hal_4, 1
instance = comp, \alu_0|Mux6~2 , alu_0|Mux6~2, hal_4, 1
instance = comp, \alu_0|Mux6~1 , alu_0|Mux6~1, hal_4, 1
instance = comp, \alu_0|Mux6~3 , alu_0|Mux6~3, hal_4, 1
instance = comp, \alu_0|Mux6~4 , alu_0|Mux6~4, hal_4, 1
instance = comp, \alu_0|Mux6~5 , alu_0|Mux6~5, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~193 , fwd_branch_s2|out[9]~193, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~194 , fwd_branch_s2|out[9]~194, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~186 , fwd_branch_s2|out[9]~186, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~187 , fwd_branch_s2|out[9]~187, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~190 , fwd_branch_s2|out[9]~190, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~191 , fwd_branch_s2|out[9]~191, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~188 , fwd_branch_s2|out[9]~188, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~189 , fwd_branch_s2|out[9]~189, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~192 , fwd_branch_s2|out[9]~192, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~195 , fwd_branch_s2|out[9]~195, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~196 , fwd_branch_s2|out[9]~196, hal_4, 1
instance = comp, \fwd_branch_s2|out[9]~197 , fwd_branch_s2|out[9]~197, hal_4, 1
instance = comp, \EX_reg_a[9] , EX_reg_a[9], hal_4, 1
instance = comp, \fwd_a|out[9]~14 , fwd_a|out[9]~14, hal_4, 1
instance = comp, \r_bank|registers[8][7] , r_bank|registers[8][7], hal_4, 1
instance = comp, \r_bank|registers[12][7] , r_bank|registers[12][7], hal_4, 1
instance = comp, \r_bank|registers[0][7] , r_bank|registers[0][7], hal_4, 1
instance = comp, \r_bank|registers[4][7] , r_bank|registers[4][7], hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~47 , fwd_branch_s3|out[7]~47, hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~48 , fwd_branch_s3|out[7]~48, hal_4, 1
instance = comp, \r_bank|registers[10][7]~feeder , r_bank|registers[10][7]~feeder, hal_4, 1
instance = comp, \r_bank|registers[10][7] , r_bank|registers[10][7], hal_4, 1
instance = comp, \r_bank|registers[14][7] , r_bank|registers[14][7], hal_4, 1
instance = comp, \r_bank|registers[2][7] , r_bank|registers[2][7], hal_4, 1
instance = comp, \r_bank|registers[6][7] , r_bank|registers[6][7], hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~45 , fwd_branch_s3|out[7]~45, hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~46 , fwd_branch_s3|out[7]~46, hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~49 , fwd_branch_s3|out[7]~49, hal_4, 1
instance = comp, \r_bank|registers[15][7] , r_bank|registers[15][7], hal_4, 1
instance = comp, \r_bank|registers[7][7] , r_bank|registers[7][7], hal_4, 1
instance = comp, \r_bank|registers[3][7] , r_bank|registers[3][7], hal_4, 1
instance = comp, \r_bank|registers[11][7] , r_bank|registers[11][7], hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~50 , fwd_branch_s3|out[7]~50, hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~51 , fwd_branch_s3|out[7]~51, hal_4, 1
instance = comp, \r_bank|registers[5][7]~feeder , r_bank|registers[5][7]~feeder, hal_4, 1
instance = comp, \r_bank|registers[5][7] , r_bank|registers[5][7], hal_4, 1
instance = comp, \r_bank|registers[13][7] , r_bank|registers[13][7], hal_4, 1
instance = comp, \r_bank|registers[1][7] , r_bank|registers[1][7], hal_4, 1
instance = comp, \r_bank|registers[9][7]~feeder , r_bank|registers[9][7]~feeder, hal_4, 1
instance = comp, \r_bank|registers[9][7] , r_bank|registers[9][7], hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~43 , fwd_branch_s3|out[7]~43, hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~44 , fwd_branch_s3|out[7]~44, hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~52 , fwd_branch_s3|out[7]~52, hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~53 , fwd_branch_s3|out[7]~53, hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~54 , fwd_branch_s3|out[7]~54, hal_4, 1
instance = comp, \alu_0|Mux8~0 , alu_0|Mux8~0, hal_4, 1
instance = comp, \alu_0|Mux8~2 , alu_0|Mux8~2, hal_4, 1
instance = comp, \alu_0|Mux8~1 , alu_0|Mux8~1, hal_4, 1
instance = comp, \alu_0|Mux8~3 , alu_0|Mux8~3, hal_4, 1
instance = comp, \alu_0|Add1~14 , alu_0|Add1~14, hal_4, 1
instance = comp, \alu_0|Mux8~4 , alu_0|Mux8~4, hal_4, 1
instance = comp, \alu_0|Mux8~5 , alu_0|Mux8~5, hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~108 , fwd_branch_s3|out[7]~108, hal_4, 1
instance = comp, \EX_reg_b[7] , EX_reg_b[7], hal_4, 1
instance = comp, \mux_b|out[7]~13 , mux_b|out[7]~13, hal_4, 1
instance = comp, \alu_0|Mux7~2 , alu_0|Mux7~2, hal_4, 1
instance = comp, \alu_0|Mux7~0 , alu_0|Mux7~0, hal_4, 1
instance = comp, \alu_0|Mux7~1 , alu_0|Mux7~1, hal_4, 1
instance = comp, \alu_0|Mux7~3 , alu_0|Mux7~3, hal_4, 1
instance = comp, \alu_0|Mux7~4 , alu_0|Mux7~4, hal_4, 1
instance = comp, \alu_0|Mux7~5 , alu_0|Mux7~5, hal_4, 1
instance = comp, \WB_alu_s[8] , WB_alu_s[8], hal_4, 1
instance = comp, \mux_wb|out[8]~23 , mux_wb|out[8]~23, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~205 , fwd_branch_s2|out[8]~205, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~206 , fwd_branch_s2|out[8]~206, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~202 , fwd_branch_s2|out[8]~202, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~203 , fwd_branch_s2|out[8]~203, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~200 , fwd_branch_s2|out[8]~200, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~201 , fwd_branch_s2|out[8]~201, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~204 , fwd_branch_s2|out[8]~204, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~198 , fwd_branch_s2|out[8]~198, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~199 , fwd_branch_s2|out[8]~199, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~207 , fwd_branch_s2|out[8]~207, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~208 , fwd_branch_s2|out[8]~208, hal_4, 1
instance = comp, \fwd_branch_s2|out[8]~209 , fwd_branch_s2|out[8]~209, hal_4, 1
instance = comp, \EX_reg_a[8]~feeder , EX_reg_a[8]~feeder, hal_4, 1
instance = comp, \EX_reg_a[8] , EX_reg_a[8], hal_4, 1
instance = comp, \fwd_a|out[8]~15 , fwd_a|out[8]~15, hal_4, 1
instance = comp, \WB_alu_s[7] , WB_alu_s[7], hal_4, 1
instance = comp, \mux_wb|out[7]~14 , mux_wb|out[7]~14, hal_4, 1
instance = comp, \mux_wb|out[7]~15 , mux_wb|out[7]~15, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~2 , fwd_branch_s2|out[0]~2, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~3 , fwd_branch_s2|out[0]~3, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~1 , fwd_branch_s2|out[0]~1, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~40 , fwd_branch_s2|out[7]~40, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~41 , fwd_branch_s2|out[7]~41, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~47 , fwd_branch_s2|out[7]~47, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~48 , fwd_branch_s2|out[7]~48, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~44 , fwd_branch_s2|out[7]~44, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~45 , fwd_branch_s2|out[7]~45, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~42 , fwd_branch_s2|out[7]~42, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~43 , fwd_branch_s2|out[7]~43, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~46 , fwd_branch_s2|out[7]~46, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~49 , fwd_branch_s2|out[7]~49, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~50 , fwd_branch_s2|out[7]~50, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~51 , fwd_branch_s2|out[7]~51, hal_4, 1
instance = comp, \fwd_branch_s2|out[7]~113 , fwd_branch_s2|out[7]~113, hal_4, 1
instance = comp, \EX_reg_a[7] , EX_reg_a[7], hal_4, 1
instance = comp, \fwd_a|out[7]~7 , fwd_a|out[7]~7, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~35 , fwd_branch_s2|out[6]~35, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~36 , fwd_branch_s2|out[6]~36, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~28 , fwd_branch_s2|out[6]~28, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~29 , fwd_branch_s2|out[6]~29, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~32 , fwd_branch_s2|out[6]~32, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~33 , fwd_branch_s2|out[6]~33, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~30 , fwd_branch_s2|out[6]~30, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~31 , fwd_branch_s2|out[6]~31, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~34 , fwd_branch_s2|out[6]~34, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~37 , fwd_branch_s2|out[6]~37, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~38 , fwd_branch_s2|out[6]~38, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~39 , fwd_branch_s2|out[6]~39, hal_4, 1
instance = comp, \fwd_branch_s2|out[6]~112 , fwd_branch_s2|out[6]~112, hal_4, 1
instance = comp, \EX_reg_a[6] , EX_reg_a[6], hal_4, 1
instance = comp, \fwd_a|out[6]~6 , fwd_a|out[6]~6, hal_4, 1
instance = comp, \alu_0|Mux10~5 , alu_0|Mux10~5, hal_4, 1
instance = comp, \WB_alu_s[5] , WB_alu_s[5], hal_4, 1
instance = comp, \mux_wb|out[5]~10 , mux_wb|out[5]~10, hal_4, 1
instance = comp, \mux_wb|out[5]~11 , mux_wb|out[5]~11, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~23 , fwd_branch_s2|out[5]~23, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~24 , fwd_branch_s2|out[5]~24, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~16 , fwd_branch_s2|out[5]~16, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~17 , fwd_branch_s2|out[5]~17, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~18 , fwd_branch_s2|out[5]~18, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~19 , fwd_branch_s2|out[5]~19, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~20 , fwd_branch_s2|out[5]~20, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~21 , fwd_branch_s2|out[5]~21, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~22 , fwd_branch_s2|out[5]~22, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~25 , fwd_branch_s2|out[5]~25, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~26 , fwd_branch_s2|out[5]~26, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~27 , fwd_branch_s2|out[5]~27, hal_4, 1
instance = comp, \fwd_branch_s2|out[5]~111 , fwd_branch_s2|out[5]~111, hal_4, 1
instance = comp, \EX_reg_a[5] , EX_reg_a[5], hal_4, 1
instance = comp, \fwd_a|out[5]~5 , fwd_a|out[5]~5, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~11 , fwd_branch_s2|out[4]~11, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~12 , fwd_branch_s2|out[4]~12, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~6 , fwd_branch_s2|out[4]~6, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~7 , fwd_branch_s2|out[4]~7, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~8 , fwd_branch_s2|out[4]~8, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~9 , fwd_branch_s2|out[4]~9, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~10 , fwd_branch_s2|out[4]~10, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~4 , fwd_branch_s2|out[4]~4, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~5 , fwd_branch_s2|out[4]~5, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~13 , fwd_branch_s2|out[4]~13, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~14 , fwd_branch_s2|out[4]~14, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~15 , fwd_branch_s2|out[4]~15, hal_4, 1
instance = comp, \fwd_branch_s2|out[4]~106 , fwd_branch_s2|out[4]~106, hal_4, 1
instance = comp, \EX_reg_a[4] , EX_reg_a[4], hal_4, 1
instance = comp, \fwd_a|out[4]~0 , fwd_a|out[4]~0, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~94 , fwd_branch_s2|out[3]~94, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~95 , fwd_branch_s2|out[3]~95, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~101 , fwd_branch_s2|out[3]~101, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~102 , fwd_branch_s2|out[3]~102, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~96 , fwd_branch_s2|out[3]~96, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~97 , fwd_branch_s2|out[3]~97, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~98 , fwd_branch_s2|out[3]~98, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~99 , fwd_branch_s2|out[3]~99, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~100 , fwd_branch_s2|out[3]~100, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~103 , fwd_branch_s2|out[3]~103, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~104 , fwd_branch_s2|out[3]~104, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~105 , fwd_branch_s2|out[3]~105, hal_4, 1
instance = comp, \fwd_branch_s2|out[3]~107 , fwd_branch_s2|out[3]~107, hal_4, 1
instance = comp, \EX_reg_a[3] , EX_reg_a[3], hal_4, 1
instance = comp, \fwd_a|out[3]~1 , fwd_a|out[3]~1, hal_4, 1
instance = comp, \WB_alu_s[2] , WB_alu_s[2], hal_4, 1
instance = comp, \mux_wb|out[2]~4 , mux_wb|out[2]~4, hal_4, 1
instance = comp, \mux_wb|out[2]~5 , mux_wb|out[2]~5, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~78 , fwd_branch_s2|out[2]~78, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~79 , fwd_branch_s2|out[2]~79, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~89 , fwd_branch_s2|out[2]~89, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~90 , fwd_branch_s2|out[2]~90, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~84 , fwd_branch_s2|out[2]~84, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~85 , fwd_branch_s2|out[2]~85, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~86 , fwd_branch_s2|out[2]~86, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~87 , fwd_branch_s2|out[2]~87, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~81 , fwd_branch_s2|out[2]~81, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~80 , fwd_branch_s2|out[2]~80, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~82 , fwd_branch_s2|out[2]~82, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~83 , fwd_branch_s2|out[2]~83, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~88 , fwd_branch_s2|out[2]~88, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~91 , fwd_branch_s2|out[2]~91, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~92 , fwd_branch_s2|out[2]~92, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~93 , fwd_branch_s2|out[2]~93, hal_4, 1
instance = comp, \fwd_branch_s2|out[2]~108 , fwd_branch_s2|out[2]~108, hal_4, 1
instance = comp, \EX_reg_a[2] , EX_reg_a[2], hal_4, 1
instance = comp, \fwd_a|out[2]~2 , fwd_a|out[2]~2, hal_4, 1
instance = comp, \WB_alu_s[1] , WB_alu_s[1], hal_4, 1
instance = comp, \mux_wb|out[1]~6 , mux_wb|out[1]~6, hal_4, 1
instance = comp, \mux_wb|out[1]~7 , mux_wb|out[1]~7, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~73 , fwd_branch_s2|out[1]~73, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~74 , fwd_branch_s2|out[1]~74, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~68 , fwd_branch_s2|out[1]~68, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~69 , fwd_branch_s2|out[1]~69, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~70 , fwd_branch_s2|out[1]~70, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~71 , fwd_branch_s2|out[1]~71, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~72 , fwd_branch_s2|out[1]~72, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~66 , fwd_branch_s2|out[1]~66, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~67 , fwd_branch_s2|out[1]~67, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~75 , fwd_branch_s2|out[1]~75, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~76 , fwd_branch_s2|out[1]~76, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~77 , fwd_branch_s2|out[1]~77, hal_4, 1
instance = comp, \fwd_branch_s2|out[1]~109 , fwd_branch_s2|out[1]~109, hal_4, 1
instance = comp, \EX_reg_a[1] , EX_reg_a[1], hal_4, 1
instance = comp, \fwd_a|out[1]~3 , fwd_a|out[1]~3, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~52 , fwd_branch_s2|out[0]~52, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~53 , fwd_branch_s2|out[0]~53, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~54 , fwd_branch_s2|out[0]~54, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~55 , fwd_branch_s2|out[0]~55, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~56 , fwd_branch_s2|out[0]~56, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~57 , fwd_branch_s2|out[0]~57, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~58 , fwd_branch_s2|out[0]~58, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~59 , fwd_branch_s2|out[0]~59, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~60 , fwd_branch_s2|out[0]~60, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~61 , fwd_branch_s2|out[0]~61, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~62 , fwd_branch_s2|out[0]~62, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~63 , fwd_branch_s2|out[0]~63, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~64 , fwd_branch_s2|out[0]~64, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~65 , fwd_branch_s2|out[0]~65, hal_4, 1
instance = comp, \fwd_branch_s2|out[0]~110 , fwd_branch_s2|out[0]~110, hal_4, 1
instance = comp, \EX_reg_a[0] , EX_reg_a[0], hal_4, 1
instance = comp, \fwd_a|out[0]~4 , fwd_a|out[0]~4, hal_4, 1
instance = comp, \hex7_6[5]~1 , hex7_6[5]~1, hal_4, 1
instance = comp, \hex7_6[4]~0 , hex7_6[4]~0, hal_4, 1
instance = comp, \hex7_6[7]~3 , hex7_6[7]~3, hal_4, 1
instance = comp, \hex7_6[6]~2 , hex7_6[6]~2, hal_4, 1
instance = comp, \hex_7|WideOr6~0 , hex_7|WideOr6~0, hal_4, 1
instance = comp, \hex_7|WideOr5~0 , hex_7|WideOr5~0, hal_4, 1
instance = comp, \hex_7|WideOr4~0 , hex_7|WideOr4~0, hal_4, 1
instance = comp, \hex_7|WideOr3~0 , hex_7|WideOr3~0, hal_4, 1
instance = comp, \hex_7|WideOr2~0 , hex_7|WideOr2~0, hal_4, 1
instance = comp, \hex_7|WideOr1~0 , hex_7|WideOr1~0, hal_4, 1
instance = comp, \hex_7|WideOr0~0 , hex_7|WideOr0~0, hal_4, 1
instance = comp, \hex7_6[2]~6 , hex7_6[2]~6, hal_4, 1
instance = comp, \hex7_6[3]~7 , hex7_6[3]~7, hal_4, 1
instance = comp, \hex7_6[1]~5 , hex7_6[1]~5, hal_4, 1
instance = comp, \hex7_6[0]~4 , hex7_6[0]~4, hal_4, 1
instance = comp, \hex_6|WideOr6~0 , hex_6|WideOr6~0, hal_4, 1
instance = comp, \hex_6|WideOr5~0 , hex_6|WideOr5~0, hal_4, 1
instance = comp, \hex_6|WideOr4~0 , hex_6|WideOr4~0, hal_4, 1
instance = comp, \hex_6|WideOr3~0 , hex_6|WideOr3~0, hal_4, 1
instance = comp, \hex_6|WideOr2~0 , hex_6|WideOr2~0, hal_4, 1
instance = comp, \hex_6|WideOr1~0 , hex_6|WideOr1~0, hal_4, 1
instance = comp, \hex_6|WideOr0~0 , hex_6|WideOr0~0, hal_4, 1
instance = comp, \hex5_4[5]~1 , hex5_4[5]~1, hal_4, 1
instance = comp, \hex5_4[7]~3 , hex5_4[7]~3, hal_4, 1
instance = comp, \hex5_4[4]~0 , hex5_4[4]~0, hal_4, 1
instance = comp, \hex5_4[6]~2 , hex5_4[6]~2, hal_4, 1
instance = comp, \hex_5|WideOr6~0 , hex_5|WideOr6~0, hal_4, 1
instance = comp, \hex_5|WideOr5~0 , hex_5|WideOr5~0, hal_4, 1
instance = comp, \hex_5|WideOr4~0 , hex_5|WideOr4~0, hal_4, 1
instance = comp, \hex_5|WideOr3~0 , hex_5|WideOr3~0, hal_4, 1
instance = comp, \hex_5|WideOr2~0 , hex_5|WideOr2~0, hal_4, 1
instance = comp, \hex_5|WideOr1~0 , hex_5|WideOr1~0, hal_4, 1
instance = comp, \hex_5|WideOr0~0 , hex_5|WideOr0~0, hal_4, 1
instance = comp, \hex5_4[3]~7 , hex5_4[3]~7, hal_4, 1
instance = comp, \hex5_4[1]~5 , hex5_4[1]~5, hal_4, 1
instance = comp, \hex5_4[0]~4 , hex5_4[0]~4, hal_4, 1
instance = comp, \hex5_4[2]~6 , hex5_4[2]~6, hal_4, 1
instance = comp, \hex_4|WideOr6~0 , hex_4|WideOr6~0, hal_4, 1
instance = comp, \hex_4|WideOr5~0 , hex_4|WideOr5~0, hal_4, 1
instance = comp, \hex_4|WideOr4~0 , hex_4|WideOr4~0, hal_4, 1
instance = comp, \hex_4|WideOr3~0 , hex_4|WideOr3~0, hal_4, 1
instance = comp, \hex_4|WideOr2~0 , hex_4|WideOr2~0, hal_4, 1
instance = comp, \hex_4|WideOr1~0 , hex_4|WideOr1~0, hal_4, 1
instance = comp, \hex_4|WideOr0~0 , hex_4|WideOr0~0, hal_4, 1
instance = comp, \hex3_0[14]~2 , hex3_0[14]~2, hal_4, 1
instance = comp, \hex3_0[13]~1 , hex3_0[13]~1, hal_4, 1
instance = comp, \hex3_0[15]~3 , hex3_0[15]~3, hal_4, 1
instance = comp, \hex3_0[12]~0 , hex3_0[12]~0, hal_4, 1
instance = comp, \hex_3|WideOr6~0 , hex_3|WideOr6~0, hal_4, 1
instance = comp, \hex_3|WideOr5~0 , hex_3|WideOr5~0, hal_4, 1
instance = comp, \hex_3|WideOr4~0 , hex_3|WideOr4~0, hal_4, 1
instance = comp, \hex_3|WideOr3~0 , hex_3|WideOr3~0, hal_4, 1
instance = comp, \hex_3|WideOr2~0 , hex_3|WideOr2~0, hal_4, 1
instance = comp, \hex_3|WideOr1~0 , hex_3|WideOr1~0, hal_4, 1
instance = comp, \hex_3|WideOr0~0 , hex_3|WideOr0~0, hal_4, 1
instance = comp, \hex3_0[9]~5 , hex3_0[9]~5, hal_4, 1
instance = comp, \hex3_0[8]~4 , hex3_0[8]~4, hal_4, 1
instance = comp, \hex3_0[10]~6 , hex3_0[10]~6, hal_4, 1
instance = comp, \hex3_0[11]~7 , hex3_0[11]~7, hal_4, 1
instance = comp, \hex_2|WideOr6~0 , hex_2|WideOr6~0, hal_4, 1
instance = comp, \hex_2|WideOr5~0 , hex_2|WideOr5~0, hal_4, 1
instance = comp, \hex_2|WideOr4~0 , hex_2|WideOr4~0, hal_4, 1
instance = comp, \hex_2|WideOr3~0 , hex_2|WideOr3~0, hal_4, 1
instance = comp, \hex_2|WideOr2~0 , hex_2|WideOr2~0, hal_4, 1
instance = comp, \hex_2|WideOr1~0 , hex_2|WideOr1~0, hal_4, 1
instance = comp, \hex_2|WideOr0~0 , hex_2|WideOr0~0, hal_4, 1
instance = comp, \hex3_0[7]~11 , hex3_0[7]~11, hal_4, 1
instance = comp, \hex3_0[5]~9 , hex3_0[5]~9, hal_4, 1
instance = comp, \hex3_0[6]~10 , hex3_0[6]~10, hal_4, 1
instance = comp, \hex3_0[4]~8 , hex3_0[4]~8, hal_4, 1
instance = comp, \hex_1|WideOr6~0 , hex_1|WideOr6~0, hal_4, 1
instance = comp, \hex_1|WideOr5~0 , hex_1|WideOr5~0, hal_4, 1
instance = comp, \hex_1|WideOr4~0 , hex_1|WideOr4~0, hal_4, 1
instance = comp, \hex_1|WideOr3~0 , hex_1|WideOr3~0, hal_4, 1
instance = comp, \hex_1|WideOr2~0 , hex_1|WideOr2~0, hal_4, 1
instance = comp, \hex_1|WideOr1~0 , hex_1|WideOr1~0, hal_4, 1
instance = comp, \hex_1|WideOr0~0 , hex_1|WideOr0~0, hal_4, 1
instance = comp, \hex3_0[2]~14 , hex3_0[2]~14, hal_4, 1
instance = comp, \hex3_0[0]~12 , hex3_0[0]~12, hal_4, 1
instance = comp, \hex3_0[3]~15 , hex3_0[3]~15, hal_4, 1
instance = comp, \hex3_0[1]~13 , hex3_0[1]~13, hal_4, 1
instance = comp, \hex_0|WideOr6~0 , hex_0|WideOr6~0, hal_4, 1
instance = comp, \hex_0|WideOr5~0 , hex_0|WideOr5~0, hal_4, 1
instance = comp, \hex_0|WideOr4~0 , hex_0|WideOr4~0, hal_4, 1
instance = comp, \hex_0|WideOr3~0 , hex_0|WideOr3~0, hal_4, 1
instance = comp, \hex_0|WideOr2~0 , hex_0|WideOr2~0, hal_4, 1
instance = comp, \hex_0|WideOr1~0 , hex_0|WideOr1~0, hal_4, 1
instance = comp, \hex_0|WideOr0~0 , hex_0|WideOr0~0, hal_4, 1
instance = comp, \ctl_unit|Equal0~1 , ctl_unit|Equal0~1, hal_4, 1
instance = comp, \PC[0]~0 , PC[0]~0, hal_4, 1
instance = comp, \ID_pc_incr[0]~0 , ID_pc_incr[0]~0, hal_4, 1
instance = comp, \ID_ctl_pc~6 , ID_ctl_pc~6, hal_4, 1
instance = comp, \fwd_branch_s3|out[7]~207 , fwd_branch_s3|out[7]~207, hal_4, 1
instance = comp, \ID_ctl_pc~5 , ID_ctl_pc~5, hal_4, 1
instance = comp, \ID_ctl_pc~7 , ID_ctl_pc~7, hal_4, 1
instance = comp, \ID_ctl_pc~3 , ID_ctl_pc~3, hal_4, 1
instance = comp, \ID_ctl_pc~4 , ID_ctl_pc~4, hal_4, 1
instance = comp, \ID_ctl_pc~9 , ID_ctl_pc~9, hal_4, 1
instance = comp, \mux_pc|out[0]~0 , mux_pc|out[0]~0, hal_4, 1
instance = comp, \PC[0]~reg0 , PC[0]~reg0, hal_4, 1
instance = comp, \PC[1]~1 , PC[1]~1, hal_4, 1
instance = comp, \ID_pc_incr[1]~2 , ID_pc_incr[1]~2, hal_4, 1
instance = comp, \PC[1]~reg0 , PC[1]~reg0, hal_4, 1
instance = comp, \PC[2]~2 , PC[2]~2, hal_4, 1
instance = comp, \ID_pc_incr[2]~4 , ID_pc_incr[2]~4, hal_4, 1
instance = comp, \PC[2]~reg0 , PC[2]~reg0, hal_4, 1
instance = comp, \PC[3]~12 , PC[3]~12, hal_4, 1
instance = comp, \PC[3]~3 , PC[3]~3, hal_4, 1
instance = comp, \PC[3]~reg0feeder , PC[3]~reg0feeder, hal_4, 1
instance = comp, \ID_pc_incr[3]~6 , ID_pc_incr[3]~6, hal_4, 1
instance = comp, \PC[3]~reg0 , PC[3]~reg0, hal_4, 1
instance = comp, \PC[4]~13 , PC[4]~13, hal_4, 1
instance = comp, \PC[4]~4 , PC[4]~4, hal_4, 1
instance = comp, \PC[4]~reg0feeder , PC[4]~reg0feeder, hal_4, 1
instance = comp, \ID_pc_incr[4]~8 , ID_pc_incr[4]~8, hal_4, 1
instance = comp, \PC[4]~reg0 , PC[4]~reg0, hal_4, 1
instance = comp, \PC[5]~5 , PC[5]~5, hal_4, 1
instance = comp, \ID_pc_incr[5]~10 , ID_pc_incr[5]~10, hal_4, 1
instance = comp, \PC[5]~reg0 , PC[5]~reg0, hal_4, 1
instance = comp, \PC[6]~6 , PC[6]~6, hal_4, 1
instance = comp, \ID_pc_incr[6]~12 , ID_pc_incr[6]~12, hal_4, 1
instance = comp, \PC[6]~reg0 , PC[6]~reg0, hal_4, 1
instance = comp, \PC[7]~7 , PC[7]~7, hal_4, 1
instance = comp, \ID_pc_incr[7]~14 , ID_pc_incr[7]~14, hal_4, 1
instance = comp, \PC[7]~reg0 , PC[7]~reg0, hal_4, 1
instance = comp, \PC[8]~8 , PC[8]~8, hal_4, 1
instance = comp, \ID_pc_incr[8]~16 , ID_pc_incr[8]~16, hal_4, 1
instance = comp, \PC[8]~reg0 , PC[8]~reg0, hal_4, 1
instance = comp, \PC[9]~9 , PC[9]~9, hal_4, 1
instance = comp, \ID_pc_incr[9]~18 , ID_pc_incr[9]~18, hal_4, 1
instance = comp, \PC[9]~reg0 , PC[9]~reg0, hal_4, 1
instance = comp, \PC[10]~10 , PC[10]~10, hal_4, 1
instance = comp, \ID_pc_incr[10]~20 , ID_pc_incr[10]~20, hal_4, 1
instance = comp, \PC[10]~reg0 , PC[10]~reg0, hal_4, 1
instance = comp, \PC[11]~11 , PC[11]~11, hal_4, 1
instance = comp, \ID_pc_incr[11]~22 , ID_pc_incr[11]~22, hal_4, 1
instance = comp, \PC[11]~reg0 , PC[11]~reg0, hal_4, 1
instance = comp, \ID_pc_incr[12]~24 , ID_pc_incr[12]~24, hal_4, 1
instance = comp, \ID_ctl_pc~2 , ID_ctl_pc~2, hal_4, 1
instance = comp, \ID_ctl_pc~8 , ID_ctl_pc~8, hal_4, 1
instance = comp, \mux_pc|out[12]~1 , mux_pc|out[12]~1, hal_4, 1
instance = comp, \PC[12]~reg0 , PC[12]~reg0, hal_4, 1
instance = comp, \ID_pc_incr[13]~26 , ID_pc_incr[13]~26, hal_4, 1
instance = comp, \mux_pc|out[13]~2 , mux_pc|out[13]~2, hal_4, 1
instance = comp, \PC[13]~reg0 , PC[13]~reg0, hal_4, 1
instance = comp, \ID_pc_incr[14]~28 , ID_pc_incr[14]~28, hal_4, 1
instance = comp, \mux_pc|out[14]~3 , mux_pc|out[14]~3, hal_4, 1
instance = comp, \PC[14]~reg0 , PC[14]~reg0, hal_4, 1
instance = comp, \ID_pc_incr[15]~30 , ID_pc_incr[15]~30, hal_4, 1
instance = comp, \mux_pc|out[15]~4 , mux_pc|out[15]~4, hal_4, 1
instance = comp, \PC[15]~reg0 , PC[15]~reg0, hal_4, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
