[N
33
5
3 s_O
29
8 iInstExt
17
8 onescomp
10
10 ADDR_WIDTH
2
11 fulladder_n
11
8 mux2t1_n
4
1 N
24
5 mixed
18
13 add_sub_mips1
26
5 i_dir
8
3 rtl
1
89 /home/sabrinaf/CPRE381_Project1/Project1/cpre381-toolflow/containers/sim_container_0/work
28
9 structure
14
13 register_file
27
14 mips_processor
25
6 i_type
33
12 OUTPUT_TRACE
31
2 tb
22
4 i_Sf
9
10 DATA_WIDTH
23
14 barrel_shifter
13
7 mux32t1
21
6 ALUsrc
3
10 structural
7
3 mem
12
10 register_n
32
9 gCLK_HPER
6
4 i_C1
30
9 iInstAddr
16
4 i_D0
15
4 i_D1
20
4 i_Bf
19
9 immidiate
]
[G
1
31
24
1
33
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
13
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
7
8
1
10
1
0
10
0
0 0
0
0
]
[G
1
12
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
31
24
1
32
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
31
24
1
4
1
0
32
0
0 0
0
0
]
[G
1
27
28
1
4
1
0
32
0
0 0
0
0
]
[G
1
7
8
1
9
1
0
32
0
0 0
0
0
]
[G
1
17
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
2
4
1
0
32
0
0 0
0
0
]
[G
1
11
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
11
3
2
4
1
0
5
0
0 0
0
0
]
[G
1
11
3
3
4
1
0
32
0
0 0
0
0
]
[G
1
18
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
18
3
2
4
1
0
32
0
0 0
0
0
]
[G
1
18
3
3
4
1
0
32
0
0 0
0
0
]
[G
1
18
3
4
4
1
0
32
0
0 0
0
0
]
[G
1
18
3
5
4
1
0
32
0
0 0
0
0
]
[G
1
14
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
27
28
29
30
1
0
0
]
[P
1
18
3
19
20
1
0
0
]
[P
1
2
3
5
6
1
0
0
]
[P
1
18
3
19
20
3
0
0
]
[P
1
18
3
19
20
4
0
0
]
[P
1
18
3
19
20
5
0
0
]
[P
1
11
3
15
16
3
0
0
]
[P
1
18
3
5
22
2
0
0
]
[P
1
18
3
5
22
3
0
0
]
[P
1
18
3
5
22
4
0
0
]
[P
1
18
3
5
21
5
0
0
]
[P
1
18
3
21
22
1
0
0
]
[P
1
18
3
21
22
2
0
0
]
[P
1
18
3
21
22
3
0
0
]
[P
1
23
24
25
26
2
0
0
]
