# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../src/pc.sv" \

verilog xil_defaultlib  \
"../../../../sim.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

sv xil_defaultlib  \
"../../../../../test/pc_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
