$date
	Tue Nov 18 18:15:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux8bit_8channel_tb $end
$var wire 8 ! out [7:0] $end
$var reg 8 " in0 [7:0] $end
$var reg 8 # in1 [7:0] $end
$var reg 8 $ in2 [7:0] $end
$var reg 8 % in3 [7:0] $end
$var reg 8 & in4 [7:0] $end
$var reg 8 ' in5 [7:0] $end
$var reg 8 ( in6 [7:0] $end
$var reg 8 ) in7 [7:0] $end
$var reg 3 * sel [2:0] $end
$scope module mux $end
$var wire 8 + in0 [7:0] $end
$var wire 8 , in1 [7:0] $end
$var wire 8 - in2 [7:0] $end
$var wire 8 . in3 [7:0] $end
$var wire 8 / in4 [7:0] $end
$var wire 8 0 in5 [7:0] $end
$var wire 8 1 in6 [7:0] $end
$var wire 8 2 in7 [7:0] $end
$var wire 3 3 sel [2:0] $end
$var reg 8 4 out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 4
b0 3
b10000000 2
b1000000 1
b100000 0
b10000 /
b1000 .
b100 -
b10 ,
b1 +
b0 *
b10000000 )
b1000000 (
b100000 '
b10000 &
b1000 %
b100 $
b10 #
b1 "
b1 !
$end
#10
b10 !
b10 4
b1 *
b1 3
#20
b100 !
b100 4
b10 *
b10 3
#30
b1000 !
b1000 4
b11 *
b11 3
#40
b10000 !
b10000 4
b100 *
b100 3
#50
b100000 !
b100000 4
b101 *
b101 3
#60
b1000000 !
b1000000 4
b110 *
b110 3
#70
b10000000 !
b10000000 4
b111 *
b111 3
#80
