Feb 23, 2022 12:10:49 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Feb 23 00:10:49 GMT 2022


Feb 23, 2022 12:10:49 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([p,_,pad,_],'spi_master$454601686$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0799251154$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0799251216$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
reserved([devicepackage,0,_],'spi_master$1656703692$0'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',SPI_MASTER0sv2,'spi_master$502965524$0$SPI_MASTER0sv2'),
signal('spi_master$454601686$0',pad,'spi_master$454601686$0$pad'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$502965524$0',standard_transmit_buffer_int,'spi_master$502965524$0$standard_transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_buffer_int,'spi_master$502965524$0$standard_receive_buffer_int'),
signal('spi_master$502965524$0',alternate_receive_buffer_int,'spi_master$502965524$0$alternate_receive_buffer_int'),
signal('spi_master$0799251154$0',signal_in,'spi_master$0799251154$0$signal_in'),
signal('spi_master$0799251216$0',signal_in,'spi_master$0799251216$0$signal_in'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('spi_master$1656703692$0',pin,'spi_master$1656703692$0$pin'),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$1656703692$0$pin','spi_master$454601686$0$pad',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_buffer_int','spi_master$0799251216$0$signal_in',1),
connected('spi_master$502965524$0$standard_receive_buffer_int','spi_master$0799251216$0$signal_in',1),
connected('spi_master$502965524$0$standard_transmit_buffer_int','spi_master$0799251154$0$signal_in',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$454601686$0$pad','spi_master$1656703692$0$pin',1),
connected('spi_master$502965524$0$SPI_MASTER0sv2','spi_master$454601686$0$pad',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,4),
register_value('spi_master$502965524$0',rbctr_size,4)
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Feb 23, 2022 12:10:50 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 364


Feb 23, 2022 12:10:50 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /p/2/pad/15, /spi_master$01389259345$0, /p/1/pad/15, /spi_master$01389259346$0, /devicepackage/0/25, /spi_master$01515434203$0, /devicepackage/0/46, /spi_master$01515434204$0, /cpu/0/nvic/interrupt/91, /spi_master$0799251154$0, /cpu/0/nvic/interrupt/90, /spi_master$0799251216$0, /devicepackage/0/60, /spi_master$1656703692$0, /p/0/pad/6, /spi_master$454601686$0, /usic/1/channel/0, /spi_master$502965524$0, /p/0/pad/11, /spi_master$562750778$0, /devicepackage/0/59, /spi_master$946297476$0]


Feb 23, 2022 12:10:50 AM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /0, /p/1/pad/9/iocr_oe, /0, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /0, /p/1/pad/8/iocr_oe, /0, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /4, /p/1/pad/15/iocr_oe, /1, /p/1/pad/15/hwsel_hw, /0, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /0, /p/0/pad/2/iocr_oe, /0, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /2, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /2, /p/0/pad/11/iocr_oe, /1, /p/0/pad/11/hwsel_hw, /0, /dlr/0/ch/2/srsel_rs, /0, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /0, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /0, /dma8/0/ch/5/cfgh_src_per, /0, /dma8/0/ch/5/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /2, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /1, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /0, /usic/1/channel/0/inpr_ainp, /0, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /1, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /0, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /1, /usic/1/channel/0/tbctr_stbinp, /1, /usic/1/channel/0/ccr_rien, /0, /usic/1/channel/0/inpr_rinp, /0, /usic/1/channel/0/rbctr_dptr, /0, /usic/1/channel/0/tbctr_dptr, /16, /usic/1/channel/0/rbctr_size, /4, /usic/1/channel/0/tbctr_size, /4, /usic/1/channel/1/dx0cr_dsel, /0, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /0, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /0, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /0, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /0, /usic/1/channel/1/tbctr_stbinp, /0, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /0, /usic/1/channel/1/rbctr_size, /0, /usic/1/channel/1/tbctr_size, /0, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/69/iser_setena, /0, /cpu/0/nvic/interrupt/68/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /0, /cpu/0/nvic/interrupt/87/iser_setena, /0, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /1, /cpu/0/nvic/interrupt/91/iser_setena, /1, /cpu/0/nvic/interrupt/92/iser_setena, /0, /cpu/0/nvic/interrupt/93/iser_setena, /0, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /0, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /cpu/0/nvic/interrupt/72/iser_setena, /0, /cpu/0/nvic/interrupt/73/iser_setena, /0, /cpu/0/nvic/interrupt/74/iser_setena, /0, /cpu/0/nvic/interrupt/75/iser_setena, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_gpi1sel, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /hrpwm/0/hrc/3/hrctsel_tsel1, /0, /hrpwm/0/hrc/3/hrctsel_tsel0, /0, /hrpwm/0/hrc/3/hrcgsel_s0m, /0, /hrpwm/0/hrc/3/hrcgsel_s1m, /0, /hrpwm/0/hrc/3/hrcgsel_c1m, /0, /hrpwm/0/hrc/3/hrcgsel_c0m, /0, /hrpwm/0/hrc/3/hrcgsel_c0ss, /0, /hrpwm/0/hrc/3/hrcgsel_c1ss, /0, /hrpwm/0/hrc/3/hrcgsel_c1cs, /0, /hrpwm/0/hrc/3/hrcgsel_c0cs, /0, /hrpwm/0/hrc/2/hrctsel_tsel1, /0, /hrpwm/0/hrc/2/hrctsel_tsel0, /0, /hrpwm/0/hrc/2/hrcgsel_s0m, /0, /hrpwm/0/hrc/2/hrcgsel_s1m, /0, /hrpwm/0/hrc/2/hrcgsel_c1m, /0, /hrpwm/0/hrc/2/hrcgsel_c0m, /0, /hrpwm/0/hrc/2/hrcgsel_c0ss, /0, /hrpwm/0/hrc/2/hrcgsel_c1ss, /0, /hrpwm/0/hrc/2/hrcgsel_c1cs, /0, /hrpwm/0/hrc/2/hrcgsel_c0cs, /0, /hrpwm/0/csg/0/csgcc_ibs, /0, /hrpwm/0/csg/0/csgplc_ipls, /0, /hrpwm/0/csg/0/csgdci_stris, /0, /hrpwm/0/csg/0/csgdci_stpis, /0, /hrpwm/0/csg/0/csgdci_stis, /0, /hrpwm/0/csg/0/csgdci_svis, /0, /hrpwm/0/csg/0/csgdci_trgis, /0, /hrpwm/0/csg/0/csgdci_scs, /0, /hrpwm/0/csg/0/csgsrs_vls1s, /0, /hrpwm/0/csg/0/csgsrs_csls, /0, /hrpwm/0/csg/0/csgsrs_trls, /0, /hrpwm/0/csg/0/csgsrs_vls2s, /0, /hrpwm/0/csg/0/csgsrs_stls, /0, /hrpwm/0/csg/0/csgsrs_ssls, /0, /hrpwm/0/csg/0/csgsrs_crfls, /0, /hrpwm/0/hrc/1/hrctsel_tsel1, /0, /hrpwm/0/hrc/1/hrctsel_tsel0, /0, /hrpwm/0/hrc/1/hrcgsel_s0m, /0, /hrpwm/0/hrc/1/hrcgsel_s1m, /0, /hrpwm/0/hrc/1/hrcgsel_c1m, /0, /hrpwm/0/hrc/1/hrcgsel_c0m, /0, /hrpwm/0/hrc/1/hrcgsel_c0ss, /0, /hrpwm/0/hrc/1/hrcgsel_c1ss, /0, /hrpwm/0/hrc/1/hrcgsel_c1cs, /0, /hrpwm/0/hrc/1/hrcgsel_c0cs, /0, /hrpwm/0/hrc/0/hrctsel_tsel1, /0, /hrpwm/0/hrc/0/hrctsel_tsel0, /0, /hrpwm/0/hrc/0/hrcgsel_s0m, /0, /hrpwm/0/hrc/0/hrcgsel_s1m, /0, /hrpwm/0/hrc/0/hrcgsel_c1m, /0, /hrpwm/0/hrc/0/hrcgsel_c0m, /0, /hrpwm/0/hrc/0/hrcgsel_c0ss, /0, /hrpwm/0/hrc/0/hrcgsel_c1ss, /0, /hrpwm/0/hrc/0/hrcgsel_c1cs, /0, /hrpwm/0/hrc/0/hrcgsel_c0cs, /0, /hrpwm/0/csg/2/csgcc_ibs, /0, /hrpwm/0/csg/2/csgplc_ipls, /0, /hrpwm/0/csg/2/csgdci_stris, /0, /hrpwm/0/csg/2/csgdci_stpis, /0, /hrpwm/0/csg/2/csgdci_stis, /0, /hrpwm/0/csg/2/csgdci_svis, /0, /hrpwm/0/csg/2/csgdci_trgis, /0, /hrpwm/0/csg/2/csgdci_scs, /0, /hrpwm/0/csg/2/csgsrs_vls1s, /0, /hrpwm/0/csg/2/csgsrs_csls, /0, /hrpwm/0/csg/2/csgsrs_trls, /0, /hrpwm/0/csg/2/csgsrs_vls2s, /0, /hrpwm/0/csg/2/csgsrs_stls, /0, /hrpwm/0/csg/2/csgsrs_ssls, /0, /hrpwm/0/csg/2/csgsrs_crfls, /0, /hrpwm/0/csg/1/csgcc_ibs, /0, /hrpwm/0/csg/1/csgplc_ipls, /0, /hrpwm/0/csg/1/csgdci_stris, /0, /hrpwm/0/csg/1/csgdci_stpis, /0, /hrpwm/0/csg/1/csgdci_stis, /0, /hrpwm/0/csg/1/csgdci_svis, /0, /hrpwm/0/csg/1/csgdci_trgis, /0, /hrpwm/0/csg/1/csgdci_scs, /0, /hrpwm/0/csg/1/csgsrs_vls1s, /0, /hrpwm/0/csg/1/csgsrs_csls, /0, /hrpwm/0/csg/1/csgsrs_trls, /0, /hrpwm/0/csg/1/csgsrs_vls2s, /0, /hrpwm/0/csg/1/csgsrs_stls, /0, /hrpwm/0/csg/1/csgsrs_ssls, /0, /hrpwm/0/csg/1/csgsrs_crfls, /0, /cpu/0/nvic/interrupt/100/iser_setena, /0, /cpu/0/nvic/interrupt/101/iser_setena, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/110/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/34/iser_setena, /0, /cpu/0/nvic/interrupt/35/iser_setena, /0, /cpu/0/nvic/interrupt/36/iser_setena, /0, /cpu/0/nvic/interrupt/37/iser_setena, /0, /cpu/0/nvic/interrupt/38/iser_setena, /0, /cpu/0/nvic/interrupt/39/iser_setena, /0, /cpu/0/nvic/interrupt/40/iser_setena, /0, /cpu/0/nvic/interrupt/41/iser_setena, /0, /cpu/0/nvic/interrupt/52/iser_setena, /0, /cpu/0/nvic/interrupt/53/iser_setena, /0, /cpu/0/nvic/interrupt/54/iser_setena, /0, /cpu/0/nvic/interrupt/55/iser_setena, /0, /cpu/0/nvic/interrupt/56/iser_setena, /0, /cpu/0/nvic/interrupt/57/iser_setena, /0, /cpu/0/nvic/interrupt/58/iser_setena, /0, /cpu/0/nvic/interrupt/59/iser_setena, /0, /cpu/0/nvic/interrupt/64/iser_setena, /0, /cpu/0/nvic/interrupt/65/iser_setena, /0, /cpu/0/nvic/interrupt/66/iser_setena, /0, /cpu/0/nvic/interrupt/67/iser_setena, /0, /cpu/0/nvic/interrupt/70/iser_setena, /0, /cpu/0/nvic/interrupt/71/iser_setena, /0, /cpu/0/nvic/interrupt/96/iser_setena, /0, /cpu/0/nvic/interrupt/97/iser_setena, /0, /cpu/0/nvic/interrupt/98/iser_setena, /0, /cpu/0/nvic/interrupt/99/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


Feb 23, 2022 12:10:52 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Feb 23 00:10:52 GMT 2022


Feb 23, 2022 12:10:52 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([p,_,pad,_],'spi_master$454601686$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0799251154$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0799251216$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
reserved([devicepackage,0,_],'spi_master$1656703692$0'),
reserved([usic,_,channel,_],'spi_master$94141299$1'),
reserved([p,SPI_MASTER1sv0,pad,_],'spi_master$0427645329$1'),
reserved([p,_,pad,_],'spi_master$0427645328$1'),
reserved([p,_,pad,_],'spi_master$308014233$1'),
reserved([p,_,pad,_],'spi_master$01622607657$1'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0106149457$1'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0106149519$1'),
reserved([devicepackage,0,_],'spi_master$595856165$1'),
reserved([devicepackage,0,_],'spi_master$595856166$1'),
reserved([devicepackage,0,_],'spi_master$1971789475$1'),
reserved([devicepackage,0,_],'spi_master$2007503629$1'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',SPI_MASTER0sv2,'spi_master$502965524$0$SPI_MASTER0sv2'),
signal('spi_master$454601686$0',pad,'spi_master$454601686$0$pad'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$502965524$0',standard_transmit_buffer_int,'spi_master$502965524$0$standard_transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_buffer_int,'spi_master$502965524$0$standard_receive_buffer_int'),
signal('spi_master$502965524$0',alternate_receive_buffer_int,'spi_master$502965524$0$alternate_receive_buffer_int'),
signal('spi_master$0799251154$0',signal_in,'spi_master$0799251154$0$signal_in'),
signal('spi_master$0799251216$0',signal_in,'spi_master$0799251216$0$signal_in'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('spi_master$1656703692$0',pin,'spi_master$1656703692$0$pin'),
signal('spi_master$94141299$1',dx0ins,'spi_master$94141299$1$dx0ins'),
signal('spi_master$94141299$1',dout0,'spi_master$94141299$1$dout0'),
signal('spi_master$94141299$1',dout1,'spi_master$94141299$1$dout1'),
signal('spi_master$94141299$1',dout2,'spi_master$94141299$1$dout2'),
signal('spi_master$94141299$1',dout3,'spi_master$94141299$1$dout3'),
signal('spi_master$0427645329$1',pad,'spi_master$0427645329$1$pad'),
signal('spi_master$0427645328$1',pad,'spi_master$0427645328$1$pad'),
signal('spi_master$308014233$1',pad,'spi_master$308014233$1$pad'),
signal('spi_master$94141299$1',sclkout,'spi_master$94141299$1$sclkout'),
signal('spi_master$94141299$1',SPI_MASTER1sv2,'spi_master$94141299$1$SPI_MASTER1sv2'),
signal('spi_master$01622607657$1',pad,'spi_master$01622607657$1$pad'),
signal('spi_master$94141299$1',protocol_specific_int,'spi_master$94141299$1$protocol_specific_int'),
signal('spi_master$94141299$1',standard_transmit_buffer_int,'spi_master$94141299$1$standard_transmit_buffer_int'),
signal('spi_master$94141299$1',standard_receive_buffer_int,'spi_master$94141299$1$standard_receive_buffer_int'),
signal('spi_master$94141299$1',alternate_receive_buffer_int,'spi_master$94141299$1$alternate_receive_buffer_int'),
signal('spi_master$0106149457$1',signal_in,'spi_master$0106149457$1$signal_in'),
signal('spi_master$0106149519$1',signal_in,'spi_master$0106149519$1$signal_in'),
signal('spi_master$0427645329$1',hw_o,'spi_master$0427645329$1$hw_o'),
signal('spi_master$0427645328$1',hw_o,'spi_master$0427645328$1$hw_o'),
signal('spi_master$595856165$1',pin,'spi_master$595856165$1$pin'),
signal('spi_master$595856166$1',pin,'spi_master$595856166$1$pin'),
signal('spi_master$1971789475$1',pin,'spi_master$1971789475$1$pin'),
signal('spi_master$2007503629$1',pin,'spi_master$2007503629$1$pin'),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$1656703692$0$pin','spi_master$454601686$0$pad',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_buffer_int','spi_master$0799251216$0$signal_in',1),
connected('spi_master$502965524$0$standard_receive_buffer_int','spi_master$0799251216$0$signal_in',1),
connected('spi_master$502965524$0$standard_transmit_buffer_int','spi_master$0799251154$0$signal_in',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$454601686$0$pad','spi_master$1656703692$0$pin',1),
connected('spi_master$502965524$0$SPI_MASTER0sv2','spi_master$454601686$0$pad',1),
connected('spi_master$595856165$1$pin','spi_master$0427645329$1$pad',1),
connected('spi_master$595856166$1$pin','spi_master$0427645328$1$pad',1),
connected('spi_master$1971789475$1$pin','spi_master$308014233$1$pad',1),
connected('spi_master$2007503629$1$pin','spi_master$01622607657$1$pad',1),
connected('spi_master$94141299$1$dout0','spi_master$0427645329$1$pad',1),
connected('spi_master$94141299$1$alternate_receive_buffer_int','spi_master$0106149519$1$signal_in',1),
connected('spi_master$94141299$1$standard_receive_buffer_int','spi_master$0106149519$1$signal_in',1),
connected('spi_master$94141299$1$standard_transmit_buffer_int','spi_master$0106149457$1$signal_in',1),
connected('spi_master$0427645329$1$pad','spi_master$595856165$1$pin',1),
connected('spi_master$0427645328$1$pad','spi_master$595856166$1$pin',1),
connected('spi_master$0427645328$1$pad','spi_master$94141299$1$dx0ins',1),
connected('spi_master$308014233$1$pad','spi_master$1971789475$1$pin',1),
connected('spi_master$94141299$1$sclkout','spi_master$308014233$1$pad',1),
connected('spi_master$01622607657$1$pad','spi_master$2007503629$1$pin',1),
connected('spi_master$94141299$1$SPI_MASTER1sv2','spi_master$01622607657$1$pad',1),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$0427645329$1', speed_class of rg_property, ['A1','A1+','A2']),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$94141299$1',ccr_hpcen,0),
register_value('spi_master$94141299$1',tbctr_size,4),
register_value('spi_master$94141299$1',rbctr_size,4),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(SPI_MASTER1sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,4),
register_value('spi_master$502965524$0',rbctr_size,4),
rg_constraint_property_value('spi_master$0427645328$1', speed_class of rg_property, ['A1','A1+','A2']),
rg_constraint_property_value('spi_master$308014233$1', speed_class of rg_property, ['A1','A1+','A2'])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Feb 23, 2022 12:10:52 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 374


Feb 23, 2022 12:10:52 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /cpu/0/nvic/interrupt/93, /spi_master$0106149457$1, /cpu/0/nvic/interrupt/91, /spi_master$0106149519$1, /p/0/pad/0, /spi_master$01389259345$0, /p/1/pad/9, /spi_master$01389259346$0, /devicepackage/0/2, /spi_master$01515434203$0, /devicepackage/0/53, /spi_master$01515434204$0, /p/0/pad/6, /spi_master$01622607657$1, /p/2/pad/15, /spi_master$0427645328$1, /p/1/pad/15, /spi_master$0427645329$1, /cpu/0/nvic/interrupt/92, /spi_master$0799251154$0, /cpu/0/nvic/interrupt/90, /spi_master$0799251216$0, /devicepackage/0/64, /spi_master$1656703692$0, /devicepackage/0/59, /spi_master$1971789475$1, /devicepackage/0/60, /spi_master$2007503629$1, /p/0/pad/11, /spi_master$308014233$1, /p/0/pad/2, /spi_master$454601686$0, /usic/1/channel/1, /spi_master$502965524$0, /p/1/pad/8, /spi_master$562750778$0, /devicepackage/0/46, /spi_master$595856165$1, /devicepackage/0/25, /spi_master$595856166$1, /usic/1/channel/0, /spi_master$94141299$1, /devicepackage/0/54, /spi_master$946297476$0]


Feb 23, 2022 12:10:52 AM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /p/1/pad/1/iocr_pcr, /0, /p/1/pad/1/iocr_oe, /0, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /0, /p/1/pad/5/iocr_oe, /0, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /4, /p/1/pad/9/iocr_oe, /1, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /4, /p/1/pad/8/iocr_oe, /1, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /4, /p/1/pad/15/iocr_oe, /1, /p/1/pad/15/hwsel_hw, /0, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /2, /p/0/pad/2/iocr_oe, /1, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /2, /p/0/pad/6/iocr_oe, /1, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /0, /p/0/pad/10/iocr_oe, /0, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /2, /p/0/pad/11/iocr_oe, /1, /p/0/pad/11/hwsel_hw, /0, /dlr/0/ch/2/srsel_rs, /0, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /0, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /0, /dma8/0/ch/5/cfgh_src_per, /0, /dma8/0/ch/5/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /2, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /1, /usic/1/channel/0/rbctr_srbinp, /1, /usic/1/channel/0/ccr_aien, /0, /usic/1/channel/0/inpr_ainp, /0, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /1, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /1, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /0, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /1, /usic/1/channel/0/tbctr_stbinp, /3, /usic/1/channel/0/ccr_rien, /0, /usic/1/channel/0/inpr_rinp, /0, /usic/1/channel/0/rbctr_dptr, /32, /usic/1/channel/0/tbctr_dptr, /48, /usic/1/channel/0/rbctr_size, /4, /usic/1/channel/0/tbctr_size, /4, /usic/1/channel/1/dx0cr_dsel, /3, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /1, /usic/1/channel/1/rbctr_srbinp, /0, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /2, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /0, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /1, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /1, /usic/1/channel/1/tbctr_stbinp, /2, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /16, /usic/1/channel/1/rbctr_size, /4, /usic/1/channel/1/tbctr_size, /4, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/69/iser_setena, /0, /cpu/0/nvic/interrupt/68/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /0, /cpu/0/nvic/interrupt/87/iser_setena, /0, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /1, /cpu/0/nvic/interrupt/91/iser_setena, /1, /cpu/0/nvic/interrupt/92/iser_setena, /1, /cpu/0/nvic/interrupt/93/iser_setena, /1, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /0, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /cpu/0/nvic/interrupt/72/iser_setena, /0, /cpu/0/nvic/interrupt/73/iser_setena, /0, /cpu/0/nvic/interrupt/74/iser_setena, /0, /cpu/0/nvic/interrupt/75/iser_setena, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_gpi1sel, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /0, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /0, /usic/0/channel/0/rbctr_srbinp, /0, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /0, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /0, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /0, /usic/0/channel/0/tbctr_stbinp, /0, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /0, /usic/0/channel/0/rbctr_size, /0, /usic/0/channel/0/tbctr_size, /0, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /hrpwm/0/hrc/3/hrctsel_tsel1, /0, /hrpwm/0/hrc/3/hrctsel_tsel0, /0, /hrpwm/0/hrc/3/hrcgsel_s0m, /0, /hrpwm/0/hrc/3/hrcgsel_s1m, /0, /hrpwm/0/hrc/3/hrcgsel_c1m, /0, /hrpwm/0/hrc/3/hrcgsel_c0m, /0, /hrpwm/0/hrc/3/hrcgsel_c0ss, /0, /hrpwm/0/hrc/3/hrcgsel_c1ss, /0, /hrpwm/0/hrc/3/hrcgsel_c1cs, /0, /hrpwm/0/hrc/3/hrcgsel_c0cs, /0, /hrpwm/0/hrc/2/hrctsel_tsel1, /0, /hrpwm/0/hrc/2/hrctsel_tsel0, /0, /hrpwm/0/hrc/2/hrcgsel_s0m, /0, /hrpwm/0/hrc/2/hrcgsel_s1m, /0, /hrpwm/0/hrc/2/hrcgsel_c1m, /0, /hrpwm/0/hrc/2/hrcgsel_c0m, /0, /hrpwm/0/hrc/2/hrcgsel_c0ss, /0, /hrpwm/0/hrc/2/hrcgsel_c1ss, /0, /hrpwm/0/hrc/2/hrcgsel_c1cs, /0, /hrpwm/0/hrc/2/hrcgsel_c0cs, /0, /hrpwm/0/csg/0/csgcc_ibs, /0, /hrpwm/0/csg/0/csgplc_ipls, /0, /hrpwm/0/csg/0/csgdci_stris, /0, /hrpwm/0/csg/0/csgdci_stpis, /0, /hrpwm/0/csg/0/csgdci_stis, /0, /hrpwm/0/csg/0/csgdci_svis, /0, /hrpwm/0/csg/0/csgdci_trgis, /0, /hrpwm/0/csg/0/csgdci_scs, /0, /hrpwm/0/csg/0/csgsrs_vls1s, /0, /hrpwm/0/csg/0/csgsrs_csls, /0, /hrpwm/0/csg/0/csgsrs_trls, /0, /hrpwm/0/csg/0/csgsrs_vls2s, /0, /hrpwm/0/csg/0/csgsrs_stls, /0, /hrpwm/0/csg/0/csgsrs_ssls, /0, /hrpwm/0/csg/0/csgsrs_crfls, /0, /hrpwm/0/hrc/1/hrctsel_tsel1, /0, /hrpwm/0/hrc/1/hrctsel_tsel0, /0, /hrpwm/0/hrc/1/hrcgsel_s0m, /0, /hrpwm/0/hrc/1/hrcgsel_s1m, /0, /hrpwm/0/hrc/1/hrcgsel_c1m, /0, /hrpwm/0/hrc/1/hrcgsel_c0m, /0, /hrpwm/0/hrc/1/hrcgsel_c0ss, /0, /hrpwm/0/hrc/1/hrcgsel_c1ss, /0, /hrpwm/0/hrc/1/hrcgsel_c1cs, /0, /hrpwm/0/hrc/1/hrcgsel_c0cs, /0, /hrpwm/0/hrc/0/hrctsel_tsel1, /0, /hrpwm/0/hrc/0/hrctsel_tsel0, /0, /hrpwm/0/hrc/0/hrcgsel_s0m, /0, /hrpwm/0/hrc/0/hrcgsel_s1m, /0, /hrpwm/0/hrc/0/hrcgsel_c1m, /0, /hrpwm/0/hrc/0/hrcgsel_c0m, /0, /hrpwm/0/hrc/0/hrcgsel_c0ss, /0, /hrpwm/0/hrc/0/hrcgsel_c1ss, /0, /hrpwm/0/hrc/0/hrcgsel_c1cs, /0, /hrpwm/0/hrc/0/hrcgsel_c0cs, /0, /hrpwm/0/csg/2/csgcc_ibs, /0, /hrpwm/0/csg/2/csgplc_ipls, /0, /hrpwm/0/csg/2/csgdci_stris, /0, /hrpwm/0/csg/2/csgdci_stpis, /0, /hrpwm/0/csg/2/csgdci_stis, /0, /hrpwm/0/csg/2/csgdci_svis, /0, /hrpwm/0/csg/2/csgdci_trgis, /0, /hrpwm/0/csg/2/csgdci_scs, /0, /hrpwm/0/csg/2/csgsrs_vls1s, /0, /hrpwm/0/csg/2/csgsrs_csls, /0, /hrpwm/0/csg/2/csgsrs_trls, /0, /hrpwm/0/csg/2/csgsrs_vls2s, /0, /hrpwm/0/csg/2/csgsrs_stls, /0, /hrpwm/0/csg/2/csgsrs_ssls, /0, /hrpwm/0/csg/2/csgsrs_crfls, /0, /hrpwm/0/csg/1/csgcc_ibs, /0, /hrpwm/0/csg/1/csgplc_ipls, /0, /hrpwm/0/csg/1/csgdci_stris, /0, /hrpwm/0/csg/1/csgdci_stpis, /0, /hrpwm/0/csg/1/csgdci_stis, /0, /hrpwm/0/csg/1/csgdci_svis, /0, /hrpwm/0/csg/1/csgdci_trgis, /0, /hrpwm/0/csg/1/csgdci_scs, /0, /hrpwm/0/csg/1/csgsrs_vls1s, /0, /hrpwm/0/csg/1/csgsrs_csls, /0, /hrpwm/0/csg/1/csgsrs_trls, /0, /hrpwm/0/csg/1/csgsrs_vls2s, /0, /hrpwm/0/csg/1/csgsrs_stls, /0, /hrpwm/0/csg/1/csgsrs_ssls, /0, /hrpwm/0/csg/1/csgsrs_crfls, /0, /cpu/0/nvic/interrupt/100/iser_setena, /0, /cpu/0/nvic/interrupt/101/iser_setena, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/110/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/34/iser_setena, /0, /cpu/0/nvic/interrupt/35/iser_setena, /0, /cpu/0/nvic/interrupt/36/iser_setena, /0, /cpu/0/nvic/interrupt/37/iser_setena, /0, /cpu/0/nvic/interrupt/38/iser_setena, /0, /cpu/0/nvic/interrupt/39/iser_setena, /0, /cpu/0/nvic/interrupt/40/iser_setena, /0, /cpu/0/nvic/interrupt/41/iser_setena, /0, /cpu/0/nvic/interrupt/52/iser_setena, /0, /cpu/0/nvic/interrupt/53/iser_setena, /0, /cpu/0/nvic/interrupt/54/iser_setena, /0, /cpu/0/nvic/interrupt/55/iser_setena, /0, /cpu/0/nvic/interrupt/56/iser_setena, /0, /cpu/0/nvic/interrupt/57/iser_setena, /0, /cpu/0/nvic/interrupt/58/iser_setena, /0, /cpu/0/nvic/interrupt/59/iser_setena, /0, /cpu/0/nvic/interrupt/64/iser_setena, /0, /cpu/0/nvic/interrupt/65/iser_setena, /0, /cpu/0/nvic/interrupt/66/iser_setena, /0, /cpu/0/nvic/interrupt/67/iser_setena, /0, /cpu/0/nvic/interrupt/70/iser_setena, /0, /cpu/0/nvic/interrupt/71/iser_setena, /0, /cpu/0/nvic/interrupt/96/iser_setena, /0, /cpu/0/nvic/interrupt/97/iser_setena, /0, /cpu/0/nvic/interrupt/98/iser_setena, /0, /cpu/0/nvic/interrupt/99/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


Feb 23, 2022 12:10:55 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Feb 23 00:10:55 GMT 2022


Feb 23, 2022 12:10:55 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([p,_,pad,_],'spi_master$454601686$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0799251154$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0799251216$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
reserved([devicepackage,0,_],'spi_master$1656703692$0'),
reserved([usic,_,channel,_],'spi_master$94141299$1'),
reserved([p,SPI_MASTER1sv0,pad,_],'spi_master$0427645329$1'),
reserved([p,_,pad,_],'spi_master$0427645328$1'),
reserved([p,_,pad,_],'spi_master$308014233$1'),
reserved([p,_,pad,_],'spi_master$01622607657$1'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0106149457$1'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0106149519$1'),
reserved([devicepackage,0,_],'spi_master$595856165$1'),
reserved([devicepackage,0,_],'spi_master$595856166$1'),
reserved([devicepackage,0,_],'spi_master$1971789475$1'),
reserved([devicepackage,0,_],'spi_master$2007503629$1'),
reserved([usic,_,channel,_],'spi_slave$01366864342$0'),
reserved([p,_,pad,_],'spi_slave$01333033692$0'),
reserved([p,_,pad,_],'spi_slave$1145447222$0'),
reserved([p,_,pad,_],'spi_slave$0403454326$0'),
reserved([p,_,pad,_],'spi_slave$125532735$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_slave$01881239066$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_slave$01881239128$0'),
reserved([devicepackage,0,_],'spi_slave$1438010906$0'),
reserved([devicepackage,0,_],'spi_slave$912294912$0'),
reserved([devicepackage,0,_],'spi_slave$1074287872$0'),
reserved([devicepackage,0,_],'spi_slave$01073724151$0'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',SPI_MASTER0sv2,'spi_master$502965524$0$SPI_MASTER0sv2'),
signal('spi_master$454601686$0',pad,'spi_master$454601686$0$pad'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$502965524$0',standard_transmit_buffer_int,'spi_master$502965524$0$standard_transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_buffer_int,'spi_master$502965524$0$standard_receive_buffer_int'),
signal('spi_master$502965524$0',alternate_receive_buffer_int,'spi_master$502965524$0$alternate_receive_buffer_int'),
signal('spi_master$0799251154$0',signal_in,'spi_master$0799251154$0$signal_in'),
signal('spi_master$0799251216$0',signal_in,'spi_master$0799251216$0$signal_in'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('spi_master$1656703692$0',pin,'spi_master$1656703692$0$pin'),
signal('spi_master$94141299$1',dx0ins,'spi_master$94141299$1$dx0ins'),
signal('spi_master$94141299$1',dout0,'spi_master$94141299$1$dout0'),
signal('spi_master$94141299$1',dout1,'spi_master$94141299$1$dout1'),
signal('spi_master$94141299$1',dout2,'spi_master$94141299$1$dout2'),
signal('spi_master$94141299$1',dout3,'spi_master$94141299$1$dout3'),
signal('spi_master$0427645329$1',pad,'spi_master$0427645329$1$pad'),
signal('spi_master$0427645328$1',pad,'spi_master$0427645328$1$pad'),
signal('spi_master$308014233$1',pad,'spi_master$308014233$1$pad'),
signal('spi_master$94141299$1',sclkout,'spi_master$94141299$1$sclkout'),
signal('spi_master$94141299$1',SPI_MASTER1sv2,'spi_master$94141299$1$SPI_MASTER1sv2'),
signal('spi_master$01622607657$1',pad,'spi_master$01622607657$1$pad'),
signal('spi_master$94141299$1',protocol_specific_int,'spi_master$94141299$1$protocol_specific_int'),
signal('spi_master$94141299$1',standard_transmit_buffer_int,'spi_master$94141299$1$standard_transmit_buffer_int'),
signal('spi_master$94141299$1',standard_receive_buffer_int,'spi_master$94141299$1$standard_receive_buffer_int'),
signal('spi_master$94141299$1',alternate_receive_buffer_int,'spi_master$94141299$1$alternate_receive_buffer_int'),
signal('spi_master$0106149457$1',signal_in,'spi_master$0106149457$1$signal_in'),
signal('spi_master$0106149519$1',signal_in,'spi_master$0106149519$1$signal_in'),
signal('spi_master$0427645329$1',hw_o,'spi_master$0427645329$1$hw_o'),
signal('spi_master$0427645328$1',hw_o,'spi_master$0427645328$1$hw_o'),
signal('spi_master$595856165$1',pin,'spi_master$595856165$1$pin'),
signal('spi_master$595856166$1',pin,'spi_master$595856166$1$pin'),
signal('spi_master$1971789475$1',pin,'spi_master$1971789475$1$pin'),
signal('spi_master$2007503629$1',pin,'spi_master$2007503629$1$pin'),
signal('spi_slave$01366864342$0',dx0ins,'spi_slave$01366864342$0$dx0ins'),
signal('spi_slave$01366864342$0',dx1ins,'spi_slave$01366864342$0$dx1ins'),
signal('spi_slave$01366864342$0',dx2ins,'spi_slave$01366864342$0$dx2ins'),
signal('spi_slave$01366864342$0',dx3ins,'spi_slave$01366864342$0$dx3ins'),
signal('spi_slave$01366864342$0',dx4ins,'spi_slave$01366864342$0$dx4ins'),
signal('spi_slave$01366864342$0',dx5ins,'spi_slave$01366864342$0$dx5ins'),
signal('spi_slave$01366864342$0',dout0,'spi_slave$01366864342$0$dout0'),
signal('spi_slave$01366864342$0',dout1,'spi_slave$01366864342$0$dout1'),
signal('spi_slave$1145447222$0',pad,'spi_slave$1145447222$0$pad'),
signal('spi_slave$01333033692$0',pad,'spi_slave$01333033692$0$pad'),
signal('spi_slave$0403454326$0',pad,'spi_slave$0403454326$0$pad'),
signal('spi_slave$125532735$0',pad,'spi_slave$125532735$0$pad'),
signal('spi_slave$01366864342$0',protocol_specific_int,'spi_slave$01366864342$0$protocol_specific_int'),
signal('spi_slave$01366864342$0',standard_transmit_buffer_int,'spi_slave$01366864342$0$standard_transmit_buffer_int'),
signal('spi_slave$01366864342$0',standard_receive_buffer_int,'spi_slave$01366864342$0$standard_receive_buffer_int'),
signal('spi_slave$01366864342$0',alternate_receive_buffer_int,'spi_slave$01366864342$0$alternate_receive_buffer_int'),
signal('spi_slave$01881239066$0',signal_in,'spi_slave$01881239066$0$signal_in'),
signal('spi_slave$01881239128$0',signal_in,'spi_slave$01881239128$0$signal_in'),
signal('spi_slave$1438010906$0',pin,'spi_slave$1438010906$0$pin'),
signal('spi_slave$912294912$0',pin,'spi_slave$912294912$0$pin'),
signal('spi_slave$1074287872$0',pin,'spi_slave$1074287872$0$pin'),
signal('spi_slave$01073724151$0',pin,'spi_slave$01073724151$0$pin'),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$1656703692$0$pin','spi_master$454601686$0$pad',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_buffer_int','spi_master$0799251216$0$signal_in',1),
connected('spi_master$502965524$0$standard_receive_buffer_int','spi_master$0799251216$0$signal_in',1),
connected('spi_master$502965524$0$standard_transmit_buffer_int','spi_master$0799251154$0$signal_in',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$454601686$0$pad','spi_master$1656703692$0$pin',1),
connected('spi_master$502965524$0$SPI_MASTER0sv2','spi_master$454601686$0$pad',1),
connected('spi_master$595856165$1$pin','spi_master$0427645329$1$pad',1),
connected('spi_master$595856166$1$pin','spi_master$0427645328$1$pad',1),
connected('spi_master$1971789475$1$pin','spi_master$308014233$1$pad',1),
connected('spi_master$2007503629$1$pin','spi_master$01622607657$1$pad',1),
connected('spi_master$94141299$1$dout0','spi_master$0427645329$1$pad',1),
connected('spi_master$94141299$1$alternate_receive_buffer_int','spi_master$0106149519$1$signal_in',1),
connected('spi_master$94141299$1$standard_receive_buffer_int','spi_master$0106149519$1$signal_in',1),
connected('spi_master$94141299$1$standard_transmit_buffer_int','spi_master$0106149457$1$signal_in',1),
connected('spi_master$0427645329$1$pad','spi_master$595856165$1$pin',1),
connected('spi_master$0427645328$1$pad','spi_master$595856166$1$pin',1),
connected('spi_master$0427645328$1$pad','spi_master$94141299$1$dx0ins',1),
connected('spi_master$308014233$1$pad','spi_master$1971789475$1$pin',1),
connected('spi_master$94141299$1$sclkout','spi_master$308014233$1$pad',1),
connected('spi_master$01622607657$1$pad','spi_master$2007503629$1$pin',1),
connected('spi_master$94141299$1$SPI_MASTER1sv2','spi_master$01622607657$1$pad',1),
connected('spi_slave$912294912$0$pin','spi_slave$1145447222$0$pad',1),
connected('spi_slave$1438010906$0$pin','spi_slave$01333033692$0$pad',1),
connected('spi_slave$1074287872$0$pin','spi_slave$0403454326$0$pad',1),
connected('spi_slave$01073724151$0$pin','spi_slave$125532735$0$pad',1),
connected('spi_slave$01366864342$0$dout0','spi_slave$1145447222$0$pad',1),
connected('spi_slave$01366864342$0$alternate_receive_buffer_int','spi_slave$01881239128$0$signal_in',1),
connected('spi_slave$01366864342$0$standard_receive_buffer_int','spi_slave$01881239128$0$signal_in',1),
connected('spi_slave$01366864342$0$standard_transmit_buffer_int','spi_slave$01881239066$0$signal_in',1),
connected('spi_slave$1145447222$0$pad','spi_slave$912294912$0$pin',1),
connected('spi_slave$01333033692$0$pad','spi_slave$1438010906$0$pin',1),
connected('spi_slave$01333033692$0$pad','spi_slave$01366864342$0$dx0ins',1),
connected('spi_slave$0403454326$0$pad','spi_slave$1074287872$0$pin',1),
connected('spi_slave$0403454326$0$pad','spi_slave$01366864342$0$dx1ins',1),
connected('spi_slave$125532735$0$pad','spi_slave$01073724151$0$pin',1),
connected('spi_slave$125532735$0$pad','spi_slave$01366864342$0$dx2ins',1),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$94141299$1',ccr_hpcen,0),
register_value('spi_master$94141299$1',tbctr_size,4),
register_value('spi_master$94141299$1',rbctr_size,4),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,4),
register_value('spi_master$502965524$0',rbctr_size,4),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$0427645329$1', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_slave$01366864342$0',ccr_hpcen,0),
register_value('spi_slave$01366864342$0',tbctr_size,4),
register_value('spi_slave$01366864342$0',rbctr_size,4),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(SPI_MASTER1sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
rg_constraint_property_value('spi_master$0427645328$1', speed_class of rg_property, ['A1','A1+','A2']),
rg_constraint_property_value('spi_master$308014233$1', speed_class of rg_property, ['A1','A1+','A2'])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Feb 23, 2022 12:10:55 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 432


Feb 23, 2022 12:10:55 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /cpu/0/nvic/interrupt/93, /spi_master$0106149457$1, /cpu/0/nvic/interrupt/91, /spi_master$0106149519$1, /p/1/pad/4, /spi_master$01389259345$0, /p/1/pad/5, /spi_master$01389259346$0, /devicepackage/0/48, /spi_master$01515434203$0, /devicepackage/0/47, /spi_master$01515434204$0, /p/0/pad/2, /spi_master$01622607657$1, /p/0/pad/0, /spi_master$0427645328$1, /p/1/pad/9, /spi_master$0427645329$1, /cpu/0/nvic/interrupt/87, /spi_master$0799251154$0, /cpu/0/nvic/interrupt/89, /spi_master$0799251216$0, /devicepackage/0/54, /spi_master$1656703692$0, /devicepackage/0/3, /spi_master$1971789475$1, /devicepackage/0/64, /spi_master$2007503629$1, /p/0/pad/10, /spi_master$308014233$1, /p/1/pad/8, /spi_master$454601686$0, /usic/0/channel/0, /spi_master$502965524$0, /p/1/pad/1, /spi_master$562750778$0, /devicepackage/0/53, /spi_master$595856165$1, /devicepackage/0/2, /spi_master$595856166$1, /usic/1/channel/1, /spi_master$94141299$1, /devicepackage/0/51, /spi_master$946297476$0, /devicepackage/0/60, /spi_slave$01073724151$0, /p/2/pad/15, /spi_slave$01333033692$0, /usic/1/channel/0, /spi_slave$01366864342$0, /cpu/0/nvic/interrupt/92, /spi_slave$01881239066$0, /cpu/0/nvic/interrupt/90, /spi_slave$01881239128$0, /p/0/pad/11, /spi_slave$0403454326$0, /devicepackage/0/59, /spi_slave$1074287872$0, /p/1/pad/15, /spi_slave$1145447222$0, /p/0/pad/6, /spi_slave$125532735$0, /devicepackage/0/25, /spi_slave$1438010906$0, /devicepackage/0/46, /spi_slave$912294912$0]


Feb 23, 2022 12:10:55 AM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /p/1/pad/1/iocr_pcr, /2, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /2, /p/1/pad/5/iocr_oe, /1, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /4, /p/1/pad/9/iocr_oe, /1, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /2, /p/1/pad/8/iocr_oe, /1, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /4, /p/1/pad/15/iocr_oe, /1, /p/1/pad/15/hwsel_hw, /0, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /2, /p/0/pad/2/iocr_oe, /1, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /2, /p/0/pad/10/iocr_oe, /1, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /0, /p/0/pad/11/iocr_oe, /0, /p/0/pad/11/hwsel_hw, /0, /dlr/0/ch/2/srsel_rs, /0, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /0, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /0, /dma8/0/ch/5/cfgh_src_per, /0, /dma8/0/ch/5/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /2, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /1, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /0, /usic/1/channel/0/inpr_ainp, /0, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /1, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /0, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /1, /usic/1/channel/0/tbctr_stbinp, /2, /usic/1/channel/0/ccr_rien, /0, /usic/1/channel/0/inpr_rinp, /0, /usic/1/channel/0/rbctr_dptr, /32, /usic/1/channel/0/tbctr_dptr, /48, /usic/1/channel/0/rbctr_size, /4, /usic/1/channel/0/tbctr_size, /4, /usic/1/channel/1/dx0cr_dsel, /3, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /1, /usic/1/channel/1/rbctr_srbinp, /1, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /2, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /1, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /1, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /1, /usic/1/channel/1/tbctr_stbinp, /3, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /16, /usic/1/channel/1/rbctr_size, /4, /usic/1/channel/1/tbctr_size, /4, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/69/iser_setena, /0, /cpu/0/nvic/interrupt/68/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /1, /cpu/0/nvic/interrupt/87/iser_setena, /1, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /1, /cpu/0/nvic/interrupt/91/iser_setena, /1, /cpu/0/nvic/interrupt/92/iser_setena, /1, /cpu/0/nvic/interrupt/93/iser_setena, /1, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /0, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /cpu/0/nvic/interrupt/72/iser_setena, /0, /cpu/0/nvic/interrupt/73/iser_setena, /0, /cpu/0/nvic/interrupt/74/iser_setena, /0, /cpu/0/nvic/interrupt/75/iser_setena, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_gpi1sel, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /1, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /5, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /5, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /3, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /hrpwm/0/hrc/3/hrctsel_tsel1, /0, /hrpwm/0/hrc/3/hrctsel_tsel0, /0, /hrpwm/0/hrc/3/hrcgsel_s0m, /0, /hrpwm/0/hrc/3/hrcgsel_s1m, /0, /hrpwm/0/hrc/3/hrcgsel_c1m, /0, /hrpwm/0/hrc/3/hrcgsel_c0m, /0, /hrpwm/0/hrc/3/hrcgsel_c0ss, /0, /hrpwm/0/hrc/3/hrcgsel_c1ss, /0, /hrpwm/0/hrc/3/hrcgsel_c1cs, /0, /hrpwm/0/hrc/3/hrcgsel_c0cs, /0, /hrpwm/0/hrc/2/hrctsel_tsel1, /0, /hrpwm/0/hrc/2/hrctsel_tsel0, /0, /hrpwm/0/hrc/2/hrcgsel_s0m, /0, /hrpwm/0/hrc/2/hrcgsel_s1m, /0, /hrpwm/0/hrc/2/hrcgsel_c1m, /0, /hrpwm/0/hrc/2/hrcgsel_c0m, /0, /hrpwm/0/hrc/2/hrcgsel_c0ss, /0, /hrpwm/0/hrc/2/hrcgsel_c1ss, /0, /hrpwm/0/hrc/2/hrcgsel_c1cs, /0, /hrpwm/0/hrc/2/hrcgsel_c0cs, /0, /hrpwm/0/csg/0/csgcc_ibs, /0, /hrpwm/0/csg/0/csgplc_ipls, /0, /hrpwm/0/csg/0/csgdci_stris, /0, /hrpwm/0/csg/0/csgdci_stpis, /0, /hrpwm/0/csg/0/csgdci_stis, /0, /hrpwm/0/csg/0/csgdci_svis, /0, /hrpwm/0/csg/0/csgdci_trgis, /0, /hrpwm/0/csg/0/csgdci_scs, /0, /hrpwm/0/csg/0/csgsrs_vls1s, /0, /hrpwm/0/csg/0/csgsrs_csls, /0, /hrpwm/0/csg/0/csgsrs_trls, /0, /hrpwm/0/csg/0/csgsrs_vls2s, /0, /hrpwm/0/csg/0/csgsrs_stls, /0, /hrpwm/0/csg/0/csgsrs_ssls, /0, /hrpwm/0/csg/0/csgsrs_crfls, /0, /hrpwm/0/hrc/1/hrctsel_tsel1, /0, /hrpwm/0/hrc/1/hrctsel_tsel0, /0, /hrpwm/0/hrc/1/hrcgsel_s0m, /0, /hrpwm/0/hrc/1/hrcgsel_s1m, /0, /hrpwm/0/hrc/1/hrcgsel_c1m, /0, /hrpwm/0/hrc/1/hrcgsel_c0m, /0, /hrpwm/0/hrc/1/hrcgsel_c0ss, /0, /hrpwm/0/hrc/1/hrcgsel_c1ss, /0, /hrpwm/0/hrc/1/hrcgsel_c1cs, /0, /hrpwm/0/hrc/1/hrcgsel_c0cs, /0, /hrpwm/0/hrc/0/hrctsel_tsel1, /0, /hrpwm/0/hrc/0/hrctsel_tsel0, /0, /hrpwm/0/hrc/0/hrcgsel_s0m, /0, /hrpwm/0/hrc/0/hrcgsel_s1m, /0, /hrpwm/0/hrc/0/hrcgsel_c1m, /0, /hrpwm/0/hrc/0/hrcgsel_c0m, /0, /hrpwm/0/hrc/0/hrcgsel_c0ss, /0, /hrpwm/0/hrc/0/hrcgsel_c1ss, /0, /hrpwm/0/hrc/0/hrcgsel_c1cs, /0, /hrpwm/0/hrc/0/hrcgsel_c0cs, /0, /hrpwm/0/csg/2/csgcc_ibs, /0, /hrpwm/0/csg/2/csgplc_ipls, /0, /hrpwm/0/csg/2/csgdci_stris, /0, /hrpwm/0/csg/2/csgdci_stpis, /0, /hrpwm/0/csg/2/csgdci_stis, /0, /hrpwm/0/csg/2/csgdci_svis, /0, /hrpwm/0/csg/2/csgdci_trgis, /0, /hrpwm/0/csg/2/csgdci_scs, /0, /hrpwm/0/csg/2/csgsrs_vls1s, /0, /hrpwm/0/csg/2/csgsrs_csls, /0, /hrpwm/0/csg/2/csgsrs_trls, /0, /hrpwm/0/csg/2/csgsrs_vls2s, /0, /hrpwm/0/csg/2/csgsrs_stls, /0, /hrpwm/0/csg/2/csgsrs_ssls, /0, /hrpwm/0/csg/2/csgsrs_crfls, /0, /hrpwm/0/csg/1/csgcc_ibs, /0, /hrpwm/0/csg/1/csgplc_ipls, /0, /hrpwm/0/csg/1/csgdci_stris, /0, /hrpwm/0/csg/1/csgdci_stpis, /0, /hrpwm/0/csg/1/csgdci_stis, /0, /hrpwm/0/csg/1/csgdci_svis, /0, /hrpwm/0/csg/1/csgdci_trgis, /0, /hrpwm/0/csg/1/csgdci_scs, /0, /hrpwm/0/csg/1/csgsrs_vls1s, /0, /hrpwm/0/csg/1/csgsrs_csls, /0, /hrpwm/0/csg/1/csgsrs_trls, /0, /hrpwm/0/csg/1/csgsrs_vls2s, /0, /hrpwm/0/csg/1/csgsrs_stls, /0, /hrpwm/0/csg/1/csgsrs_ssls, /0, /hrpwm/0/csg/1/csgsrs_crfls, /0, /cpu/0/nvic/interrupt/100/iser_setena, /0, /cpu/0/nvic/interrupt/101/iser_setena, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/110/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/34/iser_setena, /0, /cpu/0/nvic/interrupt/35/iser_setena, /0, /cpu/0/nvic/interrupt/36/iser_setena, /0, /cpu/0/nvic/interrupt/37/iser_setena, /0, /cpu/0/nvic/interrupt/38/iser_setena, /0, /cpu/0/nvic/interrupt/39/iser_setena, /0, /cpu/0/nvic/interrupt/40/iser_setena, /0, /cpu/0/nvic/interrupt/41/iser_setena, /0, /cpu/0/nvic/interrupt/52/iser_setena, /0, /cpu/0/nvic/interrupt/53/iser_setena, /0, /cpu/0/nvic/interrupt/54/iser_setena, /0, /cpu/0/nvic/interrupt/55/iser_setena, /0, /cpu/0/nvic/interrupt/56/iser_setena, /0, /cpu/0/nvic/interrupt/57/iser_setena, /0, /cpu/0/nvic/interrupt/58/iser_setena, /0, /cpu/0/nvic/interrupt/59/iser_setena, /0, /cpu/0/nvic/interrupt/64/iser_setena, /0, /cpu/0/nvic/interrupt/65/iser_setena, /0, /cpu/0/nvic/interrupt/66/iser_setena, /0, /cpu/0/nvic/interrupt/67/iser_setena, /0, /cpu/0/nvic/interrupt/70/iser_setena, /0, /cpu/0/nvic/interrupt/71/iser_setena, /0, /cpu/0/nvic/interrupt/96/iser_setena, /0, /cpu/0/nvic/interrupt/97/iser_setena, /0, /cpu/0/nvic/interrupt/98/iser_setena, /0, /cpu/0/nvic/interrupt/99/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


Feb 23, 2022 12:10:58 AM java.util.logging.LogManager$RootLogger log
INFO: Start of solver :getSolution() : Wed Feb 23 00:10:58 GMT 2022


Feb 23, 2022 12:10:58 AM java.util.logging.LogManager$RootLogger log
INFO: 
timeout(solve_mapping_problem([ 
reserved([scu,0,clkctrl,0,pll],'clock_xmc4$01551378862$0'),
reserved([scu,0,clkctrl,0,sys],'clock_xmc4$01551375569$0'),
reserved([scu,0,clkctrl,0,cpu],'clock_xmc4$01551391222$0'),
reserved([scu,0,clkctrl,0,perbridge],'clock_xmc4$494804424$0'),
reserved([scu,0,clkctrl,0,ccu],'clock_xmc4$01551391625$0'),
reserved([scu,0,clkctrl,0,wdt],'clock_xmc4$01551372375$0'),
reserved([scu,0,clkctrl,0,usb],'clock_xmc4$01551373850$0'),
reserved([scu,0,pwrctrl,0,hibernate],'clock_xmc4$0778278092$0'),
reserved([scu,0,rtcclksel],'clock_xmc4$1142722683$0'),
reserved([scu,0,trap,0,sysoscwd],'clock_xmc4$1091210735$0'),
reserved([scu,0,trap,0,sysvcolock],'clock_xmc4$1586947406$0'),
reserved([scu,0,trap,0,usbvcolock],'clock_xmc4$0261647995$0'),
reserved([scu,0,trap,0,ulpwdg],'clock_xmc4$01047137491$0'),
reserved([cpu,0,exception,nmi],'cpu_ctrl_xmc4$01637679009$0'),
reserved([cpu,0,exception,hardfault],'cpu_ctrl_xmc4$0571328980$0'),
reserved([cpu,0,exception,memmanage],'cpu_ctrl_xmc4$1768468879$0'),
reserved([cpu,0,exception,busfault],'cpu_ctrl_xmc4$1763234541$0'),
reserved([cpu,0,exception,usagefault],'cpu_ctrl_xmc4$1814460844$0'),
reserved([cpu,0,debug],'cpu_ctrl_xmc4$1964564605$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614004$0'),
reserved([debug_port,_,pad,_],'cpu_ctrl_xmc4$01540614322$0'),
reserved([usic,_,channel,_],'spi_master$502965524$0'),
reserved([p,SPI_MASTER0sv0,pad,_],'spi_master$01389259346$0'),
reserved([p,_,pad,_],'spi_master$01389259345$0'),
reserved([p,_,pad,_],'spi_master$562750778$0'),
reserved([p,_,pad,_],'spi_master$454601686$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0799251154$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0799251216$0'),
reserved([devicepackage,0,_],'spi_master$01515434204$0'),
reserved([devicepackage,0,_],'spi_master$01515434203$0'),
reserved([devicepackage,0,_],'spi_master$946297476$0'),
reserved([devicepackage,0,_],'spi_master$1656703692$0'),
reserved([usic,_,channel,_],'spi_master$94141299$1'),
reserved([p,SPI_MASTER1sv0,pad,_],'spi_master$0427645329$1'),
reserved([p,_,pad,_],'spi_master$0427645328$1'),
reserved([p,_,pad,_],'spi_master$308014233$1'),
reserved([p,_,pad,_],'spi_master$01622607657$1'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0106149457$1'),
reserved([cpu,0,nvic,interrupt,_],'spi_master$0106149519$1'),
reserved([devicepackage,0,_],'spi_master$595856165$1'),
reserved([devicepackage,0,_],'spi_master$595856166$1'),
reserved([devicepackage,0,_],'spi_master$1971789475$1'),
reserved([devicepackage,0,_],'spi_master$2007503629$1'),
reserved([usic,_,channel,_],'spi_slave$01366864342$0'),
reserved([p,_,pad,_],'spi_slave$01333033692$0'),
reserved([p,_,pad,_],'spi_slave$1145447222$0'),
reserved([p,_,pad,_],'spi_slave$0403454326$0'),
reserved([p,_,pad,_],'spi_slave$125532735$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_slave$01881239066$0'),
reserved([cpu,0,nvic,interrupt,_],'spi_slave$01881239128$0'),
reserved([devicepackage,0,_],'spi_slave$1438010906$0'),
reserved([devicepackage,0,_],'spi_slave$912294912$0'),
reserved([devicepackage,0,_],'spi_slave$1074287872$0'),
reserved([devicepackage,0,_],'spi_slave$01073724151$0'),
reserved([usic,_,channel,_],'spi_config$02058167715$0'),
signal('clock_xmc4$494804424$0',fpb,'clock_xmc4$494804424$0$fpb'),
signal('clock_xmc4$01551391625$0',fccu,'clock_xmc4$01551391625$0$fccu'),
signal('cpu_ctrl_xmc4$01637679009$0',nmi_in,'cpu_ctrl_xmc4$01637679009$0$nmi_in'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tck,'cpu_ctrl_xmc4$1964564605$0$db_tck'),
signal('cpu_ctrl_xmc4$1964564605$0',db_tms,'cpu_ctrl_xmc4$1964564605$0$db_tms'),
signal('spi_master$502965524$0',dx0ins,'spi_master$502965524$0$dx0ins'),
signal('spi_master$502965524$0',dout0,'spi_master$502965524$0$dout0'),
signal('spi_master$502965524$0',dout1,'spi_master$502965524$0$dout1'),
signal('spi_master$502965524$0',dout2,'spi_master$502965524$0$dout2'),
signal('spi_master$502965524$0',dout3,'spi_master$502965524$0$dout3'),
signal('spi_master$01389259346$0',pad,'spi_master$01389259346$0$pad'),
signal('spi_master$01389259345$0',pad,'spi_master$01389259345$0$pad'),
signal('spi_master$562750778$0',pad,'spi_master$562750778$0$pad'),
signal('spi_master$502965524$0',sclkout,'spi_master$502965524$0$sclkout'),
signal('spi_master$502965524$0',SPI_MASTER0sv2,'spi_master$502965524$0$SPI_MASTER0sv2'),
signal('spi_master$454601686$0',pad,'spi_master$454601686$0$pad'),
signal('spi_master$502965524$0',protocol_specific_int,'spi_master$502965524$0$protocol_specific_int'),
signal('spi_master$502965524$0',standard_transmit_buffer_int,'spi_master$502965524$0$standard_transmit_buffer_int'),
signal('spi_master$502965524$0',standard_receive_buffer_int,'spi_master$502965524$0$standard_receive_buffer_int'),
signal('spi_master$502965524$0',alternate_receive_buffer_int,'spi_master$502965524$0$alternate_receive_buffer_int'),
signal('spi_master$0799251154$0',signal_in,'spi_master$0799251154$0$signal_in'),
signal('spi_master$0799251216$0',signal_in,'spi_master$0799251216$0$signal_in'),
signal('spi_master$01389259346$0',hw_o,'spi_master$01389259346$0$hw_o'),
signal('spi_master$01389259345$0',hw_o,'spi_master$01389259345$0$hw_o'),
signal('spi_master$01515434204$0',pin,'spi_master$01515434204$0$pin'),
signal('spi_master$01515434203$0',pin,'spi_master$01515434203$0$pin'),
signal('spi_master$946297476$0',pin,'spi_master$946297476$0$pin'),
signal('spi_master$1656703692$0',pin,'spi_master$1656703692$0$pin'),
signal('spi_master$94141299$1',dx0ins,'spi_master$94141299$1$dx0ins'),
signal('spi_master$94141299$1',dout0,'spi_master$94141299$1$dout0'),
signal('spi_master$94141299$1',dout1,'spi_master$94141299$1$dout1'),
signal('spi_master$94141299$1',dout2,'spi_master$94141299$1$dout2'),
signal('spi_master$94141299$1',dout3,'spi_master$94141299$1$dout3'),
signal('spi_master$0427645329$1',pad,'spi_master$0427645329$1$pad'),
signal('spi_master$0427645328$1',pad,'spi_master$0427645328$1$pad'),
signal('spi_master$308014233$1',pad,'spi_master$308014233$1$pad'),
signal('spi_master$94141299$1',sclkout,'spi_master$94141299$1$sclkout'),
signal('spi_master$94141299$1',SPI_MASTER1sv2,'spi_master$94141299$1$SPI_MASTER1sv2'),
signal('spi_master$01622607657$1',pad,'spi_master$01622607657$1$pad'),
signal('spi_master$94141299$1',protocol_specific_int,'spi_master$94141299$1$protocol_specific_int'),
signal('spi_master$94141299$1',standard_transmit_buffer_int,'spi_master$94141299$1$standard_transmit_buffer_int'),
signal('spi_master$94141299$1',standard_receive_buffer_int,'spi_master$94141299$1$standard_receive_buffer_int'),
signal('spi_master$94141299$1',alternate_receive_buffer_int,'spi_master$94141299$1$alternate_receive_buffer_int'),
signal('spi_master$0106149457$1',signal_in,'spi_master$0106149457$1$signal_in'),
signal('spi_master$0106149519$1',signal_in,'spi_master$0106149519$1$signal_in'),
signal('spi_master$0427645329$1',hw_o,'spi_master$0427645329$1$hw_o'),
signal('spi_master$0427645328$1',hw_o,'spi_master$0427645328$1$hw_o'),
signal('spi_master$595856165$1',pin,'spi_master$595856165$1$pin'),
signal('spi_master$595856166$1',pin,'spi_master$595856166$1$pin'),
signal('spi_master$1971789475$1',pin,'spi_master$1971789475$1$pin'),
signal('spi_master$2007503629$1',pin,'spi_master$2007503629$1$pin'),
signal('spi_slave$01366864342$0',dx0ins,'spi_slave$01366864342$0$dx0ins'),
signal('spi_slave$01366864342$0',dx1ins,'spi_slave$01366864342$0$dx1ins'),
signal('spi_slave$01366864342$0',dx2ins,'spi_slave$01366864342$0$dx2ins'),
signal('spi_slave$01366864342$0',dx3ins,'spi_slave$01366864342$0$dx3ins'),
signal('spi_slave$01366864342$0',dx4ins,'spi_slave$01366864342$0$dx4ins'),
signal('spi_slave$01366864342$0',dx5ins,'spi_slave$01366864342$0$dx5ins'),
signal('spi_slave$01366864342$0',dout0,'spi_slave$01366864342$0$dout0'),
signal('spi_slave$01366864342$0',dout1,'spi_slave$01366864342$0$dout1'),
signal('spi_slave$1145447222$0',pad,'spi_slave$1145447222$0$pad'),
signal('spi_slave$01333033692$0',pad,'spi_slave$01333033692$0$pad'),
signal('spi_slave$0403454326$0',pad,'spi_slave$0403454326$0$pad'),
signal('spi_slave$125532735$0',pad,'spi_slave$125532735$0$pad'),
signal('spi_slave$01366864342$0',protocol_specific_int,'spi_slave$01366864342$0$protocol_specific_int'),
signal('spi_slave$01366864342$0',standard_transmit_buffer_int,'spi_slave$01366864342$0$standard_transmit_buffer_int'),
signal('spi_slave$01366864342$0',standard_receive_buffer_int,'spi_slave$01366864342$0$standard_receive_buffer_int'),
signal('spi_slave$01366864342$0',alternate_receive_buffer_int,'spi_slave$01366864342$0$alternate_receive_buffer_int'),
signal('spi_slave$01881239066$0',signal_in,'spi_slave$01881239066$0$signal_in'),
signal('spi_slave$01881239128$0',signal_in,'spi_slave$01881239128$0$signal_in'),
signal('spi_slave$1438010906$0',pin,'spi_slave$1438010906$0$pin'),
signal('spi_slave$912294912$0',pin,'spi_slave$912294912$0$pin'),
signal('spi_slave$1074287872$0',pin,'spi_slave$1074287872$0$pin'),
signal('spi_slave$01073724151$0',pin,'spi_slave$01073724151$0$pin'),
signal('spi_config$02058167715$0',dx0ins,'spi_config$02058167715$0$dx0ins'),
signal('spi_config$02058167715$0',dout0,'spi_config$02058167715$0$dout0'),
signal('spi_config$02058167715$0',sclkout,'spi_config$02058167715$0$sclkout'),
signal('spi_config$02058167715$0',SPI_CONFIG0sv0,'spi_config$02058167715$0$SPI_CONFIG0sv0'),
signal('spi_config$02058167715$0',transmit_buffer_int,'spi_config$02058167715$0$transmit_buffer_int'),
signal('spi_config$02058167715$0',standard_receive_int,'spi_config$02058167715$0$standard_receive_int'),
signal('spi_config$02058167715$0',transmit_shift_int,'spi_config$02058167715$0$transmit_shift_int'),
signal('spi_config$02058167715$0',receive_start_int,'spi_config$02058167715$0$receive_start_int'),
signal('spi_config$02058167715$0',alternate_receive_int,'spi_config$02058167715$0$alternate_receive_int'),
signal('spi_config$02058167715$0',protocol_specific_int,'spi_config$02058167715$0$protocol_specific_int'),
connected('spi_master$01515434204$0$pin','spi_master$01389259346$0$pad',1),
connected('spi_master$01515434203$0$pin','spi_master$01389259345$0$pad',1),
connected('spi_master$946297476$0$pin','spi_master$562750778$0$pad',1),
connected('spi_master$1656703692$0$pin','spi_master$454601686$0$pad',1),
connected('spi_master$502965524$0$dout0','spi_master$01389259346$0$pad',1),
connected('spi_master$502965524$0$alternate_receive_buffer_int','spi_master$0799251216$0$signal_in',1),
connected('spi_master$502965524$0$standard_receive_buffer_int','spi_master$0799251216$0$signal_in',1),
connected('spi_master$502965524$0$standard_transmit_buffer_int','spi_master$0799251154$0$signal_in',1),
connected('spi_master$01389259346$0$pad','spi_master$01515434204$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$01515434203$0$pin',1),
connected('spi_master$01389259345$0$pad','spi_master$502965524$0$dx0ins',1),
connected('spi_master$562750778$0$pad','spi_master$946297476$0$pin',1),
connected('spi_master$502965524$0$sclkout','spi_master$562750778$0$pad',1),
connected('spi_master$454601686$0$pad','spi_master$1656703692$0$pin',1),
connected('spi_master$502965524$0$SPI_MASTER0sv2','spi_master$454601686$0$pad',1),
connected('spi_master$595856165$1$pin','spi_master$0427645329$1$pad',1),
connected('spi_master$595856166$1$pin','spi_master$0427645328$1$pad',1),
connected('spi_master$1971789475$1$pin','spi_master$308014233$1$pad',1),
connected('spi_master$2007503629$1$pin','spi_master$01622607657$1$pad',1),
connected('spi_master$94141299$1$dout0','spi_master$0427645329$1$pad',1),
connected('spi_master$94141299$1$alternate_receive_buffer_int','spi_master$0106149519$1$signal_in',1),
connected('spi_master$94141299$1$standard_receive_buffer_int','spi_master$0106149519$1$signal_in',1),
connected('spi_master$94141299$1$standard_transmit_buffer_int','spi_master$0106149457$1$signal_in',1),
connected('spi_master$0427645329$1$pad','spi_master$595856165$1$pin',1),
connected('spi_master$0427645328$1$pad','spi_master$595856166$1$pin',1),
connected('spi_master$0427645328$1$pad','spi_master$94141299$1$dx0ins',1),
connected('spi_master$308014233$1$pad','spi_master$1971789475$1$pin',1),
connected('spi_master$94141299$1$sclkout','spi_master$308014233$1$pad',1),
connected('spi_master$01622607657$1$pad','spi_master$2007503629$1$pin',1),
connected('spi_master$94141299$1$SPI_MASTER1sv2','spi_master$01622607657$1$pad',1),
connected('spi_slave$912294912$0$pin','spi_slave$1145447222$0$pad',1),
connected('spi_slave$1438010906$0$pin','spi_slave$01333033692$0$pad',1),
connected('spi_slave$1074287872$0$pin','spi_slave$0403454326$0$pad',1),
connected('spi_slave$01073724151$0$pin','spi_slave$125532735$0$pad',1),
connected('spi_slave$01366864342$0$dout0','spi_slave$1145447222$0$pad',1),
connected('spi_slave$01366864342$0$alternate_receive_buffer_int','spi_slave$01881239128$0$signal_in',1),
connected('spi_slave$01366864342$0$standard_receive_buffer_int','spi_slave$01881239128$0$signal_in',1),
connected('spi_slave$01366864342$0$standard_transmit_buffer_int','spi_slave$01881239066$0$signal_in',1),
connected('spi_slave$1145447222$0$pad','spi_slave$912294912$0$pin',1),
connected('spi_slave$01333033692$0$pad','spi_slave$1438010906$0$pin',1),
connected('spi_slave$01333033692$0$pad','spi_slave$01366864342$0$dx0ins',1),
connected('spi_slave$0403454326$0$pad','spi_slave$1074287872$0$pin',1),
connected('spi_slave$0403454326$0$pad','spi_slave$01366864342$0$dx1ins',1),
connected('spi_slave$125532735$0$pad','spi_slave$01073724151$0$pin',1),
connected('spi_slave$125532735$0$pad','spi_slave$01366864342$0$dx2ins',1),
rg_constraint_property_value('spi_master$01389259345$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER0sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$01389259346$0', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_master$94141299$1',ccr_hpcen,0),
register_value('spi_master$94141299$1',tbctr_size,4),
register_value('spi_master$94141299$1',rbctr_size,4),
register_value('spi_master$502965524$0',ccr_hpcen,0),
register_value('spi_master$502965524$0',tbctr_size,4),
register_value('spi_master$502965524$0',rbctr_size,4),
rg_constraint_property_value('spi_master$562750778$0', speed_class of rg_property, ['A1','A1+','A2']),
uri_element_range(SPI_MASTER1sv0,[0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 14, 15]),
rg_constraint_property_value('spi_master$0427645329$1', speed_class of rg_property, ['A1','A1+','A2']),
register_value('spi_slave$01366864342$0',ccr_hpcen,0),
register_value('spi_slave$01366864342$0',tbctr_size,4),
register_value('spi_slave$01366864342$0',rbctr_size,4),
uri_element_range(SPI_MASTER0sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(SPI_CONFIG0sv0,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
uri_element_range(SPI_MASTER1sv2,[selo0, selo1, selo2, selo3, selo4, selo5, selo6, selo7]),
rg_constraint_property_value('spi_master$0427645328$1', speed_class of rg_property, ['A1','A1+','A2']),
rg_constraint_property_value('spi_master$308014233$1', speed_class of rg_property, ['A1','A1+','A2'])
 ],Vars,Regs,Appslocalvars),15,writeln(timeout),all_solution, Timer, Due, Remainder).



Feb 23, 2022 12:10:59 AM java.util.logging.LogManager$RootLogger log
INFO: 
End of solver : getSolution() :  Difference in ms 444


Feb 23, 2022 12:10:59 AM java.util.logging.LogManager$RootLogger log
INFO: [/scu/0/trap/0/ulpwdg, /clock_xmc4$01047137491$0, /scu/0/clkctrl/0/wdt, /clock_xmc4$01551372375$0, /scu/0/clkctrl/0/usb, /clock_xmc4$01551373850$0, /scu/0/clkctrl/0/sys, /clock_xmc4$01551375569$0, /scu/0/clkctrl/0/pll, /clock_xmc4$01551378862$0, /scu/0/clkctrl/0/cpu, /clock_xmc4$01551391222$0, /scu/0/clkctrl/0/ccu, /clock_xmc4$01551391625$0, /scu/0/trap/0/usbvcolock, /clock_xmc4$0261647995$0, /scu/0/pwrctrl/0/hibernate, /clock_xmc4$0778278092$0, /scu/0/trap/0/sysoscwd, /clock_xmc4$1091210735$0, /scu/0/rtcclksel, /clock_xmc4$1142722683$0, /scu/0/trap/0/sysvcolock, /clock_xmc4$1586947406$0, /scu/0/clkctrl/0/perbridge, /clock_xmc4$494804424$0, /debug_port/0/pad/0, /cpu_ctrl_xmc4$01540614004$0, /debug_port/0/pad/1, /cpu_ctrl_xmc4$01540614322$0, /cpu/0/exception/nmi, /cpu_ctrl_xmc4$01637679009$0, /cpu/0/exception/hardfault, /cpu_ctrl_xmc4$0571328980$0, /cpu/0/exception/busfault, /cpu_ctrl_xmc4$1763234541$0, /cpu/0/exception/memmanage, /cpu_ctrl_xmc4$1768468879$0, /cpu/0/exception/usagefault, /cpu_ctrl_xmc4$1814460844$0, /cpu/0/debug, /cpu_ctrl_xmc4$1964564605$0, /usic/0/channel/1, /spi_config$02058167715$0, /cpu/0/nvic/interrupt/93, /spi_master$0106149457$1, /cpu/0/nvic/interrupt/91, /spi_master$0106149519$1, /p/1/pad/4, /spi_master$01389259345$0, /p/1/pad/5, /spi_master$01389259346$0, /devicepackage/0/48, /spi_master$01515434203$0, /devicepackage/0/47, /spi_master$01515434204$0, /p/0/pad/2, /spi_master$01622607657$1, /p/0/pad/0, /spi_master$0427645328$1, /p/1/pad/9, /spi_master$0427645329$1, /cpu/0/nvic/interrupt/87, /spi_master$0799251154$0, /cpu/0/nvic/interrupt/89, /spi_master$0799251216$0, /devicepackage/0/54, /spi_master$1656703692$0, /devicepackage/0/3, /spi_master$1971789475$1, /devicepackage/0/64, /spi_master$2007503629$1, /p/0/pad/10, /spi_master$308014233$1, /p/1/pad/8, /spi_master$454601686$0, /usic/0/channel/0, /spi_master$502965524$0, /p/1/pad/1, /spi_master$562750778$0, /devicepackage/0/53, /spi_master$595856165$1, /devicepackage/0/2, /spi_master$595856166$1, /usic/1/channel/1, /spi_master$94141299$1, /devicepackage/0/51, /spi_master$946297476$0, /devicepackage/0/60, /spi_slave$01073724151$0, /p/2/pad/15, /spi_slave$01333033692$0, /usic/1/channel/0, /spi_slave$01366864342$0, /cpu/0/nvic/interrupt/92, /spi_slave$01881239066$0, /cpu/0/nvic/interrupt/90, /spi_slave$01881239128$0, /p/0/pad/11, /spi_slave$0403454326$0, /devicepackage/0/59, /spi_slave$1074287872$0, /p/1/pad/15, /spi_slave$1145447222$0, /p/0/pad/6, /spi_slave$125532735$0, /devicepackage/0/25, /spi_slave$1438010906$0, /devicepackage/0/46, /spi_slave$912294912$0]


Feb 23, 2022 12:10:59 AM java.util.logging.LogManager$RootLogger log
INFO: [/hcu_port/0/pad/0/hdcr_hibioxsel_oe, /1, /hcu_port/0/pad/0/hdcr_hibioxsel_pcr, /0, /posif/0/posif/hsc_qd/pflge_dire, /0, /posif/0/posif/hsc_qd/pflge_dirsel, /0, /posif/0/posif/hsc_qd/pflge_ewhe, /0, /posif/0/posif/hsc_qd/pflge_whesel, /0, /posif/0/posif/hsc_qd/pflge_cnte, /0, /posif/0/posif/hsc_qd/pflge_cntsel, /0, /posif/0/posif/hsc_qd/pflge_eche, /0, /posif/0/posif/hsc_qd/pflge_chesel, /0, /posif/0/posif/hsc_qd/pflge_pclke, /0, /posif/0/posif/hsc_qd/pflge_pclsel, /0, /posif/0/posif/hsc_qd/pflge_erre, /0, /posif/0/posif/hsc_qd/pflge_errsel, /0, /posif/0/posif/hsc_qd/pflge_ehie, /0, /posif/0/posif/hsc_qd/pflge_hiesel, /0, /posif/0/posif/hsc_qd/pflge_indxe, /0, /posif/0/posif/hsc_qd/pflge_indsel, /0, /posif/0/posif/hsc_qd/pconf_insel2, /0, /posif/0/posif/hsc_qd/pconf_insel1, /0, /posif/0/posif/hsc_qd/pconf_insel0, /0, /posif/0/posif/hsc_qd/pconf_dsel, /0, /posif/0/posif/hsc_qd/pconf_ewis, /0, /posif/0/posif/mcm/pflge_emst, /0, /posif/0/posif/mcm/pflge_mstsel, /0, /posif/0/posif/mcm/pconf_msets, /0, /posif/0/posif/mcm/pconf_msyns, /0, /eru/1/ers_etl/1/exisel_exsxb, /0, /eru/1/ers_etl/1/exisel_exsxa, /0, /eru/1/ers_etl/1/exicon_pe, /0, /eru/1/ers_etl/1/exicon_ocs, /0, /eru/1/ers_etl/0/exisel_exsxb, /0, /eru/1/ers_etl/0/exisel_exsxa, /0, /eru/1/ers_etl/0/exicon_pe, /0, /eru/1/ers_etl/0/exicon_ocs, /0, /eru/1/ogu/0/exocon_iss, /0, /eru/1/ogu/0/exocon_ipen1, /0, /eru/1/ogu/0/exocon_ipen2, /0, /eru/1/ogu/0/exocon_ipen0, /0, /eru/1/ogu/0/exocon_ipen3, /0, /eru/1/ogu/3/exocon_iss, /0, /eru/1/ogu/3/exocon_ipen1, /0, /eru/1/ogu/3/exocon_ipen2, /0, /eru/1/ogu/3/exocon_ipen0, /0, /eru/1/ogu/3/exocon_ipen3, /0, /eru/1/ogu/2/exocon_iss, /0, /eru/1/ogu/2/exocon_ipen1, /0, /eru/1/ogu/2/exocon_ipen2, /0, /eru/1/ogu/2/exocon_ipen0, /0, /eru/1/ogu/2/exocon_ipen3, /0, /eru/1/ogu/1/exocon_iss, /0, /eru/1/ogu/1/exocon_ipen1, /0, /eru/1/ogu/1/exocon_ipen2, /0, /eru/1/ogu/1/exocon_ipen0, /0, /eru/1/ogu/1/exocon_ipen3, /0, /eru/1/ers_etl/3/exisel_exsxb, /0, /eru/1/ers_etl/3/exisel_exsxa, /0, /eru/1/ers_etl/3/exicon_pe, /0, /eru/1/ers_etl/3/exicon_ocs, /0, /eru/1/ers_etl/2/exisel_exsxb, /0, /eru/1/ers_etl/2/exisel_exsxa, /0, /eru/1/ers_etl/2/exicon_pe, /0, /eru/1/ers_etl/2/exicon_ocs, /0, /dac/0/slice/1/cfg1_trigsel, /0, /dac/0/slice/0/cfg1_trigsel, /0, /eru/0/ers_etl/3/exisel_exsxb, /0, /eru/0/ers_etl/3/exisel_exsxa, /0, /eru/0/ers_etl/3/exicon_pe, /0, /eru/0/ers_etl/3/exicon_ocs, /0, /eru/0/ogu/3/exocon_iss, /0, /eru/0/ogu/3/exocon_ipen1, /0, /eru/0/ogu/3/exocon_ipen2, /0, /eru/0/ogu/3/exocon_ipen0, /0, /eru/0/ogu/3/exocon_ipen3, /0, /eru/0/ogu/2/exocon_iss, /0, /eru/0/ogu/2/exocon_ipen1, /0, /eru/0/ogu/2/exocon_ipen2, /0, /eru/0/ogu/2/exocon_ipen0, /0, /eru/0/ogu/2/exocon_ipen3, /0, /eru/0/ogu/0/exocon_iss, /0, /eru/0/ogu/0/exocon_ipen1, /0, /eru/0/ogu/0/exocon_ipen2, /0, /eru/0/ogu/0/exocon_ipen0, /0, /eru/0/ogu/0/exocon_ipen3, /0, /eru/0/ers_etl/0/exisel_exsxb, /0, /eru/0/ers_etl/0/exisel_exsxa, /0, /eru/0/ers_etl/0/exicon_pe, /0, /eru/0/ers_etl/0/exicon_ocs, /0, /eru/0/ogu/1/exocon_iss, /0, /eru/0/ogu/1/exocon_ipen1, /0, /eru/0/ogu/1/exocon_ipen2, /0, /eru/0/ogu/1/exocon_ipen0, /0, /eru/0/ogu/1/exocon_ipen3, /0, /eru/0/ers_etl/1/exisel_exsxb, /0, /eru/0/ers_etl/1/exisel_exsxa, /0, /eru/0/ers_etl/1/exicon_pe, /0, /eru/0/ers_etl/1/exicon_ocs, /0, /eru/0/ers_etl/2/exisel_exsxb, /0, /eru/0/ers_etl/2/exisel_exsxa, /0, /eru/0/ers_etl/2/exicon_pe, /0, /eru/0/ers_etl/2/exicon_ocs, /0, /p/1/pad/1/iocr_pcr, /2, /p/1/pad/1/iocr_oe, /1, /p/1/pad/1/hwsel_hw, /0, /p/1/pad/0/iocr_pcr, /0, /p/1/pad/0/iocr_oe, /0, /p/1/pad/0/hwsel_hw, /0, /p/1/pad/5/iocr_pcr, /2, /p/1/pad/5/iocr_oe, /1, /p/1/pad/5/hwsel_hw, /0, /p/1/pad/4/iocr_pcr, /0, /p/1/pad/4/iocr_oe, /0, /p/1/pad/4/hwsel_hw, /0, /p/1/pad/3/iocr_pcr, /0, /p/1/pad/3/iocr_oe, /0, /p/1/pad/3/hwsel_hw, /0, /p/1/pad/2/iocr_pcr, /0, /p/1/pad/2/iocr_oe, /0, /p/1/pad/2/hwsel_hw, /0, /p/1/pad/9/iocr_pcr, /4, /p/1/pad/9/iocr_oe, /1, /p/1/pad/9/hwsel_hw, /0, /p/1/pad/8/iocr_pcr, /2, /p/1/pad/8/iocr_oe, /1, /p/1/pad/8/hwsel_hw, /0, /p/1/pad/7/iocr_pcr, /0, /p/1/pad/7/iocr_oe, /0, /p/1/pad/7/hwsel_hw, /0, /p/1/pad/15/iocr_pcr, /4, /p/1/pad/15/iocr_oe, /1, /p/1/pad/15/hwsel_hw, /0, /p/14/pad/0/iocr_oe, /0, /p/14/pad/0/pdisc_pdis, /1, /p/14/pad/14/iocr_oe, /0, /p/14/pad/14/pdisc_pdis, /1, /p/14/pad/3/iocr_oe, /0, /p/14/pad/3/pdisc_pdis, /1, /p/14/pad/7/iocr_oe, /0, /p/14/pad/7/pdisc_pdis, /1, /p/14/pad/6/iocr_oe, /0, /p/14/pad/6/pdisc_pdis, /1, /p/14/pad/5/iocr_oe, /0, /p/14/pad/5/pdisc_pdis, /1, /p/14/pad/4/iocr_oe, /0, /p/14/pad/4/pdisc_pdis, /1, /p/14/pad/9/iocr_oe, /0, /p/14/pad/9/pdisc_pdis, /1, /p/14/pad/8/iocr_oe, /0, /p/14/pad/8/pdisc_pdis, /1, /p/3/pad/0/iocr_pcr, /0, /p/3/pad/0/iocr_oe, /0, /p/3/pad/0/hwsel_hw, /0, /p/2/pad/2/iocr_pcr, /0, /p/2/pad/2/iocr_oe, /0, /p/2/pad/2/hwsel_hw, /0, /p/2/pad/1/iocr_pcr, /0, /p/2/pad/1/iocr_oe, /0, /p/2/pad/1/hwsel_hw, /1, /p/2/pad/4/iocr_pcr, /0, /p/2/pad/4/iocr_oe, /0, /p/2/pad/4/hwsel_hw, /0, /p/2/pad/3/iocr_pcr, /0, /p/2/pad/3/iocr_oe, /0, /p/2/pad/3/hwsel_hw, /0, /p/2/pad/0/iocr_pcr, /0, /p/2/pad/0/iocr_oe, /0, /p/2/pad/0/hwsel_hw, /0, /p/2/pad/9/iocr_pcr, /0, /p/2/pad/9/iocr_oe, /0, /p/2/pad/9/hwsel_hw, /0, /p/2/pad/6/iocr_pcr, /0, /p/2/pad/6/iocr_oe, /0, /p/2/pad/6/hwsel_hw, /0, /p/2/pad/5/iocr_pcr, /0, /p/2/pad/5/iocr_oe, /0, /p/2/pad/5/hwsel_hw, /0, /p/2/pad/8/iocr_pcr, /0, /p/2/pad/8/iocr_oe, /0, /p/2/pad/8/hwsel_hw, /0, /p/2/pad/15/iocr_pcr, /0, /p/2/pad/15/iocr_oe, /0, /p/2/pad/15/hwsel_hw, /0, /p/2/pad/14/iocr_pcr, /0, /p/2/pad/14/iocr_oe, /0, /p/2/pad/14/hwsel_hw, /0, /p/2/pad/7/iocr_pcr, /0, /p/2/pad/7/iocr_oe, /0, /p/2/pad/7/hwsel_hw, /0, /p/0/pad/1/iocr_pcr, /0, /p/0/pad/1/iocr_oe, /0, /p/0/pad/1/hwsel_hw, /0, /p/0/pad/2/iocr_pcr, /2, /p/0/pad/2/iocr_oe, /1, /p/0/pad/2/hwsel_hw, /0, /p/0/pad/0/iocr_pcr, /0, /p/0/pad/0/iocr_oe, /0, /p/0/pad/0/hwsel_hw, /0, /p/0/pad/5/iocr_pcr, /0, /p/0/pad/5/iocr_oe, /0, /p/0/pad/5/hwsel_hw, /0, /p/0/pad/6/iocr_pcr, /0, /p/0/pad/6/iocr_oe, /0, /p/0/pad/6/hwsel_hw, /0, /p/0/pad/3/iocr_pcr, /0, /p/0/pad/3/iocr_oe, /0, /p/0/pad/3/hwsel_hw, /0, /p/0/pad/4/iocr_pcr, /0, /p/0/pad/4/iocr_oe, /0, /p/0/pad/4/hwsel_hw, /0, /p/0/pad/9/iocr_pcr, /0, /p/0/pad/9/iocr_oe, /0, /p/0/pad/9/hwsel_hw, /0, /p/0/pad/7/iocr_pcr, /0, /p/0/pad/7/iocr_oe, /0, /p/0/pad/7/hwsel_hw, /1, /p/0/pad/8/iocr_pcr, /0, /p/0/pad/8/iocr_oe, /0, /p/0/pad/8/hwsel_hw, /1, /p/0/pad/10/iocr_pcr, /2, /p/0/pad/10/iocr_oe, /1, /p/0/pad/10/hwsel_hw, /0, /p/0/pad/11/iocr_pcr, /0, /p/0/pad/11/iocr_oe, /0, /p/0/pad/11/hwsel_hw, /0, /dlr/0/ch/2/srsel_rs, /0, /dlr/0/ch/3/srsel_rs, /0, /dlr/0/ch/0/srsel_rs, /0, /dlr/0/ch/1/srsel_rs, /0, /dlr/0/ch/6/srsel_rs, /0, /dlr/0/ch/7/srsel_rs, /0, /dlr/0/ch/4/srsel_rs, /0, /dlr/0/ch/5/srsel_rs, /0, /ccu4/1/cc4/3/ins_ev0is, /0, /ccu4/1/cc4/3/ins_ev1is, /0, /ccu4/1/cc4/3/ins_ev2is, /0, /ccu4/1/cc4/3/srs_e1sr, /0, /ccu4/1/cc4/3/srs_e2sr, /0, /ccu4/1/cc4/3/srs_e0sr, /0, /ccu4/1/cc4/3/cmc_tce, /0, /ccu4/1/cc4/3/srs_cmsr, /0, /ccu4/1/cc4/3/srs_posr, /0, /ccu4/1/cc4/1/ins_ev0is, /0, /ccu4/1/cc4/1/ins_ev1is, /0, /ccu4/1/cc4/1/ins_ev2is, /0, /ccu4/1/cc4/1/srs_e1sr, /0, /ccu4/1/cc4/1/srs_e2sr, /0, /ccu4/1/cc4/1/srs_e0sr, /0, /ccu4/1/cc4/1/cmc_tce, /0, /ccu4/1/cc4/1/srs_cmsr, /0, /ccu4/1/cc4/1/srs_posr, /0, /ccu4/1/cc4/2/ins_ev0is, /0, /ccu4/1/cc4/2/ins_ev1is, /0, /ccu4/1/cc4/2/ins_ev2is, /0, /ccu4/1/cc4/2/srs_e1sr, /0, /ccu4/1/cc4/2/srs_e2sr, /0, /ccu4/1/cc4/2/srs_e0sr, /0, /ccu4/1/cc4/2/cmc_tce, /0, /ccu4/1/cc4/2/srs_cmsr, /0, /ccu4/1/cc4/2/srs_posr, /0, /ccu4/1/global/gctrl_pcis, /0, /ccu4/1/cc4/0/ins_ev0is, /0, /ccu4/1/cc4/0/ins_ev1is, /0, /ccu4/1/cc4/0/ins_ev2is, /0, /ccu4/1/cc4/0/srs_e1sr, /0, /ccu4/1/cc4/0/srs_e2sr, /0, /ccu4/1/cc4/0/srs_e0sr, /0, /ccu4/1/cc4/0/srs_cmsr, /0, /ccu4/1/cc4/0/srs_posr, /0, /dma8/0/ch_adv/0/cfgh_src_per, /0, /dma8/0/ch_adv/0/cfgh_dest_per, /0, /dma8/0/ch_adv/1/cfgh_src_per, /0, /dma8/0/ch_adv/1/cfgh_dest_per, /0, /dma8/0/ch/5/cfgh_src_per, /0, /dma8/0/ch/5/cfgh_dest_per, /0, /dma8/0/ch/4/cfgh_src_per, /0, /dma8/0/ch/4/cfgh_dest_per, /0, /dma8/0/ch/3/cfgh_src_per, /0, /dma8/0/ch/3/cfgh_dest_per, /0, /dma8/0/ch/2/cfgh_src_per, /0, /dma8/0/ch/2/cfgh_dest_per, /0, /dma8/0/ch/6/cfgh_src_per, /0, /dma8/0/ch/6/cfgh_dest_per, /0, /dma8/0/ch/7/cfgh_src_per, /0, /dma8/0/ch/7/cfgh_dest_per, /0, /ccu4/0/global/gctrl_pcis, /0, /ccu4/0/cc4/1/ins_ev0is, /0, /ccu4/0/cc4/1/ins_ev1is, /0, /ccu4/0/cc4/1/ins_ev2is, /0, /ccu4/0/cc4/1/srs_e1sr, /0, /ccu4/0/cc4/1/srs_e2sr, /0, /ccu4/0/cc4/1/srs_e0sr, /0, /ccu4/0/cc4/1/cmc_tce, /0, /ccu4/0/cc4/1/srs_cmsr, /0, /ccu4/0/cc4/1/srs_posr, /0, /ccu4/0/cc4/0/ins_ev0is, /0, /ccu4/0/cc4/0/ins_ev1is, /0, /ccu4/0/cc4/0/ins_ev2is, /0, /ccu4/0/cc4/0/srs_e1sr, /0, /ccu4/0/cc4/0/srs_e2sr, /0, /ccu4/0/cc4/0/srs_e0sr, /0, /ccu4/0/cc4/0/srs_cmsr, /0, /ccu4/0/cc4/0/srs_posr, /0, /ccu4/0/cc4/3/ins_ev0is, /0, /ccu4/0/cc4/3/ins_ev1is, /0, /ccu4/0/cc4/3/ins_ev2is, /0, /ccu4/0/cc4/3/srs_e1sr, /0, /ccu4/0/cc4/3/srs_e2sr, /0, /ccu4/0/cc4/3/srs_e0sr, /0, /ccu4/0/cc4/3/cmc_tce, /0, /ccu4/0/cc4/3/srs_cmsr, /0, /ccu4/0/cc4/3/srs_posr, /0, /ccu4/0/cc4/2/ins_ev0is, /0, /ccu4/0/cc4/2/ins_ev1is, /0, /ccu4/0/cc4/2/ins_ev2is, /0, /ccu4/0/cc4/2/srs_e1sr, /0, /ccu4/0/cc4/2/srs_e2sr, /0, /ccu4/0/cc4/2/srs_e0sr, /0, /ccu4/0/cc4/2/cmc_tce, /0, /ccu4/0/cc4/2/srs_cmsr, /0, /ccu4/0/cc4/2/srs_posr, /0, /usic/1/channel/0/dx0cr_dsel, /2, /usic/1/channel/0/ccr_hpcen, /0, /usic/1/channel/0/dx2cr_dsel, /0, /usic/1/channel/0/dx4cr_dsel, /0, /usic/1/channel/0/dx3cr_dsel, /0, /usic/1/channel/0/dx1cr_dsel, /0, /usic/1/channel/0/dx5cr_dsel, /0, /usic/1/channel/0/rbctr_srbien, /1, /usic/1/channel/0/rbctr_srbinp, /0, /usic/1/channel/0/ccr_aien, /0, /usic/1/channel/0/inpr_ainp, /0, /usic/1/channel/0/ccr_brgien, /0, /usic/1/channel/0/inpr_pinp, /2, /usic/1/channel/0/rbctr_rberien, /0, /usic/1/channel/0/rbctr_arbinp, /0, /usic/1/channel/0/ccr_tsien, /0, /usic/1/channel/0/inpr_tsinp, /0, /usic/1/channel/0/rbctr_arbien, /1, /usic/1/channel/0/tbctr_tberien, /0, /usic/1/channel/0/tbctr_atbinp, /0, /usic/1/channel/0/ccr_tbien, /0, /usic/1/channel/0/inpr_tbinp, /0, /usic/1/channel/0/ccr_rsien, /0, /usic/1/channel/0/ccr_dlien, /0, /usic/1/channel/0/tbctr_stbien, /1, /usic/1/channel/0/tbctr_stbinp, /2, /usic/1/channel/0/ccr_rien, /0, /usic/1/channel/0/inpr_rinp, /0, /usic/1/channel/0/rbctr_dptr, /32, /usic/1/channel/0/tbctr_dptr, /48, /usic/1/channel/0/rbctr_size, /4, /usic/1/channel/0/tbctr_size, /4, /usic/1/channel/1/dx0cr_dsel, /3, /usic/1/channel/1/ccr_hpcen, /0, /usic/1/channel/1/dx2cr_dsel, /0, /usic/1/channel/1/dx4cr_dsel, /0, /usic/1/channel/1/dx3cr_dsel, /0, /usic/1/channel/1/dx1cr_dsel, /0, /usic/1/channel/1/dx5cr_dsel, /0, /usic/1/channel/1/rbctr_srbien, /1, /usic/1/channel/1/rbctr_srbinp, /1, /usic/1/channel/1/ccr_aien, /0, /usic/1/channel/1/inpr_ainp, /0, /usic/1/channel/1/ccr_brgien, /0, /usic/1/channel/1/inpr_pinp, /2, /usic/1/channel/1/rbctr_rberien, /0, /usic/1/channel/1/rbctr_arbinp, /1, /usic/1/channel/1/ccr_tsien, /0, /usic/1/channel/1/inpr_tsinp, /0, /usic/1/channel/1/rbctr_arbien, /1, /usic/1/channel/1/tbctr_tberien, /0, /usic/1/channel/1/tbctr_atbinp, /0, /usic/1/channel/1/ccr_tbien, /0, /usic/1/channel/1/inpr_tbinp, /0, /usic/1/channel/1/ccr_rsien, /0, /usic/1/channel/1/ccr_dlien, /0, /usic/1/channel/1/tbctr_stbien, /1, /usic/1/channel/1/tbctr_stbinp, /3, /usic/1/channel/1/ccr_rien, /0, /usic/1/channel/1/inpr_rinp, /0, /usic/1/channel/1/rbctr_dptr, /0, /usic/1/channel/1/tbctr_dptr, /16, /usic/1/channel/1/rbctr_size, /4, /usic/1/channel/1/tbctr_size, /4, /cpu/0/nvic/interrupt/3/iser_setena, /0, /cpu/0/nvic/interrupt/63/iser_setena, /0, /cpu/0/nvic/interrupt/4/iser_setena, /0, /cpu/0/nvic/interrupt/62/iser_setena, /0, /cpu/0/nvic/interrupt/1/iser_setena, /0, /cpu/0/nvic/interrupt/2/iser_setena, /0, /cpu/0/nvic/interrupt/61/iser_setena, /0, /cpu/0/nvic/interrupt/7/iser_setena, /0, /cpu/0/nvic/interrupt/60/iser_setena, /0, /cpu/0/nvic/interrupt/8/iser_setena, /0, /cpu/0/nvic/interrupt/5/iser_setena, /0, /cpu/0/nvic/interrupt/6/iser_setena, /0, /cpu/0/nvic/interrupt/69/iser_setena, /0, /cpu/0/nvic/interrupt/68/iser_setena, /0, /cpu/0/nvic/interrupt/0/iser_setena, /0, /cpu/0/nvic/interrupt/77/iser_setena, /0, /cpu/0/nvic/interrupt/76/iser_setena, /0, /cpu/0/nvic/interrupt/79/iser_setena, /0, /cpu/0/nvic/interrupt/78/iser_setena, /0, /cpu/0/nvic/interrupt/42/iser_setena, /0, /cpu/0/nvic/interrupt/46/iser_setena, /0, /cpu/0/nvic/interrupt/45/iser_setena, /0, /cpu/0/nvic/interrupt/44/iser_setena, /0, /cpu/0/nvic/interrupt/43/iser_setena, /0, /cpu/0/nvic/interrupt/49/iser_setena, /0, /cpu/0/nvic/interrupt/48/iser_setena, /0, /cpu/0/nvic/interrupt/47/iser_setena, /0, /cpu/0/nvic/interrupt/51/iser_setena, /0, /cpu/0/nvic/interrupt/50/iser_setena, /0, /cpu/0/nvic/interrupt/19/iser_setena, /0, /cpu/0/nvic/interrupt/18/iser_setena, /0, /cpu/0/nvic/interrupt/25/iser_setena, /0, /cpu/0/nvic/interrupt/21/iser_setena, /0, /cpu/0/nvic/interrupt/22/iser_setena, /0, /cpu/0/nvic/interrupt/23/iser_setena, /0, /cpu/0/nvic/interrupt/24/iser_setena, /0, /cpu/0/nvic/interrupt/20/iser_setena, /0, /cpu/0/nvic/interrupt/89/iser_setena, /1, /cpu/0/nvic/interrupt/87/iser_setena, /1, /cpu/0/nvic/interrupt/88/iser_setena, /0, /cpu/0/nvic/interrupt/81/iser_setena, /0, /cpu/0/nvic/interrupt/82/iser_setena, /0, /cpu/0/nvic/interrupt/80/iser_setena, /0, /cpu/0/nvic/interrupt/85/iser_setena, /0, /cpu/0/nvic/interrupt/86/iser_setena, /0, /cpu/0/nvic/interrupt/83/iser_setena, /0, /cpu/0/nvic/interrupt/84/iser_setena, /0, /cpu/0/nvic/interrupt/90/iser_setena, /1, /cpu/0/nvic/interrupt/91/iser_setena, /1, /cpu/0/nvic/interrupt/92/iser_setena, /1, /cpu/0/nvic/interrupt/93/iser_setena, /1, /cpu/0/nvic/interrupt/94/iser_setena, /0, /cpu/0/nvic/interrupt/95/iser_setena, /0, /cpu/0/nvic/interrupt/12/iser_setena, /0, /cpu/0/nvic/interrupt/16/iser_setena, /0, /cpu/0/nvic/interrupt/17/iser_setena, /0, /cpu/0/nvic/interrupt/14/iser_setena, /0, /cpu/0/nvic/interrupt/15/iser_setena, /0, /cpu/0/nvic/interrupt/107/iser_setena, /0, /cpu/0/nvic/interrupt/105/iser_setena, /0, /cpu/0/nvic/interrupt/104/iser_setena, /0, /cpu/0/nvic/interrupt/102/iser_setena, /0, /cpu/0/nvic/interrupt/72/iser_setena, /0, /cpu/0/nvic/interrupt/73/iser_setena, /0, /cpu/0/nvic/interrupt/74/iser_setena, /0, /cpu/0/nvic/interrupt/75/iser_setena, /0, /ccu8/0/cc8/0/ins_ev0is, /0, /ccu8/0/cc8/0/ins_ev1is, /0, /ccu8/0/cc8/0/ins_ev2is, /0, /ccu8/0/cc8/0/srs_e1sr, /0, /ccu8/0/cc8/0/srs_e2sr, /0, /ccu8/0/cc8/0/srs_e0sr, /0, /ccu8/0/cc8/0/srs_posr, /0, /ccu8/0/cc8/0/srs_cm1sr, /0, /ccu8/0/cc8/0/srs_cm2sr, /0, /ccu8/0/cc8/1/ins_ev0is, /0, /ccu8/0/cc8/1/ins_ev1is, /0, /ccu8/0/cc8/1/ins_ev2is, /0, /ccu8/0/cc8/1/srs_e1sr, /0, /ccu8/0/cc8/1/srs_e2sr, /0, /ccu8/0/cc8/1/srs_e0sr, /0, /ccu8/0/cc8/1/cmc_tce, /0, /ccu8/0/cc8/1/srs_posr, /0, /ccu8/0/cc8/1/srs_cm1sr, /0, /ccu8/0/cc8/1/srs_cm2sr, /0, /ccu8/0/cc8/2/ins_ev0is, /0, /ccu8/0/cc8/2/ins_ev1is, /0, /ccu8/0/cc8/2/ins_ev2is, /0, /ccu8/0/cc8/2/srs_e1sr, /0, /ccu8/0/cc8/2/srs_e2sr, /0, /ccu8/0/cc8/2/srs_e0sr, /0, /ccu8/0/cc8/2/cmc_tce, /0, /ccu8/0/cc8/2/srs_posr, /0, /ccu8/0/cc8/2/srs_cm1sr, /0, /ccu8/0/cc8/2/srs_cm2sr, /0, /ccu8/0/cc8/3/ins_ev0is, /0, /ccu8/0/cc8/3/ins_ev1is, /0, /ccu8/0/cc8/3/ins_ev2is, /0, /ccu8/0/cc8/3/srs_e1sr, /0, /ccu8/0/cc8/3/srs_e2sr, /0, /ccu8/0/cc8/3/srs_e0sr, /0, /ccu8/0/cc8/3/cmc_tce, /0, /ccu8/0/cc8/3/srs_posr, /0, /ccu8/0/cc8/3/srs_cm1sr, /0, /ccu8/0/cc8/3/srs_cm2sr, /0, /ccu8/0/global/gctrl_pcis, /0, /scu/0/gcu/interrupt/rtctick/nmireqen_pi, /0, /scu/0/hcu/hdcr_gpi1sel, /0, /scu/0/hcu/hdcr_wkupsel, /0, /scu/0/hcu/hdcr_gpi0sel, /0, /scu/0/gcu/interrupt/prewarn/nmireqen_prwarn, /0, /scu/0/gcu/interrupt/rtcalarm/nmireqen_ai, /0, /scu/0/gcu/interrupt/erunmi/3/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/0/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/1/nmireqen_eru, /0, /scu/0/gcu/interrupt/erunmi/2/nmireqen_eru, /0, /usic/0/channel/0/dx0cr_dsel, /1, /usic/0/channel/0/ccr_hpcen, /0, /usic/0/channel/0/dx2cr_dsel, /0, /usic/0/channel/0/dx4cr_dsel, /0, /usic/0/channel/0/dx3cr_dsel, /0, /usic/0/channel/0/dx1cr_dsel, /0, /usic/0/channel/0/dx5cr_dsel, /0, /usic/0/channel/0/rbctr_srbien, /1, /usic/0/channel/0/rbctr_srbinp, /5, /usic/0/channel/0/ccr_aien, /0, /usic/0/channel/0/inpr_ainp, /0, /usic/0/channel/0/ccr_brgien, /0, /usic/0/channel/0/inpr_pinp, /0, /usic/0/channel/0/rbctr_rberien, /0, /usic/0/channel/0/rbctr_arbinp, /5, /usic/0/channel/0/ccr_tsien, /0, /usic/0/channel/0/inpr_tsinp, /0, /usic/0/channel/0/rbctr_arbien, /1, /usic/0/channel/0/tbctr_tberien, /0, /usic/0/channel/0/tbctr_atbinp, /0, /usic/0/channel/0/ccr_tbien, /0, /usic/0/channel/0/inpr_tbinp, /0, /usic/0/channel/0/ccr_rsien, /0, /usic/0/channel/0/ccr_dlien, /0, /usic/0/channel/0/tbctr_stbien, /1, /usic/0/channel/0/tbctr_stbinp, /3, /usic/0/channel/0/ccr_rien, /0, /usic/0/channel/0/inpr_rinp, /0, /usic/0/channel/0/rbctr_dptr, /0, /usic/0/channel/0/tbctr_dptr, /16, /usic/0/channel/0/rbctr_size, /4, /usic/0/channel/0/tbctr_size, /4, /usic/0/channel/1/dx0cr_dsel, /0, /usic/0/channel/1/ccr_hpcen, /0, /usic/0/channel/1/dx2cr_dsel, /0, /usic/0/channel/1/dx4cr_dsel, /0, /usic/0/channel/1/dx3cr_dsel, /0, /usic/0/channel/1/dx1cr_dsel, /0, /usic/0/channel/1/dx5cr_dsel, /0, /usic/0/channel/1/rbctr_srbien, /0, /usic/0/channel/1/rbctr_srbinp, /0, /usic/0/channel/1/ccr_aien, /0, /usic/0/channel/1/inpr_ainp, /0, /usic/0/channel/1/ccr_brgien, /0, /usic/0/channel/1/inpr_pinp, /0, /usic/0/channel/1/rbctr_rberien, /0, /usic/0/channel/1/rbctr_arbinp, /0, /usic/0/channel/1/ccr_tsien, /0, /usic/0/channel/1/inpr_tsinp, /0, /usic/0/channel/1/rbctr_arbien, /0, /usic/0/channel/1/tbctr_tberien, /0, /usic/0/channel/1/tbctr_atbinp, /0, /usic/0/channel/1/ccr_tbien, /0, /usic/0/channel/1/inpr_tbinp, /0, /usic/0/channel/1/ccr_rsien, /0, /usic/0/channel/1/ccr_dlien, /0, /usic/0/channel/1/tbctr_stbien, /0, /usic/0/channel/1/tbctr_stbinp, /0, /usic/0/channel/1/ccr_rien, /0, /usic/0/channel/1/inpr_rinp, /0, /usic/0/channel/1/rbctr_dptr, /0, /usic/0/channel/1/tbctr_dptr, /0, /usic/0/channel/1/rbctr_size, /0, /usic/0/channel/1/tbctr_size, /0, /vadc/0/group/1/result_adv/3/grevnp_revnp, /0, /vadc/0/group/1/result_filter/15/grevnp_revnp, /0, /vadc/0/group/1/result_adv/0/grevnp_revnp, /0, /vadc/0/group/1/result_adv/1/grevnp_revnp, /0, /vadc/0/group/1/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result_filter/7/grevnp_revnp, /0, /vadc/0/group/0/result_filter/15/grevnp_revnp, /0, /vadc/0/group/0/result/4/grevnp_revnp, /0, /vadc/0/group/0/result/5/grevnp_revnp, /0, /vadc/0/group/0/result/8/grevnp_revnp, /0, /vadc/0/group/0/result/9/grevnp_revnp, /0, /vadc/0/group/0/result/6/grevnp_revnp, /0, /vadc/0/group/0/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/3/gchctr_resreg, /0, /vadc/0/group/0/ch/3/gchctr_iclsel, /0, /vadc/0/group/0/ch/4/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/4/gchctr_resreg, /0, /vadc/0/group/0/ch/4/gchctr_iclsel, /0, /vadc/0/group/0/ch/5/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/5/gchctr_resreg, /0, /vadc/0/group/0/ch/5/gchctr_iclsel, /0, /vadc/0/group/0/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/6/gchctr_resreg, /0, /vadc/0/group/0/ch/6/gchctr_iclsel, /0, /vadc/0/group/0/ch/7/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/7/gchctr_resreg, /0, /vadc/0/group/0/ch/7/gchctr_iclsel, /0, /vadc/0/group/0/ch/0/galias_alias0, /0, /vadc/0/group/0/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/0/ch/0/gchctr_resreg, /0, /vadc/0/group/0/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/scan/gasctrl_gtsel, /0, /vadc/0/group/1/scan/gasctrl_xtsel, /0, /vadc/0/group/1/scan/gsevnp_sev1np, /0, /vadc/0/backgnd/brsctrl_gtsel, /0, /vadc/0/backgnd/brsctrl_xtsel, /0, /vadc/0/backgnd/globevnp_sev0np, /0, /vadc/0/group/1/queue/gqctrl0_gtsel, /0, /vadc/0/group/1/queue/gqctrl0_xtsel, /0, /vadc/0/group/1/queue/gsevnp_sev0np, /0, /vadc/0/group/0/result/11/grevnp_revnp, /0, /vadc/0/group/0/result/12/grevnp_revnp, /0, /vadc/0/group/0/result/10/grevnp_revnp, /0, /vadc/0/group/0/result/13/grevnp_revnp, /0, /vadc/0/group/0/result/14/grevnp_revnp, /0, /vadc/0/global_result/globevnp_revnp, /0, /vadc/0/group/0/result_adv/1/grevnp_revnp, /0, /vadc/0/group/0/result_adv/0/grevnp_revnp, /0, /vadc/0/group/0/result_adv/3/grevnp_revnp, /0, /vadc/0/group/0/result_adv/2/grevnp_revnp, /0, /vadc/0/group/1/result/12/grevnp_revnp, /0, /vadc/0/group/1/result/13/grevnp_revnp, /0, /vadc/0/group/1/result/14/grevnp_revnp, /0, /vadc/0/group/1/result/10/grevnp_revnp, /0, /vadc/0/group/1/result/11/grevnp_revnp, /0, /vadc/0/group/0/queue/gqctrl0_gtsel, /0, /vadc/0/group/0/queue/gqctrl0_xtsel, /0, /vadc/0/group/0/queue/gsevnp_sev0np, /0, /vadc/0/group/1/sync/gsynctr_evalr1, /0, /vadc/0/group/1/sync/gsynctr_stsel, /0, /vadc/0/group/1/sync/gsynctr_evalr2, /0, /vadc/0/group/1/sync/gsynctr_evalr3, /0, /vadc/0/group/0/scan/gasctrl_gtsel, /0, /vadc/0/group/0/scan/gasctrl_xtsel, /0, /vadc/0/group/0/scan/gsevnp_sev1np, /0, /vadc/0/group/1/result/9/grevnp_revnp, /0, /vadc/0/group/0/sync/gsynctr_evalr1, /0, /vadc/0/group/0/sync/gsynctr_stsel, /0, /vadc/0/group/0/sync/gsynctr_evalr2, /0, /vadc/0/group/0/sync/gsynctr_evalr3, /0, /vadc/0/group/1/result/8/grevnp_revnp, /0, /vadc/0/group/1/result/5/grevnp_revnp, /0, /vadc/0/group/1/result/6/grevnp_revnp, /0, /vadc/0/group/1/result/4/grevnp_revnp, /0, /vadc/0/group/1/ch/3/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/3/gchctr_resreg, /0, /vadc/0/group/1/ch/3/gchctr_iclsel, /0, /vadc/0/group/1/ch/6/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/6/gchctr_resreg, /0, /vadc/0/group/1/ch/6/gchctr_iclsel, /0, /vadc/0/group/1/ch/0/galias_alias0, /0, /vadc/0/group/1/ch/0/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/0/gchctr_resreg, /0, /vadc/0/group/1/ch/0/gchctr_iclsel, /0, /vadc/0/group/1/ch/1/galias_alias1, /0, /vadc/0/group/1/ch/1/gcevnp0_cevnp, /0, /vadc/0/group/1/ch/1/gchctr_resreg, /0, /vadc/0/group/1/ch/1/gchctr_iclsel, /0, /vadc/0/group/0/result_filter/7/grevnp_revnp, /0, /vadc/0/emux/1/emuxsel_emuxgrp, /0, /vadc/0/emux/0/emuxsel_emuxgrp, /0, /can/0/mo/35/moipr_rxinp, /0, /can/0/mo/35/moipr_txinp, /0, /can/0/mo/34/moipr_rxinp, /0, /can/0/mo/34/moipr_txinp, /0, /can/0/mo/33/moipr_rxinp, /0, /can/0/mo/33/moipr_txinp, /0, /can/0/mo/32/moipr_rxinp, /0, /can/0/mo/32/moipr_txinp, /0, /can/0/mo/31/moipr_rxinp, /0, /can/0/mo/31/moipr_txinp, /0, /can/0/mo/30/moipr_rxinp, /0, /can/0/mo/30/moipr_txinp, /0, /can/0/mo/39/moipr_rxinp, /0, /can/0/mo/39/moipr_txinp, /0, /can/0/mo/38/moipr_rxinp, /0, /can/0/mo/38/moipr_txinp, /0, /can/0/mo/37/moipr_rxinp, /0, /can/0/mo/37/moipr_txinp, /0, /can/0/mo/36/moipr_rxinp, /0, /can/0/mo/36/moipr_txinp, /0, /can/0/mo/9/moipr_rxinp, /0, /can/0/mo/9/moipr_txinp, /0, /can/0/mo/60/moipr_rxinp, /0, /can/0/mo/60/moipr_txinp, /0, /can/0/mo/7/moipr_rxinp, /0, /can/0/mo/7/moipr_txinp, /0, /can/0/mo/8/moipr_rxinp, /0, /can/0/mo/8/moipr_txinp, /0, /can/0/mo/5/moipr_rxinp, /0, /can/0/mo/5/moipr_txinp, /0, /can/0/mo/6/moipr_rxinp, /0, /can/0/mo/6/moipr_txinp, /0, /can/0/mo/22/moipr_rxinp, /0, /can/0/mo/22/moipr_txinp, /0, /can/0/mo/21/moipr_rxinp, /0, /can/0/mo/21/moipr_txinp, /0, /can/0/mo/24/moipr_rxinp, /0, /can/0/mo/24/moipr_txinp, /0, /can/0/mo/23/moipr_rxinp, /0, /can/0/mo/23/moipr_txinp, /0, /can/0/node/1/npcr_rxsel, /0, /can/0/node/1/nipr_cfcinp, /0, /can/0/node/1/nipr_lecinp, /0, /can/0/node/1/nipr_alinp, /0, /can/0/node/1/nipr_trinp, /0, /can/0/node/0/npcr_rxsel, /0, /can/0/node/0/nipr_cfcinp, /0, /can/0/node/0/nipr_lecinp, /0, /can/0/node/0/nipr_alinp, /0, /can/0/node/0/nipr_trinp, /0, /can/0/mo/20/moipr_rxinp, /0, /can/0/mo/20/moipr_txinp, /0, /can/0/mo/29/moipr_rxinp, /0, /can/0/mo/29/moipr_txinp, /0, /can/0/mo/61/moipr_rxinp, /0, /can/0/mo/61/moipr_txinp, /0, /can/0/mo/26/moipr_rxinp, /0, /can/0/mo/26/moipr_txinp, /0, /can/0/mo/25/moipr_rxinp, /0, /can/0/mo/25/moipr_txinp, /0, /can/0/mo/62/moipr_rxinp, /0, /can/0/mo/62/moipr_txinp, /0, /can/0/mo/28/moipr_rxinp, /0, /can/0/mo/28/moipr_txinp, /0, /can/0/mo/63/moipr_rxinp, /0, /can/0/mo/63/moipr_txinp, /0, /can/0/mo/27/moipr_rxinp, /0, /can/0/mo/27/moipr_txinp, /0, /can/0/mo/58/moipr_rxinp, /0, /can/0/mo/58/moipr_txinp, /0, /can/0/mo/59/moipr_rxinp, /0, /can/0/mo/59/moipr_txinp, /0, /can/0/mo/0/moipr_rxinp, /0, /can/0/mo/0/moipr_txinp, /0, /can/0/mo/13/moipr_rxinp, /0, /can/0/mo/13/moipr_txinp, /0, /can/0/mo/1/moipr_rxinp, /0, /can/0/mo/1/moipr_txinp, /0, /can/0/mo/2/moipr_rxinp, /0, /can/0/mo/2/moipr_txinp, /0, /can/0/mo/12/moipr_rxinp, /0, /can/0/mo/12/moipr_txinp, /0, /can/0/mo/3/moipr_rxinp, /0, /can/0/mo/3/moipr_txinp, /0, /can/0/mo/11/moipr_rxinp, /0, /can/0/mo/11/moipr_txinp, /0, /can/0/mo/4/moipr_rxinp, /0, /can/0/mo/4/moipr_txinp, /0, /can/0/mo/10/moipr_rxinp, /0, /can/0/mo/10/moipr_txinp, /0, /can/0/mo/17/moipr_rxinp, /0, /can/0/mo/17/moipr_txinp, /0, /can/0/mo/52/moipr_rxinp, /0, /can/0/mo/52/moipr_txinp, /0, /can/0/mo/16/moipr_rxinp, /0, /can/0/mo/16/moipr_txinp, /0, /can/0/mo/53/moipr_rxinp, /0, /can/0/mo/53/moipr_txinp, /0, /can/0/mo/50/moipr_rxinp, /0, /can/0/mo/50/moipr_txinp, /0, /can/0/mo/15/moipr_rxinp, /0, /can/0/mo/15/moipr_txinp, /0, /can/0/mo/51/moipr_rxinp, /0, /can/0/mo/51/moipr_txinp, /0, /can/0/mo/14/moipr_rxinp, /0, /can/0/mo/14/moipr_txinp, /0, /can/0/mo/56/moipr_rxinp, /0, /can/0/mo/56/moipr_txinp, /0, /can/0/mo/57/moipr_rxinp, /0, /can/0/mo/57/moipr_txinp, /0, /can/0/mo/54/moipr_rxinp, /0, /can/0/mo/54/moipr_txinp, /0, /can/0/mo/19/moipr_rxinp, /0, /can/0/mo/19/moipr_txinp, /0, /can/0/mo/18/moipr_rxinp, /0, /can/0/mo/18/moipr_txinp, /0, /can/0/mo/55/moipr_rxinp, /0, /can/0/mo/55/moipr_txinp, /0, /can/0/mo/47/moipr_rxinp, /0, /can/0/mo/47/moipr_txinp, /0, /can/0/mo/48/moipr_rxinp, /0, /can/0/mo/48/moipr_txinp, /0, /can/0/mo/49/moipr_rxinp, /0, /can/0/mo/49/moipr_txinp, /0, /can/0/mo/40/moipr_rxinp, /0, /can/0/mo/40/moipr_txinp, /0, /can/0/mo/41/moipr_rxinp, /0, /can/0/mo/41/moipr_txinp, /0, /can/0/mo/42/moipr_rxinp, /0, /can/0/mo/42/moipr_txinp, /0, /can/0/mo/43/moipr_rxinp, /0, /can/0/mo/43/moipr_txinp, /0, /can/0/mo/44/moipr_rxinp, /0, /can/0/mo/44/moipr_txinp, /0, /can/0/mo/45/moipr_rxinp, /0, /can/0/mo/45/moipr_txinp, /0, /can/0/mo/46/moipr_rxinp, /0, /can/0/mo/46/moipr_txinp, /0, /hrpwm/0/hrc/3/hrctsel_tsel1, /0, /hrpwm/0/hrc/3/hrctsel_tsel0, /0, /hrpwm/0/hrc/3/hrcgsel_s0m, /0, /hrpwm/0/hrc/3/hrcgsel_s1m, /0, /hrpwm/0/hrc/3/hrcgsel_c1m, /0, /hrpwm/0/hrc/3/hrcgsel_c0m, /0, /hrpwm/0/hrc/3/hrcgsel_c0ss, /0, /hrpwm/0/hrc/3/hrcgsel_c1ss, /0, /hrpwm/0/hrc/3/hrcgsel_c1cs, /0, /hrpwm/0/hrc/3/hrcgsel_c0cs, /0, /hrpwm/0/hrc/2/hrctsel_tsel1, /0, /hrpwm/0/hrc/2/hrctsel_tsel0, /0, /hrpwm/0/hrc/2/hrcgsel_s0m, /0, /hrpwm/0/hrc/2/hrcgsel_s1m, /0, /hrpwm/0/hrc/2/hrcgsel_c1m, /0, /hrpwm/0/hrc/2/hrcgsel_c0m, /0, /hrpwm/0/hrc/2/hrcgsel_c0ss, /0, /hrpwm/0/hrc/2/hrcgsel_c1ss, /0, /hrpwm/0/hrc/2/hrcgsel_c1cs, /0, /hrpwm/0/hrc/2/hrcgsel_c0cs, /0, /hrpwm/0/csg/0/csgcc_ibs, /0, /hrpwm/0/csg/0/csgplc_ipls, /0, /hrpwm/0/csg/0/csgdci_stris, /0, /hrpwm/0/csg/0/csgdci_stpis, /0, /hrpwm/0/csg/0/csgdci_stis, /0, /hrpwm/0/csg/0/csgdci_svis, /0, /hrpwm/0/csg/0/csgdci_trgis, /0, /hrpwm/0/csg/0/csgdci_scs, /0, /hrpwm/0/csg/0/csgsrs_vls1s, /0, /hrpwm/0/csg/0/csgsrs_csls, /0, /hrpwm/0/csg/0/csgsrs_trls, /0, /hrpwm/0/csg/0/csgsrs_vls2s, /0, /hrpwm/0/csg/0/csgsrs_stls, /0, /hrpwm/0/csg/0/csgsrs_ssls, /0, /hrpwm/0/csg/0/csgsrs_crfls, /0, /hrpwm/0/hrc/1/hrctsel_tsel1, /0, /hrpwm/0/hrc/1/hrctsel_tsel0, /0, /hrpwm/0/hrc/1/hrcgsel_s0m, /0, /hrpwm/0/hrc/1/hrcgsel_s1m, /0, /hrpwm/0/hrc/1/hrcgsel_c1m, /0, /hrpwm/0/hrc/1/hrcgsel_c0m, /0, /hrpwm/0/hrc/1/hrcgsel_c0ss, /0, /hrpwm/0/hrc/1/hrcgsel_c1ss, /0, /hrpwm/0/hrc/1/hrcgsel_c1cs, /0, /hrpwm/0/hrc/1/hrcgsel_c0cs, /0, /hrpwm/0/hrc/0/hrctsel_tsel1, /0, /hrpwm/0/hrc/0/hrctsel_tsel0, /0, /hrpwm/0/hrc/0/hrcgsel_s0m, /0, /hrpwm/0/hrc/0/hrcgsel_s1m, /0, /hrpwm/0/hrc/0/hrcgsel_c1m, /0, /hrpwm/0/hrc/0/hrcgsel_c0m, /0, /hrpwm/0/hrc/0/hrcgsel_c0ss, /0, /hrpwm/0/hrc/0/hrcgsel_c1ss, /0, /hrpwm/0/hrc/0/hrcgsel_c1cs, /0, /hrpwm/0/hrc/0/hrcgsel_c0cs, /0, /hrpwm/0/csg/2/csgcc_ibs, /0, /hrpwm/0/csg/2/csgplc_ipls, /0, /hrpwm/0/csg/2/csgdci_stris, /0, /hrpwm/0/csg/2/csgdci_stpis, /0, /hrpwm/0/csg/2/csgdci_stis, /0, /hrpwm/0/csg/2/csgdci_svis, /0, /hrpwm/0/csg/2/csgdci_trgis, /0, /hrpwm/0/csg/2/csgdci_scs, /0, /hrpwm/0/csg/2/csgsrs_vls1s, /0, /hrpwm/0/csg/2/csgsrs_csls, /0, /hrpwm/0/csg/2/csgsrs_trls, /0, /hrpwm/0/csg/2/csgsrs_vls2s, /0, /hrpwm/0/csg/2/csgsrs_stls, /0, /hrpwm/0/csg/2/csgsrs_ssls, /0, /hrpwm/0/csg/2/csgsrs_crfls, /0, /hrpwm/0/csg/1/csgcc_ibs, /0, /hrpwm/0/csg/1/csgplc_ipls, /0, /hrpwm/0/csg/1/csgdci_stris, /0, /hrpwm/0/csg/1/csgdci_stpis, /0, /hrpwm/0/csg/1/csgdci_stis, /0, /hrpwm/0/csg/1/csgdci_svis, /0, /hrpwm/0/csg/1/csgdci_trgis, /0, /hrpwm/0/csg/1/csgdci_scs, /0, /hrpwm/0/csg/1/csgsrs_vls1s, /0, /hrpwm/0/csg/1/csgsrs_csls, /0, /hrpwm/0/csg/1/csgsrs_trls, /0, /hrpwm/0/csg/1/csgsrs_vls2s, /0, /hrpwm/0/csg/1/csgsrs_stls, /0, /hrpwm/0/csg/1/csgsrs_ssls, /0, /hrpwm/0/csg/1/csgsrs_crfls, /0, /cpu/0/nvic/interrupt/100/iser_setena, /0, /cpu/0/nvic/interrupt/101/iser_setena, /0, /cpu/0/nvic/interrupt/103/iser_setena, /0, /cpu/0/nvic/interrupt/106/iser_setena, /0, /cpu/0/nvic/interrupt/108/iser_setena, /0, /cpu/0/nvic/interrupt/109/iser_setena, /0, /cpu/0/nvic/interrupt/10/iser_setena, /0, /cpu/0/nvic/interrupt/110/iser_setena, /0, /cpu/0/nvic/interrupt/11/iser_setena, /0, /cpu/0/nvic/interrupt/13/iser_setena, /0, /cpu/0/nvic/interrupt/26/iser_setena, /0, /cpu/0/nvic/interrupt/27/iser_setena, /0, /cpu/0/nvic/interrupt/28/iser_setena, /0, /cpu/0/nvic/interrupt/29/iser_setena, /0, /cpu/0/nvic/interrupt/30/iser_setena, /0, /cpu/0/nvic/interrupt/31/iser_setena, /0, /cpu/0/nvic/interrupt/32/iser_setena, /0, /cpu/0/nvic/interrupt/33/iser_setena, /0, /cpu/0/nvic/interrupt/34/iser_setena, /0, /cpu/0/nvic/interrupt/35/iser_setena, /0, /cpu/0/nvic/interrupt/36/iser_setena, /0, /cpu/0/nvic/interrupt/37/iser_setena, /0, /cpu/0/nvic/interrupt/38/iser_setena, /0, /cpu/0/nvic/interrupt/39/iser_setena, /0, /cpu/0/nvic/interrupt/40/iser_setena, /0, /cpu/0/nvic/interrupt/41/iser_setena, /0, /cpu/0/nvic/interrupt/52/iser_setena, /0, /cpu/0/nvic/interrupt/53/iser_setena, /0, /cpu/0/nvic/interrupt/54/iser_setena, /0, /cpu/0/nvic/interrupt/55/iser_setena, /0, /cpu/0/nvic/interrupt/56/iser_setena, /0, /cpu/0/nvic/interrupt/57/iser_setena, /0, /cpu/0/nvic/interrupt/58/iser_setena, /0, /cpu/0/nvic/interrupt/59/iser_setena, /0, /cpu/0/nvic/interrupt/64/iser_setena, /0, /cpu/0/nvic/interrupt/65/iser_setena, /0, /cpu/0/nvic/interrupt/66/iser_setena, /0, /cpu/0/nvic/interrupt/67/iser_setena, /0, /cpu/0/nvic/interrupt/70/iser_setena, /0, /cpu/0/nvic/interrupt/71/iser_setena, /0, /cpu/0/nvic/interrupt/96/iser_setena, /0, /cpu/0/nvic/interrupt/97/iser_setena, /0, /cpu/0/nvic/interrupt/98/iser_setena, /0, /cpu/0/nvic/interrupt/99/iser_setena, /0, /cpu/0/nvic/interrupt/9/iser_setena, /0]


