var g_data = {"name":"axi_crossbar_rd.v","src":"/*\n\nCopyright (c) 2018 Alex Forencich\n\nPermission is hereby granted, free of charge, to any person obtaining a copy\nof this software and associated documentation files (the \"Software\"), to deal\nin the Software without restriction, including without limitation the rights\nto use, copy, modify, merge, publish, distribute, sublicense, and/or sell\ncopies of the Software, and to permit persons to whom the Software is\nfurnished to do so, subject to the following conditions:\n\nThe above copyright notice and this permission notice shall be included in\nall copies or substantial portions of the Software.\n\nTHE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\nIMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY\nFITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE\nAUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER\nLIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,\nOUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN\nTHE SOFTWARE.\n\n*/\n\n// Language: Verilog 2001\n\n`resetall\n`timescale 1ns / 1ps\n`default_nettype none\n\n/*\n * AXI4 crossbar (read)\n */\nmodule axi_crossbar_rd #\n(\n    // Number of AXI inputs (slave interfaces)\n    parameter S_COUNT = 4,\n    // Number of AXI outputs (master interfaces)\n    parameter M_COUNT = 4,\n    // Width of data bus in bits\n    parameter DATA_WIDTH = 32,\n    // Width of address bus in bits\n    parameter ADDR_WIDTH = 32,\n    // Width of wstrb (width of data bus in words)\n    parameter STRB_WIDTH = (DATA_WIDTH/8),\n    // Input ID field width (from AXI masters)\n    parameter S_ID_WIDTH = 8,\n    // Output ID field width (towards AXI slaves)\n    // Additional bits required for response routing\n    parameter M_ID_WIDTH = S_ID_WIDTH+$clog2(S_COUNT),\n    // Propagate aruser signal\n    parameter ARUSER_ENABLE = 0,\n    // Width of aruser signal\n    parameter ARUSER_WIDTH = 1,\n    // Propagate ruser signal\n    parameter RUSER_ENABLE = 0,\n    // Width of ruser signal\n    parameter RUSER_WIDTH = 1,\n    // Number of concurrent unique IDs for each slave interface\n    // S_COUNT concatenated fields of 32 bits\n    parameter S_THREADS = {S_COUNT{32'd2}},\n    // Number of concurrent operations for each slave interface\n    // S_COUNT concatenated fields of 32 bits\n    parameter S_ACCEPT = {S_COUNT{32'd16}},\n    // Number of regions per master interface\n    parameter M_REGIONS = 1,\n    // Master interface base addresses\n    // M_COUNT concatenated fields of M_REGIONS concatenated fields of ADDR_WIDTH bits\n    // set to zero for default addressing based on M_ADDR_WIDTH\n    parameter M_BASE_ADDR = 0,\n    // Master interface address widths\n    // M_COUNT concatenated fields of M_REGIONS concatenated fields of 32 bits\n    parameter M_ADDR_WIDTH = {M_COUNT{{M_REGIONS{32'd24}}}},\n    // Read connections between interfaces\n    // M_COUNT concatenated fields of S_COUNT bits\n    parameter M_CONNECT = {M_COUNT{{S_COUNT{1'b1}}}},\n    // Number of concurrent operations for each master interface\n    // M_COUNT concatenated fields of 32 bits\n    parameter M_ISSUE = {M_COUNT{32'd4}},\n    // Secure master (fail operations based on awprot/arprot)\n    // M_COUNT bits\n    parameter M_SECURE = {M_COUNT{1'b0}},\n    // Slave interface AR channel register type (input)\n    // 0 to bypass, 1 for simple buffer, 2 for skid buffer\n    parameter S_AR_REG_TYPE = {S_COUNT{2'd0}},\n    // Slave interface R channel register type (output)\n    // 0 to bypass, 1 for simple buffer, 2 for skid buffer\n    parameter S_R_REG_TYPE = {S_COUNT{2'd2}},\n    // Master interface AR channel register type (output)\n    // 0 to bypass, 1 for simple buffer, 2 for skid buffer\n    parameter M_AR_REG_TYPE = {M_COUNT{2'd1}},\n    // Master interface R channel register type (input)\n    // 0 to bypass, 1 for simple buffer, 2 for skid buffer\n    parameter M_R_REG_TYPE = {M_COUNT{2'd0}}\n)\n(\n    input  wire                             clk,\n    input  wire                             rst,\n\n    /*\n     * AXI slave interfaces\n     */\n    input  wire [S_COUNT*S_ID_WIDTH-1:0]    s_axi_arid,\n    input  wire [S_COUNT*ADDR_WIDTH-1:0]    s_axi_araddr,\n    input  wire [S_COUNT*8-1:0]             s_axi_arlen,\n    input  wire [S_COUNT*3-1:0]             s_axi_arsize,\n    input  wire [S_COUNT*2-1:0]             s_axi_arburst,\n    input  wire [S_COUNT-1:0]               s_axi_arlock,\n    input  wire [S_COUNT*4-1:0]             s_axi_arcache,\n    input  wire [S_COUNT*3-1:0]             s_axi_arprot,\n    input  wire [S_COUNT*4-1:0]             s_axi_arqos,\n    input  wire [S_COUNT*ARUSER_WIDTH-1:0]  s_axi_aruser,\n    input  wire [S_COUNT-1:0]               s_axi_arvalid,\n    output wire [S_COUNT-1:0]               s_axi_arready,\n    output wire [S_COUNT*S_ID_WIDTH-1:0]    s_axi_rid,\n    output wire [S_COUNT*DATA_WIDTH-1:0]    s_axi_rdata,\n    output wire [S_COUNT*2-1:0]             s_axi_rresp,\n    output wire [S_COUNT-1:0]               s_axi_rlast,\n    output wire [S_COUNT*RUSER_WIDTH-1:0]   s_axi_ruser,\n    output wire [S_COUNT-1:0]               s_axi_rvalid,\n    input  wire [S_COUNT-1:0]               s_axi_rready,\n\n    /*\n     * AXI master interfaces\n     */\n    output wire [M_COUNT*M_ID_WIDTH-1:0]    m_axi_arid,\n    output wire [M_COUNT*ADDR_WIDTH-1:0]    m_axi_araddr,\n    output wire [M_COUNT*8-1:0]             m_axi_arlen,\n    output wire [M_COUNT*3-1:0]             m_axi_arsize,\n    output wire [M_COUNT*2-1:0]             m_axi_arburst,\n    output wire [M_COUNT-1:0]               m_axi_arlock,\n    output wire [M_COUNT*4-1:0]             m_axi_arcache,\n    output wire [M_COUNT*3-1:0]             m_axi_arprot,\n    output wire [M_COUNT*4-1:0]             m_axi_arqos,\n    output wire [M_COUNT*4-1:0]             m_axi_arregion,\n    output wire [M_COUNT*ARUSER_WIDTH-1:0]  m_axi_aruser,\n    output wire [M_COUNT-1:0]               m_axi_arvalid,\n    input  wire [M_COUNT-1:0]               m_axi_arready,\n    input  wire [M_COUNT*M_ID_WIDTH-1:0]    m_axi_rid,\n    input  wire [M_COUNT*DATA_WIDTH-1:0]    m_axi_rdata,\n    input  wire [M_COUNT*2-1:0]             m_axi_rresp,\n    input  wire [M_COUNT-1:0]               m_axi_rlast,\n    input  wire [M_COUNT*RUSER_WIDTH-1:0]   m_axi_ruser,\n    input  wire [M_COUNT-1:0]               m_axi_rvalid,\n    output wire [M_COUNT-1:0]               m_axi_rready\n);\n\nparameter CL_S_COUNT = $clog2(S_COUNT);\nparameter CL_M_COUNT = $clog2(M_COUNT);\nparameter M_COUNT_P1 = M_COUNT+1;\nparameter CL_M_COUNT_P1 = $clog2(M_COUNT_P1);\n\ninteger i;\n\n// check configuration\ninitial begin\n    if (M_ID_WIDTH < S_ID_WIDTH+$clog2(S_COUNT)) begin\n        $error(\"Error: M_ID_WIDTH must be at least $clog2(S_COUNT) larger than S_ID_WIDTH (instance %m)\");\n        $finish;\n    end\n\n    for (i = 0; i < M_COUNT*M_REGIONS; i = i + 1) begin\n        if (M_ADDR_WIDTH[i*32 +: 32] && (M_ADDR_WIDTH[i*32 +: 32] < 12 || M_ADDR_WIDTH[i*32 +: 32] > ADDR_WIDTH)) begin\n            $error(\"Error: value out of range (instance %m)\");\n            $finish;\n        end\n    end\nend\n\nwire [S_COUNT*S_ID_WIDTH-1:0]    int_s_axi_arid;\nwire [S_COUNT*ADDR_WIDTH-1:0]    int_s_axi_araddr;\nwire [S_COUNT*8-1:0]             int_s_axi_arlen;\nwire [S_COUNT*3-1:0]             int_s_axi_arsize;\nwire [S_COUNT*2-1:0]             int_s_axi_arburst;\nwire [S_COUNT-1:0]               int_s_axi_arlock;\nwire [S_COUNT*4-1:0]             int_s_axi_arcache;\nwire [S_COUNT*3-1:0]             int_s_axi_arprot;\nwire [S_COUNT*4-1:0]             int_s_axi_arqos;\nwire [S_COUNT*4-1:0]             int_s_axi_arregion;\nwire [S_COUNT*ARUSER_WIDTH-1:0]  int_s_axi_aruser;\nwire [S_COUNT-1:0]               int_s_axi_arvalid;\nwire [S_COUNT-1:0]               int_s_axi_arready;\n\nwire [S_COUNT*M_COUNT-1:0]       int_axi_arvalid;\nwire [M_COUNT*S_COUNT-1:0]       int_axi_arready;\n\nwire [M_COUNT*M_ID_WIDTH-1:0]    int_m_axi_rid;\nwire [M_COUNT*DATA_WIDTH-1:0]    int_m_axi_rdata;\nwire [M_COUNT*2-1:0]             int_m_axi_rresp;\nwire [M_COUNT-1:0]               int_m_axi_rlast;\nwire [M_COUNT*RUSER_WIDTH-1:0]   int_m_axi_ruser;\nwire [M_COUNT-1:0]               int_m_axi_rvalid;\nwire [M_COUNT-1:0]               int_m_axi_rready;\n\nwire [M_COUNT*S_COUNT-1:0]       int_axi_rvalid;\nwire [S_COUNT*M_COUNT-1:0]       int_axi_rready;\n\ngenerate\n\n    genvar m, n;\n\n    for (m = 0; m < S_COUNT; m = m + 1) begin : s_ifaces\n        // address decode and admission control\n        wire [CL_M_COUNT-1:0] a_select;\n\n        wire m_axi_avalid;\n        wire m_axi_aready;\n\n        wire m_rc_decerr;\n        wire m_rc_valid;\n        wire m_rc_ready;\n\n        wire [S_ID_WIDTH-1:0] s_cpl_id;\n        wire s_cpl_valid;\n\n        axi_crossbar_addr #(\n            .S(m),\n            .S_COUNT(S_COUNT),\n            .M_COUNT(M_COUNT),\n            .ADDR_WIDTH(ADDR_WIDTH),\n            .ID_WIDTH(S_ID_WIDTH),\n            .S_THREADS(S_THREADS[m*32 +: 32]),\n            .S_ACCEPT(S_ACCEPT[m*32 +: 32]),\n            .M_REGIONS(M_REGIONS),\n            .M_BASE_ADDR(M_BASE_ADDR),\n            .M_ADDR_WIDTH(M_ADDR_WIDTH),\n            .M_CONNECT(M_CONNECT),\n            .M_SECURE(M_SECURE),\n            .WC_OUTPUT(0)\n        )\n        addr_inst (\n            .clk(clk),\n            .rst(rst),\n\n            /*\n             * Address input\n             */\n            .s_axi_aid(int_s_axi_arid[m*S_ID_WIDTH +: S_ID_WIDTH]),\n            .s_axi_aaddr(int_s_axi_araddr[m*ADDR_WIDTH +: ADDR_WIDTH]),\n            .s_axi_aprot(int_s_axi_arprot[m*3 +: 3]),\n            .s_axi_aqos(int_s_axi_arqos[m*4 +: 4]),\n            .s_axi_avalid(int_s_axi_arvalid[m]),\n            .s_axi_aready(int_s_axi_arready[m]),\n\n            /*\n             * Address output\n             */\n            .m_axi_aregion(int_s_axi_arregion[m*4 +: 4]),\n            .m_select(a_select),\n            .m_axi_avalid(m_axi_avalid),\n            .m_axi_aready(m_axi_aready),\n\n            /*\n             * Write command output\n             */\n            .m_wc_select(),\n            .m_wc_decerr(),\n            .m_wc_valid(),\n            .m_wc_ready(1'b1),\n\n            /*\n             * Response command output\n             */\n            .m_rc_decerr(m_rc_decerr),\n            .m_rc_valid(m_rc_valid),\n            .m_rc_ready(m_rc_ready),\n\n            /*\n             * Completion input\n             */\n            .s_cpl_id(s_cpl_id),\n            .s_cpl_valid(s_cpl_valid)\n        );\n\n        assign int_axi_arvalid[m*M_COUNT +: M_COUNT] = m_axi_avalid << a_select;\n        assign m_axi_aready = int_axi_arready[a_select*S_COUNT+m];\n\n        // decode error handling\n        reg [S_ID_WIDTH-1:0]  decerr_m_axi_rid_reg = {S_ID_WIDTH{1'b0}}, decerr_m_axi_rid_next;\n        reg                   decerr_m_axi_rlast_reg = 1'b0, decerr_m_axi_rlast_next;\n        reg                   decerr_m_axi_rvalid_reg = 1'b0, decerr_m_axi_rvalid_next;\n        wire                  decerr_m_axi_rready;\n\n        reg [7:0] decerr_len_reg = 8'd0, decerr_len_next;\n\n        assign m_rc_ready = !decerr_m_axi_rvalid_reg;\n\n        always @* begin\n            decerr_len_next = decerr_len_reg;\n            decerr_m_axi_rid_next = decerr_m_axi_rid_reg;\n            decerr_m_axi_rlast_next = decerr_m_axi_rlast_reg;\n            decerr_m_axi_rvalid_next = decerr_m_axi_rvalid_reg;\n\n            if (decerr_m_axi_rvalid_reg) begin\n                if (decerr_m_axi_rready) begin\n                    if (decerr_len_reg > 0) begin\n                        decerr_len_next = decerr_len_reg-1;\n                        decerr_m_axi_rlast_next = (decerr_len_next == 0);\n                        decerr_m_axi_rvalid_next = 1'b1;\n                    end else begin\n                        decerr_m_axi_rvalid_next = 1'b0;\n                    end\n                end\n            end else if (m_rc_valid && m_rc_ready) begin\n                decerr_len_next = int_s_axi_arlen[m*8 +: 8];\n                decerr_m_axi_rid_next = int_s_axi_arid[m*S_ID_WIDTH +: S_ID_WIDTH];\n                decerr_m_axi_rlast_next = (decerr_len_next == 0);\n                decerr_m_axi_rvalid_next = 1'b1;\n            end\n        end\n\n        always @(posedge clk) begin\n            if (rst) begin\n                decerr_m_axi_rvalid_reg <= 1'b0;\n            end else begin\n                decerr_m_axi_rvalid_reg <= decerr_m_axi_rvalid_next;\n            end\n\n            decerr_m_axi_rid_reg <= decerr_m_axi_rid_next;\n            decerr_m_axi_rlast_reg <= decerr_m_axi_rlast_next;\n            decerr_len_reg <= decerr_len_next;\n        end\n\n        // read response arbitration\n        wire [M_COUNT_P1-1:0] r_request;\n        wire [M_COUNT_P1-1:0] r_acknowledge;\n        wire [M_COUNT_P1-1:0] r_grant;\n        wire r_grant_valid;\n        wire [CL_M_COUNT_P1-1:0] r_grant_encoded;\n\n        arbiter #(\n            .PORTS(M_COUNT_P1),\n            .ARB_TYPE_ROUND_ROBIN(1),\n            .ARB_BLOCK(1),\n            .ARB_BLOCK_ACK(1),\n            .ARB_LSB_HIGH_PRIORITY(1)\n        )\n        r_arb_inst (\n            .clk(clk),\n            .rst(rst),\n            .request(r_request),\n            .acknowledge(r_acknowledge),\n            .grant(r_grant),\n            .grant_valid(r_grant_valid),\n            .grant_encoded(r_grant_encoded)\n        );\n\n        // read response mux\n        wire [S_ID_WIDTH-1:0]  m_axi_rid_mux    = {decerr_m_axi_rid_reg, int_m_axi_rid} >> r_grant_encoded*M_ID_WIDTH;\n        wire [DATA_WIDTH-1:0]  m_axi_rdata_mux  = {{DATA_WIDTH{1'b0}}, int_m_axi_rdata} >> r_grant_encoded*DATA_WIDTH;\n        wire [1:0]             m_axi_rresp_mux  = {2'b11, int_m_axi_rresp} >> r_grant_encoded*2;\n        wire                   m_axi_rlast_mux  = {decerr_m_axi_rlast_reg, int_m_axi_rlast} >> r_grant_encoded;\n        wire [RUSER_WIDTH-1:0] m_axi_ruser_mux  = {{RUSER_WIDTH{1'b0}}, int_m_axi_ruser} >> r_grant_encoded*RUSER_WIDTH;\n        wire                   m_axi_rvalid_mux = ({decerr_m_axi_rvalid_reg, int_m_axi_rvalid} >> r_grant_encoded) & r_grant_valid;\n        wire                   m_axi_rready_mux;\n\n        assign int_axi_rready[m*M_COUNT +: M_COUNT] = (r_grant_valid && m_axi_rready_mux) << r_grant_encoded;\n        assign decerr_m_axi_rready = (r_grant_valid && m_axi_rready_mux) && (r_grant_encoded == M_COUNT_P1-1);\n\n        for (n = 0; n < M_COUNT; n = n + 1) begin\n            assign r_request[n] = int_axi_rvalid[n*S_COUNT+m] && !r_grant[n];\n            assign r_acknowledge[n] = r_grant[n] && int_axi_rvalid[n*S_COUNT+m] && m_axi_rlast_mux && m_axi_rready_mux;\n        end\n\n        assign r_request[M_COUNT_P1-1] = decerr_m_axi_rvalid_reg && !r_grant[M_COUNT_P1-1];\n        assign r_acknowledge[M_COUNT_P1-1] = r_grant[M_COUNT_P1-1] && decerr_m_axi_rvalid_reg && decerr_m_axi_rlast_reg && m_axi_rready_mux;\n\n        assign s_cpl_id = m_axi_rid_mux;\n        assign s_cpl_valid = m_axi_rvalid_mux && m_axi_rready_mux && m_axi_rlast_mux;\n\n        // S side register\n        axi_register_rd #(\n            .DATA_WIDTH(DATA_WIDTH),\n            .ADDR_WIDTH(ADDR_WIDTH),\n            .STRB_WIDTH(STRB_WIDTH),\n            .ID_WIDTH(S_ID_WIDTH),\n            .ARUSER_ENABLE(ARUSER_ENABLE),\n            .ARUSER_WIDTH(ARUSER_WIDTH),\n            .RUSER_ENABLE(RUSER_ENABLE),\n            .RUSER_WIDTH(RUSER_WIDTH),\n            .AR_REG_TYPE(S_AR_REG_TYPE[m*2 +: 2]),\n            .R_REG_TYPE(S_R_REG_TYPE[m*2 +: 2])\n        )\n        reg_inst (\n            .clk(clk),\n            .rst(rst),\n            .s_axi_arid(s_axi_arid[m*S_ID_WIDTH +: S_ID_WIDTH]),\n            .s_axi_araddr(s_axi_araddr[m*ADDR_WIDTH +: ADDR_WIDTH]),\n            .s_axi_arlen(s_axi_arlen[m*8 +: 8]),\n            .s_axi_arsize(s_axi_arsize[m*3 +: 3]),\n            .s_axi_arburst(s_axi_arburst[m*2 +: 2]),\n            .s_axi_arlock(s_axi_arlock[m]),\n            .s_axi_arcache(s_axi_arcache[m*4 +: 4]),\n            .s_axi_arprot(s_axi_arprot[m*3 +: 3]),\n            .s_axi_arqos(s_axi_arqos[m*4 +: 4]),\n            .s_axi_arregion(4'd0),\n            .s_axi_aruser(s_axi_aruser[m*ARUSER_WIDTH +: ARUSER_WIDTH]),\n            .s_axi_arvalid(s_axi_arvalid[m]),\n            .s_axi_arready(s_axi_arready[m]),\n            .s_axi_rid(s_axi_rid[m*S_ID_WIDTH +: S_ID_WIDTH]),\n            .s_axi_rdata(s_axi_rdata[m*DATA_WIDTH +: DATA_WIDTH]),\n            .s_axi_rresp(s_axi_rresp[m*2 +: 2]),\n            .s_axi_rlast(s_axi_rlast[m]),\n            .s_axi_ruser(s_axi_ruser[m*RUSER_WIDTH +: RUSER_WIDTH]),\n            .s_axi_rvalid(s_axi_rvalid[m]),\n            .s_axi_rready(s_axi_rready[m]),\n            .m_axi_arid(int_s_axi_arid[m*S_ID_WIDTH +: S_ID_WIDTH]),\n            .m_axi_araddr(int_s_axi_araddr[m*ADDR_WIDTH +: ADDR_WIDTH]),\n            .m_axi_arlen(int_s_axi_arlen[m*8 +: 8]),\n            .m_axi_arsize(int_s_axi_arsize[m*3 +: 3]),\n            .m_axi_arburst(int_s_axi_arburst[m*2 +: 2]),\n            .m_axi_arlock(int_s_axi_arlock[m]),\n            .m_axi_arcache(int_s_axi_arcache[m*4 +: 4]),\n            .m_axi_arprot(int_s_axi_arprot[m*3 +: 3]),\n            .m_axi_arqos(int_s_axi_arqos[m*4 +: 4]),\n            .m_axi_arregion(),\n            .m_axi_aruser(int_s_axi_aruser[m*ARUSER_WIDTH +: ARUSER_WIDTH]),\n            .m_axi_arvalid(int_s_axi_arvalid[m]),\n            .m_axi_arready(int_s_axi_arready[m]),\n            .m_axi_rid(m_axi_rid_mux),\n            .m_axi_rdata(m_axi_rdata_mux),\n            .m_axi_rresp(m_axi_rresp_mux),\n            .m_axi_rlast(m_axi_rlast_mux),\n            .m_axi_ruser(m_axi_ruser_mux),\n            .m_axi_rvalid(m_axi_rvalid_mux),\n            .m_axi_rready(m_axi_rready_mux)\n        );\n    end // s_ifaces\n\n    for (n = 0; n < M_COUNT; n = n + 1) begin : m_ifaces\n        // in-flight transaction count\n        wire trans_start;\n        wire trans_complete;\n        reg [$clog2(M_ISSUE[n*32 +: 32]+1)-1:0] trans_count_reg = 0;\n\n        wire trans_limit = trans_count_reg >= M_ISSUE[n*32 +: 32] && !trans_complete;\n\n        always @(posedge clk) begin\n            if (rst) begin\n                trans_count_reg <= 0;\n            end else begin\n                if (trans_start && !trans_complete) begin\n                    trans_count_reg <= trans_count_reg + 1;\n                end else if (!trans_start && trans_complete) begin\n                    trans_count_reg <= trans_count_reg - 1;\n                end\n            end\n        end\n\n        // address arbitration\n        wire [S_COUNT-1:0] a_request;\n        wire [S_COUNT-1:0] a_acknowledge;\n        wire [S_COUNT-1:0] a_grant;\n        wire a_grant_valid;\n        wire [CL_S_COUNT-1:0] a_grant_encoded;\n\n        arbiter #(\n            .PORTS(S_COUNT),\n            .ARB_TYPE_ROUND_ROBIN(1),\n            .ARB_BLOCK(1),\n            .ARB_BLOCK_ACK(1),\n            .ARB_LSB_HIGH_PRIORITY(1)\n        )\n        a_arb_inst (\n            .clk(clk),\n            .rst(rst),\n            .request(a_request),\n            .acknowledge(a_acknowledge),\n            .grant(a_grant),\n            .grant_valid(a_grant_valid),\n            .grant_encoded(a_grant_encoded)\n        );\n\n        // address mux\n        wire [M_ID_WIDTH-1:0]   s_axi_arid_mux     = int_s_axi_arid[a_grant_encoded*S_ID_WIDTH +: S_ID_WIDTH] | (a_grant_encoded << S_ID_WIDTH);\n        wire [ADDR_WIDTH-1:0]   s_axi_araddr_mux   = int_s_axi_araddr[a_grant_encoded*ADDR_WIDTH +: ADDR_WIDTH];\n        wire [7:0]              s_axi_arlen_mux    = int_s_axi_arlen[a_grant_encoded*8 +: 8];\n        wire [2:0]              s_axi_arsize_mux   = int_s_axi_arsize[a_grant_encoded*3 +: 3];\n        wire [1:0]              s_axi_arburst_mux  = int_s_axi_arburst[a_grant_encoded*2 +: 2];\n        wire                    s_axi_arlock_mux   = int_s_axi_arlock[a_grant_encoded];\n        wire [3:0]              s_axi_arcache_mux  = int_s_axi_arcache[a_grant_encoded*4 +: 4];\n        wire [2:0]              s_axi_arprot_mux   = int_s_axi_arprot[a_grant_encoded*3 +: 3];\n        wire [3:0]              s_axi_arqos_mux    = int_s_axi_arqos[a_grant_encoded*4 +: 4];\n        wire [3:0]              s_axi_arregion_mux = int_s_axi_arregion[a_grant_encoded*4 +: 4];\n        wire [ARUSER_WIDTH-1:0] s_axi_aruser_mux   = int_s_axi_aruser[a_grant_encoded*ARUSER_WIDTH +: ARUSER_WIDTH];\n        wire                    s_axi_arvalid_mux  = int_axi_arvalid[a_grant_encoded*M_COUNT+n] && a_grant_valid;\n        wire                    s_axi_arready_mux;\n\n        assign int_axi_arready[n*S_COUNT +: S_COUNT] = (a_grant_valid && s_axi_arready_mux) << a_grant_encoded;\n\n        for (m = 0; m < S_COUNT; m = m + 1) begin\n            assign a_request[m] = int_axi_arvalid[m*M_COUNT+n] && !a_grant[m] && !trans_limit;\n            assign a_acknowledge[m] = a_grant[m] && int_axi_arvalid[m*M_COUNT+n] && s_axi_arready_mux;\n        end\n\n        assign trans_start = s_axi_arvalid_mux && s_axi_arready_mux && a_grant_valid;\n\n        // read response forwarding\n        wire [CL_S_COUNT-1:0] r_select = m_axi_rid[n*M_ID_WIDTH +: M_ID_WIDTH] >> S_ID_WIDTH;\n\n        assign int_axi_rvalid[n*S_COUNT +: S_COUNT] = int_m_axi_rvalid[n] << r_select;\n        assign int_m_axi_rready[n] = int_axi_rready[r_select*M_COUNT+n];\n\n        assign trans_complete = int_m_axi_rvalid[n] && int_m_axi_rready[n] && int_m_axi_rlast[n];\n\n        // M side register\n        axi_register_rd #(\n            .DATA_WIDTH(DATA_WIDTH),\n            .ADDR_WIDTH(ADDR_WIDTH),\n            .STRB_WIDTH(STRB_WIDTH),\n            .ID_WIDTH(M_ID_WIDTH),\n            .ARUSER_ENABLE(ARUSER_ENABLE),\n            .ARUSER_WIDTH(ARUSER_WIDTH),\n            .RUSER_ENABLE(RUSER_ENABLE),\n            .RUSER_WIDTH(RUSER_WIDTH),\n            .AR_REG_TYPE(M_AR_REG_TYPE[n*2 +: 2]),\n            .R_REG_TYPE(M_R_REG_TYPE[n*2 +: 2])\n        )\n        reg_inst (\n            .clk(clk),\n            .rst(rst),\n            .s_axi_arid(s_axi_arid_mux),\n            .s_axi_araddr(s_axi_araddr_mux),\n            .s_axi_arlen(s_axi_arlen_mux),\n            .s_axi_arsize(s_axi_arsize_mux),\n            .s_axi_arburst(s_axi_arburst_mux),\n            .s_axi_arlock(s_axi_arlock_mux),\n            .s_axi_arcache(s_axi_arcache_mux),\n            .s_axi_arprot(s_axi_arprot_mux),\n            .s_axi_arqos(s_axi_arqos_mux),\n            .s_axi_arregion(s_axi_arregion_mux),\n            .s_axi_aruser(s_axi_aruser_mux),\n            .s_axi_arvalid(s_axi_arvalid_mux),\n            .s_axi_arready(s_axi_arready_mux),\n            .s_axi_rid(int_m_axi_rid[n*M_ID_WIDTH +: M_ID_WIDTH]),\n            .s_axi_rdata(int_m_axi_rdata[n*DATA_WIDTH +: DATA_WIDTH]),\n            .s_axi_rresp(int_m_axi_rresp[n*2 +: 2]),\n            .s_axi_rlast(int_m_axi_rlast[n]),\n            .s_axi_ruser(int_m_axi_ruser[n*RUSER_WIDTH +: RUSER_WIDTH]),\n            .s_axi_rvalid(int_m_axi_rvalid[n]),\n            .s_axi_rready(int_m_axi_rready[n]),\n            .m_axi_arid(m_axi_arid[n*M_ID_WIDTH +: M_ID_WIDTH]),\n            .m_axi_araddr(m_axi_araddr[n*ADDR_WIDTH +: ADDR_WIDTH]),\n            .m_axi_arlen(m_axi_arlen[n*8 +: 8]),\n            .m_axi_arsize(m_axi_arsize[n*3 +: 3]),\n            .m_axi_arburst(m_axi_arburst[n*2 +: 2]),\n            .m_axi_arlock(m_axi_arlock[n]),\n            .m_axi_arcache(m_axi_arcache[n*4 +: 4]),\n            .m_axi_arprot(m_axi_arprot[n*3 +: 3]),\n            .m_axi_arqos(m_axi_arqos[n*4 +: 4]),\n            .m_axi_arregion(m_axi_arregion[n*4 +: 4]),\n            .m_axi_aruser(m_axi_aruser[n*ARUSER_WIDTH +: ARUSER_WIDTH]),\n            .m_axi_arvalid(m_axi_arvalid[n]),\n            .m_axi_arready(m_axi_arready[n]),\n            .m_axi_rid(m_axi_rid[n*M_ID_WIDTH +: M_ID_WIDTH]),\n            .m_axi_rdata(m_axi_rdata[n*DATA_WIDTH +: DATA_WIDTH]),\n            .m_axi_rresp(m_axi_rresp[n*2 +: 2]),\n            .m_axi_rlast(m_axi_rlast[n]),\n            .m_axi_ruser(m_axi_ruser[n*RUSER_WIDTH +: RUSER_WIDTH]),\n            .m_axi_rvalid(m_axi_rvalid[n]),\n            .m_axi_rready(m_axi_rready[n])\n        );\n    end // m_ifaces\n\nendgenerate\n\nendmodule\n\n`resetall\n","lang":"verilog"};
processSrcData(g_data);