D:/Verilog/fullAdderr.v {1 {vlog -work work -stats=none D:/Verilog/fullAdderr.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fullAdderdf

Top level modules:
	fullAdderdf

} {} {}}
