#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jun 29 10:47:54 2021
# Process ID: 656393
# Current directory: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl
# Command line: vivado -log vivado.log -applog -messageDb vivado.pb -mode batch -source vpl.tcl -notrace
# Log file: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/vivado.log
# Journal file: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/vivado.jou
#-----------------------------------------------------------
source vpl.tcl -notrace
INFO: Dispatch client connection id - 43833
WARNING: failed to connect to dispatch server - client already initialized
[10:47:59] Run vpl: Step create_project: Started
INFO: [OCL_UTIL] current step: vpl.create_project
Creating Vivado project.
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
INFO: [OCL_UTIL] internal step: create_project -part xcu250-figd2104-2L-e -force prj prj
INFO: [OCL_UTIL] set_property design_mode GateLvl [current_fileset]
INFO: [Vivado 12-3498] Setting project source management mode (property SOURCE_MGMT_MODE) to "None".
INFO: [OCL_UTIL] set_property PR_FLOW 1 [current_project]
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked.dcp
INFO: [OCL_UTIL] internal step: create_partition_def -name my_pd -module pfm_dynamic
INFO: [OCL_UTIL] internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
INFO: [OCL_UTIL] set_property use_blackbox_stub false [get_filesets my_rm -of_objects [get_reconfig_modules my_rm]]
INFO: [OCL_UTIL] set_property USE_BLACKBOX_STUB 0 [get_partition_defs my_pd]
INFO: [OCL_UTIL] internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset my_rm.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
INFO: [OCL_UTIL] set_property PR_CONFIGURATION config_1 [get_runs impl_1]
[10:48:01] Run vpl: Step create_project: Completed
[10:48:01] Run vpl: Step create_bd: Started
INFO: [OCL_UTIL] current step: vpl.create_bd
INFO: [OCL_UTIL] set_property board_part_repo_paths .local/hw_platform/board [current_project]
INFO: [OCL_UTIL] set_property board_part xilinx.com:au250:part0:1.0 [current_project]
INFO: [OCL_UTIL] setting ip_repo_paths: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0 .local/hw_platform/iprepo /home/ferroelectric/Xilinx_2020/Vitis/2020.1/data/cache/xilinx .local/hw_platform/ipcache /home/ferroelectric/Xilinx_2020/Vitis/2020.1/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Xilinx_2020/Vitis/2020.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Xilinx_2020/Vitis/2020.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xdma:4.1'. The one found in IP location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pcie4_uscale_plus:1.3'. The one found in IP location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/xdma_status_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_cfg_external_msix:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_gt_if.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie3_ultrascale_v4_4/interfaces/pcie3_us_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:ext_shared_logic:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/axi_pcie3_v3_0/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/nvme_tc_v1_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_rbar:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/.ipcache
INFO: [OCL_UTIL] internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'pfm_dynamic.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
pfm_dynamic_m00_regslice_2
pfm_dynamic_s00_regslice_3
pfm_dynamic_s00_regslice_2
pfm_dynamic_s00_regslice_1
pfm_dynamic_interconnect_axilite_user_3
pfm_dynamic_s00_regslice_0
pfm_dynamic_axi_gpio_null_3
pfm_dynamic_axi_cdc_data_3
pfm_dynamic_interconnect_axilite_user_2
pfm_dynamic_s00_regslice_4
pfm_dynamic_xbar_0
pfm_dynamic_axi_vip_data_3
pfm_dynamic_regslice_periph_null_0
pfm_dynamic_axi_user_slrcrossing_si_0
pfm_dynamic_m01_regslice_0
pfm_dynamic_regslice_data_2
pfm_dynamic_axi_gpio_null_0
pfm_dynamic_axi_cdc_data_1
pfm_dynamic_memory_subsystem_0
pfm_dynamic_m01_regslice_2
pfm_dynamic_axi_gpio_null_2
pfm_dynamic_axi_vip_data_2
pfm_dynamic_m00_regslice_1
pfm_dynamic_xlconcat_interrupt_0
pfm_dynamic_axi_vip_ctrl_userpf_0
pfm_dynamic_axi_user_slrcrossing_mi_2
pfm_dynamic_axi_vip_control_mgntpf_0
pfm_dynamic_axi_cdc_data_0
pfm_dynamic_debug_bridge_xsdbm_0
pfm_dynamic_axi_user_slrcrossing_si_2
pfm_dynamic_xlconcat_interrupt_0_0
pfm_dynamic_axi_user_slrcrossing_mi_0
pfm_dynamic_xlconcat_interrupt_1_0
pfm_dynamic_axi_user_slrcrossing_mi_1
pfm_dynamic_xlconstant_gnd_0
pfm_dynamic_regslice_control_mgntpf_0
pfm_dynamic_interconnect_axilite_user_1
pfm_dynamic_xlconcat_interrupt_2_0
pfm_dynamic_axi_user_interconnect_0
pfm_dynamic_m00_regslice_0
pfm_dynamic_xlconcat_interrupt_3_0
pfm_dynamic_interconnect_axilite_user_0
pfm_dynamic_axi_cdc_data_2
pfm_dynamic_regslice_data_0
pfm_dynamic_m01_regslice_1
pfm_dynamic_regslice_data_3
pfm_dynamic_axi_gpio_null_1
pfm_dynamic_axi_vip_data_1
pfm_dynamic_s00_regslice_5
pfm_dynamic_xbar_1
pfm_dynamic_axi_user_slrcrossing_si_1
pfm_dynamic_axi_user_interconnect_1
pfm_dynamic_regslice_data_1
pfm_dynamic_s00_regslice_6
pfm_dynamic_axi_vip_data_0
pfm_dynamic_xbar_2
pfm_dynamic_axi_user_interconnect_2

WARNING: [IP_Flow 19-2162] IP 'bd_ebbe_xsdbm_0' is locked:
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_debug_bridge_xsdbm_0' is locked:
* IP definition 'Debug Bridge (3.0)' for IP 'pfm_dynamic_debug_bridge_xsdbm_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * IP 'pfm_dynamic_debug_bridge_xsdbm_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_0_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_1_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_1_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_2_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_2_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconcat_interrupt_3_0' is locked:
* IP definition 'Concat (2.1)' for IP 'pfm_dynamic_xlconcat_interrupt_3_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_xlconstant_gnd_0' is locked:
* IP definition 'Constant (1.1)' for IP 'pfm_dynamic_xlconstant_gnd_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'pfm_dynamic_regslice_periph_null_0' is locked:
* IP definition 'AXI Register Slice (2.1)' for IP 'pfm_dynamic_regslice_periph_null_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_4bfa_one_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_4bfa_s00mmu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_4bfa_s00sic_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_sarn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_srn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_sawn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_swn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_sbn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00arn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00rn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00awn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00wn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m00bn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m00e_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01arn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01rn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01awn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01wn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bfa_m01bn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bfa_m01e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bfa_m01e_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_d216_interconnect_S00_AXI_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'bd_d216_interconnect_S00_AXI_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * IP 'bd_d216_interconnect_S00_AXI_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_8bea_one_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_8bea_s00mmu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_8bea_s00sic_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_sarn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_srn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_sawn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_swn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_sbn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m00arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_m00arn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m00rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_m00rn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m00awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_m00awn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m00wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_m00wn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m00bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_m00bn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_8bea_m00e_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m01arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_m01arn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m01rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_m01rn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m01awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_m01awn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m01wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_m01wn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m01bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bea_m01bn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bea_m01e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_8bea_m01e_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_d216_interconnect_S01_AXI_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'bd_d216_interconnect_S01_AXI_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * IP 'bd_d216_interconnect_S01_AXI_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_8bd9_one_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_8bd9_s00mmu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_8bd9_s00sic_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_sarn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_srn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_sawn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_swn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_sbn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m00arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_m00arn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m00rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_m00rn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m00awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_m00awn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m00wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_m00wn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m00bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_m00bn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_8bd9_m00e_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m01arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_m01arn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m01rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_m01rn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m01awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_m01awn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m01wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_m01wn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m01bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_8bd9_m01bn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_8bd9_m01e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_8bd9_m01e_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_d216_interconnect_S02_AXI_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'bd_d216_interconnect_S02_AXI_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * IP 'bd_d216_interconnect_S02_AXI_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_4bc9_one_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_4bc9_s00mmu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_4bc9_s00sic_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_sarn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_srn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_sawn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_swn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_sbn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_sbn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m00arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_m00arn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m00rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_m00rn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m00awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_m00awn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m00wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_m00wn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m00bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_m00bn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m00e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bc9_m00e_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m01arn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_m01arn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m01rn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_m01rn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m01awn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_m01awn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m01wn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_m01wn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m01bn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_4bc9_m01bn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_4bc9_m01e_0' is locked:
* IP definition 'SC EXIT (1.0)' for IP 'bd_4bc9_m01e_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_d216_interconnect_S03_AXI_0' is locked:
* IP definition 'AXI SmartConnect (1.0)' for IP 'bd_d216_interconnect_S03_AXI_0' (customized with software release 2018.3) has a different revision in the IP Catalog. * IP 'bd_d216_interconnect_S03_AXI_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_one_0' is locked:
* IP definition 'Constant (1.1)' for IP 'bd_27a1_one_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_s00mmu_0' is locked:
* IP definition 'SC MMU (1.0)' for IP 'bd_27a1_s00mmu_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_s00sic_0' is locked:
* IP definition 'SC SI_CONVERTER (1.0)' for IP 'bd_27a1_s00sic_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_sarn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_sarn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_srn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_srn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_sawn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_sawn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'bd_27a1_swn_0' is locked:
* IP definition 'SmartConnect Node (1.0)' for IP 'bd_27a1_swn_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
INFO: [Common 17-14] Message 'IP_Flow 19-2162' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
import_files: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.043 ; gain = 0.000 ; free physical = 37892 ; free virtual = 86049
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
Adding component instance block -- xilinx.com:ip:debug_bridge:3.0 - debug_bridge_xsdbm
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_interrupt_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_gnd
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_reset_op
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_periph_null
Adding component instance block -- xilinx.com:ip:sdx_memory_subsystem:1.0 - memory_subsystem
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_cdc_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_user_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_user_slrcrossing_mi
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_control_mgntpf
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_ctrl_userpf
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:user:freq_counter:1.0 - freq_counter_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_control_mgntpf
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
WARNING: [BD 41-1731] Type mismatch between connected pins: /slr0/clkwiz_kernel2_clk_out1(clk) and /slr0/freq_counter_0/test_clk1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /slr0/clkwiz_kernel_clk_out1(clk) and /slr0/freq_counter_0/test_clk0(undef)
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_cdc_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_user_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_user_slrcrossing_mi
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_user_slrcrossing_si
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_cdc_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_user_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_user_slrcrossing_mi
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_user_slrcrossing_si
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - axi_cdc_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_null
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - axi_user_slrcrossing_si
Adding component instance block -- xilinx.com:ip:axi_vip:1.1 - axi_vip_data
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - interconnect_axilite_user
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - regslice_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_control
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - psreset_gate_pr_kernel2
Successfully read diagram <pfm_dynamic> from BD file </home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd>
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_user_interconnect_0 (AXI Interconnect 2.1) from revision 19 to revision 22
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_interconnect_axilite_user_0 (AXI Interconnect 2.1) from revision 19 to revision 22
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_user_interconnect_1 (AXI Interconnect 2.1) from revision 19 to revision 22
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_interconnect_axilite_user_1 (AXI Interconnect 2.1) from revision 19 to revision 22
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_user_interconnect_2 (AXI Interconnect 2.1) from revision 19 to revision 22
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_interconnect_axilite_user_2 (AXI Interconnect 2.1) from revision 19 to revision 22
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_interconnect_axilite_user_3 (AXI Interconnect 2.1) from revision 19 to revision 22
INFO: [BD 41-1799] The block design contains upgradeable cell(s), automatically upgrading to newest version...
INFO: [xilinx.com:ip:debug_bridge:3.0-0] pfm_dynamic_debug_bridge_xsdbm_0:  Update boundary has completed 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] pfm_dynamic_debug_bridge_xsdbm_0:  Update boundary has started running 
INFO: [xilinx.com:ip:debug_bridge:3.0-0] pfm_dynamic_debug_bridge_xsdbm_0:  Update content has started running 
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3205.438 ; gain = 998.477 ; free physical = 36870 ; free virtual = 85009
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_debug_bridge_xsdbm_0 (Debug Bridge 3.0) from revision 4 to revision 6
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_0 (Concat 2.1) from revision 1 to revision 3
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_0_0 (Concat 2.1) from revision 1 to revision 3
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_1_0 (Concat 2.1) from revision 1 to revision 3
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_2_0 (Concat 2.1) from revision 1 to revision 3
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconcat_interrupt_3_0 (Concat 2.1) from revision 1 to revision 3
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_xlconstant_gnd_0 (Constant 1.1) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_regslice_periph_null_0 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_memory_subsystem_0 (SDx Memory Subsystem 1.0) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_cdc_data_0 (AXI Clock Converter 2.1) from revision 17 to revision 20
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_gpio_null_0 (AXI GPIO 2.0) from revision 20 to revision 23
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_user_slrcrossing_mi_0 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_control_mgntpf_0 (AXI Verification IP 1.1) from revision 4 to revision 7
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of SUPPORTS_NARROW will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BURST will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_CACHE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_REGION will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_QOS will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_LOCK will be ignored in validation
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_ctrl_userpf_0 (AXI Verification IP 1.1) from revision 4 to revision 7
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of SUPPORTS_NARROW will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_BURST will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_CACHE will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_REGION will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_QOS will be ignored in validation
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of HAS_LOCK will be ignored in validation
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_data_0 (AXI Verification IP 1.1) from revision 4 to revision 7
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_regslice_control_mgntpf_0 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_regslice_data_0 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_cdc_data_1 (AXI Clock Converter 2.1) from revision 17 to revision 20
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_gpio_null_1 (AXI GPIO 2.0) from revision 20 to revision 23
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_user_slrcrossing_mi_1 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_user_slrcrossing_si_0 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_data_1 (AXI Verification IP 1.1) from revision 4 to revision 7
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_regslice_data_1 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_cdc_data_2 (AXI Clock Converter 2.1) from revision 17 to revision 20
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_gpio_null_2 (AXI GPIO 2.0) from revision 20 to revision 23
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_user_slrcrossing_mi_2 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_user_slrcrossing_si_1 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_data_2 (AXI Verification IP 1.1) from revision 4 to revision 7
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_regslice_data_2 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_cdc_data_3 (AXI Clock Converter 2.1) from revision 17 to revision 20
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_gpio_null_3 (AXI GPIO 2.0) from revision 20 to revision 23
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_user_slrcrossing_si_2 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_axi_vip_data_3 (AXI Verification IP 1.1) from revision 4 to revision 7
INFO: [IP_Flow 19-3422] Upgraded pfm_dynamic_regslice_data_3 (AXI Register Slice 2.1) from revision 18 to revision 21
INFO: [IP_Flow 19-5627] Changing parameter ADDR_WIDTH on bus interface /regslice_data_M_AXI_slr3 from 39 to 40 due to existing assignment(s) on address space /regslice_data_M_AXI_slr3.
Wrote  : </home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3205.438 ; gain = 1019.527 ; free physical = 37587 ; free virtual = 85125
INFO: [OCL_UTIL] internal step: report locked IPs
INFO: [OCL_UTIL] internal step: source .local/dr.bd.tcl
INFO: [sdx_memory_subsystem 1-1] Mapped memory resource DDR4_MEM00 from /memory_subsystem into /krnl_rtl_1/m_axi_gmem
INFO: [OCL_UTIL] internal step: save_bd_design
INFO: [IP_Flow 19-5627] Changing parameter ADDR_WIDTH on bus interface /regslice_data_M_AXI_slr3 from 39 to 40 due to existing assignment(s) on address space /regslice_data_M_AXI_slr3.
Wrote  : </home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
INFO: [OCL_UTIL] internal step: add_files .local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property USED_IN "implementation" [get_files .local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc]
INFO: [OCL_UTIL] set_property PROCESSING_ORDER "NORMAL" [get_files .local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc]
[10:48:46] Run vpl: Step create_bd: Completed
[10:48:46] Run vpl: Step update_bd: Started
INFO: [OCL_UTIL] current step: vpl.update_bd
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DEBUG: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
INFO: Platform is not decorated with AXI-Lite and trace masters
--- DEBUG: Parsing Platform-specific information for debug and profiling...
--- DEBUG: -----------------------------------------------------------
--- DEBUG:    Host dict: SLR0 memory_subsystem/S00_AXI SLR1 memory_subsystem/S01_AXI SLR2 memory_subsystem/S02_AXI SLR3 memory_subsystem/S03_AXI
--- DEBUG:    Host masters: /slr0/axi_cdc_data_M_AXI /slr1/axi_cdc_data_M_AXI /slr2/axi_cdc_data_M_AXI /slr3/axi_cdc_data_M_AXI
--- DEBUG:    Axilite dict: SLR0 {ip slr0/interconnect_axilite_user mi M00_AXI fallback true} SLR1 {ip slr1/interconnect_axilite_user mi M00_AXI fallback false} SLR2 {ip slr2/interconnect_axilite_user mi M00_AXI fallback false} SLR3 {ip slr3/interconnect_axilite_user mi M00_AXI fallback false}
--- DEBUG:    AXI-Lite interconnect: slr0/interconnect_axilite_user
--- DEBUG:    AXI-Lite master: slr0/interconnect_axilite_user/M00_AXI
--- DEBUG:    Trace dict: SLR0 {mi regslice_data_periph_M_AXI clk dma_pcie_axi_aclk rst slr0/reset_controllers/psreset_gate_pr_data/interconnect_aresetn}
--- DEBUG:    SLR assigment: SLR0
--- DEBUG:    AXI-MM master: regslice_data_periph_M_AXI (dedicated: true)
--- DEBUG:    Trace clock: dma_pcie_axi_aclk
--- DEBUG:    Trace reset: slr0/reset_controllers/psreset_gate_pr_data/interconnect_aresetn
--- DEBUG:    Monitor dict: SLR0 {clk clkwiz_kernel_clk_out1 rst slr0/reset_controllers/psreset_gate_pr_kernel/peripheral_aresetn fallback true} SLR1 {clk clkwiz_kernel_clk_out1 rst slr1/reset_controllers/psreset_gate_pr_kernel/peripheral_aresetn fallback false} SLR2 {clk clkwiz_kernel_clk_out1 rst slr2/reset_controllers/psreset_gate_pr_kernel/peripheral_aresetn fallback false} SLR3 {clk clkwiz_kernel_clk_out1 rst slr3/reset_controllers/psreset_gate_pr_kernel/peripheral_aresetn fallback false}
--- DEBUG:    Monitor clock: clkwiz_kernel_clk_out1
--- DEBUG:    Monitor reset: slr0/reset_controllers/psreset_gate_pr_kernel/peripheral_aresetn
--- DEBUG: -----------------------------------------------------------
--- DEBUG: -----------------------------------------------------------
--- DEBUG: Automation Dictionary:
--- DEBUG: -----------------------------------------------------------
WARNING: No monitor points found for BD automation.
--- DPA: Step 1 - Add debug/profile monitors...
--- DPA: Step 2 - No trace added
--- DPA: Step 3 - Add AI engine support...
--- DPA: Step 4 - Add AXI-Lite control...
--- DPA: Step 5 - Group IP into System_DPA...
Slave segment '/krnl_rtl_1/s_axi_control/reg0' is being assigned into address space '/regslice_control_userpf_M_AXI' at <0x0180_0000 [ 64K ]>.
INFO: Writing /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/debug_ip_layout.rtd...
INFO: [OCL_UTIL] internal step: assign_bd_address
INFO: [OCL_UTIL] internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
(Post-linking DSA Tcl hook) Profile Monitor doesn't exist - therefore no changes made
INFO: [OCL_UTIL] bd::util_cmd set_bd_source Vitis [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
INFO: [IP_Flow 19-5627] Changing parameter ADDR_WIDTH on bus interface /regslice_data_M_AXI_slr3 from 39 to 40 due to existing assignment(s) on address space /regslice_data_M_AXI_slr3.
Wrote  : </home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
[10:48:46] Run vpl: Step update_bd: Completed
[10:48:46] Run vpl: Step generate_target: Started
INFO: [OCL_UTIL] current step: vpl.generate_target
INFO: [OCL_UTIL] internal step: generate_target all [get_files pfm_dynamic.bd]
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S00_AXI declares AXI interface metadata CONFIG.HAS_BURST=1 which requires extra FPGA resources.  If this IP only produces AXI INCR bursts, update the IP packaging so that HAS_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S00_AXI declares AXI interface metadata CONFIG.SUPPORTS_NARROW_BURST=1 which requires extra FPGA resources.  If this IP does not produce narrow bursts, update the IP packaging so that SUPPORTS_NARROW_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S01_AXI declares AXI interface metadata CONFIG.HAS_BURST=1 which requires extra FPGA resources.  If this IP only produces AXI INCR bursts, update the IP packaging so that HAS_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S01_AXI declares AXI interface metadata CONFIG.SUPPORTS_NARROW_BURST=1 which requires extra FPGA resources.  If this IP does not produce narrow bursts, update the IP packaging so that SUPPORTS_NARROW_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S02_AXI declares AXI interface metadata CONFIG.HAS_BURST=1 which requires extra FPGA resources.  If this IP only produces AXI INCR bursts, update the IP packaging so that HAS_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S02_AXI declares AXI interface metadata CONFIG.SUPPORTS_NARROW_BURST=1 which requires extra FPGA resources.  If this IP does not produce narrow bursts, update the IP packaging so that SUPPORTS_NARROW_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S03_AXI declares AXI interface metadata CONFIG.HAS_BURST=1 which requires extra FPGA resources.  If this IP only produces AXI INCR bursts, update the IP packaging so that HAS_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S03_AXI declares AXI interface metadata CONFIG.SUPPORTS_NARROW_BURST=1 which requires extra FPGA resources.  If this IP does not produce narrow bursts, update the IP packaging so that SUPPORTS_NARROW_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S04_AXI declares AXI interface metadata CONFIG.HAS_BURST=1 which requires extra FPGA resources.  If this IP only produces AXI INCR bursts, update the IP packaging so that HAS_BURST=0 to save FPGA resources.
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] pfm_dynamic_memory_subsystem_0: The device attached to S04_AXI declares AXI interface metadata CONFIG.SUPPORTS_NARROW_BURST=1 which requires extra FPGA resources.  If this IP does not produce narrow bursts, update the IP packaging so that SUPPORTS_NARROW_BURST=0 to save FPGA resources.
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
create_bd_cell: Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3560.555 ; gain = 355.117 ; free physical = 37009 ; free virtual = 84519
xit::source_ipfile: Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3566.492 ; gain = 361.055 ; free physical = 37000 ; free virtual = 84510
Slave segment '/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/S00_AXI' at <0x40_0000_0000 [ 16G ]>.
Slave segment '/ddr4_mem00/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK' is being assigned into address space '/S04_AXI' at <0x40_0000_0000 [ 16G ]>.
WARNING: [BD 5-230] No cells matched 'get_bd_cells srsr_DDR4_MEM00'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /S_AXI'
xit::source_ipfile: Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 3566.492 ; gain = 361.055 ; free physical = 36989 ; free virtual = 84499
INFO: [xilinx.com:ip:sdx_memory_subsystem:1.0-1] /memory_subsystemNo SLR assignment metadata detected at /krnl_rtl_1/m_axi_gmem
WARNING: [BD 41-927] Following properties on pin /krnl_rtl_1/ap_clk have been updated from connected ip, but BD cell '/krnl_rtl_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 300000000 
Please resolve any mismatches by directly setting properties on BD cell </krnl_rtl_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /slr0/freq_counter_0/clk have been updated from connected ip, but BD cell '/slr0/freq_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50925925 
Please resolve any mismatches by directly setting properties on BD cell </slr0/freq_counter_0> to completely resolve these warnings.
INFO: [IP_Flow 19-5627] Changing parameter ADDR_WIDTH on bus interface /regslice_data_M_AXI_slr3 from 39 to 40 due to existing assignment(s) on address space /regslice_data_M_AXI_slr3.
Wrote  : </home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S04_AXI_awlock'(1) to pin: '/krnl_rtl_1/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S04_AXI_arlock'(1) to pin: '/krnl_rtl_1/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S04_AXI_awlock'(1) to pin: '/krnl_rtl_1/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/memory_subsystem/S04_AXI_arlock'(1) to pin: '/krnl_rtl_1/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/sim/pfm_dynamic.v
VHDL Output written to : /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/hdl/pfm_dynamic_wrapper.v
Exporting to file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/hw_handoff/pfm_dynamic_debug_bridge_xsdbm_0.hwh
Generated Block Design Tcl file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/hw_handoff/pfm_dynamic_debug_bridge_xsdbm_0_bd.tcl
Generated Hardware Definition File /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/synth/pfm_dynamic_debug_bridge_xsdbm_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block debug_bridge_xsdbm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconcat_interrupt_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_concat/xlconstant_gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block regslice_periph_null .
Exporting to file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/hw_handoff/bd_d216_interconnect_DDR4_MEM00_0.hwh
Generated Block Design Tcl file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/hw_handoff/bd_d216_interconnect_DDR4_MEM00_0_bd.tcl
Generated Hardware Definition File /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/synth/bd_d216_interconnect_DDR4_MEM00_0.hwdef
Exporting to file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/hw_handoff/bd_d216_ddr4_mem00_0_microblaze_mcs.hwh
Generated Block Design Tcl file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/hw_handoff/bd_d216_ddr4_mem00_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/synth/bd_d216_ddr4_mem00_0_microblaze_mcs.hwdef
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_12/bd_d216_ddr4_mem00_ctrl_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
Exporting to file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/hw_handoff/pfm_dynamic_memory_subsystem_0.hwh
Generated Block Design Tcl file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/hw_handoff/pfm_dynamic_memory_subsystem_0_bd.tcl
Generated Hardware Definition File /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/synth/pfm_dynamic_memory_subsystem_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_subsystem .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_cdc_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_user_slrcrossing_mi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_vip_control_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_vip_ctrl_userpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/regslice_control_mgntpf .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/regslice_data .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_1/pfm_dynamic_axi_cdc_data_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_cdc_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_user_slrcrossing_mi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_user_slrcrossing_si .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/regslice_data .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_2/pfm_dynamic_axi_cdc_data_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_cdc_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_user_slrcrossing_mi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_user_slrcrossing_si .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/regslice_data .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_3/pfm_dynamic_axi_cdc_data_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr3/axi_cdc_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr3/axi_gpio_null .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr3/axi_user_slrcrossing_si .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr3/axi_vip_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr3/regslice_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_user_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_user_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_user_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user/xbar .
WARNING: [IP_Flow 19-519] IP 'myproject_axi_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block krnl_rtl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_user_interconnect/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_user_interconnect/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/axi_user_interconnect/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user/m01_couplers/m01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr0/interconnect_axilite_user/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_user_interconnect/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_user_interconnect/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/axi_user_interconnect/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr1/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_user_interconnect/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_user_interconnect/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/axi_user_interconnect/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr2/interconnect_axilite_user/s00_couplers/s00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slr3/interconnect_axilite_user/s00_couplers/s00_regslice .
Exporting to file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/hw_handoff/pfm_dynamic.hwh
Generated Block Design Tcl file /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/hw_handoff/pfm_dynamic_bd.tcl
Generated Hardware Definition File /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.hwdef
generate_target: Time (s): cpu = 00:00:50 ; elapsed = 00:01:09 . Memory (MB): peak = 3668.375 ; gain = 462.938 ; free physical = 36758 ; free virtual = 84386
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_cdc_data_1, cache-ID = f91fc2aa3703885d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_1, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_logic_reset_op_0, cache-ID = 96448f149674ce02.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_control_0, cache-ID = 98064df3f8277a5a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel2_2, cache-ID = 34bd05104171a24c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_regslice_data_3, cache-ID = a5d7537459f9d12f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_xbar_6, cache-ID = d55265683532b049.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_auto_cc_0, cache-ID = 26f09db5b1b1ffa4.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_2, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_debug_bridge_xsdbm_0, cache-ID = d4c86495a09afd29.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_9, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel2_0, cache-ID = 8d34ea20083e3eb6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_regslice_data_1, cache-ID = 5c1a7eb5c91cfe05.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_24, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_psr_aclk_SLR0_0, cache-ID = b2eebe5b18e9e9e2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_vip_ui_rst_DDR4_MEM00_0, cache-ID = e2320cfe12f668dd.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_cdc_data_0, cache-ID = 736164cb376c0f22.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_0, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_freq_counter_0_0, cache-ID = 8c373edd860ba683.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_memory_subsystem_0, cache-ID = 3e74b72818901259.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel2_1, cache-ID = d1f01db82c99f0cb.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_regslice_data_2, cache-ID = d931c594918b46ba.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_xbar_4, cache-ID = 097163103bd6366e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_vip_S00_AXI_0, cache-ID = 21e1479d7ccda288.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_cdc_data_2, cache-ID = 256cc9e29e59374f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_0, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_9, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_data_0, cache-ID = 93cc1ce4f459e585.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel_2, cache-ID = 0cacae5d5aecf0ab.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_20, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_ddr4_mem00_ctrl_cc_0, cache-ID = 9db9645e6cabafb4.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_vip_DDR4_MEM00_0, cache-ID = 2d68a402f4d13db3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_cdc_data_3, cache-ID = af126f839e36b030.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_1, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_1, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_10, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_data_1, cache-ID = cf08eb7cd0fe2bf8.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel_3, cache-ID = 506859c57e4b3ed6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_21, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_ddr4_mem00_0, cache-ID = 3c9f2e0c2ab5dff9.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_vip_S04_AXI_0, cache-ID = 063942b8da11127b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_0, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_2, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_10, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_control_1, cache-ID = c4c2ba6bdc80b427.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel2_3, cache-ID = 6879f28865d66c31.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_regslice_periph_null_0, cache-ID = e16dca97e302b8a0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_calib_reduce_0, cache-ID = b233f0c34fb5de79.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_psr_ddr4_mem00_0, cache-ID = d839566d1dc6a983.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_1, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_3, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_8, cache-ID = d043e464a26fe533.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_data_3, cache-ID = 7681044c99b1b702.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_regslice_data_0, cache-ID = 20fce855016e6990.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_22, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_interconnect_DDR4_MEM00_0, cache-ID = 0132c969b966cc83.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_ebbe_xsdbm_0, cache-ID = de215dabde6ee1bd.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_2, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_ctrl_userpf_0, cache-ID = d27809ee5e665a67.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_8, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_control_3, cache-ID = 7d4b555b95cf28dd.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel_1, cache-ID = e9e1b6f53704a22c.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_19, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_xbar_5, cache-ID = b8ab53ff53011b70.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_vip_ui_clk_DDR4_MEM00_0, cache-ID = bf566190d7703eb5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_3, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_2, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_7, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_data_2, cache-ID = 2a45f3d4bd16797f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_regslice_control_mgntpf_0, cache-ID = 3db9cb60d67086cf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_23, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_interconnect_ddrmem_ctrl_0, cache-ID = 031588949c46200d.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_ebbe_lut_buffer_0, cache-ID = 5ccbdcccf2d55c7b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_0, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_control_mgntpf_0, cache-ID = d27809ee5e665a67.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_7, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_control_2, cache-ID = 218fa2c3b168e6a0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_psreset_gate_pr_kernel_0, cache-ID = b525416d13a36c51.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_18, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_xbar_3, cache-ID = 1c8a1f8893b3bbca.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_psr_ctrl_interconnect_0, cache-ID = b2bea63721b8b6e5.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP bd_d216_vip_ctrl_DDR4_MEM00_0, cache-ID = 3aeba3c711419b21.
config_ip_cache: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3922.375 ; gain = 254.000 ; free physical = 36447 ; free virtual = 84321
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: read_xdc output/dont_partition.xdc
[10:50:01] Run vpl: Step generate_target: Completed
[10:50:01] Run vpl: Step config_hw_runs: Started
INFO: [OCL_UTIL] current step: vpl.config_hw_runs
INFO: [OCL_UTIL] internal step: creating vpl tcl hooks for implementation run
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [Project 1-957] Report "impl_1_place_report_utilization_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_drc_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_methodology_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_power_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [Project 1-957] Report "impl_1_route_report_timing_summary_0" was used in following dashboard(s) and has been removed.
default_dashboard.
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_0, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_3, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_19, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_2, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_9, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_3, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_7, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_1, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_7, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_22, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_2, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_10, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_0, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_18, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_1, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_8, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_23, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_ctrl_userpf_0, cache-ID = d27809ee5e665a67.
INFO: [Common 17-14] Message 'IP_Flow 19-4838' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
[10:50:05] Run vpl: Step config_hw_runs: Completed
[10:50:05] Run vpl: Step synth: Started
INFO: [OCL_UTIL] current step: vpl.synth
INFO: [OCL_UTIL] internal step: launch_runs my_rm_synth_1 -jobs 8  
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_0, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_9, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_3, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_7, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_22, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_2, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_3, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_19, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_1, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_8, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_23, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_2, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_7, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_0, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_10, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_1, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_18, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_ctrl_userpf_0, cache-ID = d27809ee5e665a67.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_9, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_24, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_1, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_10, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_21, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_2, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_8, cache-ID = d043e464a26fe533.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_0, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_7, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_22, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_2, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_9, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_3, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_18, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_1, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_7, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_2, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_10, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_0, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_8, cache-ID = d043e464a26fe533.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_1, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_9, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_24, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_ctrl_userpf_0, cache-ID = d27809ee5e665a67.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_8, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_23, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_1, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_3, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_19, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_2, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_10, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_21, cache-ID = 99493b20e4992d0f.
[Tue Jun 29 10:50:09 2021] Launched pfm_dynamic_axi_gpio_null_0_synth_1, pfm_dynamic_axi_user_slrcrossing_mi_1_synth_1, pfm_dynamic_axi_user_slrcrossing_si_0_synth_1, pfm_dynamic_axi_vip_data_1_synth_1, pfm_dynamic_axi_gpio_null_2_synth_1, pfm_dynamic_axi_user_slrcrossing_mi_2_synth_1, pfm_dynamic_axi_user_slrcrossing_si_1_synth_1, pfm_dynamic_axi_vip_data_2_synth_1, pfm_dynamic_axi_gpio_null_3_synth_1, pfm_dynamic_axi_vip_data_3_synth_1, pfm_dynamic_krnl_rtl_1_0_synth_1, pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1, pfm_dynamic_s00_regslice_22_synth_1, pfm_dynamic_m00_regslice_10_synth_1, pfm_dynamic_m01_regslice_10_synth_1, pfm_dynamic_s00_regslice_24_synth_1, pfm_dynamic_s00_regslice_23_synth_1, pfm_dynamic_s00_regslice_18_synth_1, pfm_dynamic_m00_regslice_7_synth_1, pfm_dynamic_m01_regslice_7_synth_1, pfm_dynamic_s00_regslice_19_synth_1, pfm_dynamic_m00_regslice_8_synth_1, pfm_dynamic_m01_regslice_8_synth_1, pfm_dynamic_m00_regslice_9_synth_1, pfm_dynamic_m01_regslice_9_synth_1, pfm_dynamic_s00_regslice_21_synth_1...
Run output will be captured here:
pfm_dynamic_axi_gpio_null_0_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_0_synth_1/runme.log
pfm_dynamic_axi_user_slrcrossing_mi_1_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_user_slrcrossing_mi_1_synth_1/runme.log
pfm_dynamic_axi_user_slrcrossing_si_0_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_user_slrcrossing_si_0_synth_1/runme.log
pfm_dynamic_axi_vip_data_1_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_1_synth_1/runme.log
pfm_dynamic_axi_gpio_null_2_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_2_synth_1/runme.log
pfm_dynamic_axi_user_slrcrossing_mi_2_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_user_slrcrossing_mi_2_synth_1/runme.log
pfm_dynamic_axi_user_slrcrossing_si_1_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_user_slrcrossing_si_1_synth_1/runme.log
pfm_dynamic_axi_vip_data_2_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_2_synth_1/runme.log
pfm_dynamic_axi_gpio_null_3_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_3_synth_1/runme.log
pfm_dynamic_axi_vip_data_3_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_3_synth_1/runme.log
pfm_dynamic_krnl_rtl_1_0_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_rtl_1_0_synth_1/runme.log
pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/runme.log
pfm_dynamic_s00_regslice_22_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_22_synth_1/runme.log
pfm_dynamic_m00_regslice_10_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_10_synth_1/runme.log
pfm_dynamic_m01_regslice_10_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/runme.log
pfm_dynamic_s00_regslice_24_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_24_synth_1/runme.log
pfm_dynamic_s00_regslice_23_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_23_synth_1/runme.log
pfm_dynamic_s00_regslice_18_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_18_synth_1/runme.log
pfm_dynamic_m00_regslice_7_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_7_synth_1/runme.log
pfm_dynamic_m01_regslice_7_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_7_synth_1/runme.log
pfm_dynamic_s00_regslice_19_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_19_synth_1/runme.log
pfm_dynamic_m00_regslice_8_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_8_synth_1/runme.log
pfm_dynamic_m01_regslice_8_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_8_synth_1/runme.log
pfm_dynamic_m00_regslice_9_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_9_synth_1/runme.log
pfm_dynamic_m01_regslice_9_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_9_synth_1/runme.log
pfm_dynamic_s00_regslice_21_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_21_synth_1/runme.log
[Tue Jun 29 10:50:09 2021] Launched my_rm_synth_1...
Run output will be captured here: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/runme.log
[Tue Jun 29 10:50:09 2021] Waiting for my_rm_synth_1 to finish...

*** Running vivado
    with args -log pfm_dynamic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic.tcl -notrace
INFO: Dispatch client connection id - 43833
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Xilinx_2020/Vitis/2020.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Xilinx_2020/Vitis/2020.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xdma:4.1'. The one found in IP location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pcie4_uscale_plus:1.3'. The one found in IP location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/xdma_status_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_cfg_external_msix:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_gt_if.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie3_ultrascale_v4_4/interfaces/pcie3_us_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:ext_shared_logic:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/axi_pcie3_v3_0/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/nvme_tc_v1_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_rbar:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
Command: synth_design -top pfm_dynamic -part xcu250-figd2104-2L-e -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 660545
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3034.742 ; gain = 207.719 ; free physical = 34020 ; free virtual = 82289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1900]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_debug_bridge_xsdbm_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_debug_bridge_xsdbm_0' (1#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_debug_bridge_xsdbm_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'interrupt_concat_imp_1SXQM3I' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:12]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0/synth/pfm_dynamic_xlconcat_interrupt_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 32 - type: integer 
	Parameter IN1_WIDTH bound to: 32 - type: integer 
	Parameter IN2_WIDTH bound to: 32 - type: integer 
	Parameter IN3_WIDTH bound to: 32 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 128 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (2#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_0' (3#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0/synth/pfm_dynamic_xlconcat_interrupt_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_0_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0_0/synth/pfm_dynamic_xlconcat_interrupt_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter NUM_PORTS bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' (3#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_0_0' (4#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_0_0/synth/pfm_dynamic_xlconcat_interrupt_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_1_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_1_0/synth/pfm_dynamic_xlconcat_interrupt_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_1_0' (5#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_1_0/synth/pfm_dynamic_xlconcat_interrupt_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_2_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_2_0/synth/pfm_dynamic_xlconcat_interrupt_2_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_2_0' (6#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_2_0/synth/pfm_dynamic_xlconcat_interrupt_2_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconcat_interrupt_3_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_3_0/synth/pfm_dynamic_xlconcat_interrupt_3_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconcat_interrupt_3_0' (7#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconcat_interrupt_3_0/synth/pfm_dynamic_xlconcat_interrupt_3_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xlconstant_gnd_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconstant_gnd_0/synth/pfm_dynamic_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (8#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xlconstant_gnd_0' (9#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xlconstant_gnd_0/synth/pfm_dynamic_xlconstant_gnd_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'interrupt_concat_imp_1SXQM3I' (10#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:12]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_krnl_rtl_1_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_krnl_rtl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_krnl_rtl_1_0' (11#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_krnl_rtl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_logic_reset_op_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_logic_reset_op_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_logic_reset_op_0' (12#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_logic_reset_op_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_memory_subsystem_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_memory_subsystem_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_memory_subsystem_0' (13#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_memory_subsystem_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ddr4_mem00_ui_clk' of module 'pfm_dynamic_memory_subsystem_0' is unconnected for instance 'memory_subsystem' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3646]
WARNING: [Synth 8-7071] port 'ddr4_mem01_ui_clk' of module 'pfm_dynamic_memory_subsystem_0' is unconnected for instance 'memory_subsystem' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3646]
WARNING: [Synth 8-7071] port 'ddr4_mem02_ui_clk' of module 'pfm_dynamic_memory_subsystem_0' is unconnected for instance 'memory_subsystem' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3646]
WARNING: [Synth 8-7071] port 'ddr4_mem03_ui_clk' of module 'pfm_dynamic_memory_subsystem_0' is unconnected for instance 'memory_subsystem' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3646]
WARNING: [Synth 8-7071] port 'ddr4_mem_calib_vec' of module 'pfm_dynamic_memory_subsystem_0' is unconnected for instance 'memory_subsystem' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3646]
WARNING: [Synth 8-7023] instance 'memory_subsystem' of module 'pfm_dynamic_memory_subsystem_0' has 288 connections declared, but only 283 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3646]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_regslice_periph_null_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_regslice_periph_null_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_regslice_periph_null_0' (14#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_regslice_periph_null_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awid' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_awaddr' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_awlen' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_awvalid' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_wdata' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_wlast' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_wvalid' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_bready' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_arid' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_araddr' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_arlen' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_arvalid' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7071] port 'm_axi_rready' of module 'pfm_dynamic_regslice_periph_null_0' is unconnected for instance 'regslice_periph_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
WARNING: [Synth 8-7023] instance 'regslice_periph_null' of module 'pfm_dynamic_regslice_periph_null_0' has 80 connections declared, but only 52 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:3930]
INFO: [Synth 8-6157] synthesizing module 'slr0_imp_1Q3M93Z' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8832]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_cdc_data_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_cdc_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_cdc_data_0' (15#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_cdc_data_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'pfm_dynamic_axi_cdc_data_0' is unconnected for instance 'axi_cdc_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:9797]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'pfm_dynamic_axi_cdc_data_0' is unconnected for instance 'axi_cdc_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:9797]
WARNING: [Synth 8-7023] instance 'axi_cdc_data' of module 'pfm_dynamic_axi_cdc_data_0' has 82 connections declared, but only 80 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:9797]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_gpio_null_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_gpio_null_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_gpio_null_0' (16#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_gpio_null_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'pfm_dynamic_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:9878]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'pfm_dynamic_axi_gpio_null_0' is unconnected for instance 'axi_gpio_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:9878]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'pfm_dynamic_axi_gpio_null_0' has 22 connections declared, but only 20 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:9878]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_user_interconnect_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:4537]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8Q8SSI' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:383]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m00_regslice_7' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m00_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m00_regslice_7' (17#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m00_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8Q8SSI' (18#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:383]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ZPE6OS' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1689]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m01_regslice_7' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m01_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m01_regslice_7' (19#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m01_regslice_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ZPE6OS' (20#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1689]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1VJSC0I' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8012]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_18' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_18' (21#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_18_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1VJSC0I' (22#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8012]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xbar_3' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xbar_3' (23#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_user_interconnect_0' (24#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:4537]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_user_slrcrossing_mi_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_mi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_user_slrcrossing_mi_0' (25#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_mi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_control_mgntpf_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_control_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_control_mgntpf_0' (26#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_control_mgntpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_ctrl_userpf_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_ctrl_userpf_0' (27#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_ctrl_userpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_data_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_data_0' (28#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_data_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_freq_counter_0_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_freq_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_freq_counter_0_0' (29#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_freq_counter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_interconnect_axilite_user_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:5977]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_F8JXUW' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:593]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m00_regslice_8' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m00_regslice_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m00_regslice_8' (30#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m00_regslice_8_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_m00_regslice_8' is unconnected for instance 'm00_regslice' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:752]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_m00_regslice_8' is unconnected for instance 'm00_regslice' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:752]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'pfm_dynamic_m00_regslice_8' has 40 connections declared, but only 38 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:752]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_F8JXUW' (31#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:593]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1AXZ9VA' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1003]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_auto_cc_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_auto_cc_0' (32#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m01_regslice_8' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m01_regslice_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m01_regslice_8' (33#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m01_regslice_8_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_m01_regslice_8' is unconnected for instance 'm01_regslice' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1228]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_m01_regslice_8' is unconnected for instance 'm01_regslice' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1228]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'pfm_dynamic_m01_regslice_8' has 40 connections declared, but only 38 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1228]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1AXZ9VA' (34#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1003]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OQQ43C' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7802]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_19' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_19' (35#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_19_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OQQ43C' (36#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7802]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xbar_6' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_xbar_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xbar_6' (37#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_xbar_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_interconnect_axilite_user_0' (38#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:5977]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_regslice_control_mgntpf_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_regslice_control_mgntpf_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_regslice_control_mgntpf_0' (39#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_regslice_control_mgntpf_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_regslice_data_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_regslice_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_regslice_data_0' (40#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_regslice_data_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reset_controllers_imp_1R0KUU3' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7310]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_control_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_control_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_control_0' (41#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_control_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7362]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7362]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7362]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_control_0' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7362]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'pfm_dynamic_psreset_gate_pr_control_0' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7362]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_data_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_data_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_data_0' (42#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_data_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7369]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7369]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7369]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_data_0' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7369]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'pfm_dynamic_psreset_gate_pr_data_0' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7369]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_0' (43#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7376]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7376]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7376]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'pfm_dynamic_psreset_gate_pr_kernel_0' has 10 connections declared, but only 7 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7376]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7384]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_0' (44#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7384]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7384]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7384]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7384]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7384]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'pfm_dynamic_psreset_gate_pr_kernel2_0' has 10 connections declared, but only 5 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7384]
INFO: [Synth 8-6155] done synthesizing module 'reset_controllers_imp_1R0KUU3' (45#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7310]
INFO: [Synth 8-6155] done synthesizing module 'slr0_imp_1Q3M93Z' (46#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8832]
INFO: [Synth 8-6157] synthesizing module 'slr1_imp_IZT2WG' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:10389]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_cdc_data_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_cdc_data_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_cdc_data_1' (47#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_cdc_data_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_gpio_null_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_gpio_null_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_gpio_null_1' (48#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_gpio_null_1_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'pfm_dynamic_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:11120]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'pfm_dynamic_axi_gpio_null_1' is unconnected for instance 'axi_gpio_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:11120]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'pfm_dynamic_axi_gpio_null_1' has 22 connections declared, but only 20 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:11120]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_user_interconnect_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:5017]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_WR5Y1Z' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:793]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m00_regslice_9' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m00_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m00_regslice_9' (49#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m00_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_WR5Y1Z' (50#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:793]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1SVQA7T' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1269]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m01_regslice_9' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m01_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m01_regslice_9' (51#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m01_regslice_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1SVQA7T' (52#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1269]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_16QRQNR' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7592]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_20' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_20_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_20' (53#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_20_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_16QRQNR' (54#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7592]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xbar_4' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xbar_4' (55#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_xbar_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_user_interconnect_1' (56#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:5017]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_user_slrcrossing_mi_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_mi_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_user_slrcrossing_mi_1' (57#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_mi_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_user_slrcrossing_si_0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_si_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_user_slrcrossing_si_0' (58#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_si_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_data_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_data_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_data_1' (59#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_data_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_interconnect_axilite_user_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:6449]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_4O5I23' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8222]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_21' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_21_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_21' (60#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_21_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_s00_regslice_21' is unconnected for instance 's00_regslice' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8381]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_s00_regslice_21' is unconnected for instance 's00_regslice' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8381]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'pfm_dynamic_s00_regslice_21' has 40 connections declared, but only 38 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8381]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_4O5I23' (61#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8222]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_interconnect_axilite_user_1' (62#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:6449]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_regslice_data_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_regslice_data_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_regslice_data_1' (63#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_regslice_data_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reset_controllers_imp_1Q0E7MB' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7233]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_control_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_control_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_control_1' (64#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_control_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7281]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7281]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7281]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_control_1' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7281]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'pfm_dynamic_psreset_gate_pr_control_1' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7281]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_data_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_data_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_data_1' (65#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_data_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7288]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7288]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7288]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_data_1' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7288]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'pfm_dynamic_psreset_gate_pr_data_1' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7288]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_1' (66#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7295]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7295]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7295]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7295]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'pfm_dynamic_psreset_gate_pr_kernel_1' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7295]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7302]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_1' (67#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7302]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7302]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7302]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7302]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7302]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'pfm_dynamic_psreset_gate_pr_kernel2_1' has 10 connections declared, but only 5 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7302]
INFO: [Synth 8-6155] done synthesizing module 'reset_controllers_imp_1Q0E7MB' (68#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7233]
INFO: [Synth 8-6155] done synthesizing module 'slr1_imp_IZT2WG' (69#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:10389]
INFO: [Synth 8-6157] synthesizing module 'slr2_imp_EEMOLC' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:11505]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_cdc_data_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_cdc_data_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_cdc_data_2' (70#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_cdc_data_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_gpio_null_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_gpio_null_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_gpio_null_2' (71#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_gpio_null_2_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'pfm_dynamic_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:12236]
WARNING: [Synth 8-7071] port 'gpio_io_t' of module 'pfm_dynamic_axi_gpio_null_2' is unconnected for instance 'axi_gpio_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:12236]
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'pfm_dynamic_axi_gpio_null_2' has 22 connections declared, but only 20 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:12236]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_user_interconnect_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:5497]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1L0ZBWO' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:173]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m00_regslice_10' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m00_regslice_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m00_regslice_10' (72#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m00_regslice_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1L0ZBWO' (73#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:173]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_MUPK7Q' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1479]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_m01_regslice_10' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m01_regslice_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_m01_regslice_10' (74#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_m01_regslice_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_MUPK7Q' (75#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:1479]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_9AUZA0' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8422]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_22' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_22' (76#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_22_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_9AUZA0' (77#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8422]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_xbar_5' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_xbar_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_xbar_5' (78#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_xbar_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_user_interconnect_2' (79#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:5497]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_user_slrcrossing_mi_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_mi_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_user_slrcrossing_mi_2' (80#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_mi_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_user_slrcrossing_si_1' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_si_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_user_slrcrossing_si_1' (81#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_si_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_data_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_data_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_data_2' (82#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_data_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_interconnect_axilite_user_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:6659]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_15LCOKF' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7392]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_s00_regslice_23' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_23_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_23' (83#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_23_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'pfm_dynamic_s00_regslice_23' is unconnected for instance 's00_regslice' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7551]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'pfm_dynamic_s00_regslice_23' is unconnected for instance 's00_regslice' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7551]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'pfm_dynamic_s00_regslice_23' has 40 connections declared, but only 38 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7551]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_15LCOKF' (84#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7392]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_interconnect_axilite_user_2' (85#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:6659]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_regslice_data_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_regslice_data_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_regslice_data_2' (86#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_regslice_data_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'reset_controllers_imp_178VF9N' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7079]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_control_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_control_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_control_2' (87#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_control_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_control_2' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7127]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_control_2' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7127]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_control_2' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7127]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_control_2' is unconnected for instance 'psreset_gate_pr_control' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7127]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'pfm_dynamic_psreset_gate_pr_control_2' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7127]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_data_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_data_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_data_2' (88#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_data_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_data_2' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7134]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_data_2' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7134]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_data_2' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7134]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_data_2' is unconnected for instance 'psreset_gate_pr_data' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7134]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'pfm_dynamic_psreset_gate_pr_data_2' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7134]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel_2' (89#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7141]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7141]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7141]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' is unconnected for instance 'psreset_gate_pr_kernel' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7141]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'pfm_dynamic_psreset_gate_pr_kernel_2' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7141]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7148]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_psreset_gate_pr_kernel2_2' (90#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_psreset_gate_pr_kernel2_2_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7148]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7148]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7148]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7148]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' is unconnected for instance 'psreset_gate_pr_kernel2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7148]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'pfm_dynamic_psreset_gate_pr_kernel2_2' has 10 connections declared, but only 5 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7148]
INFO: [Synth 8-6155] done synthesizing module 'reset_controllers_imp_178VF9N' (91#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7079]
INFO: [Synth 8-6155] done synthesizing module 'slr2_imp_EEMOLC' (92#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:11505]
INFO: [Synth 8-6157] synthesizing module 'slr3_imp_1AP68A7' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:12621]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_cdc_data_3' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_cdc_data_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_cdc_data_3' (93#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_cdc_data_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_gpio_null_3' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_gpio_null_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_gpio_null_3' (94#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_gpio_null_3_stub.v:6]
WARNING: [Synth 8-7071] port 'gpio_io_o' of module 'pfm_dynamic_axi_gpio_null_3' is unconnected for instance 'axi_gpio_null' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:13238]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'axi_gpio_null' of module 'pfm_dynamic_axi_gpio_null_3' has 22 connections declared, but only 20 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:13238]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_user_slrcrossing_si_2' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_si_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_user_slrcrossing_si_2' (95#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_user_slrcrossing_si_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_axi_vip_data_3' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_data_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_axi_vip_data_3' (96#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_axi_vip_data_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_interconnect_axilite_user_3' [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:6869]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_s00_regslice_24' (97#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/.Xil/Vivado-660481-ferroelectric/realtime/pfm_dynamic_s00_regslice_24_stub.v:6]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'pfm_dynamic_s00_regslice_24' has 40 connections declared, but only 38 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8791]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_QLEVGS' (98#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:8632]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_interconnect_axilite_user_3' (99#1) [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:6869]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_control' of module 'pfm_dynamic_psreset_gate_pr_control_3' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7204]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_data' of module 'pfm_dynamic_psreset_gate_pr_data_3' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7211]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel' of module 'pfm_dynamic_psreset_gate_pr_kernel_3' has 10 connections declared, but only 6 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7218]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7225]
WARNING: [Synth 8-7023] instance 'psreset_gate_pr_kernel2' of module 'pfm_dynamic_psreset_gate_pr_kernel2_3' has 10 connections declared, but only 5 given [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/synth/pfm_dynamic.v:7225]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3109.617 ; gain = 282.594 ; free physical = 34026 ; free virtual = 82296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3125.461 ; gain = 298.438 ; free physical = 34087 ; free virtual = 82357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3125.461 ; gain = 298.438 ; free physical = 34087 ; free virtual = 82357
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3125.461 ; gain = 0.000 ; free physical = 34075 ; free virtual = 82346
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0_in_context.xdc] for cell 'debug_bridge_xsdbm'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0/ulp_ip_inv_aresetn_ctrl_00_0_in_context.xdc] for cell 'logic_reset_op'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0/ulp_ip_inv_aresetn_ctrl_00_0_in_context.xdc] for cell 'logic_reset_op'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_periph_null_0/pfm_dynamic_regslice_periph_null_0/pfm_dynamic_regslice_periph_null_0_in_context.xdc] for cell 'regslice_periph_null'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_periph_null_0/pfm_dynamic_regslice_periph_null_0/pfm_dynamic_regslice_periph_null_0_in_context.xdc] for cell 'regslice_periph_null'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc] for cell 'memory_subsystem'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc] for cell 'memory_subsystem'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_in_context.xdc] for cell 'slr0/axi_cdc_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_in_context.xdc] for cell 'slr0/axi_cdc_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_0/pfm_dynamic_axi_gpio_null_0/pfm_dynamic_axi_gpio_null_1_in_context.xdc] for cell 'slr0/axi_gpio_null'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_0/pfm_dynamic_axi_gpio_null_0/pfm_dynamic_axi_gpio_null_1_in_context.xdc] for cell 'slr0/axi_gpio_null'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_0/pfm_dynamic_axi_user_slrcrossing_mi_0/pfm_dynamic_axi_user_slrcrossing_mi_0_in_context.xdc] for cell 'slr0/axi_user_slrcrossing_mi'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_0/pfm_dynamic_axi_user_slrcrossing_mi_0/pfm_dynamic_axi_user_slrcrossing_mi_0_in_context.xdc] for cell 'slr0/axi_user_slrcrossing_mi'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_control_mgntpf_0/pfm_dynamic_axi_vip_control_mgntpf_0/pfm_dynamic_axi_vip_control_mgntpf_0_in_context.xdc] for cell 'slr0/axi_vip_control_mgntpf'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_control_mgntpf_0/pfm_dynamic_axi_vip_control_mgntpf_0/pfm_dynamic_axi_vip_control_mgntpf_0_in_context.xdc] for cell 'slr0/axi_vip_control_mgntpf'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_control_mgntpf_0_in_context.xdc] for cell 'slr0/axi_vip_ctrl_userpf'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_control_mgntpf_0_in_context.xdc] for cell 'slr0/axi_vip_ctrl_userpf'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'slr0/axi_vip_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'slr0/axi_vip_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0_in_context.xdc] for cell 'slr0/freq_counter_0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0_in_context.xdc] for cell 'slr0/freq_counter_0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0_in_context.xdc] for cell 'slr0/regslice_control_mgntpf'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0_in_context.xdc] for cell 'slr0/regslice_control_mgntpf'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0_in_context.xdc] for cell 'slr0/regslice_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0_in_context.xdc] for cell 'slr0/regslice_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_in_context.xdc] for cell 'slr0/reset_controllers/psreset_gate_pr_control'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_in_context.xdc] for cell 'slr0/reset_controllers/psreset_gate_pr_control'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_in_context.xdc] for cell 'slr0/reset_controllers/psreset_gate_pr_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_in_context.xdc] for cell 'slr0/reset_controllers/psreset_gate_pr_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_in_context.xdc] for cell 'slr0/reset_controllers/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_in_context.xdc] for cell 'slr0/reset_controllers/psreset_gate_pr_kernel'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_in_context.xdc] for cell 'slr0/reset_controllers/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_in_context.xdc] for cell 'slr0/reset_controllers/psreset_gate_pr_kernel2'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_1/pfm_dynamic_axi_cdc_data_1/pfm_dynamic_axi_cdc_data_1_in_context.xdc] for cell 'slr1/axi_cdc_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_1/pfm_dynamic_axi_cdc_data_1/pfm_dynamic_axi_cdc_data_1_in_context.xdc] for cell 'slr1/axi_cdc_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_1/pfm_dynamic_axi_gpio_null_1/pfm_dynamic_axi_gpio_null_1_in_context.xdc] for cell 'slr1/axi_gpio_null'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_1/pfm_dynamic_axi_gpio_null_1/pfm_dynamic_axi_gpio_null_1_in_context.xdc] for cell 'slr1/axi_gpio_null'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_1/pfm_dynamic_axi_user_slrcrossing_mi_1/pfm_dynamic_axi_user_slrcrossing_mi_0_in_context.xdc] for cell 'slr1/axi_user_slrcrossing_mi'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_1/pfm_dynamic_axi_user_slrcrossing_mi_1/pfm_dynamic_axi_user_slrcrossing_mi_0_in_context.xdc] for cell 'slr1/axi_user_slrcrossing_mi'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_0/pfm_dynamic_axi_user_slrcrossing_si_0/pfm_dynamic_axi_user_slrcrossing_si_2_in_context.xdc] for cell 'slr1/axi_user_slrcrossing_si'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_0/pfm_dynamic_axi_user_slrcrossing_si_0/pfm_dynamic_axi_user_slrcrossing_si_2_in_context.xdc] for cell 'slr1/axi_user_slrcrossing_si'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_1/pfm_dynamic_axi_vip_data_1/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'slr1/axi_vip_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_1/pfm_dynamic_axi_vip_data_1/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'slr1/axi_vip_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1_in_context.xdc] for cell 'slr1/regslice_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1_in_context.xdc] for cell 'slr1/regslice_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_control'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_control'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_in_context.xdc] for cell 'slr1/reset_controllers/psreset_gate_pr_kernel2'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_2/pfm_dynamic_axi_cdc_data_2/pfm_dynamic_axi_cdc_data_2_in_context.xdc] for cell 'slr2/axi_cdc_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_2/pfm_dynamic_axi_cdc_data_2/pfm_dynamic_axi_cdc_data_2_in_context.xdc] for cell 'slr2/axi_cdc_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_2/pfm_dynamic_axi_gpio_null_2/pfm_dynamic_axi_gpio_null_1_in_context.xdc] for cell 'slr2/axi_gpio_null'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_2/pfm_dynamic_axi_gpio_null_2/pfm_dynamic_axi_gpio_null_1_in_context.xdc] for cell 'slr2/axi_gpio_null'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_2/pfm_dynamic_axi_user_slrcrossing_mi_2/pfm_dynamic_axi_user_slrcrossing_mi_0_in_context.xdc] for cell 'slr2/axi_user_slrcrossing_mi'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_2/pfm_dynamic_axi_user_slrcrossing_mi_2/pfm_dynamic_axi_user_slrcrossing_mi_0_in_context.xdc] for cell 'slr2/axi_user_slrcrossing_mi'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_1/pfm_dynamic_axi_user_slrcrossing_si_1/pfm_dynamic_axi_user_slrcrossing_si_2_in_context.xdc] for cell 'slr2/axi_user_slrcrossing_si'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_1/pfm_dynamic_axi_user_slrcrossing_si_1/pfm_dynamic_axi_user_slrcrossing_si_2_in_context.xdc] for cell 'slr2/axi_user_slrcrossing_si'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_2/pfm_dynamic_axi_vip_data_2/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'slr2/axi_vip_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_2/pfm_dynamic_axi_vip_data_2/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'slr2/axi_vip_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2_in_context.xdc] for cell 'slr2/regslice_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2_in_context.xdc] for cell 'slr2/regslice_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_in_context.xdc] for cell 'slr2/reset_controllers/psreset_gate_pr_control'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_in_context.xdc] for cell 'slr2/reset_controllers/psreset_gate_pr_control'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_in_context.xdc] for cell 'slr2/reset_controllers/psreset_gate_pr_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_in_context.xdc] for cell 'slr2/reset_controllers/psreset_gate_pr_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_in_context.xdc] for cell 'slr2/reset_controllers/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_in_context.xdc] for cell 'slr2/reset_controllers/psreset_gate_pr_kernel'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_in_context.xdc] for cell 'slr2/reset_controllers/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_in_context.xdc] for cell 'slr2/reset_controllers/psreset_gate_pr_kernel2'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_3/pfm_dynamic_axi_cdc_data_3/pfm_dynamic_axi_cdc_data_3_in_context.xdc] for cell 'slr3/axi_cdc_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_3/pfm_dynamic_axi_cdc_data_3/pfm_dynamic_axi_cdc_data_3_in_context.xdc] for cell 'slr3/axi_cdc_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_3/pfm_dynamic_axi_gpio_null_3/pfm_dynamic_axi_gpio_null_1_in_context.xdc] for cell 'slr3/axi_gpio_null'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_3/pfm_dynamic_axi_gpio_null_3/pfm_dynamic_axi_gpio_null_1_in_context.xdc] for cell 'slr3/axi_gpio_null'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_2/pfm_dynamic_axi_user_slrcrossing_si_2/pfm_dynamic_axi_user_slrcrossing_si_2_in_context.xdc] for cell 'slr3/axi_user_slrcrossing_si'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_2/pfm_dynamic_axi_user_slrcrossing_si_2/pfm_dynamic_axi_user_slrcrossing_si_2_in_context.xdc] for cell 'slr3/axi_user_slrcrossing_si'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_3/pfm_dynamic_axi_vip_data_3/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'slr3/axi_vip_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_3/pfm_dynamic_axi_vip_data_3/pfm_dynamic_axi_vip_data_0_in_context.xdc] for cell 'slr3/axi_vip_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3_in_context.xdc] for cell 'slr3/regslice_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3_in_context.xdc] for cell 'slr3/regslice_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3_in_context.xdc] for cell 'slr3/reset_controllers/psreset_gate_pr_control'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3_in_context.xdc] for cell 'slr3/reset_controllers/psreset_gate_pr_control'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3_in_context.xdc] for cell 'slr3/reset_controllers/psreset_gate_pr_data'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3_in_context.xdc] for cell 'slr3/reset_controllers/psreset_gate_pr_data'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3_in_context.xdc] for cell 'slr3/reset_controllers/psreset_gate_pr_kernel'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3_in_context.xdc] for cell 'slr3/reset_controllers/psreset_gate_pr_kernel'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3_in_context.xdc] for cell 'slr3/reset_controllers/psreset_gate_pr_kernel2'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3_in_context.xdc] for cell 'slr3/reset_controllers/psreset_gate_pr_kernel2'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_3/pfm_dynamic_xbar_3/pfm_dynamic_xbar_3_in_context.xdc] for cell 'slr0/axi_user_interconnect/xbar'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_3/pfm_dynamic_xbar_3/pfm_dynamic_xbar_3_in_context.xdc] for cell 'slr0/axi_user_interconnect/xbar'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4_in_context.xdc] for cell 'slr1/axi_user_interconnect/xbar'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4_in_context.xdc] for cell 'slr1/axi_user_interconnect/xbar'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_5/pfm_dynamic_xbar_5/pfm_dynamic_xbar_5_in_context.xdc] for cell 'slr2/axi_user_interconnect/xbar'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_5/pfm_dynamic_xbar_5/pfm_dynamic_xbar_5_in_context.xdc] for cell 'slr2/axi_user_interconnect/xbar'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_6/pfm_dynamic_xbar_6/pfm_dynamic_xbar_6_in_context.xdc] for cell 'slr0/interconnect_axilite_user/xbar'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_6/pfm_dynamic_xbar_6/pfm_dynamic_xbar_6_in_context.xdc] for cell 'slr0/interconnect_axilite_user/xbar'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_krnl_rtl_1_0/pfm_dynamic_krnl_rtl_1_0/pfm_dynamic_krnl_rtl_1_0_in_context.xdc] for cell 'krnl_rtl_1'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_krnl_rtl_1_0/pfm_dynamic_krnl_rtl_1_0/pfm_dynamic_krnl_rtl_1_0_in_context.xdc] for cell 'krnl_rtl_1'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_18/pfm_dynamic_s00_regslice_18/pfm_dynamic_m01_regslice_8_in_context.xdc] for cell 'slr0/axi_user_interconnect/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_18/pfm_dynamic_s00_regslice_18/pfm_dynamic_m01_regslice_8_in_context.xdc] for cell 'slr0/axi_user_interconnect/s00_couplers/s00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_7/pfm_dynamic_m00_regslice_7/pfm_dynamic_s00_regslice_20_in_context.xdc] for cell 'slr0/axi_user_interconnect/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_7/pfm_dynamic_m00_regslice_7/pfm_dynamic_s00_regslice_20_in_context.xdc] for cell 'slr0/axi_user_interconnect/m00_couplers/m00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_7/pfm_dynamic_m01_regslice_7/pfm_dynamic_m01_regslice_8_in_context.xdc] for cell 'slr0/axi_user_interconnect/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_7/pfm_dynamic_m01_regslice_7/pfm_dynamic_m01_regslice_8_in_context.xdc] for cell 'slr0/axi_user_interconnect/m01_couplers/m01_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_19/pfm_dynamic_s00_regslice_19/pfm_dynamic_m01_regslice_8_in_context.xdc] for cell 'slr0/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_19/pfm_dynamic_s00_regslice_19/pfm_dynamic_m01_regslice_8_in_context.xdc] for cell 'slr0/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_8/pfm_dynamic_m00_regslice_8/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr0/interconnect_axilite_user/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_8/pfm_dynamic_m00_regslice_8/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr0/interconnect_axilite_user/m00_couplers/m00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_8/pfm_dynamic_m01_regslice_8/pfm_dynamic_m01_regslice_9_in_context.xdc] for cell 'slr0/interconnect_axilite_user/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_8/pfm_dynamic_m01_regslice_8/pfm_dynamic_m01_regslice_9_in_context.xdc] for cell 'slr0/interconnect_axilite_user/m01_couplers/m01_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_in_context.xdc] for cell 'slr0/interconnect_axilite_user/m01_couplers/auto_cc'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_in_context.xdc] for cell 'slr0/interconnect_axilite_user/m01_couplers/auto_cc'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_20/pfm_dynamic_s00_regslice_20/pfm_dynamic_s00_regslice_20_in_context.xdc] for cell 'slr1/axi_user_interconnect/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_20/pfm_dynamic_s00_regslice_20/pfm_dynamic_s00_regslice_20_in_context.xdc] for cell 'slr1/axi_user_interconnect/s00_couplers/s00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_9/pfm_dynamic_m00_regslice_9/pfm_dynamic_s00_regslice_20_in_context.xdc] for cell 'slr1/axi_user_interconnect/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_9/pfm_dynamic_m00_regslice_9/pfm_dynamic_s00_regslice_20_in_context.xdc] for cell 'slr1/axi_user_interconnect/m00_couplers/m00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_9/pfm_dynamic_m01_regslice_9/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr1/axi_user_interconnect/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_9/pfm_dynamic_m01_regslice_9/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr1/axi_user_interconnect/m01_couplers/m01_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_21/pfm_dynamic_s00_regslice_21/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr1/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_21/pfm_dynamic_s00_regslice_21/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr1/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_22/pfm_dynamic_s00_regslice_22/pfm_dynamic_s00_regslice_20_in_context.xdc] for cell 'slr2/axi_user_interconnect/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_22/pfm_dynamic_s00_regslice_22/pfm_dynamic_s00_regslice_20_in_context.xdc] for cell 'slr2/axi_user_interconnect/s00_couplers/s00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_10/pfm_dynamic_m00_regslice_10/pfm_dynamic_s00_regslice_20_in_context.xdc] for cell 'slr2/axi_user_interconnect/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_10/pfm_dynamic_m00_regslice_10/pfm_dynamic_s00_regslice_20_in_context.xdc] for cell 'slr2/axi_user_interconnect/m00_couplers/m00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr2/axi_user_interconnect/m01_couplers/m01_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr2/axi_user_interconnect/m01_couplers/m01_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_23/pfm_dynamic_s00_regslice_23/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr2/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_23/pfm_dynamic_s00_regslice_23/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr2/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_24/pfm_dynamic_s00_regslice_24/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr3/interconnect_axilite_user/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_24/pfm_dynamic_s00_regslice_24/pfm_dynamic_m01_regslice_11_in_context.xdc] for cell 'slr3/interconnect_axilite_user/s00_couplers/s00_regslice'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic_ooc.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic_ooc.xdc:14]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic_ooc.xdc]
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.590 ; gain = 0.000 ; free physical = 33908 ; free virtual = 82179
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3871.590 ; gain = 562.000 ; free physical = 33342 ; free virtual = 81613
Constraint Validation Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 3895.402 ; gain = 585.812 ; free physical = 33290 ; free virtual = 81561
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 34000 ; free virtual = 82272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 34000 ; free virtual = 82272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 616).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 617).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 618).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 619).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_act_n. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 620).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_act_n. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 621).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 622).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 623).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[10]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 624).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[10]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 625).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[11]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 626).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[11]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 627).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[12]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 628).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[12]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 629).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[13]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 630).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[13]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 631).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[14]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 632).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[14]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 633).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[15]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 634).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[15]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 635).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[16]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 636).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[16]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 637).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 638).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 639).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[2]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 640).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[2]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 641).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[3]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 642).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[3]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 643).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[4]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 644).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[4]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 645).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[5]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 646).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[5]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 647).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[6]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 648).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[6]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 649).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[7]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 650).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[7]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 651).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[8]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 652).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[8]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 653).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[9]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 654).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_adr[9]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 655).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ba[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 656).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ba[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 657).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ba[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 658).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ba[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 659).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_bg[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 660).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_bg[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 661).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_bg[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 662).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_bg[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 663).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ck_c[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 664).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ck_c[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 665).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ck_t[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 666).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_ck_t[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 667).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_cke[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 668).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_cke[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 669).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_cs_n[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 670).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_cs_n[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 671).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 672).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 673).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[10]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 674).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[10]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 675).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[11]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 676).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[11]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 677).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[12]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 678).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[12]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 679).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[13]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 680).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[13]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 681).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[14]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 682).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[14]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 683).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[15]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 684).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[15]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 685).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[16]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 686).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[16]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 687).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[17]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 688).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[17]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 689).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[18]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 690).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[18]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 691).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[19]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 692).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[19]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 693).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 694).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 695).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[20]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 696).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[20]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 697).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[21]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 698).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[21]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 699).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[22]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 700).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[22]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 701).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[23]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 702).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[23]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 703).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[24]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 704).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[24]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 705).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[25]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 706).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[25]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 707).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[26]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 708).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[26]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 709).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[27]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 710).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[27]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 711).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[28]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 712).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[28]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 713).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[29]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 714).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[29]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 715).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[2]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 716).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[2]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 717).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[30]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 718).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[30]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 719).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[31]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 720).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[31]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 721).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[32]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 722).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[32]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 723).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[33]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 724).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[33]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 725).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[34]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 726).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[34]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 727).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[35]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 728).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[35]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 729).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[36]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 730).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[36]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 731).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[37]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 732).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[37]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 733).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[38]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 734).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[38]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 735).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[39]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 736).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[39]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 737).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[3]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 738).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[3]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 739).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[40]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 740).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[40]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 741).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[41]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 742).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[41]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 743).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[42]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 744).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[42]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 745).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[43]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 746).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[43]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 747).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[44]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 748).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[44]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 749).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[45]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 750).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[45]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 751).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[46]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 752).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[46]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 753).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[47]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 754).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[47]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 755).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[48]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 756).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[48]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 757).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[49]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 758).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[49]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 759).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[4]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 760).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[4]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 761).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[50]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 762).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[50]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 763).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[51]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 764).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[51]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 765).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[52]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 766).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[52]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 767).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[53]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 768).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[53]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 769).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[54]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 770).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[54]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 771).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[55]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 772).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[55]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 773).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[56]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 774).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[56]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 775).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[57]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 776).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[57]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 777).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[58]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 778).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[58]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 779).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[59]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 780).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[59]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 781).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[5]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 782).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[5]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 783).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[60]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 784).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[60]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 785).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[61]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 786).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[61]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 787).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[62]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 788).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[62]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 789).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[63]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 790).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[63]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 791).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[64]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 792).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[64]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 793).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[65]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 794).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[65]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 795).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[66]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 796).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[66]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 797).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[67]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 798).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[67]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 799).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[68]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 800).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[68]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 801).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[69]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 802).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[69]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 803).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[6]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 804).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[6]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 805).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[70]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 806).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[70]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 807).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[71]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 808).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[71]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 809).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[7]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 810).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[7]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 811).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[8]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 812).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[8]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 813).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[9]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 814).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dq[9]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 815).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 816).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 817).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[10]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 818).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[10]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 819).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[11]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 820).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[11]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 821).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[12]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 822).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[12]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 823).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[13]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 824).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[13]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 825).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[14]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 826).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[14]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 827).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[15]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 828).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[15]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 829).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[16]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 830).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[16]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 831).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[17]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 832).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[17]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 833).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 834).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 835).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[2]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 836).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[2]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 837).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[3]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 838).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[3]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 839).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[4]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 840).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[4]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 841).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[5]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 842).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[5]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 843).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[6]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 844).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[6]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 845).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[7]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 846).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[7]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 847).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[8]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 848).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[8]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 849).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[9]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 850).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_c[9]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 851).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 852).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 853).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[10]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 854).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[10]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 855).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[11]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 856).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[11]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 857).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[12]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 858).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[12]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 859).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[13]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 860).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[13]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 861).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[14]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 862).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[14]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 863).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[15]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 864).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[15]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 865).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[16]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 866).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[16]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 867).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[17]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 868).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[17]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 869).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 870).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[1]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 871).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[2]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 872).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[2]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 873).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[3]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 874).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[3]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 875).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[4]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 876).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[4]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 877).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[5]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 878).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[5]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 879).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[6]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 880).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[6]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 881).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[7]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 882).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[7]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 883).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[8]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 884).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[8]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 885).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[9]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 886).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_dqs_t[9]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 887).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_odt[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 888).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_odt[0]. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 889).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_par. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 890).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_par. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 891).
Applied set_property IO_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_reset_n. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 892).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddrmem_0_C0_DDR4_reset_n. (constraint file  /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0_in_context.xdc, line 893).
Applied set_property DONT_TOUCH = true for debug_bridge_xsdbm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for interrupt_concat/xlconcat_interrupt. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for interrupt_concat/xlconcat_interrupt_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for interrupt_concat/xlconcat_interrupt_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for interrupt_concat/xlconcat_interrupt_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for interrupt_concat/xlconcat_interrupt_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for interrupt_concat/xlconstant_gnd. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for logic_reset_op. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for regslice_periph_null. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for memory_subsystem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_cdc_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_gpio_null. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_user_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_user_slrcrossing_mi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_vip_control_mgntpf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_vip_ctrl_userpf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_vip_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/freq_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/interconnect_axilite_user. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/regslice_control_mgntpf. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/regslice_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/reset_controllers/psreset_gate_pr_control. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/reset_controllers/psreset_gate_pr_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/reset_controllers/psreset_gate_pr_kernel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/reset_controllers/psreset_gate_pr_kernel2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/axi_cdc_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/axi_gpio_null. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/axi_user_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/axi_user_slrcrossing_mi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/axi_user_slrcrossing_si. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/axi_vip_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/interconnect_axilite_user. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/regslice_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/reset_controllers/psreset_gate_pr_control. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/reset_controllers/psreset_gate_pr_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/reset_controllers/psreset_gate_pr_kernel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/reset_controllers/psreset_gate_pr_kernel2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/axi_cdc_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/axi_gpio_null. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/axi_user_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/axi_user_slrcrossing_mi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/axi_user_slrcrossing_si. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/axi_vip_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/interconnect_axilite_user. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/regslice_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/reset_controllers/psreset_gate_pr_control. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/reset_controllers/psreset_gate_pr_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/reset_controllers/psreset_gate_pr_kernel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/reset_controllers/psreset_gate_pr_kernel2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/axi_cdc_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/axi_gpio_null. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/axi_user_slrcrossing_si. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/axi_vip_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/interconnect_axilite_user. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/regslice_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/reset_controllers/psreset_gate_pr_control. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/reset_controllers/psreset_gate_pr_data. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/reset_controllers/psreset_gate_pr_kernel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/reset_controllers/psreset_gate_pr_kernel2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_user_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/axi_user_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/axi_user_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/interconnect_axilite_user/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for krnl_rtl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_user_interconnect/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_user_interconnect/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/axi_user_interconnect/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/interconnect_axilite_user/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/interconnect_axilite_user/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr0/interconnect_axilite_user/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/axi_user_interconnect/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/axi_user_interconnect/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/axi_user_interconnect/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr1/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/axi_user_interconnect/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/axi_user_interconnect/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/axi_user_interconnect/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr2/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for slr3/interconnect_axilite_user/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 34001 ; free virtual = 82273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 34007 ; free virtual = 82281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33983 ; free virtual = 82264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:44 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33418 ; free virtual = 81700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:44 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33416 ; free virtual = 81698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:45 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33411 ; free virtual = 81693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33395 ; free virtual = 81677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33395 ; free virtual = 81677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33392 ; free virtual = 81674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33392 ; free virtual = 81674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33392 ; free virtual = 81674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33393 ; free virtual = 81675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |pfm_dynamic_debug_bridge_xsdbm_0      |         1|
|2     |pfm_dynamic_krnl_rtl_1_0              |         1|
|3     |pfm_dynamic_logic_reset_op_0          |         1|
|4     |pfm_dynamic_memory_subsystem_0        |         1|
|5     |pfm_dynamic_regslice_periph_null_0    |         1|
|6     |pfm_dynamic_xbar_3                    |         1|
|7     |pfm_dynamic_m00_regslice_7            |         1|
|8     |pfm_dynamic_m01_regslice_7            |         1|
|9     |pfm_dynamic_s00_regslice_18           |         1|
|10    |pfm_dynamic_xbar_6                    |         1|
|11    |pfm_dynamic_m00_regslice_8            |         1|
|12    |pfm_dynamic_auto_cc_0                 |         1|
|13    |pfm_dynamic_m01_regslice_8            |         1|
|14    |pfm_dynamic_s00_regslice_19           |         1|
|15    |pfm_dynamic_axi_cdc_data_0            |         1|
|16    |pfm_dynamic_axi_gpio_null_0           |         1|
|17    |pfm_dynamic_axi_user_slrcrossing_mi_0 |         1|
|18    |pfm_dynamic_axi_vip_control_mgntpf_0  |         1|
|19    |pfm_dynamic_axi_vip_ctrl_userpf_0     |         1|
|20    |pfm_dynamic_axi_vip_data_0            |         1|
|21    |pfm_dynamic_freq_counter_0_0          |         1|
|22    |pfm_dynamic_regslice_control_mgntpf_0 |         1|
|23    |pfm_dynamic_regslice_data_0           |         1|
|24    |pfm_dynamic_psreset_gate_pr_control_0 |         1|
|25    |pfm_dynamic_psreset_gate_pr_data_0    |         1|
|26    |pfm_dynamic_psreset_gate_pr_kernel_0  |         1|
|27    |pfm_dynamic_psreset_gate_pr_kernel2_0 |         1|
|28    |pfm_dynamic_xbar_4                    |         1|
|29    |pfm_dynamic_m00_regslice_9            |         1|
|30    |pfm_dynamic_m01_regslice_9            |         1|
|31    |pfm_dynamic_s00_regslice_20           |         1|
|32    |pfm_dynamic_s00_regslice_21           |         1|
|33    |pfm_dynamic_axi_cdc_data_1            |         1|
|34    |pfm_dynamic_axi_gpio_null_1           |         1|
|35    |pfm_dynamic_axi_user_slrcrossing_mi_1 |         1|
|36    |pfm_dynamic_axi_user_slrcrossing_si_0 |         1|
|37    |pfm_dynamic_axi_vip_data_1            |         1|
|38    |pfm_dynamic_regslice_data_1           |         1|
|39    |pfm_dynamic_psreset_gate_pr_control_1 |         1|
|40    |pfm_dynamic_psreset_gate_pr_data_1    |         1|
|41    |pfm_dynamic_psreset_gate_pr_kernel_1  |         1|
|42    |pfm_dynamic_psreset_gate_pr_kernel2_1 |         1|
|43    |pfm_dynamic_xbar_5                    |         1|
|44    |pfm_dynamic_m00_regslice_10           |         1|
|45    |pfm_dynamic_m01_regslice_10           |         1|
|46    |pfm_dynamic_s00_regslice_22           |         1|
|47    |pfm_dynamic_s00_regslice_23           |         1|
|48    |pfm_dynamic_axi_cdc_data_2            |         1|
|49    |pfm_dynamic_axi_gpio_null_2           |         1|
|50    |pfm_dynamic_axi_user_slrcrossing_mi_2 |         1|
|51    |pfm_dynamic_axi_user_slrcrossing_si_1 |         1|
|52    |pfm_dynamic_axi_vip_data_2            |         1|
|53    |pfm_dynamic_regslice_data_2           |         1|
|54    |pfm_dynamic_psreset_gate_pr_control_2 |         1|
|55    |pfm_dynamic_psreset_gate_pr_data_2    |         1|
|56    |pfm_dynamic_psreset_gate_pr_kernel_2  |         1|
|57    |pfm_dynamic_psreset_gate_pr_kernel2_2 |         1|
|58    |pfm_dynamic_s00_regslice_24           |         1|
|59    |pfm_dynamic_axi_cdc_data_3            |         1|
|60    |pfm_dynamic_axi_gpio_null_3           |         1|
|61    |pfm_dynamic_axi_user_slrcrossing_si_2 |         1|
|62    |pfm_dynamic_axi_vip_data_3            |         1|
|63    |pfm_dynamic_regslice_data_3           |         1|
|64    |pfm_dynamic_psreset_gate_pr_control_3 |         1|
|65    |pfm_dynamic_psreset_gate_pr_data_3    |         1|
|66    |pfm_dynamic_psreset_gate_pr_kernel_3  |         1|
|67    |pfm_dynamic_psreset_gate_pr_kernel2_3 |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |pfm_dynamic_auto_cc                 |     1|
|2     |pfm_dynamic_axi_cdc_data            |     4|
|6     |pfm_dynamic_axi_gpio_null           |     4|
|10    |pfm_dynamic_axi_user_slrcrossing_mi |     3|
|13    |pfm_dynamic_axi_user_slrcrossing_si |     3|
|16    |pfm_dynamic_axi_vip_control_mgntpf  |     1|
|17    |pfm_dynamic_axi_vip_ctrl_userpf     |     1|
|18    |pfm_dynamic_axi_vip_data            |     4|
|22    |pfm_dynamic_debug_bridge_xsdbm      |     1|
|23    |pfm_dynamic_freq_counter_0          |     1|
|24    |pfm_dynamic_krnl_rtl_1              |     1|
|25    |pfm_dynamic_logic_reset_op          |     1|
|26    |pfm_dynamic_m00_regslice            |     4|
|30    |pfm_dynamic_m01_regslice            |     4|
|34    |pfm_dynamic_memory_subsystem        |     1|
|35    |pfm_dynamic_psreset_gate_pr_control |     4|
|39    |pfm_dynamic_psreset_gate_pr_data    |     4|
|43    |pfm_dynamic_psreset_gate_pr_kernel2 |     4|
|47    |pfm_dynamic_psreset_gate_pr_kernel  |     4|
|51    |pfm_dynamic_regslice_control_mgntpf |     1|
|52    |pfm_dynamic_regslice_data           |     4|
|56    |pfm_dynamic_regslice_periph_null    |     1|
|57    |pfm_dynamic_s00_regslice            |     7|
|64    |pfm_dynamic_xbar                    |     4|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 3895.402 ; gain = 1068.379 ; free physical = 33393 ; free virtual = 81675
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 3895.402 ; gain = 298.438 ; free physical = 33417 ; free virtual = 81699
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:47 . Memory (MB): peak = 3895.410 ; gain = 1068.379 ; free physical = 33417 ; free virtual = 81699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3895.410 ; gain = 0.000 ; free physical = 33475 ; free virtual = 81758
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: bd_d216_ddr4_mem00_0
Generating merged BMM file for the design top 'pfm_dynamic'...
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: bd_065e
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4623.758 ; gain = 0.000 ; free physical = 33392 ; free virtual = 81680
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
224 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:10 . Memory (MB): peak = 4623.758 ; gain = 2498.773 ; free physical = 33535 ; free virtual = 81824
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Coretcl 2-1174] Renamed 104 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 29 11:07:05 2021...
[Tue Jun 29 11:07:09 2021] my_rm_synth_1 finished
wait_on_run: Time (s): cpu = 00:19:14 ; elapsed = 00:17:00 . Memory (MB): peak = 4570.691 ; gain = 0.000 ; free physical = 35827 ; free virtual = 84119
INFO: [OCL_UTIL] internal step: generating resource usage report 'output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis 'output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run my_rm_synth_1
WARNING: [Vivado 12-1022] No filesets matching 'my_rm'
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_gpio_null_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_user_slrcrossing_mi_1_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_user_slrcrossing_si_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_vip_data_1_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_gpio_null_2_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_user_slrcrossing_mi_2_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_user_slrcrossing_si_1_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_vip_data_2_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_gpio_null_3_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_vip_data_3_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_krnl_rtl_1_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_s00_regslice_22_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m00_regslice_10_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m01_regslice_10_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_s00_regslice_24_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_s00_regslice_23_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_s00_regslice_18_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m00_regslice_7_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m01_regslice_7_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_s00_regslice_19_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m00_regslice_8_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m01_regslice_8_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m00_regslice_9_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_m01_regslice_9_synth_1
INFO: [OCL_UTIL] internal step: launched run pfm_dynamic_s00_regslice_21_synth_1
[11:07:09] Run vpl: Step synth: Completed
[11:07:09] Run vpl: Step impl: Started
INFO: [OCL_UTIL] current step: vpl.impl
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream   
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_0, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_10, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_19, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_2, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_7, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_22, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_1, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_8, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_24, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_gpio_null_3, cache-ID = e5cade4f2afb3c9b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m00_regslice_9, cache-ID = 814af78b2603a932.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_mi_2, cache-ID = 7d3d05cafadfc294.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_8, cache-ID = d043e464a26fe533.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_0, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_10, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_user_slrcrossing_si_1, cache-ID = 303ed5e6e1550fcf.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_9, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_ctrl_userpf_0, cache-ID = d27809ee5e665a67.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_krnl_rtl_1_0, cache-ID = 006166f77ecf2c69.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_1, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_m01_regslice_7, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_21, cache-ID = 99493b20e4992d0f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_2, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_axi_vip_data_3, cache-ID = 1e2aa2193402a3c0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_18, cache-ID = a69fed5e6afe44c3.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pfm_dynamic_s00_regslice_23, cache-ID = 99493b20e4992d0f.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
INFO: [Runs 36-528] The project property MEM.ENABLE_MEMORY_MAP_GENERATION is set to false and the mmi file will not be created and you will not be able to run the updatemem program.
[Tue Jun 29 11:07:13 2021] Launched pfm_dynamic_axi_gpio_null_0_synth_1, pfm_dynamic_axi_user_slrcrossing_mi_1_synth_1, pfm_dynamic_axi_user_slrcrossing_si_0_synth_1, pfm_dynamic_axi_vip_data_1_synth_1, pfm_dynamic_axi_gpio_null_2_synth_1, pfm_dynamic_axi_user_slrcrossing_mi_2_synth_1, pfm_dynamic_axi_user_slrcrossing_si_1_synth_1, pfm_dynamic_axi_vip_data_2_synth_1, pfm_dynamic_axi_gpio_null_3_synth_1, pfm_dynamic_axi_vip_data_3_synth_1, pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1, pfm_dynamic_s00_regslice_22_synth_1, pfm_dynamic_m00_regslice_10_synth_1, pfm_dynamic_m01_regslice_10_synth_1, pfm_dynamic_s00_regslice_24_synth_1, pfm_dynamic_s00_regslice_23_synth_1, pfm_dynamic_s00_regslice_18_synth_1, pfm_dynamic_m00_regslice_7_synth_1, pfm_dynamic_m01_regslice_7_synth_1, pfm_dynamic_s00_regslice_19_synth_1, pfm_dynamic_m00_regslice_8_synth_1, pfm_dynamic_m01_regslice_8_synth_1, pfm_dynamic_m00_regslice_9_synth_1, pfm_dynamic_m01_regslice_9_synth_1, pfm_dynamic_s00_regslice_21_synth_1...
Run output will be captured here:
pfm_dynamic_axi_gpio_null_0_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_0_synth_1/runme.log
pfm_dynamic_axi_user_slrcrossing_mi_1_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_user_slrcrossing_mi_1_synth_1/runme.log
pfm_dynamic_axi_user_slrcrossing_si_0_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_user_slrcrossing_si_0_synth_1/runme.log
pfm_dynamic_axi_vip_data_1_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_1_synth_1/runme.log
pfm_dynamic_axi_gpio_null_2_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_2_synth_1/runme.log
pfm_dynamic_axi_user_slrcrossing_mi_2_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_user_slrcrossing_mi_2_synth_1/runme.log
pfm_dynamic_axi_user_slrcrossing_si_1_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_user_slrcrossing_si_1_synth_1/runme.log
pfm_dynamic_axi_vip_data_2_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_2_synth_1/runme.log
pfm_dynamic_axi_gpio_null_3_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_gpio_null_3_synth_1/runme.log
pfm_dynamic_axi_vip_data_3_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_data_3_synth_1/runme.log
pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_axi_vip_ctrl_userpf_0_synth_1/runme.log
pfm_dynamic_s00_regslice_22_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_22_synth_1/runme.log
pfm_dynamic_m00_regslice_10_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_10_synth_1/runme.log
pfm_dynamic_m01_regslice_10_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_10_synth_1/runme.log
pfm_dynamic_s00_regslice_24_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_24_synth_1/runme.log
pfm_dynamic_s00_regslice_23_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_23_synth_1/runme.log
pfm_dynamic_s00_regslice_18_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_18_synth_1/runme.log
pfm_dynamic_m00_regslice_7_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_7_synth_1/runme.log
pfm_dynamic_m01_regslice_7_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_7_synth_1/runme.log
pfm_dynamic_s00_regslice_19_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_19_synth_1/runme.log
pfm_dynamic_m00_regslice_8_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_8_synth_1/runme.log
pfm_dynamic_m01_regslice_8_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_8_synth_1/runme.log
pfm_dynamic_m00_regslice_9_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m00_regslice_9_synth_1/runme.log
pfm_dynamic_m01_regslice_9_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_m01_regslice_9_synth_1/runme.log
pfm_dynamic_s00_regslice_21_synth_1: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_s00_regslice_21_synth_1/runme.log
[Tue Jun 29 11:07:13 2021] Launched impl_1...
Run output will be captured here: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log
[Tue Jun 29 11:07:13 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log pfm_top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pfm_top_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pfm_top_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43833
source /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/scripts/_full_init_pre.tcl
WARNING: failed to connect to dispatch server - client already initialized
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4:pcie4_gt_if:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom_rtl.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom_rtl.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if_rtl.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if_rtl.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0' found within IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
File in use: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml
File ignored: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Xilinx_2020/Vitis/2020.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ferroelectric/Xilinx_2020/Vitis/2020.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xdma:4.1'. The one found in IP location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pcie4_uscale_plus:1.3'. The one found in IP location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_us_transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_us_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_status_ports:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/xdma_status_ports.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/xdma_status_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie3_7x_transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_7x_transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_7x_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_gt_if:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_gt_if.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_cfg_external_msix:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/xdma_v4_1/interfaces/pcie_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v4_0/interfaces/pcie_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:xdma_debug_ports:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/xdma_debug_ports.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/xdma_debug_ports.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:int_gtcom:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_int_gtcom.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_int_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_gt_if.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie3_ultrascale_v4_4/interfaces/pcie3_us_gt_if.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie3_ultrascale:ext_shared_logic:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_ext_shared_logic.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/axi_pcie3_v3_0/interfaces/pcie3_us_ext_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:int_shared_logic:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie3_us_int_shared_logic.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie3_us_int_shared_logic.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:dsc_bypass:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/dsc_bypass.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/nvme_tc_v1_0/interfaces/dsc_bypass.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:ext_gtcom:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_usp_ext_gtcom.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_usp_ext_gtcom.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/xdma_v4_1/interfaces/pcie4_us_plus_transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/qdma_v3_1/interfaces/pcie4_us_plus_transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_rbar:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_rbar.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_status:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_status.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pl:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4_uscaleplus:transceiver_debug:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/transceiver_debug.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_mgmt:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_mgmt.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_pm:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_pm.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_external_msix:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_ext_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_control:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_control.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_internal:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix_int.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_cfg_msix_external:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_cfg_msix.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_pcie4:pcie4_pcie_id:1.0'. The one found in location '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/iprepo/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml' will take precedence over the same Interface in location '/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xilinx/pcie4_uscale_plus_v1_3/interfaces/pcie4_pcie_id.xml'
Command: link_design -part xcu250-figd2104-2L-e -reconfig_partitions pfm_top_i/dynamic_region
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: pfm_top_wrapper
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/pfm_dynamic.dcp' for cell 'pfm_top_i/dynamic_region'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/pfm_dynamic_debug_bridge_xsdbm_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_krnl_rtl_1_0/pfm_dynamic_krnl_rtl_1_0.dcp' for cell 'pfm_top_i/dynamic_region/krnl_rtl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_logic_reset_op_0/pfm_dynamic_logic_reset_op_0.dcp' for cell 'pfm_top_i/dynamic_region/logic_reset_op'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_periph_null_0/pfm_dynamic_regslice_periph_null_0.dcp' for cell 'pfm_top_i/dynamic_region/regslice_periph_null'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_0/pfm_dynamic_axi_gpio_null_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_0/pfm_dynamic_axi_user_slrcrossing_mi_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_user_slrcrossing_mi'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_control_mgntpf_0/pfm_dynamic_axi_vip_control_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_vip_control_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_ctrl_userpf_0/pfm_dynamic_axi_vip_ctrl_userpf_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_vip_ctrl_userpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_0/pfm_dynamic_axi_vip_data_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_freq_counter_0_0/pfm_dynamic_freq_counter_0_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/regslice_control_mgntpf'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/regslice_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_3/pfm_dynamic_xbar_3.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_user_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_7/pfm_dynamic_m00_regslice_7.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_user_interconnect/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_7/pfm_dynamic_m01_regslice_7.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_user_interconnect/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_18/pfm_dynamic_s00_regslice_18.dcp' for cell 'pfm_top_i/dynamic_region/slr0/axi_user_interconnect/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_6/pfm_dynamic_xbar_6.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_8/pfm_dynamic_m00_regslice_8.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_8/pfm_dynamic_m01_regslice_8.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_19/pfm_dynamic_s00_regslice_19.dcp' for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.dcp' for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_1/pfm_dynamic_axi_cdc_data_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_1/pfm_dynamic_axi_gpio_null_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_1/pfm_dynamic_axi_user_slrcrossing_mi_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_user_slrcrossing_mi'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_0/pfm_dynamic_axi_user_slrcrossing_si_0.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_user_slrcrossing_si'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_1/pfm_dynamic_axi_vip_data_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/regslice_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_4/pfm_dynamic_xbar_4.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_user_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_9/pfm_dynamic_m00_regslice_9.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_user_interconnect/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_9/pfm_dynamic_m01_regslice_9.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_user_interconnect/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_20/pfm_dynamic_s00_regslice_20.dcp' for cell 'pfm_top_i/dynamic_region/slr1/axi_user_interconnect/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_21/pfm_dynamic_s00_regslice_21.dcp' for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.dcp' for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_2/pfm_dynamic_axi_cdc_data_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_2/pfm_dynamic_axi_gpio_null_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_2/pfm_dynamic_axi_user_slrcrossing_mi_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_user_slrcrossing_mi'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_1/pfm_dynamic_axi_user_slrcrossing_si_1.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_user_slrcrossing_si'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_2/pfm_dynamic_axi_vip_data_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/regslice_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_xbar_5/pfm_dynamic_xbar_5.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_user_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_10/pfm_dynamic_m00_regslice_10.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_user_interconnect/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_user_interconnect/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_22/pfm_dynamic_s00_regslice_22.dcp' for cell 'pfm_top_i/dynamic_region/slr2/axi_user_interconnect/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_23/pfm_dynamic_s00_regslice_23.dcp' for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.dcp' for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_3/pfm_dynamic_axi_cdc_data_3.dcp' for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_3/pfm_dynamic_axi_gpio_null_3.dcp' for cell 'pfm_top_i/dynamic_region/slr3/axi_gpio_null'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_2/pfm_dynamic_axi_user_slrcrossing_si_2.dcp' for cell 'pfm_top_i/dynamic_region/slr3/axi_user_slrcrossing_si'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_vip_data_3/pfm_dynamic_axi_vip_data_3.dcp' for cell 'pfm_top_i/dynamic_region/slr3/axi_vip_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3.dcp' for cell 'pfm_top_i/dynamic_region/slr3/regslice_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_24/pfm_dynamic_s00_regslice_24.dcp' for cell 'pfm_top_i/dynamic_region/slr3/interconnect_axilite_user/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3.dcp' for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_control'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3.dcp' for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_data'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3.dcp' for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3.dcp' for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel2'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_1/bd_ebbe_lut_buffer_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/lut_buffer'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_debug_bridge_xsdbm_0/bd_0/ip/ip_0/bd_ebbe_xsdbm_0.dcp' for cell 'pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_9/bd_d216_interconnect_DDR4_MEM00_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_17/bd_d216_vip_S00_AXI_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/vip_s00_axi'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_18/bd_d216_vip_S04_AXI_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/vip_s04_axi'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_14/bd_d216_calib_reduce_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/calib_reduce'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/bd_d216_ddr4_mem00_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_12/bd_d216_ddr4_mem00_ctrl_cc_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_16/bd_d216_interconnect_ddrmem_ctrl_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/interconnect_ddrmem_ctrl'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/bd_d216_psr_ctrl_interconnect_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ctrl_interconnect'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_11/bd_d216_psr_ddr4_mem00_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ddr4_mem00'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_19/bd_d216_vip_DDR4_MEM00_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/vip_DDR4_MEM00'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_22/bd_d216_vip_ctrl_DDR4_MEM00_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/vip_ctrl_DDR4_MEM00'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_20/bd_d216_vip_ui_clk_DDR4_MEM00_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/vip_ui_clk_DDR4_MEM00'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_21/bd_d216_vip_ui_rst_DDR4_MEM00_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/vip_ui_rst_DDR4_MEM00'
INFO: [Project 1-454] Reading design checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0.dcp' for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0'
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4229.594 ; gain = 0.000 ; free physical = 32993 ; free virtual = 81318
INFO: [Netlist 29-17] Analyzing 10315 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 8 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/c1_sys_ds_buf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/iob_static/perst_n_out' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pfm_top_i/static_region/slr0/base_clocking/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00 UUID: b26800e4-4324-595d-8abc-93be6e65182e 
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_1/bd_27a1_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_1/bd_27a1_psr0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_1/bd_27a1_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_1/bd_27a1_psr0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr0/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_2/bd_27a1_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_2/bd_27a1_psr_aclk_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_2/bd_27a1_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_2/bd_27a1_psr_aclk_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_3/bd_27a1_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_3/bd_27a1_psr_aclk1_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_3/bd_27a1_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_1/ip/ip_3/bd_27a1_psr_aclk1_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_0/bd_065e_microblaze_I_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_0/bd_065e_microblaze_I_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_1/bd_065e_rst_0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_1/bd_065e_rst_0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_1/bd_065e_rst_0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_1/bd_065e_rst_0_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_2/bd_065e_ilmb_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_2/bd_065e_ilmb_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_3/bd_065e_dlmb_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_3/bd_065e_dlmb_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_10/bd_065e_iomodule_0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_2/ip/ip_10/bd_065e_iomodule_0_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/ip_0/bd_d216_ddr4_mem00_0_microblaze_mcs_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/ip_0/bd_d216_ddr4_mem00_0_microblaze_mcs_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/par/bd_d216_ddr4_mem00_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/par/bd_d216_ddr4_mem00_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_11/bd_d216_psr_ddr4_mem00_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ddr4_mem00/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_11/bd_d216_psr_ddr4_mem00_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ddr4_mem00/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_11/bd_d216_psr_ddr4_mem00_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ddr4_mem00/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_11/bd_d216_psr_ddr4_mem00_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ddr4_mem00/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/bd_d216_psr_ctrl_interconnect_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ctrl_interconnect/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/bd_d216_psr_ctrl_interconnect_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ctrl_interconnect/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/bd_d216_psr_ctrl_interconnect_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ctrl_interconnect/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_8/bd_d216_psr_ctrl_interconnect_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/psr_ctrl_interconnect/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_0/pfm_dynamic_axi_gpio_null_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_0/pfm_dynamic_axi_gpio_null_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_0/pfm_dynamic_axi_gpio_null_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_0/pfm_dynamic_axi_gpio_null_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_gpio_null/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_board.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_1/pfm_dynamic_axi_gpio_null_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_1/pfm_dynamic_axi_gpio_null_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_1/pfm_dynamic_axi_gpio_null_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_1/pfm_dynamic_axi_gpio_null_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_gpio_null/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_board.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_2/pfm_dynamic_axi_gpio_null_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_2/pfm_dynamic_axi_gpio_null_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_2/pfm_dynamic_axi_gpio_null_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_2/pfm_dynamic_axi_gpio_null_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_gpio_null/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_board.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_3/pfm_dynamic_axi_gpio_null_3_board.xdc] for cell 'pfm_top_i/dynamic_region/slr3/axi_gpio_null/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_3/pfm_dynamic_axi_gpio_null_3_board.xdc] for cell 'pfm_top_i/dynamic_region/slr3/axi_gpio_null/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_3/pfm_dynamic_axi_gpio_null_3.xdc] for cell 'pfm_top_i/dynamic_region/slr3/axi_gpio_null/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_gpio_null_3/pfm_dynamic_axi_gpio_null_3.xdc] for cell 'pfm_top_i/dynamic_region/slr3/axi_gpio_null/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3_board.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3_board.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3_board.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3_board.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3_board.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3_board.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3_board.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3_board.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked/pfm_top_wrapper_board.xdc]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked/pfm_top_wrapper_board.xdc]
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked/pfm_top_wrapper_early.xdc]
CRITICAL WARNING: [Netlist 29-711] Property 'MAX_PROG_DELAY' already exists. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked/pfm_top_wrapper_early.xdc:277]
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'MAX_PROG_DELAY'. [xilinx_u250_xdma_201830_2_static_impl_early.xdc:65]
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'MAX_PROG_DELAY'. [xilinx_u250_xdma_201830_2_static_impl_early.xdc:65]
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
CRITICAL WARNING: [Common 17-107] Cannot change read-only property 'MAX_PROG_DELAY'. [xilinx_u250_xdma_201830_2_static_impl_early.xdc:65]
Resolution: Please refer to Vivado Properties Reference Guide (UG912) for more information on setting properties.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [xilinx_u250_xdma_201830_2_static_impl_early.xdc:200]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [xilinx_u250_xdma_201830_2_static_impl_early.xdc:200]
resize_pblock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5810.777 ; gain = 134.758 ; free physical = 31556 ; free virtual = 79882
CRITICAL WARNING: [Coretcl 2-64] Interface 'interface_bd_d216_ddr4_mem00_0' already exists. [bd_d216_ddr4_mem00_0.xdc:362]
INFO: [Timing 38-35] Done setting XDC timing constraints. [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-278] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-277] The instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
WARNING: [Timing 38-252] The BUFG_GT instance 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [pfm_top_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [pfm_top_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:02:17 ; elapsed = 00:00:40 . Memory (MB): peak = 7470.293 ; gain = 1534.242 ; free physical = 30066 ; free virtual = 78393
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[0]'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[0]} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[0]_1'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[0]_1} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_1}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[0]_2'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[0]_2} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_2}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[0]_3'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[0]_3} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_3}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[1]'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[1]} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[1]_1'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[1]_1} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_1}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[1]_2'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[1]_2} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_2}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[1]_3'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[1]_3} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_3}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[2]'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[2]} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[2]_1'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[2]_1} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_1}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[2]_2'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[2]_2} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_2}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[2]_3'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[2]_3} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_3}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[3]'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[3]} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[3]_1'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[3]_1} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_1}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[3]_2'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[3]_2} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_2}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[3]_3'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[3]_3} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_3}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x0y1.xdc:121]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [bd_d216_ddr4_mem00_0.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[17]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[18]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[19]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[20]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[21]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[22]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[23]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[24]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[25]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[26]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[27]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[28]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[1]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[2]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[3]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[4]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[5]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[6]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[7]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[8]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/A[9]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[0]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[10]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[11]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[12]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[13]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[14]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[15]'. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[16]'. [pfm_top_microblaze_board_control_0.xdc:8]
INFO: [Common 17-14] Message 'Vivado 12-508' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPIP-2' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-3' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1'. [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'DPOP-4' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [pfm_top_microblaze_board_control_0.xdc:29]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:200]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:174]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:203]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-10' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:177]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:206]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [pfm_top_microblaze_board_control_0.xdc:209]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:183]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [pfm_top_microblaze_board_control_0.xdc:212]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-15' -from list should not be empty. [pfm_top_microblaze_scheduler_0.xdc:186]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked/pfm_top_wrapper_early.xdc]
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'et_property' is not supported in the xdc constraint file. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:49]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/plram_mem00'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:63]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/plram_mem00_bram'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/plram_mem01'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/plram_mem01_bram'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:75]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem01'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/plram_mem02'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/plram_mem02_bram'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem02'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/plram_mem03'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:96]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/plram_mem03_bram'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:97]
WARNING: [Vivado 12-180] No cells matched 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem03'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc:98]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/tcl_hooks/xilinx_u250_xdma_201830_2_dynamic_impl.xdc]
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/output/dont_partition.xdc]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/output/dont_partition.xdc]
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked/pfm_top_wrapper.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
INFO: [Timing 38-2] Deriving generated clocks [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
get_clocks: Time (s): cpu = 00:01:05 ; elapsed = 00:00:19 . Memory (MB): peak = 7493.293 ; gain = 1.000 ; free physical = 30214 ; free virtual = 78543
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:65]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:66]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_sck' matched to 'clock' objects. [xilinx_u250_xdma_201830_2_static_impl_normal.xdc:69]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked/pfm_top_wrapper.xdc]
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked/pfm_top_wrapper_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [bs_mux.xdc:6]
get_clocks: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 7584.715 ; gain = 0.000 ; free physical = 29945 ; free virtual = 78274
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [pfm_top_auto_cc_13_clocks.xdc:18]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/xilinx_u250_xdma_201830_2_bb_locked/pfm_top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7706.715 ; gain = 0.000 ; free physical = 29776 ; free virtual = 78105
Restored from archive | CPU: 10.460000 secs | Memory: 232.596764 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7706.715 ; gain = 0.000 ; free physical = 29770 ; free virtual = 78099
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_periph_null_0/pfm_dynamic_regslice_periph_null_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_periph_null/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_periph_null_0/pfm_dynamic_regslice_periph_null_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_periph_null_0/pfm_dynamic_regslice_periph_null_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_periph_null_0/pfm_dynamic_regslice_periph_null_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/regslice_periph_null/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
INFO: [Vivado 12-3520] Assignment of 'VCC, FDRE_inst, ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BSR_OUT_DFF[0].FDRE_BSR, EXT_LPF, PR_OUT_DFF[0].FDRE_PER, GND, ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N, and SEQ' to a pblock 'pblock_dynamic_SLR0' means that all children of 'psr_aclk_SLR0' are in the pblock. Changing the pblock assignment to 'psr_aclk_SLR0'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0_slr.xdc:55]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/bd_d216_psr_aclk_SLR0_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR0/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/bd_d216_ddr4_mem00_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/bd_d216_ddr4_mem00_0_board.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_12/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_12/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_12/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_12/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_12/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_12/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_12/bd_d216_ddr4_mem00_ctrl_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/pfm_dynamic_memory_subsystem_0.xdc] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst'
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc:16]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_0/pfm_dynamic_axi_cdc_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_0/pfm_dynamic_axi_user_slrcrossing_mi_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_user_slrcrossing_mi/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_0/pfm_dynamic_axi_user_slrcrossing_mi_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_0/pfm_dynamic_axi_user_slrcrossing_mi_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_0/pfm_dynamic_axi_user_slrcrossing_mi_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_user_slrcrossing_mi/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/regslice_control_mgntpf/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/regslice_control_mgntpf/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/regslice_control_mgntpf/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_control_mgntpf_0/pfm_dynamic_regslice_control_mgntpf_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/regslice_control_mgntpf/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/regslice_data/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/regslice_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/regslice_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_0/pfm_dynamic_regslice_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/regslice_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_0/pfm_dynamic_psreset_gate_pr_control_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_0/pfm_dynamic_psreset_gate_pr_data_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_0/pfm_dynamic_psreset_gate_pr_kernel_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_0/pfm_dynamic_psreset_gate_pr_kernel2_0_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_1/pfm_dynamic_axi_cdc_data_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_1/pfm_dynamic_axi_cdc_data_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_1/pfm_dynamic_axi_cdc_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_1/pfm_dynamic_axi_cdc_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_1/pfm_dynamic_axi_user_slrcrossing_mi_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_user_slrcrossing_mi/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_1/pfm_dynamic_axi_user_slrcrossing_mi_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_1/pfm_dynamic_axi_user_slrcrossing_mi_1_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_1/pfm_dynamic_axi_user_slrcrossing_mi_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_user_slrcrossing_mi/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_0/pfm_dynamic_axi_user_slrcrossing_si_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_user_slrcrossing_si/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_0/pfm_dynamic_axi_user_slrcrossing_si_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_0/pfm_dynamic_axi_user_slrcrossing_si_0_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_0/pfm_dynamic_axi_user_slrcrossing_si_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_user_slrcrossing_si/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/regslice_data/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/regslice_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/regslice_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_1/pfm_dynamic_regslice_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/regslice_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_1/pfm_dynamic_psreset_gate_pr_control_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_1/pfm_dynamic_psreset_gate_pr_data_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_1/pfm_dynamic_psreset_gate_pr_kernel_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_1/pfm_dynamic_psreset_gate_pr_kernel2_1_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr1/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_2/pfm_dynamic_axi_cdc_data_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_2/pfm_dynamic_axi_cdc_data_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_2/pfm_dynamic_axi_cdc_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_2/pfm_dynamic_axi_cdc_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_2/pfm_dynamic_axi_user_slrcrossing_mi_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_user_slrcrossing_mi/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_2/pfm_dynamic_axi_user_slrcrossing_mi_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_2/pfm_dynamic_axi_user_slrcrossing_mi_2_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_mi_2/pfm_dynamic_axi_user_slrcrossing_mi_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_user_slrcrossing_mi/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_1/pfm_dynamic_axi_user_slrcrossing_si_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_user_slrcrossing_si/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_1/pfm_dynamic_axi_user_slrcrossing_si_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_1/pfm_dynamic_axi_user_slrcrossing_si_1_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_1/pfm_dynamic_axi_user_slrcrossing_si_1_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_user_slrcrossing_si/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/regslice_data/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/regslice_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/regslice_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_2/pfm_dynamic_regslice_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/regslice_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_2/pfm_dynamic_psreset_gate_pr_control_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_2/pfm_dynamic_psreset_gate_pr_data_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_2/pfm_dynamic_psreset_gate_pr_kernel_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_2/pfm_dynamic_psreset_gate_pr_kernel2_2_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr2/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_3/pfm_dynamic_axi_cdc_data_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_3/pfm_dynamic_axi_cdc_data_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_3/pfm_dynamic_axi_cdc_data_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_cdc_data_3/pfm_dynamic_axi_cdc_data_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_2/pfm_dynamic_axi_user_slrcrossing_si_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr3/axi_user_slrcrossing_si/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_2/pfm_dynamic_axi_user_slrcrossing_si_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_2/pfm_dynamic_axi_user_slrcrossing_si_2_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_axi_user_slrcrossing_si_2/pfm_dynamic_axi_user_slrcrossing_si_2_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr3/axi_user_slrcrossing_si/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr3/regslice_data/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr3/regslice_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/regslice_data/inst'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_regslice_data_3/pfm_dynamic_regslice_data_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/regslice_data/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_control/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_control_3/pfm_dynamic_psreset_gate_pr_control_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_control/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_data/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_data_3/pfm_dynamic_psreset_gate_pr_data_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_data/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel_3/pfm_dynamic_psreset_gate_pr_kernel_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel2/U0'
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_psreset_gate_pr_kernel2_3/pfm_dynamic_psreset_gate_pr_kernel2_3_slr.xdc] for cell 'pfm_top_i/dynamic_region/slr3/reset_controllers/psreset_gate_pr_kernel2/U0'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_18/pfm_dynamic_s00_regslice_18_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_user_interconnect/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_18/pfm_dynamic_s00_regslice_18_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_18/pfm_dynamic_s00_regslice_18_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_18/pfm_dynamic_s00_regslice_18_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_user_interconnect/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_7/pfm_dynamic_m00_regslice_7_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_user_interconnect/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_7/pfm_dynamic_m00_regslice_7_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_7/pfm_dynamic_m00_regslice_7_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_7/pfm_dynamic_m00_regslice_7_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_user_interconnect/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_7/pfm_dynamic_m01_regslice_7_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_user_interconnect/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_7/pfm_dynamic_m01_regslice_7_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_7/pfm_dynamic_m01_regslice_7_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_7/pfm_dynamic_m01_regslice_7_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/axi_user_interconnect/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_19/pfm_dynamic_s00_regslice_19_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_19/pfm_dynamic_s00_regslice_19_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_19/pfm_dynamic_s00_regslice_19_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_19/pfm_dynamic_s00_regslice_19_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_8/pfm_dynamic_m00_regslice_8_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_8/pfm_dynamic_m00_regslice_8_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_8/pfm_dynamic_m00_regslice_8_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_8/pfm_dynamic_m00_regslice_8_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_8/pfm_dynamic_m01_regslice_8_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_8/pfm_dynamic_m01_regslice_8_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_8/pfm_dynamic_m01_regslice_8_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_8/pfm_dynamic_m01_regslice_8_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado 12-180] No cells matched '*gen_clock_conv.gen_async_conv.asyncfifo_axi*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:17]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_auto_cc_0/pfm_dynamic_auto_cc_0_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_20/pfm_dynamic_s00_regslice_20_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_user_interconnect/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_20/pfm_dynamic_s00_regslice_20_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_20/pfm_dynamic_s00_regslice_20_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_20/pfm_dynamic_s00_regslice_20_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_user_interconnect/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_9/pfm_dynamic_m00_regslice_9_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_user_interconnect/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_9/pfm_dynamic_m00_regslice_9_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_9/pfm_dynamic_m00_regslice_9_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_9/pfm_dynamic_m00_regslice_9_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_user_interconnect/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_9/pfm_dynamic_m01_regslice_9_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_user_interconnect/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_9/pfm_dynamic_m01_regslice_9_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_9/pfm_dynamic_m01_regslice_9_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_9/pfm_dynamic_m01_regslice_9_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/axi_user_interconnect/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_21/pfm_dynamic_s00_regslice_21_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_21/pfm_dynamic_s00_regslice_21_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_21/pfm_dynamic_s00_regslice_21_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_21/pfm_dynamic_s00_regslice_21_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr1/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_22/pfm_dynamic_s00_regslice_22_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_user_interconnect/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_22/pfm_dynamic_s00_regslice_22_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_22/pfm_dynamic_s00_regslice_22_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_22/pfm_dynamic_s00_regslice_22_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_user_interconnect/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_10/pfm_dynamic_m00_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_user_interconnect/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_10/pfm_dynamic_m00_regslice_10_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_10/pfm_dynamic_m00_regslice_10_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m00_regslice_10/pfm_dynamic_m00_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_user_interconnect/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_user_interconnect/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_m01_regslice_10/pfm_dynamic_m01_regslice_10_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/axi_user_interconnect/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_23/pfm_dynamic_s00_regslice_23_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_23/pfm_dynamic_s00_regslice_23_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_23/pfm_dynamic_s00_regslice_23_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_23/pfm_dynamic_s00_regslice_23_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr2/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_24/pfm_dynamic_s00_regslice_24_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr3/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_24/pfm_dynamic_s00_regslice_24_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_24/pfm_dynamic_s00_regslice_24_clocks.xdc:10]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_s00_regslice_24/pfm_dynamic_s00_regslice_24_clocks.xdc] for cell 'pfm_top_i/dynamic_region/slr3/interconnect_axilite_user/s00_couplers/s00_regslice/inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst7'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst7'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst2'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst2'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst5'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst5'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst1'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst1'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst6'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst6'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst4'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst4'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst3'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/freq_counter_0/inst/xpm_cdc_array_single_inst3'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/static_region/dma_pcie/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/static_region/dma_pcie/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/embedded_scheduler_hw_0/inst/xpm_cdc_array_single_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/embedded_scheduler_hw_0/inst/xpm_cdc_array_single_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/negotiated_width_xpm_cdc_array_single_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/negotiated_width_xpm_cdc_array_single_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/cur_speed_xpm_cdc_array_single_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/cur_speed_xpm_cdc_array_single_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/axi_dwidth_converter_0/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/user_lnk_up_cdc'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/user_reset_cdc'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/user_reset_cdc'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/jtag_axi4l_m_inst/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
WARNING: [Vivado 12-180] No cells matched 'dest_hsdata_ff_reg[*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:8]
WARNING: [Vivado 12-180] No cells matched 'src_hsdata_ff_reg*'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [Vivado 12-180] No cells matched 'dest_hsdata_ff_reg*'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
WARNING: [Vivado 12-180] No cells matched 'dest_hsdata_ff_reg[*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:8]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:8]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-15' is a duplicate and will not be added again. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-935' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_hsdata_ff_reg*]'. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:30]
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00_ctrl_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/interconnect_axilite_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr1/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr2/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/dynamic_region/slr3/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/axi_mb_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_user/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/pr_isolation_expanded/user_pf_interconnect_split/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_mgmt/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/board_management/interconnect_axilite_microblaze_bram/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr1/interconnect_axilite_static_primary/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pfm_top_i/static_region/slr0/interconnect_axilite_static_secondary_a/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/static_region/slr1/axi_hwicap/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/static_region/slr1/flash_programmer/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/inst_rd_xpm_fifo_sync[0]'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/inst_rd_xpm_fifo_sync[0]'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/inst_wr_xpm_fifo_sync'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/inst_wr_xpm_fifo_sync'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/vsec_rbar_i/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/vsec_rbar_i/xpm_fifo_sync_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/embedded_scheduler_hw_0/inst/cu_addr_lut'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr0/board_control_and_sched/embedded_scheduler_hw_0/inst/cu_addr_lut'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[15].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[0].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[9].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[10].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[11].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[12].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[13].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[14].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[1].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[2].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[3].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[4].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[5].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[6].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[7].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/genblk1.GEN_RXDET_TRC_MEM[8].rxdet_trc_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/reset_state_mem_inst'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/dynamic_region/memory_subsystem/inst/interconnect/interconnect_ddr4_mem00/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/ltssm_trace_mem_inst'
Finished Sourcing Tcl File [/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'pfm_top_i/static_region/slr1/pcie/inst/debug_wrapper_U/debug_probes_inst/ltssm_trace_mem_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Memdata 28-80] Empty top found while merging BMM files!
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 30448 ; free virtual = 78781
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3206 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 7 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1110 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 18 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 189 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 30 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 356 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 323 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 992 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 55 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

119 Infos, 546 Warnings, 43 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:10:07 ; elapsed = 00:07:16 . Memory (MB): peak = 8690.078 ; gain = 6547.477 ; free physical = 30448 ; free virtual = 78781
source /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/scripts/_full_init_post.tcl
Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
Finished Parsing XDC File [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/output/_user_impl_clk.xdc]
source /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/scripts/_full_opt_pre.tcl
Post-synthesis utilization DRC check...
available resources:
   luts      : 1622928
   registers : 3293221
   brams     : 2523
   dsps      : 12284
get_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 30444 ; free virtual = 78776
required resources:
   luts      : 96390
   registers : 130395
   brams     : 168
   dsps      : 1113
report_accelerator_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 30387 ; free virtual = 78719
INFO: System Diagram: Run step: synthed

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[68] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[69] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[70] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[71] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-461] DRC finished with 0 Errors, 324 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 30296 ; free virtual = 78629

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [ip_pcie4_uscale_plus_x0y1.xdc:121]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 1a56aec99

Time (s): cpu = 00:01:29 ; elapsed = 00:00:25 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29401 ; free virtual = 77734

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
write_xdc: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29180 ; free virtual = 77515
INFO: [Mig 66-454] Using cached IP synthesis design for IP xilinx.com:ip:ddr4_phy:2.2, cache-ID = d03d2e95c3900eb1.
read_xdc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 30031 ; free virtual = 78398
get_clocks: Time (s): cpu = 00:02:09 ; elapsed = 00:00:32 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29119 ; free virtual = 77486
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[0]'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[0]} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[0]_1'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[0]_1} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_1}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[0]_2'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[0]_2} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_2}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[0]_3'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[0]_3} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_3}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[1]'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[1]} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[1]_1'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[1]_1} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_1}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[1]_2'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[1]_2} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_2}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[1]_3'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[1]_3} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_3}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[2]'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[2]} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[2]_1'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[2]_1} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_1}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[2]_2'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[2]_2} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_2}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[2]_3'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[2]_3} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_3}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[3]'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[3]} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[3]_1'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[3]_1} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_1}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[3]_2'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[3]_2} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_2}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
CRITICAL WARNING: [Constraints 18-1056] Clock 'pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK' completely overrides clock 'txoutclk_out[3]_3'.
New: create_clock -period 2.000 [get_pins [list {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK} \
          {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]], [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
Previous: [unsaved constraint] create_generated_clock -name {txoutclk_out[3]_3} -source [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/QPLL1CLK}] -divide_by 10 -add -master_clock [get_clocks {qpll1outclk_out[0]_3}] [get_pins {pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
get_clocks: Time (s): cpu = 00:01:01 ; elapsed = 00:00:18 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29094 ; free virtual = 77462
get_clocks: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29049 ; free virtual = 77417
read_xdc: Time (s): cpu = 00:05:08 ; elapsed = 00:01:32 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29010 ; free virtual = 77378
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29038 ; free virtual = 77376
Phase 1 Generate And Synthesize MIG Cores | Checksum: ebe25f2c

Time (s): cpu = 00:06:37 ; elapsed = 00:02:59 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29037 ; free virtual = 77375

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = be8c8c2591dc453b.
get_clocks: Time (s): cpu = 00:01:27 ; elapsed = 00:00:23 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29031 ; free virtual = 77375
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29030 ; free virtual = 77374
Phase 2 Generate And Synthesize Debug Cores | Checksum: 19645816e

Time (s): cpu = 00:08:37 ; elapsed = 00:04:05 . Memory (MB): peak = 8690.078 ; gain = 0.000 ; free physical = 29021 ; free virtual = 77365

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 137 inverter(s) to 4945 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 97e124d0

Time (s): cpu = 00:10:15 ; elapsed = 00:05:01 . Memory (MB): peak = 9034.828 ; gain = 344.750 ; free physical = 29713 ; free virtual = 78057
INFO: [Opt 31-389] Phase Retarget created 170 cells and removed 565 cells
INFO: [Opt 31-1021] In phase Retarget, 9860 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 13 inverter(s) to 60 load pin(s).
Phase 4 Constant propagation | Checksum: 10c0fac63

Time (s): cpu = 00:10:24 ; elapsed = 00:05:10 . Memory (MB): peak = 9034.828 ; gain = 344.750 ; free physical = 29712 ; free virtual = 78056
INFO: [Opt 31-389] Phase Constant propagation created 394 cells and removed 1096 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1707 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: b3adcfa8

Time (s): cpu = 00:10:56 ; elapsed = 00:05:42 . Memory (MB): peak = 9034.828 ; gain = 344.750 ; free physical = 29373 ; free virtual = 77717
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 14324 cells
INFO: [Opt 31-1021] In phase Sweep, 1470702 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 12ce3ef58

Time (s): cpu = 00:11:12 ; elapsed = 00:05:59 . Memory (MB): peak = 9034.828 ; gain = 344.750 ; free physical = 29678 ; free virtual = 78022
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 2 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12ce3ef58

Time (s): cpu = 00:11:21 ; elapsed = 00:06:07 . Memory (MB): peak = 9034.828 ; gain = 344.750 ; free physical = 29680 ; free virtual = 78024
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 8164ec7b

Time (s): cpu = 00:11:30 ; elapsed = 00:06:16 . Memory (MB): peak = 9034.828 ; gain = 344.750 ; free physical = 29679 ; free virtual = 78023
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1949 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             170  |             565  |                                           9860  |
|  Constant propagation         |             394  |            1096  |                                           1707  |
|  Sweep                        |               0  |           14324  |                                        1470702  |
|  BUFG optimization            |               1  |               2  |                                             66  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                           1949  |
-------------------------------------------------------------------------------------------------------------------------


CRITICAL WARNING: [Constraints 18-952] The ports 'ddrmem_1_C0_DDR4_dq[71], ddrmem_1_C0_DDR4_dq[70], ddrmem_1_C0_DDR4_dq[69], ddrmem_1_C0_DDR4_dq[68], ddrmem_1_C0_DDR4_dq[67], ddrmem_1_C0_DDR4_dq[66], ddrmem_1_C0_DDR4_dq[65], ddrmem_1_C0_DDR4_dq[64], ddrmem_1_C0_DDR4_dq[63], ddrmem_1_C0_DDR4_dq[62], ddrmem_1_C0_DDR4_dq[61], ddrmem_1_C0_DDR4_dq[60], ddrmem_1_C0_DDR4_dq[59], ddrmem_1_C0_DDR4_dq[58], ddrmem_1_C0_DDR4_dq[57], ddrmem_1_C0_DDR4_dq[56], ddrmem_1_C0_DDR4_dq[55], ddrmem_1_C0_DDR4_dq[54], ddrmem_1_C0_DDR4_dq[53], ddrmem_1_C0_DDR4_dq[52], ddrmem_1_C0_DDR4_dq[51], ddrmem_1_C0_DDR4_dq[50], ddrmem_1_C0_DDR4_dq[49], ddrmem_1_C0_DDR4_dq[48], ddrmem_1_C0_DDR4_dq[47], ddrmem_1_C0_DDR4_dq[46], ddrmem_1_C0_DDR4_dq[45], ddrmem_1_C0_DDR4_dq[44], ddrmem_1_C0_DDR4_dq[43], ddrmem_1_C0_DDR4_dq[42], ddrmem_1_C0_DDR4_dq[41], ddrmem_1_C0_DDR4_dq[40], ddrmem_1_C0_DDR4_dq[39], ddrmem_1_C0_DDR4_dq[38], ddrmem_1_C0_DDR4_dq[37], ddrmem_1_C0_DDR4_dq[36], ddrmem_1_C0_DDR4_dq[35], ddrmem_1_C0_DDR4_dq[34], ddrmem_1_C0_DDR4_dq[33], ddrmem_1_C0_DDR4_dq[32], ddrmem_1_C0_DDR4_dq[31], ddrmem_1_C0_DDR4_dq[30], ddrmem_1_C0_DDR4_dq[29], ddrmem_1_C0_DDR4_dq[28], ddrmem_1_C0_DDR4_dq[27], ddrmem_1_C0_DDR4_dq[26], ddrmem_1_C0_DDR4_dq[25], ddrmem_1_C0_DDR4_dq[24], ddrmem_1_C0_DDR4_dq[23], ddrmem_1_C0_DDR4_dq[22], ddrmem_1_C0_DDR4_dq[21], ddrmem_1_C0_DDR4_dq[20], ddrmem_1_C0_DDR4_dq[19], ddrmem_1_C0_DDR4_dq[18], ddrmem_1_C0_DDR4_dq[17], ddrmem_1_C0_DDR4_dq[16], ddrmem_1_C0_DDR4_dq[15], ddrmem_1_C0_DDR4_dq[14], ddrmem_1_C0_DDR4_dq[13], ddrmem_1_C0_DDR4_dq[12], ddrmem_1_C0_DDR4_dq[11], ddrmem_1_C0_DDR4_dq[10], ddrmem_1_C0_DDR4_dq[9], ddrmem_1_C0_DDR4_dq[8], ddrmem_1_C0_DDR4_dq[7], ddrmem_1_C0_DDR4_dq[6], ddrmem_1_C0_DDR4_dq[5], ddrmem_1_C0_DDR4_dq[4], ddrmem_1_C0_DDR4_dq[3], ddrmem_1_C0_DDR4_dq[2], ddrmem_1_C0_DDR4_dq[1], ddrmem_1_C0_DDR4_dq[0], ddrmem_1_C0_DDR4_dqs_c[17], ddrmem_1_C0_DDR4_dqs_c[16], ddrmem_1_C0_DDR4_dqs_c[15], ddrmem_1_C0_DDR4_dqs_c[14], ddrmem_1_C0_DDR4_dqs_c[13], ddrmem_1_C0_DDR4_dqs_c[12], ddrmem_1_C0_DDR4_dqs_c[11], ddrmem_1_C0_DDR4_dqs_c[10], ddrmem_1_C0_DDR4_dqs_c[9], ddrmem_1_C0_DDR4_dqs_c[8], ddrmem_1_C0_DDR4_dqs_c[7], ddrmem_1_C0_DDR4_dqs_c[6], ddrmem_1_C0_DDR4_dqs_c[5], ddrmem_1_C0_DDR4_dqs_c[4], ddrmem_1_C0_DDR4_dqs_c[3], ddrmem_1_C0_DDR4_dqs_c[2], ddrmem_1_C0_DDR4_dqs_c[1], ddrmem_1_C0_DDR4_dqs_c[0], ddrmem_1_C0_DDR4_dqs_t[17], ddrmem_1_C0_DDR4_dqs_t[16], ddrmem_1_C0_DDR4_dqs_t[15], ddrmem_1_C0_DDR4_dqs_t[14], ddrmem_1_C0_DDR4_dqs_t[13], ddrmem_1_C0_DDR4_dqs_t[12], ddrmem_1_C0_DDR4_dqs_t[11], ddrmem_1_C0_DDR4_dqs_t[10], ddrmem_1_C0_DDR4_dqs_t[9], ddrmem_1_C0_DDR4_dqs_t[8], ddrmem_1_C0_DDR4_dqs_t[7], ddrmem_1_C0_DDR4_dqs_t[6], ddrmem_1_C0_DDR4_dqs_t[5], ddrmem_1_C0_DDR4_dqs_t[4], ddrmem_1_C0_DDR4_dqs_t[3], ddrmem_1_C0_DDR4_dqs_t[2], ddrmem_1_C0_DDR4_dqs_t[1], ddrmem_1_C0_DDR4_dqs_t[0], ddrmem_2_C0_DDR4_dq[71], ddrmem_2_C0_DDR4_dq[70], ddrmem_2_C0_DDR4_dq[69], ddrmem_2_C0_DDR4_dq[68], ddrmem_2_C0_DDR4_dq[67], ddrmem_2_C0_DDR4_dq[66], ddrmem_2_C0_DDR4_dq[65], ddrmem_2_C0_DDR4_dq[64], ddrmem_2_C0_DDR4_dq[63], ddrmem_2_C0_DDR4_dq[62], ddrmem_2_C0_DDR4_dq[61], ddrmem_2_C0_DDR4_dq[60], ddrmem_2_C0_DDR4_dq[59], ddrmem_2_C0_DDR4_dq[58], ddrmem_2_C0_DDR4_dq[57], ddrmem_2_C0_DDR4_dq[56], ddrmem_2_C0_DDR4_dq[55], ddrmem_2_C0_DDR4_dq[54], ddrmem_2_C0_DDR4_dq[53], ddrmem_2_C0_DDR4_dq[52], ddrmem_2_C0_DDR4_dq[51], ddrmem_2_C0_DDR4_dq[50], ddrmem_2_C0_DDR4_dq[49], ddrmem_2_C0_DDR4_dq[48], ddrmem_2_C0_DDR4_dq[47], ddrmem_2_C0_DDR4_dq[46], ddrmem_2_C0_DDR4_dq[45], ddrmem_2_C0_DDR4_dq[44], ddrmem_2_C0_DDR4_dq[43], ddrmem_2_C0_DDR4_dq[42], ddrmem_2_C0_DDR4_dq[41], ddrmem_2_C0_DDR4_dq[40], ddrmem_2_C0_DDR4_dq[39], ddrmem_2_C0_DDR4_dq[38], ddrmem_2_C0_DDR4_dq[37], ddrmem_2_C0_DDR4_dq[36], ddrmem_2_C0_DDR4_dq[35], ddrmem_2_C0_DDR4_dq[34], ddrmem_2_C0_DDR4_dq[33], ddrmem_2_C0_DDR4_dq[32], ddrmem_2_C0_DDR4_dq[31], ddrmem_2_C0_DDR4_dq[30], ddrmem_2_C0_DDR4_dq[29], ddrmem_2_C0_DDR4_dq[28], ddrmem_2_C0_DDR4_dq[27], ddrmem_2_C0_DDR4_dq[26], ddrmem_2_C0_DDR4_dq[25], ddrmem_2_C0_DDR4_dq[24], ddrmem_2_C0_DDR4_dq[23], ddrmem_2_C0_DDR4_dq[22], ddrmem_2_C0_DDR4_
dq[21], ddrmem_2_C0_DDR4_dq[20], ddrmem_2_C0_DDR4_dq[19], ddrmem_2_C0_DDR4_dq[18], ddrmem_2_C0_DDR4_dq[17], ddrmem_2_C0_DDR4_dq[16], ddrmem_2_C0_DDR4_dq[15], ddrmem_2_C0_DDR4_dq[14], ddrmem_2_C0_DDR4_dq[13], ddrmem_2_C0_DDR4_dq[12], ddrmem_2_C0_DDR4_dq[11], ddrmem_2_C0_DDR4_dq[10], ddrmem_2_C0_DDR4_dq[9], ddrmem_2_C0_DDR4_dq[8], ddrmem_2_C0_DDR4_dq[7], ddrmem_2_C0_DDR4_dq[6], ddrmem_2_C0_DDR4_dq[5], ddrmem_2_C0_DDR4_dq[4], ddrmem_2_C0_DDR4_dq[3], ddrmem_2_C0_DDR4_dq[2], ddrmem_2_C0_DDR4_dq[1], ddrmem_2_C0_DDR4_dq[0], ddrmem_2_C0_DDR4_dqs_c[17], ddrmem_2_C0_DDR4_dqs_c[16], ddrmem_2_C0_DDR4_dqs_c[15], ddrmem_2_C0_DDR4_dqs_c[14], ddrmem_2_C0_DDR4_dqs_c[13], ddrmem_2_C0_DDR4_dqs_c[12], ddrmem_2_C0_DDR4_dqs_c[11], ddrmem_2_C0_DDR4_dqs_c[10], ddrmem_2_C0_DDR4_dqs_c[9], ddrmem_2_C0_DDR4_dqs_c[8], ddrmem_2_C0_DDR4_dqs_c[7], ddrmem_2_C0_DDR4_dqs_c[6], ddrmem_2_C0_DDR4_dqs_c[5], ddrmem_2_C0_DDR4_dqs_c[4], ddrmem_2_C0_DDR4_dqs_c[3], ddrmem_2_C0_DDR4_dqs_c[2], ddrmem_2_C0_DDR4_dqs_c[1], ddrmem_2_C0_DDR4_dqs_c[0], ddrmem_2_C0_DDR4_dqs_t[17], ddrmem_2_C0_DDR4_dqs_t[16], ddrmem_2_C0_DDR4_dqs_t[15], ddrmem_2_C0_DDR4_dqs_t[14], ddrmem_2_C0_DDR4_dqs_t[13], ddrmem_2_C0_DDR4_dqs_t[12], ddrmem_2_C0_DDR4_dqs_t[11], ddrmem_2_C0_DDR4_dqs_t[10], ddrmem_2_C0_DDR4_dqs_t[9], ddrmem_2_C0_DDR4_dqs_t[8], ddrmem_2_C0_DDR4_dqs_t[7], ddrmem_2_C0_DDR4_dqs_t[6], ddrmem_2_C0_DDR4_dqs_t[5], ddrmem_2_C0_DDR4_dqs_t[4], ddrmem_2_C0_DDR4_dqs_t[3], ddrmem_2_C0_DDR4_dqs_t[2], ddrmem_2_C0_DDR4_dqs_t[1], ddrmem_2_C0_DDR4_dqs_t[0], ddrmem_3_C0_DDR4_dq[71], ddrmem_3_C0_DDR4_dq[70], ddrmem_3_C0_DDR4_dq[69], ddrmem_3_C0_DDR4_dq[68], ddrmem_3_C0_DDR4_dq[67], ddrmem_3_C0_DDR4_dq[66], ddrmem_3_C0_DDR4_dq[65], ddrmem_3_C0_DDR4_dq[64], ddrmem_3_C0_DDR4_dq[63], ddrmem_3_C0_DDR4_dq[62], ddrmem_3_C0_DDR4_dq[61], ddrmem_3_C0_DDR4_dq[60], ddrmem_3_C0_DDR4_dq[59], ddrmem_3_C0_DDR4_dq[58], ddrmem_3_C0_DDR4_dq[57], ddrmem_3_C0_DDR4_dq[56], ddrmem_3_C0_DDR4_dq[55], ddrmem_3_C0_DDR4_dq[54], ddrmem_3_C0_DDR4_dq[53], ddrmem_3_C0_DDR4_dq[52], ddrmem_3_C0_DDR4_dq[51], ddrmem_3_C0_DDR4_dq[50], ddrmem_3_C0_DDR4_dq[49], ddrmem_3_C0_DDR4_dq[48], ddrmem_3_C0_DDR4_dq[47], ddrmem_3_C0_DDR4_dq[46], ddrmem_3_C0_DDR4_dq[45], ddrmem_3_C0_DDR4_dq[44], ddrmem_3_C0_DDR4_dq[43], ddrmem_3_C0_DDR4_dq[42], ddrmem_3_C0_DDR4_dq[41], ddrmem_3_C0_DDR4_dq[40], ddrmem_3_C0_DDR4_dq[39], ddrmem_3_C0_DDR4_dq[38], ddrmem_3_C0_DDR4_dq[37], ddrmem_3_C0_DDR4_dq[36], ddrmem_3_C0_DDR4_dq[35], ddrmem_3_C0_DDR4_dq[34], ddrmem_3_C0_DDR4_dq[33], ddrmem_3_C0_DDR4_dq[32], ddrmem_3_C0_DDR4_dq[31], ddrmem_3_C0_DDR4_dq[30], ddrmem_3_C0_DDR4_dq[29], ddrmem_3_C0_DDR4_dq[28], ddrmem_3_C0_DDR4_dq[27], ddrmem_3_C0_DDR4_dq[26], ddrmem_3_C0_DDR4_dq[25], ddrmem_3_C0_DDR4_dq[24], ddrmem_3_C0_DDR4_dq[23], ddrmem_3_C0_DDR4_dq[22], ddrmem_3_C0_DDR4_dq[21], ddrmem_3_C0_DDR4_dq[20], ddrmem_3_C0_DDR4_dq[19], ddrmem_3_C0_DDR4_dq[18], ddrmem_3_C0_DDR4_dq[17], ddrmem_3_C0_DDR4_dq[16], ddrmem_3_C0_DDR4_dq[15], ddrmem_3_C0_DDR4_dq[14], ddrmem_3_C0_DDR4_dq[13], ddrmem_3_C0_DDR4_dq[12], ddrmem_3_C0_DDR4_dq[11], ddrmem_3_C0_DDR4_dq[10], ddrmem_3_C0_DDR4_dq[9], ddrmem_3_C0_DDR4_dq[8], ddrmem_3_C0_DDR4_dq[7], ddrmem_3_C0_DDR4_dq[6], ddrmem_3_C0_DDR4_dq[5], ddrmem_3_C0_DDR4_dq[4], ddrmem_3_C0_DDR4_dq[3], ddrmem_3_C0_DDR4_dq[2], ddrmem_3_C0_DDR4_dq[1], ddrmem_3_C0_DDR4_dq[0], ddrmem_3_C0_DDR4_dqs_c[17], ddrmem_3_C0_DDR4_dqs_c[16], ddrmem_3_C0_DDR4_dqs_c[15], ddrmem_3_C0_DDR4_dqs_c[14], ddrmem_3_C0_DDR4_dqs_c[13], ddrmem_3_C0_DDR4_dqs_c[12], ddrmem_3_C0_DDR4_dqs_c[11], ddrmem_3_C0_DDR4_dqs_c[10], ddrmem_3_C0_DDR4_dqs_c[9], ddrmem_3_C0_DDR4_dqs_c[8], ddrmem_3_C0_DDR4_dqs_c[7], ddrmem_3_C0_DDR4_dqs_c[6], ddrmem_3_C0_DDR4_dqs_c[5], ddrmem_3_C0_DDR4_dqs_c[4], ddrmem_3_C0_DDR4_dqs_c[3], ddrmem_3_C0_DDR4_dqs_c[2], ddrmem_3_C0_DDR4_dqs_c[1], ddrmem_3_C0_DDR4_dqs_c[0], ddrmem_3_C0_DDR4_dqs_t[17], ddrmem_3_C0_DDR4_dqs_t[16], ddrmem_3_C0_DDR4_dqs_t[15], ddrmem_3_C0_DDR4_dqs_t[14], ddrmem_3_C0_DDR4_dqs_t[13], ddrmem_3_C0_DDR4_dqs_t[12], ddrmem_3_C0_DDR4_dqs_t[11], ddrmem_3_C0_DDR4_dqs_t[10], ddrmem_3_C0_DDR4_dqs_t[9], ddrmem_3_C0_DDR4_dqs_t[8], ddrmem_3_C0_DDR4_dqs_t
[7], ddrmem_3_C0_DDR4_dqs_t[6], ddrmem_3_C0_DDR4_dqs_t[5], ddrmem_3_C0_DDR4_dqs_t[4], ddrmem_3_C0_DDR4_dqs_t[3], ddrmem_3_C0_DDR4_dqs_t[2], ddrmem_3_C0_DDR4_dqs_t[1], and ddrmem_3_C0_DDR4_dqs_t[0]' in reconfigurable module 'pfm_top_i/dynamic_region' are not connected to upper-level during instantiation. Those ports should not be used by any configuration, otherwise, they may lead to drive-less logic. Resolution: remove those unnecessary ports from the reconfigurable module interface. 

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9034.828 ; gain = 0.000 ; free physical = 29679 ; free virtual = 78024
Ending Logic Optimization Task | Checksum: e0a0c7c2

Time (s): cpu = 00:11:38 ; elapsed = 00:06:24 . Memory (MB): peak = 9034.828 ; gain = 344.750 ; free physical = 29681 ; free virtual = 78026

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 36 BRAM(s) out of a total of 342 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: e0a0c7c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 9993.977 ; gain = 959.148 ; free physical = 29669 ; free virtual = 78014

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e0a0c7c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9993.977 ; gain = 0.000 ; free physical = 29671 ; free virtual = 78016

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9993.977 ; gain = 0.000 ; free physical = 29671 ; free virtual = 78016
Ending Netlist Obfuscation Task | Checksum: e0a0c7c2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9993.977 ; gain = 0.000 ; free physical = 29672 ; free virtual = 78017
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 903 Warnings, 60 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:14:10 ; elapsed = 00:07:41 . Memory (MB): peak = 9993.977 ; gain = 1303.898 ; free physical = 29672 ; free virtual = 78017
source /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/scripts/_full_opt_post.tcl
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
INFO: [Timing 38-35] Done setting XDC timing constraints.
get_clocks: Time (s): cpu = 00:01:22 ; elapsed = 00:00:24 . Memory (MB): peak = 9993.977 ; gain = 0.000 ; free physical = 28846 ; free virtual = 77191
source /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[18] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[19] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[20] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[21] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[22] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[23] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[24] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[25] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[26] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[27] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[28] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[29] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[30] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[31] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[32] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[33] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[34] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[35] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[36] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[37] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[38] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[39] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[40] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[41] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[42] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[43] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[44] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[45] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[46] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[47] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[48] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[49] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[50] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[51] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[52] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[53] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[54] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[55] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[56] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[57] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[58] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[59] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[60] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[61] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[62] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[63] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[64] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[65] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[66] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[67] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[68] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[69] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[70] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[71] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dq[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[8] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_c[9] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[10] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[11] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[12] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[13] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[14] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[15] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[16] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[17] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port c1_ddr4_dqs_t[1] expects both input and output buffering but the buffers are incomplete.
INFO: [Common 17-14] Message 'DRC RPBF-3' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 324 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10025.992 ; gain = 0.000 ; free physical = 28508 ; free virtual = 76853
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3177e85e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10025.992 ; gain = 0.000 ; free physical = 28505 ; free virtual = 76850
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 10025.992 ; gain = 0.000 ; free physical = 28505 ; free virtual = 76850

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c53bc2a4

Time (s): cpu = 00:04:30 ; elapsed = 00:03:45 . Memory (MB): peak = 10838.125 ; gain = 812.133 ; free physical = 27584 ; free virtual = 75933

Phase 1.3 Build Placer Netlist Model
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: microblaze_0_Clk_1
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[2]_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: mmcm_clkout0
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]_DIV
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[0]
INFO: [Place 30-1040]   HIGH_PRIORITY Clock: pll_clk[1]
Phase 1.3 Build Placer Netlist Model | Checksum: 165b305a6

Time (s): cpu = 00:08:51 ; elapsed = 00:05:30 . Memory (MB): peak = 12897.324 ; gain = 2871.332 ; free physical = 26582 ; free virtual = 74930

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 165b305a6

Time (s): cpu = 00:09:03 ; elapsed = 00:05:43 . Memory (MB): peak = 12897.324 ; gain = 2871.332 ; free physical = 26576 ; free virtual = 74925
Phase 1 Placer Initialization | Checksum: 165b305a6

Time (s): cpu = 00:09:08 ; elapsed = 00:05:47 . Memory (MB): peak = 12897.324 ; gain = 2871.332 ; free physical = 26517 ; free virtual = 74865

Phase 2 Global Placement

Phase 2.1 Floorplanning
WARNING: [Place 30-1239] Failed to find partition obeying SLR constraint, SLR -1, for Cell pfm_top_i/dynamic_region/krnl_rtl_1/inst.

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 10072712a

Time (s): cpu = 00:12:52 ; elapsed = 00:07:19 . Memory (MB): peak = 12977.363 ; gain = 2951.371 ; free physical = 26294 ; free virtual = 74644

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: cfcb3f1c

Time (s): cpu = 00:13:30 ; elapsed = 00:07:58 . Memory (MB): peak = 12977.363 ; gain = 2951.371 ; free physical = 26243 ; free virtual = 74594

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: cfcb3f1c

Time (s): cpu = 00:13:38 ; elapsed = 00:08:04 . Memory (MB): peak = 12977.363 ; gain = 2951.371 ; free physical = 26166 ; free virtual = 74516

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: fdca1d86

Time (s): cpu = 00:14:39 ; elapsed = 00:08:18 . Memory (MB): peak = 12977.363 ; gain = 2951.371 ; free physical = 26088 ; free virtual = 74439

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: fdca1d86

Time (s): cpu = 00:14:40 ; elapsed = 00:08:19 . Memory (MB): peak = 12977.363 ; gain = 2951.371 ; free physical = 26088 ; free virtual = 74439
Phase 2.1.1 Partition Driven Placement | Checksum: fdca1d86

Time (s): cpu = 00:14:41 ; elapsed = 00:08:20 . Memory (MB): peak = 12977.363 ; gain = 2951.371 ; free physical = 26167 ; free virtual = 74518
Phase 2.1 Floorplanning | Checksum: fdca1d86

Time (s): cpu = 00:14:42 ; elapsed = 00:08:22 . Memory (MB): peak = 12977.363 ; gain = 2951.371 ; free physical = 26167 ; free virtual = 74517

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
Skip LUT combine in SDX flow
INFO: [Physopt 32-1022] Very high fanout net 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_dly_reg[4]_0[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1077 to 175 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_dly_reg[4]_0[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1077 to 175 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ecc/rd_data_addr_dly_reg[4]_0[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1077 to 175 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'pfm_top_i/static_region/dma_pcie/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1114 to 560 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/ap_CS_fsm_pp0_stage0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel/U0/peripheral_aresetn[0]. Replicated 26 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 9 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/slr0/regslice_data/inst/r.r_pipe/S_READY. Replicated 7 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/slr2/regslice_data/inst/r.r_pipe/S_READY. Replicated 5 times.
INFO: [Physopt 32-81] Processed net pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 69 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 69 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 13303.254 ; gain = 0.000 ; free physical = 25942 ; free virtual = 74294
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U861/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U441/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U951/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U186/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U366/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U606/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U801/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U276/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U396/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U906/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U291/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U111/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U216/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U156/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U456/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U381/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U231/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U411/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U201/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U96/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U846/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U726/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U636/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U711/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U51/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U756/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U336/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U889/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U81/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U426/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U786/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U681/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U486/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U36/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U831/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U504/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U90/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U816/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U546/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U684/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U696/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U741/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U471/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U501/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U309/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U666/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U261/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U876/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U909/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U195/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 2. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U321/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U981/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U891/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U141/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U921/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U354/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U264/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U246/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U729/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U469/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U799/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U306/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U531/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U249/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U936/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U474/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U203/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U516/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U624/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U714/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U894/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U784/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U114/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U849/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U966/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U324/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U759/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U804/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U564/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U654/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U234/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U399/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U879/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U135/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U165/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U621/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U576/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U159/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U339/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U444/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U143/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U789/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U561/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U84/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U369/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U79/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U859/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U204/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U126/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U591/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Common 17-14] Message 'Physopt 32-665' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-775] End 2 Pass. Optimized 100 nets or cells. Created 1600 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.50 . Memory (MB): peak = 13303.254 ; gain = 0.000 ; free physical = 25934 ; free virtual = 74287
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 13303.254 ; gain = 0.000 ; free physical = 25985 ; free virtual = 74338
INFO: [Physopt 32-117] Net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/ap_NS_fsm[1] could not be optimized because driver pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/ap_CS_fsm[1]_i_1 could not be replicated
INFO: [Physopt 32-117] Net pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel/U0/SEQ/pr_reg_0 could not be optimized because driver pfm_top_i/dynamic_region/slr0/reset_controllers/psreset_gate_pr_kernel/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 13303.254 ; gain = 0.000 ; free physical = 25985 ; free virtual = 74338

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout                                 |           69  |              0  |                     7  |           0  |           1  |  00:00:10  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |         1600  |              0  |                   100  |           8  |           1  |  00:00:21  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         170  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1669  |              0  |                   107  |         178  |           9  |  00:00:35  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2009e42bc

Time (s): cpu = 00:27:55 ; elapsed = 00:15:08 . Memory (MB): peak = 13303.254 ; gain = 3277.262 ; free physical = 25950 ; free virtual = 74302
Phase 2.2 Global Placement Core | Checksum: 18c25ff0e

Time (s): cpu = 00:31:12 ; elapsed = 00:16:35 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 25587 ; free virtual = 73940
Phase 2 Global Placement | Checksum: 18c25ff0e

Time (s): cpu = 00:31:14 ; elapsed = 00:16:37 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 26102 ; free virtual = 74455

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 138789265

Time (s): cpu = 00:31:48 ; elapsed = 00:16:54 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 26065 ; free virtual = 74418

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 164d4cd2b

Time (s): cpu = 00:32:23 ; elapsed = 00:17:13 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 25976 ; free virtual = 74329

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 198c7c964

Time (s): cpu = 00:32:36 ; elapsed = 00:17:24 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 25967 ; free virtual = 74320

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 198c7c964

Time (s): cpu = 00:32:51 ; elapsed = 00:17:39 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 25947 ; free virtual = 74301

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 21afc0f69

Time (s): cpu = 00:32:55 ; elapsed = 00:17:43 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 25947 ; free virtual = 74301

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b4cc8047

Time (s): cpu = 00:34:20 ; elapsed = 00:18:10 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 25967 ; free virtual = 74321

Phase 3.7 Small Shape DP

Phase 3.7.1 Small Shape Clustering
Phase 3.7.1 Small Shape Clustering | Checksum: 10bf987ee

Time (s): cpu = 00:35:27 ; elapsed = 00:19:02 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 25641 ; free virtual = 73995

Phase 3.7.2 Flow Legalize Slice Clusters
Phase 3.7.2 Flow Legalize Slice Clusters | Checksum: ffde00a5

Time (s): cpu = 00:35:43 ; elapsed = 00:19:13 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 25669 ; free virtual = 74023

Phase 3.7.3 Slice Area Swap
Phase 3.7.3 Slice Area Swap | Checksum: 123cef28a

Time (s): cpu = 00:36:21 ; elapsed = 00:19:47 . Memory (MB): peak = 13567.383 ; gain = 3541.391 ; free physical = 25513 ; free virtual = 73867
Phase 3.7 Small Shape DP | Checksum: 1e2ff3133

Time (s): cpu = 00:37:20 ; elapsed = 00:20:16 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25706 ; free virtual = 74060

Phase 3.8 Place Remaining
Phase 3.8 Place Remaining | Checksum: 1e2ff3133

Time (s): cpu = 00:37:24 ; elapsed = 00:20:20 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25689 ; free virtual = 74043

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1e441b957

Time (s): cpu = 00:37:41 ; elapsed = 00:20:36 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25704 ; free virtual = 74059

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1e441b957

Time (s): cpu = 00:37:57 ; elapsed = 00:20:52 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25704 ; free virtual = 74059

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 1b3c3b233

Time (s): cpu = 00:41:21 ; elapsed = 00:22:03 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25635 ; free virtual = 73990
Phase 3 Detail Placement | Checksum: 1b3c3b233

Time (s): cpu = 00:41:24 ; elapsed = 00:22:06 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25638 ; free virtual = 73993

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin pfm_top_i/static_region/slr1/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/ip_pcie4_uscale_plus_x0y1.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17d3fc864

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.812 | TNS=-58237.467 |
Phase 1 Physical Synthesis Initialization | Checksum: 159990a25

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 13662.773 ; gain = 0.000 ; free physical = 25480 ; free virtual = 73836
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/data_0_V_read134_rewind_reg_112411, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/w4_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_w4_V_rom_U/RDEN, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/ap_CS_fsm_pp0_stage0_repN_5, inserted BUFG to drive 1211 loads.
INFO: [Place 46-45] Replicated bufg driver pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/ap_CS_fsm_reg[1]_replica_10
INFO: [Place 46-34] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/res_8_V_write_assign129_reg_35569[15]_i_2_n_1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 3, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 24c653fe7

Time (s): cpu = 00:01:33 ; elapsed = 00:00:42 . Memory (MB): peak = 13662.773 ; gain = 0.000 ; free physical = 25369 ; free virtual = 73725
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b9d41062

Time (s): cpu = 00:47:20 ; elapsed = 00:24:10 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25423 ; free virtual = 73780

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1b9d41062

Time (s): cpu = 00:47:24 ; elapsed = 00:24:13 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25423 ; free virtual = 73779
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.386. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-1.386. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1e641bc2d

Time (s): cpu = 00:52:06 ; elapsed = 00:28:15 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25438 ; free virtual = 73795
Phase 4.1.1 Post Placement Optimization | Checksum: 1e641bc2d

Time (s): cpu = 00:52:09 ; elapsed = 00:28:18 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25447 ; free virtual = 73804
Phase 4.1 Post Commit Optimization | Checksum: 1e641bc2d

Time (s): cpu = 00:52:13 ; elapsed = 00:28:23 . Memory (MB): peak = 13662.773 ; gain = 3636.781 ; free physical = 25446 ; free virtual = 73803
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e641bc2d

Time (s): cpu = 00:52:41 ; elapsed = 00:28:36 . Memory (MB): peak = 14096.367 ; gain = 4070.375 ; free physical = 25517 ; free virtual = 73873
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.73 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 25279 ; free virtual = 73636

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 265c09a07

Time (s): cpu = 00:54:08 ; elapsed = 00:29:40 . Memory (MB): peak = 14096.367 ; gain = 4070.375 ; free physical = 25333 ; free virtual = 73690

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 25335 ; free virtual = 73692
Phase 4.4 Final Placement Cleanup | Checksum: 1d5030946

Time (s): cpu = 00:54:15 ; elapsed = 00:29:47 . Memory (MB): peak = 14096.367 ; gain = 4070.375 ; free physical = 25335 ; free virtual = 73692
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d5030946

Time (s): cpu = 00:54:22 ; elapsed = 00:29:54 . Memory (MB): peak = 14096.367 ; gain = 4070.375 ; free physical = 25335 ; free virtual = 73692
Ending Placer Task | Checksum: 111eede04

Time (s): cpu = 00:54:22 ; elapsed = 00:29:54 . Memory (MB): peak = 14096.367 ; gain = 4070.375 ; free physical = 25418 ; free virtual = 73775
INFO: [Common 17-83] Releasing license: Implementation
339 Infos, 1039 Warnings, 61 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:55:42 ; elapsed = 00:30:40 . Memory (MB): peak = 14096.367 ; gain = 4102.391 ; free physical = 26648 ; free virtual = 75005
source /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/scripts/_full_place_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 26668 ; free virtual = 75025
INFO: System Diagram: Run step: placed

Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 26451 ; free virtual = 74808

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.437 | TNS=-52573.097 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a12e64d6

Time (s): cpu = 00:04:51 ; elapsed = 00:03:58 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 26012 ; free virtual = 74370
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-801] Found 3 high priority path groups.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.437 | TNS=-52573.097 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U484/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U628/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U928/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U769/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U349/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U49/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U463/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U589/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U431/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U379/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U797/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U370/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U295/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U300/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U760/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U145/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U643/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U134/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U523/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U851/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U560/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U205/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U120/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U63/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U895/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U678/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U625/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U490/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U30/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U631/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U781/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U489/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U269/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U65/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U835/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U212/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U791/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U683/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U188/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U738/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U439/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U580/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U220/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U946/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U972/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U959/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U498/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U579/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U271/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U602/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-457] Pass 2. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-457] Pass 2. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U678/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U63/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U835/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U932/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U174/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U189/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U850/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U767/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U66/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U105/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U323/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U278/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U473/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U563/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U163/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U573/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U175/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U365/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U651/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U415/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U304/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U703/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U700/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U690/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U95/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U893/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U864/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U976/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U386/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U525/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U146/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U540/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U887/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U280/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U731/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U355/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U517/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U455/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U917/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U259/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U191/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U618/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U584/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U448/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U527/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U669/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U590/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U808/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U385/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. No change.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U518/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U771/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U355/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U685/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p. 16 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 84 nets or cells. Created 1344 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.386 | TNS=-50258.623 |
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.71 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 25870 ; free virtual = 74230
Phase 2 DSP Register Optimization | Checksum: 1c04d8cd9

Time (s): cpu = 00:15:24 ; elapsed = 00:11:02 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 25870 ; free virtual = 74230

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.386 | TNS=-50258.623 |
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/XOROUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/w4_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_w4_V_rom_U/out[2536]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<12>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<12>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/DSP_MULTIPLIER.V<12>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/DSP_PREADD_DATA.B2B1<13>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/DSP_A_B_DATA.B2_DATA<13>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/XOROUT[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/w4_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_w4_V_rom_U/out[2536]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/DSP_ALU.ALU_OUT<12>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/DSP_M_DATA.V_DATA<12>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/DSP_MULTIPLIER.V<12>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/DSP_PREADD_DATA.B2B1<13>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U394/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/DSP_A_B_DATA.B2_DATA<13>. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.386 | TNS=-50258.623 |
Phase 3 Critical Path Optimization | Checksum: 1c04d8cd9

Time (s): cpu = 00:15:24 ; elapsed = 00:11:03 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 25870 ; free virtual = 74230
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 25922 ; free virtual = 74282
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 25882 ; free virtual = 74241
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.386 | TNS=-50258.623 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.051  |       2314.475  |         1344  |              0  |                    84  |           8  |           1  |  00:06:58  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.051  |       2314.475  |         1344  |              0  |                    84  |           8  |           2  |  00:06:58  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 25915 ; free virtual = 74275
Ending Physical Synthesis Task | Checksum: 2f19700c6

Time (s): cpu = 00:15:32 ; elapsed = 00:11:10 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 25918 ; free virtual = 74277
INFO: [Common 17-83] Releasing license: Implementation
480 Infos, 1039 Warnings, 61 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:19:32 ; elapsed = 00:12:13 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 26510 ; free virtual = 74870
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d68e6cdd ConstDB: 0 ShapeSum: edf583bf RouteDB: 51f0694e

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 14096.367 ; gain = 0.000 ; free physical = 26082 ; free virtual = 74450
Phase 1 Build RT Design | Checksum: 116416328

Time (s): cpu = 00:01:56 ; elapsed = 00:01:08 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 25790 ; free virtual = 74159
Post Restoration Checksum: NetGraph: 3ea91aac NumContArr: c811c67c Constraints: 3a88e65d Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14143c785

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 25837 ; free virtual = 74206

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14143c785

Time (s): cpu = 00:02:35 ; elapsed = 00:01:48 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 25391 ; free virtual = 73760

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14143c785

Time (s): cpu = 00:02:45 ; elapsed = 00:01:58 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 25392 ; free virtual = 73761

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: f36d4034

Time (s): cpu = 00:03:09 ; elapsed = 00:02:22 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 25369 ; free virtual = 73738

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 121398902

Time (s): cpu = 00:07:24 ; elapsed = 00:03:32 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 25055 ; free virtual = 73425
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.318 | TNS=-36631.998| WHS=-0.164 | THS=-40.277|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1cdc1d2f1

Time (s): cpu = 00:14:25 ; elapsed = 00:05:17 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 25021 ; free virtual = 73391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.318 | TNS=-44930.588| WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1a0e2e73e

Time (s): cpu = 00:14:48 ; elapsed = 00:05:33 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24987 ; free virtual = 73358
Phase 2 Router Initialization | Checksum: 17ac581ef

Time (s): cpu = 00:14:58 ; elapsed = 00:05:42 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24984 ; free virtual = 73355

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 238012
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 196518
  Number of Partially Routed Nets     = 41494
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [2-3]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)    18 (  1%)    64 (  4%)     5 (  0%)     1 (  0%)  Demand:    88 Available: 23040 Utilization(%): 0.38
  SLR [1-2]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     1 (  0%)     1 (  0%)     1 (  0%)     1 (  0%)     0 (  0%)     0 (  0%)    34 (  2%)    16 (  1%)    61 (  4%)     3 (  0%)     5 (  0%)     1 (  0%)  Demand:   124 Available: 23040 Utilization(%): 0.54
  SLR [0-1]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)    32 (  2%)    82 (  6%)     1 (  0%)     5 (  0%)     5 (  0%)     1 (  0%)  Demand:   126 Available: 23040 Utilization(%): 0.55
Phase 3.1 Global Routing | Checksum: 17ac581ef

Time (s): cpu = 00:15:16 ; elapsed = 00:06:00 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24963 ; free virtual = 73335

Phase 3.2 Global Routing
Phase 3.2 Global Routing | Checksum: 17ac581ef

Time (s): cpu = 00:15:24 ; elapsed = 00:06:09 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24957 ; free virtual = 73332
Phase 3 Initial Routing | Checksum: 10de9b1be

Time (s): cpu = 00:17:30 ; elapsed = 00:07:20 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24794 ; free virtual = 73169

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   64x64|      1.14|   64x64|      2.27|   16x16|      0.36|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.16|   32x32|      0.80|     8x8|      0.10|
|___________|________|__________|________|__________|________|__________|
|       EAST|   64x64|      1.10|   64x64|      1.53|   32x32|      0.84|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.07|     4x4|      0.23|   16x16|      0.20|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X14Y89->INT_X61Y152 (CLEM_X14Y89->CLEL_R_X61Y152)
	INT_X32Y96->INT_X63Y127 (CLEM_X32Y96->CLEL_R_X63Y127)
	INT_X32Y95->INT_X63Y126 (CLEM_X32Y95->CLEL_R_X63Y126)
	INT_X32Y94->INT_X63Y125 (CLEM_X32Y94->CLEL_R_X63Y125)
	INT_X32Y93->INT_X63Y124 (CLEM_X32Y93->CLEL_R_X63Y124)
EAST
	INT_X16Y85->INT_X47Y164 (CLEL_L_X16Y85->CLEL_R_X47Y164)
	INT_X6Y111->INT_X37Y142 (BRAM_X6Y110->CLEL_R_X37Y142)
	INT_X6Y110->INT_X37Y141 (BRAM_X6Y110->CLEL_R_X37Y141)
	INT_X6Y109->INT_X37Y140 (BRAM_X6Y105->CLEL_R_X37Y140)
	INT_X6Y108->INT_X37Y139 (BRAM_X6Y105->CLEL_R_X37Y139)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X2Y73->INT_X65Y168 (CLEM_X2Y73->CLEL_R_X65Y168)
	INT_X0Y110->INT_X63Y173 (GTY_L_X0Y60->CLEL_R_X63Y173)
	INT_X0Y109->INT_X63Y172 (GTY_L_X0Y60->CLEL_R_X63Y172)
	INT_X0Y108->INT_X63Y171 (GTY_L_X0Y60->CLEL_R_X63Y171)
	INT_X0Y107->INT_X63Y170 (GTY_L_X0Y60->CLEL_R_X63Y170)
SOUTH
	INT_X33Y62->INT_X48Y93 (CLEM_X33Y62->DSP_X48Y90)
	INT_X32Y64->INT_X47Y79 (CLEM_X32Y64->CLEL_R_X47Y79)
	INT_X32Y63->INT_X47Y78 (CLEM_X32Y63->CLEL_R_X47Y78)
	INT_X32Y62->INT_X47Y77 (CLEM_X32Y62->CLEL_R_X47Y77)
	INT_X32Y61->INT_X47Y76 (CLEM_X32Y61->CLEL_R_X47Y76)
EAST
	INT_X11Y76->INT_X42Y171 (CLEM_X11Y76->CLEL_R_X42Y171)
	INT_X32Y94->INT_X63Y125 (CLEM_X32Y94->CLEL_R_X63Y125)
	INT_X32Y93->INT_X63Y124 (CLEM_X32Y93->CLEL_R_X63Y124)
	INT_X32Y92->INT_X63Y123 (CLEM_X32Y92->CLEL_R_X63Y123)
	INT_X32Y91->INT_X63Y122 (CLEM_X32Y91->CLEL_R_X63Y122)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X19Y112->INT_X34Y135 (CLEM_X19Y112->CLEL_R_X34Y135)
	INT_X16Y122->INT_X31Y137 (CLEL_L_X16Y122->CLEL_R_X31Y137)
	INT_X16Y121->INT_X31Y136 (CLEL_L_X16Y121->CLEL_R_X31Y136)
	INT_X16Y120->INT_X31Y135 (CLEL_L_X16Y120->CLEL_R_X31Y135)
	INT_X16Y119->INT_X31Y134 (CLEL_L_X16Y119->CLEL_R_X31Y134)
EAST
	INT_X6Y112->INT_X37Y143 (BRAM_X6Y110->CLEL_R_X37Y143)
	INT_X6Y111->INT_X37Y142 (BRAM_X6Y110->CLEL_R_X37Y142)
	INT_X6Y110->INT_X37Y141 (BRAM_X6Y110->CLEL_R_X37Y141)
	INT_X6Y109->INT_X37Y140 (BRAM_X6Y105->CLEL_R_X37Y140)
WEST
	INT_X16Y127->INT_X23Y142 (CLEL_L_X16Y127->CLEL_R_X23Y142)
	INT_X16Y128->INT_X23Y135 (CLEL_L_X16Y128->CLEL_R_X23Y135)
	INT_X16Y135->INT_X23Y142 (CLEL_L_X16Y135->CLEL_R_X23Y142)
	INT_X16Y134->INT_X23Y141 (CLEL_L_X16Y134->CLEL_R_X23Y141)
	INT_X16Y133->INT_X23Y140 (CLEL_L_X16Y133->CLEL_R_X23Y140)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 14 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_pfm_top_clkwiz_kernel_0_1 |clk_out1_pfm_top_clkwiz_kernel_0_1 |pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/layer4_out_V_data_57_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][12]/D|
| clk_out1_pfm_top_clkwiz_kernel_0_1 |clk_out1_pfm_top_clkwiz_kernel_0_1 |pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/layer4_out_V_data_57_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][14]/D|
| clk_out1_pfm_top_clkwiz_kernel_0_1 |clk_out1_pfm_top_clkwiz_kernel_0_1 |pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/layer4_out_V_data_57_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][13]/D|
| clk_out1_pfm_top_clkwiz_kernel_0_1 |clk_out1_pfm_top_clkwiz_kernel_0_1 |pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/layer4_out_V_data_57_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][10]/D|
| clk_out1_pfm_top_clkwiz_kernel_0_1 |clk_out1_pfm_top_clkwiz_kernel_0_1 |pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/layer4_out_V_data_14_V_U/U_fifo_w16_d1_A_ram/SRL_SIG_reg[0][9]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 94877
 Number of Nodes with overlaps = 16594
 Number of Nodes with overlaps = 3566
 Number of Nodes with overlaps = 1093
 Number of Nodes with overlaps = 381
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.787 | TNS=-91191.090| WHS=-0.238 | THS=-7.956 |

Phase 4.1 Global Iteration 0 | Checksum: 200c3332b

Time (s): cpu = 00:36:07 ; elapsed = 00:17:01 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24597 ; free virtual = 73031

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.582 | TNS=-91226.837| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d0e5c578

Time (s): cpu = 00:38:33 ; elapsed = 00:18:54 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24661 ; free virtual = 73096

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.475 | TNS=-91062.277| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 114e97e89

Time (s): cpu = 00:40:29 ; elapsed = 00:20:21 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24674 ; free virtual = 73108

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.398 | TNS=-90183.989| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: bf3dc3c9

Time (s): cpu = 00:42:59 ; elapsed = 00:22:14 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24666 ; free virtual = 73101

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.309 | TNS=-89292.931| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 15942f4fc

Time (s): cpu = 00:45:57 ; elapsed = 00:24:31 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24662 ; free virtual = 73098

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 520
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.318 | TNS=-88843.633| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 1682d504e

Time (s): cpu = 00:48:25 ; elapsed = 00:26:21 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24654 ; free virtual = 73092
Phase 4 Rip-up And Reroute | Checksum: 1682d504e

Time (s): cpu = 00:48:34 ; elapsed = 00:26:30 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24653 ; free virtual = 73092

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2268c8d21

Time (s): cpu = 00:50:48 ; elapsed = 00:27:13 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24620 ; free virtual = 73059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.309 | TNS=-89292.931| WHS=-0.002 | THS=-0.002 |

 Number of Nodes with overlaps = 0

Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 16cbd0b2b

Time (s): cpu = 00:52:54 ; elapsed = 00:27:51 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24586 ; free virtual = 73026
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.309 | TNS=-89009.467| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 191671441

Time (s): cpu = 00:53:19 ; elapsed = 00:28:05 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24615 ; free virtual = 73055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 191671441

Time (s): cpu = 00:53:28 ; elapsed = 00:28:14 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24612 ; free virtual = 73052
Phase 5 Delay and Skew Optimization | Checksum: 191671441

Time (s): cpu = 00:53:37 ; elapsed = 00:28:23 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24611 ; free virtual = 73051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13065fdcd

Time (s): cpu = 00:55:30 ; elapsed = 00:29:01 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24608 ; free virtual = 73047
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.310 | TNS=-88589.339| WHS=-0.002 | THS=-0.002 |

Phase 6.1 Hold Fix Iter | Checksum: 132251c01

Time (s): cpu = 00:56:13 ; elapsed = 00:29:35 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24598 ; free virtual = 73038
Phase 6 Post Hold Fix | Checksum: 1521f5375

Time (s): cpu = 00:56:22 ; elapsed = 00:29:44 . Memory (MB): peak = 14112.375 ; gain = 16.008 ; free physical = 24596 ; free virtual = 73036

Phase 7 Leaf Clock Prog Delay Opt

Phase 7.1 Delay CleanUp

Phase 7.1.1 Update Timing
Phase 7.1.1 Update Timing | Checksum: 16b0b1027

Time (s): cpu = 01:06:47 ; elapsed = 00:32:19 . Memory (MB): peak = 15217.008 ; gain = 1120.641 ; free physical = 23170 ; free virtual = 71610
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.214 | TNS=-88495.341| WHS=-0.014 | THS=-0.014 |

 Number of Nodes with overlaps = 0

Phase 7.1.2 Update Timing
Phase 7.1.2 Update Timing | Checksum: 23c33040a

Time (s): cpu = 01:08:51 ; elapsed = 00:32:56 . Memory (MB): peak = 15217.008 ; gain = 1120.641 ; free physical = 23170 ; free virtual = 71611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.214 | TNS=-88451.154| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 7.1 Delay CleanUp | Checksum: 1ad75f5d5

Time (s): cpu = 01:09:15 ; elapsed = 00:33:10 . Memory (MB): peak = 15217.008 ; gain = 1120.641 ; free physical = 23224 ; free virtual = 71665

Phase 7.2 Hold Fix Iter

Phase 7.2.1 Update Timing
Phase 7.2.1 Update Timing | Checksum: 19fce038b

Time (s): cpu = 01:11:08 ; elapsed = 00:33:48 . Memory (MB): peak = 15217.008 ; gain = 1120.641 ; free physical = 23227 ; free virtual = 71669
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.214 | TNS=-88237.321| WHS=-0.014 | THS=-0.014 |

Phase 7.2 Hold Fix Iter | Checksum: 15b9b40d5

Time (s): cpu = 01:11:48 ; elapsed = 00:34:20 . Memory (MB): peak = 15474.008 ; gain = 1377.641 ; free physical = 23215 ; free virtual = 71656

Phase 7.3 Global Iteration for Hold
INFO: [Route 35-444] Design has unmet hold violation, router is invoking high effort hold fixing.

Phase 7.3.1 Update Timing
Phase 7.3.1 Update Timing | Checksum: 163d52e6d

Time (s): cpu = 01:15:36 ; elapsed = 00:35:28 . Memory (MB): peak = 15474.008 ; gain = 1377.641 ; free physical = 23201 ; free virtual = 71643
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.214 | TNS=-88237.321| WHS=0.006  | THS=0.000  |

Phase 7.3 Global Iteration for Hold | Checksum: 157e8d42d

Time (s): cpu = 01:16:16 ; elapsed = 00:35:59 . Memory (MB): peak = 15492.008 ; gain = 1395.641 ; free physical = 23211 ; free virtual = 71653
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 11fb1eb1c

Time (s): cpu = 01:18:17 ; elapsed = 00:36:38 . Memory (MB): peak = 15492.008 ; gain = 1395.641 ; free physical = 24379 ; free virtual = 72820

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.3114 %
  Global Horizontal Routing Utilization  = 3.23275 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 86.7371%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X40Y120 -> INT_X41Y121
   INT_X40Y118 -> INT_X41Y119
   INT_X42Y114 -> INT_X43Y115
   INT_X44Y114 -> INT_X45Y115
   INT_X50Y114 -> INT_X51Y115
South Dir 1x1 Area, Max Cong = 88.1517%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X85Y127 -> INT_X85Y127
East Dir 2x2 Area, Max Cong = 87.5%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X22Y154 -> INT_X23Y155
   INT_X18Y124 -> INT_X19Y125
   INT_X20Y124 -> INT_X21Y125
   INT_X22Y106 -> INT_X23Y107
   INT_X40Y106 -> INT_X41Y107
West Dir 1x1 Area, Max Cong = 88.4615%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X21Y130 -> INT_X21Y130

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.785714 Sparse Ratio: 3.375
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: 17607a9ed

Time (s): cpu = 01:18:32 ; elapsed = 00:36:50 . Memory (MB): peak = 15492.008 ; gain = 1395.641 ; free physical = 24360 ; free virtual = 72802

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17607a9ed

Time (s): cpu = 01:18:41 ; elapsed = 00:36:59 . Memory (MB): peak = 15492.008 ; gain = 1395.641 ; free physical = 24352 ; free virtual = 72794

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 17607a9ed

Time (s): cpu = 01:19:19 ; elapsed = 00:37:37 . Memory (MB): peak = 15492.008 ; gain = 1395.641 ; free physical = 24401 ; free virtual = 72844

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.214 | TNS=-88237.321| WHS=0.006  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 17607a9ed

Time (s): cpu = 01:19:30 ; elapsed = 00:37:48 . Memory (MB): peak = 15492.008 ; gain = 1395.641 ; free physical = 24522 ; free virtual = 72966
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 5.71498e-12 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.191 | TNS=-87617.016 | WHS=0.006 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 17607a9ed

Time (s): cpu = 01:24:11 ; elapsed = 00:39:01 . Memory (MB): peak = 15492.008 ; gain = 1395.641 ; free physical = 24231 ; free virtual = 72677
INFO: [Physopt 32-801] Found 3 high priority path groups.
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.191 | TNS=-87617.016 | WHS=0.006 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_kernel_0_1. Processed net: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/ap_return_23_preg[12].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_kernel_0_1. Processed net: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U378/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[5].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_pfm_top_clkwiz_kernel_0_1. Processed net: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U369/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/D[12].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.191 | TNS=-87617.016 | WHS=0.006 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 1a74e3f27

Time (s): cpu = 01:26:27 ; elapsed = 00:39:53 . Memory (MB): peak = 15516.020 ; gain = 1419.652 ; free physical = 24095 ; free virtual = 72540
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 15516.020 ; gain = 0.000 ; free physical = 24096 ; free virtual = 72542
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.191 | TNS=-87617.016 | WHS=0.006 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 1a74e3f27

Time (s): cpu = 01:26:43 ; elapsed = 00:40:08 . Memory (MB): peak = 15516.020 ; gain = 1419.652 ; free physical = 24160 ; free virtual = 72606
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 01:27:59 ; elapsed = 00:41:01 . Memory (MB): peak = 15516.020 ; gain = 1419.652 ; free physical = 25068 ; free virtual = 73515
INFO: [Common 17-83] Releasing license: Implementation
520 Infos, 1041 Warnings, 61 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:29:57 ; elapsed = 00:42:05 . Memory (MB): peak = 15516.020 ; gain = 1419.652 ; free physical = 25068 ; free virtual = 73515
source /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/scripts/_full_route_post.tcl
report_accelerator_utilization: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 15516.020 ; gain = 0.000 ; free physical = 25069 ; free virtual = 73516
INFO: System Diagram: Run step: routed

Starting auto-frequency scaling ...
kernel clock 'clkwiz_kernel2_clk_out1':
   clock pin path     : pfm_top_i/dynamic_region/clkwiz_kernel2_clk_out1
   original frequency : 500.0 MHz
kernel clock 'clkwiz_kernel_clk_out1':
   clock pin path     : pfm_top_i/dynamic_region/clkwiz_kernel_clk_out1
   original frequency : 300.0 MHz


INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_kernel_0_1' for pin 'pfm_top_i/dynamic_region/clkwiz_kernel_clk_out1'
INFO: [OCL_UTIL] clock is 'clk_out1_pfm_top_clkwiz_kernel2_0_1' for pin 'pfm_top_i/dynamic_region/clkwiz_kernel2_clk_out1'
Auto-frequency scaling completed
kernel clock 'clkwiz_kernel_clk_out1':
   original frequency : 300.0 MHz
   scaled frequency   : 181.0 MHz
WARNING: One or more timing paths failed timing targeting 300.000000 MHz for kernel clock 'clkwiz_kernel_clk_out1'. The frequency is being automatically changed to 181.0 MHz to enable proper functionality
kernel clock 'clkwiz_kernel2_clk_out1':
   original frequency : 500.0 MHz
   scaled frequency   : 1112.3 MHz
INFO: The maximum frequency supported by the runtime is 650 MHz, which this design achieved. The compiler will not select a frequency value higher than the runtime maximum.
WARNING: The auto scaled frequency '650 MHz' exceeds the original specified frequency. The compiler will select the original specified frequency of '500.0' MHz.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 15516.020 ; gain = 0.000 ; free physical = 24916 ; free virtual = 73362
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:18 ; elapsed = 00:00:25 . Memory (MB): peak = 15516.020 ; gain = 0.000 ; free physical = 23238 ; free virtual = 73064
INFO: [Common 17-1381] The checkpoint '/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/impl_1/pfm_top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:09 ; elapsed = 00:02:08 . Memory (MB): peak = 15516.020 ; gain = 0.000 ; free physical = 24487 ; free virtual = 73224
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_u250_xdma_201830_2_bb_locked_timing_summary_routed.rpt -pb xilinx_u250_xdma_201830_2_bb_locked_timing_summary_routed.pb -rpx xilinx_u250_xdma_201830_2_bb_locked_timing_summary_routed.rpx -warn_on_violation 
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:52 ; elapsed = 00:00:17 . Memory (MB): peak = 15516.020 ; gain = 0.000 ; free physical = 24472 ; free virtual = 73241
source /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/scripts/_full_write_bitstream_pre.tcl
Command: write_bitstream -force -cell pfm_top_i/dynamic_region pfm_top_i_dynamic_region_my_rm_partial.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U100/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U100/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U101/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U101/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U102/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U102/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U103/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U103/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U104/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U104/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U105/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U105/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U105/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U105/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U106/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U106/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U107/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U107/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U108/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U108/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U109/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U109/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U110/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U110/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U111/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U111/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U111/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U111/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U112/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U112/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U113/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U113/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U114/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U114/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U114/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U114/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U115/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U115/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U116/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U116/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U117/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U117/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U118/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U118/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U119/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U119/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U120/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U120/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U120/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U120/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U121/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U121/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U122/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U122/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U123/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U123/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U124/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U124/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U125/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U125/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U126/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U126/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U126/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U126/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U127/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U127/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U128/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U128/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U129/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U129/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U130/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U130/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U131/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U131/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U132/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U132/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U133/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U133/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U134/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U134/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U134/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U134/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U135/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U135/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U135/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U135/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U136/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U136/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U137/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U137/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U138/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U138/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U139/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U139/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U140/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U140/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U141/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U141/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U141/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U141/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U142/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U142/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U143/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U143/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U143/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U143/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U144/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U144/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U145/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U145/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U146/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U146/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U146/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U146/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U147/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U147/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U148/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U148/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U149/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U149/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U150/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U150/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U151/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U151/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U152/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U152/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U153/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U153/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U154/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U154/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U155/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U155/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U156/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U156/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U156/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U156/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U157/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U157/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U158/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U158/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U159/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U159/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U159/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U159/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U160/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U160/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U161/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U161/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U162/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U162/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U163/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U163/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U163/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U163/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U164/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U164/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U165/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U165/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U165/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U165/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U166/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U166/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U167/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U167/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U168/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U168/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U169/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U169/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U170/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U170/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U171/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U171/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U172/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U172/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U173/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U173/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U174/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U174/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U174/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U174/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U175/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U175/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U176/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U176/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U177/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U177/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U178/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U178/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U179/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U179/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U180/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U180/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U181/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U181/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U182/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U182/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U183/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U183/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U184/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p input pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U184/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2535/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2535/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2536/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2536/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2537/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2537/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2538/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2538/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2539/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2539/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2540/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2540/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2541/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2541/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_8s_20_1_1_U2542/myproject_axi_mul_mul_12ns_8s_20_1_1_DSP48_3_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_8s_20_1_1_U2542/myproject_axi_mul_mul_12ns_8s_20_1_1_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12ns_8s_20_1_1_U2241/myproject_axi_mul_mul_12ns_8s_20_1_1_DSP48_3_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12ns_8s_20_1_1_U2241/myproject_axi_mul_mul_12ns_8s_20_1_1_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2210/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2210/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2211/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2211/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2212/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2212/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2213/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2213/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2214/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2214/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2215/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2215/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2216/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2216/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2217/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2217/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2218/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2218/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2219/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2219/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2220/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2220/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2221/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2221/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2222/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2222/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2223/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2223/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2224/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2224/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2225/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2225/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2226/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2226/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2227/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2227/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2228/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2228/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2229/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2229/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2230/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2230/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2231/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2231/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2232/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2232/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2233/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2233/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2234/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2234/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2235/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2235/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2236/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2236/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2237/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2237/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2238/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2238/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2239/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2239/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2240/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2240/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U295/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U295/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U370/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U370/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U580/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U580/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U625/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U625/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U63/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U63/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U678/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U678/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U685/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U685/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U738/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U738/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U760/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U760/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U835/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U835/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U893/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p output pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U893/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output pfm_top_i/static_region/slr0/board_control_and_sched/board_management/microblaze_board_control/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2535/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2535/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2536/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2536/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2537/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2537/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2538/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2538/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2539/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2539/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2540/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2540/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2541/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_12s_24_1_1_U2541/myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_8s_20_1_1_U2542/myproject_axi_mul_mul_12ns_8s_20_1_1_DSP48_3_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244/myproject_axi_mul_mul_12ns_8s_20_1_1_U2542/myproject_axi_mul_mul_12ns_8s_20_1_1_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12ns_8s_20_1_1_U2241/myproject_axi_mul_mul_12ns_8s_20_1_1_DSP48_3_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12ns_8s_20_1_1_U2241/myproject_axi_mul_mul_12ns_8s_20_1_1_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2210/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2210/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2211/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2211/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2212/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2212/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2213/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2213/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2214/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2214/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2215/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2215/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2216/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2216/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2217/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2217/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2218/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2218/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2219/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2219/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2220/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2220/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2221/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2221/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2222/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2222/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2223/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2223/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2224/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2224/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2225/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2225/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2226/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2226/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2227/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2227/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2228/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2228/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2229/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2229/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2230/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2230/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2231/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2231/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2232/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2232/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2233/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2233/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2234/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2234/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2235/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2235/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2236/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2236/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2237/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2237/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2238/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2238/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2239/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2239/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2240/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0/grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_fu_450/myproject_axi_mul_mul_12s_12ns_20_1_1_U2240/myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U100/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U100/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U101/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U101/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U102/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U102/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U103/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U103/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U104/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U104/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U105/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U105/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U106/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U106/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U107/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U107/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U108/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U108/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U109/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U109/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U110/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U110/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U111/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U111/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U112/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U112/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U113/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U113/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U114/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U114/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U115/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U115/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U116/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U116/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U117/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U117/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U118/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U118/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U119/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U119/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U120/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U120/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U121/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U121/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U122/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U122/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U123/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U123/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U124/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U124/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U125/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U125/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U126/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U126/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U127/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U127/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U128/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U128/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U129/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U129/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U130/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U130/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U131/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U131/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U132/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U132/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U133/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U133/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U134/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U134/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U135/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U135/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U136/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U136/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U137/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U137/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U138/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U138/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U139/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U139/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U140/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U140/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U141/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U141/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U142/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U142/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U143/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U143/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U144/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U144/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U145/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U145/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U146/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U146/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U147/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U147/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U148/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U148/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U149/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U149/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U150/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U150/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U151/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U151/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U152/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U152/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U153/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U153/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U154/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U154/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U155/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U155/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U156/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U156/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U157/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U157/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U158/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U158/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U159/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p multiplier stage pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U159/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC FLBO-1] Pblock overlap: SLR0 overlaps with SLR3, SLR2, SLR23, and SLR1 : 16.44% 16.44% 16.44% 16.44% .
WARNING: [DRC FLBO-1] Pblock overlap: SLR01 overlaps with SLR3, SLR2, and SLR23 :  8.29%  8.29%  8.29% .
WARNING: [DRC FLBO-1] Pblock overlap: SLR1 overlaps with SLR3, SLR2, SLR23, and SLR0 : 14.42% 14.42% 14.42% 14.42% .
WARNING: [DRC FLBO-1] Pblock overlap: SLR2 overlaps with SLR3, SLR1, SLR0, and SLR01 : 14.42% 14.42% 14.42% 14.42% .
WARNING: [DRC FLBO-1] Pblock overlap: SLR23 overlaps with SLR1, SLR0, and SLR01 :  7.74%  7.74%  7.74% .
WARNING: [DRC FLBO-1] Pblock overlap: SLR3 overlaps with SLR2, SLR1, SLR0, and SLR01 : 14.42% 14.42% 14.42% 14.42% .
WARNING: [DRC LOCE-1] Pblock ranges contradict LOC constraints on logic assigned to the Pblock: Pblock SLR0's ranges fail to contain LOC constraints on assigned instance pfm_top_i/static_region/slr0/base_clocking/buf_refclk_ibuf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell pfm_top_i/static_region/slr0/board_control_and_sched/board_management/register_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell pfm_top_i/static_region/slr0/board_control_and_sched/board_management/register_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC RTSTAT-10] No routable loads: 524 net(s) have no routable loads. The problem bus(es) and/or net(s) are pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, pfm_top_i/static_region/slr1/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.reset_i, pfm_top_i/static_region/slr1/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, pfm_top_i/static_region/slr1/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tck_i, pfm_top_i/static_region/slr1/mgmt_debug_hub/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, pfm_top_i/dynamic_region/debug_bridge_xsdbm/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i, pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, pfm_top_i/dynamic_region/memory_subsystem/inst/memory/ddr4_mem00/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, pfm_top_i/dynamic_region/slr0/regslice_control_mgntpf/inst/aw.aw_pipe/Q[0], pfm_top_i/dynamic_region/slr0/axi_cdc_data/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/Q[0], pfm_top_i/dynamic_region/slr0/regslice_control_mgntpf/inst/ar.ar_pipe/Q[0], pfm_top_i/dynamic_region/slr0/regslice_control_mgntpf/inst/ar.ar_pipe/Q[1], pfm_top_i/dynamic_region/slr0/regslice_control_mgntpf/inst/aw.aw_pipe/Q[1]... and (the first 15 of 391 listed).
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U105/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U111/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U114/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U120/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U126/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U134/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U135/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U141/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U143/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U146/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U156/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U159/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U163/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U165/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U174/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U186/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U189/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U191/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U195/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U201/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U203/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U204/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U205/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U216/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U231/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U234/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U246/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U249/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U259/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U261/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U264/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U269/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U271/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U276/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U278/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U291/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U30/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U300/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U304/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U306/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U309/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U321/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U323/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U324/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U336/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U339/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U349/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U354/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U355/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U36/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U365/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U366/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U369/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U379/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U381/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U386/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U396/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U399/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U411/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U426/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U431/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U439/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U441/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U444/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U448/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U455/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U456/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U463/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U469/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U471/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U473/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U474/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U484/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U486/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U489/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U49/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U498/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U501/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U504/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U51/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U516/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U517/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U518/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U523/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U525/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U527/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U531/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U540/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U546/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U560/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U561/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U563/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U564/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U573/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U576/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U579/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U584/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U589/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U590/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: pfm_top_i/dynamic_region/krnl_rtl_1/inst/inst_krnl_rtl_int/hls4ml_IP/inst/myproject_U0/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_fu_5788/myproject_axi_mul_mul_16s_12s_21_1_1_U591/myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0_U/p: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [Common 17-14] Message 'DRC REQP-1669' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pfm_top_i/static_region/slr1/pcie/inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2532 Warnings, 195 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
WARNING: [Memdata 28-80] Empty top found while merging BMM files!
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_10/sw/calibration_0/Debug/calibration_ddr.elf 
Partition "pblock_dynamic_region" Reconfigurable Module "pfm_top_i/dynamic_region"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "pblock_dynamic_region"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
INFO: [Designutils 20-2319] When using DCI in a Reconfigurable Module setting Match_cycle to NoWait will produce a smaller bitstream and reduce startup delay.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 507997600 bits.
Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
660 Infos, 1308 Warnings, 62 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:20:02 ; elapsed = 00:12:05 . Memory (MB): peak = 16836.043 ; gain = 1320.023 ; free physical = 24282 ; free virtual = 73117
source /home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/xclbin_files/_x/link/vivado/vpl/scripts/_full_write_bitstream_post.tcl
INFO: [Common 17-206] Exiting Vivado at Tue Jun 29 13:10:29 2021...
[Tue Jun 29 13:10:35 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:04:51 ; elapsed = 02:03:22 . Memory (MB): peak = 4758.652 ; gain = 0.000 ; free physical = 35329 ; free virtual = 84160
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation 'output/generated_reports.log'
INFO: [OCL_UTIL] internal step: copy implementation run (impl_1) output files
[13:10:35] Run vpl: Step impl: Completed
INFO: [Common 17-206] Exiting Vivado at Tue Jun 29 13:10:35 2021...
