

================================================================
== Vitis HLS Report for 'merge_sort_parallel'
================================================================
* Date:           Thu Apr 20 09:45:22 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+----------+----------+----------+
    |    Latency (cycles)   |   Latency (absolute)  |       Interval      | Pipeline |
    |    min    |    max    |    min    |    max    |    min   |    max   |   Type   |
    +-----------+-----------+-----------+-----------+----------+----------+----------+
    |  240000095|  240000095|  2.400 sec|  2.400 sec|  10000004|  10000004|  dataflow|
    +-----------+-----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                     |                  |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |       Instance      |      Module      |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +---------------------+------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |merge_arrays_1_1_U0  |merge_arrays_1_1  |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_2_U0    |merge_arrays_2    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_3_U0    |merge_arrays_3    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_4_U0    |merge_arrays_4    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_5_U0    |merge_arrays_5    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_6_U0    |merge_arrays_6    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_7_U0    |merge_arrays_7    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_8_U0    |merge_arrays_8    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_9_U0    |merge_arrays_9    |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_10_U0   |merge_arrays_10   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_11_U0   |merge_arrays_11   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_12_U0   |merge_arrays_12   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_13_U0   |merge_arrays_13   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_14_U0   |merge_arrays_14   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_15_U0   |merge_arrays_15   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_16_U0   |merge_arrays_16   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_17_U0   |merge_arrays_17   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_18_U0   |merge_arrays_18   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_19_U0   |merge_arrays_19   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_20_U0   |merge_arrays_20   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_21_U0   |merge_arrays_21   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_22_U0   |merge_arrays_22   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_23_U0   |merge_arrays_23   |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        |merge_arrays_1_2_U0  |merge_arrays_1_2  |  10000003|  10000003|  0.100 sec|  0.100 sec|  10000003|  10000003|       no|
        +---------------------+------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     6696|    17616|    -|
|Memory               |      736|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      736|     0|     6696|    17618|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       54|     0|       ~0|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       18|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+-----+-----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------+------------------+---------+----+-----+-----+-----+
    |merge_arrays_10_U0   |merge_arrays_10   |        0|   0|  279|  734|    0|
    |merge_arrays_11_U0   |merge_arrays_11   |        0|   0|  279|  734|    0|
    |merge_arrays_12_U0   |merge_arrays_12   |        0|   0|  279|  734|    0|
    |merge_arrays_13_U0   |merge_arrays_13   |        0|   0|  279|  734|    0|
    |merge_arrays_14_U0   |merge_arrays_14   |        0|   0|  279|  734|    0|
    |merge_arrays_15_U0   |merge_arrays_15   |        0|   0|  279|  734|    0|
    |merge_arrays_16_U0   |merge_arrays_16   |        0|   0|  279|  734|    0|
    |merge_arrays_17_U0   |merge_arrays_17   |        0|   0|  279|  734|    0|
    |merge_arrays_18_U0   |merge_arrays_18   |        0|   0|  279|  734|    0|
    |merge_arrays_19_U0   |merge_arrays_19   |        0|   0|  279|  734|    0|
    |merge_arrays_1_1_U0  |merge_arrays_1_1  |        0|   0|  279|  734|    0|
    |merge_arrays_1_2_U0  |merge_arrays_1_2  |        0|   0|  279|  734|    0|
    |merge_arrays_2_U0    |merge_arrays_2    |        0|   0|  279|  734|    0|
    |merge_arrays_20_U0   |merge_arrays_20   |        0|   0|  279|  734|    0|
    |merge_arrays_21_U0   |merge_arrays_21   |        0|   0|  279|  734|    0|
    |merge_arrays_22_U0   |merge_arrays_22   |        0|   0|  279|  734|    0|
    |merge_arrays_23_U0   |merge_arrays_23   |        0|   0|  279|  734|    0|
    |merge_arrays_3_U0    |merge_arrays_3    |        0|   0|  279|  734|    0|
    |merge_arrays_4_U0    |merge_arrays_4    |        0|   0|  279|  734|    0|
    |merge_arrays_5_U0    |merge_arrays_5    |        0|   0|  279|  734|    0|
    |merge_arrays_6_U0    |merge_arrays_6    |        0|   0|  279|  734|    0|
    |merge_arrays_7_U0    |merge_arrays_7    |        0|   0|  279|  734|    0|
    |merge_arrays_8_U0    |merge_arrays_8    |        0|   0|  279|  734|    0|
    |merge_arrays_9_U0    |merge_arrays_9    |        0|   0|  279|  734|    0|
    +---------------------+------------------+---------+----+-----+-----+-----+
    |Total                |                  |        0|   0| 6696|17616|    0|
    +---------------------+------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------+---------+---+----+-----+----------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| FF| LUT| URAM|   Words  | Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+---+----+-----+----------+-----+------+-------------+
    |temp_U     |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_1_U   |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_2_U   |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_3_U   |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_4_U   |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_5_U   |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_6_U   |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_7_U   |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_8_U   |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_9_U   |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_10_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_11_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_12_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_13_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_14_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_15_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_16_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_17_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_18_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_19_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_20_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_21_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    |temp_22_U  |temp_RAM_AUTO_1R1W  |       32|  0|   0|    0|  10000000|   32|     1|    320000000|
    +-----------+--------------------+---------+---+----+-----+----------+-----+------+-------------+
    |Total      |                    |      736|  0|   0|    0| 230000000|  736|    23|  -2147483648|
    +-----------+--------------------+---------+---+----+-----+----------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------+-----+-----+------------+---------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  merge_sort_parallel|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  merge_sort_parallel|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  merge_sort_parallel|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  merge_sort_parallel|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  merge_sort_parallel|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  merge_sort_parallel|  return value|
|in_r_address0   |  out|   24|   ap_memory|                 in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|                 in_r|         array|
|in_r_d0         |  out|   32|   ap_memory|                 in_r|         array|
|in_r_q0         |   in|   32|   ap_memory|                 in_r|         array|
|in_r_we0        |  out|    1|   ap_memory|                 in_r|         array|
|in_r_address1   |  out|   24|   ap_memory|                 in_r|         array|
|in_r_ce1        |  out|    1|   ap_memory|                 in_r|         array|
|in_r_d1         |  out|   32|   ap_memory|                 in_r|         array|
|in_r_q1         |   in|   32|   ap_memory|                 in_r|         array|
|in_r_we1        |  out|    1|   ap_memory|                 in_r|         array|
|out_r_address0  |  out|   24|   ap_memory|                out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|                out_r|         array|
|out_r_d0        |  out|   32|   ap_memory|                out_r|         array|
|out_r_q0        |   in|   32|   ap_memory|                out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|                out_r|         array|
|out_r_address1  |  out|   24|   ap_memory|                out_r|         array|
|out_r_ce1       |  out|    1|   ap_memory|                out_r|         array|
|out_r_d1        |  out|   32|   ap_memory|                out_r|         array|
|out_r_q1        |   in|   32|   ap_memory|                out_r|         array|
|out_r_we1       |  out|    1|   ap_memory|                out_r|         array|
+----------------+-----+-----+------------+---------------------+--------------+

