// Seed: 1363146500
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
  ;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4
);
  tranif0 (1, 1'd0, 1'b0, -1);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  logic id_7;
  wire  id_8;
  assign id_7 = -1;
  always begin : LABEL_0
    id_7 += id_6 == id_3;
  end
endmodule
