

================================================================
== Vivado HLS Report for 'k2c_dense_1'
================================================================
* Date:           Thu Apr 11 22:30:57 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    33.093|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + k2c_dense_label0  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 2             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1          |    ?|    ?|         2|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	6  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (!tmp & tmp_i)
	7  / (tmp & !exitcond_flatten)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	4  / true
6 --> 
	3  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond)
	9  / (!exitcond)
9 --> 
	8  / true
10 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.78>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bias_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 11 'read' 'bias_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 12 'read' 'kernel_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 13 'read' 'kernel_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 14 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 15 'read' 'input_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 16 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.83ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_1, 3" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 17 'icmp' 'tmp' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %5" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.56ns)   --->   "%tmp_s = add i64 -1, %input_ndim_read_1" [../C-Code-Original/include/k2c_core_layers.c:56]   --->   Operation 19 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i64 %input_numel_read_1 to i12" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 20 'trunc' 'tmp_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_1, i12 %tmp_65, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_s, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 21 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_61 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_1, i32 1, i32 63)" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 22 'partselect' 'tmp_61' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.83ns)   --->   "%icmp = icmp ne i63 %tmp_61, 0" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 23 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 24 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.15ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 25 'load' 'outrows' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 26 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.15ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 27 'load' 'outcols' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 28 'getelementptr' 'kernel_shape_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.15ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 29 'load' 'innerdim' <Predicate = (tmp)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_1, i12 %tmp_65, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_s, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:61]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/1] (1.66ns)   --->   "br label %6" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 12.1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %5 ], [ %i_40, %8 ]"   --->   Operation 32 'phi' 'i_i' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.83ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_1" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 33 'icmp' 'tmp_i' <Predicate = (!tmp)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.loopexit.loopexit" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 34 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.66ns)   --->   "br label %.preheader.i" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 35 'br' <Predicate = (!tmp & tmp_i)> <Delay = 1.66>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 36 'br' <Predicate = (!tmp & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %_ifconv ], [ %indvar_flatten_next, %4 ]"   --->   Operation 37 'phi' 'indvar_flatten' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %_ifconv ], [ %outrowidx_mid2_v_v, %4 ]" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 38 'phi' 'i' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %_ifconv ], [ %j_1, %4 ]"   --->   Operation 39 'phi' 'j' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.42ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 40 'icmp' 'exitcond_flatten' <Predicate = (tmp)> <Delay = 3.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (5.39ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 41 'add' 'indvar_flatten_next' <Predicate = (tmp)> <Delay = 5.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit.loopexit15, label %.reset" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 42 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.83ns)   --->   "%exitcond16 = icmp eq i64 %j, %outcols" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 43 'icmp' 'exitcond16' <Predicate = (tmp & !exitcond_flatten)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.37ns)   --->   "%j_mid2 = select i1 %exitcond16, i64 0, i64 %j" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 44 'select' 'j_mid2' <Predicate = (tmp & !exitcond_flatten)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (3.56ns)   --->   "%i_s = add i64 1, %i" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 45 'add' 'i_s' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.37ns)   --->   "%outrowidx_mid2_v_v = select i1 %exitcond16, i64 %i_s, i64 %i" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 46 'select' 'outrowidx_mid2_v_v' <Predicate = (tmp & !exitcond_flatten)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i64 %outrowidx_mid2_v_v to i13" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 47 'trunc' 'tmp_66' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.36ns)   --->   "%outrowidx_mid2 = mul i13 %tmp_63, %tmp_66" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 48 'mul' 'outrowidx_mid2' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (7.18ns)   --->   "%inneridx_mid2 = mul i13 %tmp_64, %tmp_66" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 49 'mul' 'inneridx_mid2' <Predicate = (tmp & !exitcond_flatten)> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i64 %j_mid2 to i20" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 50 'trunc' 'tmp_67' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i64 %j_mid2 to i13" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 51 'trunc' 'tmp_68' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_mid2" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 52 'getelementptr' 'bias_array_addr' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 53 'load' 'bias_array_load' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_3 : Operation 54 [1/1] (3.82ns)   --->   "%tmp_35 = add i13 %tmp_68, %outrowidx_mid2" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 54 'add' 'tmp_35' <Predicate = (tmp & !exitcond_flatten)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_42_cast = zext i13 %tmp_35 to i64" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 55 'zext' 'tmp_42_cast' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_42_cast" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 56 'getelementptr' 'output_array_addr' <Predicate = (tmp & !exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (tmp & exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 58 'ret' <Predicate = (!tmp & !tmp_i) | (tmp & exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.39>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j_14, %7 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 59 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i64 %j_i to i13" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 60 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (2.83ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %bias_numel_read_1" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 61 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (3.56ns)   --->   "%j_14 = add i64 1, %j_i" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 62 'add' 'j_14' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %8, label %7" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bias_array_addr_1 = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_i" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 64 'getelementptr' 'bias_array_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%bias_array_load_1 = load float* %bias_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 65 'load' 'bias_array_load_1' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %i_i to i13" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 66 'trunc' 'tmp_72' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.13ns)   --->   "%tmp_i_40 = add i13 %tmp_72, %tmp_69" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 67 'add' 'tmp_i_40' <Predicate = (!exitcond_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i13 %tmp_i_40 to i64" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 68 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%output_array_addr_1 = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_i_cast" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 69 'getelementptr' 'output_array_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%output_array_load = load float* %output_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 70 'load' 'output_array_load' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_4 : Operation 71 [1/1] (3.56ns)   --->   "%i_40 = add i64 %i_i, %bias_numel_read_1" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 71 'add' 'i_40' <Predicate = (exitcond_i)> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %6" [../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 72 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 33.0>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%bias_array_load_1 = load float* %bias_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 73 'load' 'bias_array_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%output_array_load = load float* %output_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 74 'load' 'output_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_5 : Operation 75 [1/1] (26.5ns)   --->   "%tmp_51_i = fadd float %output_array_load, %bias_array_load_1" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 75 'fadd' 'tmp_51_i' <Predicate = true> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (3.25ns)   --->   "store float %tmp_51_i, float* %output_array_addr_1, align 4" [../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 76 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader.i" [../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 15.8>
ST_6 : Operation 78 [1/2] (2.15ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 78 'load' 'outrows' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_6 : Operation 79 [1/1] (1.37ns)   --->   "%outrows2 = select i1 %icmp, i64 %outrows, i64 1" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 79 'select' 'outrows2' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/2] (2.15ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 80 'load' 'outcols' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i64 %outcols to i20" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 81 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i64 %outcols to i13" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 82 'trunc' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (2.15ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 83 'load' 'innerdim' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %innerdim to i13" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 84 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%cast = zext i64 %outrows2 to i128" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 85 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%cast1 = zext i64 %outcols to i128" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 86 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (12.3ns)   --->   "%bound = mul i128 %cast1, %cast" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 87 'mul' 'bound' <Predicate = true> <Delay = 12.3> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.66ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 3> <Delay = 6.51>
ST_7 : Operation 89 [1/2] (3.25ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 89 'load' 'bias_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_7 : Operation 90 [1/1] (3.25ns)   --->   "store float %bias_array_load, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 90 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_7 : Operation 91 [1/1] (1.66ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.66>

State 8 <SV = 4> <Delay = 11.3>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_36 = phi float [ %bias_array_load, %.reset ], [ %tmp_41, %3 ]" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 92 'phi' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.reset ], [ %k_4, %3 ]"   --->   Operation 93 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.83ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 94 'icmp' 'exitcond' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (3.56ns)   --->   "%k_4 = add i64 %k, 1" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 95 'add' 'k_4' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i64 %k to i20" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 97 'trunc' 'tmp_70' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %k to i13" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 98 'trunc' 'tmp_71' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.13ns)   --->   "%tmp_37 = add i13 %tmp_71, %inneridx_mid2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 99 'add' 'tmp_37' <Predicate = (!exitcond)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i13 %tmp_37 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 100 'zext' 'tmp_44_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%input_array_addr = getelementptr [2622 x float]* %input_array, i64 0, i64 %tmp_44_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 101 'getelementptr' 'input_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (3.25ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 102 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_8 : Operation 103 [1/1] (5.85ns)   --->   "%tmp_38 = mul i20 %tmp_62, %tmp_70" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 103 'mul' 'tmp_38' <Predicate = (!exitcond)> <Delay = 5.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (2.28ns)   --->   "%tmp_39 = add i20 %tmp_38, %tmp_67" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 104 'add' 'tmp_39' <Predicate = (!exitcond)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i20 %tmp_39 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 105 'zext' 'tmp_46_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%kernel_array_addr = getelementptr [262200 x float]* %kernel_array, i64 0, i64 %tmp_46_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 106 'getelementptr' 'kernel_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (3.25ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 107 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>

State 9 <SV = 5> <Delay = 33.0>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str17) nounwind" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 108 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str17)" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 109 'specregionbegin' 'tmp_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str118) nounwind" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 110 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 111 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_9 : Operation 112 [1/2] (3.25ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 112 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_40 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 113 'fmul' 'tmp_40' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (26.5ns) (out node of the LUT)   --->   "%tmp_41 = fadd float %tmp_36, %tmp_40" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 114 'fadd' 'tmp_41' <Predicate = (!exitcond)> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (3.25ns)   --->   "store float %tmp_41, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 115 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2622> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str17, i32 %tmp_24)" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 116 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 117 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 3.56>
ST_10 : Operation 118 [1/1] (3.56ns)   --->   "%j_1 = add i64 %j_mid2, 1" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 118 'add' 'j_1' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 3.78ns
The critical path consists of the following:
	'icmp' operation ('tmp', ../C-Code-Original/include/k2c_core_layers.c:27) [20]  (2.84 ns)
	blocking operation 0.942 ns on control path)

 <State 2>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../C-Code-Original/include/k2c_helper_functions.c:425->../C-Code-Original/include/k2c_core_layers.c:62) [28]  (1.66 ns)

 <State 3>: 12.1ns
The critical path consists of the following:
	'phi' operation ('i', ../C-Code-Original/include/k2c_core_layers.c:44) with incoming values : ('outrowidx_mid2_v_v', ../C-Code-Original/include/k2c_core_layers.c:44) [74]  (0 ns)
	'add' operation ('i_s', ../C-Code-Original/include/k2c_core_layers.c:43) [82]  (3.56 ns)
	'select' operation ('outrowidx_mid2_v_v', ../C-Code-Original/include/k2c_core_layers.c:44) [83]  (1.37 ns)
	'mul' operation ('inneridx_mid2', ../C-Code-Original/include/k2c_core_layers.c:45) [86]  (7.18 ns)

 <State 4>: 5.39ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../C-Code-Original/include/k2c_helper_functions.c:426->../C-Code-Original/include/k2c_core_layers.c:62) [34]  (0 ns)
	'add' operation ('tmp_i_40', ../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62) [43]  (2.13 ns)
	'getelementptr' operation ('output_array_addr_1', ../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62) [45]  (0 ns)
	'load' operation ('output_array_load', ../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62) on array 'output_array' [46]  (3.26 ns)

 <State 5>: 33.1ns
The critical path consists of the following:
	'load' operation ('bias_array_load_1', ../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62) on array 'bias_array' [41]  (3.26 ns)
	'fadd' operation ('tmp_51_i', ../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62) [47]  (26.6 ns)
	'store' operation (../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62) of variable 'tmp_51_i', ../C-Code-Original/include/k2c_helper_functions.c:427->../C-Code-Original/include/k2c_core_layers.c:62 on array 'output_array' [48]  (3.26 ns)

 <State 6>: 15.9ns
The critical path consists of the following:
	'load' operation ('outrows', ../C-Code-Original/include/k2c_core_layers.c:31) on array 'input_shape' [59]  (2.15 ns)
	'select' operation ('outrows2', ../C-Code-Original/include/k2c_core_layers.c:30) [60]  (1.37 ns)
	'mul' operation ('bound', ../C-Code-Original/include/k2c_core_layers.c:36) [70]  (12.4 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('bias_array_load', ../C-Code-Original/include/k2c_core_layers.c:47) on array 'bias_array' [90]  (3.26 ns)
	'store' operation (../C-Code-Original/include/k2c_core_layers.c:47) of variable 'bias_array_load', ../C-Code-Original/include/k2c_core_layers.c:47 on array 'output_array' [94]  (3.26 ns)

 <State 8>: 11.4ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../C-Code-Original/include/k2c_core_layers.c:48) [98]  (0 ns)
	'mul' operation ('tmp_38', ../C-Code-Original/include/k2c_core_layers.c:49) [112]  (5.85 ns)
	'add' operation ('tmp_39', ../C-Code-Original/include/k2c_core_layers.c:49) [113]  (2.29 ns)
	'getelementptr' operation ('kernel_array_addr', ../C-Code-Original/include/k2c_core_layers.c:49) [115]  (0 ns)
	'load' operation ('kernel_array_load', ../C-Code-Original/include/k2c_core_layers.c:49) on array 'kernel_array' [116]  (3.26 ns)

 <State 9>: 33.1ns
The critical path consists of the following:
	'load' operation ('input_array_load', ../C-Code-Original/include/k2c_core_layers.c:49) on array 'input_array' [111]  (3.26 ns)
	'fmul' operation ('tmp_40', ../C-Code-Original/include/k2c_core_layers.c:49) [117]  (0 ns)
	'fadd' operation ('tmp_41', ../C-Code-Original/include/k2c_core_layers.c:49) [118]  (26.6 ns)
	'store' operation (../C-Code-Original/include/k2c_core_layers.c:49) of variable 'tmp_41', ../C-Code-Original/include/k2c_core_layers.c:49 on array 'output_array' [119]  (3.26 ns)

 <State 10>: 3.56ns
The critical path consists of the following:
	'add' operation ('j', ../C-Code-Original/include/k2c_core_layers.c:46) [123]  (3.56 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
