$date
	Wed Oct 26 20:12:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DFF_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
x!
$end
#20000
0!
1"
#40000
1#
0"
#60000
1!
1"
#80000
0!
0#
0"
1$
#100000
1"
#120000
0"
