<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<meta http-equiv='Content-Type' content='text/html; charset=UTF-8' /><style type='text/css'>
BODY { color: #00008B;
       font-family: Arial, sans-serif;
       font-size: 11px;
     }
P { margin-left: 20px; margin-top: 0.3em; margin-bottom: 0.3em;  }
H1 { margin-left: 0px; }
TABLE { margin-left: 20px; }
TABLE.noborder TD { padding: 0px 4px 0px 4px; }
TABLE.noborder TH { padding: 0px 4px 0px 4px; }
</style>
<title>Utilization Report - Prepared &mdash; noc_2d_ref_design_top</title>
<body>
<H1>Utilization Report - Prepared</H1>

<p>
ACE -- Achronix CAD Environment -- Version 8.7 -- Build  302850 -- Date 2022-03-17 11:00<br>
Design: noc_2d_ref_design_top - impl_1 - noc_2d_ref_design_top
<br>
Device: AC7t1500ES0
<br>
Generated on Wed Jul 13 15:36:55 CST 2022
<br>
Host: OMEN.localdomain

</p>

<br><hr><br>
<h2> Utilization Summary </h2>
<table border='1' rules='all' cellpadding='4'>
<tr>
<td> RLB Tiles </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    LUT Sites: </td><td> 0.400% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    DFF Sites: </td><td> 0.590% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    ALU Sites: </td><td> 0.050% </td></tr>
<tr>
<td> LRAM/MLP Sites: </td><td> 0.120% </td></tr>
<tr>
<td> BRAM Sites: </td><td> 0.080% </td></tr>
<tr>
<td> I/O Pin Sites: </td><td> 0.200% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    Clock Pins: </td><td> 0.780% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        Clock Input Pins: </td><td> 1.250% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        Clock Output Pins: </td><td> 0.000% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    Data Pins: </td><td> 0.190% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        Data Input Pins: </td><td> 0.080% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        Data Output Pins: </td><td> 0.300% </td></tr>
<tr>
<td> IO Pad Sites </td><td> 82.95% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    GPIO Pad Sites </td><td> 84.38% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    CLKIO Pad Sites </td><td> 79.17% </td></tr>
</table>
<h2> Utilization Details </h2>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Cell Name </th><th> Instances </th><th> Sites </th><th> Utilization </th></tr></thead>
<tr>
<td> ALU8i </td><td> 94 </td><td> 172800     </td><td> 0.050% </td></tr>
<tr>
<td> BRAM Total </td><td> 2 </td><td> 2560       </td><td> 0.080% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    BRAM72K_SDP </td><td> 2 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> BUS_DFF Total </td><td> 0 </td><td> 46080      </td><td> 0.000% </td></tr>
<tr>
<td> BUS_MUX4 </td><td> 0 </td><td> 46080      </td><td> 0.000% </td></tr>
<tr>
<td> CLKDIV </td><td> 0 </td><td> 256        </td><td> 0.000% </td></tr>
<tr>
<td> CLKGATE </td><td> 0 </td><td> 128        </td><td> 0.000% </td></tr>
<tr>
<td> CLKSWITCH </td><td> 0 </td><td> 128        </td><td> 0.000% </td></tr>
<tr>
<td> I/O Pin Total </td><td> 126 </td><td> 64466      </td><td> 0.200% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    Clock Pin Total </td><td> 7 </td><td> 896        </td><td> 0.780% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        CLK_IPIN Total </td><td> 7 </td><td> 560        </td><td> 1.250% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;            trunk </td><td> 6 </td><td> 256        </td><td> 2.340% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;            mini-trunk </td><td> 1 </td><td> 240        </td><td> 0.420% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;            branch </td><td> 0 </td><td> 64         </td><td> 0.000% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        CLK_OPIN Total </td><td> 0 </td><td> 336        </td><td> 0.000% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;            mini-trunk </td><td> 0 </td><td> 80         </td><td> 0.000% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;            branch </td><td> 0 </td><td> 256        </td><td> 0.000% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    Data Pin Total </td><td> 119 </td><td> 63570      </td><td> 0.190% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        IPIN Total </td><td> 25 </td><td> 31766      </td><td> 0.080% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;            clocked </td><td> 0 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;            unclocked </td><td> 25 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        OPIN Total </td><td> 94 </td><td> 31804      </td><td> 0.300% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;            clocked </td><td> 0 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;            unclocked </td><td> 94 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> DFF Total (see notes) </td><td> 8180 </td><td> 1382400    </td><td> 0.590% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    general purpose DFFs (a) </td><td> 7979 </td><td> 1382400    </td><td> 0.580% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFER </td><td> 2059 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFES </td><td> 5 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFE </td><td> 2766 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFR </td><td> 715 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFS </td><td> 17 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFF </td><td> 2417 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    inaccessible (b) </td><td> 201 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> LMUX2 </td><td> 40 </td><td> 1382400    </td><td> 0.000% </td></tr>
<tr>
<td> LRAM/MLP Total (see notes) </td><td> 3 </td><td> 2560       </td><td> 0.120% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    general purpose LRAMs/MLPs (a) </td><td> 1 </td><td> 2560       </td><td> 0.040% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        LRAM2K_FIFO </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    inaccessible (b) </td><td> 2 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> LUT Total (see notes) </td><td> 2796 </td><td> 691200     </td><td> 0.400% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    general purpose LUTs (a) </td><td> 2706 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    pass-through sites (b) </td><td> 90 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    virtual IO LUTs (c) </td><td> 0 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> MUX2 </td><td> 0 </td><td> 345600     </td><td> 0.000% </td></tr>
<tr>
<td> NAP_MASTER Total </td><td> 4 </td><td> 80         </td><td> 5.000% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    NAP_AXI_MASTER </td><td> 2 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    NAP_VERTICAL </td><td> 2 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> NAP_SLAVE Total </td><td> 3 </td><td> 80         </td><td> 3.750% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    NAP_AXI_SLAVE </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    NAP_HORIZONTAL </td><td> 2 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> I/O Pads (Total) </td><td> 73 </td><td> 88 </td><td> 82.95% </td></tr>
<tr>
<td> GPIO Pads </td><td> 54 </td><td> 64 </td><td> 84.38% </td></tr>
<tr>
<td> CLKIO Pads </td><td> 19 </td><td> 24 </td><td> 79.17% </td></tr>
<tr>
<td> PLLs </td><td> 4 </td><td> 16 </td><td> 25.00% </td></tr>
<tr>
<td> DDR4s </td><td> 0 </td><td> 1 </td><td> 0.000% </td></tr>
<tr>
<td> GDDR6s </td><td> 0 </td><td> 8 </td><td> 0.000% </td></tr>
<tr>
<td> Ethernet Controllers </td><td> 0 </td><td> 2 </td><td> 0.000% </td></tr>
<tr>
<td> PCIe Controllers </td><td> 0 </td><td> 2 </td><td> 0.000% </td></tr>
<tr>
<td> SerDes Lanes </td><td> 0 </td><td> 32 </td><td> 0.000% </td></tr>
</table>

<br><hr><br>
<h2> Utilization Summary (Region: region_bram_resp) </h2>
<p> This section reports the instances that are confined within the given placement region constraint.  It includes instances that have been added to the region, as well as instances that are placed-fixed within the boundaries of the region. <br clear=all></p>

<br>
<table border='1' rules='all' cellpadding='4'>
<tr>
<td> RLB Tiles </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    LUT Sites: </td><td> 2.430% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    DFF Sites: </td><td> 4.320% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    ALU Sites: </td><td> 0.150% </td></tr>
<tr>
<td> LRAM/MLP Sites: </td><td> 4.170% </td></tr>
<tr>
<td> BRAM Sites: </td><td> 4.170% </td></tr>
<tr>
<td> IO Pad Sites </td><td> 82.95% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    GPIO Pad Sites </td><td> 84.38% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    CLKIO Pad Sites </td><td> 79.17% </td></tr>
</table>
<h2> Utilization Details (Region: region_bram_resp) </h2>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Cell Name </th><th> Instances </th><th> Sites </th><th> Utilization </th></tr></thead>
<tr>
<td> ALU8i </td><td> 5 </td><td> 3348       </td><td> 0.150% </td></tr>
<tr>
<td> BRAM Total </td><td> 2 </td><td> 48         </td><td> 4.170% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    BRAM72K_SDP </td><td> 2 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> BUS_DFF Total </td><td> 0 </td><td> 864        </td><td> 0.000% </td></tr>
<tr>
<td> BUS_MUX4 </td><td> 0 </td><td> 864        </td><td> 0.000% </td></tr>
<tr>
<td> DFF Total (see notes) </td><td> 1156 </td><td> 26784      </td><td> 4.320% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    general purpose DFFs (a) </td><td> 1147 </td><td> 26784      </td><td> 4.280% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFER </td><td> 62 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFE </td><td> 1041 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFR </td><td> 43 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFF </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    inaccessible (b) </td><td> 9 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> LMUX2 </td><td> 19 </td><td> 26784      </td><td> 0.070% </td></tr>
<tr>
<td> LRAM/MLP Total (see notes) </td><td> 2 </td><td> 48         </td><td> 4.170% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    general purpose LRAMs/MLPs (a) </td><td> 0 </td><td> 48         </td><td> 0.000% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    inaccessible (b) </td><td> 2 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> LUT Total (see notes) </td><td> 325 </td><td> 13392      </td><td> 2.430% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    general purpose LUTs (a) </td><td> 318 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    pass-through sites (b) </td><td> 7 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    virtual IO LUTs (c) </td><td> 0 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> MUX2 </td><td> 0 </td><td> 6696       </td><td> 0.000% </td></tr>
<tr>
<td> NAP_MASTER Total </td><td> 1 </td><td> 1          </td><td> 100.00% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    NAP_AXI_MASTER </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> NAP_SLAVE Total </td><td> 0 </td><td> 1          </td><td> 0.000% </td></tr>
<tr>
<td> I/O Pads (Total) </td><td> 73 </td><td> 88 </td><td> 82.95% </td></tr>
<tr>
<td> GPIO Pads </td><td> 54 </td><td> 64 </td><td> 84.38% </td></tr>
<tr>
<td> CLKIO Pads </td><td> 19 </td><td> 24 </td><td> 79.17% </td></tr>
<tr>
<td> PLLs </td><td> 4 </td><td> 16 </td><td> 25.00% </td></tr>
<tr>
<td> DDR4s </td><td> 0 </td><td> 1 </td><td> 0.000% </td></tr>
<tr>
<td> GDDR6s </td><td> 0 </td><td> 8 </td><td> 0.000% </td></tr>
<tr>
<td> Ethernet Controllers </td><td> 0 </td><td> 2 </td><td> 0.000% </td></tr>
<tr>
<td> PCIe Controllers </td><td> 0 </td><td> 2 </td><td> 0.000% </td></tr>
<tr>
<td> SerDes Lanes </td><td> 0 </td><td> 32 </td><td> 0.000% </td></tr>
</table>

<br><hr><br>
<h2> Utilization Summary (Region: region_axi_pkt_gen) </h2>
<p> This section reports the instances that are confined within the given placement region constraint.  It includes instances that have been added to the region, as well as instances that are placed-fixed within the boundaries of the region. <br clear=all></p>

<br>
<table border='1' rules='all' cellpadding='4'>
<tr>
<td> RLB Tiles </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    LUT Sites: </td><td> 2.320% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    DFF Sites: </td><td> 5.180% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    ALU Sites: </td><td> 0.970% </td></tr>
<tr>
<td> LRAM/MLP Sites: </td><td> 3.120% </td></tr>
<tr>
<td> BRAM Sites: </td><td> 0.000% </td></tr>
<tr>
<td> IO Pad Sites </td><td> 82.95% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    GPIO Pad Sites </td><td> 84.38% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    CLKIO Pad Sites </td><td> 79.17% </td></tr>
</table>
<h2> Utilization Details (Region: region_axi_pkt_gen) </h2>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Cell Name </th><th> Instances </th><th> Sites </th><th> Utilization </th></tr></thead>
<tr>
<td> ALU8i </td><td> 24 </td><td> 2484       </td><td> 0.970% </td></tr>
<tr>
<td> BRAM Total </td><td> 0 </td><td> 32         </td><td> 0.000% </td></tr>
<tr>
<td> BUS_DFF Total </td><td> 0 </td><td> 576        </td><td> 0.000% </td></tr>
<tr>
<td> BUS_MUX4 </td><td> 0 </td><td> 576        </td><td> 0.000% </td></tr>
<tr>
<td> DFF Total (see notes) </td><td> 1030 </td><td> 19872      </td><td> 5.180% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    general purpose DFFs (a) </td><td> 967 </td><td> 19872      </td><td> 4.870% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFER </td><td> 548 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFES </td><td> 3 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFE </td><td> 60 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFR </td><td> 51 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFFS </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        DFF </td><td> 304 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    inaccessible (b) </td><td> 63 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> LMUX2 </td><td> 21 </td><td> 19872      </td><td> 0.110% </td></tr>
<tr>
<td> LRAM/MLP Total (see notes) </td><td> 1 </td><td> 32         </td><td> 3.120% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    general purpose LRAMs/MLPs (a) </td><td> 1 </td><td> 32         </td><td> 3.120% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;        LRAM2K_FIFO </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    inaccessible (b) </td><td> 0 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> LUT Total (see notes) </td><td> 231 </td><td> 9936       </td><td> 2.320% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    general purpose LUTs (a) </td><td> 205 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    pass-through sites (b) </td><td> 26 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    virtual IO LUTs (c) </td><td> 0 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> MUX2 </td><td> 0 </td><td> 4968       </td><td> 0.000% </td></tr>
<tr>
<td> NAP_MASTER Total </td><td> 0 </td><td> 1          </td><td> 0.000% </td></tr>
<tr>
<td> NAP_SLAVE Total </td><td> 1 </td><td> 1          </td><td> 100.00% </td></tr>
<tr>
<td> &nbsp;&nbsp;&nbsp;&nbsp;    NAP_AXI_SLAVE </td><td> 1 </td><td> &nbsp; </td><td> &nbsp; </td></tr>
<tr>
<td> I/O Pads (Total) </td><td> 73 </td><td> 88 </td><td> 82.95% </td></tr>
<tr>
<td> GPIO Pads </td><td> 54 </td><td> 64 </td><td> 84.38% </td></tr>
<tr>
<td> CLKIO Pads </td><td> 19 </td><td> 24 </td><td> 79.17% </td></tr>
<tr>
<td> PLLs </td><td> 4 </td><td> 16 </td><td> 25.00% </td></tr>
<tr>
<td> DDR4s </td><td> 0 </td><td> 1 </td><td> 0.000% </td></tr>
<tr>
<td> GDDR6s </td><td> 0 </td><td> 8 </td><td> 0.000% </td></tr>
<tr>
<td> Ethernet Controllers </td><td> 0 </td><td> 2 </td><td> 0.000% </td></tr>
<tr>
<td> PCIe Controllers </td><td> 0 </td><td> 2 </td><td> 0.000% </td></tr>
<tr>
<td> SerDes Lanes </td><td> 0 </td><td> 32 </td><td> 0.000% </td></tr>
</table>

<br><hr><br>
<h2> Notes </h2>
<p> Total DFF count = (a + b) <br clear=all></p>
<ul> 
<li> (a) "general purpose" DFFs are DFF instances that are placed on a DFF site. </li>
<li> (b) "inaccessible DFFs" are DFF sites that must remain empty due to a mutex with an ALU or MUX instance that does not drive a DFF.  They are required for routing. </li></ul> <p> Total LUT count = (a + b - c) <br clear=all></p>
<ul> 
<li> (a) "general purpose" LUTs are LUT sites occupied by a physical LUT instance. </li>
<li> (b) "pass-Through LUT sites" are LUT sites that must remain empty due to a mutex with an ALU or MUX instance input not driven by a LUT.  They are required for routing. </li>
<li> (c) "virtual IO LUTs" are LUT instances created by ACE when virtualizing overflow IOs. These will only be present in evaluation mode, and not in the final design.  For that reason we do not report them as contributing to the total LUT count. </li></ul> <p> Total LRAM/MLP count = (w0*b0 + w1*b1 + w2*b2 + w3*b3 + w1*a0 + w3*a1 + c + d + e + f) <br clear=all></p>
<ul> 
<li> The weighted sum of general purpose MLPs is returned as non-full MLPs can be merged during placement. </li>
<li> (a0) MLP_INT16_MULT_2X (1/2 Full) </li>
<li> (a1) MLP_INT16_MULT_2X (2/2 Full) </li>
<li> (b0) MLP_INT8_MULT_4X (1/4 Full) </li>
<li> (b1) MLP_INT8_MULT_4X (2/4 Full) </li>
<li> (b2) MLP_INT8_MULT_4X (3/4 Full) </li>
<li> (b3) MLP_INT8_MULT_4X (4/4 Full) </li>
<li> (c) LRAM </li>
<li> (d) MLP72_INT </li>
<li> (e) MLP72 </li>
<li> (f) "inaccessible MLPs" are MLP sites that must remain empty due to a mutex with a wide-made BRAM. </li>
<li> (w0) 0.25 (Corresponds to 1/4 inputs used in MLP) </li>
<li> (w1) 0.5 (Corresponds to half inputs used in MLP) </li>
<li> (w2) 0.75 (Corresponds to 3/4 inputs used in MLP) </li>
<li> (w3) 1 (Corresponds to all inputs used in MLP) </li></ul> </body></html>
