// Seed: 687630155
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri0 id_3;
  tri  id_4;
  always @(*) $display(1'b0, 1, id_3, 1, id_3);
  tri   id_5;
  uwire id_6;
  assign id_6 = id_4;
  reg id_7;
  tri0 id_8 = (id_3);
  wire id_9;
  supply1 id_10 = 1'h0;
  initial begin
    id_7 <= 1;
  end
  tri1 id_11 = 1;
  assign id_3 = id_7 ? id_4 : id_5#(.id_11(1));
  supply0 id_12 = id_11;
  tri0 id_13;
  assign id_12 = 1 ^ 1 <= id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[1] = 1;
  module_0(
      id_4, id_6
  );
endmodule
