#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 20 18:29:00 2023
# Process ID: 10566
# Current directory: /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex
# Command line: vivado -notrace -source /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/vivado_rtl_kernel.gen/sources_1/ip/kvadd_tutorial/kvadd_tutorial_ex.tcl
# Log file: /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/vivado.log
# Journal file: /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/vivado.jou
# Running On: pop-os, OS: Linux, CPU Frequency: 4000.231 MHz, CPU Physical cores: 4, Host memory: 16701 MB
#-----------------------------------------------------------
start_gui
source /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/vivado_rtl_kernel.gen/sources_1/ip/kvadd_tutorial/kvadd_tutorial_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip'.
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 6606.285 ; gain = 275.504 ; free physical = 5186 ; free virtual = 33104
WARNING: [Runs 36-551] Changing part from xcvc1502 to xcu250 will replace the write_device_image step with write_bitstream and write_device_image step configuration will be lost
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'kvadd_tutorial'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'kvadd_tutorial'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: tcl/examples_scriptext.tcl
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [IP_Flow 19-4832] The IP name 'control_kvadd_tutorial_vip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
Setting xsim.simulate.xsim.more_options to -sv_seed 1
Setting modelsim.simulate.vsim.more_options to -sv_seed 1
Setting questa.simulate.vsim.more_options to -sv_seed 1
Setting ies.simulate.ncsim.more_options to -SVSEED 1
Setting xcelium.simulate.xmsim.more_options to -SVSEED 1
Setting vcs.simulate.vcs.more_options to +ntb_random_seed=1
Setting riviera.simulate.asim.more_options to -sv_seed 1
INFO: [open_example_project] Sourcing extension script: tcl/examples_scriptext_bd.tcl
INFO: [open_example_project] Rebuilding top IP...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m02_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m02_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m02_axi_vip'...
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m02_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m01_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slv_m00_axi_vip'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'control_kvadd_tutorial_vip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'control_kvadd_tutorial_vip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'control_kvadd_tutorial_vip'...
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'control_kvadd_tutorial_vip'...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/xsim/slv_m02_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/modelsim/slv_m02_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/questa/slv_m02_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/xcelium/slv_m02_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/vcs/slv_m02_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/riviera/slv_m02_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m02_axi_vip/activehdl/slv_m02_axi_vip.sh'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xsim/slv_m01_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/modelsim/slv_m01_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/questa/slv_m01_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/xcelium/slv_m01_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/vcs/slv_m01_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/riviera/slv_m01_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m01_axi_vip/activehdl/slv_m01_axi_vip.sh'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xsim/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/modelsim/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/questa/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/xcelium/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/vcs/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/riviera/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/slv_m00_axi_vip/activehdl/slv_m00_axi_vip.sh'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/control_kvadd_tutorial_vip/xsim/control_kvadd_tutorial_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/control_kvadd_tutorial_vip/modelsim/control_kvadd_tutorial_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/control_kvadd_tutorial_vip/questa/control_kvadd_tutorial_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/control_kvadd_tutorial_vip/xcelium/control_kvadd_tutorial_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/control_kvadd_tutorial_vip/vcs/control_kvadd_tutorial_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/control_kvadd_tutorial_vip/riviera/control_kvadd_tutorial_vip.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: '/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial_ex.ip_user_files/sim_scripts/control_kvadd_tutorial_vip/activehdl/control_kvadd_tutorial_vip.sh'
export_ip_user_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6711.250 ; gain = 0.000 ; free physical = 4739 ; free virtual = 32975
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcu250-figd2104-2L-e
Top: kvadd_tutorial
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8156.738 ; gain = 357.734 ; free physical = 3250 ; free virtual = 31488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial.v:7]
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_control_s_axi' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_control_s_axi.v:7]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_control_s_axi.v:230]
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_control_s_axi' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_example' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example.sv:5]
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M01_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M01_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M02_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M02_AXI_DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_example_vadd' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:6]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDER_BIT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_example_axi_read_master' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_axi_read_master.sv:52]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_OUTSTANDING bound to: 8 - type: integer 
	Parameter C_INCLUDE_DATA_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 513 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 2 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 513 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_example_counter' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_counter.sv:7]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_INIT bound to: 20'b00000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_example_counter' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_example_counter__parameterized0' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_counter.sv:7]
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_INIT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_example_counter__parameterized0' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_counter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_example_axi_read_master' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_axi_read_master.sv:52]
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_example_adder' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_adder.v:11]
	Parameter C_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_ADDER_BIT_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_CLOCKS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2349]
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
	Parameter TDATA_WIDTH bound to: 512 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1002 - type: string 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 27 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2349]
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_example_adder' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_adder.v:11]
WARNING: [Synth 8-7071] port 's_axis_tstrb' of module 'kvadd_tutorial_example_adder' is unconnected for instance 'inst_adder' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:120]
WARNING: [Synth 8-7071] port 's_axis_tid' of module 'kvadd_tutorial_example_adder' is unconnected for instance 'inst_adder' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:120]
WARNING: [Synth 8-7071] port 's_axis_tdest' of module 'kvadd_tutorial_example_adder' is unconnected for instance 'inst_adder' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:120]
WARNING: [Synth 8-7071] port 's_axis_tuser' of module 'kvadd_tutorial_example_adder' is unconnected for instance 'inst_adder' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:120]
WARNING: [Synth 8-7071] port 'm_axis_tstrb' of module 'kvadd_tutorial_example_adder' is unconnected for instance 'inst_adder' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:120]
WARNING: [Synth 8-7071] port 'm_axis_tid' of module 'kvadd_tutorial_example_adder' is unconnected for instance 'inst_adder' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:120]
WARNING: [Synth 8-7071] port 'm_axis_tdest' of module 'kvadd_tutorial_example_adder' is unconnected for instance 'inst_adder' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:120]
WARNING: [Synth 8-7071] port 'm_axis_tuser' of module 'kvadd_tutorial_example_adder' is unconnected for instance 'inst_adder' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:120]
WARNING: [Synth 8-7023] instance 'inst_adder' of module 'kvadd_tutorial_example_adder' has 22 connections declared, but only 14 given [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:120]
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_example_axi_write_master' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_axi_write_master.sv:42]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_XFER_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_OUTSTANDING bound to: 32 - type: integer 
	Parameter C_INCLUDE_DATA_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 512 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 512 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (0#1) [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_example_counter__parameterized1' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_counter.sv:7]
	Parameter C_WIDTH bound to: 6 - type: integer 
	Parameter C_INIT bound to: 6'b111111 
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_example_counter__parameterized1' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_example_counter__parameterized2' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_counter.sv:7]
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_INIT bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_example_counter__parameterized2' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_counter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'kvadd_tutorial_example_counter__parameterized3' [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_counter.sv:7]
	Parameter C_WIDTH bound to: 6 - type: integer 
	Parameter C_INIT bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_example_counter__parameterized3' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_counter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_example_axi_write_master' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_axi_write_master.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_example_vadd' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example_vadd.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial_example' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_example.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'kvadd_tutorial' (0#1) [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial.v:7]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_control_s_axi.v:312]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:969]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/media/pablo1318/hddLinux/XILINX/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[511] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[510] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[509] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[508] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[507] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[506] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[505] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[504] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[503] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[502] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[501] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[500] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[499] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[498] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[497] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[496] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[495] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[494] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[493] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[492] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[491] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[490] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[489] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[488] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[487] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[486] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[485] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[484] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[483] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[482] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[481] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[480] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[479] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[478] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[477] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[476] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[475] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[474] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[473] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[472] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[471] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[470] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[469] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[468] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[467] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[466] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[465] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[464] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[463] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[462] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[461] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[460] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[459] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[458] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[457] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[456] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[455] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[454] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[453] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[452] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[451] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[450] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[449] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[448] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[447] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[446] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[445] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[444] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[443] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[442] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[441] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[440] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[439] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[438] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[437] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[436] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[435] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[434] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[433] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[432] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[431] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[430] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[429] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[428] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[427] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[426] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[425] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[424] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[423] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[422] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[421] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[420] in module xpm_memory_base__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8253.207 ; gain = 454.203 ; free physical = 3300 ; free virtual = 31541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8271.020 ; gain = 472.016 ; free physical = 3300 ; free virtual = 31541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8271.020 ; gain = 472.016 ; free physical = 3300 ; free virtual = 31541
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 8271.020 ; gain = 0.000 ; free physical = 3299 ; free virtual = 31529
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_user.xdc]
Finished Parsing XDC File [/home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_user.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8425.570 ; gain = 0.000 ; free physical = 3177 ; free virtual = 31402
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 8463.168 ; gain = 664.164 ; free physical = 3008 ; free virtual = 31257
82 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 8463.168 ; gain = 1735.910 ; free physical = 3008 ; free virtual = 31257
# --------------------------------------------
# Start: RTL Kernel Packaging of Sources
#
source -notrace /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/package_kernel.tcl
# Packaging project
package_project /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial mycompany.com kernel kvadd_tutorial
INFO: [IP_Flow 19-5654] Module 'kvadd_tutorial' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm01_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm02_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_control' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm00_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm01_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 'm02_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_control': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '250000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk' has a fixed FREQ_HZ of '250000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
package_xo  -xo_path /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/exports/kvadd_tutorial.xo -kernel_name kvadd_tutorial -ip_directory /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/kvadd_tutorial -kernel_xml /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kernel.xml -kernel_files /home/pablo1318/workspace/prueba2vectores_kernels/vivado_rtl_kernel/kvadd_tutorial_ex/imports/kvadd_tutorial_cmodel.cpp
# Complete: RTL Kernel Packaging of Sources
# --------------------------------------------
file mkdir /home/pablo1318/workspace/prueba2vectores_kernels/src/vitis_rtl_kernel/kvadd_tutorial
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 18:31:36 2023...
