|alu
Clk => Reg3[0].CLK
Clk => Reg3[1].CLK
Clk => Reg3[2].CLK
Clk => Reg3[3].CLK
Clk => Reg3[4].CLK
Clk => Reg3[5].CLK
Clk => Reg3[6].CLK
Clk => Reg3[7].CLK
A[0] => Add0.IN8
A[0] => Add1.IN16
A[0] => RESULT.IN0
A[0] => RESULT.IN0
A[0] => RESULT.IN0
A[0] => RESULT.IN0
A[0] => RESULT.IN0
A[0] => Mux7.IN250
A[1] => Add0.IN7
A[1] => Add1.IN15
A[1] => RESULT.IN0
A[1] => RESULT.IN0
A[1] => RESULT.IN0
A[1] => RESULT.IN0
A[1] => RESULT.IN0
A[1] => Mux6.IN250
A[2] => Add0.IN6
A[2] => Add1.IN14
A[2] => RESULT.IN0
A[2] => RESULT.IN0
A[2] => RESULT.IN0
A[2] => RESULT.IN0
A[2] => RESULT.IN0
A[2] => Mux5.IN250
A[3] => Add0.IN5
A[3] => Add1.IN13
A[3] => RESULT.IN0
A[3] => RESULT.IN0
A[3] => RESULT.IN0
A[3] => RESULT.IN0
A[3] => RESULT.IN0
A[3] => Mux4.IN250
A[4] => Add0.IN4
A[4] => Add1.IN12
A[4] => RESULT.IN0
A[4] => RESULT.IN0
A[4] => RESULT.IN0
A[4] => RESULT.IN0
A[4] => RESULT.IN0
A[4] => Mux3.IN250
A[5] => Add0.IN3
A[5] => Add1.IN11
A[5] => RESULT.IN0
A[5] => RESULT.IN0
A[5] => RESULT.IN0
A[5] => RESULT.IN0
A[5] => RESULT.IN0
A[5] => Mux2.IN250
A[6] => Add0.IN2
A[6] => Add1.IN10
A[6] => RESULT.IN0
A[6] => RESULT.IN0
A[6] => RESULT.IN0
A[6] => RESULT.IN0
A[6] => RESULT.IN0
A[6] => Mux1.IN250
A[7] => Add0.IN1
A[7] => Add1.IN9
A[7] => RESULT.IN0
A[7] => RESULT.IN0
A[7] => RESULT.IN0
A[7] => RESULT.IN0
A[7] => RESULT.IN0
A[7] => Mux0.IN250
B[0] => Add0.IN16
B[0] => RESULT.IN1
B[0] => RESULT.IN1
B[0] => RESULT.IN1
B[0] => RESULT.IN1
B[0] => RESULT.IN1
B[0] => Add1.IN8
B[1] => Add0.IN15
B[1] => RESULT.IN1
B[1] => RESULT.IN1
B[1] => RESULT.IN1
B[1] => RESULT.IN1
B[1] => RESULT.IN1
B[1] => Add1.IN7
B[2] => Add0.IN14
B[2] => RESULT.IN1
B[2] => RESULT.IN1
B[2] => RESULT.IN1
B[2] => RESULT.IN1
B[2] => RESULT.IN1
B[2] => Add1.IN6
B[3] => Add0.IN13
B[3] => RESULT.IN1
B[3] => RESULT.IN1
B[3] => RESULT.IN1
B[3] => RESULT.IN1
B[3] => RESULT.IN1
B[3] => Add1.IN5
B[4] => Add0.IN12
B[4] => RESULT.IN1
B[4] => RESULT.IN1
B[4] => RESULT.IN1
B[4] => RESULT.IN1
B[4] => RESULT.IN1
B[4] => Add1.IN4
B[5] => Add0.IN11
B[5] => RESULT.IN1
B[5] => RESULT.IN1
B[5] => RESULT.IN1
B[5] => RESULT.IN1
B[5] => RESULT.IN1
B[5] => Add1.IN3
B[6] => Add0.IN10
B[6] => RESULT.IN1
B[6] => RESULT.IN1
B[6] => RESULT.IN1
B[6] => RESULT.IN1
B[6] => RESULT.IN1
B[6] => Add1.IN2
B[7] => Add0.IN9
B[7] => RESULT.IN1
B[7] => RESULT.IN1
B[7] => RESULT.IN1
B[7] => RESULT.IN1
B[7] => RESULT.IN1
B[7] => Add1.IN1
Op[0] => Mux0.IN263
Op[0] => Mux1.IN263
Op[0] => Mux2.IN263
Op[0] => Mux3.IN263
Op[0] => Mux4.IN263
Op[0] => Mux5.IN263
Op[0] => Mux6.IN263
Op[0] => Mux7.IN263
Op[1] => Mux0.IN262
Op[1] => Mux1.IN262
Op[1] => Mux2.IN262
Op[1] => Mux3.IN262
Op[1] => Mux4.IN262
Op[1] => Mux5.IN262
Op[1] => Mux6.IN262
Op[1] => Mux7.IN262
Op[2] => Mux0.IN261
Op[2] => Mux1.IN261
Op[2] => Mux2.IN261
Op[2] => Mux3.IN261
Op[2] => Mux4.IN261
Op[2] => Mux5.IN261
Op[2] => Mux6.IN261
Op[2] => Mux7.IN261
Op[3] => Mux0.IN260
Op[3] => Mux1.IN260
Op[3] => Mux2.IN260
Op[3] => Mux3.IN260
Op[3] => Mux4.IN260
Op[3] => Mux5.IN260
Op[3] => Mux6.IN260
Op[3] => Mux7.IN260
Op[4] => Mux0.IN259
Op[4] => Mux1.IN259
Op[4] => Mux2.IN259
Op[4] => Mux3.IN259
Op[4] => Mux4.IN259
Op[4] => Mux5.IN259
Op[4] => Mux6.IN259
Op[4] => Mux7.IN259
Op[5] => Mux0.IN258
Op[5] => Mux1.IN258
Op[5] => Mux2.IN258
Op[5] => Mux3.IN258
Op[5] => Mux4.IN258
Op[5] => Mux5.IN258
Op[5] => Mux6.IN258
Op[5] => Mux7.IN258
Op[6] => Mux0.IN257
Op[6] => Mux1.IN257
Op[6] => Mux2.IN257
Op[6] => Mux3.IN257
Op[6] => Mux4.IN257
Op[6] => Mux5.IN257
Op[6] => Mux6.IN257
Op[6] => Mux7.IN257
Op[7] => Mux0.IN256
Op[7] => Mux1.IN256
Op[7] => Mux2.IN256
Op[7] => Mux3.IN256
Op[7] => Mux4.IN256
Op[7] => Mux5.IN256
Op[7] => Mux6.IN256
Op[7] => Mux7.IN256
R[0] <= Reg3[0].DB_MAX_OUTPUT_PORT_TYPE
R[1] <= Reg3[1].DB_MAX_OUTPUT_PORT_TYPE
R[2] <= Reg3[2].DB_MAX_OUTPUT_PORT_TYPE
R[3] <= Reg3[3].DB_MAX_OUTPUT_PORT_TYPE
R[4] <= Reg3[4].DB_MAX_OUTPUT_PORT_TYPE
R[5] <= Reg3[5].DB_MAX_OUTPUT_PORT_TYPE
R[6] <= Reg3[6].DB_MAX_OUTPUT_PORT_TYPE
R[7] <= Reg3[7].DB_MAX_OUTPUT_PORT_TYPE


