

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Sat Oct 18 16:27:27 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       99|       99|  0.990 us|  0.990 us|   88|   88|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FIR_filter_fu_188  |FIR_filter  |       87|       87|  0.870 us|  0.870 us|   88|   88|      yes|
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    24|       -|       -|    -|
|Expression       |        -|     -|       0|     288|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        1|    57|    2346|    3344|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     524|    -|
|Register         |        -|     -|    1670|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|    81|    4016|    4156|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     6|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+------+------+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------+---------------------+---------+----+------+------+-----+
    |grp_FIR_filter_fu_188    |FIR_filter           |        1|  45|  2346|  3284|    0|
    |mul_16s_12s_27_1_1_U88   |mul_16s_12s_27_1_1   |        0|   1|     0|     5|    0|
    |mul_16s_12s_27_1_1_U92   |mul_16s_12s_27_1_1   |        0|   1|     0|     5|    0|
    |mul_16s_12s_27_1_1_U95   |mul_16s_12s_27_1_1   |        0|   1|     0|     5|    0|
    |mul_16s_12s_27_1_1_U97   |mul_16s_12s_27_1_1   |        0|   1|     0|     5|    0|
    |mul_16s_13ns_28_1_1_U89  |mul_16s_13ns_28_1_1  |        0|   1|     0|     5|    0|
    |mul_16s_13ns_28_1_1_U91  |mul_16s_13ns_28_1_1  |        0|   1|     0|     5|    0|
    |mul_16s_13ns_28_1_1_U94  |mul_16s_13ns_28_1_1  |        0|   1|     0|     5|    0|
    |mul_16s_13ns_28_1_1_U98  |mul_16s_13ns_28_1_1  |        0|   1|     0|     5|    0|
    |mul_16s_8s_24_1_1_U87    |mul_16s_8s_24_1_1    |        0|   1|     0|     5|    0|
    |mul_16s_8s_24_1_1_U90    |mul_16s_8s_24_1_1    |        0|   1|     0|     5|    0|
    |mul_16s_8s_24_1_1_U93    |mul_16s_8s_24_1_1    |        0|   1|     0|     5|    0|
    |mul_16s_8s_24_1_1_U96    |mul_16s_8s_24_1_1    |        0|   1|     0|     5|    0|
    +-------------------------+---------------------+---------+----+------+------+-----+
    |Total                    |                     |        1|  57|  2346|  3344|    0|
    +-------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    +-------------------------------------------+--------------------------------------+---------------------+
    |                  Instance                 |                Module                |      Expression     |
    +-------------------------------------------+--------------------------------------+---------------------+
    |am_addmul_16s_16s_13ns_29_4_1_U120         |am_addmul_16s_16s_13ns_29_4_1         |       (i0 + i1) * i2|
    |am_addmul_16s_16s_13ns_30_4_1_U102         |am_addmul_16s_16s_13ns_30_4_1         |       (i0 + i1) * i2|
    |ama_addmuladd_16s_16s_12s_29s_29_4_1_U122  |ama_addmuladd_16s_16s_12s_29s_29_4_1  |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_12s_30s_30_4_1_U110  |ama_addmuladd_16s_16s_12s_30s_30_4_1  |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121  |ama_addmuladd_16s_16s_8ns_29s_29_4_1  |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106  |ama_addmuladd_16s_16s_8ns_30s_30_4_1  |  i0 + (i1 + i2) * i3|
    |mac_muladd_16s_10s_28s_28_4_1_U101         |mac_muladd_16s_10s_28s_28_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_10s_28s_28_4_1_U104         |mac_muladd_16s_10s_28s_28_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_10s_28s_28_4_1_U112         |mac_muladd_16s_10s_28s_28_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_10s_28s_28_4_1_U119         |mac_muladd_16s_10s_28s_28_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_13ns_27s_29_4_1_U116        |mac_muladd_16s_13ns_27s_29_4_1        |         i0 + i1 * i2|
    |mac_muladd_16s_13ns_27s_30_4_1_U108        |mac_muladd_16s_13ns_27s_30_4_1        |         i0 + i1 * i2|
    |mac_muladd_16s_13ns_28s_29_4_1_U115        |mac_muladd_16s_13ns_28s_29_4_1        |         i0 + i1 * i2|
    |mac_muladd_16s_13ns_28s_30_4_1_U109        |mac_muladd_16s_13ns_28s_30_4_1        |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_24s_29_4_1_U114        |mac_muladd_16s_14ns_24s_29_4_1        |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_24s_30_4_1_U107        |mac_muladd_16s_14ns_24s_30_4_1        |         i0 + i1 * i2|
    |mac_muladd_16s_6ns_24s_24_4_1_U99          |mac_muladd_16s_6ns_24s_24_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_6ns_24s_24_4_1_U103         |mac_muladd_16s_6ns_24s_24_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_6ns_24s_24_4_1_U111         |mac_muladd_16s_6ns_24s_24_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_6ns_24s_24_4_1_U117         |mac_muladd_16s_6ns_24s_24_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_8ns_27s_27_4_1_U100         |mac_muladd_16s_8ns_27s_27_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_8ns_27s_27_4_1_U105         |mac_muladd_16s_8ns_27s_27_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_8ns_27s_27_4_1_U113         |mac_muladd_16s_8ns_27s_27_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_8ns_27s_27_4_1_U118         |mac_muladd_16s_8ns_27s_27_4_1         |         i0 + i1 * i2|
    +-------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_804_p2               |         +|   0|  0|  23|          16|          16|
    |add_ln24_fu_798_p2                 |         +|   0|  0|  16|          16|          16|
    |add_ln66_58_fu_737_p2              |         +|   0|  0|  37|          30|          30|
    |add_ln66_62_fu_879_p2              |         +|   0|  0|  36|          29|          29|
    |add_ln66_66_fu_710_p2              |         +|   0|  0|  37|          30|          30|
    |add_ln66_70_fu_871_p2              |         +|   0|  0|  36|          29|          29|
    |add_ln66_74_fu_683_p2              |         +|   0|  0|  37|          30|          30|
    |add_ln66_78_fu_863_p2              |         +|   0|  0|  36|          29|          29|
    |grp_FIR_filter_fu_188_x_n          |         +|   0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001_grp2    |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_subdone_grp3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1329                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2567                  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 288|         232|         233|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                       | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  463|         89|    1|         89|
    |ap_phi_mux_data_out_load_in_in_phi_fu_178_p8      |    9|          2|   29|         58|
    |ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175  |   14|          3|   29|         87|
    |input_r_TDATA_blk_n                               |    9|          2|    1|          2|
    |mod_value                                         |   20|          4|    2|          8|
    |output_r_TDATA_blk_n                              |    9|          2|    1|          2|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                             |  524|        102|   63|        246|
    +--------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln66_53_reg_1527                              |  29|   0|   29|          0|
    |add_ln66_55_reg_1401                              |  27|   0|   27|          0|
    |add_ln66_56_reg_1356                              |  28|   0|   28|          0|
    |add_ln66_60_reg_1461                              |  27|   0|   27|          0|
    |add_ln66_61_reg_1491                              |  29|   0|   29|          0|
    |add_ln66_63_reg_1391                              |  28|   0|   28|          0|
    |add_ln66_64_reg_1336                              |  27|   0|   27|          0|
    |add_ln66_68_reg_1451                              |  28|   0|   28|          0|
    |add_ln66_69_reg_1486                              |  29|   0|   29|          0|
    |add_ln66_71_reg_1381                              |  24|   0|   24|          0|
    |add_ln66_72_reg_1316                              |  24|   0|   24|          0|
    |add_ln66_76_reg_1441                              |  24|   0|   24|          0|
    |add_ln66_77_reg_1481                              |  29|   0|   29|          0|
    |ap_CS_fsm                                         |  88|   0|   88|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg         |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg_iter0   |   1|   0|    1|          0|
    |ap_block_pp0_stage10_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage11_subdone_grp0_done_reg        |   1|   0|    1|          0|
    |ap_block_pp0_stage11_subdone_grp3_done_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_data_out_load_in_in_reg_175  |  29|   0|   29|          0|
    |ap_phi_reg_pp0_iter1_data_out_load_in_in_reg_175  |  29|   0|   29|          0|
    |grp_FIR_filter_fu_188_ap_start_reg                |   1|   0|    1|          0|
    |mod_value                                         |   2|   0|    2|          0|
    |mod_value_load_reg_1186                           |   2|   0|    2|          0|
    |mod_value_load_reg_1186_pp0_iter1_reg             |   2|   0|    2|          0|
    |mul_ln66_11_reg_1251                              |  28|   0|   28|          0|
    |mul_ln66_13_reg_1200                              |  27|   0|   27|          0|
    |mul_ln66_16_reg_1346                              |  27|   0|   27|          0|
    |mul_ln66_18_reg_1296                              |  28|   0|   28|          0|
    |mul_ln66_1_reg_1266                               |  27|   0|   27|          0|
    |mul_ln66_21_reg_1236                              |  24|   0|   24|          0|
    |mul_ln66_23_reg_1190                              |  24|   0|   24|          0|
    |mul_ln66_26_reg_1326                              |  24|   0|   24|          0|
    |mul_ln66_28_reg_1281                              |  24|   0|   24|          0|
    |mul_ln66_3_reg_1210                               |  28|   0|   28|          0|
    |mul_ln66_6_reg_1366                               |  28|   0|   28|          0|
    |mul_ln66_8_reg_1311                               |  27|   0|   27|          0|
    |p_ZL19H_filter_FIR_dec_40_0                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_40_1                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_40_1_load_reg_1220         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_40_2                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_40_3                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_40_4                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_41_0                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_41_1                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_41_2                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_41_2_load_reg_1256         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_41_3                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_42_0                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_42_1                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_42_2                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_42_2_load_reg_1226         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_42_3                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_43_0                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_43_1                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_43_2                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_43_2_load_reg_1241         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_dec_43_3                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_40_0                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_40_1                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_40_1_load_reg_1511         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_40_2                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_40_3                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_40_4                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_41_0                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_41_0_load_reg_1291         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_41_1                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_41_2                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_41_2_load_reg_1341         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_41_3                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_42_0                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_42_0_load_reg_1276         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_42_1                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_42_2                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_42_2_load_reg_1321         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_42_3                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_43_0                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_43_0_load_reg_1306         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_43_1                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_43_2                       |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_43_2_load_reg_1361         |  16|   0|   16|          0|
    |p_ZL19H_filter_FIR_int_43_3                       |  16|   0|   16|          0|
    |tmp1_i89_reg_1522                                 |  29|   0|   29|          0|
    |x_n_1_reg_1517                                    |  16|   0|   16|          0|
    |x_n_reg_1174                                      |  16|   0|   16|          0|
    |y1_phase1                                         |  15|   0|   15|          0|
    |y1_phase2                                         |  15|   0|   15|          0|
    |y1_phase3                                         |  15|   0|   15|          0|
    |y2                                                |  16|   0|   16|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1670|   0| 1670|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|       FIR_HLS|  return value|
|input_r_TDATA    |   in|   16|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

