/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [22:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [46:0] celloutsig_0_23z;
  wire [16:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = _00_ ? celloutsig_0_5z : celloutsig_0_4z;
  assign celloutsig_0_12z = celloutsig_0_10z ? celloutsig_0_6z[2] : celloutsig_0_10z;
  assign celloutsig_0_18z = celloutsig_0_0z ? celloutsig_0_15z : celloutsig_0_4z;
  assign celloutsig_1_8z = ~(in_data[102] & celloutsig_1_2z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z & celloutsig_0_0z);
  assign celloutsig_0_0z = !(in_data[31] ? in_data[85] : in_data[39]);
  assign celloutsig_0_16z = ~((celloutsig_0_15z | celloutsig_0_5z) & celloutsig_0_8z[2]);
  assign celloutsig_0_9z = ~((celloutsig_0_8z[14] | celloutsig_0_3z[17]) & (celloutsig_0_8z[6] | celloutsig_0_4z));
  assign celloutsig_1_2z = ~((in_data[102] | celloutsig_1_0z) & (in_data[146] | celloutsig_1_1z[1]));
  assign celloutsig_1_6z = ~(in_data[141] ^ celloutsig_1_3z[6]);
  assign celloutsig_0_20z = ~(celloutsig_0_13z[2] ^ celloutsig_0_7z);
  reg [22:0] _13_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _13_ <= 23'h000000;
    else _13_ <= { in_data[57:37], celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_[22:8], _00_, _01_[6:0] } = _13_;
  assign celloutsig_0_23z = { in_data[59:14], celloutsig_0_4z } & { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_19z = { in_data[189:185], celloutsig_1_18z } / { 1'h1, celloutsig_1_12z[3:2], celloutsig_1_17z };
  assign celloutsig_0_19z = celloutsig_0_3z[14:8] / { 1'h1, celloutsig_0_3z[9:5], celloutsig_0_10z };
  assign celloutsig_1_10z = in_data[139:132] && { celloutsig_1_7z[4:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[155:136] && in_data[134:115];
  assign celloutsig_1_5z = ! celloutsig_1_4z[5:2];
  assign celloutsig_1_18z = ! in_data[163:158];
  assign celloutsig_0_28z = celloutsig_0_27z[9:7] * { celloutsig_0_24z[1:0], celloutsig_0_15z };
  assign celloutsig_0_8z = - { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_29z = - { celloutsig_0_8z[11:5], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_9z = & celloutsig_1_7z[7:2];
  assign celloutsig_0_15z = & celloutsig_0_13z;
  assign celloutsig_1_11z = | { celloutsig_1_7z[5:1], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_4z = | celloutsig_0_3z[15:11];
  assign celloutsig_0_10z = | in_data[29:15];
  assign celloutsig_0_22z = | { celloutsig_0_8z[12:7], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_7z & celloutsig_0_4z;
  assign celloutsig_1_17z = celloutsig_1_7z[5:3] >> celloutsig_1_1z[2:0];
  assign celloutsig_0_24z = { celloutsig_0_17z[14:0], celloutsig_0_9z, celloutsig_0_11z } >> { _01_[8], _00_, _01_[6], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_1_4z = celloutsig_1_3z[12:4] >> { in_data[162:156], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_1z[4:1], celloutsig_1_7z, celloutsig_1_7z } >> { in_data[127:119], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_27z = { celloutsig_0_23z[39:27], celloutsig_0_18z } >> in_data[84:71];
  assign celloutsig_1_1z = in_data[143:137] >> in_data[148:142];
  assign celloutsig_1_7z = { celloutsig_1_1z[6:1], celloutsig_1_2z, celloutsig_1_2z } - { in_data[183:180], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_17z = { celloutsig_0_2z[9:5], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_0z } - { celloutsig_0_3z[15:1], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_2z = _01_[21:8] ~^ { in_data[69:58], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[137:124] ~^ { in_data[191:181], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_3z = { _01_[18:8], _00_, _01_[6:0] } ~^ { in_data[53:36], celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z[14:13], celloutsig_0_4z } ~^ { in_data[92:91], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_8z[3], celloutsig_0_5z, celloutsig_0_12z } ~^ celloutsig_0_6z;
  assign _01_[7] = _00_;
  assign { out_data[128], out_data[101:96], out_data[34:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
