- Name: ChkVBTMP108
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:07.774000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:07.574000'
  Results:
  - Proc: Commander
    Result:
      ChkVBTMP108_1: '49'
      ChkVBTMP108_2: 4a
    Time: '2018-05-05 15:19:07.574000'
  Time: '2018-05-05 15:19:07.574000'
- Name: TMP108-resume
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:07.974000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:07.874000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 15:19:07.874000'
  Time: '2018-05-05 15:19:07.874000'
- Name: ChkSi5340
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:08.174000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:08.074000'
  Results:
  - Proc: Commander
    Result:
      ChkSi5340: '77'
    Time: '2018-05-05 15:19:08.074000'
  Time: '2018-05-05 15:19:08.074000'
- Name: ChkLMH1219
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:08.374000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:08.274000'
  Results:
  - Proc: Commander
    Result:
      ChkLMH1219: 1d
    Time: '2018-05-05 15:19:08.274000'
  Time: '2018-05-05 15:19:08.274000'
- Name: ChkClock
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:08.577000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:08.474000'
  Results:
  - Proc: Commander
    Result:
      ChkClock: INFO
    Time: '2018-05-05 15:19:08.474000'
  Time: '2018-05-05 15:19:08.474000'
- Name: ChkFPGA-discover
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:09.777000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:08.677000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-discover: PASS
    Time: '2018-05-05 15:19:08.677000'
  Time: '2018-05-05 15:19:08.677000'
- Name: ChkFPGA-pcie
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:09.977000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:09.877000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-pcie: PASS
    Time: '2018-05-05 15:19:09.877000'
  Time: '2018-05-05 15:19:09.877000'
- Name: ChkFPGA-qspi
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:11.277000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:10.077000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-qspi: []
    Time: '2018-05-05 15:19:10.077000'
  Time: '2018-05-05 15:19:10.077000'
- Name: ChkFPGA-emmc
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:12.578000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:11.377000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-emmc: PASS
    Time: '2018-05-05 15:19:11.377000'
  Time: '2018-05-05 15:19:11.377000'
- Name: ChkFPGA-HDMI1
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:15.778000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:12.678000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI1: []
    Time: '2018-05-05 15:19:12.678000'
  Time: '2018-05-05 15:19:12.678000'
- Name: ChkFPGA-HDMI2
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:18.978000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:15.878000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI2: PASS
    Time: '2018-05-05 15:19:15.878000'
  Time: '2018-05-05 15:19:15.878000'
- Name: ChkFPGA-OneWire
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:22.178000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:19.078000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-OneWire: []
    Time: '2018-05-05 15:19:19.078000'
  Time: '2018-05-05 15:19:19.078000'
- Name: TestDutCompleted
  PostTest:
    Proc: TestDutCompleted
    Time: '2018-05-05 15:19:22.378000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 15:19:22.278000'
  Results:
  - Proc: Dummy
    Result: true
    Time: '2018-05-05 15:19:22.278000'
  Time: '2018-05-05 15:19:22.278000'
