INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Build-My-Own/Digital-Lab/lab-2/ALU_4bits/ALU_4bits.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Build-My-Own/Digital-Lab/lab-2/ALU_4bits/ALU_4bits.srcs/sources_1/new/rca.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Build-My-Own/Digital-Lab/lab-2/ALU_4bits/ALU_4bits.srcs/sim_1/new/rca_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_tb
