initSidebarItems({"struct":[["CMPIRQM_R","Field `CMPIRQM` reader - This bit masks the interrupt by CMPIRQ flag. ‘0’ : Disables ‘1’ : Enables"],["CMPIRQM_W","Field `CMPIRQM` writer - This bit masks the interrupt by CMPIRQ flag. ‘0’ : Disables ‘1’ : Enables"],["CNNIRQM_R","Field `CNNIRQM` reader - This bit masks the interrupt by CNNIRQ flag. ‘0’ : Disables ‘1’ : Enables"],["CNNIRQM_W","Field `CNNIRQM` writer - This bit masks the interrupt by CNNIRQ flag. ‘0’ : Disables ‘1’ : Enables"],["DIRQM_R","Field `DIRQM` reader - This bit masks the interrupt by DIRQ flag. ‘0’ : Disables ‘1’ : Enables"],["DIRQM_W","Field `DIRQM` writer - This bit masks the interrupt by DIRQ flag. ‘0’ : Disables ‘1’ : Enables"],["INTR_USBHOST_MASK_SPEC","Interrupt USB Host Mask Register"],["R","Register `INTR_USBHOST_MASK` reader"],["RSVD_6_R","Field `RSVD_6` reader - N/A"],["RSVD_6_W","Field `RSVD_6` writer - N/A"],["RWKIRQM_R","Field `RWKIRQM` reader - This bit masks the interrupt by RWKIRQ flag. ‘0’ : Disables ‘1’ : Enables"],["RWKIRQM_W","Field `RWKIRQM` writer - This bit masks the interrupt by RWKIRQ flag. ‘0’ : Disables ‘1’ : Enables"],["SOFIRQM_R","Field `SOFIRQM` reader - This bit masks the interrupt by SOF flag. ‘0’ : Disables ‘1’ : Enables"],["SOFIRQM_W","Field `SOFIRQM` writer - This bit masks the interrupt by SOF flag. ‘0’ : Disables ‘1’ : Enables"],["TCANM_R","Field `TCANM` reader - This bit masks the interrupt by TCAN flag. ‘0’ : Disables ‘1’ : Enables"],["TCANM_W","Field `TCANM` writer - This bit masks the interrupt by TCAN flag. ‘0’ : Disables ‘1’ : Enables"],["URIRQM_R","Field `URIRQM` reader - This bit masks the interrupt by URIRQ flag. ‘0’ : Disables ‘1’ : Enables"],["URIRQM_W","Field `URIRQM` writer - This bit masks the interrupt by URIRQ flag. ‘0’ : Disables ‘1’ : Enables"],["W","Register `INTR_USBHOST_MASK` writer"]]});