Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri May 27 22:00:03 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (161)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (257)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (161)
--------------------------
 There are 161 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (257)
--------------------------------------------------
 There are 257 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.151        0.000                      0                  706        0.081        0.000                      0                  706       -0.811       -3.395                       9                   395  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 20.833}       41.666          24.000          
  cEng_5xpixel  {0.000 0.672}        1.344           744.012         
  cEng_pixel    {0.000 3.360}        6.720           148.802         
  cEng_spi      {0.000 23.521}       47.042          21.257          
  clk_feedback  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          39.042        0.000                      0                   30        0.252        0.000                      0                   30       10.833        0.000                       0                    32  
  cEng_5xpixel                                                                                                                                                   -0.811       -3.395                       9                    10  
  cEng_pixel          0.151        0.000                      0                  466        0.103        0.000                      0                  466        2.380        0.000                       0                   249  
  cEng_spi           42.982        0.000                      0                  202        0.081        0.000                      0                  202       23.021        0.000                       0                   102  
  clk_feedback                                                                                                                                                   40.417        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cEng_spi      cEng_pixel          4.213        0.000                      0                    4        0.109        0.000                      0                    4  
cEng_pixel    cEng_spi            3.856        0.000                      0                    4        0.203        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       39.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.042ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 2.148ns (81.720%)  route 0.480ns (18.280%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.758    count_reg[24]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.092 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.092    count_reg[28]_i_1_n_6
    SLICE_X65Y45         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y45         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[29]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 39.042    

Slack (MET) :             39.153ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 2.037ns (80.914%)  route 0.480ns (19.086%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.758 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.758    count_reg[24]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.981 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.981    count_reg[28]_i_1_n_7
    SLICE_X65Y45         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y45         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[28]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 39.153    

Slack (MET) :             39.156ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.978 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.978    count_reg[24]_i_1_n_6
    SLICE_X65Y44         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[25]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                 39.156    

Slack (MET) :             39.177ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.957 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.957    count_reg[24]_i_1_n_4
    SLICE_X65Y44         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[27]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.957    
  -------------------------------------------------------------------
                         slack                                 39.177    

Slack (MET) :             39.251ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.939ns (80.141%)  route 0.480ns (19.859%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.883 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.883    count_reg[24]_i_1_n_5
    SLICE_X65Y44         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[26]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                 39.251    

Slack (MET) :             39.267ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.644 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.644    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.867 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.867    count_reg[24]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[24]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 39.267    

Slack (MET) :             39.270ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.864    count_reg[20]_i_1_n_6
    SLICE_X65Y43         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[21]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                 39.270    

Slack (MET) :             39.291ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.843 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.843    count_reg[20]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[23]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.843    
  -------------------------------------------------------------------
                         slack                                 39.291    

Slack (MET) :             39.365ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.769 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.769    count_reg[20]_i_1_n_5
    SLICE_X65Y43         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[22]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 39.365    

Slack (MET) :             39.381ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.400    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.074 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.074    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.188    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.302    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.416    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.530    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.753 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.753    count_reg[20]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[20]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 39.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[11]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[8]_i_1_n_4
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[15]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[12]_i_1_n_4
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[19]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[16]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.898    count_reg_n_0_[23]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    count_reg[20]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[3]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[0]_i_1_n_4
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[7]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[4]_i_1_n_4
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[12]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[12]_i_1_n_7
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[16]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[16]_i_1_n_7
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.895    count_reg_n_0_[20]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.010 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    count_reg[20]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[8]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[8]_i_1_n_7
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y17   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y44     count_reg[25]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y44     count_reg[26]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y44     count_reg[27]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y45     count_reg[28]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y45     count_reg[29]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y38     count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y38     count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y39     count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y39     count_reg[7]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y44     count_reg[25]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y44     count_reg[25]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y44     count_reg[26]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y44     count_reg[26]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y44     count_reg[27]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y44     count_reg[27]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y45     count_reg[28]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y45     count_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_5xpixel
  To Clock:  cEng_5xpixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.811ns,  Total Violation       -3.395ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_5xpixel
Waveform(ns):       { 0.000 0.672 }
Period(ns):         1.344
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.344       -0.811     BUFGCTRL_X0Y1    MMCM_clockEngine/cEng_5xpixel_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.344       -0.323     OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.344       0.095      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.344       212.016    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 3.390ns (51.958%)  route 3.135ns (48.042%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 15.016 - 6.720 ) 
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.564     8.813    data_cont/cEng_pixel_BUFG
    SLICE_X55Y34         FDRE                                         r  data_cont/gamma_int_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     9.269 r  data_cont/gamma_int_next_reg[0]/Q
                         net (fo=3, routed)           0.586     9.856    data_cont/gamma_int_next_reg[7]_3[0]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.980 r  data_cont/R2_carry_i_4/O
                         net (fo=1, routed)           0.000     9.980    color_filter/S[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.512 r  color_filter/R2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.512    color_filter/R2_carry_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.626    data_cont/CO[0]
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.897 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.860    11.756    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X54Y33         LUT6 (Prop_lut6_I4_O)        0.373    12.129 r  color_filter/i__carry__0_i_8/O
                         net (fo=10, routed)          0.671    12.801    data_cont/gamma_smooth_reg[2][7]_1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.925 r  data_cont/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.925    color_filter/plusOp_carry__0_i_4[0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.177 r  color_filter/R_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.587    13.763    data_cont/plusOp_carry__0[4]
    SLICE_X57Y33         LUT2 (Prop_lut2_I1_O)        0.295    14.058 r  data_cont/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.058    color_filter/gamma_smooth_reg[3][7]_1[0]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.605 r  color_filter/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.431    15.036    color_filter/plusOp[6]
    SLICE_X57Y34         LUT3 (Prop_lut3_I2_O)        0.302    15.338 r  color_filter/gamma_smooth[3][6]_i_1/O
                         net (fo=1, routed)           0.000    15.338    color_filter/gamma_smooth[3][6]_i_1_n_0
    SLICE_X57Y34         FDRE                                         r  color_filter/gamma_smooth_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.447    15.016    color_filter/cEng_pixel_BUFG
    SLICE_X57Y34         FDRE                                         r  color_filter/gamma_smooth_reg[3][6]/C
                         clock pessimism              0.481    15.497    
                         clock uncertainty           -0.038    15.458    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)        0.031    15.489    color_filter/gamma_smooth_reg[3][6]
  -------------------------------------------------------------------
                         required time                         15.489    
                         arrival time                         -15.338    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 1.792ns (27.493%)  route 4.726ns (72.507%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 15.076 - 6.720 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.630     8.879    color_filter/cEng_pixel_BUFG
    SLICE_X62Y33         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.419     9.298 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=21, routed)          0.892    10.191    color_filter/BLUE_O[2]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.514 f  color_filter/dc_bias[3]_i_12__1/O
                         net (fo=1, routed)           0.398    10.911    color_filter/dc_bias[3]_i_12__1_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.326    11.237 r  color_filter/dc_bias[3]_i_3__1/O
                         net (fo=65, routed)          0.838    12.076    color_filter/gamma_smooth_reg[0][7]_1
    SLICE_X63Y31         LUT3 (Prop_lut3_I0_O)        0.124    12.200 r  color_filter/dc_bias[3]_i_31/O
                         net (fo=3, routed)           0.891    13.090    color_filter/dc_bias[3]_i_31_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.214 r  color_filter/dc_bias[2]_i_6__0/O
                         net (fo=12, routed)          0.784    13.999    color_filter/gamma_smooth_reg[0][0]_1
    SLICE_X62Y28         LUT5 (Prop_lut5_I1_O)        0.150    14.149 r  color_filter/dc_bias[2]_i_2__1/O
                         net (fo=1, routed)           0.923    15.071    color_filter/dc_bias[2]_i_2__1_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.326    15.397 r  color_filter/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.397    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_2[2]
    SLICE_X62Y28         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.507    15.076    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X62Y28         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.495    15.571    
                         clock uncertainty           -0.038    15.532    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.031    15.563    dvid_1/TMDS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         15.563    
                         arrival time                         -15.397    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.302ns (50.988%)  route 3.174ns (49.012%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 15.016 - 6.720 ) 
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.564     8.813    data_cont/cEng_pixel_BUFG
    SLICE_X55Y34         FDRE                                         r  data_cont/gamma_int_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     9.269 r  data_cont/gamma_int_next_reg[0]/Q
                         net (fo=3, routed)           0.586     9.856    data_cont/gamma_int_next_reg[7]_3[0]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.980 r  data_cont/R2_carry_i_4/O
                         net (fo=1, routed)           0.000     9.980    color_filter/S[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.512 r  color_filter/R2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.512    color_filter/R2_carry_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.626    data_cont/CO[0]
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.897 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.860    11.756    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X54Y33         LUT6 (Prop_lut6_I4_O)        0.373    12.129 r  color_filter/i__carry__0_i_8/O
                         net (fo=10, routed)          0.491    12.621    data_cont/gamma_smooth_reg[2][7]_1
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.124    12.745 r  data_cont/i__carry__0_i_1__1/O
                         net (fo=1, routed)           0.354    13.099    color_filter/DI[1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    13.546 r  color_filter/R_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.583    14.129    color_filter/R[7]
    SLICE_X57Y33         LUT2 (Prop_lut2_I0_O)        0.307    14.436 r  color_filter/plusOp_carry__0_i_1/O
                         net (fo=1, routed)           0.000    14.436    color_filter/plusOp_carry__0_i_1_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.684 r  color_filter/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.300    14.983    color_filter/plusOp[7]
    SLICE_X57Y34         LUT3 (Prop_lut3_I2_O)        0.306    15.289 r  color_filter/gamma_smooth[3][7]_i_1/O
                         net (fo=1, routed)           0.000    15.289    color_filter/gamma_smooth[3][7]_i_1_n_0
    SLICE_X57Y34         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.447    15.016    color_filter/cEng_pixel_BUFG
    SLICE_X57Y34         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/C
                         clock pessimism              0.481    15.497    
                         clock uncertainty           -0.038    15.458    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)        0.032    15.490    color_filter/gamma_smooth_reg[3][7]
  -------------------------------------------------------------------
                         required time                         15.490    
                         arrival time                         -15.289    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 3.268ns (52.049%)  route 3.011ns (47.951%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 15.016 - 6.720 ) 
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.564     8.813    data_cont/cEng_pixel_BUFG
    SLICE_X55Y34         FDRE                                         r  data_cont/gamma_int_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     9.269 r  data_cont/gamma_int_next_reg[0]/Q
                         net (fo=3, routed)           0.586     9.856    data_cont/gamma_int_next_reg[7]_3[0]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.980 r  data_cont/R2_carry_i_4/O
                         net (fo=1, routed)           0.000     9.980    color_filter/S[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.512 r  color_filter/R2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.512    color_filter/R2_carry_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.626    data_cont/CO[0]
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.897 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.860    11.756    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X54Y33         LUT6 (Prop_lut6_I4_O)        0.373    12.129 r  color_filter/i__carry__0_i_8/O
                         net (fo=10, routed)          0.671    12.801    data_cont/gamma_smooth_reg[2][7]_1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.925 r  data_cont/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.925    color_filter/plusOp_carry__0_i_4[0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.177 r  color_filter/R_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.587    13.763    data_cont/plusOp_carry__0[4]
    SLICE_X57Y33         LUT2 (Prop_lut2_I1_O)        0.295    14.058 r  data_cont/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.058    color_filter/gamma_smooth_reg[3][7]_1[0]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.482 r  color_filter/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.307    14.789    color_filter/plusOp[5]
    SLICE_X56Y34         LUT3 (Prop_lut3_I2_O)        0.303    15.092 r  color_filter/gamma_smooth[3][5]_i_1/O
                         net (fo=1, routed)           0.000    15.092    color_filter/gamma_smooth[3][5]_i_1_n_0
    SLICE_X56Y34         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.447    15.016    color_filter/cEng_pixel_BUFG
    SLICE_X56Y34         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/C
                         clock pessimism              0.481    15.497    
                         clock uncertainty           -0.038    15.458    
    SLICE_X56Y34         FDRE (Setup_fdre_C_D)        0.081    15.539    color_filter/gamma_smooth_reg[3][5]
  -------------------------------------------------------------------
                         required time                         15.539    
                         arrival time                         -15.092    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_red/e_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 1.559ns (26.426%)  route 4.341ns (73.574%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.363ns = ( 15.083 - 6.720 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.630     8.879    color_filter/cEng_pixel_BUFG
    SLICE_X62Y33         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.419     9.298 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=21, routed)          0.892    10.191    color_filter/BLUE_O[2]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.514 f  color_filter/dc_bias[3]_i_12__1/O
                         net (fo=1, routed)           0.398    10.911    color_filter/dc_bias[3]_i_12__1_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.326    11.237 r  color_filter/dc_bias[3]_i_3__1/O
                         net (fo=65, routed)          0.838    12.076    color_filter/gamma_smooth_reg[0][7]_1
    SLICE_X63Y31         LUT3 (Prop_lut3_I0_O)        0.124    12.200 r  color_filter/dc_bias[3]_i_31/O
                         net (fo=3, routed)           0.683    12.883    color_filter/dc_bias[3]_i_31_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I1_O)        0.124    13.007 f  color_filter/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.412    13.419    dvid_1/TMDS_encoder_red/e_reg[9]_1
    SLICE_X63Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.543 r  dvid_1/TMDS_encoder_red/dc_bias[3]_i_6__0/O
                         net (fo=13, routed)          0.791    14.333    color_filter/e_reg[9]
    SLICE_X64Y35         LUT4 (Prop_lut4_I3_O)        0.119    14.452 r  color_filter/TMDS_encoder_red/e[9]_i_1/O
                         net (fo=1, routed)           0.327    14.779    dvid_1/TMDS_encoder_red/e_reg[9]_0
    SLICE_X63Y35         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.514    15.083    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X63Y35         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[9]/C
                         clock pessimism              0.495    15.578    
                         clock uncertainty           -0.038    15.539    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)       -0.312    15.227    dvid_1/TMDS_encoder_red/e_reg[9]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 1.760ns (28.693%)  route 4.374ns (71.307%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.630     8.879    color_filter/cEng_pixel_BUFG
    SLICE_X62Y33         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.419     9.298 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=21, routed)          0.892    10.191    color_filter/BLUE_O[2]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.514 f  color_filter/dc_bias[3]_i_12__1/O
                         net (fo=1, routed)           0.398    10.911    color_filter/dc_bias[3]_i_12__1_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.326    11.237 r  color_filter/dc_bias[3]_i_3__1/O
                         net (fo=65, routed)          0.838    12.076    color_filter/gamma_smooth_reg[0][7]_1
    SLICE_X63Y31         LUT3 (Prop_lut3_I0_O)        0.124    12.200 r  color_filter/dc_bias[3]_i_31/O
                         net (fo=3, routed)           0.891    13.090    color_filter/dc_bias[3]_i_31_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.214 r  color_filter/dc_bias[2]_i_6__0/O
                         net (fo=12, routed)          0.922    14.136    color_filter/gamma_smooth_reg[0][0]_1
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.118    14.254 r  color_filter/dc_bias[1]_i_3__0/O
                         net (fo=1, routed)           0.433    14.687    color_filter/dc_bias[1]_i_3__0_n_0
    SLICE_X65Y29         LUT5 (Prop_lut5_I2_O)        0.326    15.013 r  color_filter/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    15.013    dvid_1/TMDS_encoder_red/dc_bias_reg[3]_3[1]
    SLICE_X65Y29         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.508    15.077    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X65Y29         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.495    15.572    
                         clock uncertainty           -0.038    15.533    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.031    15.564    dvid_1/TMDS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            color_filter/gamma_smooth_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 3.087ns (50.693%)  route 3.003ns (49.307%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 15.016 - 6.720 ) 
    Source Clock Delay      (SCD):    8.813ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.564     8.813    data_cont/cEng_pixel_BUFG
    SLICE_X55Y34         FDRE                                         r  data_cont/gamma_int_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.456     9.269 r  data_cont/gamma_int_next_reg[0]/Q
                         net (fo=3, routed)           0.586     9.856    data_cont/gamma_int_next_reg[7]_3[0]
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.980 r  data_cont/R2_carry_i_4/O
                         net (fo=1, routed)           0.000     9.980    color_filter/S[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.512 r  color_filter/R2_carry/CO[3]
                         net (fo=1, routed)           0.000    10.512    color_filter/R2_carry_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.626 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.626    data_cont/CO[0]
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.897 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.860    11.756    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X54Y33         LUT6 (Prop_lut6_I4_O)        0.373    12.129 r  color_filter/i__carry__0_i_8/O
                         net (fo=10, routed)          0.671    12.801    data_cont/gamma_smooth_reg[2][7]_1
    SLICE_X56Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.925 r  data_cont/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    12.925    color_filter/plusOp_carry__0_i_4[0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.177 r  color_filter/R_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.587    13.763    data_cont/plusOp_carry__0[4]
    SLICE_X57Y33         LUT2 (Prop_lut2_I1_O)        0.295    14.058 r  data_cont/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.058    color_filter/gamma_smooth_reg[3][7]_1[0]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.305 r  color_filter/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.299    14.604    color_filter/plusOp[4]
    SLICE_X57Y34         LUT3 (Prop_lut3_I2_O)        0.299    14.903 r  color_filter/gamma_smooth[3][4]_i_1/O
                         net (fo=1, routed)           0.000    14.903    color_filter/gamma_smooth[3][4]_i_1_n_0
    SLICE_X57Y34         FDRE                                         r  color_filter/gamma_smooth_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.447    15.016    color_filter/cEng_pixel_BUFG
    SLICE_X57Y34         FDRE                                         r  color_filter/gamma_smooth_reg[3][4]/C
                         clock pessimism              0.481    15.497    
                         clock uncertainty           -0.038    15.458    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)        0.029    15.487    color_filter/gamma_smooth_reg[3][4]
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 1.564ns (25.848%)  route 4.487ns (74.152%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 15.076 - 6.720 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.630     8.879    color_filter/cEng_pixel_BUFG
    SLICE_X62Y33         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.419     9.298 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=21, routed)          0.892    10.191    color_filter/BLUE_O[2]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.514 f  color_filter/dc_bias[3]_i_12__1/O
                         net (fo=1, routed)           0.398    10.911    color_filter/dc_bias[3]_i_12__1_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.326    11.237 r  color_filter/dc_bias[3]_i_3__1/O
                         net (fo=65, routed)          0.838    12.076    color_filter/gamma_smooth_reg[0][7]_1
    SLICE_X63Y31         LUT3 (Prop_lut3_I0_O)        0.124    12.200 r  color_filter/dc_bias[3]_i_31/O
                         net (fo=3, routed)           0.891    13.090    color_filter/dc_bias[3]_i_31_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.214 r  color_filter/dc_bias[2]_i_6__0/O
                         net (fo=12, routed)          0.820    14.034    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_2
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.158 r  dvid_1/TMDS_encoder_blue/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.648    14.806    color_filter/dc_bias_reg[3]_1
    SLICE_X58Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.930 r  color_filter/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    14.930    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_4[3]
    SLICE_X58Y29         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.507    15.076    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X58Y29         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.481    15.557    
                         clock uncertainty           -0.038    15.518    
    SLICE_X58Y29         FDRE (Setup_fdre_C_D)        0.029    15.547    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.547    
                         arrival time                         -14.930    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.794ns (30.053%)  route 4.176ns (69.947%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 15.076 - 6.720 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.630     8.879    color_filter/cEng_pixel_BUFG
    SLICE_X62Y33         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.419     9.298 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=21, routed)          0.892    10.191    color_filter/BLUE_O[2]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.514 f  color_filter/dc_bias[3]_i_12__1/O
                         net (fo=1, routed)           0.398    10.911    color_filter/dc_bias[3]_i_12__1_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.326    11.237 r  color_filter/dc_bias[3]_i_3__1/O
                         net (fo=65, routed)          0.592    11.829    color_filter/gamma_smooth_reg[0][7]_1
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.953 r  color_filter/dc_bias[3]_i_18/O
                         net (fo=34, routed)          1.077    13.031    color_filter/gamma_smooth_reg[0][5]_1
    SLICE_X63Y28         LUT5 (Prop_lut5_I0_O)        0.152    13.183 r  color_filter/dc_bias[3]_i_9__1/O
                         net (fo=1, routed)           0.583    13.766    color_filter/dc_bias[3]_i_9__1_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I2_O)        0.326    14.092 r  color_filter/dc_bias[3]_i_2__0/O
                         net (fo=1, routed)           0.633    14.725    color_filter/dc_bias[3]_i_2__0_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124    14.849 r  color_filter/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.849    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_2[3]
    SLICE_X61Y29         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.507    15.076    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X61Y29         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.481    15.557    
                         clock uncertainty           -0.038    15.518    
    SLICE_X61Y29         FDRE (Setup_fdre_C_D)        0.029    15.547    dvid_1/TMDS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.547    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.794ns (30.250%)  route 4.136ns (69.750%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.077 - 6.720 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.038ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.030ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.630     8.879    color_filter/cEng_pixel_BUFG
    SLICE_X62Y33         FDRE                                         r  color_filter/gamma_smooth_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.419     9.298 r  color_filter/gamma_smooth_reg[0][2]/Q
                         net (fo=21, routed)          0.892    10.191    color_filter/BLUE_O[2]
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.323    10.514 f  color_filter/dc_bias[3]_i_12__1/O
                         net (fo=1, routed)           0.398    10.911    color_filter/dc_bias[3]_i_12__1_n_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I3_O)        0.326    11.237 r  color_filter/dc_bias[3]_i_3__1/O
                         net (fo=65, routed)          0.592    11.829    color_filter/gamma_smooth_reg[0][7]_1
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124    11.953 r  color_filter/dc_bias[3]_i_18/O
                         net (fo=34, routed)          1.095    13.048    color_filter/gamma_smooth_reg[0][5]_1
    SLICE_X61Y32         LUT5 (Prop_lut5_I2_O)        0.152    13.200 r  color_filter/dc_bias[2]_i_7/O
                         net (fo=1, routed)           0.727    13.927    color_filter/dc_bias[2]_i_7_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I1_O)        0.326    14.253 r  color_filter/dc_bias[2]_i_2__0/O
                         net (fo=1, routed)           0.433    14.686    color_filter/dc_bias[2]_i_2__0_n_0
    SLICE_X61Y31         LUT5 (Prop_lut5_I0_O)        0.124    14.810 r  color_filter/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    14.810    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_4[2]
    SLICE_X61Y31         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.508    15.077    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X61Y31         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.481    15.558    
                         clock uncertainty           -0.038    15.519    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)        0.029    15.548    dvid_1/TMDS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  0.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[0][hCounter][4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][hCounter][3]/Q
                         net (fo=6, routed)           0.120     3.021    Inst_vga_gen/queue_reg[0][hCounter][3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.181 r  Inst_vga_gen/queue_reg[0][hCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.182    Inst_vga_gen/queue_reg[0][hCounter][0]_i_2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.236 r  Inst_vga_gen/queue_reg[0][hCounter][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.236    Inst_vga_gen/queue_reg[0][hCounter][4]_i_1_n_7
    SLICE_X61Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][4]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     3.133    Inst_vga_gen/queue_reg[0][hCounter][4]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.047%)  route 0.131ns (26.953%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][vCounter][3]/Q
                         net (fo=6, routed)           0.130     3.031    Inst_vga_gen/queue_reg[0][vCounter][3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.191 r  Inst_vga_gen/queue_reg[0][vCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.192    Inst_vga_gen/queue_reg[0][vCounter][0]_i_2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.246 r  Inst_vga_gen/queue_reg[0][vCounter][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.246    Inst_vga_gen/queue_reg[0][vCounter][4]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][4]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     3.133    Inst_vga_gen/queue_reg[0][vCounter][4]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[0][hCounter][6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][hCounter][3]/Q
                         net (fo=6, routed)           0.120     3.021    Inst_vga_gen/queue_reg[0][hCounter][3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.181 r  Inst_vga_gen/queue_reg[0][hCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.182    Inst_vga_gen/queue_reg[0][hCounter][0]_i_2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.247 r  Inst_vga_gen/queue_reg[0][hCounter][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.247    Inst_vga_gen/queue_reg[0][hCounter][4]_i_1_n_5
    SLICE_X61Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][6]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     3.133    Inst_vga_gen/queue_reg[0][hCounter][6]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.366ns (73.643%)  route 0.131ns (26.357%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][vCounter][3]/Q
                         net (fo=6, routed)           0.130     3.031    Inst_vga_gen/queue_reg[0][vCounter][3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.191 r  Inst_vga_gen/queue_reg[0][vCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.192    Inst_vga_gen/queue_reg[0][vCounter][0]_i_2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.257 r  Inst_vga_gen/queue_reg[0][vCounter][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.257    Inst_vga_gen/queue_reg[0][vCounter][4]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][6]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     3.133    Inst_vga_gen/queue_reg[0][vCounter][6]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[0][hCounter][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][hCounter][3]/Q
                         net (fo=6, routed)           0.120     3.021    Inst_vga_gen/queue_reg[0][hCounter][3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.181 r  Inst_vga_gen/queue_reg[0][hCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.182    Inst_vga_gen/queue_reg[0][hCounter][0]_i_2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.272 r  Inst_vga_gen/queue_reg[0][hCounter][4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.272    Inst_vga_gen/queue_reg[0][hCounter][4]_i_1_n_6
    SLICE_X61Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][5]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     3.133    Inst_vga_gen/queue_reg[0][hCounter][5]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[0][hCounter][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][hCounter][3]/Q
                         net (fo=6, routed)           0.120     3.021    Inst_vga_gen/queue_reg[0][hCounter][3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.181 r  Inst_vga_gen/queue_reg[0][hCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.182    Inst_vga_gen/queue_reg[0][hCounter][0]_i_2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.272 r  Inst_vga_gen/queue_reg[0][hCounter][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.272    Inst_vga_gen/queue_reg[0][hCounter][4]_i_1_n_4
    SLICE_X61Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][7]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     3.133    Inst_vga_gen/queue_reg[0][hCounter][7]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[0][hCounter][8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][hCounter][3]/Q
                         net (fo=6, routed)           0.120     3.021    Inst_vga_gen/queue_reg[0][hCounter][3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.181 r  Inst_vga_gen/queue_reg[0][hCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.182    Inst_vga_gen/queue_reg[0][hCounter][0]_i_2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.221 r  Inst_vga_gen/queue_reg[0][hCounter][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.221    Inst_vga_gen/queue_reg[0][hCounter][4]_i_1_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.275 r  Inst_vga_gen/queue_reg[0][hCounter][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.275    Inst_vga_gen/queue_reg[0][hCounter][8]_i_1_n_7
    SLICE_X61Y51         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X61Y51         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][8]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     3.133    Inst_vga_gen/queue_reg[0][hCounter][8]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.905%)  route 0.131ns (25.095%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][vCounter][3]/Q
                         net (fo=6, routed)           0.130     3.031    Inst_vga_gen/queue_reg[0][vCounter][3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.191 r  Inst_vga_gen/queue_reg[0][vCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.192    Inst_vga_gen/queue_reg[0][vCounter][0]_i_2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.282 r  Inst_vga_gen/queue_reg[0][vCounter][4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.282    Inst_vga_gen/queue_reg[0][vCounter][4]_i_1_n_6
    SLICE_X59Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][5]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     3.133    Inst_vga_gen/queue_reg[0][vCounter][5]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.905%)  route 0.131ns (25.095%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][vCounter][3]/Q
                         net (fo=6, routed)           0.130     3.031    Inst_vga_gen/queue_reg[0][vCounter][3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.191 r  Inst_vga_gen/queue_reg[0][vCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.192    Inst_vga_gen/queue_reg[0][vCounter][0]_i_2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.282 r  Inst_vga_gen/queue_reg[0][vCounter][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.282    Inst_vga_gen/queue_reg[0][vCounter][4]_i_1_n_4
    SLICE_X59Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y50         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][7]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     3.133    Inst_vga_gen/queue_reg[0][vCounter][7]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            Inst_vga_gen/queue_reg[0][vCounter][8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.394ns (75.049%)  route 0.131ns (24.951%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.595     2.760    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y49         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  Inst_vga_gen/queue_reg[0][vCounter][3]/Q
                         net (fo=6, routed)           0.130     3.031    Inst_vga_gen/queue_reg[0][vCounter][3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.191 r  Inst_vga_gen/queue_reg[0][vCounter][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.192    Inst_vga_gen/queue_reg[0][vCounter][0]_i_2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.231 r  Inst_vga_gen/queue_reg[0][vCounter][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.231    Inst_vga_gen/queue_reg[0][vCounter][4]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.285 r  Inst_vga_gen/queue_reg[0][vCounter][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.285    Inst_vga_gen/queue_reg[0][vCounter][8]_i_1_n_7
    SLICE_X59Y51         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.863     3.599    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X59Y51         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][8]/C
                         clock pessimism             -0.571     3.028    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     3.133    Inst_vga_gen/queue_reg[0][vCounter][8]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_pixel
Waveform(ns):       { 0.000 3.360 }
Period(ns):         6.720
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.720       4.144      RAMB36_X0Y0      fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.720       4.565      BUFGCTRL_X0Y0    cEng_pixel_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.720       5.053      OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.720       206.640    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.360       2.860      SLICE_X61Y50     Inst_vga_gen/queue_reg[0][hCounter][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.360       2.860      SLICE_X61Y50     Inst_vga_gen/queue_reg[0][hCounter][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.360       2.860      SLICE_X61Y50     Inst_vga_gen/queue_reg[0][hCounter][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.360       2.860      SLICE_X61Y51     Inst_vga_gen/queue_reg[0][hCounter][8]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.360       2.380      SLICE_X60Y40     Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.360       2.860      SLICE_X61Y50     Inst_vga_gen/queue_reg[0][hCounter][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.360       2.860      SLICE_X61Y50     Inst_vga_gen/queue_reg[0][hCounter][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.360       2.860      SLICE_X61Y50     Inst_vga_gen/queue_reg[0][hCounter][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.360       2.860      SLICE_X61Y51     Inst_vga_gen/queue_reg[0][hCounter][8]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_spi
  To Clock:  cEng_spi

Setup :            0  Failing Endpoints,  Worst Slack       42.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.982ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.773ns (22.572%)  route 2.652ns (77.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 55.384 - 47.042 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    spi_top/CLK
    SLICE_X6Y0           FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.952    10.316    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.295    10.611 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.699    12.310    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.494    55.384    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.865    
                         clock uncertainty           -0.041    55.824    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    55.292    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.292    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                 42.982    

Slack (MET) :             42.982ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.773ns (22.572%)  route 2.652ns (77.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 55.384 - 47.042 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    spi_top/CLK
    SLICE_X6Y0           FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.952    10.316    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.295    10.611 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.699    12.310    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.494    55.384    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.865    
                         clock uncertainty           -0.041    55.824    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    55.292    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.292    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                 42.982    

Slack (MET) :             43.098ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.773ns (23.365%)  route 2.535ns (76.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 55.384 - 47.042 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    spi_top/CLK
    SLICE_X6Y0           FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.952    10.316    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.295    10.611 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.583    12.194    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.494    55.384    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.865    
                         clock uncertainty           -0.041    55.824    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    55.292    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.292    
                         arrival time                         -12.194    
  -------------------------------------------------------------------
                         slack                                 43.098    

Slack (MET) :             43.299ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.773ns (24.872%)  route 2.335ns (75.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 55.384 - 47.042 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    spi_top/CLK
    SLICE_X6Y0           FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.952    10.316    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.295    10.611 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.383    11.993    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.494    55.384    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.865    
                         clock uncertainty           -0.041    55.824    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    55.292    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.292    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                 43.299    

Slack (MET) :             43.395ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.773ns (25.668%)  route 2.239ns (74.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 55.384 - 47.042 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    spi_top/CLK
    SLICE_X6Y0           FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.952    10.316    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.295    10.611 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.286    11.897    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.494    55.384    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.865    
                         clock uncertainty           -0.041    55.824    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    55.292    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.292    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                 43.395    

Slack (MET) :             43.395ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.773ns (25.668%)  route 2.239ns (74.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 55.384 - 47.042 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    spi_top/CLK
    SLICE_X6Y0           FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.952    10.316    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.295    10.611 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.286    11.897    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.494    55.384    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.865    
                         clock uncertainty           -0.041    55.824    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    55.292    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.292    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                 43.395    

Slack (MET) :             43.751ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.773ns (28.163%)  route 1.972ns (71.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 55.384 - 47.042 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    spi_top/CLK
    SLICE_X6Y0           FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.952    10.316    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.295    10.611 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.019    11.630    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.494    55.384    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.865    
                         clock uncertainty           -0.041    55.824    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    55.381    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.381    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                 43.751    

Slack (MET) :             43.780ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.773ns (29.434%)  route 1.853ns (70.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 55.384 - 47.042 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    spi_top/CLK
    SLICE_X6Y0           FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.952    10.316    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.295    10.611 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.901    11.512    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.494    55.384    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.865    
                         clock uncertainty           -0.041    55.824    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    55.292    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.292    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                 43.780    

Slack (MET) :             43.877ns  (required time - arrival time)
  Source:                 spi_top/WREN_O_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.773ns (30.554%)  route 1.757ns (69.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.342ns = ( 55.384 - 47.042 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    spi_top/CLK
    SLICE_X6Y0           FDRE                                         r  spi_top/WREN_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  spi_top/WREN_O_reg/Q
                         net (fo=2, routed)           0.952    10.316    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X4Y0           LUT4 (Prop_lut4_I0_O)        0.295    10.611 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.805    11.415    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.494    55.384    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    55.865    
                         clock uncertainty           -0.041    55.824    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    55.292    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         55.292    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                 43.877    

Slack (MET) :             44.158ns  (required time - arrival time)
  Source:                 spi_top/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            spi_top/SPIDATA_O_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            47.042ns  (cEng_spi rise@47.042ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.642ns (24.573%)  route 1.971ns (75.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 55.408 - 47.042 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.041ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    spi_top/CLK
    SLICE_X6Y0           FDRE                                         r  spi_top/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     9.403 r  spi_top/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.818    10.222    spi_top/rx_module/FSM_onehot_state_reg[2]_3
    SLICE_X6Y0           LUT2 (Prop_lut2_I0_O)        0.124    10.346 r  spi_top/rx_module/SPIDATA_O[63]_i_1/O
                         net (fo=64, routed)          1.152    11.498    spi_top/rx_module_n_0
    SLICE_X7Y4           FDRE                                         r  spi_top/SPIDATA_O_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.517    55.408    spi_top/CLK
    SLICE_X7Y4           FDRE                                         r  spi_top/SPIDATA_O_reg[11]/C
                         clock pessimism              0.494    55.902    
                         clock uncertainty           -0.041    55.861    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.205    55.656    spi_top/SPIDATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                         55.656    
                         arrival time                         -11.498    
  -------------------------------------------------------------------
                         slack                                 44.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.900%)  route 0.288ns (67.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    spi_top/CLK
    SLICE_X7Y2           FDRE                                         r  spi_top/SPIDATA_O_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     2.900 r  spi_top/SPIDATA_O_reg[13]/Q
                         net (fo=1, routed)           0.288     3.187    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.879     3.616    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.810    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[13])
                                                      0.296     3.106    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.106    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.987%)  route 0.300ns (68.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.593     2.758    spi_top/CLK
    SLICE_X5Y5           FDRE                                         r  spi_top/SPIDATA_O_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     2.899 r  spi_top/SPIDATA_O_reg[21]/Q
                         net (fo=1, routed)           0.300     3.199    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.879     3.616    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.810    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.296     3.106    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.106    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.664%)  route 0.264ns (67.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    spi_top/CLK
    SLICE_X5Y2           FDRE                                         r  spi_top/SPIDATA_O_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.128     2.887 r  spi_top/SPIDATA_O_reg[28]/Q
                         net (fo=1, routed)           0.264     3.151    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.879     3.616    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.810    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.243     3.053    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.596     2.761    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X3Y0           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     2.902 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.958    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X3Y0           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.867     3.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X3Y0           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.842     2.761    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.075     2.836    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.836    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.099%)  route 0.317ns (65.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.593     2.758    spi_top/CLK
    SLICE_X6Y3           FDRE                                         r  spi_top/SPIDATA_O_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164     2.922 r  spi_top/SPIDATA_O_reg[16]/Q
                         net (fo=1, routed)           0.317     3.239    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.879     3.616    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.810    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     3.106    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.106    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.496%)  route 0.306ns (70.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    spi_top/CLK
    SLICE_X5Y2           FDRE                                         r  spi_top/SPIDATA_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.128     2.887 r  spi_top/SPIDATA_O_reg[8]/Q
                         net (fo=1, routed)           0.306     3.193    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.879     3.616    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.810    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[8])
                                                      0.243     3.053    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.197%)  route 0.310ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    spi_top/CLK
    SLICE_X5Y2           FDRE                                         r  spi_top/SPIDATA_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.128     2.887 r  spi_top/SPIDATA_O_reg[7]/Q
                         net (fo=1, routed)           0.310     3.197    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.879     3.616    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.810    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.243     3.053    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.140%)  route 0.311ns (70.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    spi_top/CLK
    SLICE_X7Y2           FDRE                                         r  spi_top/SPIDATA_O_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.128     2.887 r  spi_top/SPIDATA_O_reg[32]/Q
                         net (fo=1, routed)           0.311     3.198    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[32]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.879     3.616    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.810    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.243     3.053    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.010%)  route 0.313ns (70.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    spi_top/CLK
    SLICE_X7Y2           FDRE                                         r  spi_top/SPIDATA_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.128     2.887 r  spi_top/SPIDATA_O_reg[4]/Q
                         net (fo=1, routed)           0.313     3.200    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.879     3.616    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.810    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.243     3.053    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.326%)  route 0.357ns (71.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    spi_top/CLK
    SLICE_X5Y2           FDRE                                         r  spi_top/SPIDATA_O_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     2.900 r  spi_top/SPIDATA_O_reg[24]/Q
                         net (fo=1, routed)           0.357     3.257    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.879     3.616    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.810    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.296     3.106    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.106    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_spi
Waveform(ns):       { 0.000 23.521 }
Period(ns):         47.042
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         47.042      44.466     RAMB36_X0Y0      fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         47.042      44.887     BUFGCTRL_X0Y2    cEng_spi_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         47.042      45.793     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X0Y0       fifo/reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X4Y1       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X4Y0       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X6Y1       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X10Y1      spi_top/SPIDATA_O_reg[52]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X8Y3       spi_top/SPIDATA_O_reg[53]/C
Min Period        n/a     FDRE/C              n/a            1.000         47.042      46.042     SLICE_X8Y1       spi_top/SPIDATA_O_reg[54]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       47.042      166.318    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X4Y1       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X4Y0       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X6Y1       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X5Y2       spi_top/SPIDATA_O_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X5Y2       spi_top/SPIDATA_O_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X6Y0       spi_top/WREN_O_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X4Y1       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X4Y1       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X4Y1       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X4Y1       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X0Y0       fifo/reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X8Y3       spi_top/SPIDATA_O_reg[53]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X8Y3       spi_top/SPIDATA_O_reg[55]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X8Y5       spi_top/SPIDATA_O_reg[57]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X11Y4      spi_top/SPIDATA_O_reg[61]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X8Y5       spi_top/SPIDATA_O_reg[63]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X1Y1       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X0Y2       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X0Y2       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.521      23.021     SLICE_X1Y0       fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cEng_spi
  To Clock:  cEng_pixel

Setup :            0  Failing Endpoints,  Worst Slack        4.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.478ns (24.801%)  route 1.449ns (75.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.087 - 6.720 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           1.449    10.813    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.518    15.087    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.316    15.402    
                         clock uncertainty           -0.161    15.241    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.216    15.025    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.518ns (26.206%)  route 1.459ns (73.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.087 - 6.720 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     9.403 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           1.459    10.862    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.518    15.087    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.316    15.402    
                         clock uncertainty           -0.161    15.241    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.016    15.225    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.518ns (26.537%)  route 1.434ns (73.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.087 - 6.720 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     9.403 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           1.434    10.837    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.518    15.087    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.316    15.402    
                         clock uncertainty           -0.161    15.241    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.028    15.213    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_pixel rise@6.720ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.478ns (34.957%)  route 0.889ns (65.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 15.087 - 6.720 ) 
    Source Clock Delay      (SCD):    8.885ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.636     8.885    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478     9.363 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=3, routed)           0.889    10.253    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.720     6.720 r  
    A16                                               0.000     6.720 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.720    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.107 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.262    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.353 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.813    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.896 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.478    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.569 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.518    15.087    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.316    15.402    
                         clock uncertainty           -0.161    15.241    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.205    15.036    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  4.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.148ns (24.816%)  route 0.448ns (75.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148     2.907 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=3, routed)           0.448     3.355    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.865     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.161     3.238    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.009     3.247    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.164ns (19.976%)  route 0.657ns (80.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     2.923 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           0.657     3.580    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.865     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.161     3.238    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.063     3.301    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.301    
                         arrival time                           3.580    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.164ns (18.924%)  route 0.703ns (81.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     2.923 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           0.703     3.625    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.865     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.161     3.238    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.060     3.298    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.148ns (17.759%)  route 0.685ns (82.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.594     2.759    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X6Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.148     2.907 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           0.685     3.592    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.865     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X6Y2           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.161     3.238    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)        -0.001     3.237    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_spi

Setup :            0  Failing Endpoints,  Worst Slack        3.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        2.267ns  (logic 0.419ns (18.483%)  route 1.848ns (81.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 55.409 - 47.042 ) 
    Source Clock Delay      (SCD):    8.888ns = ( 49.210 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.639    49.210    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419    49.629 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           1.848    51.477    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.518    55.409    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.316    55.724    
                         clock uncertainty           -0.161    55.563    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.230    55.333    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         55.333    
                         arrival time                         -51.477    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        2.214ns  (logic 0.456ns (20.598%)  route 1.758ns (79.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 55.409 - 47.042 ) 
    Source Clock Delay      (SCD):    8.888ns = ( 49.210 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.639    49.210    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456    49.666 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           1.758    51.424    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.518    55.409    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.316    55.724    
                         clock uncertainty           -0.161    55.563    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.047    55.516    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         55.516    
                         arrival time                         -51.424    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        1.921ns  (logic 0.419ns (21.813%)  route 1.502ns (78.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 55.409 - 47.042 ) 
    Source Clock Delay      (SCD):    8.888ns = ( 49.210 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.639    49.210    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.419    49.629 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=6, routed)           1.502    51.131    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.518    55.409    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.316    55.724    
                         clock uncertainty           -0.161    55.563    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.256    55.307    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         55.307    
                         arrival time                         -51.131    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.720ns  (cEng_spi rise@47.042ns - cEng_pixel rise@40.322ns)
  Data Path Delay:        1.929ns  (logic 0.456ns (23.641%)  route 1.473ns (76.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 55.409 - 47.042 ) 
    Source Clock Delay      (SCD):    8.888ns = ( 49.210 - 40.322 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     40.322    40.322 r  
    A16                                               0.000    40.322 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    40.322    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    41.779 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    44.052    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    44.148 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    45.726    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    45.814 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    47.475    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.571 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         1.639    49.210    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456    49.666 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           1.473    51.139    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                     47.042    47.042 r  
    A16                                               0.000    47.042 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    47.042    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    48.429 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    50.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    50.675 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    52.135    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    52.218 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    53.799    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.890 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.518    55.409    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.316    55.724    
                         clock uncertainty           -0.161    55.563    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.061    55.502    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         55.502    
                         arrival time                         -51.139    
  -------------------------------------------------------------------
                         slack                                  4.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.803%)  route 0.609ns (81.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.596     2.761    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     2.902 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           0.609     3.511    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.865     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.161     3.238    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.070     3.308    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.128ns (17.610%)  route 0.599ns (82.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.596     2.761    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.128     2.889 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=6, routed)           0.599     3.488    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.865     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.161     3.238    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.012     3.250    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.612%)  route 0.708ns (83.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.596     2.761    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     2.902 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           0.708     3.610    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.865     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.161     3.238    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.075     3.313    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.360ns period=6.720ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@23.521ns period=47.042ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.128ns (14.597%)  route 0.749ns (85.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.042ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=247, routed)         0.596     2.761    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.128     2.889 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           0.749     3.638    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.865     3.601    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X4Y1           FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.161     3.238    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.019     3.257    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.381    





