$date
	Wed Oct 31 00:44:23 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testlshift $end
$scope module dut $end
$var wire 26 ! immediate [25:0] $end
$var wire 28 " lshifted [27:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#100
$dumpvars
b100 "
b1 !
$end
#110
b10100 "
b101 !
#120
b1110101000 "
b11101010 !
#130
b11110101111000 "
b111101011110 !
#140
