{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1454022360482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1454022360493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 15:06:00 2016 " "Processing started: Thu Jan 28 15:06:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1454022360493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454022360493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LatchExample -c LatchExample " "Command: quartus_map --read_settings_files=on --write_settings_files=off LatchExample -c LatchExample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454022360493 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Analysis & Synthesis" 0 -1 1454022361065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/shenz/Desktop/P2/BCDto7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454022372266 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "BCDto7seg.vhd" "" { Text "C:/Users/shenz/Desktop/P2/BCDto7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454022372266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454022372266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchexample.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latchexample.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LatchExample " "Found entity 1: LatchExample" {  } { { "LatchExample.bdf" "" { Schematic "C:/Users/shenz/Desktop/P2/LatchExample.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454022372268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454022372268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-a " "Found design unit 1: add_sub-a" {  } { { "add_sub.vhd" "" { Text "C:/Users/shenz/Desktop/P2/add_sub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454022372269 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.vhd" "" { Text "C:/Users/shenz/Desktop/P2/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454022372269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454022372269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_addsub-a " "Found design unit 1: bcd_addsub-a" {  } { { "bcd_addsub.vhd" "" { Text "C:/Users/shenz/Desktop/P2/bcd_addsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454022372271 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_addsub " "Found entity 1: bcd_addsub" {  } { { "bcd_addsub.vhd" "" { Text "C:/Users/shenz/Desktop/P2/bcd_addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454022372271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454022372271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LatchExample " "Elaborating entity \"LatchExample\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1454022372311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_addsub bcd_addsub:inst2 " "Elaborating entity \"bcd_addsub\" for hierarchy \"bcd_addsub:inst2\"" {  } { { "LatchExample.bdf" "inst2" { Schematic "C:/Users/shenz/Desktop/P2/LatchExample.bdf" { { 832 712 888 944 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454022372326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:U01 " "Elaborating entity \"74374b\" for hierarchy \"74374b:U01\"" {  } { { "LatchExample.bdf" "U01" { Schematic "C:/Users/shenz/Desktop/P2/LatchExample.bdf" { { -80 360 496 0 "U01" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454022372342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:U01 " "Elaborated megafunction instantiation \"74374b:U01\"" {  } { { "LatchExample.bdf" "" { Schematic "C:/Users/shenz/Desktop/P2/LatchExample.bdf" { { -80 360 496 0 "U01" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454022372343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:U09 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:U09\"" {  } { { "LatchExample.bdf" "U09" { Schematic "C:/Users/shenz/Desktop/P2/LatchExample.bdf" { { 400 888 1096 480 "U09" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454022372345 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U02\|49 " "Converted tri-state buffer \"74374b:U02\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U02\|48 " "Converted tri-state buffer \"74374b:U02\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U02\|47 " "Converted tri-state buffer \"74374b:U02\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U02\|46 " "Converted tri-state buffer \"74374b:U02\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U02\|45 " "Converted tri-state buffer \"74374b:U02\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U02\|44 " "Converted tri-state buffer \"74374b:U02\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U02\|43 " "Converted tri-state buffer \"74374b:U02\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U02\|41 " "Converted tri-state buffer \"74374b:U02\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U01\|49 " "Converted tri-state buffer \"74374b:U01\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U01\|48 " "Converted tri-state buffer \"74374b:U01\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U01\|47 " "Converted tri-state buffer \"74374b:U01\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U01\|46 " "Converted tri-state buffer \"74374b:U01\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U01\|45 " "Converted tri-state buffer \"74374b:U01\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U01\|44 " "Converted tri-state buffer \"74374b:U01\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U01\|43 " "Converted tri-state buffer \"74374b:U01\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:U01\|41 " "Converted tri-state buffer \"74374b:U01\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/altera_lite/15.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1454022372754 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "Analysis & Synthesis" 0 -1 1454022372754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1454022373164 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shenz/Desktop/P2/output_files/LatchExample.map.smsg " "Generated suppressed messages file C:/Users/shenz/Desktop/P2/output_files/LatchExample.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454022373481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1454022373623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1454022373623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1454022373690 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1454022373690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1454022373690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1454022373690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "906 " "Peak virtual memory: 906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1454022373717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 15:06:13 2016 " "Processing ended: Thu Jan 28 15:06:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1454022373717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1454022373717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1454022373717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1454022373717 ""}
