# final_verilog
Final project of verilog lab subjects
