<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `CTRL` reader"><title>R in esp32s3::spi1::ctrl - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ac92e1bbe349e143.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="esp32s3" data-themes="" data-resource-suffix="" data-rustdoc-version="1.76.0-nightly (88269fa9e 2024-02-09) (1.76.0.1)" data-channel="nightly" data-search-js="search-2b6ce74ff89ae146.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-f2adc0d6ca4d09fb.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-305769736d49e732.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-feafe1bb7466e4bd.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../../esp32s3/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt=""></a></nav><nav class="sidebar"><div class="sidebar-crate"><a class="logo-container" href="../../../esp32s3/index.html"><img src="https://avatars.githubusercontent.com/u/46717278" alt="logo"></a><h2><a href="../../../esp32s3/index.html">esp32s3</a><span class="version">0.24.0</span></h2></div><h2 class="location"><a href="#">R</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.d_pol">d_pol</a></li><li><a href="#method.faddr_oct">faddr_oct</a></li><li><a href="#method.fastrd_mode">fastrd_mode</a></li><li><a href="#method.fcmd_dual">fcmd_dual</a></li><li><a href="#method.fcmd_oct">fcmd_oct</a></li><li><a href="#method.fcmd_quad">fcmd_quad</a></li><li><a href="#method.fcs_crc_en">fcs_crc_en</a></li><li><a href="#method.fdin_oct">fdin_oct</a></li><li><a href="#method.fdout_oct">fdout_oct</a></li><li><a href="#method.fdummy_out">fdummy_out</a></li><li><a href="#method.fread_dio">fread_dio</a></li><li><a href="#method.fread_dual">fread_dual</a></li><li><a href="#method.fread_qio">fread_qio</a></li><li><a href="#method.fread_quad">fread_quad</a></li><li><a href="#method.q_pol">q_pol</a></li><li><a href="#method.resandres">resandres</a></li><li><a href="#method.tx_crc_en">tx_crc_en</a></li><li><a href="#method.wp">wp</a></li><li><a href="#method.wrsr_2b">wrsr_2b</a></li></ul></section><h2><a href="index.html">In esp32s3::spi1::ctrl</a></h2></div></nav><div class="sidebar-resizer"></div>
    <main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><div id="sidebar-button" tabindex="-1"><a href="../../../esp32s3/all.html" title="show sidebar"></a></div><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" tabindex="-1"><a href="../../../help.html" title="help">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">esp32s3</a>::<wbr><a href="../index.html">spi1</a>::<wbr><a href="index.html">ctrl</a>::<wbr><a class="type" href="#">R</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="src" href="../../../src/esp32s3/spi1/ctrl.rs.html#2">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../generic/type.R.html" title="type esp32s3::generic::R">R</a>&lt;<a class="struct" href="struct.CTRL_SPEC.html" title="struct esp32s3::spi1::ctrl::CTRL_SPEC">CTRL_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>CTRL</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CCTRL_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#81-177">source</a><a href="#impl-R%3CCTRL_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type esp32s3::spi1::ctrl::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.fdummy_out" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#84-86">source</a><h4 class="code-header">pub fn <a href="#method.fdummy_out" class="fn">fdummy_out</a>(&amp;self) -&gt; <a class="type" href="type.FDUMMY_OUT_R.html" title="type esp32s3::spi1::ctrl::FDUMMY_OUT_R">FDUMMY_OUT_R</a></h4></section></summary><div class="docblock"><p>Bit 3 - In the DUMMY phase the signal level of SPI bus is output by the SPI0 controller.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fdout_oct" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#89-91">source</a><h4 class="code-header">pub fn <a href="#method.fdout_oct" class="fn">fdout_oct</a>(&amp;self) -&gt; <a class="type" href="type.FDOUT_OCT_R.html" title="type esp32s3::spi1::ctrl::FDOUT_OCT_R">FDOUT_OCT_R</a></h4></section></summary><div class="docblock"><p>Bit 4 - Set this bit to enable 8-bit-mode(8-bm) in DOUT phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fdin_oct" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#94-96">source</a><h4 class="code-header">pub fn <a href="#method.fdin_oct" class="fn">fdin_oct</a>(&amp;self) -&gt; <a class="type" href="type.FDIN_OCT_R.html" title="type esp32s3::spi1::ctrl::FDIN_OCT_R">FDIN_OCT_R</a></h4></section></summary><div class="docblock"><p>Bit 5 - Set this bit to enable 8-bit-mode(8-bm) in DIN phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.faddr_oct" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#99-101">source</a><h4 class="code-header">pub fn <a href="#method.faddr_oct" class="fn">faddr_oct</a>(&amp;self) -&gt; <a class="type" href="type.FADDR_OCT_R.html" title="type esp32s3::spi1::ctrl::FADDR_OCT_R">FADDR_OCT_R</a></h4></section></summary><div class="docblock"><p>Bit 6 - Set this bit to enable 8-bit-mode(8-bm) in ADDR phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fcmd_dual" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#104-106">source</a><h4 class="code-header">pub fn <a href="#method.fcmd_dual" class="fn">fcmd_dual</a>(&amp;self) -&gt; <a class="type" href="type.FCMD_DUAL_R.html" title="type esp32s3::spi1::ctrl::FCMD_DUAL_R">FCMD_DUAL_R</a></h4></section></summary><div class="docblock"><p>Bit 7 - Set this bit to enable 2-bit-mode(2-bm) in CMD phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fcmd_quad" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#109-111">source</a><h4 class="code-header">pub fn <a href="#method.fcmd_quad" class="fn">fcmd_quad</a>(&amp;self) -&gt; <a class="type" href="type.FCMD_QUAD_R.html" title="type esp32s3::spi1::ctrl::FCMD_QUAD_R">FCMD_QUAD_R</a></h4></section></summary><div class="docblock"><p>Bit 8 - Set this bit to enable 4-bit-mode(4-bm) in CMD phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fcmd_oct" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#114-116">source</a><h4 class="code-header">pub fn <a href="#method.fcmd_oct" class="fn">fcmd_oct</a>(&amp;self) -&gt; <a class="type" href="type.FCMD_OCT_R.html" title="type esp32s3::spi1::ctrl::FCMD_OCT_R">FCMD_OCT_R</a></h4></section></summary><div class="docblock"><p>Bit 9 - Set this bit to enable 8-bit-mode(8-bm) in CMD phase.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fcs_crc_en" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#119-121">source</a><h4 class="code-header">pub fn <a href="#method.fcs_crc_en" class="fn">fcs_crc_en</a>(&amp;self) -&gt; <a class="type" href="type.FCS_CRC_EN_R.html" title="type esp32s3::spi1::ctrl::FCS_CRC_EN_R">FCS_CRC_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 10 - For SPI1, initialize crc32 module before writing encrypted data to flash. Active low.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.tx_crc_en" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#124-126">source</a><h4 class="code-header">pub fn <a href="#method.tx_crc_en" class="fn">tx_crc_en</a>(&amp;self) -&gt; <a class="type" href="type.TX_CRC_EN_R.html" title="type esp32s3::spi1::ctrl::TX_CRC_EN_R">TX_CRC_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 11 - For SPI1, enable crc32 when writing encrypted data to flash. 1: enable 0:disable</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fastrd_mode" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#129-131">source</a><h4 class="code-header">pub fn <a href="#method.fastrd_mode" class="fn">fastrd_mode</a>(&amp;self) -&gt; <a class="type" href="type.FASTRD_MODE_R.html" title="type esp32s3::spi1::ctrl::FASTRD_MODE_R">FASTRD_MODE_R</a></h4></section></summary><div class="docblock"><p>Bit 13 - This bit should be set when SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QUAD or SPI_MEM_FREAD_DUAL is set.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fread_dual" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#134-136">source</a><h4 class="code-header">pub fn <a href="#method.fread_dual" class="fn">fread_dual</a>(&amp;self) -&gt; <a class="type" href="type.FREAD_DUAL_R.html" title="type esp32s3::spi1::ctrl::FREAD_DUAL_R">FREAD_DUAL_R</a></h4></section></summary><div class="docblock"><p>Bit 14 - In hardware 0x3B read operation, DIN phase apply 2 signals. 1: enable 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.resandres" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#139-141">source</a><h4 class="code-header">pub fn <a href="#method.resandres" class="fn">resandres</a>(&amp;self) -&gt; <a class="type" href="type.RESANDRES_R.html" title="type esp32s3::spi1::ctrl::RESANDRES_R">RESANDRES_R</a></h4></section></summary><div class="docblock"><p>Bit 15 - The Device ID is read out to SPI_MEM_RD_STATUS register, this bit combine with spi_mem_flash_res bit. 1: enable 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.q_pol" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#144-146">source</a><h4 class="code-header">pub fn <a href="#method.q_pol" class="fn">q_pol</a>(&amp;self) -&gt; <a class="type" href="type.Q_POL_R.html" title="type esp32s3::spi1::ctrl::Q_POL_R">Q_POL_R</a></h4></section></summary><div class="docblock"><p>Bit 18 - The bit is used to set MISO line polarity, 1: high 0, low</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.d_pol" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#149-151">source</a><h4 class="code-header">pub fn <a href="#method.d_pol" class="fn">d_pol</a>(&amp;self) -&gt; <a class="type" href="type.D_POL_R.html" title="type esp32s3::spi1::ctrl::D_POL_R">D_POL_R</a></h4></section></summary><div class="docblock"><p>Bit 19 - The bit is used to set MOSI line polarity, 1: high 0, low</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fread_quad" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#154-156">source</a><h4 class="code-header">pub fn <a href="#method.fread_quad" class="fn">fread_quad</a>(&amp;self) -&gt; <a class="type" href="type.FREAD_QUAD_R.html" title="type esp32s3::spi1::ctrl::FREAD_QUAD_R">FREAD_QUAD_R</a></h4></section></summary><div class="docblock"><p>Bit 20 - In hardware 0x6B read operation, DIN phase apply 4 signals(4-bit-mode). 1: enable 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.wp" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#159-161">source</a><h4 class="code-header">pub fn <a href="#method.wp" class="fn">wp</a>(&amp;self) -&gt; <a class="type" href="type.WP_R.html" title="type esp32s3::spi1::ctrl::WP_R">WP_R</a></h4></section></summary><div class="docblock"><p>Bit 21 - Write protect signal output when SPI is idle. 1: output high, 0: output low.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.wrsr_2b" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#164-166">source</a><h4 class="code-header">pub fn <a href="#method.wrsr_2b" class="fn">wrsr_2b</a>(&amp;self) -&gt; <a class="type" href="type.WRSR_2B_R.html" title="type esp32s3::spi1::ctrl::WRSR_2B_R">WRSR_2B_R</a></h4></section></summary><div class="docblock"><p>Bit 22 - Two bytes data will be written to status register when it is set. 1: enable 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fread_dio" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#169-171">source</a><h4 class="code-header">pub fn <a href="#method.fread_dio" class="fn">fread_dio</a>(&amp;self) -&gt; <a class="type" href="type.FREAD_DIO_R.html" title="type esp32s3::spi1::ctrl::FREAD_DIO_R">FREAD_DIO_R</a></h4></section></summary><div class="docblock"><p>Bit 23 - In hardware 0xBB read operation, ADDR phase and DIN phase apply 2 signals(2-bit-mode). 1: enable 0: disable.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.fread_qio" class="method"><a class="src rightside" href="../../../src/esp32s3/spi1/ctrl.rs.html#174-176">source</a><h4 class="code-header">pub fn <a href="#method.fread_qio" class="fn">fread_qio</a>(&amp;self) -&gt; <a class="type" href="type.FREAD_QIO_R.html" title="type esp32s3::spi1::ctrl::FREAD_QIO_R">FREAD_QIO_R</a></h4></section></summary><div class="docblock"><p>Bit 24 - In hardware 0xEB read operation, ADDR phase and DIN phase apply 4 signals(4-bit-mode). 1: enable 0: disable.</p>
</div></details></div></details></div></section></div></main></body></html>