/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [4:0] _03_;
  wire [5:0] _04_;
  wire [15:0] _05_;
  reg [24:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [18:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [17:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_29z;
  wire [14:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [25:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [8:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire [11:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_53z;
  wire [3:0] celloutsig_0_59z;
  wire [22:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [22:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = in_data[12] ^ celloutsig_0_26z[4];
  assign celloutsig_0_37z = _00_ ^ celloutsig_0_14z;
  assign celloutsig_1_10z = celloutsig_1_2z[3] ^ _02_;
  assign celloutsig_0_10z = in_data[29] ^ celloutsig_0_5z[14];
  assign celloutsig_0_14z = celloutsig_0_2z[5] ^ celloutsig_0_2z[12];
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_0_12z[7:4], celloutsig_0_3z };
  reg [15:0] _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _13_ <= 16'h0000;
    else _13_ <= { celloutsig_0_2z[14:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z };
  assign { _05_[15:6], _00_, _05_[4:1], _01_ } = _13_;
  reg [5:0] _14_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _14_ <= 6'h00;
    else _14_ <= celloutsig_0_30z[9:4];
  assign out_data[5:0] = _14_;
  reg [5:0] _15_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[160])
    if (!clkin_data[160]) _15_ <= 6'h00;
    else _15_ <= in_data[162:157];
  assign { _04_[5:1], _02_ } = _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _06_ <= 25'h0000000;
    else _06_ <= { celloutsig_0_5z[20:9], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_40z = { celloutsig_0_17z[4], celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_25z } & { _03_[1], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_42z = celloutsig_0_24z[12:4] & celloutsig_0_29z;
  assign celloutsig_0_43z = { _05_[8:6], celloutsig_0_21z, celloutsig_0_38z } & celloutsig_0_31z[24:20];
  assign celloutsig_0_5z = { celloutsig_0_2z[9:3], celloutsig_0_2z, celloutsig_0_3z } & { in_data[88:70], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_49z = { _06_[12:5], celloutsig_0_9z } & { celloutsig_0_32z, celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_43z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[161:159] & { _04_[2:1], _02_ };
  assign celloutsig_1_3z = celloutsig_1_2z[2:0] & _04_[3:1];
  assign celloutsig_0_8z = in_data[34:27] & { celloutsig_0_5z[14:8], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_3z } & in_data[41:33];
  assign celloutsig_0_12z = { in_data[36:29], celloutsig_0_4z } & { in_data[86:80], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_13z = celloutsig_0_11z[6:4] & celloutsig_0_5z[6:4];
  assign celloutsig_0_26z = { celloutsig_0_17z, celloutsig_0_1z } & { celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_27z = { celloutsig_0_24z[18:2], celloutsig_0_10z } & { celloutsig_0_12z[7], celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_29z = celloutsig_0_24z[14:6] & celloutsig_0_2z[12:4];
  assign celloutsig_0_0z = in_data[48:42] == in_data[67:61];
  assign celloutsig_0_3z = in_data[22:20] == celloutsig_0_2z[13:11];
  assign celloutsig_0_16z = { celloutsig_0_5z[19:9], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z } == { in_data[92:91], _05_[15:6], _00_, _05_[4:1], _01_ };
  assign celloutsig_0_18z = { celloutsig_0_11z[4:3], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_0z } == { celloutsig_0_2z[14:7], celloutsig_0_13z };
  assign celloutsig_0_19z = { celloutsig_0_12z[3:1], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_16z } == { celloutsig_0_2z[6:1], celloutsig_0_11z };
  assign celloutsig_0_20z = { celloutsig_0_15z[3:2], celloutsig_0_6z, celloutsig_0_16z } == in_data[29:26];
  assign celloutsig_0_21z = celloutsig_0_5z[13:1] == { in_data[19:9], celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_21z } == { _06_[12:10], celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_25z = celloutsig_0_24z[7:5] == celloutsig_0_13z;
  assign celloutsig_0_38z = celloutsig_0_20z & ~(celloutsig_0_17z[4]);
  assign celloutsig_0_39z = celloutsig_0_15z[1] & ~(celloutsig_0_36z[1]);
  assign celloutsig_0_4z = in_data[54] & ~(celloutsig_0_0z);
  assign celloutsig_0_6z = celloutsig_0_0z & ~(in_data[68]);
  assign celloutsig_0_62z = celloutsig_0_1z & ~(celloutsig_0_0z);
  assign celloutsig_1_15z = celloutsig_1_2z[2] & ~(in_data[160]);
  assign celloutsig_0_1z = in_data[23] & ~(in_data[55]);
  assign celloutsig_0_31z = celloutsig_0_15z[2] ? { _05_[9:7], celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_10z } : { celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_15z[4:3], 1'h0, celloutsig_0_15z[1:0] };
  assign celloutsig_0_67z = celloutsig_0_59z[3] ? { celloutsig_0_43z[3:0], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_37z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_62z, celloutsig_0_25z } : { celloutsig_0_15z[2:0], celloutsig_0_39z, celloutsig_0_62z, celloutsig_0_53z, celloutsig_0_26z };
  assign celloutsig_1_2z = in_data[112] ? { _04_[4:1], _02_ } : _04_[5:1];
  assign celloutsig_1_18z = celloutsig_1_3z[1] ? { celloutsig_1_1z[2:1], celloutsig_1_15z } : _04_[5:3];
  assign celloutsig_0_17z = celloutsig_0_16z ? { _05_[4:1], celloutsig_0_15z } : celloutsig_0_5z[20:12];
  assign celloutsig_0_30z = celloutsig_0_11z[7] ? { _06_[2], celloutsig_0_26z } : { celloutsig_0_27z[9:2], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_36z = celloutsig_0_17z[2:0] ^ celloutsig_0_9z[3:1];
  assign celloutsig_0_53z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_37z, celloutsig_0_37z } ^ { celloutsig_0_13z, celloutsig_0_40z, celloutsig_0_21z };
  assign celloutsig_0_59z = celloutsig_0_42z[3:0] ^ celloutsig_0_49z[7:4];
  assign celloutsig_1_4z = { _04_[4], celloutsig_1_2z, _04_[5:1], _02_ } ^ { celloutsig_1_3z[2:1], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_10z } ^ { celloutsig_1_4z[4:2], celloutsig_1_15z };
  assign celloutsig_0_9z = celloutsig_0_2z[7:4] ^ { in_data[32], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_15z = { _05_[10:9], celloutsig_0_13z } ^ celloutsig_0_11z[5:1];
  assign celloutsig_0_2z = { in_data[87:75], celloutsig_0_1z, celloutsig_0_0z } ^ in_data[73:59];
  assign celloutsig_0_24z = { _06_[16:6], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_6z } ^ { in_data[83], _05_[15:6], _00_, _05_[4:1], _01_, celloutsig_0_19z, celloutsig_0_3z };
  assign _04_[0] = _02_;
  assign { _05_[5], _05_[0] } = { _00_, _01_ };
  assign { out_data[130:128], out_data[99:96], out_data[54:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z };
endmodule
