{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 11:29:50 2020 " "Info: Processing started: Tue Oct 06 11:29:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off F1 -c F1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off F1 -c F1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/affichage_8bits/afficahge_8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/affichage_8bits/afficahge_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Affichage_8bits-ar " "Info: Found design unit 1: Affichage_8bits-ar" {  } { { "../Components/Affichage_8bits/Afficahge_8bits.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Affichage_8bits/Afficahge_8bits.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Affichage_8bits " "Info: Found entity 1: Affichage_8bits" {  } { { "../Components/Affichage_8bits/Afficahge_8bits.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Affichage_8bits/Afficahge_8bits.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/diviseur_50m_2hz/diviseur_50m_2hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/diviseur_50m_2hz/diviseur_50m_2hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diviseur_50M_2hz-div " "Info: Found design unit 1: Diviseur_50M_2hz-div" {  } { { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Diviseur_50M_2hz " "Info: Found entity 1: Diviseur_50M_2hz" {  } { { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/raf_anemo/raf_anemo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/raf_anemo/raf_anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raf_anemo-arch " "Info: Found design unit 1: raf_anemo-arch" {  } { { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 raf_anemo " "Info: Found entity 1: raf_anemo" {  } { { "../Components/raf_anemo/raf_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/raf_anemo/raf_anemo.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/diviseur_50m_1hz/diviseur_50m_1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/diviseur_50m_1hz/diviseur_50m_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diviseur_50M_1hz-div " "Info: Found design unit 1: Diviseur_50M_1hz-div" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Diviseur_50M_1hz " "Info: Found entity 1: Diviseur_50M_1hz" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/compteur/compteur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/compteur/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compteur-arch " "Info: Found design unit 1: Compteur-arch" {  } { { "../Components/Compteur/Compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Compteur/Compteur.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Compteur " "Info: Found entity 1: Compteur" {  } { { "../Components/Compteur/Compteur.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Compteur/Compteur.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1-ar " "Info: Found design unit 1: F1-ar" {  } { { "F1.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1 " "Info: Found entity 1: F1" {  } { { "F1.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/synchro_anemo/synchro_anemo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/synchro_anemo/synchro_anemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro_anemo-ar " "Info: Found design unit 1: synchro_anemo-ar" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 synchro_anemo " "Info: Found entity 1: synchro_anemo" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/compteur_monocoup/compteur_monocoup.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/etudiant/desktop/m2sme_vhdl_gr4-f1test/barre_franche/components/compteur_monocoup/compteur_monocoup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur_monocoup-ar " "Info: Found design unit 1: compteur_monocoup-ar" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compteur_monocoup " "Info: Found entity 1: compteur_monocoup" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "F1 " "Info: Elaborating entity \"F1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diviseur_50M_1hz Diviseur_50M_1hz:udiv1hz " "Info: Elaborating entity \"Diviseur_50M_1hz\" for hierarchy \"Diviseur_50M_1hz:udiv1hz\"" {  } { { "F1.vhd" "udiv1hz" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diviseur_50M_2hz Diviseur_50M_2hz:udiv2hz " "Info: Elaborating entity \"Diviseur_50M_2hz\" for hierarchy \"Diviseur_50M_2hz:udiv2hz\"" {  } { { "F1.vhd" "udiv2hz" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compteur Compteur:ucpt " "Info: Elaborating entity \"Compteur\" for hierarchy \"Compteur:ucpt\"" {  } { { "F1.vhd" "ucpt" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raf_anemo raf_anemo:uraf " "Info: Elaborating entity \"raf_anemo\" for hierarchy \"raf_anemo:uraf\"" {  } { { "F1.vhd" "uraf" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Affichage_8bits Affichage_8bits:uaffichage " "Info: Elaborating entity \"Affichage_8bits\" for hierarchy \"Affichage_8bits:uaffichage\"" {  } { { "F1.vhd" "uaffichage" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur_monocoup compteur_monocoup:ucptmono " "Info: Elaborating entity \"compteur_monocoup\" for hierarchy \"compteur_monocoup:ucptmono\"" {  } { { "F1.vhd" "ucptmono" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchro_anemo synchro_anemo:usynchro " "Info: Elaborating entity \"synchro_anemo\" for hierarchy \"synchro_anemo:usynchro\"" {  } { { "F1.vhd" "usynchro" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state synchro_anemo.vhd(42) " "Warning (10492): VHDL Process Statement warning at synchro_anemo.vhd(42): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state synchro_anemo.vhd(46) " "Warning (10492): VHDL Process Statement warning at synchro_anemo.vhd(46): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "monocoup synchro_anemo.vhd(46) " "Warning (10492): VHDL Process Statement warning at synchro_anemo.vhd(46): signal \"monocoup\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state synchro_anemo.vhd(56) " "Warning (10492): VHDL Process Statement warning at synchro_anemo.vhd(56): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state synchro_anemo.vhd(23) " "Warning (10631): VHDL Process Statement warning at synchro_anemo.vhd(23): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_data_anemo synchro_anemo.vhd(23) " "Warning (10631): VHDL Process Statement warning at synchro_anemo.vhd(23): inferring latch(es) for signal or variable \"out_data_anemo\", which holds its previous value in one or more paths through the process" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "monocoup synchro_anemo.vhd(23) " "Warning (10631): VHDL Process Statement warning at synchro_anemo.vhd(23): inferring latch(es) for signal or variable \"monocoup\", which holds its previous value in one or more paths through the process" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "monocoup\[0\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"monocoup\[0\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "monocoup\[1\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"monocoup\[1\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "monocoup\[2\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"monocoup\[2\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "monocoup\[3\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"monocoup\[3\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "monocoup\[4\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"monocoup\[4\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "monocoup\[5\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"monocoup\[5\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "monocoup\[6\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"monocoup\[6\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "monocoup\[7\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"monocoup\[7\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[0\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"out_data_anemo\[0\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[1\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"out_data_anemo\[1\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[2\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"out_data_anemo\[2\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[3\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"out_data_anemo\[3\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[4\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"out_data_anemo\[4\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[5\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"out_data_anemo\[5\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[6\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"out_data_anemo\[6\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_data_anemo\[7\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"out_data_anemo\[7\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[0\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[1\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[2\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[3\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[4\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[4\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[5\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[5\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[6\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[6\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[7\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[7\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[8\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[8\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[9\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[9\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[10\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[10\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[11\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[11\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[12\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[12\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[13\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[13\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[14\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[14\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[15\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[15\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[16\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[16\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[17\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[17\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[18\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[18\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[19\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[19\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[20\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[20\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[21\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[21\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[22\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[22\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[23\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[23\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[24\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[24\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[25\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[25\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[26\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[26\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[27\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[27\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[28\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[28\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[29\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[29\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[30\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[30\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[31\] synchro_anemo.vhd(23) " "Info (10041): Inferred latch for \"state\[31\]\" at synchro_anemo.vhd(23)" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|out_data_anemo\[1\] " "Warning: Latch synchro_anemo:usynchro\|out_data_anemo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|out_data_anemo\[2\] " "Warning: Latch synchro_anemo:usynchro\|out_data_anemo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[2\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|out_data_anemo\[3\] " "Warning: Latch synchro_anemo:usynchro\|out_data_anemo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[3\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|out_data_anemo\[4\] " "Warning: Latch synchro_anemo:usynchro\|out_data_anemo\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[4\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|out_data_anemo\[5\] " "Warning: Latch synchro_anemo:usynchro\|out_data_anemo\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[5\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|out_data_anemo\[6\] " "Warning: Latch synchro_anemo:usynchro\|out_data_anemo\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[6\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|out_data_anemo\[7\] " "Warning: Latch synchro_anemo:usynchro\|out_data_anemo\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[7\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|monocoup\[1\] " "Warning: Latch synchro_anemo:usynchro\|monocoup\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[1\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|monocoup\[2\] " "Warning: Latch synchro_anemo:usynchro\|monocoup\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[2\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|monocoup\[3\] " "Warning: Latch synchro_anemo:usynchro\|monocoup\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[3\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|monocoup\[4\] " "Warning: Latch synchro_anemo:usynchro\|monocoup\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[4\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|monocoup\[5\] " "Warning: Latch synchro_anemo:usynchro\|monocoup\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[5\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|monocoup\[6\] " "Warning: Latch synchro_anemo:usynchro\|monocoup\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[6\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "synchro_anemo:usynchro\|monocoup\[7\] " "Warning: Latch synchro_anemo:usynchro\|monocoup\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compteur_monocoup:ucptmono\|m_anemo_mococoup\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal compteur_monocoup:ucptmono\|m_anemo_mococoup\[7\]" {  } { { "../Components/compteur_monocoup/compteur_monocoup.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/compteur_monocoup/compteur_monocoup.vhd" 28 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0 GND " "Warning (13410): Pin \"led0\" is stuck at GND" {  } { { "F1.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Info: Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Info: Implemented 202 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 11:29:52 2020 " "Info: Processing ended: Tue Oct 06 11:29:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 11:29:53 2020 " "Info: Processing started: Tue Oct 06 11:29:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off F1 -c F1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off F1 -c F1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "F1 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"F1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/" { { 0 { 0 ""} 0 416 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/" { { 0 { 0 ""} 0 417 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/" { { 0 { 0 ""} 0 418 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[1\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[1\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[2\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[2\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[3\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[3\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[4\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[4\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[2\]\|combout " "Warning: Node \"usynchro\|monocoup\[2\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[1\]\|combout " "Warning: Node \"usynchro\|monocoup\[1\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[4\]\|combout " "Warning: Node \"usynchro\|monocoup\[4\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[3\]\|combout " "Warning: Node \"usynchro\|monocoup\[3\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[6\]\|combout " "Warning: Node \"usynchro\|monocoup\[6\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[5\]\|combout " "Warning: Node \"usynchro\|monocoup\[5\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[7\]\|combout " "Warning: Node \"usynchro\|monocoup\[7\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[5\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[5\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[6\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[6\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[7\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[7\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "F1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'F1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "usynchro\|Equal1~0\|combout " "Warning: Node \"usynchro\|Equal1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "usynchro\|Equal1~0\|datad " "Warning: Node \"usynchro\|Equal1~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 46 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_50M (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { clk_50M } } } { "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50M" } } } } { "F1.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/F1.vhd" 12 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/" { { 0 { 0 ""} 0 14 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Diviseur_50M_1hz:udiv1hz\|clkout  " "Info: Automatically promoted node Diviseur_50M_1hz:udiv1hz\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Diviseur_50M_1hz:udiv1hz\|clkout~0 " "Info: Destination node Diviseur_50M_1hz:udiv1hz\|clkout~0" {  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 7 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Diviseur_50M_1hz:udiv1hz|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/" { { 0 { 0 ""} 0 204 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Diviseur_50M_1hz/Diviseur_50M_1hz.vhd" 7 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Diviseur_50M_1hz:udiv1hz|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/" { { 0 { 0 ""} 0 164 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "synchro_anemo:usynchro\|out_data_anemo\[7\]~1  " "Info: Automatically promoted node synchro_anemo:usynchro\|out_data_anemo\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { synchro_anemo:usynchro|out_data_anemo[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/" { { 0 { 0 ""} 0 175 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Diviseur_50M_2hz:udiv2hz\|clkout  " "Info: Automatically promoted node Diviseur_50M_2hz:udiv2hz\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Diviseur_50M_2hz:udiv2hz\|clkout~0 " "Info: Destination node Diviseur_50M_2hz:udiv2hz\|clkout~0" {  } { { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 7 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Diviseur_50M_2hz:udiv2hz|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/" { { 0 { 0 ""} 0 329 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/Diviseur_50M_2hz/Diviseur_50M_2hz.vhd" 7 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Diviseur_50M_2hz:udiv2hz|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/F1/" { { 0 { 0 ""} 0 126 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y12 X65_Y23 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0 0 " "Info: Pin \"led0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1 0 " "Info: Pin \"led1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2 0 " "Info: Pin \"led2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3 0 " "Info: Pin \"led3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4 0 " "Info: Pin \"led4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led5 0 " "Info: Pin \"led5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led6 0 " "Info: Pin \"led6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led7 0 " "Info: Pin \"led7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_valid 0 " "Info: Pin \"data_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Info: Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 11:29:57 2020 " "Info: Processing ended: Tue Oct 06 11:29:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 11:29:58 2020 " "Info: Processing started: Tue Oct 06 11:29:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off F1 -c F1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off F1 -c F1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 06 11:29:58 2020 " "Info: Processing started: Tue Oct 06 11:29:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta F1 -c F1 " "Info: Command: quartus_sta F1 -c F1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[3\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[3\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[4\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[4\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[1\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[1\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[2\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[2\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[5\]\|combout " "Warning: Node \"usynchro\|monocoup\[5\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[6\]\|combout " "Warning: Node \"usynchro\|monocoup\[6\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[7\]\|combout " "Warning: Node \"usynchro\|monocoup\[7\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[3\]\|combout " "Warning: Node \"usynchro\|monocoup\[3\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[4\]\|combout " "Warning: Node \"usynchro\|monocoup\[4\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[1\]\|combout " "Warning: Node \"usynchro\|monocoup\[1\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|monocoup\[2\]\|combout " "Warning: Node \"usynchro\|monocoup\[2\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[5\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[5\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[7\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[7\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "usynchro\|out_data_anemo\[6\]\|combout " "Warning: Node \"usynchro\|out_data_anemo\[6\]\|combout\" is a latch" {  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "F1.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'F1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name in_fred_anemometre in_fred_anemometre " "Info: create_clock -period 1.000 -name in_fred_anemometre in_fred_anemometre" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Diviseur_50M_2hz:udiv2hz\|clkout Diviseur_50M_2hz:udiv2hz\|clkout " "Info: create_clock -period 1.000 -name Diviseur_50M_2hz:udiv2hz\|clkout Diviseur_50M_2hz:udiv2hz\|clkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50M clk_50M " "Info: create_clock -period 1.000 -name clk_50M clk_50M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Diviseur_50M_1hz:udiv1hz\|clkout Diviseur_50M_1hz:udiv1hz\|clkout " "Info: create_clock -period 1.000 -name Diviseur_50M_1hz:udiv1hz\|clkout Diviseur_50M_1hz:udiv1hz\|clkout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name continu continu " "Info: create_clock -period 1.000 -name continu continu" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "usynchro\|Equal1~0\|combout " "Warning: Node \"usynchro\|Equal1~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "usynchro\|Equal1~0\|dataa " "Warning: Node \"usynchro\|Equal1~0\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../Components/synchro_anemo/synchro_anemo.vhd" "" { Text "C:/Users/Etudiant/Desktop/M2SME_VHDL_GR4-F1test/Barre_Franche/Components/synchro_anemo/synchro_anemo.vhd" 46 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.519 " "Info: Worst-case setup slack is -3.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.519      -166.262 clk_50M  " "Info:    -3.519      -166.262 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.945        -9.536 continu  " "Info:    -1.945        -9.536 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809       -45.833 in_fred_anemometre  " "Info:    -1.809       -45.833 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:     0.051         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:     0.379         0.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.541 " "Info: Worst-case hold slack is -2.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.541        -5.076 clk_50M  " "Info:    -2.541        -5.076 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652        -4.426 continu  " "Info:    -0.652        -4.426 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:     0.206         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:     0.391         0.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675         0.000 in_fred_anemometre  " "Info:     0.675         0.000 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info: Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -69.380 clk_50M  " "Info:    -1.380       -69.380 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 continu  " "Info:    -1.380        -1.380 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -29.222 in_fred_anemometre  " "Info:    -1.222       -29.222 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:    -0.500        -7.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:    -0.500        -2.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led0 0 " "Info: Pin \"led0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led1 0 " "Info: Pin \"led1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led2 0 " "Info: Pin \"led2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led3 0 " "Info: Pin \"led3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led4 0 " "Info: Pin \"led4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led5 0 " "Info: Pin \"led5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led6 0 " "Info: Pin \"led6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led7 0 " "Info: Pin \"led7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_valid 0 " "Info: Pin \"data_valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.149 " "Info: Worst-case setup slack is -1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149       -41.615 clk_50M  " "Info:    -1.149       -41.615 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456        -9.301 in_fred_anemometre  " "Info:    -0.456        -9.301 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388        -0.405 continu  " "Info:    -0.388        -0.405 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:     0.665         0.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717         0.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:     0.717         0.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.584 " "Info: Worst-case hold slack is -1.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584        -3.161 clk_50M  " "Info:    -1.584        -3.161 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.639        -4.377 continu  " "Info:    -0.639        -4.377 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065        -0.188 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:    -0.065        -0.188 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:     0.215         0.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 in_fred_anemometre  " "Info:     0.314         0.000 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info: Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -69.380 clk_50M  " "Info:    -1.380       -69.380 clk_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 continu  " "Info:    -1.380        -1.380 continu " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -29.222 in_fred_anemometre  " "Info:    -1.222       -29.222 in_fred_anemometre " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 Diviseur_50M_1hz:udiv1hz\|clkout  " "Info:    -0.500        -7.000 Diviseur_50M_1hz:udiv1hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 Diviseur_50M_2hz:udiv2hz\|clkout  " "Info:    -0.500        -2.000 Diviseur_50M_2hz:udiv2hz\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Info: Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 11:30:00 2020 " "Info: Processing ended: Tue Oct 06 11:30:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 06 11:30:00 2020 " "Info: Processing ended: Tue Oct 06 11:30:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Info: Quartus II Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
