

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9'
================================================================
* Date:           Wed Feb 26 23:19:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.423 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [filter_kernel.cpp:103]   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [filter_kernel.cpp:102]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten75 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filter_kernel.cpp:101]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten99 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 12 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bound67_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %bound67"   --->   Operation 15 'read' 'bound67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bound81_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound81"   --->   Operation 16 'read' 'bound81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels"   --->   Operation 17 'read' 'channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound67_cast = zext i63 %bound67_read"   --->   Operation 18 'zext' 'bound67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%cmp253849 = icmp_sgt  i32 %channels_read, i32 0"   --->   Operation 19 'icmp' 'cmp253849' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten99"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%store_ln101 = store i2 0, i2 %i" [filter_kernel.cpp:101]   --->   Operation 21 'store' 'store_ln101' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten75"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%store_ln102 = store i31 0, i31 %j" [filter_kernel.cpp:102]   --->   Operation 23 'store' 'store_ln102' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%store_ln103 = store i2 0, i2 %k" [filter_kernel.cpp:103]   --->   Operation 24 'store' 'store_ln103' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc116" [filter_kernel.cpp:101]   --->   Operation 25 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten75_load = load i64 %indvar_flatten75" [filter_kernel.cpp:102]   --->   Operation 26 'load' 'indvar_flatten75_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten99_load = load i64 %indvar_flatten99" [filter_kernel.cpp:101]   --->   Operation 27 'load' 'indvar_flatten99_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.64ns)   --->   "%icmp_ln101 = icmp_eq  i64 %indvar_flatten99_load, i64 %bound81_read" [filter_kernel.cpp:101]   --->   Operation 28 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.64ns)   --->   "%add_ln101 = add i64 %indvar_flatten99_load, i64 1" [filter_kernel.cpp:101]   --->   Operation 29 'add' 'add_ln101' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.64ns)   --->   "%icmp_ln102 = icmp_eq  i64 %indvar_flatten75_load, i64 %bound67_cast" [filter_kernel.cpp:102]   --->   Operation 30 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln101)> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.14ns)   --->   "%store_ln101 = store i64 %add_ln101, i64 %indvar_flatten99" [filter_kernel.cpp:101]   --->   Operation 31 'store' 'store_ln101' <Predicate = (!icmp_ln101)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 6.42>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%k_1 = load i2 %k" [filter_kernel.cpp:103]   --->   Operation 32 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %k_1" [filter_kernel.cpp:103]   --->   Operation 33 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.91ns)   --->   "%icmp_ln103 = icmp_slt  i32 %zext_ln103, i32 %channels_read" [filter_kernel.cpp:103]   --->   Operation 34 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i31 %j" [filter_kernel.cpp:101]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.62ns)   --->   "%select_ln101 = select i1 %icmp_ln102, i31 0, i31 %j_load" [filter_kernel.cpp:101]   --->   Operation 36 'select' 'select_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln102)   --->   "%select_ln101_1 = select i1 %icmp_ln102, i2 0, i2 %k_1" [filter_kernel.cpp:101]   --->   Operation 37 'select' 'select_ln101_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln102_1)   --->   "%trunc_ln101 = trunc i31 %j_load" [filter_kernel.cpp:101]   --->   Operation 38 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln101 & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln102_1)   --->   "%select_ln101_2 = select i1 %icmp_ln102, i11 0, i11 %trunc_ln101" [filter_kernel.cpp:101]   --->   Operation 39 'select' 'select_ln101_2' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.72ns)   --->   "%select_ln101_3 = select i1 %icmp_ln102, i1 %cmp253849, i1 %icmp_ln103" [filter_kernel.cpp:101]   --->   Operation 40 'select' 'select_ln101_3' <Predicate = (!icmp_ln101)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.89ns)   --->   "%add_ln102 = add i31 %select_ln101, i31 1" [filter_kernel.cpp:102]   --->   Operation 41 'add' 'add_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.72ns) (out node of the LUT)   --->   "%select_ln102 = select i1 %select_ln101_3, i2 %select_ln101_1, i2 0" [filter_kernel.cpp:102]   --->   Operation 42 'select' 'select_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln102_1)   --->   "%trunc_ln102 = trunc i31 %add_ln102" [filter_kernel.cpp:102]   --->   Operation 43 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln102_1 = select i1 %select_ln101_3, i11 %select_ln101_2, i11 %trunc_ln102" [filter_kernel.cpp:102]   --->   Operation 44 'select' 'select_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i11 %select_ln102_1" [filter_kernel.cpp:102]   --->   Operation 45 'zext' 'zext_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.62ns)   --->   "%select_ln102_2 = select i1 %select_ln101_3, i31 %select_ln101, i31 %add_ln102" [filter_kernel.cpp:102]   --->   Operation 46 'select' 'select_ln102_2' <Predicate = (!icmp_ln101)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.14ns)   --->   "%first_iter_2 = icmp_eq  i2 %select_ln102, i2 0" [filter_kernel.cpp:102]   --->   Operation 47 'icmp' 'first_iter_2' <Predicate = (!icmp_ln101)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%line_buffer_3_addr = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 48 'getelementptr' 'line_buffer_3_addr' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.41ns)   --->   "%line_buffer_3_load = load i11 %line_buffer_3_addr" [filter_kernel.cpp:105]   --->   Operation 49 'load' 'line_buffer_3_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%line_buffer_4_addr = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 50 'getelementptr' 'line_buffer_4_addr' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.41ns)   --->   "%line_buffer_4_load = load i11 %line_buffer_4_addr" [filter_kernel.cpp:105]   --->   Operation 51 'load' 'line_buffer_4_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%line_buffer_5_addr = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 52 'getelementptr' 'line_buffer_5_addr' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.41ns)   --->   "%line_buffer_5_load = load i11 %line_buffer_5_addr" [filter_kernel.cpp:105]   --->   Operation 53 'load' 'line_buffer_5_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%line_buffer_6_addr = getelementptr i8 %line_buffer_6, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 54 'getelementptr' 'line_buffer_6_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%line_buffer_7_addr = getelementptr i8 %line_buffer_7, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 55 'getelementptr' 'line_buffer_7_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%line_buffer_8_addr = getelementptr i8 %line_buffer_8, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 56 'getelementptr' 'line_buffer_8_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.41ns)   --->   "%line_buffer_6_load = load i11 %line_buffer_6_addr" [filter_kernel.cpp:102]   --->   Operation 57 'load' 'line_buffer_6_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 58 [2/2] (2.41ns)   --->   "%line_buffer_7_load = load i11 %line_buffer_7_addr" [filter_kernel.cpp:102]   --->   Operation 58 'load' 'line_buffer_7_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 59 [2/2] (2.41ns)   --->   "%line_buffer_8_load = load i11 %line_buffer_8_addr" [filter_kernel.cpp:102]   --->   Operation 59 'load' 'line_buffer_8_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln103 = add i2 %select_ln102, i2 1" [filter_kernel.cpp:103]   --->   Operation 60 'add' 'add_ln103' <Predicate = (!icmp_ln101)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i2 %add_ln103" [filter_kernel.cpp:103]   --->   Operation 61 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.91ns)   --->   "%icmp_ln103_1 = icmp_slt  i32 %zext_ln103_1, i32 %channels_read" [filter_kernel.cpp:103]   --->   Operation 62 'icmp' 'icmp_ln103_1' <Predicate = (!icmp_ln101)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103_1, void %last.iter.arrayidx11521.exit, void %new.latch.arrayidx11521.exit" [filter_kernel.cpp:103]   --->   Operation 63 'br' 'br_ln103' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %cmp253849, void %for.inc119, void %for.inc119.loopexit.split" [filter_kernel.cpp:103]   --->   Operation 64 'br' 'br_ln103' <Predicate = (!icmp_ln101 & !icmp_ln103_1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln103 = br void %new.latch.arrayidx11521.exit" [filter_kernel.cpp:103]   --->   Operation 65 'br' 'br_ln103' <Predicate = (!icmp_ln101 & !icmp_ln103_1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.14ns)   --->   "%store_ln102 = store i31 %select_ln102_2, i31 %j" [filter_kernel.cpp:102]   --->   Operation 66 'store' 'store_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.14>
ST_3 : Operation 67 [1/1] (1.14ns)   --->   "%store_ln103 = store i2 %add_ln103, i2 %k" [filter_kernel.cpp:103]   --->   Operation 67 'store' 'store_ln103' <Predicate = (!icmp_ln101)> <Delay = 1.14>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_load9 = load i8 %empty"   --->   Operation 68 'load' 'p_load9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_load8 = load i8 %empty_42"   --->   Operation 69 'load' 'p_load8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_43"   --->   Operation 70 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc122, void %VITIS_LOOP_119_10.lr.ph.loopexit.exitStub" [filter_kernel.cpp:101]   --->   Operation 71 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%i_load = load i2 %i"   --->   Operation 72 'load' 'i_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.14ns)   --->   "%indvars_iv_next76 = add i2 %i_load, i2 1"   --->   Operation 73 'add' 'indvars_iv_next76' <Predicate = (!icmp_ln101 & icmp_ln102)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.72ns)   --->   "%select_ln101_4 = select i1 %icmp_ln102, i2 %indvars_iv_next76, i2 %i_load" [filter_kernel.cpp:101]   --->   Operation 75 'select' 'select_ln101_4' <Predicate = (!icmp_ln101)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.14ns)   --->   "%br_ln103 = br i1 %first_iter_2, void %for.inc116.split, void %new.body.VITIS_LOOP_103_9" [filter_kernel.cpp:103]   --->   Operation 76 'br' 'br_ln103' <Predicate = (!icmp_ln101)> <Delay = 1.14>
ST_4 : Operation 77 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_3_load = load i11 %line_buffer_3_addr" [filter_kernel.cpp:105]   --->   Operation 77 'load' 'line_buffer_3_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 78 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_4_load = load i11 %line_buffer_4_addr" [filter_kernel.cpp:105]   --->   Operation 78 'load' 'line_buffer_4_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 79 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_5_load = load i11 %line_buffer_5_addr" [filter_kernel.cpp:105]   --->   Operation 79 'load' 'line_buffer_5_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 80 [1/1] (1.14ns)   --->   "%br_ln103 = br void %for.inc116.split" [filter_kernel.cpp:103]   --->   Operation 80 'br' 'br_ln103' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 1.14>
ST_4 : Operation 81 [1/1] (1.14ns)   --->   "%cond = icmp_eq  i2 %select_ln101_4, i2 0" [filter_kernel.cpp:101]   --->   Operation 81 'icmp' 'cond' <Predicate = (!icmp_ln101)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.14ns)   --->   "%empty_47 = icmp_eq  i2 %select_ln101_4, i2 1" [filter_kernel.cpp:101]   --->   Operation 82 'icmp' 'empty_47' <Predicate = (!icmp_ln101)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_6_load = load i11 %line_buffer_6_addr" [filter_kernel.cpp:102]   --->   Operation 83 'load' 'line_buffer_6_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 84 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_7_load = load i11 %line_buffer_7_addr" [filter_kernel.cpp:102]   --->   Operation 84 'load' 'line_buffer_7_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 85 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_8_load = load i11 %line_buffer_8_addr" [filter_kernel.cpp:102]   --->   Operation 85 'load' 'line_buffer_8_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %cond, void %arrayidx11521.case.1, void %arrayidx11521.case.0" [filter_kernel.cpp:105]   --->   Operation 86 'br' 'br_ln105' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.14ns)   --->   "%switch_ln105 = switch i2 %select_ln102, void %arrayidx11521.case.2, i2 0, void %arrayidx11521.case.0140, i2 1, void %arrayidx11521.case.1141" [filter_kernel.cpp:105]   --->   Operation 87 'switch' 'switch_ln105' <Predicate = (!icmp_ln101 & cond)> <Delay = 1.14>
ST_4 : Operation 88 [1/1] (2.64ns)   --->   "%add_ln102_1 = add i64 %indvar_flatten75_load, i64 1" [filter_kernel.cpp:102]   --->   Operation 88 'add' 'add_ln102_1' <Predicate = (!icmp_ln101 & !icmp_ln102)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.14ns)   --->   "%select_ln102_3 = select i1 %icmp_ln102, i64 1, i64 %add_ln102_1" [filter_kernel.cpp:102]   --->   Operation 89 'select' 'select_ln102_3' <Predicate = (!icmp_ln101)> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.14ns)   --->   "%store_ln101 = store i2 %select_ln101_4, i2 %i" [filter_kernel.cpp:101]   --->   Operation 90 'store' 'store_ln101' <Predicate = (!icmp_ln101)> <Delay = 1.14>
ST_4 : Operation 91 [1/1] (1.14ns)   --->   "%store_ln102 = store i64 %select_ln102_3, i64 %indvar_flatten75" [filter_kernel.cpp:102]   --->   Operation 91 'store' 'store_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.14>
ST_4 : Operation 126 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln101)> <Delay = 1.14>

State 5 <SV = 4> <Delay = 5.64>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%line_buffer_3_load25 = phi i8 %p_load9, void %for.inc122, i8 %line_buffer_3_load, void %new.body.VITIS_LOOP_103_9" [filter_kernel.cpp:105]   --->   Operation 92 'phi' 'line_buffer_3_load25' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%line_buffer_4_load24 = phi i8 %p_load8, void %for.inc122, i8 %line_buffer_4_load, void %new.body.VITIS_LOOP_103_9" [filter_kernel.cpp:105]   --->   Operation 93 'phi' 'line_buffer_4_load24' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%line_buffer_5_load23 = phi i8 %p_load, void %for.inc122, i8 %line_buffer_5_load, void %new.body.VITIS_LOOP_103_9" [filter_kernel.cpp:105]   --->   Operation 94 'phi' 'line_buffer_5_load23' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 95 'getelementptr' 'line_buffer_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 96 'getelementptr' 'line_buffer_1_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 97 'getelementptr' 'line_buffer_2_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:104]   --->   Operation 98 'specpipeline' 'specpipeline_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.14ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_3_load25, i2 1, i8 %line_buffer_4_load24, i2 2, i8 %line_buffer_5_load23, i8 0, i2 %select_ln102" [filter_kernel.cpp:105]   --->   Operation 99 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln101 & !empty_47)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.14ns)   --->   "%tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_6_load, i2 1, i8 %line_buffer_7_load, i2 2, i8 %line_buffer_8_load, i8 0, i2 %select_ln102" [filter_kernel.cpp:105]   --->   Operation 100 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln101 & empty_47)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.93ns)   --->   "%select_ln105 = select i1 %empty_47, i8 %tmp_9, i8 %tmp_s" [filter_kernel.cpp:105]   --->   Operation 101 'select' 'select_ln105' <Predicate = (!icmp_ln101)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.14ns)   --->   "%switch_ln105 = switch i2 %select_ln102, void %arrayidx11521.case.2146, i2 0, void %arrayidx11521.case.0144, i2 1, void %arrayidx11521.exit" [filter_kernel.cpp:105]   --->   Operation 102 'switch' 'switch_ln105' <Predicate = (!icmp_ln101 & !cond)> <Delay = 1.14>
ST_5 : Operation 103 [1/1] (1.14ns)   --->   "%br_ln105 = br void %arrayidx11521.exit" [filter_kernel.cpp:105]   --->   Operation 103 'br' 'br_ln105' <Predicate = (!icmp_ln101 & !cond & select_ln102 == 0)> <Delay = 1.14>
ST_5 : Operation 104 [1/1] (1.14ns)   --->   "%br_ln105 = br void %arrayidx11521.exit" [filter_kernel.cpp:105]   --->   Operation 104 'br' 'br_ln105' <Predicate = (!icmp_ln101 & !cond & select_ln102 != 0 & select_ln102 != 1)> <Delay = 1.14>
ST_5 : Operation 105 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %select_ln105, i11 %line_buffer_1_addr" [filter_kernel.cpp:105]   --->   Operation 105 'store' 'store_ln105' <Predicate = (cond & select_ln102 == 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx11521.exit139" [filter_kernel.cpp:105]   --->   Operation 106 'br' 'br_ln105' <Predicate = (cond & select_ln102 == 1)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %select_ln105, i11 %line_buffer_addr" [filter_kernel.cpp:105]   --->   Operation 107 'store' 'store_ln105' <Predicate = (cond & select_ln102 == 0)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx11521.exit139" [filter_kernel.cpp:105]   --->   Operation 108 'br' 'br_ln105' <Predicate = (cond & select_ln102 == 0)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %select_ln105, i11 %line_buffer_2_addr" [filter_kernel.cpp:105]   --->   Operation 109 'store' 'store_ln105' <Predicate = (cond & select_ln102 != 0 & select_ln102 != 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx11521.exit139" [filter_kernel.cpp:105]   --->   Operation 110 'br' 'br_ln105' <Predicate = (cond & select_ln102 != 0 & select_ln102 != 1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.14ns)   --->   "%br_ln105 = br void %arrayidx11521.exit" [filter_kernel.cpp:105]   --->   Operation 111 'br' 'br_ln105' <Predicate = (!icmp_ln101 & cond)> <Delay = 1.14>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%empty_44 = phi i8 %line_buffer_5_load23, void %arrayidx11521.exit139, i8 %select_ln105, void %arrayidx11521.case.2146, i8 %line_buffer_5_load23, void %arrayidx11521.case.0144, i8 %line_buffer_5_load23, void %arrayidx11521.case.1" [filter_kernel.cpp:105]   --->   Operation 112 'phi' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty_45 = phi i8 %line_buffer_4_load24, void %arrayidx11521.exit139, i8 %line_buffer_4_load24, void %arrayidx11521.case.2146, i8 %line_buffer_4_load24, void %arrayidx11521.case.0144, i8 %select_ln105, void %arrayidx11521.case.1" [filter_kernel.cpp:105]   --->   Operation 113 'phi' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%empty_46 = phi i8 %line_buffer_3_load25, void %arrayidx11521.exit139, i8 %line_buffer_3_load25, void %arrayidx11521.case.2146, i8 %select_ln105, void %arrayidx11521.case.0144, i8 %line_buffer_3_load25, void %arrayidx11521.case.1" [filter_kernel.cpp:105]   --->   Operation 114 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%line_buffer_3_addr_1 = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 115 'getelementptr' 'line_buffer_3_addr_1' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %empty_46, i11 %line_buffer_3_addr_1" [filter_kernel.cpp:105]   --->   Operation 116 'store' 'store_ln105' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%line_buffer_4_addr_1 = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 117 'getelementptr' 'line_buffer_4_addr_1' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %empty_45, i11 %line_buffer_4_addr_1" [filter_kernel.cpp:105]   --->   Operation 118 'store' 'store_ln105' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%line_buffer_5_addr_1 = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 119 'getelementptr' 'line_buffer_5_addr_1' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %empty_44, i11 %line_buffer_5_addr_1" [filter_kernel.cpp:105]   --->   Operation 120 'store' 'store_ln105' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc119" [filter_kernel.cpp:102]   --->   Operation 121 'br' 'br_ln102' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln105 = store i8 %empty_44, i8 %empty_43" [filter_kernel.cpp:105]   --->   Operation 122 'store' 'store_ln105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln105 = store i8 %empty_45, i8 %empty_42" [filter_kernel.cpp:105]   --->   Operation 123 'store' 'store_ln105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln105 = store i8 %empty_46, i8 %empty" [filter_kernel.cpp:105]   --->   Operation 124 'store' 'store_ln105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.inc116" [filter_kernel.cpp:103]   --->   Operation 125 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ channels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound81]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ line_buffer_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ line_buffer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ line_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bound67]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ line_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ line_buffer_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca       ) [ 011100]
j                     (alloca       ) [ 011100]
indvar_flatten75      (alloca       ) [ 011110]
i                     (alloca       ) [ 011110]
indvar_flatten99      (alloca       ) [ 011000]
empty                 (alloca       ) [ 011111]
empty_42              (alloca       ) [ 011111]
empty_43              (alloca       ) [ 011111]
bound67_read          (read         ) [ 000000]
bound81_read          (read         ) [ 001000]
channels_read         (read         ) [ 001100]
bound67_cast          (zext         ) [ 001000]
cmp253849             (icmp         ) [ 011111]
store_ln0             (store        ) [ 000000]
store_ln101           (store        ) [ 000000]
store_ln0             (store        ) [ 000000]
store_ln102           (store        ) [ 000000]
store_ln103           (store        ) [ 000000]
br_ln101              (br           ) [ 000000]
indvar_flatten75_load (load         ) [ 010110]
indvar_flatten99_load (load         ) [ 000000]
icmp_ln101            (icmp         ) [ 011111]
add_ln101             (add          ) [ 000000]
icmp_ln102            (icmp         ) [ 010110]
store_ln101           (store        ) [ 000000]
k_1                   (load         ) [ 000000]
zext_ln103            (zext         ) [ 000000]
icmp_ln103            (icmp         ) [ 000000]
j_load                (load         ) [ 000000]
select_ln101          (select       ) [ 000000]
select_ln101_1        (select       ) [ 000000]
trunc_ln101           (trunc        ) [ 000000]
select_ln101_2        (select       ) [ 000000]
select_ln101_3        (select       ) [ 000000]
add_ln102             (add          ) [ 000000]
select_ln102          (select       ) [ 011011]
trunc_ln102           (trunc        ) [ 000000]
select_ln102_1        (select       ) [ 000000]
zext_ln102            (zext         ) [ 011011]
select_ln102_2        (select       ) [ 000000]
first_iter_2          (icmp         ) [ 011111]
line_buffer_3_addr    (getelementptr) [ 010010]
line_buffer_4_addr    (getelementptr) [ 010010]
line_buffer_5_addr    (getelementptr) [ 010010]
line_buffer_6_addr    (getelementptr) [ 010010]
line_buffer_7_addr    (getelementptr) [ 010010]
line_buffer_8_addr    (getelementptr) [ 010010]
add_ln103             (add          ) [ 000000]
zext_ln103_1          (zext         ) [ 000000]
icmp_ln103_1          (icmp         ) [ 011111]
br_ln103              (br           ) [ 000000]
br_ln103              (br           ) [ 000000]
br_ln103              (br           ) [ 000000]
store_ln102           (store        ) [ 000000]
store_ln103           (store        ) [ 000000]
p_load9               (load         ) [ 011011]
p_load8               (load         ) [ 011011]
p_load                (load         ) [ 011011]
br_ln101              (br           ) [ 000000]
i_load                (load         ) [ 000000]
indvars_iv_next76     (add          ) [ 000000]
specloopname_ln0      (specloopname ) [ 000000]
select_ln101_4        (select       ) [ 000000]
br_ln103              (br           ) [ 011011]
line_buffer_3_load    (load         ) [ 011011]
line_buffer_4_load    (load         ) [ 011011]
line_buffer_5_load    (load         ) [ 011011]
br_ln103              (br           ) [ 011011]
cond                  (icmp         ) [ 011011]
empty_47              (icmp         ) [ 001001]
line_buffer_6_load    (load         ) [ 001001]
line_buffer_7_load    (load         ) [ 001001]
line_buffer_8_load    (load         ) [ 001001]
br_ln105              (br           ) [ 000000]
switch_ln105          (switch       ) [ 000000]
add_ln102_1           (add          ) [ 000000]
select_ln102_3        (select       ) [ 000000]
store_ln101           (store        ) [ 000000]
store_ln102           (store        ) [ 000000]
line_buffer_3_load25  (phi          ) [ 001001]
line_buffer_4_load24  (phi          ) [ 001001]
line_buffer_5_load23  (phi          ) [ 001001]
line_buffer_addr      (getelementptr) [ 000000]
line_buffer_1_addr    (getelementptr) [ 000000]
line_buffer_2_addr    (getelementptr) [ 000000]
specpipeline_ln104    (specpipeline ) [ 000000]
tmp_s                 (sparsemux    ) [ 000000]
tmp_9                 (sparsemux    ) [ 000000]
select_ln105          (select       ) [ 000000]
switch_ln105          (switch       ) [ 000000]
br_ln105              (br           ) [ 000000]
br_ln105              (br           ) [ 000000]
store_ln105           (store        ) [ 000000]
br_ln105              (br           ) [ 000000]
store_ln105           (store        ) [ 000000]
br_ln105              (br           ) [ 000000]
store_ln105           (store        ) [ 000000]
br_ln105              (br           ) [ 000000]
br_ln105              (br           ) [ 000000]
empty_44              (phi          ) [ 000000]
empty_45              (phi          ) [ 000000]
empty_46              (phi          ) [ 000000]
line_buffer_3_addr_1  (getelementptr) [ 000000]
store_ln105           (store        ) [ 000000]
line_buffer_4_addr_1  (getelementptr) [ 000000]
store_ln105           (store        ) [ 000000]
line_buffer_5_addr_1  (getelementptr) [ 000000]
store_ln105           (store        ) [ 000000]
br_ln102              (br           ) [ 000000]
store_ln105           (store        ) [ 000000]
store_ln105           (store        ) [ 000000]
store_ln105           (store        ) [ 000000]
br_ln103              (br           ) [ 000000]
ret_ln0               (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="channels">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound81">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound81"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buffer_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="line_buffer_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="line_buffer_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="line_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="line_buffer_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="line_buffer_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bound67">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound67"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="line_buffer_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="line_buffer_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="line_buffer_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="k_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten75_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten75/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten99_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten99/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_42_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="empty_43_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_43/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bound67_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="63" slack="0"/>
<pin id="98" dir="0" index="1" bw="63" slack="0"/>
<pin id="99" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound67_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="bound81_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound81_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="channels_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="line_buffer_3_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_3_load/3 store_ln105/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="line_buffer_4_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="11" slack="0"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_4_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_4_load/3 store_ln105/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="line_buffer_5_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_5_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="line_buffer_5_load/3 store_ln105/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="line_buffer_6_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_6_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="line_buffer_7_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_7_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="line_buffer_8_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_8_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_6_load/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_7_load/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_8_load/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="line_buffer_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="2"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_addr/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="line_buffer_1_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="2"/>
<pin id="203" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_1_addr/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="line_buffer_2_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="11" slack="2"/>
<pin id="210" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_2_addr/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln105_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln105_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln105_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="line_buffer_3_addr_1_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="11" slack="2"/>
<pin id="235" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_3_addr_1/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="line_buffer_4_addr_1_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="11" slack="2"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_4_addr_1/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="line_buffer_5_addr_1_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="11" slack="2"/>
<pin id="251" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_5_addr_1/5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="line_buffer_3_load25_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="257" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="line_buffer_3_load25 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="line_buffer_3_load25_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="8" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buffer_3_load25/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="line_buffer_4_load24_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="266" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="line_buffer_4_load24 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="line_buffer_4_load24_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="8" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buffer_4_load24/5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="line_buffer_5_load23_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="275" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="line_buffer_5_load23 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="line_buffer_5_load23_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="8" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buffer_5_load23/5 "/>
</bind>
</comp>

<comp id="282" class="1005" name="empty_44_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="284" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_44 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="empty_44_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="4" bw="8" slack="0"/>
<pin id="291" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="6" bw="8" slack="0"/>
<pin id="293" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_44/5 "/>
</bind>
</comp>

<comp id="299" class="1005" name="empty_45_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="301" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_45 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="empty_45_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="4" bw="8" slack="0"/>
<pin id="308" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="8" slack="0"/>
<pin id="310" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_45/5 "/>
</bind>
</comp>

<comp id="316" class="1005" name="empty_46_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="318" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_46 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="empty_46_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="8" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="4" bw="8" slack="0"/>
<pin id="325" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="6" bw="8" slack="0"/>
<pin id="327" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_46/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="bound67_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="63" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound67_cast/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="cmp253849_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp253849/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln0_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln101_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln0_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln102_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="31" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln103_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="indvar_flatten75_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten75_load/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="indvar_flatten99_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten99_load/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln101_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="1"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln101_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln102_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="0"/>
<pin id="387" dir="0" index="1" bw="63" slack="1"/>
<pin id="388" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln101_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="1"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="k_1_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="2"/>
<pin id="397" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln103_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln103_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="2"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="j_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="31" slack="2"/>
<pin id="409" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln101_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="31" slack="0"/>
<pin id="414" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="select_ln101_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="2" slack="0"/>
<pin id="421" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101_1/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln101_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="31" slack="0"/>
<pin id="426" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln101_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="11" slack="0"/>
<pin id="432" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101_2/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln101_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="1" slack="2"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101_3/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln102_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="31" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln102_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="2" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln102_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln102/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln102_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="11" slack="0"/>
<pin id="462" dir="0" index="2" bw="11" slack="0"/>
<pin id="463" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102_1/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln102_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="11" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln102/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln102_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="31" slack="0"/>
<pin id="480" dir="0" index="2" bw="31" slack="0"/>
<pin id="481" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102_2/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="first_iter_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_2/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln103_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln103_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln103_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="2"/>
<pin id="504" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103_1/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln102_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="31" slack="0"/>
<pin id="508" dir="0" index="1" bw="31" slack="2"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln103_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="2" slack="0"/>
<pin id="513" dir="0" index="1" bw="2" slack="2"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="p_load9_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="3"/>
<pin id="518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load9/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_load8_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="3"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load8/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="3"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="i_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="3"/>
<pin id="527" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="indvars_iv_next76_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next76/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln101_4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="2"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="0" index="2" bw="2" slack="0"/>
<pin id="538" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101_4/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="cond_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="empty_47_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_47/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln102_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="2"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln102_3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="2"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="0" index="2" bw="64" slack="0"/>
<pin id="562" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102_3/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln101_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="0" index="1" bw="2" slack="3"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln102_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="0"/>
<pin id="572" dir="0" index="1" bw="64" slack="3"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_s_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="2" slack="0"/>
<pin id="578" dir="0" index="2" bw="8" slack="0"/>
<pin id="579" dir="0" index="3" bw="2" slack="0"/>
<pin id="580" dir="0" index="4" bw="8" slack="0"/>
<pin id="581" dir="0" index="5" bw="2" slack="0"/>
<pin id="582" dir="0" index="6" bw="8" slack="0"/>
<pin id="583" dir="0" index="7" bw="8" slack="0"/>
<pin id="584" dir="0" index="8" bw="2" slack="2"/>
<pin id="585" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_9_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="0" index="2" bw="8" slack="1"/>
<pin id="598" dir="0" index="3" bw="2" slack="0"/>
<pin id="599" dir="0" index="4" bw="8" slack="1"/>
<pin id="600" dir="0" index="5" bw="2" slack="0"/>
<pin id="601" dir="0" index="6" bw="8" slack="1"/>
<pin id="602" dir="0" index="7" bw="8" slack="0"/>
<pin id="603" dir="0" index="8" bw="2" slack="2"/>
<pin id="604" dir="1" index="9" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="select_ln105_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="8" slack="0"/>
<pin id="613" dir="0" index="2" bw="8" slack="0"/>
<pin id="614" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln105_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="4"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln105_store_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="4"/>
<pin id="631" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/5 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln105_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="4"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/5 "/>
</bind>
</comp>

<comp id="638" class="1005" name="k_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="645" class="1005" name="j_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="31" slack="0"/>
<pin id="647" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="652" class="1005" name="indvar_flatten75_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten75 "/>
</bind>
</comp>

<comp id="659" class="1005" name="i_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="0"/>
<pin id="661" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="666" class="1005" name="indvar_flatten99_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="0"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten99 "/>
</bind>
</comp>

<comp id="673" class="1005" name="empty_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="3"/>
<pin id="675" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="679" class="1005" name="empty_42_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="3"/>
<pin id="681" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_42 "/>
</bind>
</comp>

<comp id="685" class="1005" name="empty_43_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="3"/>
<pin id="687" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="empty_43 "/>
</bind>
</comp>

<comp id="691" class="1005" name="bound81_read_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound81_read "/>
</bind>
</comp>

<comp id="696" class="1005" name="channels_read_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="2"/>
<pin id="698" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="channels_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="bound67_cast_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="1"/>
<pin id="704" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound67_cast "/>
</bind>
</comp>

<comp id="707" class="1005" name="cmp253849_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="2"/>
<pin id="709" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp253849 "/>
</bind>
</comp>

<comp id="712" class="1005" name="indvar_flatten75_load_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="2"/>
<pin id="714" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten75_load "/>
</bind>
</comp>

<comp id="717" class="1005" name="icmp_ln101_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln102_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln102 "/>
</bind>
</comp>

<comp id="731" class="1005" name="select_ln102_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="1"/>
<pin id="733" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln102 "/>
</bind>
</comp>

<comp id="737" class="1005" name="zext_ln102_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="64" slack="2"/>
<pin id="739" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln102 "/>
</bind>
</comp>

<comp id="747" class="1005" name="first_iter_2_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_2 "/>
</bind>
</comp>

<comp id="751" class="1005" name="line_buffer_3_addr_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="1"/>
<pin id="753" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_3_addr "/>
</bind>
</comp>

<comp id="756" class="1005" name="line_buffer_4_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="1"/>
<pin id="758" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_4_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="line_buffer_5_addr_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="11" slack="1"/>
<pin id="763" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_5_addr "/>
</bind>
</comp>

<comp id="766" class="1005" name="line_buffer_6_addr_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="11" slack="1"/>
<pin id="768" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_6_addr "/>
</bind>
</comp>

<comp id="771" class="1005" name="line_buffer_7_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="11" slack="1"/>
<pin id="773" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_7_addr "/>
</bind>
</comp>

<comp id="776" class="1005" name="line_buffer_8_addr_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="11" slack="1"/>
<pin id="778" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_8_addr "/>
</bind>
</comp>

<comp id="781" class="1005" name="icmp_ln103_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="2"/>
<pin id="783" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103_1 "/>
</bind>
</comp>

<comp id="785" class="1005" name="p_load9_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="1"/>
<pin id="787" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_load9 "/>
</bind>
</comp>

<comp id="790" class="1005" name="p_load8_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="1"/>
<pin id="792" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_load8 "/>
</bind>
</comp>

<comp id="795" class="1005" name="p_load_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="1"/>
<pin id="797" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="800" class="1005" name="line_buffer_3_load_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="1"/>
<pin id="802" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_3_load "/>
</bind>
</comp>

<comp id="805" class="1005" name="line_buffer_4_load_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="1"/>
<pin id="807" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_4_load "/>
</bind>
</comp>

<comp id="810" class="1005" name="line_buffer_5_load_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="1"/>
<pin id="812" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_5_load "/>
</bind>
</comp>

<comp id="815" class="1005" name="cond_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="819" class="1005" name="empty_47_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_47 "/>
</bind>
</comp>

<comp id="824" class="1005" name="line_buffer_6_load_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_6_load "/>
</bind>
</comp>

<comp id="829" class="1005" name="line_buffer_7_load_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_7_load "/>
</bind>
</comp>

<comp id="834" class="1005" name="line_buffer_8_load_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_8_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="153" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="160" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="167" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="199" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="192" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="206" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="18" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="295"><net_src comp="276" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="276" pin="4"/><net_sink comp="285" pin=4"/></net>

<net id="297"><net_src comp="276" pin="4"/><net_sink comp="285" pin=6"/></net>

<net id="298"><net_src comp="285" pin="8"/><net_sink comp="147" pin=1"/></net>

<net id="312"><net_src comp="267" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="267" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="267" pin="4"/><net_sink comp="302" pin=4"/></net>

<net id="315"><net_src comp="302" pin="8"/><net_sink comp="134" pin=1"/></net>

<net id="329"><net_src comp="258" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="258" pin="4"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="258" pin="4"/><net_sink comp="319" pin=6"/></net>

<net id="332"><net_src comp="319" pin="8"/><net_sink comp="121" pin=1"/></net>

<net id="336"><net_src comp="96" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="108" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="32" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="36" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="34" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="378"><net_src comp="371" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="371" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="368" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="379" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="36" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="395" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="427"><net_src comp="407" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="402" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="410" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="44" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="435" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="417" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="36" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="458"><net_src comp="441" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="435" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="428" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="455" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="482"><net_src comp="435" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="410" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="441" pin="2"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="447" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="36" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="447" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="46" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="477" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="491" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="46" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="525" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="545"><net_src comp="534" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="36" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="534" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="46" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="40" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="40" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="564"><net_src comp="553" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="534" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="558" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="586"><net_src comp="58" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="587"><net_src comp="36" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="588"><net_src comp="258" pin="4"/><net_sink comp="575" pin=2"/></net>

<net id="589"><net_src comp="46" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="590"><net_src comp="267" pin="4"/><net_sink comp="575" pin=4"/></net>

<net id="591"><net_src comp="60" pin="0"/><net_sink comp="575" pin=5"/></net>

<net id="592"><net_src comp="276" pin="4"/><net_sink comp="575" pin=6"/></net>

<net id="593"><net_src comp="62" pin="0"/><net_sink comp="575" pin=7"/></net>

<net id="605"><net_src comp="58" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="606"><net_src comp="36" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="607"><net_src comp="46" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="608"><net_src comp="60" pin="0"/><net_sink comp="594" pin=5"/></net>

<net id="609"><net_src comp="62" pin="0"/><net_sink comp="594" pin=7"/></net>

<net id="615"><net_src comp="594" pin="9"/><net_sink comp="610" pin=1"/></net>

<net id="616"><net_src comp="575" pin="9"/><net_sink comp="610" pin=2"/></net>

<net id="617"><net_src comp="610" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="618"><net_src comp="610" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="619"><net_src comp="610" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="620"><net_src comp="610" pin="3"/><net_sink comp="285" pin=2"/></net>

<net id="621"><net_src comp="610" pin="3"/><net_sink comp="302" pin=6"/></net>

<net id="622"><net_src comp="610" pin="3"/><net_sink comp="319" pin=4"/></net>

<net id="627"><net_src comp="285" pin="8"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="302" pin="8"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="319" pin="8"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="64" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="648"><net_src comp="68" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="655"><net_src comp="72" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="662"><net_src comp="76" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="669"><net_src comp="80" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="676"><net_src comp="84" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="682"><net_src comp="88" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="688"><net_src comp="92" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="694"><net_src comp="102" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="699"><net_src comp="108" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="705"><net_src comp="333" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="710"><net_src comp="337" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="715"><net_src comp="368" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="720"><net_src comp="374" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="385" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="730"><net_src comp="721" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="734"><net_src comp="447" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="575" pin=8"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="594" pin=8"/></net>

<net id="740"><net_src comp="467" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="750"><net_src comp="485" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="114" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="759"><net_src comp="127" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="764"><net_src comp="140" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="769"><net_src comp="153" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="774"><net_src comp="160" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="779"><net_src comp="167" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="784"><net_src comp="501" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="516" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="793"><net_src comp="519" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="798"><net_src comp="522" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="803"><net_src comp="121" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="808"><net_src comp="134" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="813"><net_src comp="147" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="818"><net_src comp="541" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="547" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="827"><net_src comp="174" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="832"><net_src comp="180" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="594" pin=4"/></net>

<net id="837"><net_src comp="186" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="594" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buffer | {5 }
	Port: line_buffer_1 | {5 }
	Port: line_buffer_2 | {5 }
	Port: line_buffer_3 | {5 }
	Port: line_buffer_4 | {5 }
	Port: line_buffer_5 | {5 }
 - Input state : 
	Port: filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 : channels | {1 }
	Port: filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 : bound81 | {1 }
	Port: filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 : line_buffer_6 | {3 4 }
	Port: filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 : line_buffer_7 | {3 4 }
	Port: filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 : line_buffer_8 | {3 4 }
	Port: filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 : bound67 | {1 }
	Port: filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 : line_buffer_3 | {3 4 }
	Port: filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 : line_buffer_4 | {3 4 }
	Port: filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 : line_buffer_5 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln101 : 1
		store_ln0 : 1
		store_ln102 : 1
		store_ln103 : 1
	State 2
		icmp_ln101 : 1
		add_ln101 : 1
		icmp_ln102 : 1
		store_ln101 : 2
	State 3
		zext_ln103 : 1
		icmp_ln103 : 2
		select_ln101 : 1
		select_ln101_1 : 1
		trunc_ln101 : 1
		select_ln101_2 : 2
		select_ln101_3 : 3
		add_ln102 : 2
		select_ln102 : 4
		trunc_ln102 : 3
		select_ln102_1 : 4
		zext_ln102 : 5
		select_ln102_2 : 4
		first_iter_2 : 5
		line_buffer_3_addr : 6
		line_buffer_3_load : 7
		line_buffer_4_addr : 6
		line_buffer_4_load : 7
		line_buffer_5_addr : 6
		line_buffer_5_load : 7
		line_buffer_6_addr : 6
		line_buffer_7_addr : 6
		line_buffer_8_addr : 6
		line_buffer_6_load : 7
		line_buffer_7_load : 7
		line_buffer_8_load : 7
		add_ln103 : 5
		zext_ln103_1 : 6
		icmp_ln103_1 : 7
		br_ln103 : 8
		store_ln102 : 5
		store_ln103 : 6
	State 4
		indvars_iv_next76 : 1
		select_ln101_4 : 2
		cond : 3
		empty_47 : 3
		br_ln105 : 4
		select_ln102_3 : 1
		store_ln101 : 3
		store_ln102 : 2
	State 5
		tmp_s : 1
		select_ln105 : 2
		store_ln105 : 3
		store_ln105 : 3
		store_ln105 : 3
		empty_44 : 3
		empty_45 : 3
		empty_46 : 3
		store_ln105 : 4
		store_ln105 : 4
		store_ln105 : 4
		store_ln105 : 4
		store_ln105 : 4
		store_ln105 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      cmp253849_fu_337     |    0    |    39   |
|          |     icmp_ln101_fu_374     |    0    |    71   |
|          |     icmp_ln102_fu_385     |    0    |    71   |
|   icmp   |     icmp_ln103_fu_402     |    0    |    39   |
|          |    first_iter_2_fu_485    |    0    |    10   |
|          |    icmp_ln103_1_fu_501    |    0    |    39   |
|          |        cond_fu_541        |    0    |    10   |
|          |      empty_47_fu_547      |    0    |    10   |
|----------|---------------------------|---------|---------|
|          |      add_ln101_fu_379     |    0    |    71   |
|          |      add_ln102_fu_441     |    0    |    38   |
|    add   |      add_ln103_fu_491     |    0    |    10   |
|          |  indvars_iv_next76_fu_528 |    0    |    10   |
|          |     add_ln102_1_fu_553    |    0    |    71   |
|----------|---------------------------|---------|---------|
|          |    select_ln101_fu_410    |    0    |    31   |
|          |   select_ln101_1_fu_417   |    0    |    2    |
|          |   select_ln101_2_fu_428   |    0    |    11   |
|          |   select_ln101_3_fu_435   |    0    |    2    |
|  select  |    select_ln102_fu_447    |    0    |    2    |
|          |   select_ln102_1_fu_459   |    0    |    11   |
|          |   select_ln102_2_fu_477   |    0    |    31   |
|          |   select_ln101_4_fu_534   |    0    |    2    |
|          |   select_ln102_3_fu_558   |    0    |    64   |
|          |    select_ln105_fu_610    |    0    |    8    |
|----------|---------------------------|---------|---------|
| sparsemux|        tmp_s_fu_575       |    0    |    9    |
|          |        tmp_9_fu_594       |    0    |    9    |
|----------|---------------------------|---------|---------|
|          |  bound67_read_read_fu_96  |    0    |    0    |
|   read   |  bound81_read_read_fu_102 |    0    |    0    |
|          | channels_read_read_fu_108 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    bound67_cast_fu_333    |    0    |    0    |
|   zext   |     zext_ln103_fu_398     |    0    |    0    |
|          |     zext_ln102_fu_467     |    0    |    0    |
|          |    zext_ln103_1_fu_497    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln101_fu_424    |    0    |    0    |
|          |     trunc_ln102_fu_455    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   671   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     bound67_cast_reg_702    |   64   |
|     bound81_read_reg_691    |   64   |
|    channels_read_reg_696    |   32   |
|      cmp253849_reg_707      |    1   |
|         cond_reg_815        |    1   |
|       empty_42_reg_679      |    8   |
|       empty_43_reg_685      |    8   |
|       empty_44_reg_282      |    8   |
|       empty_45_reg_299      |    8   |
|       empty_46_reg_316      |    8   |
|       empty_47_reg_819      |    1   |
|        empty_reg_673        |    8   |
|     first_iter_2_reg_747    |    1   |
|          i_reg_659          |    2   |
|      icmp_ln101_reg_717     |    1   |
|      icmp_ln102_reg_721     |    1   |
|     icmp_ln103_1_reg_781    |    1   |
|indvar_flatten75_load_reg_712|   64   |
|   indvar_flatten75_reg_652  |   64   |
|   indvar_flatten99_reg_666  |   64   |
|          j_reg_645          |   31   |
|          k_reg_638          |    2   |
|  line_buffer_3_addr_reg_751 |   11   |
| line_buffer_3_load25_reg_255|    8   |
|  line_buffer_3_load_reg_800 |    8   |
|  line_buffer_4_addr_reg_756 |   11   |
| line_buffer_4_load24_reg_264|    8   |
|  line_buffer_4_load_reg_805 |    8   |
|  line_buffer_5_addr_reg_761 |   11   |
| line_buffer_5_load23_reg_273|    8   |
|  line_buffer_5_load_reg_810 |    8   |
|  line_buffer_6_addr_reg_766 |   11   |
|  line_buffer_6_load_reg_824 |    8   |
|  line_buffer_7_addr_reg_771 |   11   |
|  line_buffer_7_load_reg_829 |    8   |
|  line_buffer_8_addr_reg_776 |   11   |
|  line_buffer_8_load_reg_834 |    8   |
|       p_load8_reg_790       |    8   |
|       p_load9_reg_785       |    8   |
|        p_load_reg_795       |    8   |
|     select_ln102_reg_731    |    2   |
|      zext_ln102_reg_737     |   64   |
+-----------------------------+--------+
|            Total            |   670  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_121 |  p0  |   3  |  11  |   33   ||    0    ||    13   |
| grp_access_fu_134 |  p0  |   3  |  11  |   33   ||    0    ||    13   |
| grp_access_fu_147 |  p0  |   3  |  11  |   33   ||    0    ||    13   |
| grp_access_fu_174 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_180 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_186 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   165  || 6.95164 ||    0    ||    66   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   671  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   66   |
|  Register |    -   |   670  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   670  |   737  |
+-----------+--------+--------+--------+
