

[connectivity]

slr=test_load_512_1:SLR0
slr=test_duplicate_512_1:SLR0
slr=coalesce_1:SLR0
slr=src_cache_read_engine_1:SLR0
slr=src_cache_access_1:SLR0
slr=test_store_512_1:SLR0

sp=test_load_512_1.mem:DDR[0]
sp=test_store_512_1.mem:DDR[0]
sp=src_cache_read_engine_1.input:DDR[0]


stream_connect=test_load_512_1.output:test_duplicate_512_1.in
stream_connect=test_duplicate_512_1.out1:coalesce_1.src_in
stream_connect=test_duplicate_512_1.out2:src_cache_access_1.in:16
stream_connect=coalesce_1.cmd_out:src_cache_read_engine_1.cmd_in

stream_connect=src_cache_read_engine_1.out:src_cache_access_1.cache_line_in

stream_connect=src_cache_access_1.out:test_store_512_1.input


[vivado] 
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=ExploreWithRemap
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=SSI_SpreadLogic_high
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
