{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651599912172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651599912172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 23:15:11 2022 " "Processing started: Tue May 03 23:15:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651599912172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599912172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599912172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651599913394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651599913394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_comparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_comparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_comparator-behave " "Found design unit 1: unsigned_comparator-behave" {  } { { "unsigned_comparator.vhdl" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/unsigned_comparator.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935618 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_comparator " "Found entity 1: unsigned_comparator" {  } { { "unsigned_comparator.vhdl" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/unsigned_comparator.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "register_file.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935626 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935634 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-behave " "Found design unit 1: mux8-behave" {  } { { "mux_8to1_nbits.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/mux_8to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935645 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux_8to1_nbits.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/mux_8to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_nbits-behave " "Found design unit 1: mux_4to1_nbits-behave" {  } { { "mux_4to1_nbits.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/mux_4to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935653 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_nbits " "Found entity 1: mux_4to1_nbits" {  } { { "mux_4to1_nbits.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/mux_4to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behave " "Found design unit 1: mux_4to1-behave" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/mux_4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935655 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/mux_4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_nbits-behave " "Found design unit 1: mux_2to1_nbits-behave" {  } { { "mux_2to1_nbits.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/mux_2to1_nbits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935666 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_nbits " "Found entity 1: mux_2to1_nbits" {  } { { "mux_2to1_nbits.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/mux_2to1_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behave " "Found design unit 1: mux_2to1-behave" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/mux_2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935668 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/mux_2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "memory.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935677 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left7_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left7_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left7_shifter-shift " "Found design unit 1: left7_shifter-shift" {  } { { "left7_shifter.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/left7_shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935677 ""} { "Info" "ISGN_ENTITY_NAME" "1 left7_shifter " "Found entity 1: left7_shifter" {  } { { "left7_shifter.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/left7_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behavior " "Found design unit 1: instruction_register-behavior" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/instruction_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935688 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/instruction_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-behave " "Found design unit 1: IITB_RISC-behave" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/IITB_RISC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935688 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/IITB_RISC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-behave " "Found design unit 1: dflipflop-behave" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/dflipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935698 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/dflipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935698 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-behave " "Found design unit 1: controlpath-behave" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935719 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "components.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "alu.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935719 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend6-extend " "Found design unit 1: sign_extend6-extend" {  } { { "sign_extend6.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/sign_extend6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935735 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend6 " "Found entity 1: sign_extend6" {  } { { "sign_extend6.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/sign_extend6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend9-extend " "Found design unit 1: sign_extend9-extend" {  } { { "sign_extend9.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/sign_extend9.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935741 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend9 " "Found entity 1: sign_extend9" {  } { { "sign_extend9.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/sign_extend9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left1_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left1_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left1_shifter-shift " "Found design unit 1: left1_shifter-shift" {  } { { "left1_shifter.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/left1_shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935741 ""} { "Info" "ISGN_ENTITY_NAME" "1 left1_shifter " "Found entity 1: left1_shifter" {  } { { "left1_shifter.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/left1_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_box-norer " "Found design unit 1: nor_box-norer" {  } { { "nor_box.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/nor_box.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935759 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_box " "Found entity 1: nor_box" {  } { { "nor_box.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/nor_box.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dregister-behave " "Found design unit 1: dregister-behave" {  } { { "dregister.vhdl" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/dregister.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935767 ""} { "Info" "ISGN_ENTITY_NAME" "1 dregister " "Found entity 1: dregister" {  } { { "dregister.vhdl" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/dregister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dregister8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dregister8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dregister8-behave " "Found design unit 1: dregister8-behave" {  } { { "dregister8.vhdl" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/dregister8.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935775 ""} { "Info" "ISGN_ENTITY_NAME" "1 dregister8 " "Found entity 1: dregister8" {  } { { "dregister8.vhdl" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/dregister8.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599935775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599935775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651599935985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_risc " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_risc\"" {  } { { "IITB_RISC.vhd" "datapath_risc" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/IITB_RISC.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936039 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_d datapath.vhd(43) " "VHDL Signal Declaration warning at datapath.vhd(43): used implicit default value for signal \"mem_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651599936039 "|IITB_RISC|datapath:datapath_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A2 datapath.vhd(47) " "Verilog HDL or VHDL warning at datapath.vhd(47): object \"A2\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651599936039 "|IITB_RISC|datapath:datapath_risc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_pc_out datapath.vhd(50) " "VHDL Signal Declaration warning at datapath.vhd(50): used implicit default value for signal \"m_pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651599936039 "|IITB_RISC|datapath:datapath_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "less datapath.vhd(59) " "Verilog HDL or VHDL warning at datapath.vhd(59): object \"less\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651599936039 "|IITB_RISC|datapath:datapath_risc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "greater datapath.vhd(59) " "Verilog HDL or VHDL warning at datapath.vhd(59): object \"greater\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651599936039 "|IITB_RISC|datapath:datapath_risc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:datapath_risc\|memory:RAM " "Elaborating entity \"memory\" for hierarchy \"datapath:datapath_risc\|memory:RAM\"" {  } { { "datapath.vhd" "RAM" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register datapath:datapath_risc\|instruction_register:Inst_reg " "Elaborating entity \"instruction_register\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\"" {  } { { "datapath.vhd" "Inst_reg" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|instruction_register:Inst_reg\|mux_2to1_nbits:mux_low " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\|mux_2to1_nbits:mux_low\"" {  } { { "instruction_register.vhd" "mux_low" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/instruction_register.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister datapath:datapath_risc\|instruction_register:Inst_reg\|dregister:reg_high " "Elaborating entity \"dregister\" for hierarchy \"datapath:datapath_risc\|instruction_register:Inst_reg\|dregister:reg_high\"" {  } { { "instruction_register.vhd" "reg_high" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/instruction_register.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_a1 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_a1\"" {  } { { "datapath.vhd" "mux_a1" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_a3 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_a3\"" {  } { { "datapath.vhd" "mux_a3" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_nbits datapath:datapath_risc\|mux_4to1_nbits:mux_d3 " "Elaborating entity \"mux_4to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_4to1_nbits:mux_d3\"" {  } { { "datapath.vhd" "mux_d3" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits datapath:datapath_risc\|mux_2to1_nbits:mux_t1 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"datapath:datapath_risc\|mux_2to1_nbits:mux_t1\"" {  } { { "datapath.vhd" "mux_t1" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left7_shifter datapath:datapath_risc\|left7_shifter:shifter7 " "Elaborating entity \"left7_shifter\" for hierarchy \"datapath:datapath_risc\|left7_shifter:shifter7\"" {  } { { "datapath.vhd" "shifter7" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend6 datapath:datapath_risc\|sign_extend6:se6 " "Elaborating entity \"sign_extend6\" for hierarchy \"datapath:datapath_risc\|sign_extend6:se6\"" {  } { { "datapath.vhd" "se6" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend9 datapath:datapath_risc\|sign_extend9:se9 " "Elaborating entity \"sign_extend9\" for hierarchy \"datapath:datapath_risc\|sign_extend9:se9\"" {  } { { "datapath.vhd" "se9" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left1_shifter datapath:datapath_risc\|left1_shifter:shifter1 " "Elaborating entity \"left1_shifter\" for hierarchy \"datapath:datapath_risc\|left1_shifter:shifter1\"" {  } { { "datapath.vhd" "shifter1" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister datapath:datapath_risc\|dregister:regt1 " "Elaborating entity \"dregister\" for hierarchy \"datapath:datapath_risc\|dregister:regt1\"" {  } { { "datapath.vhd" "regt1" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister8 datapath:datapath_risc\|dregister8:regtc " "Elaborating entity \"dregister8\" for hierarchy \"datapath:datapath_risc\|dregister8:regtc\"" {  } { { "datapath.vhd" "regtc" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_box datapath:datapath_risc\|nor_box:nanding " "Elaborating entity \"nor_box\" for hierarchy \"datapath:datapath_risc\|nor_box:nanding\"" {  } { { "datapath.vhd" "nanding" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_comparator datapath:datapath_risc\|unsigned_comparator:compare " "Elaborating entity \"unsigned_comparator\" for hierarchy \"datapath:datapath_risc\|unsigned_comparator:compare\"" {  } { { "datapath.vhd" "compare" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop datapath:datapath_risc\|dflipflop:carryFF " "Elaborating entity \"dflipflop\" for hierarchy \"datapath:datapath_risc\|dflipflop:carryFF\"" {  } { { "datapath.vhd" "carryFF" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 datapath:datapath_risc\|mux_2to1:mux_z " "Elaborating entity \"mux_2to1\" for hierarchy \"datapath:datapath_risc\|mux_2to1:mux_z\"" {  } { { "datapath.vhd" "mux_z" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath_risc\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath_risc\|alu:alu_unit\"" {  } { { "datapath.vhd" "alu_unit" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_risc\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_risc\|register_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder datapath:datapath_risc\|PriorityEncoder:pe " "Elaborating entity \"PriorityEncoder\" for hierarchy \"datapath:datapath_risc\|PriorityEncoder:pe\"" {  } { { "datapath.vhd" "pe" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/datapath.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936608 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(33) " "VHDL Process Statement warning at PriorityEncoder.vhd(33): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936616 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(36) " "VHDL Process Statement warning at PriorityEncoder.vhd(36): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936616 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(40) " "VHDL Process Statement warning at PriorityEncoder.vhd(40): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936616 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(42) " "VHDL Process Statement warning at PriorityEncoder.vhd(42): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936616 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(45) " "VHDL Process Statement warning at PriorityEncoder.vhd(45): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936616 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(47) " "VHDL Process Statement warning at PriorityEncoder.vhd(47): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936616 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(50) " "VHDL Process Statement warning at PriorityEncoder.vhd(50): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936616 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(52) " "VHDL Process Statement warning at PriorityEncoder.vhd(52): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936616 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(55) " "VHDL Process Statement warning at PriorityEncoder.vhd(55): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936621 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(57) " "VHDL Process Statement warning at PriorityEncoder.vhd(57): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936621 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(60) " "VHDL Process Statement warning at PriorityEncoder.vhd(60): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936621 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(62) " "VHDL Process Statement warning at PriorityEncoder.vhd(62): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936621 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x PriorityEncoder.vhd(67) " "VHDL Process Statement warning at PriorityEncoder.vhd(67): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936621 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output1 PriorityEncoder.vhd(70) " "VHDL Process Statement warning at PriorityEncoder.vhd(70): signal \"output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936621 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output1 PriorityEncoder.vhd(29) " "VHDL Process Statement warning at PriorityEncoder.vhd(29): inferring latch(es) for signal or variable \"output1\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936621 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output2 PriorityEncoder.vhd(29) " "VHDL Process Statement warning at PriorityEncoder.vhd(29): inferring latch(es) for signal or variable \"output2\", which holds its previous value in one or more paths through the process" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936624 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[0\] PriorityEncoder.vhd(29) " "Inferred latch for \"output2\[0\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936624 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[1\] PriorityEncoder.vhd(29) " "Inferred latch for \"output2\[1\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936624 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output2\[2\] PriorityEncoder.vhd(29) " "Inferred latch for \"output2\[2\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936624 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[0\] PriorityEncoder.vhd(29) " "Inferred latch for \"output1\[0\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936624 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[1\] PriorityEncoder.vhd(29) " "Inferred latch for \"output1\[1\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936626 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[2\] PriorityEncoder.vhd(29) " "Inferred latch for \"output1\[2\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936626 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[3\] PriorityEncoder.vhd(29) " "Inferred latch for \"output1\[3\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936626 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[4\] PriorityEncoder.vhd(29) " "Inferred latch for \"output1\[4\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936626 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[5\] PriorityEncoder.vhd(29) " "Inferred latch for \"output1\[5\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936626 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[6\] PriorityEncoder.vhd(29) " "Inferred latch for \"output1\[6\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936626 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output1\[7\] PriorityEncoder.vhd(29) " "Inferred latch for \"output1\[7\]\" at PriorityEncoder.vhd(29)" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936626 "|IITB_RISC|datapath:datapath_risc|PriorityEncoder:pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:controlpath_risc " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:controlpath_risc\"" {  } { { "IITB_RISC.vhd" "controlpath_risc" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/IITB_RISC.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599936637 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_z controlpath.vhd(21) " "VHDL Signal Declaration warning at controlpath.vhd(21): used implicit default value for signal \"m_z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651599936637 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(113) " "VHDL Process Statement warning at controlpath.vhd(113): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936637 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(114) " "VHDL Process Statement warning at controlpath.vhd(114): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(114) " "VHDL Process Statement warning at controlpath.vhd(114): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlpath.vhd(114) " "VHDL Process Statement warning at controlpath.vhd(114): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(115) " "VHDL Process Statement warning at controlpath.vhd(115): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(115) " "VHDL Process Statement warning at controlpath.vhd(115): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(116) " "VHDL Process Statement warning at controlpath.vhd(116): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(116) " "VHDL Process Statement warning at controlpath.vhd(116): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(117) " "VHDL Process Statement warning at controlpath.vhd(117): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(117) " "VHDL Process Statement warning at controlpath.vhd(117): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(118) " "VHDL Process Statement warning at controlpath.vhd(118): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(118) " "VHDL Process Statement warning at controlpath.vhd(118): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z controlpath.vhd(118) " "VHDL Process Statement warning at controlpath.vhd(118): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(119) " "VHDL Process Statement warning at controlpath.vhd(119): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(119) " "VHDL Process Statement warning at controlpath.vhd(119): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlpath.vhd(119) " "VHDL Process Statement warning at controlpath.vhd(119): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(120) " "VHDL Process Statement warning at controlpath.vhd(120): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(120) " "VHDL Process Statement warning at controlpath.vhd(120): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z controlpath.vhd(120) " "VHDL Process Statement warning at controlpath.vhd(120): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(121) " "VHDL Process Statement warning at controlpath.vhd(121): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(121) " "VHDL Process Statement warning at controlpath.vhd(121): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlpath.vhd(121) " "VHDL Process Statement warning at controlpath.vhd(121): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(122) " "VHDL Process Statement warning at controlpath.vhd(122): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(122) " "VHDL Process Statement warning at controlpath.vhd(122): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z controlpath.vhd(122) " "VHDL Process Statement warning at controlpath.vhd(122): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(123) " "VHDL Process Statement warning at controlpath.vhd(123): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(123) " "VHDL Process Statement warning at controlpath.vhd(123): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C controlpath.vhd(123) " "VHDL Process Statement warning at controlpath.vhd(123): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(124) " "VHDL Process Statement warning at controlpath.vhd(124): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(124) " "VHDL Process Statement warning at controlpath.vhd(124): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z controlpath.vhd(124) " "VHDL Process Statement warning at controlpath.vhd(124): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(125) " "VHDL Process Statement warning at controlpath.vhd(125): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(126) " "VHDL Process Statement warning at controlpath.vhd(126): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(128) " "VHDL Process Statement warning at controlpath.vhd(128): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(129) " "VHDL Process Statement warning at controlpath.vhd(129): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(130) " "VHDL Process Statement warning at controlpath.vhd(130): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(131) " "VHDL Process Statement warning at controlpath.vhd(131): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(132) " "VHDL Process Statement warning at controlpath.vhd(132): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(134) " "VHDL Process Statement warning at controlpath.vhd(134): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(168) " "VHDL Process Statement warning at controlpath.vhd(168): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(169) " "VHDL Process Statement warning at controlpath.vhd(169): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(170) " "VHDL Process Statement warning at controlpath.vhd(170): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(171) " "VHDL Process Statement warning at controlpath.vhd(171): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(172) " "VHDL Process Statement warning at controlpath.vhd(172): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936647 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(173) " "VHDL Process Statement warning at controlpath.vhd(173): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(174) " "VHDL Process Statement warning at controlpath.vhd(174): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(187) " "VHDL Process Statement warning at controlpath.vhd(187): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(189) " "VHDL Process Statement warning at controlpath.vhd(189): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(205) " "VHDL Process Statement warning at controlpath.vhd(205): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(209) " "VHDL Process Statement warning at controlpath.vhd(209): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(212) " "VHDL Process Statement warning at controlpath.vhd(212): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(212) " "VHDL Process Statement warning at controlpath.vhd(212): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(216) " "VHDL Process Statement warning at controlpath.vhd(216): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition_code controlpath.vhd(216) " "VHDL Process Statement warning at controlpath.vhd(216): signal \"condition_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(235) " "VHDL Process Statement warning at controlpath.vhd(235): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(236) " "VHDL Process Statement warning at controlpath.vhd(236): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(237) " "VHDL Process Statement warning at controlpath.vhd(237): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(238) " "VHDL Process Statement warning at controlpath.vhd(238): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(239) " "VHDL Process Statement warning at controlpath.vhd(239): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(258) " "VHDL Process Statement warning at controlpath.vhd(258): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(261) " "VHDL Process Statement warning at controlpath.vhd(261): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(264) " "VHDL Process Statement warning at controlpath.vhd(264): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(267) " "VHDL Process Statement warning at controlpath.vhd(267): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(283) " "VHDL Process Statement warning at controlpath.vhd(283): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(284) " "VHDL Process Statement warning at controlpath.vhd(284): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(285) " "VHDL Process Statement warning at controlpath.vhd(285): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(286) " "VHDL Process Statement warning at controlpath.vhd(286): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(287) " "VHDL Process Statement warning at controlpath.vhd(287): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(302) " "VHDL Process Statement warning at controlpath.vhd(302): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(305) " "VHDL Process Statement warning at controlpath.vhd(305): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936658 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(308) " "VHDL Process Statement warning at controlpath.vhd(308): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936663 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(311) " "VHDL Process Statement warning at controlpath.vhd(311): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936663 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(314) " "VHDL Process Statement warning at controlpath.vhd(314): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936663 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(317) " "VHDL Process Statement warning at controlpath.vhd(317): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936663 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE controlpath.vhd(317) " "VHDL warning at controlpath.vhd(317): comparison between unequal length operands always returns FALSE" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 317 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936663 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(320) " "VHDL Process Statement warning at controlpath.vhd(320): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936663 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(365) " "VHDL Process Statement warning at controlpath.vhd(365): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936663 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(366) " "VHDL Process Statement warning at controlpath.vhd(366): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936663 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(421) " "VHDL Process Statement warning at controlpath.vhd(421): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936663 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code controlpath.vhd(422) " "VHDL Process Statement warning at controlpath.vhd(422): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651599936663 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nQ controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"nQ\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936666 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_z controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"en_z\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_tc controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"en_tc\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_c controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"en_c\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_t1 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"en_t1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_t2 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"en_t2\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_t3 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"en_t3\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_pc controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"en_pc\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_rf controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"wr_rf\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"en_ir\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_mem controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"wr_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd_mem controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"rd_mem\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_sel controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"op_sel\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_alub0 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_alub0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_alub1 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_alub1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_alua0 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_alua0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_alua1 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_alua1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_mema controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_mema\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_a1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a2 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_a2\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_t2 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_t2\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_t1 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_t1\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_t3 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_t3\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_t2_0 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_t2_0\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d30 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_d30\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d31 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_d31\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a30 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_a30\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a31 controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_a31\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_tc controlpath.vhd(55) " "VHDL Process Statement warning at controlpath.vhd(55): inferring latch(es) for signal or variable \"m_tc\", which holds its previous value in one or more paths through the process" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651599936668 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_tc controlpath.vhd(55) " "Inferred latch for \"m_tc\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936673 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a31 controlpath.vhd(55) " "Inferred latch for \"m_a31\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a30 controlpath.vhd(55) " "Inferred latch for \"m_a30\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d31 controlpath.vhd(55) " "Inferred latch for \"m_d31\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d30 controlpath.vhd(55) " "Inferred latch for \"m_d30\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_t2_0 controlpath.vhd(55) " "Inferred latch for \"m_t2_0\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_t3 controlpath.vhd(55) " "Inferred latch for \"m_t3\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_t1 controlpath.vhd(55) " "Inferred latch for \"m_t1\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_t2 controlpath.vhd(55) " "Inferred latch for \"m_t2\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a2 controlpath.vhd(55) " "Inferred latch for \"m_a2\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1 controlpath.vhd(55) " "Inferred latch for \"m_a1\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_mema controlpath.vhd(55) " "Inferred latch for \"m_mema\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_alua1 controlpath.vhd(55) " "Inferred latch for \"m_alua1\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_alua0 controlpath.vhd(55) " "Inferred latch for \"m_alua0\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_alub1 controlpath.vhd(55) " "Inferred latch for \"m_alub1\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936680 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_alub0 controlpath.vhd(55) " "Inferred latch for \"m_alub0\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_sel controlpath.vhd(55) " "Inferred latch for \"op_sel\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_mem controlpath.vhd(55) " "Inferred latch for \"rd_mem\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_mem controlpath.vhd(55) " "Inferred latch for \"wr_mem\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir controlpath.vhd(55) " "Inferred latch for \"en_ir\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rf controlpath.vhd(55) " "Inferred latch for \"wr_rf\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_pc controlpath.vhd(55) " "Inferred latch for \"en_pc\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_t3 controlpath.vhd(55) " "Inferred latch for \"en_t3\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_t2 controlpath.vhd(55) " "Inferred latch for \"en_t2\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_t1 controlpath.vhd(55) " "Inferred latch for \"en_t1\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_c controlpath.vhd(55) " "Inferred latch for \"en_c\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_tc controlpath.vhd(55) " "Inferred latch for \"en_tc\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_z controlpath.vhd(55) " "Inferred latch for \"en_z\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s15 controlpath.vhd(55) " "Inferred latch for \"nQ.s15\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s14 controlpath.vhd(55) " "Inferred latch for \"nQ.s14\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s13 controlpath.vhd(55) " "Inferred latch for \"nQ.s13\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s12 controlpath.vhd(55) " "Inferred latch for \"nQ.s12\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s11 controlpath.vhd(55) " "Inferred latch for \"nQ.s11\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s10 controlpath.vhd(55) " "Inferred latch for \"nQ.s10\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s9 controlpath.vhd(55) " "Inferred latch for \"nQ.s9\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s8 controlpath.vhd(55) " "Inferred latch for \"nQ.s8\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s7 controlpath.vhd(55) " "Inferred latch for \"nQ.s7\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s6 controlpath.vhd(55) " "Inferred latch for \"nQ.s6\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s5 controlpath.vhd(55) " "Inferred latch for \"nQ.s5\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s4 controlpath.vhd(55) " "Inferred latch for \"nQ.s4\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936682 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s3 controlpath.vhd(55) " "Inferred latch for \"nQ.s3\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936690 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s2 controlpath.vhd(55) " "Inferred latch for \"nQ.s2\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936690 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.s1 controlpath.vhd(55) " "Inferred latch for \"nQ.s1\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936690 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.CHECK controlpath.vhd(55) " "Inferred latch for \"nQ.CHECK\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936690 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.RST controlpath.vhd(55) " "Inferred latch for \"nQ.RST\" at controlpath.vhd(55)" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599936690 "|IITB_RISC|controlpath:controlpath_risc"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_di84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_di84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_di84 " "Found entity 1: altsyncram_di84" {  } { { "db/altsyncram_di84.tdf" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/altsyncram_di84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599942152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599942152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bpc " "Found entity 1: mux_bpc" {  } { { "db/mux_bpc.tdf" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/mux_bpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599942641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599942641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_srf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_srf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_srf " "Found entity 1: decode_srf" {  } { { "db/decode_srf.tdf" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/decode_srf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599942841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599942841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gei " "Found entity 1: cntr_gei" {  } { { "db/cntr_gei.tdf" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/cntr_gei.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599943271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599943271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ddc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ddc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ddc " "Found entity 1: cmpr_ddc" {  } { { "db/cmpr_ddc.tdf" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/cmpr_ddc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599943431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599943431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_13j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_13j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_13j " "Found entity 1: cntr_13j" {  } { { "db/cntr_13j.tdf" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/cntr_13j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599943613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599943613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tci " "Found entity 1: cntr_tci" {  } { { "db/cntr_tci.tdf" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/cntr_tci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599943852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599943852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9dc " "Found entity 1: cmpr_9dc" {  } { { "db/cmpr_9dc.tdf" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/cmpr_9dc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599943946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599943946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hvi " "Found entity 1: cntr_hvi" {  } { { "db/cntr_hvi.tdf" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/cntr_hvi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599944124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599944124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6dc " "Found entity 1: cmpr_6dc" {  } { { "db/cmpr_6dc.tdf" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/cmpr_6dc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599944256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599944256 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599945863 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651599946418 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.03.23:15:54 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl " "2022.05.03.23:15:54 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599954685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599961415 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599961703 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599971437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599971735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599972045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599972397 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599972407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599972407 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651599973161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/alt_sld_fab.v" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/ip/slde1ef6cd0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599973698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599973698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599973911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599973911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599973911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599973911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599974103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599974103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599974335 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599974335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599974335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651599974488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599974488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_risc\|PriorityEncoder:pe\|output1\[7\] " "LATCH primitive \"datapath:datapath_risc\|PriorityEncoder:pe\|output1\[7\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651599978173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_risc\|PriorityEncoder:pe\|output1\[6\] " "LATCH primitive \"datapath:datapath_risc\|PriorityEncoder:pe\|output1\[6\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651599978173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_risc\|PriorityEncoder:pe\|output1\[5\] " "LATCH primitive \"datapath:datapath_risc\|PriorityEncoder:pe\|output1\[5\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651599978173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_risc\|PriorityEncoder:pe\|output1\[4\] " "LATCH primitive \"datapath:datapath_risc\|PriorityEncoder:pe\|output1\[4\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651599978173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_risc\|PriorityEncoder:pe\|output1\[3\] " "LATCH primitive \"datapath:datapath_risc\|PriorityEncoder:pe\|output1\[3\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651599978173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_risc\|PriorityEncoder:pe\|output1\[2\] " "LATCH primitive \"datapath:datapath_risc\|PriorityEncoder:pe\|output1\[2\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651599978173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_risc\|PriorityEncoder:pe\|output1\[1\] " "LATCH primitive \"datapath:datapath_risc\|PriorityEncoder:pe\|output1\[1\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651599978173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:datapath_risc\|PriorityEncoder:pe\|output1\[0\] " "LATCH primitive \"datapath:datapath_risc\|PriorityEncoder:pe\|output1\[0\]\" is permanently enabled" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/PriorityEncoder.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651599978178 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:datapath_risc\|memory:RAM\|memory " "RAM logic \"datapath:datapath_risc\|memory:RAM\|memory\" is uninferred due to asynchronous read logic" {  } { { "memory.vhd" "memory" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/memory.vhd" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1651599978241 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651599978241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_mema " "Latch controlpath:controlpath_risc\|m_mema has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s6 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s6" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_d30 " "Latch controlpath:controlpath_risc\|m_d30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s7 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s7" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_d31 " "Latch controlpath:controlpath_risc\|m_d31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s7 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s7" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_a30 " "Latch controlpath:controlpath_risc\|m_a30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s4 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s4" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_a31 " "Latch controlpath:controlpath_risc\|m_a31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s4 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s4" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_t2_0 " "Latch controlpath:controlpath_risc\|m_t2_0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath_risc\|instruction_register:Inst_reg\|dregister:reg_high\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:datapath_risc\|instruction_register:Inst_reg\|dregister:reg_high\|dout\[7\]" {  } { { "dregister.vhdl" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/dregister.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_alub1 " "Latch controlpath:controlpath_risc\|m_alub1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s1" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_alub0 " "Latch controlpath:controlpath_risc\|m_alub0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s1 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s1" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_alua1 " "Latch controlpath:controlpath_risc\|m_alua1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s3 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s3" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_alua0 " "Latch controlpath:controlpath_risc\|m_alua0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s9 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s9" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|op_sel " "Latch controlpath:controlpath_risc\|op_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s3 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s3" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_t3 " "Latch controlpath:controlpath_risc\|m_t3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s3 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s3" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s1_2786 " "Latch controlpath:controlpath_risc\|nQ.s1_2786 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s8 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s8" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_a1 " "Latch controlpath:controlpath_risc\|m_a1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s10 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s10" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_t1 " "Latch controlpath:controlpath_risc\|m_t1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s6 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s6" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|m_t2 " "Latch controlpath:controlpath_risc\|m_t2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s9 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s9" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s6_2376 " "Latch controlpath:controlpath_risc\|nQ.s6_2376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s3 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s3" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s8_2212 " "Latch controlpath:controlpath_risc\|nQ.s8_2212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s3 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s3" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s7_2294 " "Latch controlpath:controlpath_risc\|nQ.s7_2294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s6 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s6" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s9_2130 " "Latch controlpath:controlpath_risc\|nQ.s9_2130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s6 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s6" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s5_2458 " "Latch controlpath:controlpath_risc\|nQ.s5_2458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s4 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s4" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s4_2540 " "Latch controlpath:controlpath_risc\|nQ.s4_2540 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s3 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s3" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s3_2622 " "Latch controlpath:controlpath_risc\|nQ.s3_2622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s2 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s2" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s15_1638 " "Latch controlpath:controlpath_risc\|nQ.s15_1638 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.CHECK " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.CHECK" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s11_1966 " "Latch controlpath:controlpath_risc\|nQ.s11_1966 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s8 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s8" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s12_1884 " "Latch controlpath:controlpath_risc\|nQ.s12_1884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s2 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s2" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s13_1802 " "Latch controlpath:controlpath_risc\|nQ.s13_1802 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.CHECK " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.CHECK" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s2_2704 " "Latch controlpath:controlpath_risc\|nQ.s2_2704 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.CHECK " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.CHECK" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlpath:controlpath_risc\|nQ.s10_2048 " "Latch controlpath:controlpath_risc\|nQ.s10_2048 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlpath:controlpath_risc\|Q.s2 " "Ports D and ENA on the latch are fed by the same signal controlpath:controlpath_risc\|Q.s2" {  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651599980972 ""}  } { { "controlpath.vhd" "" { Text "C:/Users/Dell/Desktop/New folder (2)/Project - VHDL/controlpath.vhd" 55 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651599980972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599982327 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 457 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 457 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1651599986850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651599987032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651599987032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4026 " "Implemented 4026 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651599988301 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651599988301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3806 " "Implemented 3806 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651599988301 ""} { "Info" "ICUT_CUT_TM_RAMS" "212 " "Implemented 212 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651599988301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651599988301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 198 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 198 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651599988482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 23:16:28 2022 " "Processing ended: Tue May 03 23:16:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651599988482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651599988482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651599988482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651599988482 ""}
