// Seed: 1275298537
module module_0 (
    output tri id_0,
    output wand id_1,
    input wand id_2,
    input tri id_3,
    output supply0 id_4
    , id_53,
    input wor id_5,
    output tri id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wand id_10,
    output wand id_11,
    output wand id_12,
    input wire id_13,
    input wire id_14,
    input tri id_15,
    output tri id_16,
    output tri0 id_17,
    input uwire id_18,
    input uwire id_19,
    input wand id_20,
    output tri0 id_21,
    output wor id_22,
    input supply1 id_23,
    output tri0 id_24,
    input wand id_25,
    output uwire id_26,
    output wand id_27,
    input wand id_28,
    input wire id_29,
    input tri id_30,
    output uwire id_31,
    input uwire id_32,
    output wire id_33,
    output uwire id_34,
    output uwire id_35,
    input uwire id_36,
    input supply0 id_37,
    output wand id_38,
    input tri id_39,
    input wand id_40,
    output tri1 id_41,
    input tri1 id_42,
    input tri0 id_43,
    output wand id_44,
    input supply1 id_45,
    input tri id_46,
    output wire id_47,
    input wor id_48,
    input wire id_49,
    input supply0 id_50,
    output tri1 id_51
);
  wire id_54;
  wire id_55 = id_54;
  wire id_56;
  wire  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ,  id_79  ,  id_80  ,  id_81  ,  id_82  ,  id_83  ,  id_84  ,  id_85  ,  id_86  ;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wire id_2,
    input wand id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_3,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_2,
      id_2,
      id_0,
      id_3,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_1,
      id_1,
      id_0,
      id_2,
      id_3,
      id_2,
      id_1,
      id_0,
      id_0,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_0,
      id_3,
      id_3,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_26 = 0;
  id_6(
      .id_0(1),
      .id_1((id_3)),
      .id_2((id_1)),
      .id_3(id_2 - id_3),
      .id_4(id_3),
      .id_5(1),
      .id_6(1),
      .id_7(id_0),
      .id_8(id_5),
      .id_9(id_2),
      .id_10(1),
      .id_11(1),
      .id_12(1),
      .id_13(id_1 ? "" : 1),
      .id_14(1'b0),
      .id_15(id_0),
      .id_16(1),
      .id_17(id_3 << 1)
  );
  wire id_7;
  wire id_8;
endmodule
