
Powerbank_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018004  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ec  080181e4  080181e4  000191e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080183d0  080183d0  0001a2ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080183d0  080183d0  000193d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080183d8  080183d8  0001a2ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080183d8  080183d8  000193d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  080183e0  080183e0  000193e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002ac  20000000  080183e8  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004308  200002ac  08018694  0001a2ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200045b4  08018694  0001a5b4  2**0
                  ALLOC
 11 .ARM.attributes 00000034  00000000  00000000  0001a2ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003b882  00000000  00000000  0001a2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008264  00000000  00000000  00055b62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002f10  00000000  00000000  0005ddc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000023e9  00000000  00000000  00060cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b83f  00000000  00000000  000630c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00037d7a  00000000  00000000  0008e900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010dff0  00000000  00000000  000c667a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000351b  00000000  00000000  001d466a  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  0000033c  00000000  00000000  001d7b85  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000024  00000000  00000000  001d7ec4  2**2
                  CONTENTS, READONLY
 22 .iar.debug_frame 000003bf  00000000  00000000  001d7ee8  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000e568  00000000  00000000  001d82a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000066  00000000  00000000  001e6810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002ac 	.word	0x200002ac
 80001fc:	00000000 	.word	0x00000000
 8000200:	080181cc 	.word	0x080181cc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002b0 	.word	0x200002b0
 800021c:	080181cc 	.word	0x080181cc

08000220 <USBPD_CAD_Init>:
 8000220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000224:	2600      	movs	r6, #0
 8000226:	2803      	cmp	r0, #3
 8000228:	4681      	mov	r9, r0
 800022a:	460c      	mov	r4, r1
 800022c:	4690      	mov	r8, r2
 800022e:	461f      	mov	r7, r3
 8000230:	bf28      	it	cs
 8000232:	2601      	movcs	r6, #1
 8000234:	d219      	bcs.n	800026a <USBPD_CAD_Init+0x4a>
 8000236:	b90c      	cbnz	r4, 800023c <USBPD_CAD_Init+0x1c>
 8000238:	2602      	movs	r6, #2
 800023a:	e016      	b.n	800026a <USBPD_CAD_Init+0x4a>
 800023c:	200c      	movs	r0, #12
 800023e:	f017 fe07 	bl	8017e50 <malloc>
 8000242:	0005      	movs	r5, r0
 8000244:	bf08      	it	eq
 8000246:	2603      	moveq	r6, #3
 8000248:	d00f      	beq.n	800026a <USBPD_CAD_Init+0x4a>
 800024a:	210c      	movs	r1, #12
 800024c:	f017 ff62 	bl	8018114 <__aeabi_memclr>
 8000250:	602f      	str	r7, [r5, #0]
 8000252:	722e      	strb	r6, [r5, #8]
 8000254:	606c      	str	r4, [r5, #4]
 8000256:	464a      	mov	r2, r9
 8000258:	4947      	ldr	r1, [pc, #284]	@ (8000378 <.text_6>)
 800025a:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
 800025e:	463a      	mov	r2, r7
 8000260:	6863      	ldr	r3, [r4, #4]
 8000262:	4641      	mov	r1, r8
 8000264:	4648      	mov	r0, r9
 8000266:	f00e ff47 	bl	800f0f8 <CAD_Init>
 800026a:	4630      	mov	r0, r6
 800026c:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08000270 <USBPD_CAD_PortEnable>:
 8000270:	2803      	cmp	r0, #3
 8000272:	d203      	bcs.n	800027c <USBPD_CAD_PortEnable+0xc>
 8000274:	4a40      	ldr	r2, [pc, #256]	@ (8000378 <.text_6>)
 8000276:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 800027a:	7201      	strb	r1, [r0, #8]
 800027c:	4770      	bx	lr

0800027e <USBPD_CAD_Process>:
 800027e:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8000280:	2100      	movs	r1, #0
 8000282:	f88d 1000 	strb.w	r1, [sp]
 8000286:	9101      	str	r1, [sp, #4]
 8000288:	f04f 35ff 	mov.w	r5, #4294967295
 800028c:	2600      	movs	r6, #0
 800028e:	4c3a      	ldr	r4, [pc, #232]	@ (8000378 <.text_6>)
 8000290:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8000294:	2800      	cmp	r0, #0
 8000296:	d069      	beq.n	800036c <USBPD_CAD_Process+0xee>
 8000298:	7a00      	ldrb	r0, [r0, #8]
 800029a:	2801      	cmp	r0, #1
 800029c:	d166      	bne.n	800036c <USBPD_CAD_Process+0xee>
 800029e:	aa01      	add	r2, sp, #4
 80002a0:	4669      	mov	r1, sp
 80002a2:	b2f0      	uxtb	r0, r6
 80002a4:	f00f f96c 	bl	800f580 <CAD_StateMachine>
 80002a8:	42a8      	cmp	r0, r5
 80002aa:	bf98      	it	ls
 80002ac:	4605      	movls	r5, r0
 80002ae:	f89d 0000 	ldrb.w	r0, [sp]
 80002b2:	2801      	cmp	r0, #1
 80002b4:	d004      	beq.n	80002c0 <USBPD_CAD_Process+0x42>
 80002b6:	2802      	cmp	r0, #2
 80002b8:	bf18      	it	ne
 80002ba:	2804      	cmpne	r0, #4
 80002bc:	d012      	beq.n	80002e4 <USBPD_CAD_Process+0x66>
 80002be:	e03e      	b.n	800033e <USBPD_CAD_Process+0xc0>
 80002c0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80002c4:	6801      	ldr	r1, [r0, #0]
 80002c6:	680a      	ldr	r2, [r1, #0]
 80002c8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80002cc:	600a      	str	r2, [r1, #0]
 80002ce:	6801      	ldr	r1, [r0, #0]
 80002d0:	680b      	ldr	r3, [r1, #0]
 80002d2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80002d6:	600b      	str	r3, [r1, #0]
 80002d8:	6800      	ldr	r0, [r0, #0]
 80002da:	6801      	ldr	r1, [r0, #0]
 80002dc:	f421 41c0 	bic.w	r1, r1, #24576	@ 0x6000
 80002e0:	6001      	str	r1, [r0, #0]
 80002e2:	e02f      	b.n	8000344 <USBPD_CAD_Process+0xc6>
 80002e4:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80002e8:	6802      	ldr	r2, [r0, #0]
 80002ea:	9901      	ldr	r1, [sp, #4]
 80002ec:	6813      	ldr	r3, [r2, #0]
 80002ee:	2901      	cmp	r1, #1
 80002f0:	bf0c      	ite	eq
 80002f2:	2102      	moveq	r1, #2
 80002f4:	2101      	movne	r1, #1
 80002f6:	f361 334e 	bfi	r3, r1, #13, #2
 80002fa:	6013      	str	r3, [r2, #0]
 80002fc:	6800      	ldr	r0, [r0, #0]
 80002fe:	f854 1026 	ldr.w	r1, [r4, r6, lsl #2]
 8000302:	9a01      	ldr	r2, [sp, #4]
 8000304:	6803      	ldr	r3, [r0, #0]
 8000306:	f362 1387 	bfi	r3, r2, #6, #2
 800030a:	680a      	ldr	r2, [r1, #0]
 800030c:	6013      	str	r3, [r2, #0]
 800030e:	6808      	ldr	r0, [r1, #0]
 8000310:	6803      	ldr	r3, [r0, #0]
 8000312:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000316:	6003      	str	r3, [r0, #0]
 8000318:	6808      	ldr	r0, [r1, #0]
 800031a:	6801      	ldr	r1, [r0, #0]
 800031c:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8000320:	2800      	cmp	r0, #0
 8000322:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8000326:	6800      	ldr	r0, [r0, #0]
 8000328:	6801      	ldr	r1, [r0, #0]
 800032a:	bf0c      	ite	eq
 800032c:	f021 0108 	biceq.w	r1, r1, #8
 8000330:	f041 0108 	orrne.w	r1, r1, #8
 8000334:	6001      	str	r1, [r0, #0]
 8000336:	b2f0      	uxtb	r0, r6
 8000338:	2168      	movs	r1, #104	@ 0x68
 800033a:	f000 f90c 	bl	8000556 <USBPD_PE_Notification>
 800033e:	f89d 0000 	ldrb.w	r0, [sp]
 8000342:	b198      	cbz	r0, 800036c <USBPD_CAD_Process+0xee>
 8000344:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 8000348:	685f      	ldr	r7, [r3, #4]
 800034a:	9a01      	ldr	r2, [sp, #4]
 800034c:	f89d 1000 	ldrb.w	r1, [sp]
 8000350:	f8d7 c000 	ldr.w	ip, [r7]
 8000354:	b2f0      	uxtb	r0, r6
 8000356:	47e0      	blx	ip
 8000358:	f89d 0000 	ldrb.w	r0, [sp]
 800035c:	2801      	cmp	r0, #1
 800035e:	bf18      	it	ne
 8000360:	2803      	cmpne	r0, #3
 8000362:	d103      	bne.n	800036c <USBPD_CAD_Process+0xee>
 8000364:	2169      	movs	r1, #105	@ 0x69
 8000366:	b2f0      	uxtb	r0, r6
 8000368:	f000 f8f5 	bl	8000556 <USBPD_PE_Notification>
 800036c:	1c76      	adds	r6, r6, #1
 800036e:	2e02      	cmp	r6, #2
 8000370:	d98e      	bls.n	8000290 <USBPD_CAD_Process+0x12>
 8000372:	4628      	mov	r0, r5
 8000374:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

08000378 <.text_6>:
 8000378:	200002c8 	.word	0x200002c8

0800037c <USBPD_CAD_AssertRd>:
 800037c:	b510      	push	{r4, lr}
 800037e:	4604      	mov	r4, r0
 8000380:	f011 f87e 	bl	8011480 <USBPDM1_DeAssertRp>
 8000384:	4620      	mov	r0, r4
 8000386:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800038a:	f011 b885 	b.w	8011498 <USBPDM1_AssertRd>

0800038e <USBPD_CAD_AssertRp>:
 800038e:	b510      	push	{r4, lr}
 8000390:	4604      	mov	r4, r0
 8000392:	f011 f907 	bl	80115a4 <USBPDM1_DeAssertRd>
 8000396:	4620      	mov	r0, r4
 8000398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800039c:	f010 bfda 	b.w	8011354 <USBPDM1_AssertRp>

080003a0 <USBPD_CAD_EnterErrorRecovery>:
 80003a0:	f00e bfac 	b.w	800f2fc <CAD_Enter_ErrorRecovery>

080003a4 <USBPD_CAD_SRC_SetRpResistor>:
 80003a4:	b510      	push	{r4, lr}
 80003a6:	f00e ffff 	bl	800f3a8 <CAD_Set_ResistorRp>
 80003aa:	2404      	movs	r4, #4
 80003ac:	b900      	cbnz	r0, 80003b0 <USBPD_CAD_SRC_SetRpResistor+0xc>
 80003ae:	2400      	movs	r4, #0
 80003b0:	4620      	mov	r0, r4
 80003b2:	bd10      	pop	{r4, pc}

080003b4 <USBPD_CAD_SetRpResistor>:
 80003b4:	e7f6      	b.n	80003a4 <USBPD_CAD_SRC_SetRpResistor>

080003b6 <USBPD_CAD_GetMemoryConsumption>:
 80003b6:	2024      	movs	r0, #36	@ 0x24
 80003b8:	4770      	bx	lr
	...

080003bc <USBPD_PE_Init>:
 80003bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80003c0:	460e      	mov	r6, r1
 80003c2:	4680      	mov	r8, r0
 80003c4:	6870      	ldr	r0, [r6, #4]
 80003c6:	4617      	mov	r7, r2
 80003c8:	461d      	mov	r5, r3
 80003ca:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80003ce:	b108      	cbz	r0, 80003d4 <USBPD_PE_Init+0x18>
 80003d0:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 80003d2:	b108      	cbz	r0, 80003d8 <USBPD_PE_Init+0x1c>
 80003d4:	6be8      	ldr	r0, [r5, #60]	@ 0x3c
 80003d6:	b908      	cbnz	r0, 80003dc <USBPD_PE_Init+0x20>
 80003d8:	271b      	movs	r7, #27
 80003da:	e042      	b.n	8000462 <USBPD_PE_Init+0xa6>
 80003dc:	f1b8 0f03 	cmp.w	r8, #3
 80003e0:	bf28      	it	cs
 80003e2:	2717      	movcs	r7, #23
 80003e4:	d23d      	bcs.n	8000462 <USBPD_PE_Init+0xa6>
 80003e6:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 80003ea:	f017 fd31 	bl	8017e50 <malloc>
 80003ee:	0004      	movs	r4, r0
 80003f0:	bf08      	it	eq
 80003f2:	2716      	moveq	r7, #22
 80003f4:	d035      	beq.n	8000462 <USBPD_PE_Init+0xa6>
 80003f6:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
 80003fa:	f017 fe8b 	bl	8018114 <__aeabi_memclr>
 80003fe:	f8df 09ac 	ldr.w	r0, [pc, #2476]	@ 8000dac <.text_47>
 8000402:	4641      	mov	r1, r8
 8000404:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 8000408:	6026      	str	r6, [r4, #0]
 800040a:	6067      	str	r7, [r4, #4]
 800040c:	f884 8010 	strb.w	r8, [r4, #16]
 8000410:	60a5      	str	r5, [r4, #8]
 8000412:	f204 438e 	addw	r3, r4, #1166	@ 0x48e
 8000416:	f204 2281 	addw	r2, r4, #641	@ 0x281
 800041a:	4631      	mov	r1, r6
 800041c:	4640      	mov	r0, r8
 800041e:	f004 fd92 	bl	8004f46 <USBPD_PRL_Init>
 8000422:	0007      	movs	r7, r0
 8000424:	d11d      	bne.n	8000462 <USBPD_PE_Init+0xa6>
 8000426:	6820      	ldr	r0, [r4, #0]
 8000428:	6841      	ldr	r1, [r0, #4]
 800042a:	f3c1 0080 	ubfx	r0, r1, #2, #1
 800042e:	2800      	cmp	r0, #0
 8000430:	6860      	ldr	r0, [r4, #4]
 8000432:	6801      	ldr	r1, [r0, #0]
 8000434:	d004      	beq.n	8000440 <USBPD_PE_Init+0x84>
 8000436:	f041 0108 	orr.w	r1, r1, #8
 800043a:	6001      	str	r1, [r0, #0]
 800043c:	2201      	movs	r2, #1
 800043e:	e003      	b.n	8000448 <USBPD_PE_Init+0x8c>
 8000440:	f021 0108 	bic.w	r1, r1, #8
 8000444:	6001      	str	r1, [r0, #0]
 8000446:	2200      	movs	r2, #0
 8000448:	7933      	ldrb	r3, [r6, #4]
 800044a:	f003 0303 	and.w	r3, r3, #3
 800044e:	4611      	mov	r1, r2
 8000450:	4640      	mov	r0, r8
 8000452:	f004 fda6 	bl	8004fa2 <USBPD_PRL_SetHeader>
 8000456:	7931      	ldrb	r1, [r6, #4]
 8000458:	f001 0103 	and.w	r1, r1, #3
 800045c:	4640      	mov	r0, r8
 800045e:	f004 fdd1 	bl	8005004 <USBPD_PRL_CBL_SetHeaderSpecification>
 8000462:	4638      	mov	r0, r7
 8000464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000468 <USBPD_PE_TimerCounter>:
 8000468:	f8df 1940 	ldr.w	r1, [pc, #2368]	@ 8000dac <.text_47>
 800046c:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8000470:	8bc1      	ldrh	r1, [r0, #30]
 8000472:	044a      	lsls	r2, r1, #17
 8000474:	d002      	beq.n	800047c <USBPD_PE_TimerCounter+0x14>
 8000476:	8bc1      	ldrh	r1, [r0, #30]
 8000478:	1e4a      	subs	r2, r1, #1
 800047a:	83c2      	strh	r2, [r0, #30]
 800047c:	8c01      	ldrh	r1, [r0, #32]
 800047e:	044a      	lsls	r2, r1, #17
 8000480:	d002      	beq.n	8000488 <USBPD_PE_TimerCounter+0x20>
 8000482:	8c01      	ldrh	r1, [r0, #32]
 8000484:	1e4a      	subs	r2, r1, #1
 8000486:	8402      	strh	r2, [r0, #32]
 8000488:	8cc1      	ldrh	r1, [r0, #38]	@ 0x26
 800048a:	044a      	lsls	r2, r1, #17
 800048c:	d002      	beq.n	8000494 <USBPD_PE_TimerCounter+0x2c>
 800048e:	8cc1      	ldrh	r1, [r0, #38]	@ 0x26
 8000490:	1e4a      	subs	r2, r1, #1
 8000492:	84c2      	strh	r2, [r0, #38]	@ 0x26
 8000494:	8c41      	ldrh	r1, [r0, #34]	@ 0x22
 8000496:	044a      	lsls	r2, r1, #17
 8000498:	d002      	beq.n	80004a0 <USBPD_PE_TimerCounter+0x38>
 800049a:	8c41      	ldrh	r1, [r0, #34]	@ 0x22
 800049c:	1e4a      	subs	r2, r1, #1
 800049e:	8442      	strh	r2, [r0, #34]	@ 0x22
 80004a0:	8c81      	ldrh	r1, [r0, #36]	@ 0x24
 80004a2:	044a      	lsls	r2, r1, #17
 80004a4:	d002      	beq.n	80004ac <USBPD_PE_TimerCounter+0x44>
 80004a6:	8c81      	ldrh	r1, [r0, #36]	@ 0x24
 80004a8:	1e4a      	subs	r2, r1, #1
 80004aa:	8482      	strh	r2, [r0, #36]	@ 0x24
 80004ac:	4770      	bx	lr

080004ae <USBPD_PE_TimerCounteUpdate>:
 80004ae:	b538      	push	{r3, r4, r5, lr}
 80004b0:	460c      	mov	r4, r1
 80004b2:	f8df 18f8 	ldr.w	r1, [pc, #2296]	@ 8000dac <.text_47>
 80004b6:	f851 5020 	ldr.w	r5, [r1, r0, lsl #2]
 80004ba:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 80004be:	da22      	bge.n	8000506 <USBPD_PE_TimerCounteUpdate+0x58>
 80004c0:	8be8      	ldrh	r0, [r5, #30]
 80004c2:	0441      	lsls	r1, r0, #17
 80004c4:	d003      	beq.n	80004ce <USBPD_PE_TimerCounteUpdate+0x20>
 80004c6:	8be8      	ldrh	r0, [r5, #30]
 80004c8:	f000 f81e 	bl	8000508 <.text_8>
 80004cc:	83e8      	strh	r0, [r5, #30]
 80004ce:	8c28      	ldrh	r0, [r5, #32]
 80004d0:	0441      	lsls	r1, r0, #17
 80004d2:	d003      	beq.n	80004dc <USBPD_PE_TimerCounteUpdate+0x2e>
 80004d4:	8c28      	ldrh	r0, [r5, #32]
 80004d6:	f000 f817 	bl	8000508 <.text_8>
 80004da:	8428      	strh	r0, [r5, #32]
 80004dc:	8ce8      	ldrh	r0, [r5, #38]	@ 0x26
 80004de:	0441      	lsls	r1, r0, #17
 80004e0:	d003      	beq.n	80004ea <USBPD_PE_TimerCounteUpdate+0x3c>
 80004e2:	8ce8      	ldrh	r0, [r5, #38]	@ 0x26
 80004e4:	f000 f810 	bl	8000508 <.text_8>
 80004e8:	84e8      	strh	r0, [r5, #38]	@ 0x26
 80004ea:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 80004ec:	0441      	lsls	r1, r0, #17
 80004ee:	d003      	beq.n	80004f8 <USBPD_PE_TimerCounteUpdate+0x4a>
 80004f0:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 80004f2:	f000 f809 	bl	8000508 <.text_8>
 80004f6:	8468      	strh	r0, [r5, #34]	@ 0x22
 80004f8:	8ca8      	ldrh	r0, [r5, #36]	@ 0x24
 80004fa:	0441      	lsls	r1, r0, #17
 80004fc:	d003      	beq.n	8000506 <USBPD_PE_TimerCounteUpdate+0x58>
 80004fe:	8ca8      	ldrh	r0, [r5, #36]	@ 0x24
 8000500:	f000 f802 	bl	8000508 <.text_8>
 8000504:	84a8      	strh	r0, [r5, #36]	@ 0x24
 8000506:	bd31      	pop	{r0, r4, r5, pc}

08000508 <.text_8>:
 8000508:	4621      	mov	r1, r4
 800050a:	f000 bef9 	b.w	8001300 <PE_UpdateTimer>

0800050e <USBPD_PE_IsCableConnected>:
 800050e:	f8df 289c 	ldr.w	r2, [pc, #2204]	@ 8000dac <.text_47>
 8000512:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000516:	6842      	ldr	r2, [r0, #4]
 8000518:	6813      	ldr	r3, [r2, #0]
 800051a:	f361 330c 	bfi	r3, r1, #12, #1
 800051e:	6013      	str	r3, [r2, #0]
 8000520:	2248      	movs	r2, #72	@ 0x48
 8000522:	7442      	strb	r2, [r0, #17]
 8000524:	4770      	bx	lr

08000526 <USBPD_PE_StateMachine_Reset>:
 8000526:	f8df 2884 	ldr.w	r2, [pc, #2180]	@ 8000dac <.text_47>
 800052a:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 800052e:	2148      	movs	r1, #72	@ 0x48
 8000530:	7441      	strb	r1, [r0, #17]
 8000532:	4770      	bx	lr

08000534 <USBPD_PE_StateMachine_Stop>:
 8000534:	f005 b81f 	b.w	8005576 <USBPD_PRL_Stop>

08000538 <USBPD_PE_StateMachine_DRP>:
 8000538:	f8df 1870 	ldr.w	r1, [pc, #2160]	@ 8000dac <.text_47>
 800053c:	4602      	mov	r2, r0
 800053e:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 8000542:	6859      	ldr	r1, [r3, #4]
 8000544:	680a      	ldr	r2, [r1, #0]
 8000546:	f3c2 0180 	ubfx	r1, r2, #2, #1
 800054a:	2900      	cmp	r1, #0
 800054c:	bf18      	it	ne
 800054e:	f002 b9ed 	bne.w	800292c <USBPD_PE_StateMachine_SRC>
 8000552:	f001 bbcd 	b.w	8001cf0 <USBPD_PE_StateMachine_SNK>

08000556 <USBPD_PE_Notification>:
 8000556:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000558:	2803      	cmp	r0, #3
 800055a:	4604      	mov	r4, r0
 800055c:	460d      	mov	r5, r1
 800055e:	d214      	bcs.n	800058a <__iar_annotation$$tailcall+0x2>
 8000560:	2600      	movs	r6, #0
 8000562:	9600      	str	r6, [sp, #0]
 8000564:	2300      	movs	r3, #0
 8000566:	f8df 7848 	ldr.w	r7, [pc, #2120]	@ 8000db0 <.text_48>
 800056a:	683e      	ldr	r6, [r7, #0]
 800056c:	462a      	mov	r2, r5
 800056e:	4621      	mov	r1, r4
 8000570:	2009      	movs	r0, #9
 8000572:	47b0      	blx	r6
 8000574:	f8df 2834 	ldr.w	r2, [pc, #2100]	@ 8000dac <.text_47>
 8000578:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 800057c:	689a      	ldr	r2, [r3, #8]
 800057e:	68d3      	ldr	r3, [r2, #12]
 8000580:	4629      	mov	r1, r5
 8000582:	4620      	mov	r0, r4
 8000584:	e8bd 40f4 	ldmia.w	sp!, {r2, r4, r5, r6, r7, lr}

08000588 <__iar_annotation$$tailcall>:
 8000588:	4718      	bx	r3
 800058a:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

0800058c <USBPD_PE_InitVDM_Callback>:
 800058c:	f8df 281c 	ldr.w	r2, [pc, #2076]	@ 8000dac <.text_47>
 8000590:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000594:	60c1      	str	r1, [r0, #12]
 8000596:	4770      	bx	lr

08000598 <USBPD_PE_Request_HardReset>:
 8000598:	b580      	push	{r7, lr}
 800059a:	f8df 1810 	ldr.w	r1, [pc, #2064]	@ 8000dac <.text_47>
 800059e:	4602      	mov	r2, r0
 80005a0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80005a4:	230f      	movs	r3, #15
 80005a6:	f881 3032 	strb.w	r3, [r1, #50]	@ 0x32
 80005aa:	6889      	ldr	r1, [r1, #8]
 80005ac:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80005ae:	4790      	blx	r2
 80005b0:	2000      	movs	r0, #0
 80005b2:	bd02      	pop	{r1, pc}

080005b4 <USBPD_PE_Request_CableReset>:
 80005b4:	b538      	push	{r3, r4, r5, lr}
 80005b6:	f000 fbe8 	bl	8000d8a <.text_45>
 80005ba:	6853      	ldr	r3, [r2, #4]
 80005bc:	681c      	ldr	r4, [r3, #0]
 80005be:	f248 7108 	movw	r1, #34568	@ 0x8708
 80005c2:	400c      	ands	r4, r1
 80005c4:	f248 3508 	movw	r5, #33544	@ 0x8308
 80005c8:	42ac      	cmp	r4, r5
 80005ca:	d105      	bne.n	80005d8 <USBPD_PE_Request_CableReset+0x24>
 80005cc:	6891      	ldr	r1, [r2, #8]
 80005ce:	2399      	movs	r3, #153	@ 0x99
 80005d0:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
 80005d4:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80005d6:	4790      	blx	r2
 80005d8:	2010      	movs	r0, #16
 80005da:	bd32      	pop	{r1, r4, r5, pc}

080005dc <USBPD_PE_Request_CtrlMessage>:
 80005dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80005e0:	4680      	mov	r8, r0
 80005e2:	460c      	mov	r4, r1
 80005e4:	f8df 07c4 	ldr.w	r0, [pc, #1988]	@ 8000dac <.text_47>
 80005e8:	b093      	sub	sp, #76	@ 0x4c
 80005ea:	4641      	mov	r1, r8
 80005ec:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 80005f0:	f8df 17c0 	ldr.w	r1, [pc, #1984]	@ 8000db4 <.text_49>
 80005f4:	4617      	mov	r7, r2
 80005f6:	4668      	mov	r0, sp
 80005f8:	224c      	movs	r2, #76	@ 0x4c
 80005fa:	f017 fd89 	bl	8018110 <__aeabi_memcpy>
 80005fe:	f105 0132 	add.w	r1, r5, #50	@ 0x32
 8000602:	2600      	movs	r6, #0
 8000604:	7808      	ldrb	r0, [r1, #0]
 8000606:	b920      	cbnz	r0, 8000612 <USBPD_PE_Request_CtrlMessage+0x36>
 8000608:	6868      	ldr	r0, [r5, #4]
 800060a:	6802      	ldr	r2, [r0, #0]
 800060c:	f3c2 3000 	ubfx	r0, r2, #12, #1
 8000610:	b908      	cbnz	r0, 8000616 <USBPD_PE_Request_CtrlMessage+0x3a>
 8000612:	2603      	movs	r6, #3
 8000614:	e07f      	b.n	8000716 <USBPD_PE_Request_CtrlMessage+0x13a>
 8000616:	f8d5 c004 	ldr.w	ip, [r5, #4]
 800061a:	6828      	ldr	r0, [r5, #0]
 800061c:	f8dc e000 	ldr.w	lr, [ip]
 8000620:	6842      	ldr	r2, [r0, #4]
 8000622:	6868      	ldr	r0, [r5, #4]
 8000624:	6803      	ldr	r3, [r0, #0]
 8000626:	f3c3 0080 	ubfx	r0, r3, #2, #1
 800062a:	f3ce 2c02 	ubfx	ip, lr, #8, #3
 800062e:	f8d5 e004 	ldr.w	lr, [r5, #4]
 8000632:	f89e 9000 	ldrb.w	r9, [lr]
 8000636:	f009 0903 	and.w	r9, r9, #3
 800063a:	08d2      	lsrs	r2, r2, #3
 800063c:	2800      	cmp	r0, #0
 800063e:	bf07      	ittee	eq
 8000640:	2002      	moveq	r0, #2
 8000642:	2300      	moveq	r3, #0
 8000644:	2000      	movne	r0, #0
 8000646:	2304      	movne	r3, #4
 8000648:	f1bc 0f03 	cmp.w	ip, #3
 800064c:	bf0c      	ite	eq
 800064e:	f04f 0c08 	moveq.w	ip, #8
 8000652:	46b4      	movne	ip, r6
 8000654:	f1b9 0f02 	cmp.w	r9, #2
 8000658:	f002 0201 	and.w	r2, r2, #1
 800065c:	bf0c      	ite	eq
 800065e:	f04f 0e40 	moveq.w	lr, #64	@ 0x40
 8000662:	46b6      	movne	lr, r6
 8000664:	4302      	orrs	r2, r0
 8000666:	431a      	orrs	r2, r3
 8000668:	ea4c 0202 	orr.w	r2, ip, r2
 800066c:	ea4e 0202 	orr.w	r2, lr, r2
 8000670:	f012 0f03 	tst.w	r2, #3
 8000674:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8000678:	bf18      	it	ne
 800067a:	f042 0210 	orrne.w	r2, r2, #16
 800067e:	f012 0f05 	tst.w	r2, #5
 8000682:	f81d 0003 	ldrb.w	r0, [sp, r3]
 8000686:	bf18      	it	ne
 8000688:	f042 0220 	orrne.w	r2, r2, #32
 800068c:	4002      	ands	r2, r0
 800068e:	4282      	cmp	r2, r0
 8000690:	d118      	bne.n	80006c4 <USBPD_PE_Request_CtrlMessage+0xe8>
 8000692:	2c05      	cmp	r4, #5
 8000694:	704e      	strb	r6, [r1, #1]
 8000696:	f205 225e 	addw	r2, r5, #606	@ 0x25e
 800069a:	d02e      	beq.n	80006fa <USBPD_PE_Request_CtrlMessage+0x11e>
 800069c:	2c0b      	cmp	r4, #11
 800069e:	d00e      	beq.n	80006be <USBPD_PE_Request_CtrlMessage+0xe2>
 80006a0:	2c0d      	cmp	r4, #13
 80006a2:	d028      	beq.n	80006f6 <USBPD_PE_Request_CtrlMessage+0x11a>
 80006a4:	2c11      	cmp	r4, #17
 80006a6:	d00f      	beq.n	80006c8 <USBPD_PE_Request_CtrlMessage+0xec>
 80006a8:	2c12      	cmp	r4, #18
 80006aa:	d012      	beq.n	80006d2 <USBPD_PE_Request_CtrlMessage+0xf6>
 80006ac:	2c14      	cmp	r4, #20
 80006ae:	d012      	beq.n	80006d6 <USBPD_PE_Request_CtrlMessage+0xfa>
 80006b0:	2c15      	cmp	r4, #21
 80006b2:	d017      	beq.n	80006e4 <USBPD_PE_Request_CtrlMessage+0x108>
 80006b4:	2c16      	cmp	r4, #22
 80006b6:	d009      	beq.n	80006cc <USBPD_PE_Request_CtrlMessage+0xf0>
 80006b8:	2c18      	cmp	r4, #24
 80006ba:	d01c      	beq.n	80006f6 <USBPD_PE_Request_CtrlMessage+0x11a>
 80006bc:	e01f      	b.n	80006fe <USBPD_PE_Request_CtrlMessage+0x122>
 80006be:	68af      	ldr	r7, [r5, #8]
 80006c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80006c2:	b9e0      	cbnz	r0, 80006fe <USBPD_PE_Request_CtrlMessage+0x122>
 80006c4:	2602      	movs	r6, #2
 80006c6:	e026      	b.n	8000716 <USBPD_PE_Request_CtrlMessage+0x13a>
 80006c8:	2011      	movs	r0, #17
 80006ca:	e017      	b.n	80006fc <USBPD_PE_Request_CtrlMessage+0x120>
 80006cc:	2716      	movs	r7, #22
 80006ce:	7017      	strb	r7, [r2, #0]
 80006d0:	e015      	b.n	80006fe <USBPD_PE_Request_CtrlMessage+0x122>
 80006d2:	2012      	movs	r0, #18
 80006d4:	e012      	b.n	80006fc <USBPD_PE_Request_CtrlMessage+0x120>
 80006d6:	6828      	ldr	r0, [r5, #0]
 80006d8:	8907      	ldrh	r7, [r0, #8]
 80006da:	f3c7 0080 	ubfx	r0, r7, #2, #1
 80006de:	b970      	cbnz	r0, 80006fe <USBPD_PE_Request_CtrlMessage+0x122>
 80006e0:	2610      	movs	r6, #16
 80006e2:	e018      	b.n	8000716 <USBPD_PE_Request_CtrlMessage+0x13a>
 80006e4:	6828      	ldr	r0, [r5, #0]
 80006e6:	8907      	ldrh	r7, [r0, #8]
 80006e8:	f3c7 10c0 	ubfx	r0, r7, #7, #1
 80006ec:	b908      	cbnz	r0, 80006f2 <USBPD_PE_Request_CtrlMessage+0x116>
 80006ee:	2010      	movs	r0, #16
 80006f0:	e012      	b.n	8000718 <USBPD_PE_Request_CtrlMessage+0x13c>
 80006f2:	2015      	movs	r0, #21
 80006f4:	e002      	b.n	80006fc <USBPD_PE_Request_CtrlMessage+0x120>
 80006f6:	704f      	strb	r7, [r1, #1]
 80006f8:	e001      	b.n	80006fe <USBPD_PE_Request_CtrlMessage+0x122>
 80006fa:	2005      	movs	r0, #5
 80006fc:	7010      	strb	r0, [r2, #0]
 80006fe:	eb0d 0703 	add.w	r7, sp, r3
 8000702:	7878      	ldrb	r0, [r7, #1]
 8000704:	7050      	strb	r0, [r2, #1]
 8000706:	eb0d 0203 	add.w	r2, sp, r3
 800070a:	7890      	ldrb	r0, [r2, #2]
 800070c:	7008      	strb	r0, [r1, #0]
 800070e:	4640      	mov	r0, r8
 8000710:	68a9      	ldr	r1, [r5, #8]
 8000712:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8000714:	4790      	blx	r2
 8000716:	4630      	mov	r0, r6
 8000718:	b013      	add	sp, #76	@ 0x4c
 800071a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800071e <USBPD_PE_Request_DataMessage>:
 800071e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000720:	f000 f85f 	bl	80007e2 <.text_20>
 8000724:	b923      	cbnz	r3, 8000730 <USBPD_PE_Request_DataMessage+0x12>
 8000726:	686b      	ldr	r3, [r5, #4]
 8000728:	681f      	ldr	r7, [r3, #0]
 800072a:	f3c7 3300 	ubfx	r3, r7, #12, #1
 800072e:	b90b      	cbnz	r3, 8000734 <USBPD_PE_Request_DataMessage+0x16>
 8000730:	2403      	movs	r4, #3
 8000732:	e01a      	b.n	800076a <USBPD_PE_Request_DataMessage+0x4c>
 8000734:	2300      	movs	r3, #0
 8000736:	7073      	strb	r3, [r6, #1]
 8000738:	2901      	cmp	r1, #1
 800073a:	f240 3302 	movw	r3, #770	@ 0x302
 800073e:	f240 7703 	movw	r7, #1795	@ 0x703
 8000742:	d004      	beq.n	800074e <USBPD_PE_Request_DataMessage+0x30>
 8000744:	2906      	cmp	r1, #6
 8000746:	d012      	beq.n	800076e <USBPD_PE_Request_DataMessage+0x50>
 8000748:	2907      	cmp	r1, #7
 800074a:	d01a      	beq.n	8000782 <USBPD_PE_Request_DataMessage+0x64>
 800074c:	e025      	b.n	800079a <USBPD_PE_Request_DataMessage+0x7c>
 800074e:	6869      	ldr	r1, [r5, #4]
 8000750:	680a      	ldr	r2, [r1, #0]
 8000752:	f3c2 0180 	ubfx	r1, r2, #2, #1
 8000756:	b141      	cbz	r1, 800076a <USBPD_PE_Request_DataMessage+0x4c>
 8000758:	2101      	movs	r1, #1
 800075a:	f885 125f 	strb.w	r1, [r5, #607]	@ 0x25f
 800075e:	2207      	movs	r2, #7
 8000760:	7032      	strb	r2, [r6, #0]
 8000762:	68a9      	ldr	r1, [r5, #8]
 8000764:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8000766:	4790      	blx	r2
 8000768:	2400      	movs	r4, #0
 800076a:	4620      	mov	r0, r4
 800076c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800076e:	6869      	ldr	r1, [r5, #4]
 8000770:	6809      	ldr	r1, [r1, #0]
 8000772:	400f      	ands	r7, r1
 8000774:	429f      	cmp	r7, r3
 8000776:	d1f8      	bne.n	800076a <USBPD_PE_Request_DataMessage+0x4c>
 8000778:	6812      	ldr	r2, [r2, #0]
 800077a:	62aa      	str	r2, [r5, #40]	@ 0x28
 800077c:	212b      	movs	r1, #43	@ 0x2b
 800077e:	7031      	strb	r1, [r6, #0]
 8000780:	e7ef      	b.n	8000762 <USBPD_PE_Request_DataMessage+0x44>
 8000782:	6869      	ldr	r1, [r5, #4]
 8000784:	6809      	ldr	r1, [r1, #0]
 8000786:	400f      	ands	r7, r1
 8000788:	429f      	cmp	r7, r3
 800078a:	d1ee      	bne.n	800076a <USBPD_PE_Request_DataMessage+0x4c>
 800078c:	6812      	ldr	r2, [r2, #0]
 800078e:	62aa      	str	r2, [r5, #40]	@ 0x28
 8000790:	215d      	movs	r1, #93	@ 0x5d
 8000792:	f885 125f 	strb.w	r1, [r5, #607]	@ 0x25f
 8000796:	2262      	movs	r2, #98	@ 0x62
 8000798:	e7e2      	b.n	8000760 <USBPD_PE_Request_DataMessage+0x42>
 800079a:	2410      	movs	r4, #16
 800079c:	e7e5      	b.n	800076a <USBPD_PE_Request_DataMessage+0x4c>

0800079e <USBPD_PE_Send_Request>:
 800079e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007a0:	f000 f81f 	bl	80007e2 <.text_20>
 80007a4:	b923      	cbnz	r3, 80007b0 <USBPD_PE_Send_Request+0x12>
 80007a6:	686b      	ldr	r3, [r5, #4]
 80007a8:	681f      	ldr	r7, [r3, #0]
 80007aa:	f3c7 3300 	ubfx	r3, r7, #12, #1
 80007ae:	b90b      	cbnz	r3, 80007b4 <USBPD_PE_Send_Request+0x16>
 80007b0:	2403      	movs	r4, #3
 80007b2:	e014      	b.n	80007de <USBPD_PE_Send_Request+0x40>
 80007b4:	686f      	ldr	r7, [r5, #4]
 80007b6:	683f      	ldr	r7, [r7, #0]
 80007b8:	f240 7304 	movw	r3, #1796	@ 0x704
 80007bc:	403b      	ands	r3, r7
 80007be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80007c2:	d10c      	bne.n	80007de <USBPD_PE_Send_Request+0x40>
 80007c4:	2445      	movs	r4, #69	@ 0x45
 80007c6:	7034      	strb	r4, [r6, #0]
 80007c8:	61a9      	str	r1, [r5, #24]
 80007ca:	2400      	movs	r4, #0
 80007cc:	6969      	ldr	r1, [r5, #20]
 80007ce:	f362 01c4 	bfi	r1, r2, #3, #2
 80007d2:	6169      	str	r1, [r5, #20]
 80007d4:	2200      	movs	r2, #0
 80007d6:	7072      	strb	r2, [r6, #1]
 80007d8:	68a9      	ldr	r1, [r5, #8]
 80007da:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80007dc:	4790      	blx	r2
 80007de:	4620      	mov	r0, r4
 80007e0:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080007e2 <.text_20>:
 80007e2:	f8df 3be4 	ldr.w	r3, [pc, #3044]	@ 80013c8 <.text_70>
 80007e6:	4604      	mov	r4, r0
 80007e8:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 80007ec:	f105 0632 	add.w	r6, r5, #50	@ 0x32
 80007f0:	2402      	movs	r4, #2
 80007f2:	7833      	ldrb	r3, [r6, #0]
 80007f4:	4770      	bx	lr

080007f6 <USBPD_PE_SendExtendedMessage>:
 80007f6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80007fa:	4681      	mov	r9, r0
 80007fc:	468a      	mov	sl, r1
 80007fe:	f8df 0bc8 	ldr.w	r0, [pc, #3016]	@ 80013c8 <.text_70>
 8000802:	4649      	mov	r1, r9
 8000804:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 8000808:	f894 0032 	ldrb.w	r0, [r4, #50]	@ 0x32
 800080c:	469b      	mov	fp, r3
 800080e:	2500      	movs	r5, #0
 8000810:	b920      	cbnz	r0, 800081c <USBPD_PE_SendExtendedMessage+0x26>
 8000812:	6860      	ldr	r0, [r4, #4]
 8000814:	6801      	ldr	r1, [r0, #0]
 8000816:	f3c1 3000 	ubfx	r0, r1, #12, #1
 800081a:	b908      	cbnz	r0, 8000820 <USBPD_PE_SendExtendedMessage+0x2a>
 800081c:	2503      	movs	r5, #3
 800081e:	e066      	b.n	80008ee <USBPD_PE_SendExtendedMessage+0xf8>
 8000820:	f3c1 2002 	ubfx	r0, r1, #8, #3
 8000824:	2803      	cmp	r0, #3
 8000826:	d10d      	bne.n	8000844 <USBPD_PE_SendExtendedMessage+0x4e>
 8000828:	6860      	ldr	r0, [r4, #4]
 800082a:	7801      	ldrb	r1, [r0, #0]
 800082c:	f001 0103 	and.w	r1, r1, #3
 8000830:	2901      	cmp	r1, #1
 8000832:	bf98      	it	ls
 8000834:	2501      	movls	r5, #1
 8000836:	d95a      	bls.n	80008ee <USBPD_PE_SendExtendedMessage+0xf8>
 8000838:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 800083c:	f240 1105 	movw	r1, #261	@ 0x105
 8000840:	4588      	cmp	r8, r1
 8000842:	d301      	bcc.n	8000848 <USBPD_PE_SendExtendedMessage+0x52>
 8000844:	2502      	movs	r5, #2
 8000846:	e052      	b.n	80008ee <USBPD_PE_SendExtendedMessage+0xf8>
 8000848:	f88d 2000 	strb.w	r2, [sp]
 800084c:	f204 265d 	addw	r6, r4, #605	@ 0x25d
 8000850:	6960      	ldr	r0, [r4, #20]
 8000852:	f020 0020 	bic.w	r0, r0, #32
 8000856:	6160      	str	r0, [r4, #20]
 8000858:	f89d 0000 	ldrb.w	r0, [sp]
 800085c:	2803      	cmp	r0, #3
 800085e:	d008      	beq.n	8000872 <USBPD_PE_SendExtendedMessage+0x7c>
 8000860:	2804      	cmp	r0, #4
 8000862:	d018      	beq.n	8000896 <USBPD_PE_SendExtendedMessage+0xa0>
 8000864:	2806      	cmp	r0, #6
 8000866:	d01d      	beq.n	80008a4 <USBPD_PE_SendExtendedMessage+0xae>
 8000868:	2808      	cmp	r0, #8
 800086a:	d01d      	beq.n	80008a8 <USBPD_PE_SendExtendedMessage+0xb2>
 800086c:	280a      	cmp	r0, #10
 800086e:	d01e      	beq.n	80008ae <USBPD_PE_SendExtendedMessage+0xb8>
 8000870:	e020      	b.n	80008b4 <USBPD_PE_SendExtendedMessage+0xbe>
 8000872:	210c      	movs	r1, #12
 8000874:	70b1      	strb	r1, [r6, #2]
 8000876:	6960      	ldr	r0, [r4, #20]
 8000878:	f040 0020 	orr.w	r0, r0, #32
 800087c:	6160      	str	r0, [r4, #20]
 800087e:	ea5f 0008 	movs.w	r0, r8
 8000882:	d025      	beq.n	80008d0 <USBPD_PE_SendExtendedMessage+0xda>
 8000884:	4648      	mov	r0, r9
 8000886:	f000 fa86 	bl	8000d96 <PE_Get_UnchunkedSupport>
 800088a:	2700      	movs	r7, #0
 800088c:	2801      	cmp	r0, #1
 800088e:	bf08      	it	eq
 8000890:	2704      	moveq	r7, #4
 8000892:	2000      	movs	r0, #0
 8000894:	e017      	b.n	80008c6 <USBPD_PE_SendExtendedMessage+0xd0>
 8000896:	200d      	movs	r0, #13
 8000898:	70b0      	strb	r0, [r6, #2]
 800089a:	6961      	ldr	r1, [r4, #20]
 800089c:	f041 0120 	orr.w	r1, r1, #32
 80008a0:	6161      	str	r1, [r4, #20]
 80008a2:	e7ec      	b.n	800087e <USBPD_PE_SendExtendedMessage+0x88>
 80008a4:	200e      	movs	r0, #14
 80008a6:	e7f7      	b.n	8000898 <USBPD_PE_SendExtendedMessage+0xa2>
 80008a8:	205b      	movs	r0, #91	@ 0x5b
 80008aa:	70b0      	strb	r0, [r6, #2]
 80008ac:	e7e7      	b.n	800087e <USBPD_PE_SendExtendedMessage+0x88>
 80008ae:	215c      	movs	r1, #92	@ 0x5c
 80008b0:	70b1      	strb	r1, [r6, #2]
 80008b2:	e7e4      	b.n	800087e <USBPD_PE_SendExtendedMessage+0x88>
 80008b4:	2510      	movs	r5, #16
 80008b6:	e01a      	b.n	80008ee <USBPD_PE_SendExtendedMessage+0xf8>
 80008b8:	183a      	adds	r2, r7, r0
 80008ba:	f81b 1000 	ldrb.w	r1, [fp, r0]
 80008be:	4422      	add	r2, r4
 80008c0:	1c40      	adds	r0, r0, #1
 80008c2:	f882 1385 	strb.w	r1, [r2, #901]	@ 0x385
 80008c6:	4540      	cmp	r0, r8
 80008c8:	d3f6      	bcc.n	80008b8 <USBPD_PE_SendExtendedMessage+0xc2>
 80008ca:	f8a4 8490 	strh.w	r8, [r4, #1168]	@ 0x490
 80008ce:	e001      	b.n	80008d4 <USBPD_PE_SendExtendedMessage+0xde>
 80008d0:	f8a4 5490 	strh.w	r5, [r4, #1168]	@ 0x490
 80008d4:	f104 0032 	add.w	r0, r4, #50	@ 0x32
 80008d8:	2231      	movs	r2, #49	@ 0x31
 80008da:	f880 a001 	strb.w	sl, [r0, #1]
 80008de:	f89d 1000 	ldrb.w	r1, [sp]
 80008e2:	7031      	strb	r1, [r6, #0]
 80008e4:	7002      	strb	r2, [r0, #0]
 80008e6:	4648      	mov	r0, r9
 80008e8:	68a3      	ldr	r3, [r4, #8]
 80008ea:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80008ec:	4788      	blx	r1
 80008ee:	4628      	mov	r0, r5
 80008f0:	e8bd 8ff2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080008f4 <PE_Send_RESET>:
 80008f4:	b538      	push	{r3, r4, r5, lr}
 80008f6:	4604      	mov	r4, r0
 80008f8:	460d      	mov	r5, r1
 80008fa:	2d05      	cmp	r5, #5
 80008fc:	7c20      	ldrb	r0, [r4, #16]
 80008fe:	bf0c      	ite	eq
 8000900:	211f      	moveq	r1, #31
 8000902:	215e      	movne	r1, #94	@ 0x5e
 8000904:	f7ff fe27 	bl	8000556 <USBPD_PE_Notification>
 8000908:	7c20      	ldrb	r0, [r4, #16]
 800090a:	4629      	mov	r1, r5
 800090c:	f004 fdd9 	bl	80054c2 <USBPD_PRL_ResetRequestProcess>
 8000910:	f3ef 8010 	mrs	r0, PRIMASK
 8000914:	b672      	cpsid	i
 8000916:	2100      	movs	r1, #0
 8000918:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
 800091c:	f380 8810 	msr	PRIMASK, r0
 8000920:	bd31      	pop	{r0, r4, r5, pc}

08000922 <PE_Get_SpecRevision>:
 8000922:	f8df 1aa4 	ldr.w	r1, [pc, #2724]	@ 80013c8 <.text_70>
 8000926:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 800092a:	6841      	ldr	r1, [r0, #4]
 800092c:	7808      	ldrb	r0, [r1, #0]
 800092e:	f000 0003 	and.w	r0, r0, #3
 8000932:	4770      	bx	lr

08000934 <PE_ChangePowerRole>:
 8000934:	6842      	ldr	r2, [r0, #4]
 8000936:	6813      	ldr	r3, [r2, #0]
 8000938:	f361 0382 	bfi	r3, r1, #2, #1
 800093c:	6013      	str	r3, [r2, #0]
 800093e:	7c00      	ldrb	r0, [r0, #16]
 8000940:	f004 bb45 	b.w	8004fce <USBPD_PRL_SetHeaderPowerRole>

08000944 <PE_Get_RxEvent>:
 8000944:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000946:	2114      	movs	r1, #20
 8000948:	f3ef 8410 	mrs	r4, PRIMASK
 800094c:	b672      	cpsid	i
 800094e:	f100 0530 	add.w	r5, r0, #48	@ 0x30
 8000952:	7b2a      	ldrb	r2, [r5, #12]
 8000954:	b332      	cbz	r2, 80009a4 <PE_Get_RxEvent+0x60>
 8000956:	f500 7613 	add.w	r6, r0, #588	@ 0x24c
 800095a:	5cb3      	ldrb	r3, [r6, r2]
 800095c:	065f      	lsls	r7, r3, #25
 800095e:	bf58      	it	pl
 8000960:	2103      	movpl	r1, #3
 8000962:	d51f      	bpl.n	80009a4 <PE_Get_RxEvent+0x60>
 8000964:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000968:	435a      	muls	r2, r3
 800096a:	4410      	add	r0, r2
 800096c:	38cb      	subs	r0, #203	@ 0xcb
 800096e:	60a8      	str	r0, [r5, #8]
 8000970:	7802      	ldrb	r2, [r0, #0]
 8000972:	7840      	ldrb	r0, [r0, #1]
 8000974:	eb02 2300 	add.w	r3, r2, r0, lsl #8
 8000978:	7b28      	ldrb	r0, [r5, #12]
 800097a:	80ab      	strh	r3, [r5, #4]
 800097c:	5c32      	ldrb	r2, [r6, r0]
 800097e:	f002 021f 	and.w	r2, r2, #31
 8000982:	2a01      	cmp	r2, #1
 8000984:	d004      	beq.n	8000990 <PE_Get_RxEvent+0x4c>
 8000986:	2a02      	cmp	r2, #2
 8000988:	d005      	beq.n	8000996 <PE_Get_RxEvent+0x52>
 800098a:	2a04      	cmp	r2, #4
 800098c:	d007      	beq.n	800099e <PE_Get_RxEvent+0x5a>
 800098e:	e009      	b.n	80009a4 <PE_Get_RxEvent+0x60>
 8000990:	2111      	movs	r1, #17
 8000992:	2000      	movs	r0, #0
 8000994:	e005      	b.n	80009a2 <PE_Get_RxEvent+0x5e>
 8000996:	2201      	movs	r2, #1
 8000998:	2112      	movs	r1, #18
 800099a:	702a      	strb	r2, [r5, #0]
 800099c:	e002      	b.n	80009a4 <PE_Get_RxEvent+0x60>
 800099e:	2113      	movs	r1, #19
 80009a0:	2002      	movs	r0, #2
 80009a2:	7028      	strb	r0, [r5, #0]
 80009a4:	f384 8810 	msr	PRIMASK, r4
 80009a8:	4608      	mov	r0, r1
 80009aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080009ac <PE_Clear_RxEvent>:
 80009ac:	b510      	push	{r4, lr}
 80009ae:	4601      	mov	r1, r0
 80009b0:	f3ef 8210 	mrs	r2, PRIMASK
 80009b4:	b672      	cpsid	i
 80009b6:	f891 003c 	ldrb.w	r0, [r1, #60]	@ 0x3c
 80009ba:	b1c8      	cbz	r0, 80009f0 <__iar_annotation$$tailcall+0x8>
 80009bc:	1e40      	subs	r0, r0, #1
 80009be:	b2c0      	uxtb	r0, r0
 80009c0:	f201 234d 	addw	r3, r1, #589	@ 0x24d
 80009c4:	2400      	movs	r4, #0
 80009c6:	541c      	strb	r4, [r3, r0]
 80009c8:	1e40      	subs	r0, r0, #1
 80009ca:	4180      	sbcs	r0, r0
 80009cc:	0fc0      	lsrs	r0, r0, #31
 80009ce:	5c1b      	ldrb	r3, [r3, r0]
 80009d0:	065c      	lsls	r4, r3, #25
 80009d2:	d50a      	bpl.n	80009ea <__iar_annotation$$tailcall+0x2>
 80009d4:	1c40      	adds	r0, r0, #1
 80009d6:	f881 003c 	strb.w	r0, [r1, #60]	@ 0x3c
 80009da:	f382 8810 	msr	PRIMASK, r2
 80009de:	7c08      	ldrb	r0, [r1, #16]
 80009e0:	6889      	ldr	r1, [r1, #8]
 80009e2:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80009e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

080009e8 <__iar_annotation$$tailcall>:
 80009e8:	4710      	bx	r2
 80009ea:	2000      	movs	r0, #0
 80009ec:	f881 003c 	strb.w	r0, [r1, #60]	@ 0x3c
 80009f0:	f382 8810 	msr	PRIMASK, r2
 80009f4:	bd10      	pop	{r4, pc}

080009f6 <PE_PRL_Control_RxEvent>:
 80009f6:	f8df 19d0 	ldr.w	r1, [pc, #2512]	@ 80013c8 <.text_70>
 80009fa:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80009fe:	2000      	movs	r0, #0
 8000a00:	f3ef 8210 	mrs	r2, PRIMASK
 8000a04:	b672      	cpsid	i
 8000a06:	f891 103c 	ldrb.w	r1, [r1, #60]	@ 0x3c
 8000a0a:	b101      	cbz	r1, 8000a0e <PE_PRL_Control_RxEvent+0x18>
 8000a0c:	2001      	movs	r0, #1
 8000a0e:	f382 8810 	msr	PRIMASK, r2
 8000a12:	4770      	bx	lr

08000a14 <PE_Convert_SOPRxEvent>:
 8000a14:	b118      	cbz	r0, 8000a1e <PE_Convert_SOPRxEvent+0xa>
 8000a16:	2802      	cmp	r0, #2
 8000a18:	d005      	beq.n	8000a26 <PE_Convert_SOPRxEvent+0x12>
 8000a1a:	d302      	bcc.n	8000a22 <PE_Convert_SOPRxEvent+0xe>
 8000a1c:	e005      	b.n	8000a2a <PE_Convert_SOPRxEvent+0x16>
 8000a1e:	2011      	movs	r0, #17
 8000a20:	4770      	bx	lr
 8000a22:	2012      	movs	r0, #18
 8000a24:	4770      	bx	lr
 8000a26:	2013      	movs	r0, #19
 8000a28:	4770      	bx	lr
 8000a2a:	2014      	movs	r0, #20
 8000a2c:	4770      	bx	lr

08000a2e <PE_Check_AMSConflict>:
 8000a2e:	b538      	push	{r3, r4, r5, lr}
 8000a30:	4605      	mov	r5, r0
 8000a32:	f24f 001f 	movw	r0, #61471	@ 0xf01f
 8000a36:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 8000a38:	2400      	movs	r4, #0
 8000a3a:	4001      	ands	r1, r0
 8000a3c:	290d      	cmp	r1, #13
 8000a3e:	d102      	bne.n	8000a46 <PE_Check_AMSConflict+0x18>
 8000a40:	2110      	movs	r1, #16
 8000a42:	7469      	strb	r1, [r5, #17]
 8000a44:	e02c      	b.n	8000aa0 <PE_Check_AMSConflict+0x72>
 8000a46:	7f28      	ldrb	r0, [r5, #28]
 8000a48:	b188      	cbz	r0, 8000a6e <PE_Check_AMSConflict+0x40>
 8000a4a:	1e40      	subs	r0, r0, #1
 8000a4c:	2801      	cmp	r0, #1
 8000a4e:	d914      	bls.n	8000a7a <PE_Check_AMSConflict+0x4c>
 8000a50:	1e80      	subs	r0, r0, #2
 8000a52:	d014      	beq.n	8000a7e <PE_Check_AMSConflict+0x50>
 8000a54:	1e40      	subs	r0, r0, #1
 8000a56:	d023      	beq.n	8000aa0 <PE_Check_AMSConflict+0x72>
 8000a58:	1e40      	subs	r0, r0, #1
 8000a5a:	2809      	cmp	r0, #9
 8000a5c:	bf84      	itt	hi
 8000a5e:	380b      	subhi	r0, #11
 8000a60:	2801      	cmphi	r0, #1
 8000a62:	d90a      	bls.n	8000a7a <PE_Check_AMSConflict+0x4c>
 8000a64:	1e80      	subs	r0, r0, #2
 8000a66:	d005      	beq.n	8000a74 <PE_Check_AMSConflict+0x46>
 8000a68:	384d      	subs	r0, #77	@ 0x4d
 8000a6a:	d006      	beq.n	8000a7a <PE_Check_AMSConflict+0x4c>
 8000a6c:	e00a      	b.n	8000a84 <PE_Check_AMSConflict+0x56>
 8000a6e:	2203      	movs	r2, #3
 8000a70:	746a      	strb	r2, [r5, #17]
 8000a72:	e016      	b.n	8000aa2 <PE_Check_AMSConflict+0x74>
 8000a74:	200f      	movs	r0, #15
 8000a76:	7468      	strb	r0, [r5, #17]
 8000a78:	e013      	b.n	8000aa2 <PE_Check_AMSConflict+0x74>
 8000a7a:	2011      	movs	r0, #17
 8000a7c:	e000      	b.n	8000a80 <PE_Check_AMSConflict+0x52>
 8000a7e:	200f      	movs	r0, #15
 8000a80:	7468      	strb	r0, [r5, #17]
 8000a82:	e00d      	b.n	8000aa0 <PE_Check_AMSConflict+0x72>
 8000a84:	7c28      	ldrb	r0, [r5, #16]
 8000a86:	215c      	movs	r1, #92	@ 0x5c
 8000a88:	f7ff fd65 	bl	8000556 <USBPD_PE_Notification>
 8000a8c:	2103      	movs	r1, #3
 8000a8e:	686a      	ldr	r2, [r5, #4]
 8000a90:	7469      	strb	r1, [r5, #17]
 8000a92:	f240 7004 	movw	r0, #1796	@ 0x704
 8000a96:	6811      	ldr	r1, [r2, #0]
 8000a98:	4001      	ands	r1, r0
 8000a9a:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 8000a9e:	d000      	beq.n	8000aa2 <PE_Check_AMSConflict+0x74>
 8000aa0:	2415      	movs	r4, #21
 8000aa2:	4620      	mov	r0, r4
 8000aa4:	bd32      	pop	{r1, r4, r5, pc}

08000aa6 <PE_PRL_ResetReceived>:
 8000aa6:	b538      	push	{r3, r4, r5, lr}
 8000aa8:	4604      	mov	r4, r0
 8000aaa:	f8df 091c 	ldr.w	r0, [pc, #2332]	@ 80013c8 <.text_70>
 8000aae:	4622      	mov	r2, r4
 8000ab0:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 8000ab4:	2905      	cmp	r1, #5
 8000ab6:	d114      	bne.n	8000ae2 <PE_PRL_ResetReceived+0x3c>
 8000ab8:	6868      	ldr	r0, [r5, #4]
 8000aba:	6801      	ldr	r1, [r0, #0]
 8000abc:	f021 0110 	bic.w	r1, r1, #16
 8000ac0:	6001      	str	r1, [r0, #0]
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	6969      	ldr	r1, [r5, #20]
 8000ac6:	f360 214a 	bfi	r1, r0, #9, #2
 8000aca:	f105 0032 	add.w	r0, r5, #50	@ 0x32
 8000ace:	6169      	str	r1, [r5, #20]
 8000ad0:	2214      	movs	r2, #20
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	7002      	strb	r2, [r0, #0]
 8000ad6:	7283      	strb	r3, [r0, #10]
 8000ad8:	211e      	movs	r1, #30
 8000ada:	7c28      	ldrb	r0, [r5, #16]
 8000adc:	f7ff fd3b 	bl	8000556 <USBPD_PE_Notification>
 8000ae0:	e003      	b.n	8000aea <PE_PRL_ResetReceived+0x44>
 8000ae2:	6968      	ldr	r0, [r5, #20]
 8000ae4:	f440 2080 	orr.w	r0, r0, #262144	@ 0x40000
 8000ae8:	6168      	str	r0, [r5, #20]
 8000aea:	4620      	mov	r0, r4
 8000aec:	68a9      	ldr	r1, [r5, #8]
 8000aee:	e148      	b.n	8000d82 <.text_44>

08000af0 <PE_PRL_BistCompleted>:
 8000af0:	4770      	bx	lr

08000af2 <PE_Reset_HardReset>:
 8000af2:	b510      	push	{r4, lr}
 8000af4:	4604      	mov	r4, r0
 8000af6:	f894 0032 	ldrb.w	r0, [r4, #50]	@ 0x32
 8000afa:	b118      	cbz	r0, 8000b04 <PE_Reset_HardReset+0x12>
 8000afc:	7c20      	ldrb	r0, [r4, #16]
 8000afe:	215b      	movs	r1, #91	@ 0x5b
 8000b00:	f7ff fd29 	bl	8000556 <USBPD_PE_Notification>
 8000b04:	4620      	mov	r0, r4
 8000b06:	f000 f82a 	bl	8000b5e <PE_Reset_ZI>
 8000b0a:	f000 f88e 	bl	8000c2a <.text_37>
 8000b0e:	6820      	ldr	r0, [r4, #0]
 8000b10:	7903      	ldrb	r3, [r0, #4]
 8000b12:	f003 0303 	and.w	r3, r3, #3
 8000b16:	d009      	beq.n	8000b2c <PE_Reset_HardReset+0x3a>
 8000b18:	7c20      	ldrb	r0, [r4, #16]
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	2101      	movs	r1, #1
 8000b1e:	f004 fa40 	bl	8004fa2 <USBPD_PRL_SetHeader>
 8000b22:	6860      	ldr	r0, [r4, #4]
 8000b24:	6801      	ldr	r1, [r0, #0]
 8000b26:	f041 0108 	orr.w	r1, r1, #8
 8000b2a:	e008      	b.n	8000b3e <PE_Reset_HardReset+0x4c>
 8000b2c:	7c20      	ldrb	r0, [r4, #16]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2100      	movs	r1, #0
 8000b32:	f004 fa36 	bl	8004fa2 <USBPD_PRL_SetHeader>
 8000b36:	6860      	ldr	r0, [r4, #4]
 8000b38:	6801      	ldr	r1, [r0, #0]
 8000b3a:	f021 0108 	bic.w	r1, r1, #8
 8000b3e:	6001      	str	r1, [r0, #0]
 8000b40:	f000 f840 	bl	8000bc4 <.text_34>
 8000b44:	0892      	lsrs	r2, r2, #2
 8000b46:	ea40 0082 	orr.w	r0, r0, r2, lsl #2
 8000b4a:	6008      	str	r0, [r1, #0]
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	7c20      	ldrb	r0, [r4, #16]
 8000b50:	f004 fa7e 	bl	8005050 <USBPD_PRL_SOPCapability>
 8000b54:	7c20      	ldrb	r0, [r4, #16]
 8000b56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000b5a:	f004 bcee 	b.w	800553a <USBPD_PRL_Reset>

08000b5e <PE_Reset_ZI>:
 8000b5e:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 8000b60:	4604      	mov	r4, r0
 8000b62:	2000      	movs	r0, #0
 8000b64:	9001      	str	r0, [sp, #4]
 8000b66:	2100      	movs	r1, #0
 8000b68:	6860      	ldr	r0, [r4, #4]
 8000b6a:	6802      	ldr	r2, [r0, #0]
 8000b6c:	f022 0210 	bic.w	r2, r2, #16
 8000b70:	6002      	str	r2, [r0, #0]
 8000b72:	4620      	mov	r0, r4
 8000b74:	f000 fbd6 	bl	8001324 <PE_SetPowerNegotiation>
 8000b78:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8000b7c:	f104 0014 	add.w	r0, r4, #20
 8000b80:	f017 fac8 	bl	8018114 <__aeabi_memclr>
 8000b84:	68a5      	ldr	r5, [r4, #8]
 8000b86:	7c20      	ldrb	r0, [r4, #16]
 8000b88:	69ae      	ldr	r6, [r5, #24]
 8000b8a:	2304      	movs	r3, #4
 8000b8c:	aa01      	add	r2, sp, #4
 8000b8e:	2102      	movs	r1, #2
 8000b90:	47b0      	blx	r6
 8000b92:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000b96:	9000      	str	r0, [sp, #0]
 8000b98:	2304      	movs	r3, #4
 8000b9a:	68a5      	ldr	r5, [r4, #8]
 8000b9c:	7c20      	ldrb	r0, [r4, #16]
 8000b9e:	69ae      	ldr	r6, [r5, #24]
 8000ba0:	466a      	mov	r2, sp
 8000ba2:	2106      	movs	r1, #6
 8000ba4:	47b0      	blx	r6
 8000ba6:	6820      	ldr	r0, [r4, #0]
 8000ba8:	7901      	ldrb	r1, [r0, #4]
 8000baa:	7c20      	ldrb	r0, [r4, #16]
 8000bac:	f001 0103 	and.w	r1, r1, #3
 8000bb0:	f004 fa28 	bl	8005004 <USBPD_PRL_CBL_SetHeaderSpecification>
 8000bb4:	f000 f806 	bl	8000bc4 <.text_34>
 8000bb8:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8000bbc:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 8000bc0:	600a      	str	r2, [r1, #0]
 8000bc2:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08000bc4 <.text_34>:
 8000bc4:	6820      	ldr	r0, [r4, #0]
 8000bc6:	6861      	ldr	r1, [r4, #4]
 8000bc8:	7900      	ldrb	r0, [r0, #4]
 8000bca:	680a      	ldr	r2, [r1, #0]
 8000bcc:	f000 0003 	and.w	r0, r0, #3
 8000bd0:	4770      	bx	lr

08000bd2 <PE_Reset_Counter>:
 8000bd2:	2103      	movs	r1, #3
 8000bd4:	f500 7018 	add.w	r0, r0, #608	@ 0x260
 8000bd8:	f017 ba9c 	b.w	8018114 <__aeabi_memclr>

08000bdc <PE_Reset_StateMachine>:
 8000bdc:	b510      	push	{r4, lr}
 8000bde:	4604      	mov	r4, r0
 8000be0:	f894 0032 	ldrb.w	r0, [r4, #50]	@ 0x32
 8000be4:	b118      	cbz	r0, 8000bee <PE_Reset_StateMachine+0x12>
 8000be6:	7c20      	ldrb	r0, [r4, #16]
 8000be8:	215b      	movs	r1, #91	@ 0x5b
 8000bea:	f7ff fcb4 	bl	8000556 <USBPD_PE_Notification>
 8000bee:	4620      	mov	r0, r4
 8000bf0:	f7ff ffb5 	bl	8000b5e <PE_Reset_ZI>
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	4620      	mov	r0, r4
 8000bf8:	f000 fb94 	bl	8001324 <PE_SetPowerNegotiation>
 8000bfc:	7c20      	ldrb	r0, [r4, #16]
 8000bfe:	f004 fc9c 	bl	800553a <USBPD_PRL_Reset>
 8000c02:	f000 f812 	bl	8000c2a <.text_37>
 8000c06:	f001 0303 	and.w	r3, r1, #3
 8000c0a:	f3c1 02c0 	ubfx	r2, r1, #3, #1
 8000c0e:	d005      	beq.n	8000c1c <PE_Reset_StateMachine+0x40>
 8000c10:	7c20      	ldrb	r0, [r4, #16]
 8000c12:	2101      	movs	r1, #1
 8000c14:	f004 f9c5 	bl	8004fa2 <USBPD_PRL_SetHeader>
 8000c18:	2002      	movs	r0, #2
 8000c1a:	e004      	b.n	8000c26 <PE_Reset_StateMachine+0x4a>
 8000c1c:	7c20      	ldrb	r0, [r4, #16]
 8000c1e:	2100      	movs	r1, #0
 8000c20:	f004 f9bf 	bl	8004fa2 <USBPD_PRL_SetHeader>
 8000c24:	203e      	movs	r0, #62	@ 0x3e
 8000c26:	7460      	strb	r0, [r4, #17]
 8000c28:	bd10      	pop	{r4, pc}

08000c2a <.text_37>:
 8000c2a:	6860      	ldr	r0, [r4, #4]
 8000c2c:	6801      	ldr	r1, [r0, #0]
 8000c2e:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8000c32:	2800      	cmp	r0, #0
 8000c34:	4770      	bx	lr

08000c36 <PE_ExtRevisionInteroperability>:
 8000c36:	b538      	push	{r3, r4, r5, lr}
 8000c38:	f8df 378c 	ldr.w	r3, [pc, #1932]	@ 80013c8 <.text_70>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8000c42:	6865      	ldr	r5, [r4, #4]
 8000c44:	682c      	ldr	r4, [r5, #0]
 8000c46:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000c4a:	f004 0503 	and.w	r5, r4, #3
 8000c4e:	42a9      	cmp	r1, r5
 8000c50:	bfa8      	it	ge
 8000c52:	4629      	movge	r1, r5
 8000c54:	f361 0401 	bfi	r4, r1, #0, #2
 8000c58:	6851      	ldr	r1, [r2, #4]
 8000c5a:	600c      	str	r4, [r1, #0]
 8000c5c:	6851      	ldr	r1, [r2, #4]
 8000c5e:	680b      	ldr	r3, [r1, #0]
 8000c60:	f003 0403 	and.w	r4, r3, #3
 8000c64:	2c01      	cmp	r4, #1
 8000c66:	bf0c      	ite	eq
 8000c68:	2400      	moveq	r4, #0
 8000c6a:	2420      	movne	r4, #32
 8000c6c:	f023 0320 	bic.w	r3, r3, #32
 8000c70:	4323      	orrs	r3, r4
 8000c72:	600b      	str	r3, [r1, #0]
 8000c74:	6852      	ldr	r2, [r2, #4]
 8000c76:	7811      	ldrb	r1, [r2, #0]
 8000c78:	e8bd 4034 	ldmia.w	sp!, {r2, r4, r5, lr}
 8000c7c:	f001 0103 	and.w	r1, r1, #3
 8000c80:	f004 b9b9 	b.w	8004ff6 <USBPD_PRL_SetHeaderSpecification>

08000c84 <PE_PRL_FastRoleSwapReception>:
 8000c84:	f8df 1740 	ldr.w	r1, [pc, #1856]	@ 80013c8 <.text_70>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8000c8e:	7f0a      	ldrb	r2, [r1, #28]
 8000c90:	2a09      	cmp	r2, #9
 8000c92:	d005      	beq.n	8000ca0 <PE_PRL_FastRoleSwapReception+0x1c>
 8000c94:	684a      	ldr	r2, [r1, #4]
 8000c96:	6813      	ldr	r3, [r2, #0]
 8000c98:	f043 0310 	orr.w	r3, r3, #16
 8000c9c:	6013      	str	r3, [r2, #0]
 8000c9e:	e354      	b.n	800134a <.text_66>
 8000ca0:	4770      	bx	lr

08000ca2 <PE_PRL_PostReceiveEvent>:
 8000ca2:	b570      	push	{r4, r5, r6, lr}
 8000ca4:	f8df 2720 	ldr.w	r2, [pc, #1824]	@ 80013c8 <.text_70>
 8000ca8:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8000cac:	2000      	movs	r0, #0
 8000cae:	2400      	movs	r4, #0
 8000cb0:	191a      	adds	r2, r3, r4
 8000cb2:	f892 224d 	ldrb.w	r2, [r2, #589]	@ 0x24d
 8000cb6:	b122      	cbz	r2, 8000cc2 <PE_PRL_PostReceiveEvent+0x20>
 8000cb8:	1c64      	adds	r4, r4, #1
 8000cba:	b2e4      	uxtb	r4, r4
 8000cbc:	2c01      	cmp	r4, #1
 8000cbe:	d9f7      	bls.n	8000cb0 <PE_PRL_PostReceiveEvent+0xe>
 8000cc0:	bd70      	pop	{r4, r5, r6, pc}
 8000cc2:	191a      	adds	r2, r3, r4
 8000cc4:	2020      	movs	r0, #32
 8000cc6:	191d      	adds	r5, r3, r4
 8000cc8:	f882 024d 	strb.w	r0, [r2, #589]	@ 0x24d
 8000ccc:	2001      	movs	r0, #1
 8000cce:	f895 624d 	ldrb.w	r6, [r5, #589]	@ 0x24d
 8000cd2:	fa00 f101 	lsl.w	r1, r0, r1
 8000cd6:	1918      	adds	r0, r3, r4
 8000cd8:	4331      	orrs	r1, r6
 8000cda:	f880 124d 	strb.w	r1, [r0, #589]	@ 0x24d
 8000cde:	2001      	movs	r0, #1
 8000ce0:	bd70      	pop	{r4, r5, r6, pc}

08000ce2 <PE_PRL_PostReceiveEventError>:
 8000ce2:	f8df 16e4 	ldr.w	r1, [pc, #1764]	@ 80013c8 <.text_70>
 8000ce6:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8000cea:	2100      	movs	r1, #0
 8000cec:	b2ca      	uxtb	r2, r1
 8000cee:	4402      	add	r2, r0
 8000cf0:	f892 324d 	ldrb.w	r3, [r2, #589]	@ 0x24d
 8000cf4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000cf8:	2b20      	cmp	r3, #32
 8000cfa:	d004      	beq.n	8000d06 <PE_PRL_PostReceiveEventError+0x24>
 8000cfc:	1c49      	adds	r1, r1, #1
 8000cfe:	b2ca      	uxtb	r2, r1
 8000d00:	2a02      	cmp	r2, #2
 8000d02:	d3f3      	bcc.n	8000cec <PE_PRL_PostReceiveEventError+0xa>
 8000d04:	4770      	bx	lr
 8000d06:	2000      	movs	r0, #0
 8000d08:	f882 024d 	strb.w	r0, [r2, #589]	@ 0x24d
 8000d0c:	4770      	bx	lr

08000d0e <PE_PRL_PostReceiveEventCopy>:
 8000d0e:	b510      	push	{r4, lr}
 8000d10:	f8df 26b4 	ldr.w	r2, [pc, #1716]	@ 80013c8 <.text_70>
 8000d14:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8000d18:	2200      	movs	r2, #0
 8000d1a:	b2d3      	uxtb	r3, r2
 8000d1c:	18c4      	adds	r4, r0, r3
 8000d1e:	f894 424d 	ldrb.w	r4, [r4, #589]	@ 0x24d
 8000d22:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8000d26:	2c20      	cmp	r4, #32
 8000d28:	d004      	beq.n	8000d34 <PE_PRL_PostReceiveEventCopy+0x26>
 8000d2a:	1c52      	adds	r2, r2, #1
 8000d2c:	b2d3      	uxtb	r3, r2
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d3f3      	bcc.n	8000d1a <PE_PRL_PostReceiveEventCopy+0xc>
 8000d32:	bd10      	pop	{r4, pc}
 8000d34:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8000d38:	4353      	muls	r3, r2
 8000d3a:	18c4      	adds	r4, r0, r3
 8000d3c:	f104 003d 	add.w	r0, r4, #61	@ 0x3d
 8000d40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000d44:	f017 b9e4 	b.w	8018110 <__aeabi_memcpy>

08000d48 <PE_PRL_PostReceiveEventComplete>:
 8000d48:	b538      	push	{r3, r4, r5, lr}
 8000d4a:	f000 f81e 	bl	8000d8a <.text_45>
 8000d4e:	2100      	movs	r1, #0
 8000d50:	1854      	adds	r4, r2, r1
 8000d52:	1c4b      	adds	r3, r1, #1
 8000d54:	f894 524d 	ldrb.w	r5, [r4, #589]	@ 0x24d
 8000d58:	f005 0560 	and.w	r5, r5, #96	@ 0x60
 8000d5c:	2d20      	cmp	r5, #32
 8000d5e:	d003      	beq.n	8000d68 <PE_PRL_PostReceiveEventComplete+0x20>
 8000d60:	b2d9      	uxtb	r1, r3
 8000d62:	2902      	cmp	r1, #2
 8000d64:	d3f4      	bcc.n	8000d50 <PE_PRL_PostReceiveEventComplete+0x8>
 8000d66:	bd31      	pop	{r0, r4, r5, pc}
 8000d68:	f894 424d 	ldrb.w	r4, [r4, #589]	@ 0x24d
 8000d6c:	1855      	adds	r5, r2, r1
 8000d6e:	f044 0440 	orr.w	r4, r4, #64	@ 0x40
 8000d72:	f885 424d 	strb.w	r4, [r5, #589]	@ 0x24d
 8000d76:	f892 103c 	ldrb.w	r1, [r2, #60]	@ 0x3c
 8000d7a:	b909      	cbnz	r1, 8000d80 <PE_PRL_PostReceiveEventComplete+0x38>
 8000d7c:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
 8000d80:	6891      	ldr	r1, [r2, #8]

08000d82 <.text_44>:
 8000d82:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8000d84:	e8bd 4032 	ldmia.w	sp!, {r1, r4, r5, lr}

08000d88 <__iar_annotation$$tailcall>:
 8000d88:	4710      	bx	r2

08000d8a <.text_45>:
 8000d8a:	f8df 163c 	ldr.w	r1, [pc, #1596]	@ 80013c8 <.text_70>
 8000d8e:	4602      	mov	r2, r0
 8000d90:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8000d94:	4770      	bx	lr

08000d96 <PE_Get_UnchunkedSupport>:
 8000d96:	f8df 1630 	ldr.w	r1, [pc, #1584]	@ 80013c8 <.text_70>
 8000d9a:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8000d9e:	6841      	ldr	r1, [r0, #4]
 8000da0:	6808      	ldr	r0, [r1, #0]
 8000da2:	0e40      	lsrs	r0, r0, #25
 8000da4:	f000 0001 	and.w	r0, r0, #1
 8000da8:	4770      	bx	lr
	...

08000dac <.text_47>:
 8000dac:	200002d4 	.word	0x200002d4

08000db0 <.text_48>:
 8000db0:	20000000 	.word	0x20000000

08000db4 <.text_49>:
 8000db4:	0801829c 	.word	0x0801829c

08000db8 <PE_SubStateMachine_Generic>:
 8000db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dbc:	b08c      	sub	sp, #48	@ 0x30
 8000dbe:	4604      	mov	r4, r0
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	9003      	str	r0, [sp, #12]
 8000dc4:	460e      	mov	r6, r1
 8000dc6:	7c63      	ldrb	r3, [r4, #17]
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	f04f 0a02 	mov.w	sl, #2
 8000dce:	f104 0730 	add.w	r7, r4, #48	@ 0x30
 8000dd2:	f204 2963 	addw	r9, r4, #611	@ 0x263
 8000dd6:	f204 2565 	addw	r5, r4, #613	@ 0x265
 8000dda:	f204 2267 	addw	r2, r4, #615	@ 0x267
 8000dde:	f248 081b 	movw	r8, #32795	@ 0x801b
 8000de2:	f000 8163 	beq.w	80010ac <PE_SubStateMachine_Generic+0x2f4>
 8000de6:	2b18      	cmp	r3, #24
 8000de8:	d03f      	beq.n	8000e6a <PE_SubStateMachine_Generic+0xb2>
 8000dea:	2b19      	cmp	r3, #25
 8000dec:	d04e      	beq.n	8000e8c <PE_SubStateMachine_Generic+0xd4>
 8000dee:	2b1d      	cmp	r3, #29
 8000df0:	f000 808e 	beq.w	8000f10 <PE_SubStateMachine_Generic+0x158>
 8000df4:	2b27      	cmp	r3, #39	@ 0x27
 8000df6:	f000 80aa 	beq.w	8000f4e <PE_SubStateMachine_Generic+0x196>
 8000dfa:	2b28      	cmp	r3, #40	@ 0x28
 8000dfc:	f000 80b5 	beq.w	8000f6a <PE_SubStateMachine_Generic+0x1b2>
 8000e00:	2b29      	cmp	r3, #41	@ 0x29
 8000e02:	f000 80bc 	beq.w	8000f7e <PE_SubStateMachine_Generic+0x1c6>
 8000e06:	2b2c      	cmp	r3, #44	@ 0x2c
 8000e08:	f000 8205 	beq.w	8001216 <PE_SubStateMachine_Generic+0x45e>
 8000e0c:	2b30      	cmp	r3, #48	@ 0x30
 8000e0e:	f000 8179 	beq.w	8001104 <PE_SubStateMachine_Generic+0x34c>
 8000e12:	2b3a      	cmp	r3, #58	@ 0x3a
 8000e14:	f000 81ee 	beq.w	80011f4 <PE_SubStateMachine_Generic+0x43c>
 8000e18:	2b3b      	cmp	r3, #59	@ 0x3b
 8000e1a:	f000 81d1 	beq.w	80011c0 <PE_SubStateMachine_Generic+0x408>
 8000e1e:	2b3c      	cmp	r3, #60	@ 0x3c
 8000e20:	f000 81be 	beq.w	80011a0 <PE_SubStateMachine_Generic+0x3e8>
 8000e24:	2b4b      	cmp	r3, #75	@ 0x4b
 8000e26:	f000 80f8 	beq.w	800101a <PE_SubStateMachine_Generic+0x262>
 8000e2a:	2b63      	cmp	r3, #99	@ 0x63
 8000e2c:	f000 8144 	beq.w	80010b8 <PE_SubStateMachine_Generic+0x300>
 8000e30:	2b64      	cmp	r3, #100	@ 0x64
 8000e32:	f000 8154 	beq.w	80010de <PE_SubStateMachine_Generic+0x326>
 8000e36:	2b67      	cmp	r3, #103	@ 0x67
 8000e38:	f000 8102 	beq.w	8001040 <PE_SubStateMachine_Generic+0x288>
 8000e3c:	2b68      	cmp	r3, #104	@ 0x68
 8000e3e:	f000 8111 	beq.w	8001064 <PE_SubStateMachine_Generic+0x2ac>
 8000e42:	2b74      	cmp	r3, #116	@ 0x74
 8000e44:	f000 8174 	beq.w	8001130 <PE_SubStateMachine_Generic+0x378>
 8000e48:	2b93      	cmp	r3, #147	@ 0x93
 8000e4a:	f000 809e 	beq.w	8000f8a <PE_SubStateMachine_Generic+0x1d2>
 8000e4e:	2b94      	cmp	r3, #148	@ 0x94
 8000e50:	f000 809f 	beq.w	8000f92 <PE_SubStateMachine_Generic+0x1da>
 8000e54:	2b95      	cmp	r3, #149	@ 0x95
 8000e56:	f000 80b0 	beq.w	8000fba <PE_SubStateMachine_Generic+0x202>
 8000e5a:	2b99      	cmp	r3, #153	@ 0x99
 8000e5c:	f040 81e0 	bne.w	8001220 <PE_SubStateMachine_Generic+0x468>
 8000e60:	2106      	movs	r1, #6
 8000e62:	4620      	mov	r0, r4
 8000e64:	f7ff fd46 	bl	80008f4 <PE_Send_RESET>
 8000e68:	e195      	b.n	8001196 <PE_SubStateMachine_Generic+0x3de>
 8000e6a:	f7ff fede 	bl	8000c2a <.text_37>
 8000e6e:	bf1d      	ittte	ne
 8000e70:	6960      	ldrne	r0, [r4, #20]
 8000e72:	0880      	lsrne	r0, r0, #2
 8000e74:	f000 0001 	andne.w	r0, r0, #1
 8000e78:	2002      	moveq	r0, #2
 8000e7a:	9000      	str	r0, [sp, #0]
 8000e7c:	2319      	movs	r3, #25
 8000e7e:	2208      	movs	r2, #8
 8000e80:	f000 fa3a 	bl	80012f8 <.text_61>
 8000e84:	2800      	cmp	r0, #0
 8000e86:	d16f      	bne.n	8000f68 <PE_SubStateMachine_Generic+0x1b0>
 8000e88:	2007      	movs	r0, #7
 8000e8a:	e0e8      	b.n	800105e <PE_SubStateMachine_Generic+0x2a6>
 8000e8c:	7830      	ldrb	r0, [r6, #0]
 8000e8e:	2811      	cmp	r0, #17
 8000e90:	d13d      	bne.n	8000f0e <PE_SubStateMachine_Generic+0x156>
 8000e92:	88b9      	ldrh	r1, [r7, #4]
 8000e94:	0bc8      	lsrs	r0, r1, #15
 8000e96:	d121      	bne.n	8000edc <PE_SubStateMachine_Generic+0x124>
 8000e98:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8000e9c:	b1f0      	cbz	r0, 8000edc <PE_SubStateMachine_Generic+0x124>
 8000e9e:	4608      	mov	r0, r1
 8000ea0:	f000 011f 	and.w	r1, r0, #31
 8000ea4:	2904      	cmp	r1, #4
 8000ea6:	d119      	bne.n	8000edc <PE_SubStateMachine_Generic+0x124>
 8000ea8:	68a5      	ldr	r5, [r4, #8]
 8000eaa:	f8d5 c018 	ldr.w	ip, [r5, #24]
 8000eae:	f3c0 3302 	ubfx	r3, r0, #12, #3
 8000eb2:	68b8      	ldr	r0, [r7, #8]
 8000eb4:	1c82      	adds	r2, r0, #2
 8000eb6:	7c20      	ldrb	r0, [r4, #16]
 8000eb8:	009b      	lsls	r3, r3, #2
 8000eba:	2105      	movs	r1, #5
 8000ebc:	47e0      	blx	ip
 8000ebe:	7830      	ldrb	r0, [r6, #0]
 8000ec0:	2814      	cmp	r0, #20
 8000ec2:	d003      	beq.n	8000ecc <PE_SubStateMachine_Generic+0x114>
 8000ec4:	2114      	movs	r1, #20
 8000ec6:	7031      	strb	r1, [r6, #0]
 8000ec8:	f000 f9d1 	bl	800126e <.text_57+0x4>
 8000ecc:	2003      	movs	r0, #3
 8000ece:	7460      	strb	r0, [r4, #17]
 8000ed0:	2107      	movs	r1, #7
 8000ed2:	7c20      	ldrb	r0, [r4, #16]
 8000ed4:	f7ff fb3f 	bl	8000556 <USBPD_PE_Notification>
 8000ed8:	f04f 0a00 	mov.w	sl, #0
 8000edc:	88b8      	ldrh	r0, [r7, #4]
 8000ede:	f410 4f70 	tst.w	r0, #61440	@ 0xf000
 8000ee2:	d114      	bne.n	8000f0e <PE_SubStateMachine_Generic+0x156>
 8000ee4:	f000 001f 	and.w	r0, r0, #31
 8000ee8:	2804      	cmp	r0, #4
 8000eea:	bf18      	it	ne
 8000eec:	2810      	cmpne	r0, #16
 8000eee:	d10e      	bne.n	8000f0e <PE_SubStateMachine_Generic+0x156>
 8000ef0:	7830      	ldrb	r0, [r6, #0]
 8000ef2:	2814      	cmp	r0, #20
 8000ef4:	d003      	beq.n	8000efe <PE_SubStateMachine_Generic+0x146>
 8000ef6:	2114      	movs	r1, #20
 8000ef8:	7031      	strb	r1, [r6, #0]
 8000efa:	f000 f9b8 	bl	800126e <.text_57+0x4>
 8000efe:	2003      	movs	r0, #3
 8000f00:	7460      	strb	r0, [r4, #17]
 8000f02:	2108      	movs	r1, #8
 8000f04:	7c20      	ldrb	r0, [r4, #16]
 8000f06:	f7ff fb26 	bl	8000556 <USBPD_PE_Notification>
 8000f0a:	f04f 0a00 	mov.w	sl, #0
 8000f0e:	e080      	b.n	8001012 <PE_SubStateMachine_Generic+0x25a>
 8000f10:	9004      	str	r0, [sp, #16]
 8000f12:	ab04      	add	r3, sp, #16
 8000f14:	68a6      	ldr	r6, [r4, #8]
 8000f16:	7c20      	ldrb	r0, [r4, #16]
 8000f18:	6977      	ldr	r7, [r6, #20]
 8000f1a:	aa05      	add	r2, sp, #20
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	47b8      	blx	r7
 8000f20:	9804      	ldr	r0, [sp, #16]
 8000f22:	2104      	movs	r1, #4
 8000f24:	f000 fa40 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 8000f28:	b108      	cbz	r0, 8000f2e <PE_SubStateMachine_Generic+0x176>
 8000f2a:	2003      	movs	r0, #3
 8000f2c:	e179      	b.n	8001222 <PE_SubStateMachine_Generic+0x46a>
 8000f2e:	9a04      	ldr	r2, [sp, #16]
 8000f30:	2003      	movs	r0, #3
 8000f32:	0892      	lsrs	r2, r2, #2
 8000f34:	2100      	movs	r1, #0
 8000f36:	9001      	str	r0, [sp, #4]
 8000f38:	9200      	str	r2, [sp, #0]
 8000f3a:	9102      	str	r1, [sp, #8]
 8000f3c:	ab05      	add	r3, sp, #20
 8000f3e:	2204      	movs	r2, #4
 8000f40:	4620      	mov	r0, r4
 8000f42:	f000 fabe 	bl	80014c2 <PE_Send_DataMessage>
 8000f46:	2800      	cmp	r0, #0
 8000f48:	d10e      	bne.n	8000f68 <PE_SubStateMachine_Generic+0x1b0>
 8000f4a:	210a      	movs	r1, #10
 8000f4c:	e0ec      	b.n	8001128 <PE_SubStateMachine_Generic+0x370>
 8000f4e:	2012      	movs	r0, #18
 8000f50:	7720      	strb	r0, [r4, #28]
 8000f52:	2105      	movs	r1, #5
 8000f54:	7c20      	ldrb	r0, [r4, #16]
 8000f56:	f004 fae3 	bl	8005520 <USBDPD_PRL_BistCarrierEyeMode>
 8000f5a:	2028      	movs	r0, #40	@ 0x28
 8000f5c:	7460      	strb	r0, [r4, #17]
 8000f5e:	f248 012d 	movw	r1, #32813	@ 0x802d
 8000f62:	83e1      	strh	r1, [r4, #30]
 8000f64:	f04f 0a2d 	mov.w	sl, #45	@ 0x2d
 8000f68:	e15c      	b.n	8001224 <PE_SubStateMachine_Generic+0x46c>
 8000f6a:	f000 f95f 	bl	800122c <.text_51>
 8000f6e:	d1fb      	bne.n	8000f68 <PE_SubStateMachine_Generic+0x1b0>
 8000f70:	7c20      	ldrb	r0, [r4, #16]
 8000f72:	2105      	movs	r1, #5
 8000f74:	f004 fada 	bl	800552c <USBDPD_PRL_BistCarrierEyeModeExit>
 8000f78:	2000      	movs	r0, #0
 8000f7a:	83e0      	strh	r0, [r4, #30]
 8000f7c:	e10b      	b.n	8001196 <PE_SubStateMachine_Generic+0x3de>
 8000f7e:	7831      	ldrb	r1, [r6, #0]
 8000f80:	2914      	cmp	r1, #20
 8000f82:	d001      	beq.n	8000f88 <PE_SubStateMachine_Generic+0x1d0>
 8000f84:	f000 f971 	bl	800126a <.text_57>
 8000f88:	e14c      	b.n	8001224 <PE_SubStateMachine_Generic+0x46c>
 8000f8a:	4620      	mov	r0, r4
 8000f8c:	f000 f990 	bl	80012b0 <PE_SubStateMachine_ReceiveDRS>
 8000f90:	e148      	b.n	8001224 <PE_SubStateMachine_Generic+0x46c>
 8000f92:	f7ff fe4a 	bl	8000c2a <.text_37>
 8000f96:	bf1d      	ittte	ne
 8000f98:	6960      	ldrne	r0, [r4, #20]
 8000f9a:	0880      	lsrne	r0, r0, #2
 8000f9c:	f000 0001 	andne.w	r0, r0, #1
 8000fa0:	2002      	moveq	r0, #2
 8000fa2:	9000      	str	r0, [sp, #0]
 8000fa4:	2395      	movs	r3, #149	@ 0x95
 8000fa6:	2209      	movs	r2, #9
 8000fa8:	f000 f9a6 	bl	80012f8 <.text_61>
 8000fac:	2800      	cmp	r0, #0
 8000fae:	d1ef      	bne.n	8000f90 <PE_SubStateMachine_Generic+0x1d8>
 8000fb0:	2010      	movs	r0, #16
 8000fb2:	f000 f93f 	bl	8001234 <.text_52>
 8000fb6:	2122      	movs	r1, #34	@ 0x22
 8000fb8:	e0b6      	b.n	8001128 <PE_SubStateMachine_Generic+0x370>
 8000fba:	7830      	ldrb	r0, [r6, #0]
 8000fbc:	2814      	cmp	r0, #20
 8000fbe:	d028      	beq.n	8001012 <PE_SubStateMachine_Generic+0x25a>
 8000fc0:	88b8      	ldrh	r0, [r7, #4]
 8000fc2:	f410 4f70 	tst.w	r0, #61440	@ 0xf000
 8000fc6:	d124      	bne.n	8001012 <PE_SubStateMachine_Generic+0x25a>
 8000fc8:	f000 011f 	and.w	r1, r0, #31
 8000fcc:	2903      	cmp	r1, #3
 8000fce:	d006      	beq.n	8000fde <PE_SubStateMachine_Generic+0x226>
 8000fd0:	2904      	cmp	r1, #4
 8000fd2:	bf18      	it	ne
 8000fd4:	290c      	cmpne	r1, #12
 8000fd6:	d006      	beq.n	8000fe6 <PE_SubStateMachine_Generic+0x22e>
 8000fd8:	2910      	cmp	r1, #16
 8000fda:	d011      	beq.n	8001000 <PE_SubStateMachine_Generic+0x248>
 8000fdc:	e019      	b.n	8001012 <PE_SubStateMachine_Generic+0x25a>
 8000fde:	4620      	mov	r0, r4
 8000fe0:	f000 f9f6 	bl	80013d0 <PE_SwitchDataRole>
 8000fe4:	e008      	b.n	8000ff8 <PE_SubStateMachine_Generic+0x240>
 8000fe6:	f000 001f 	and.w	r0, r0, #31
 8000fea:	280c      	cmp	r0, #12
 8000fec:	7c20      	ldrb	r0, [r4, #16]
 8000fee:	bf0c      	ite	eq
 8000ff0:	2126      	moveq	r1, #38	@ 0x26
 8000ff2:	2127      	movne	r1, #39	@ 0x27
 8000ff4:	f7ff faaf 	bl	8000556 <USBPD_PE_Notification>
 8000ff8:	f000 f922 	bl	8001240 <.text_53>
 8000ffc:	d107      	bne.n	800100e <PE_SubStateMachine_Generic+0x256>
 8000ffe:	e008      	b.n	8001012 <PE_SubStateMachine_Generic+0x25a>
 8001000:	7c20      	ldrb	r0, [r4, #16]
 8001002:	2128      	movs	r1, #40	@ 0x28
 8001004:	f7ff faa7 	bl	8000556 <USBPD_PE_Notification>
 8001008:	f000 f91a 	bl	8001240 <.text_53>
 800100c:	d001      	beq.n	8001012 <PE_SubStateMachine_Generic+0x25a>
 800100e:	f000 f92c 	bl	800126a <.text_57>
 8001012:	f000 f90b 	bl	800122c <.text_51>
 8001016:	d124      	bne.n	8001062 <PE_SubStateMachine_Generic+0x2aa>
 8001018:	e0bd      	b.n	8001196 <PE_SubStateMachine_Generic+0x3de>
 800101a:	f000 f918 	bl	800124e <.text_54>
 800101e:	aa04      	add	r2, sp, #16
 8001020:	2114      	movs	r1, #20
 8001022:	47b8      	blx	r7
 8001024:	9803      	ldr	r0, [sp, #12]
 8001026:	2800      	cmp	r0, #0
 8001028:	f000 80fa 	beq.w	8001220 <PE_SubStateMachine_Generic+0x468>
 800102c:	9a03      	ldr	r2, [sp, #12]
 800102e:	0892      	lsrs	r2, r2, #2
 8001030:	9200      	str	r2, [sp, #0]
 8001032:	2100      	movs	r1, #0
 8001034:	2003      	movs	r0, #3
 8001036:	9102      	str	r1, [sp, #8]
 8001038:	9001      	str	r0, [sp, #4]
 800103a:	ab04      	add	r3, sp, #16
 800103c:	220c      	movs	r2, #12
 800103e:	e0d5      	b.n	80011ec <PE_SubStateMachine_Generic+0x434>
 8001040:	6860      	ldr	r0, [r4, #4]
 8001042:	6801      	ldr	r1, [r0, #0]
 8001044:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8001048:	b900      	cbnz	r0, 800104c <PE_SubStateMachine_Generic+0x294>
 800104a:	2002      	movs	r0, #2
 800104c:	9000      	str	r0, [sp, #0]
 800104e:	2368      	movs	r3, #104	@ 0x68
 8001050:	7879      	ldrb	r1, [r7, #1]
 8001052:	2218      	movs	r2, #24
 8001054:	f000 f951 	bl	80012fa <.text_61+0x2>
 8001058:	2800      	cmp	r0, #0
 800105a:	d102      	bne.n	8001062 <PE_SubStateMachine_Generic+0x2aa>
 800105c:	200f      	movs	r0, #15
 800105e:	f000 f8e9 	bl	8001234 <.text_52>
 8001062:	e0df      	b.n	8001224 <PE_SubStateMachine_Generic+0x46c>
 8001064:	7830      	ldrb	r0, [r6, #0]
 8001066:	2814      	cmp	r0, #20
 8001068:	d01b      	beq.n	80010a2 <PE_SubStateMachine_Generic+0x2ea>
 800106a:	7839      	ldrb	r1, [r7, #0]
 800106c:	7878      	ldrb	r0, [r7, #1]
 800106e:	4281      	cmp	r1, r0
 8001070:	d117      	bne.n	80010a2 <PE_SubStateMachine_Generic+0x2ea>
 8001072:	88b9      	ldrh	r1, [r7, #4]
 8001074:	0bc8      	lsrs	r0, r1, #15
 8001076:	d114      	bne.n	80010a2 <PE_SubStateMachine_Generic+0x2ea>
 8001078:	f3c1 3002 	ubfx	r0, r1, #12, #3
 800107c:	b188      	cbz	r0, 80010a2 <PE_SubStateMachine_Generic+0x2ea>
 800107e:	7938      	ldrb	r0, [r7, #4]
 8001080:	f000 001f 	and.w	r0, r0, #31
 8001084:	280c      	cmp	r0, #12
 8001086:	d10c      	bne.n	80010a2 <PE_SubStateMachine_Generic+0x2ea>
 8001088:	68b8      	ldr	r0, [r7, #8]
 800108a:	68a5      	ldr	r5, [r4, #8]
 800108c:	69af      	ldr	r7, [r5, #24]
 800108e:	1c82      	adds	r2, r0, #2
 8001090:	7c20      	ldrb	r0, [r4, #16]
 8001092:	2304      	movs	r3, #4
 8001094:	2114      	movs	r1, #20
 8001096:	47b8      	blx	r7
 8001098:	f000 f8d2 	bl	8001240 <.text_53>
 800109c:	d001      	beq.n	80010a2 <PE_SubStateMachine_Generic+0x2ea>
 800109e:	f000 f8e4 	bl	800126a <.text_57>
 80010a2:	f000 f8c3 	bl	800122c <.text_51>
 80010a6:	d106      	bne.n	80010b6 <PE_SubStateMachine_Generic+0x2fe>
 80010a8:	2111      	movs	r1, #17
 80010aa:	e075      	b.n	8001198 <PE_SubStateMachine_Generic+0x3e0>
 80010ac:	9000      	str	r0, [sp, #0]
 80010ae:	2303      	movs	r3, #3
 80010b0:	2210      	movs	r2, #16
 80010b2:	f000 f921 	bl	80012f8 <.text_61>
 80010b6:	e0b5      	b.n	8001224 <PE_SubStateMachine_Generic+0x46c>
 80010b8:	f000 f8c9 	bl	800124e <.text_54>
 80010bc:	2108      	movs	r1, #8
 80010be:	47b8      	blx	r7
 80010c0:	9803      	ldr	r0, [sp, #12]
 80010c2:	2119      	movs	r1, #25
 80010c4:	f000 f970 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 80010c8:	2800      	cmp	r0, #0
 80010ca:	d172      	bne.n	80011b2 <PE_SubStateMachine_Generic+0x3fa>
 80010cc:	f000 f8c4 	bl	8001258 <.text_55>
 80010d0:	f000 f8df 	bl	8001292 <.text_59>
 80010d4:	2201      	movs	r2, #1
 80010d6:	f000 f8c4 	bl	8001262 <.text_56>
 80010da:	2148      	movs	r1, #72	@ 0x48
 80010dc:	e024      	b.n	8001128 <PE_SubStateMachine_Generic+0x370>
 80010de:	f000 f8b6 	bl	800124e <.text_54>
 80010e2:	2113      	movs	r1, #19
 80010e4:	47b8      	blx	r7
 80010e6:	9803      	ldr	r0, [sp, #12]
 80010e8:	2118      	movs	r1, #24
 80010ea:	f000 f95d 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 80010ee:	2800      	cmp	r0, #0
 80010f0:	d15f      	bne.n	80011b2 <PE_SubStateMachine_Generic+0x3fa>
 80010f2:	f000 f8b1 	bl	8001258 <.text_55>
 80010f6:	f000 f8cc 	bl	8001292 <.text_59>
 80010fa:	220f      	movs	r2, #15
 80010fc:	f000 f8b1 	bl	8001262 <.text_56>
 8001100:	2161      	movs	r1, #97	@ 0x61
 8001102:	e011      	b.n	8001128 <PE_SubStateMachine_Generic+0x370>
 8001104:	f000 f8a3 	bl	800124e <.text_54>
 8001108:	2109      	movs	r1, #9
 800110a:	47b8      	blx	r7
 800110c:	9803      	ldr	r0, [sp, #12]
 800110e:	2107      	movs	r1, #7
 8001110:	f000 f94a 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 8001114:	2800      	cmp	r0, #0
 8001116:	d14c      	bne.n	80011b2 <PE_SubStateMachine_Generic+0x3fa>
 8001118:	f000 f89e 	bl	8001258 <.text_55>
 800111c:	f000 f8b9 	bl	8001292 <.text_59>
 8001120:	2202      	movs	r2, #2
 8001122:	f000 f89e 	bl	8001262 <.text_56>
 8001126:	214f      	movs	r1, #79	@ 0x4f
 8001128:	7c20      	ldrb	r0, [r4, #16]
 800112a:	f7ff fa14 	bl	8000556 <USBPD_PE_Notification>
 800112e:	e079      	b.n	8001224 <PE_SubStateMachine_Generic+0x46c>
 8001130:	7831      	ldrb	r1, [r6, #0]
 8001132:	2914      	cmp	r1, #20
 8001134:	d02c      	beq.n	8001190 <PE_SubStateMachine_Generic+0x3d8>
 8001136:	88b9      	ldrh	r1, [r7, #4]
 8001138:	0bc8      	lsrs	r0, r1, #15
 800113a:	d115      	bne.n	8001168 <PE_SubStateMachine_Generic+0x3b0>
 800113c:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8001140:	b190      	cbz	r0, 8001168 <PE_SubStateMachine_Generic+0x3b0>
 8001142:	7938      	ldrb	r0, [r7, #4]
 8001144:	f000 001f 	and.w	r0, r0, #31
 8001148:	2805      	cmp	r0, #5
 800114a:	d10d      	bne.n	8001168 <PE_SubStateMachine_Generic+0x3b0>
 800114c:	68b8      	ldr	r0, [r7, #8]
 800114e:	68a5      	ldr	r5, [r4, #8]
 8001150:	f8d5 c018 	ldr.w	ip, [r5, #24]
 8001154:	1d02      	adds	r2, r0, #4
 8001156:	7c20      	ldrb	r0, [r4, #16]
 8001158:	2304      	movs	r3, #4
 800115a:	210f      	movs	r1, #15
 800115c:	47e0      	blx	ip
 800115e:	f000 f86f 	bl	8001240 <.text_53>
 8001162:	d001      	beq.n	8001168 <PE_SubStateMachine_Generic+0x3b0>
 8001164:	f000 f881 	bl	800126a <.text_57>
 8001168:	7938      	ldrb	r0, [r7, #4]
 800116a:	f000 001f 	and.w	r0, r0, #31
 800116e:	2810      	cmp	r0, #16
 8001170:	d10e      	bne.n	8001190 <PE_SubStateMachine_Generic+0x3d8>
 8001172:	7c20      	ldrb	r0, [r4, #16]
 8001174:	2159      	movs	r1, #89	@ 0x59
 8001176:	f7ff f9ee 	bl	8000556 <USBPD_PE_Notification>
 800117a:	2000      	movs	r0, #0
 800117c:	83e0      	strh	r0, [r4, #30]
 800117e:	7831      	ldrb	r1, [r6, #0]
 8001180:	2914      	cmp	r1, #20
 8001182:	d001      	beq.n	8001188 <PE_SubStateMachine_Generic+0x3d0>
 8001184:	f000 f871 	bl	800126a <.text_57>
 8001188:	2103      	movs	r1, #3
 800118a:	7461      	strb	r1, [r4, #17]
 800118c:	f04f 0a00 	mov.w	sl, #0
 8001190:	f000 f84c 	bl	800122c <.text_51>
 8001194:	d146      	bne.n	8001224 <PE_SubStateMachine_Generic+0x46c>
 8001196:	2103      	movs	r1, #3
 8001198:	7461      	strb	r1, [r4, #17]
 800119a:	f04f 0a00 	mov.w	sl, #0
 800119e:	e041      	b.n	8001224 <PE_SubStateMachine_Generic+0x46c>
 80011a0:	f000 f855 	bl	800124e <.text_54>
 80011a4:	210d      	movs	r1, #13
 80011a6:	47b8      	blx	r7
 80011a8:	9803      	ldr	r0, [sp, #12]
 80011aa:	2104      	movs	r1, #4
 80011ac:	f000 f8fc 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 80011b0:	2800      	cmp	r0, #0
 80011b2:	d135      	bne.n	8001220 <PE_SubStateMachine_Generic+0x468>
 80011b4:	f000 f850 	bl	8001258 <.text_55>
 80011b8:	f000 f85c 	bl	8001274 <.text_58>
 80011bc:	2207      	movs	r2, #7
 80011be:	e027      	b.n	8001210 <PE_SubStateMachine_Generic+0x458>
 80011c0:	9004      	str	r0, [sp, #16]
 80011c2:	ab03      	add	r3, sp, #12
 80011c4:	68a6      	ldr	r6, [r4, #8]
 80011c6:	7c20      	ldrb	r0, [r4, #16]
 80011c8:	6977      	ldr	r7, [r6, #20]
 80011ca:	aa04      	add	r2, sp, #16
 80011cc:	210f      	movs	r1, #15
 80011ce:	47b8      	blx	r7
 80011d0:	9803      	ldr	r0, [sp, #12]
 80011d2:	2104      	movs	r1, #4
 80011d4:	f000 f8e8 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 80011d8:	2800      	cmp	r0, #0
 80011da:	d121      	bne.n	8001220 <PE_SubStateMachine_Generic+0x468>
 80011dc:	2103      	movs	r1, #3
 80011de:	2201      	movs	r2, #1
 80011e0:	9101      	str	r1, [sp, #4]
 80011e2:	9200      	str	r2, [sp, #0]
 80011e4:	9002      	str	r0, [sp, #8]
 80011e6:	ab04      	add	r3, sp, #16
 80011e8:	2205      	movs	r2, #5
 80011ea:	2100      	movs	r1, #0
 80011ec:	4620      	mov	r0, r4
 80011ee:	f000 f968 	bl	80014c2 <PE_Send_DataMessage>
 80011f2:	e017      	b.n	8001224 <PE_SubStateMachine_Generic+0x46c>
 80011f4:	f000 f82b 	bl	800124e <.text_54>
 80011f8:	2111      	movs	r1, #17
 80011fa:	47b8      	blx	r7
 80011fc:	9803      	ldr	r0, [sp, #12]
 80011fe:	2109      	movs	r1, #9
 8001200:	f000 f8d2 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 8001204:	b960      	cbnz	r0, 8001220 <PE_SubStateMachine_Generic+0x468>
 8001206:	f000 f827 	bl	8001258 <.text_55>
 800120a:	f000 f833 	bl	8001274 <.text_58>
 800120e:	2205      	movs	r2, #5
 8001210:	f000 f827 	bl	8001262 <.text_56>
 8001214:	e006      	b.n	8001224 <PE_SubStateMachine_Generic+0x46c>
 8001216:	7c20      	ldrb	r0, [r4, #16]
 8001218:	2150      	movs	r1, #80	@ 0x50
 800121a:	f7ff f99c 	bl	8000556 <USBPD_PE_Notification>
 800121e:	e7ba      	b.n	8001196 <PE_SubStateMachine_Generic+0x3de>
 8001220:	2001      	movs	r0, #1
 8001222:	7460      	strb	r0, [r4, #17]
 8001224:	4650      	mov	r0, sl
 8001226:	b00c      	add	sp, #48	@ 0x30
 8001228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800122c <.text_51>:
 800122c:	8be0      	ldrh	r0, [r4, #30]
 800122e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001232:	4770      	bx	lr

08001234 <.text_52>:
 8001234:	7720      	strb	r0, [r4, #28]
 8001236:	f8a4 801e 	strh.w	r8, [r4, #30]
 800123a:	f04f 0a1b 	mov.w	sl, #27
 800123e:	4770      	bx	lr

08001240 <.text_53>:
 8001240:	2003      	movs	r0, #3
 8001242:	7460      	strb	r0, [r4, #17]
 8001244:	f04f 0a00 	mov.w	sl, #0
 8001248:	7831      	ldrb	r1, [r6, #0]
 800124a:	2914      	cmp	r1, #20
 800124c:	4770      	bx	lr

0800124e <.text_54>:
 800124e:	68a6      	ldr	r6, [r4, #8]
 8001250:	7c20      	ldrb	r0, [r4, #16]
 8001252:	6977      	ldr	r7, [r6, #20]
 8001254:	ab03      	add	r3, sp, #12
 8001256:	4770      	bx	lr

08001258 <.text_55>:
 8001258:	7028      	strb	r0, [r5, #0]
 800125a:	2100      	movs	r1, #0
 800125c:	7069      	strb	r1, [r5, #1]
 800125e:	7c20      	ldrb	r0, [r4, #16]
 8001260:	e599      	b.n	8000d96 <PE_Get_UnchunkedSupport>

08001262 <.text_56>:
 8001262:	2100      	movs	r1, #0
 8001264:	4620      	mov	r0, r4
 8001266:	f000 ba4b 	b.w	8001700 <PE_Send_ExtendedMessage>

0800126a <.text_57>:
 800126a:	2014      	movs	r0, #20
 800126c:	7030      	strb	r0, [r6, #0]
 800126e:	4620      	mov	r0, r4
 8001270:	f7ff bb9c 	b.w	80009ac <PE_Clear_RxEvent>

08001274 <.text_58>:
 8001274:	b918      	cbnz	r0, 800127e <.text_58+0xa>
 8001276:	7868      	ldrb	r0, [r5, #1]
 8001278:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
 800127c:	7068      	strb	r0, [r5, #1]
 800127e:	2000      	movs	r0, #0
 8001280:	9a03      	ldr	r2, [sp, #12]
 8001282:	9002      	str	r0, [sp, #8]
 8001284:	1d12      	adds	r2, r2, #4
 8001286:	b292      	uxth	r2, r2
 8001288:	9200      	str	r2, [sp, #0]
 800128a:	2103      	movs	r1, #3
 800128c:	9101      	str	r1, [sp, #4]
 800128e:	464b      	mov	r3, r9
 8001290:	4770      	bx	lr

08001292 <.text_59>:
 8001292:	b918      	cbnz	r0, 800129c <.text_59+0xa>
 8001294:	7868      	ldrb	r0, [r5, #1]
 8001296:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
 800129a:	7068      	strb	r0, [r5, #1]
 800129c:	2000      	movs	r0, #0
 800129e:	9a03      	ldr	r2, [sp, #12]
 80012a0:	9002      	str	r0, [sp, #8]
 80012a2:	1d12      	adds	r2, r2, #4
 80012a4:	2103      	movs	r1, #3
 80012a6:	b292      	uxth	r2, r2
 80012a8:	9101      	str	r1, [sp, #4]
 80012aa:	9200      	str	r2, [sp, #0]
 80012ac:	464b      	mov	r3, r9
 80012ae:	4770      	bx	lr

080012b0 <PE_SubStateMachine_ReceiveDRS>:
 80012b0:	b51c      	push	{r2, r3, r4, lr}
 80012b2:	4604      	mov	r4, r0
 80012b4:	68a1      	ldr	r1, [r4, #8]
 80012b6:	7c20      	ldrb	r0, [r4, #16]
 80012b8:	6b8a      	ldr	r2, [r1, #56]	@ 0x38
 80012ba:	4790      	blx	r2
 80012bc:	280a      	cmp	r0, #10
 80012be:	d002      	beq.n	80012c6 <PE_SubStateMachine_ReceiveDRS+0x16>
 80012c0:	280c      	cmp	r0, #12
 80012c2:	d00b      	beq.n	80012dc <PE_SubStateMachine_ReceiveDRS+0x2c>
 80012c4:	e00c      	b.n	80012e0 <PE_SubStateMachine_ReceiveDRS+0x30>
 80012c6:	2000      	movs	r0, #0
 80012c8:	9000      	str	r0, [sp, #0]
 80012ca:	2303      	movs	r3, #3
 80012cc:	2203      	movs	r2, #3
 80012ce:	f000 f813 	bl	80012f8 <.text_61>
 80012d2:	b980      	cbnz	r0, 80012f6 <PE_SubStateMachine_ReceiveDRS+0x46>
 80012d4:	4620      	mov	r0, r4
 80012d6:	e8bd 4016 	ldmia.w	sp!, {r1, r2, r4, lr}
 80012da:	e079      	b.n	80013d0 <PE_SwitchDataRole>
 80012dc:	202a      	movs	r0, #42	@ 0x2a
 80012de:	e006      	b.n	80012ee <PE_SubStateMachine_ReceiveDRS+0x3e>
 80012e0:	6860      	ldr	r0, [r4, #4]
 80012e2:	7801      	ldrb	r1, [r0, #0]
 80012e4:	f001 0103 	and.w	r1, r1, #3
 80012e8:	2902      	cmp	r1, #2
 80012ea:	d102      	bne.n	80012f2 <PE_SubStateMachine_ReceiveDRS+0x42>
 80012ec:	2001      	movs	r0, #1
 80012ee:	7460      	strb	r0, [r4, #17]
 80012f0:	bd13      	pop	{r0, r1, r4, pc}
 80012f2:	212a      	movs	r1, #42	@ 0x2a
 80012f4:	7461      	strb	r1, [r4, #17]
 80012f6:	bd13      	pop	{r0, r1, r4, pc}

080012f8 <.text_61>:
 80012f8:	2100      	movs	r1, #0
 80012fa:	4620      	mov	r0, r4
 80012fc:	f000 b8b4 	b.w	8001468 <PE_Send_CtrlMessage>

08001300 <PE_UpdateTimer>:
 8001300:	b510      	push	{r4, lr}
 8001302:	4602      	mov	r2, r0
 8001304:	f3c2 040e 	ubfx	r4, r2, #0, #15
 8001308:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800130c:	42a1      	cmp	r1, r4
 800130e:	bfb8      	it	lt
 8001310:	1a50      	sublt	r0, r2, r1
 8001312:	b280      	uxth	r0, r0
 8001314:	bd10      	pop	{r4, pc}

08001316 <PE_CallHardResetCallback>:
 8001316:	6883      	ldr	r3, [r0, #8]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	bf1c      	itt	ne
 800131e:	7c00      	ldrbne	r0, [r0, #16]

08001320 <__iar_annotation$$tailcall>:
 8001320:	4718      	bxne	r3
 8001322:	4770      	bx	lr

08001324 <PE_SetPowerNegotiation>:
 8001324:	6842      	ldr	r2, [r0, #4]
 8001326:	6813      	ldr	r3, [r2, #0]
 8001328:	f3c3 2202 	ubfx	r2, r3, #8, #3
 800132c:	4291      	cmp	r1, r2
 800132e:	d007      	beq.n	8001340 <PE_SetPowerNegotiation+0x1c>
 8001330:	6842      	ldr	r2, [r0, #4]
 8001332:	f361 230a 	bfi	r3, r1, #8, #3
 8001336:	6013      	str	r3, [r2, #0]
 8001338:	215a      	movs	r1, #90	@ 0x5a
 800133a:	7c00      	ldrb	r0, [r0, #16]
 800133c:	f7ff b90b 	b.w	8000556 <USBPD_PE_Notification>
 8001340:	4770      	bx	lr

08001342 <USBPD_PE_ExecFastRoleSwapSignalling>:
 8001342:	4921      	ldr	r1, [pc, #132]	@ (80013c8 <.text_70>)
 8001344:	4602      	mov	r2, r0
 8001346:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]

0800134a <.text_66>:
 800134a:	694a      	ldr	r2, [r1, #20]
 800134c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001350:	614a      	str	r2, [r1, #20]
 8001352:	6889      	ldr	r1, [r1, #8]
 8001354:	6a8a      	ldr	r2, [r1, #40]	@ 0x28

08001356 <__iar_annotation$$tailcall>:
 8001356:	4710      	bx	r2

08001358 <PE_CalculateMinTiming>:
 8001358:	4601      	mov	r1, r0
 800135a:	f04f 30ff 	mov.w	r0, #4294967295
 800135e:	8c8a      	ldrh	r2, [r1, #36]	@ 0x24
 8001360:	0453      	lsls	r3, r2, #17
 8001362:	bf1c      	itt	ne
 8001364:	8c88      	ldrhne	r0, [r1, #36]	@ 0x24
 8001366:	f3c0 000e 	ubfxne	r0, r0, #0, #15
 800136a:	8c4a      	ldrh	r2, [r1, #34]	@ 0x22
 800136c:	0453      	lsls	r3, r2, #17
 800136e:	d007      	beq.n	8001380 <PE_CalculateMinTiming+0x28>
 8001370:	8c4a      	ldrh	r2, [r1, #34]	@ 0x22
 8001372:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8001376:	4290      	cmp	r0, r2
 8001378:	bf24      	itt	cs
 800137a:	8c48      	ldrhcs	r0, [r1, #34]	@ 0x22
 800137c:	f3c0 000e 	ubfxcs	r0, r0, #0, #15
 8001380:	4770      	bx	lr

08001382 <PE_SetPowerNegociation>:
 8001382:	b538      	push	{r3, r4, r5, lr}
 8001384:	4604      	mov	r4, r0
 8001386:	460d      	mov	r5, r1
 8001388:	6860      	ldr	r0, [r4, #4]
 800138a:	6802      	ldr	r2, [r0, #0]
 800138c:	f3c2 2002 	ubfx	r0, r2, #8, #3
 8001390:	4285      	cmp	r5, r0
 8001392:	d003      	beq.n	800139c <PE_SetPowerNegociation+0x1a>
 8001394:	7c20      	ldrb	r0, [r4, #16]
 8001396:	215a      	movs	r1, #90	@ 0x5a
 8001398:	f7ff f8dd 	bl	8000556 <USBPD_PE_Notification>
 800139c:	6860      	ldr	r0, [r4, #4]
 800139e:	6801      	ldr	r1, [r0, #0]
 80013a0:	f365 210a 	bfi	r1, r5, #8, #3
 80013a4:	6001      	str	r1, [r0, #0]
 80013a6:	bd31      	pop	{r0, r4, r5, pc}

080013a8 <PE_CheckDataSizeFromGetDataInfo>:
 80013a8:	b538      	push	{r3, r4, r5, lr}
 80013aa:	2200      	movs	r2, #0
 80013ac:	4288      	cmp	r0, r1
 80013ae:	d208      	bcs.n	80013c2 <PE_CheckDataSizeFromGetDataInfo+0x1a>
 80013b0:	2018      	movs	r0, #24
 80013b2:	4c06      	ldr	r4, [pc, #24]	@ (80013cc <.text_71>)
 80013b4:	a316      	add	r3, pc, #88	@ (adr r3, 8001410 <.text_73>)
 80013b6:	6825      	ldr	r5, [r4, #0]
 80013b8:	9000      	str	r0, [sp, #0]
 80013ba:	2100      	movs	r1, #0
 80013bc:	2006      	movs	r0, #6
 80013be:	47a8      	blx	r5
 80013c0:	2202      	movs	r2, #2
 80013c2:	4610      	mov	r0, r2
 80013c4:	bd32      	pop	{r1, r4, r5, pc}
	...

080013c8 <.text_70>:
 80013c8:	200002d4 	.word	0x200002d4

080013cc <.text_71>:
 80013cc:	20000000 	.word	0x20000000

080013d0 <PE_SwitchDataRole>:
 80013d0:	b510      	push	{r4, lr}
 80013d2:	4604      	mov	r4, r0
 80013d4:	6860      	ldr	r0, [r4, #4]
 80013d6:	6801      	ldr	r1, [r0, #0]
 80013d8:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 80013dc:	2800      	cmp	r0, #0
 80013de:	6860      	ldr	r0, [r4, #4]
 80013e0:	d109      	bne.n	80013f6 <PE_SwitchDataRole+0x26>
 80013e2:	f041 0108 	orr.w	r1, r1, #8
 80013e6:	6001      	str	r1, [r0, #0]
 80013e8:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 80013ec:	7c20      	ldrb	r0, [r4, #16]
 80013ee:	f003 fdf5 	bl	8004fdc <USBPD_PRL_SetHeaderDataRole>
 80013f2:	2125      	movs	r1, #37	@ 0x25
 80013f4:	e007      	b.n	8001406 <PE_SwitchDataRole+0x36>
 80013f6:	f021 0108 	bic.w	r1, r1, #8
 80013fa:	6001      	str	r1, [r0, #0]
 80013fc:	2100      	movs	r1, #0
 80013fe:	7c20      	ldrb	r0, [r4, #16]
 8001400:	f003 fdec 	bl	8004fdc <USBPD_PRL_SetHeaderDataRole>
 8001404:	2124      	movs	r1, #36	@ 0x24
 8001406:	7c20      	ldrb	r0, [r4, #16]
 8001408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800140c:	f7ff b8a3 	b.w	8000556 <USBPD_PE_Notification>

08001410 <.text_73>:
 8001410:	61746144 	.word	0x61746144
 8001414:	7a695320 	.word	0x7a695320
 8001418:	73692065 	.word	0x73692065
 800141c:	746f6e20 	.word	0x746f6e20
 8001420:	726f6320 	.word	0x726f6320
 8001424:	74636572 	.word	0x74636572
 8001428:	00          	.byte	0x00
 8001429:	00          	.byte	0x00
	...

0800142c <USBPD_PE_SetTrace>:
 800142c:	0001      	movs	r1, r0
 800142e:	4906      	ldr	r1, [pc, #24]	@ (8001448 <.text_5>)
 8001430:	bf08      	it	eq
 8001432:	f20f 0031 	addweq	r0, pc, #49	@ 0x31
 8001436:	6008      	str	r0, [r1, #0]
 8001438:	4770      	bx	lr

0800143a <USBPD_PE_CheckLIB>:
 800143a:	4601      	mov	r1, r0
 800143c:	2000      	movs	r0, #0
 800143e:	4a03      	ldr	r2, [pc, #12]	@ (800144c <.text_6>)
 8001440:	4291      	cmp	r1, r2
 8001442:	bf08      	it	eq
 8001444:	2001      	moveq	r0, #1
 8001446:	4770      	bx	lr

08001448 <.text_5>:
 8001448:	20000000 	.word	0x20000000

0800144c <.text_6>:
 800144c:	30410000 	.word	0x30410000

08001450 <USBPD_PE_GetMemoryConsumption>:
 8001450:	b510      	push	{r4, lr}
 8001452:	f003 fda3 	bl	8004f9c <USBPD_PRL_GetMemoryConsumption>
 8001456:	4604      	mov	r4, r0
 8001458:	f7fe ffad 	bl	80003b6 <USBPD_CAD_GetMemoryConsumption>
 800145c:	1904      	adds	r4, r0, r4
 800145e:	f504 6061 	add.w	r0, r4, #3600	@ 0xe10
 8001462:	bd10      	pop	{r4, pc}

08001464 <PE_Trace_Empty>:
 8001464:	4770      	bx	lr
	...

08001468 <PE_Send_CtrlMessage>:
 8001468:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 800146c:	9c08      	ldr	r4, [sp, #32]
 800146e:	4606      	mov	r6, r0
 8001470:	4688      	mov	r8, r1
 8001472:	4617      	mov	r7, r2
 8001474:	461d      	mov	r5, r3
 8001476:	f000 f81f 	bl	80014b8 <.text_3>
 800147a:	b190      	cbz	r0, 80014a2 <PE_Send_CtrlMessage+0x3a>
 800147c:	9401      	str	r4, [sp, #4]
 800147e:	2002      	movs	r0, #2
 8001480:	9000      	str	r0, [sp, #0]
 8001482:	f206 2363 	addw	r3, r6, #611	@ 0x263
 8001486:	7c30      	ldrb	r0, [r6, #16]
 8001488:	463a      	mov	r2, r7
 800148a:	4641      	mov	r1, r8
 800148c:	f003 fde2 	bl	8005054 <USBPD_PRL_SendMessage>
 8001490:	2803      	cmp	r0, #3
 8001492:	d0f0      	beq.n	8001476 <PE_Send_CtrlMessage+0xe>
 8001494:	2810      	cmp	r0, #16
 8001496:	d00d      	beq.n	80014b4 <PE_Send_CtrlMessage+0x4c>
 8001498:	2f0d      	cmp	r7, #13
 800149a:	bf0c      	ite	eq
 800149c:	2201      	moveq	r2, #1
 800149e:	2200      	movne	r2, #0
 80014a0:	e002      	b.n	80014a8 <PE_Send_CtrlMessage+0x40>
 80014a2:	7470      	strb	r0, [r6, #17]
 80014a4:	2010      	movs	r0, #16
 80014a6:	e005      	b.n	80014b4 <PE_Send_CtrlMessage+0x4c>
 80014a8:	4603      	mov	r3, r0
 80014aa:	9500      	str	r5, [sp, #0]
 80014ac:	4641      	mov	r1, r8
 80014ae:	4630      	mov	r0, r6
 80014b0:	f000 fbe8 	bl	8001c84 <PE_CheckSendMessageStatus>
 80014b4:	e8bd 81f6 	ldmia.w	sp!, {r1, r2, r4, r5, r6, r7, r8, pc}

080014b8 <.text_3>:
 80014b8:	6870      	ldr	r0, [r6, #4]
 80014ba:	6801      	ldr	r1, [r0, #0]
 80014bc:	f3c1 3000 	ubfx	r0, r1, #12, #1
 80014c0:	4770      	bx	lr

080014c2 <PE_Send_DataMessage>:
 80014c2:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80014c4:	4604      	mov	r4, r0
 80014c6:	9f08      	ldr	r7, [sp, #32]
 80014c8:	460d      	mov	r5, r1
 80014ca:	4616      	mov	r6, r2
 80014cc:	2000      	movs	r0, #0
 80014ce:	e010      	b.n	80014f2 <PE_Send_DataMessage+0x30>
 80014d0:	2100      	movs	r1, #0
 80014d2:	eb04 0280 	add.w	r2, r4, r0, lsl #2
 80014d6:	f8d3 c000 	ldr.w	ip, [r3]
 80014da:	440a      	add	r2, r1
 80014dc:	ea4f 0ec1 	mov.w	lr, r1, lsl #3
 80014e0:	1c49      	adds	r1, r1, #1
 80014e2:	fa2c fc0e 	lsr.w	ip, ip, lr
 80014e6:	2904      	cmp	r1, #4
 80014e8:	f882 c265 	strb.w	ip, [r2, #613]	@ 0x265
 80014ec:	d3f1      	bcc.n	80014d2 <PE_Send_DataMessage+0x10>
 80014ee:	1d1b      	adds	r3, r3, #4
 80014f0:	1c40      	adds	r0, r0, #1
 80014f2:	42b8      	cmp	r0, r7
 80014f4:	d3ec      	bcc.n	80014d0 <PE_Send_DataMessage+0xe>
 80014f6:	6860      	ldr	r0, [r4, #4]
 80014f8:	f7ff ffdf 	bl	80014ba <.text_3+0x2>
 80014fc:	b1d8      	cbz	r0, 8001536 <PE_Send_DataMessage+0x74>
 80014fe:	f89d 0028 	ldrb.w	r0, [sp, #40]	@ 0x28
 8001502:	9001      	str	r0, [sp, #4]
 8001504:	f204 2363 	addw	r3, r4, #611	@ 0x263
 8001508:	00b8      	lsls	r0, r7, #2
 800150a:	1c80      	adds	r0, r0, #2
 800150c:	b280      	uxth	r0, r0
 800150e:	9000      	str	r0, [sp, #0]
 8001510:	4632      	mov	r2, r6
 8001512:	7c20      	ldrb	r0, [r4, #16]
 8001514:	4629      	mov	r1, r5
 8001516:	f003 fd9d 	bl	8005054 <USBPD_PRL_SendMessage>
 800151a:	2803      	cmp	r0, #3
 800151c:	d0eb      	beq.n	80014f6 <PE_Send_DataMessage+0x34>
 800151e:	2810      	cmp	r0, #16
 8001520:	d008      	beq.n	8001534 <PE_Send_DataMessage+0x72>
 8001522:	f89d 1024 	ldrb.w	r1, [sp, #36]	@ 0x24
 8001526:	9100      	str	r1, [sp, #0]
 8001528:	4603      	mov	r3, r0
 800152a:	2200      	movs	r2, #0
 800152c:	4629      	mov	r1, r5
 800152e:	4620      	mov	r0, r4
 8001530:	f000 fba8 	bl	8001c84 <PE_CheckSendMessageStatus>
 8001534:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001536:	2010      	movs	r0, #16
 8001538:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0800153c <PE_Check_ExtendedMessage>:
 800153c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800153e:	4604      	mov	r4, r0
 8001540:	f204 265a 	addw	r6, r4, #602	@ 0x25a
 8001544:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001546:	7881      	ldrb	r1, [r0, #2]
 8001548:	78c0      	ldrb	r0, [r0, #3]
 800154a:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800154e:	8031      	strh	r1, [r6, #0]
 8001550:	f894 0034 	ldrb.w	r0, [r4, #52]	@ 0x34
 8001554:	f000 001f 	and.w	r0, r0, #31
 8001558:	70b0      	strb	r0, [r6, #2]
 800155a:	f3c1 20c3 	ubfx	r0, r1, #11, #4
 800155e:	2800      	cmp	r0, #0
 8001560:	bf1e      	ittt	ne
 8001562:	f3c1 2080 	ubfxne	r0, r1, #10, #1
 8001566:	2800      	cmpne	r0, #0
 8001568:	2034      	movne	r0, #52	@ 0x34
 800156a:	d126      	bne.n	80015ba <PE_Check_ExtendedMessage+0x7e>
 800156c:	0408      	lsls	r0, r1, #16
 800156e:	0fc0      	lsrs	r0, r0, #31
 8001570:	f204 2281 	addw	r2, r4, #641	@ 0x281
 8001574:	f3c1 0308 	ubfx	r3, r1, #0, #9
 8001578:	d10b      	bne.n	8001592 <PE_Check_ExtendedMessage+0x56>
 800157a:	f8a4 348e 	strh.w	r3, [r4, #1166]	@ 0x48e
 800157e:	f8b4 148e 	ldrh.w	r1, [r4, #1166]	@ 0x48e
 8001582:	4288      	cmp	r0, r1
 8001584:	d21a      	bcs.n	80015bc <PE_Check_ExtendedMessage+0x80>
 8001586:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001588:	1d19      	adds	r1, r3, #4
 800158a:	5c0d      	ldrb	r5, [r1, r0]
 800158c:	5415      	strb	r5, [r2, r0]
 800158e:	1c40      	adds	r0, r0, #1
 8001590:	e7f5      	b.n	800157e <PE_Check_ExtendedMessage+0x42>
 8001592:	f411 4ff8 	tst.w	r1, #31744	@ 0x7c00
 8001596:	d106      	bne.n	80015a6 <PE_Check_ExtendedMessage+0x6a>
 8001598:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800159a:	f3c0 3002 	ubfx	r0, r0, #12, #3
 800159e:	2807      	cmp	r0, #7
 80015a0:	d30c      	bcc.n	80015bc <PE_Check_ExtendedMessage+0x80>
 80015a2:	2b1a      	cmp	r3, #26
 80015a4:	d90a      	bls.n	80015bc <PE_Check_ExtendedMessage+0x80>
 80015a6:	f3c1 2080 	ubfx	r0, r1, #10, #1
 80015aa:	b938      	cbnz	r0, 80015bc <PE_Check_ExtendedMessage+0x80>
 80015ac:	f8b4 048e 	ldrh.w	r0, [r4, #1166]	@ 0x48e
 80015b0:	4298      	cmp	r0, r3
 80015b2:	d203      	bcs.n	80015bc <PE_Check_ExtendedMessage+0x80>
 80015b4:	2100      	movs	r1, #0
 80015b6:	83e1      	strh	r1, [r4, #30]
 80015b8:	2037      	movs	r0, #55	@ 0x37
 80015ba:	e089      	b.n	80016d0 <PE_Check_ExtendedMessage+0x194>
 80015bc:	7f20      	ldrb	r0, [r4, #28]
 80015be:	78b1      	ldrb	r1, [r6, #2]
 80015c0:	2800      	cmp	r0, #0
 80015c2:	d034      	beq.n	800162e <PE_Check_ExtendedMessage+0xf2>
 80015c4:	2901      	cmp	r1, #1
 80015c6:	d008      	beq.n	80015da <PE_Check_ExtendedMessage+0x9e>
 80015c8:	2902      	cmp	r1, #2
 80015ca:	d018      	beq.n	80015fe <PE_Check_ExtendedMessage+0xc2>
 80015cc:	2905      	cmp	r1, #5
 80015ce:	d028      	beq.n	8001622 <PE_Check_ExtendedMessage+0xe6>
 80015d0:	2907      	cmp	r1, #7
 80015d2:	d021      	beq.n	8001618 <PE_Check_ExtendedMessage+0xdc>
 80015d4:	290f      	cmp	r1, #15
 80015d6:	d009      	beq.n	80015ec <PE_Check_ExtendedMessage+0xb0>
 80015d8:	e07c      	b.n	80016d4 <PE_Check_ExtendedMessage+0x198>
 80015da:	f000 f884 	bl	80016e6 <.text_7>
 80015de:	2319      	movs	r3, #25
 80015e0:	2108      	movs	r1, #8
 80015e2:	47b8      	blx	r7
 80015e4:	2003      	movs	r0, #3
 80015e6:	7460      	strb	r0, [r4, #17]
 80015e8:	2147      	movs	r1, #71	@ 0x47
 80015ea:	e010      	b.n	800160e <PE_Check_ExtendedMessage+0xd2>
 80015ec:	f000 f87b 	bl	80016e6 <.text_7>
 80015f0:	2318      	movs	r3, #24
 80015f2:	2113      	movs	r1, #19
 80015f4:	47b8      	blx	r7
 80015f6:	2003      	movs	r0, #3
 80015f8:	7460      	strb	r0, [r4, #17]
 80015fa:	2162      	movs	r1, #98	@ 0x62
 80015fc:	e007      	b.n	800160e <PE_Check_ExtendedMessage+0xd2>
 80015fe:	f000 f872 	bl	80016e6 <.text_7>
 8001602:	2307      	movs	r3, #7
 8001604:	2109      	movs	r1, #9
 8001606:	47b8      	blx	r7
 8001608:	2003      	movs	r0, #3
 800160a:	7460      	strb	r0, [r4, #17]
 800160c:	214e      	movs	r1, #78	@ 0x4e
 800160e:	7c20      	ldrb	r0, [r4, #16]
 8001610:	e8bd 40f4 	ldmia.w	sp!, {r2, r4, r5, r6, r7, lr}
 8001614:	f7fe bf9f 	b.w	8000556 <USBPD_PE_Notification>
 8001618:	f000 f865 	bl	80016e6 <.text_7>
 800161c:	231a      	movs	r3, #26
 800161e:	210d      	movs	r1, #13
 8001620:	e003      	b.n	800162a <PE_Check_ExtendedMessage+0xee>
 8001622:	f000 f860 	bl	80016e6 <.text_7>
 8001626:	2309      	movs	r3, #9
 8001628:	2111      	movs	r1, #17
 800162a:	47b8      	blx	r7
 800162c:	e04f      	b.n	80016ce <PE_Check_ExtendedMessage+0x192>
 800162e:	1ecb      	subs	r3, r1, #3
 8001630:	2b08      	cmp	r3, #8
 8001632:	d84f      	bhi.n	80016d4 <PE_Check_ExtendedMessage+0x198>
 8001634:	e8df f003 	tbb	[pc, r3]
 8001638:	174e0e05 	.word	0x174e0e05
 800163c:	243a314e 	.word	0x243a314e
 8001640:	0029      	.short	0x0029
 8001642:	f000 f84a 	bl	80016da <.text_6>
 8001646:	d045      	beq.n	80016d4 <PE_Check_ExtendedMessage+0x198>
 8001648:	f000 f853 	bl	80016f2 <.text_8>
 800164c:	2110      	movs	r1, #16
 800164e:	47b8      	blx	r7
 8001650:	203a      	movs	r0, #58	@ 0x3a
 8001652:	e03d      	b.n	80016d0 <PE_Check_ExtendedMessage+0x194>
 8001654:	f000 f841 	bl	80016da <.text_6>
 8001658:	d03c      	beq.n	80016d4 <PE_Check_ExtendedMessage+0x198>
 800165a:	f000 f84a 	bl	80016f2 <.text_8>
 800165e:	210e      	movs	r1, #14
 8001660:	47b8      	blx	r7
 8001662:	203b      	movs	r0, #59	@ 0x3b
 8001664:	e034      	b.n	80016d0 <PE_Check_ExtendedMessage+0x194>
 8001666:	6820      	ldr	r0, [r4, #0]
 8001668:	8901      	ldrh	r1, [r0, #8]
 800166a:	f3c1 1080 	ubfx	r0, r1, #6, #1
 800166e:	2800      	cmp	r0, #0
 8001670:	d030      	beq.n	80016d4 <PE_Check_ExtendedMessage+0x198>
 8001672:	f000 f838 	bl	80016e6 <.text_7>
 8001676:	2302      	movs	r3, #2
 8001678:	210c      	movs	r1, #12
 800167a:	47b8      	blx	r7
 800167c:	203c      	movs	r0, #60	@ 0x3c
 800167e:	e027      	b.n	80016d0 <PE_Check_ExtendedMessage+0x194>
 8001680:	6820      	ldr	r0, [r4, #0]
 8001682:	8901      	ldrh	r1, [r0, #8]
 8001684:	f3c1 2080 	ubfx	r0, r1, #10, #1
 8001688:	e00b      	b.n	80016a2 <PE_Check_ExtendedMessage+0x166>
 800168a:	68a0      	ldr	r0, [r4, #8]
 800168c:	6905      	ldr	r5, [r0, #16]
 800168e:	b31d      	cbz	r5, 80016d8 <PE_Check_ExtendedMessage+0x19c>
 8001690:	f8b4 348e 	ldrh.w	r3, [r4, #1166]	@ 0x48e
 8001694:	7c20      	ldrb	r0, [r4, #16]
 8001696:	47a8      	blx	r5
 8001698:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 800169a:	6820      	ldr	r0, [r4, #0]
 800169c:	8901      	ldrh	r1, [r0, #8]
 800169e:	f3c1 2040 	ubfx	r0, r1, #9, #1
 80016a2:	b1b8      	cbz	r0, 80016d4 <PE_Check_ExtendedMessage+0x198>
 80016a4:	68a1      	ldr	r1, [r4, #8]
 80016a6:	6908      	ldr	r0, [r1, #16]
 80016a8:	b950      	cbnz	r0, 80016c0 <PE_Check_ExtendedMessage+0x184>
 80016aa:	e013      	b.n	80016d4 <PE_Check_ExtendedMessage+0x198>
 80016ac:	6820      	ldr	r0, [r4, #0]
 80016ae:	8901      	ldrh	r1, [r0, #8]
 80016b0:	f3c1 2040 	ubfx	r0, r1, #9, #1
 80016b4:	2800      	cmp	r0, #0
 80016b6:	bf1e      	ittt	ne
 80016b8:	68a1      	ldrne	r1, [r4, #8]
 80016ba:	6908      	ldrne	r0, [r1, #16]
 80016bc:	2800      	cmpne	r0, #0
 80016be:	d00b      	beq.n	80016d8 <PE_Check_ExtendedMessage+0x19c>
 80016c0:	68a5      	ldr	r5, [r4, #8]
 80016c2:	78b1      	ldrb	r1, [r6, #2]
 80016c4:	f8b4 348e 	ldrh.w	r3, [r4, #1166]	@ 0x48e
 80016c8:	7c20      	ldrb	r0, [r4, #16]
 80016ca:	692e      	ldr	r6, [r5, #16]
 80016cc:	47b0      	blx	r6
 80016ce:	2003      	movs	r0, #3
 80016d0:	7460      	strb	r0, [r4, #17]
 80016d2:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80016d4:	2101      	movs	r1, #1
 80016d6:	7461      	strb	r1, [r4, #17]
 80016d8:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

080016da <.text_6>:
 80016da:	6820      	ldr	r0, [r4, #0]
 80016dc:	8901      	ldrh	r1, [r0, #8]
 80016de:	f3c1 3000 	ubfx	r0, r1, #12, #1
 80016e2:	2800      	cmp	r0, #0
 80016e4:	4770      	bx	lr

080016e6 <.text_7>:
 80016e6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80016e8:	68a5      	ldr	r5, [r4, #8]
 80016ea:	69af      	ldr	r7, [r5, #24]
 80016ec:	1d02      	adds	r2, r0, #4
 80016ee:	7c20      	ldrb	r0, [r4, #16]
 80016f0:	4770      	bx	lr

080016f2 <.text_8>:
 80016f2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80016f4:	68a5      	ldr	r5, [r4, #8]
 80016f6:	69af      	ldr	r7, [r5, #24]
 80016f8:	1d02      	adds	r2, r0, #4
 80016fa:	7c20      	ldrb	r0, [r4, #16]
 80016fc:	2301      	movs	r3, #1
 80016fe:	4770      	bx	lr

08001700 <PE_Send_ExtendedMessage>:
 8001700:	e92d 43fe 	stmdb	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, lr}
 8001704:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8001706:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8001708:	4606      	mov	r6, r0
 800170a:	460f      	mov	r7, r1
 800170c:	4690      	mov	r8, r2
 800170e:	4699      	mov	r9, r3
 8001710:	f7ff fed2 	bl	80014b8 <.text_3>
 8001714:	b1b8      	cbz	r0, 8001746 <PE_Send_ExtendedMessage+0x46>
 8001716:	9501      	str	r5, [sp, #4]
 8001718:	9400      	str	r4, [sp, #0]
 800171a:	464b      	mov	r3, r9
 800171c:	7c30      	ldrb	r0, [r6, #16]
 800171e:	f048 0280 	orr.w	r2, r8, #128	@ 0x80
 8001722:	4639      	mov	r1, r7
 8001724:	f003 fc96 	bl	8005054 <USBPD_PRL_SendMessage>
 8001728:	2803      	cmp	r0, #3
 800172a:	d0f1      	beq.n	8001710 <PE_Send_ExtendedMessage+0x10>
 800172c:	2810      	cmp	r0, #16
 800172e:	d008      	beq.n	8001742 <PE_Send_ExtendedMessage+0x42>
 8001730:	f89d 102c 	ldrb.w	r1, [sp, #44]	@ 0x2c
 8001734:	9100      	str	r1, [sp, #0]
 8001736:	4603      	mov	r3, r0
 8001738:	2200      	movs	r2, #0
 800173a:	4639      	mov	r1, r7
 800173c:	4630      	mov	r0, r6
 800173e:	f000 faa1 	bl	8001c84 <PE_CheckSendMessageStatus>
 8001742:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
 8001746:	2011      	movs	r0, #17
 8001748:	7470      	strb	r0, [r6, #17]
 800174a:	2010      	movs	r0, #16
 800174c:	e7f9      	b.n	8001742 <PE_Send_ExtendedMessage+0x42>

0800174e <PE_SubStateMachine_ExtendedMessages>:
 800174e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	4604      	mov	r4, r0
 8001756:	f04f 0802 	mov.w	r8, #2
 800175a:	7c61      	ldrb	r1, [r4, #17]
 800175c:	2931      	cmp	r1, #49	@ 0x31
 800175e:	f204 2a67 	addw	sl, r4, #615	@ 0x267
 8001762:	f204 3b85 	addw	fp, r4, #901	@ 0x385
 8001766:	f204 265a 	addw	r6, r4, #602	@ 0x25a
 800176a:	f104 0930 	add.w	r9, r4, #48	@ 0x30
 800176e:	f204 2563 	addw	r5, r4, #611	@ 0x263
 8001772:	f204 478e 	addw	r7, r4, #1166	@ 0x48e
 8001776:	f248 001b 	movw	r0, #32795	@ 0x801b
 800177a:	d015      	beq.n	80017a8 <PE_SubStateMachine_ExtendedMessages+0x5a>
 800177c:	2933      	cmp	r1, #51	@ 0x33
 800177e:	d058      	beq.n	8001832 <PE_SubStateMachine_ExtendedMessages+0xe4>
 8001780:	2934      	cmp	r1, #52	@ 0x34
 8001782:	d05f      	beq.n	8001844 <PE_SubStateMachine_ExtendedMessages+0xf6>
 8001784:	2935      	cmp	r1, #53	@ 0x35
 8001786:	f000 808a 	beq.w	800189e <PE_SubStateMachine_ExtendedMessages+0x150>
 800178a:	2936      	cmp	r1, #54	@ 0x36
 800178c:	f000 809d 	beq.w	80018ca <PE_SubStateMachine_ExtendedMessages+0x17c>
 8001790:	2937      	cmp	r1, #55	@ 0x37
 8001792:	f000 809f 	beq.w	80018d4 <PE_SubStateMachine_ExtendedMessages+0x186>
 8001796:	2938      	cmp	r1, #56	@ 0x38
 8001798:	bf01      	itttt	eq
 800179a:	2003      	moveq	r0, #3
 800179c:	7460      	strbeq	r0, [r4, #17]
 800179e:	f04f 0800 	moveq.w	r8, #0
 80017a2:	f8a7 8000 	strheq.w	r8, [r7]
 80017a6:	e0c3      	b.n	8001930 <PE_SubStateMachine_ExtendedMessages+0x1e2>
 80017a8:	9503      	str	r5, [sp, #12]
 80017aa:	2500      	movs	r5, #0
 80017ac:	803d      	strh	r5, [r7, #0]
 80017ae:	7c20      	ldrb	r0, [r4, #16]
 80017b0:	f7ff faf1 	bl	8000d96 <PE_Get_UnchunkedSupport>
 80017b4:	2801      	cmp	r0, #1
 80017b6:	d106      	bne.n	80017c6 <PE_SubStateMachine_ExtendedMessages+0x78>
 80017b8:	f204 3087 	addw	r0, r4, #903	@ 0x387
 80017bc:	7005      	strb	r5, [r0, #0]
 80017be:	7045      	strb	r5, [r0, #1]
 80017c0:	f8cd b00c 	str.w	fp, [sp, #12]
 80017c4:	e017      	b.n	80017f6 <PE_SubStateMachine_ExtendedMessages+0xa8>
 80017c6:	72f5      	strb	r5, [r6, #11]
 80017c8:	7335      	strb	r5, [r6, #12]
 80017ca:	7c20      	ldrb	r0, [r4, #16]
 80017cc:	f7ff fae3 	bl	8000d96 <PE_Get_UnchunkedSupport>
 80017d0:	b918      	cbnz	r0, 80017da <PE_SubStateMachine_ExtendedMessages+0x8c>
 80017d2:	7b30      	ldrb	r0, [r6, #12]
 80017d4:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
 80017d8:	7330      	strb	r0, [r6, #12]
 80017da:	8878      	ldrh	r0, [r7, #2]
 80017dc:	281b      	cmp	r0, #27
 80017de:	4628      	mov	r0, r5
 80017e0:	d306      	bcc.n	80017f0 <PE_SubStateMachine_ExtendedMessages+0xa2>
 80017e2:	f000 f8a9 	bl	8001938 <.text_11>
 80017e6:	281a      	cmp	r0, #26
 80017e8:	d3fb      	bcc.n	80017e2 <PE_SubStateMachine_ExtendedMessages+0x94>
 80017ea:	e004      	b.n	80017f6 <PE_SubStateMachine_ExtendedMessages+0xa8>
 80017ec:	f000 f8a4 	bl	8001938 <.text_11>
 80017f0:	8879      	ldrh	r1, [r7, #2]
 80017f2:	4288      	cmp	r0, r1
 80017f4:	d3fa      	bcc.n	80017ec <PE_SubStateMachine_ExtendedMessages+0x9e>
 80017f6:	6960      	ldr	r0, [r4, #20]
 80017f8:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80017fc:	b130      	cbz	r0, 800180c <PE_SubStateMachine_ExtendedMessages+0xbe>
 80017fe:	f000 f98f 	bl	8001b20 <.text_16>
 8001802:	bf14      	ite	ne
 8001804:	2501      	movne	r5, #1
 8001806:	2502      	moveq	r5, #2
 8001808:	2033      	movs	r0, #51	@ 0x33
 800180a:	e000      	b.n	800180e <PE_SubStateMachine_ExtendedMessages+0xc0>
 800180c:	2003      	movs	r0, #3
 800180e:	9502      	str	r5, [sp, #8]
 8001810:	9001      	str	r0, [sp, #4]
 8001812:	8878      	ldrh	r0, [r7, #2]
 8001814:	9b03      	ldr	r3, [sp, #12]
 8001816:	1d00      	adds	r0, r0, #4
 8001818:	b280      	uxth	r0, r0
 800181a:	9000      	str	r0, [sp, #0]
 800181c:	78f2      	ldrb	r2, [r6, #3]
 800181e:	f899 1003 	ldrb.w	r1, [r9, #3]
 8001822:	4620      	mov	r0, r4
 8001824:	f7ff ff6c 	bl	8001700 <PE_Send_ExtendedMessage>
 8001828:	2800      	cmp	r0, #0
 800182a:	d101      	bne.n	8001830 <PE_SubStateMachine_ExtendedMessages+0xe2>
 800182c:	7970      	ldrb	r0, [r6, #5]
 800182e:	7720      	strb	r0, [r4, #28]
 8001830:	e07e      	b.n	8001930 <PE_SubStateMachine_ExtendedMessages+0x1e2>
 8001832:	83e0      	strh	r0, [r4, #30]
 8001834:	f04f 081b 	mov.w	r8, #27
 8001838:	78f0      	ldrb	r0, [r6, #3]
 800183a:	2804      	cmp	r0, #4
 800183c:	d148      	bne.n	80018d0 <PE_SubStateMachine_ExtendedMessages+0x182>
 800183e:	2174      	movs	r1, #116	@ 0x74
 8001840:	7461      	strb	r1, [r4, #17]
 8001842:	e075      	b.n	8001930 <PE_SubStateMachine_ExtendedMessages+0x1e2>
 8001844:	8831      	ldrh	r1, [r6, #0]
 8001846:	887a      	ldrh	r2, [r7, #2]
 8001848:	f3c1 21c3 	ubfx	r1, r1, #11, #4
 800184c:	201a      	movs	r0, #26
 800184e:	4341      	muls	r1, r0
 8001850:	4291      	cmp	r1, r2
 8001852:	da04      	bge.n	800185e <PE_SubStateMachine_ExtendedMessages+0x110>
 8001854:	8830      	ldrh	r0, [r6, #0]
 8001856:	f3c0 20c3 	ubfx	r0, r0, #11, #4
 800185a:	280a      	cmp	r0, #10
 800185c:	d301      	bcc.n	8001862 <PE_SubStateMachine_ExtendedMessages+0x114>
 800185e:	2003      	movs	r0, #3
 8001860:	e019      	b.n	8001896 <PE_SubStateMachine_ExtendedMessages+0x148>
 8001862:	1a50      	subs	r0, r2, r1
 8001864:	281a      	cmp	r0, #26
 8001866:	bf3a      	itte	cc
 8001868:	1a52      	subcc	r2, r2, r1
 800186a:	b2d2      	uxtbcc	r2, r2
 800186c:	221a      	movcs	r2, #26
 800186e:	2000      	movs	r0, #0
 8001870:	e005      	b.n	800187e <PE_SubStateMachine_ExtendedMessages+0x130>
 8001872:	1843      	adds	r3, r0, r1
 8001874:	f81b 3003 	ldrb.w	r3, [fp, r3]
 8001878:	f80a 3000 	strb.w	r3, [sl, r0]
 800187c:	1c40      	adds	r0, r0, #1
 800187e:	4290      	cmp	r0, r2
 8001880:	d3f7      	bcc.n	8001872 <PE_SubStateMachine_ExtendedMessages+0x124>
 8001882:	8831      	ldrh	r1, [r6, #0]
 8001884:	887a      	ldrh	r2, [r7, #2]
 8001886:	7c20      	ldrb	r0, [r4, #16]
 8001888:	0ac9      	lsrs	r1, r1, #11
 800188a:	462b      	mov	r3, r5
 800188c:	f001 010f 	and.w	r1, r1, #15
 8001890:	f004 f86d 	bl	800596e <USBPD_PRL_PrepareExtendedTxChunkSending>
 8001894:	2035      	movs	r0, #53	@ 0x35
 8001896:	7460      	strb	r0, [r4, #17]
 8001898:	f04f 0800 	mov.w	r8, #0
 800189c:	e048      	b.n	8001930 <PE_SubStateMachine_ExtendedMessages+0x1e2>
 800189e:	6960      	ldr	r0, [r4, #20]
 80018a0:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80018a4:	2800      	cmp	r0, #0
 80018a6:	bf14      	ite	ne
 80018a8:	2036      	movne	r0, #54	@ 0x36
 80018aa:	2003      	moveq	r0, #3
 80018ac:	2100      	movs	r1, #0
 80018ae:	9001      	str	r0, [sp, #4]
 80018b0:	9102      	str	r1, [sp, #8]
 80018b2:	462b      	mov	r3, r5
 80018b4:	8878      	ldrh	r0, [r7, #2]
 80018b6:	9000      	str	r0, [sp, #0]
 80018b8:	78f2      	ldrb	r2, [r6, #3]
 80018ba:	f899 1000 	ldrb.w	r1, [r9]
 80018be:	4620      	mov	r0, r4
 80018c0:	f7ff ff1e 	bl	8001700 <PE_Send_ExtendedMessage>
 80018c4:	2000      	movs	r0, #0
 80018c6:	8038      	strh	r0, [r7, #0]
 80018c8:	e032      	b.n	8001930 <PE_SubStateMachine_ExtendedMessages+0x1e2>
 80018ca:	83e0      	strh	r0, [r4, #30]
 80018cc:	f04f 081b 	mov.w	r8, #27
 80018d0:	2039      	movs	r0, #57	@ 0x39
 80018d2:	e004      	b.n	80018de <PE_SubStateMachine_ExtendedMessages+0x190>
 80018d4:	8be1      	ldrh	r1, [r4, #30]
 80018d6:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 80018da:	d102      	bne.n	80018e2 <PE_SubStateMachine_ExtendedMessages+0x194>
 80018dc:	200f      	movs	r0, #15
 80018de:	7460      	strb	r0, [r4, #17]
 80018e0:	e026      	b.n	8001930 <PE_SubStateMachine_ExtendedMessages+0x1e2>
 80018e2:	83e0      	strh	r0, [r4, #30]
 80018e4:	4629      	mov	r1, r5
 80018e6:	7c20      	ldrb	r0, [r4, #16]
 80018e8:	f004 f86a 	bl	80059c0 <USBPD_PRL_PrepareChunkRequest>
 80018ec:	f04f 081b 	mov.w	r8, #27
 80018f0:	6860      	ldr	r0, [r4, #4]
 80018f2:	f7ff fde2 	bl	80014ba <.text_3+0x2>
 80018f6:	b180      	cbz	r0, 800191a <PE_SubStateMachine_ExtendedMessages+0x1cc>
 80018f8:	2000      	movs	r0, #0
 80018fa:	2106      	movs	r1, #6
 80018fc:	9001      	str	r0, [sp, #4]
 80018fe:	9100      	str	r1, [sp, #0]
 8001900:	462b      	mov	r3, r5
 8001902:	78b2      	ldrb	r2, [r6, #2]
 8001904:	f899 1000 	ldrb.w	r1, [r9]
 8001908:	7c20      	ldrb	r0, [r4, #16]
 800190a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800190e:	f003 fba1 	bl	8005054 <USBPD_PRL_SendMessage>
 8001912:	2803      	cmp	r0, #3
 8001914:	4603      	mov	r3, r0
 8001916:	d0eb      	beq.n	80018f0 <PE_SubStateMachine_ExtendedMessages+0x1a2>
 8001918:	e002      	b.n	8001920 <PE_SubStateMachine_ExtendedMessages+0x1d2>
 800191a:	2011      	movs	r0, #17
 800191c:	7460      	strb	r0, [r4, #17]
 800191e:	2310      	movs	r3, #16
 8001920:	2039      	movs	r0, #57	@ 0x39
 8001922:	9000      	str	r0, [sp, #0]
 8001924:	2200      	movs	r2, #0
 8001926:	f899 1000 	ldrb.w	r1, [r9]
 800192a:	4620      	mov	r0, r4
 800192c:	f000 f9aa 	bl	8001c84 <PE_CheckSendMessageStatus>
 8001930:	4640      	mov	r0, r8
 8001932:	b005      	add	sp, #20
 8001934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001938 <.text_11>:
 8001938:	f81b 1000 	ldrb.w	r1, [fp, r0]
 800193c:	f80a 1000 	strb.w	r1, [sl, r0]
 8001940:	1c40      	adds	r0, r0, #1
 8001942:	4770      	bx	lr

08001944 <PE_ManageRXEvent>:
 8001944:	f100 0130 	add.w	r1, r0, #48	@ 0x30
 8001948:	780a      	ldrb	r2, [r1, #0]
 800194a:	704a      	strb	r2, [r1, #1]
 800194c:	888a      	ldrh	r2, [r1, #4]
 800194e:	0bd1      	lsrs	r1, r2, #15
 8001950:	bf18      	it	ne
 8001952:	f7ff bdf3 	bne.w	800153c <PE_Check_ExtendedMessage>
 8001956:	f412 4f70 	tst.w	r2, #61440	@ 0xf000
 800195a:	bf08      	it	eq
 800195c:	f000 b802 	beq.w	8001964 <PE_Check_ControlMessage>
 8001960:	e0e4      	b.n	8001b2c <PE_Check_DataMessage>
	...

08001964 <PE_Check_ControlMessage>:
 8001964:	b510      	push	{r4, lr}
 8001966:	f000 f987 	bl	8001c78 <.text_18>
 800196a:	1e40      	subs	r0, r0, #1
 800196c:	2817      	cmp	r0, #23
 800196e:	d85b      	bhi.n	8001a28 <PE_Check_ControlMessage+0xc4>
 8001970:	e8df f000 	tbb	[pc, r0]
 8001974:	bfbf0ccc 	.word	0xbfbf0ccc
 8001978:	5520bf1e 	.word	0x5520bf1e
 800197c:	bf3b3143 	.word	0xbf3b3143
 8001980:	b9c1c117 	.word	0xb9c1c117
 8001984:	96b18a67 	.word	0x96b18a67
 8001988:	b5c17caa 	.word	0xb5c17caa
 800198c:	f000 f8c8 	bl	8001b20 <.text_16>
 8001990:	f040 80bc 	bne.w	8001b0c <PE_Check_ControlMessage+0x1a8>
 8001994:	2002      	movs	r0, #2
 8001996:	7720      	strb	r0, [r4, #28]
 8001998:	212b      	movs	r1, #43	@ 0x2b
 800199a:	f000 f8be 	bl	8001b1a <.text_15>
 800199e:	2198      	movs	r1, #152	@ 0x98
 80019a0:	e0b3      	b.n	8001b0a <PE_Check_ControlMessage+0x1a6>
 80019a2:	2003      	movs	r0, #3
 80019a4:	7720      	strb	r0, [r4, #28]
 80019a6:	2132      	movs	r1, #50	@ 0x32
 80019a8:	f000 f8b7 	bl	8001b1a <.text_15>
 80019ac:	2010      	movs	r0, #16
 80019ae:	e0a9      	b.n	8001b04 <PE_Check_ControlMessage+0x1a0>
 80019b0:	2133      	movs	r1, #51	@ 0x33
 80019b2:	e099      	b.n	8001ae8 <PE_Check_ControlMessage+0x184>
 80019b4:	2006      	movs	r0, #6
 80019b6:	7720      	strb	r0, [r4, #28]
 80019b8:	f000 f8b2 	bl	8001b20 <.text_16>
 80019bc:	bf01      	itttt	eq
 80019be:	6820      	ldreq	r0, [r4, #0]
 80019c0:	6841      	ldreq	r1, [r0, #4]
 80019c2:	f3c1 00c0 	ubfxeq	r0, r1, #3, #1
 80019c6:	2800      	cmpeq	r0, #0
 80019c8:	d024      	beq.n	8001a14 <PE_Check_ControlMessage+0xb0>
 80019ca:	7c20      	ldrb	r0, [r4, #16]
 80019cc:	210c      	movs	r1, #12
 80019ce:	f7fe fdc2 	bl	8000556 <USBPD_PE_Notification>
 80019d2:	204c      	movs	r0, #76	@ 0x4c
 80019d4:	e096      	b.n	8001b04 <PE_Check_ControlMessage+0x1a0>
 80019d6:	f000 f89a 	bl	8001b0e <.text_14>
 80019da:	d01b      	beq.n	8001a14 <PE_Check_ControlMessage+0xb0>
 80019dc:	2008      	movs	r0, #8
 80019de:	7720      	strb	r0, [r4, #28]
 80019e0:	213c      	movs	r1, #60	@ 0x3c
 80019e2:	f000 f89a 	bl	8001b1a <.text_15>
 80019e6:	2022      	movs	r0, #34	@ 0x22
 80019e8:	e08c      	b.n	8001b04 <PE_Check_ControlMessage+0x1a0>
 80019ea:	68a1      	ldr	r1, [r4, #8]
 80019ec:	6ac8      	ldr	r0, [r1, #44]	@ 0x2c
 80019ee:	2800      	cmp	r0, #0
 80019f0:	d010      	beq.n	8001a14 <PE_Check_ControlMessage+0xb0>
 80019f2:	2111      	movs	r1, #17
 80019f4:	7721      	strb	r1, [r4, #28]
 80019f6:	209d      	movs	r0, #157	@ 0x9d
 80019f8:	e084      	b.n	8001b04 <PE_Check_ControlMessage+0x1a0>
 80019fa:	7c20      	ldrb	r0, [r4, #16]
 80019fc:	2123      	movs	r1, #35	@ 0x23
 80019fe:	f7fe fdaa 	bl	8000556 <USBPD_PE_Notification>
 8001a02:	6960      	ldr	r0, [r4, #20]
 8001a04:	f3c0 1082 	ubfx	r0, r0, #6, #3
 8001a08:	b108      	cbz	r0, 8001a0e <PE_Check_ControlMessage+0xaa>
 8001a0a:	200f      	movs	r0, #15
 8001a0c:	e07a      	b.n	8001b04 <PE_Check_ControlMessage+0x1a0>
 8001a0e:	68a1      	ldr	r1, [r4, #8]
 8001a10:	6b88      	ldr	r0, [r1, #56]	@ 0x38
 8001a12:	2800      	cmp	r0, #0
 8001a14:	d06f      	beq.n	8001af6 <PE_Check_ControlMessage+0x192>
 8001a16:	2010      	movs	r0, #16
 8001a18:	7720      	strb	r0, [r4, #28]
 8001a1a:	2193      	movs	r1, #147	@ 0x93
 8001a1c:	e075      	b.n	8001b0a <PE_Check_ControlMessage+0x1a6>
 8001a1e:	6860      	ldr	r0, [r4, #4]
 8001a20:	6801      	ldr	r1, [r0, #0]
 8001a22:	f3c1 2002 	ubfx	r0, r1, #8, #3
 8001a26:	2803      	cmp	r0, #3
 8001a28:	d165      	bne.n	8001af6 <PE_Check_ControlMessage+0x192>
 8001a2a:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8001a2e:	b110      	cbz	r0, 8001a36 <PE_Check_ControlMessage+0xd2>
 8001a30:	f000 f86d 	bl	8001b0e <.text_14>
 8001a34:	d05f      	beq.n	8001af6 <PE_Check_ControlMessage+0x192>
 8001a36:	211d      	movs	r1, #29
 8001a38:	7461      	strb	r1, [r4, #17]
 8001a3a:	2007      	movs	r0, #7
 8001a3c:	7720      	strb	r0, [r4, #28]
 8001a3e:	2106      	movs	r1, #6
 8001a40:	e052      	b.n	8001ae8 <PE_Check_ControlMessage+0x184>
 8001a42:	6820      	ldr	r0, [r4, #0]
 8001a44:	8901      	ldrh	r1, [r0, #8]
 8001a46:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 8001a4a:	2800      	cmp	r0, #0
 8001a4c:	d059      	beq.n	8001b02 <PE_Check_ControlMessage+0x19e>
 8001a4e:	f000 f867 	bl	8001b20 <.text_16>
 8001a52:	bf01      	itttt	eq
 8001a54:	6820      	ldreq	r0, [r4, #0]
 8001a56:	6841      	ldreq	r1, [r0, #4]
 8001a58:	f3c1 00c0 	ubfxeq	r0, r1, #3, #1
 8001a5c:	2800      	cmpeq	r0, #0
 8001a5e:	d050      	beq.n	8001b02 <PE_Check_ControlMessage+0x19e>
 8001a60:	2163      	movs	r1, #99	@ 0x63
 8001a62:	7461      	strb	r1, [r4, #17]
 8001a64:	200a      	movs	r0, #10
 8001a66:	7720      	strb	r0, [r4, #28]
 8001a68:	2146      	movs	r1, #70	@ 0x46
 8001a6a:	e03d      	b.n	8001ae8 <PE_Check_ControlMessage+0x184>
 8001a6c:	6860      	ldr	r0, [r4, #4]
 8001a6e:	6801      	ldr	r1, [r0, #0]
 8001a70:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8001a74:	b110      	cbz	r0, 8001a7c <PE_Check_ControlMessage+0x118>
 8001a76:	f000 f84a 	bl	8001b0e <.text_14>
 8001a7a:	d042      	beq.n	8001b02 <PE_Check_ControlMessage+0x19e>
 8001a7c:	2164      	movs	r1, #100	@ 0x64
 8001a7e:	7461      	strb	r1, [r4, #17]
 8001a80:	205f      	movs	r0, #95	@ 0x5f
 8001a82:	7720      	strb	r0, [r4, #28]
 8001a84:	2160      	movs	r1, #96	@ 0x60
 8001a86:	e02f      	b.n	8001ae8 <PE_Check_ControlMessage+0x184>
 8001a88:	6820      	ldr	r0, [r4, #0]
 8001a8a:	8901      	ldrh	r1, [r0, #8]
 8001a8c:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8001a90:	b318      	cbz	r0, 8001ada <PE_Check_ControlMessage+0x176>
 8001a92:	200b      	movs	r0, #11
 8001a94:	7720      	strb	r0, [r4, #28]
 8001a96:	214d      	movs	r1, #77	@ 0x4d
 8001a98:	f000 f83f 	bl	8001b1a <.text_15>
 8001a9c:	2030      	movs	r0, #48	@ 0x30
 8001a9e:	e031      	b.n	8001b04 <PE_Check_ControlMessage+0x1a0>
 8001aa0:	6820      	ldr	r0, [r4, #0]
 8001aa2:	8901      	ldrh	r1, [r0, #8]
 8001aa4:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8001aa8:	2800      	cmp	r0, #0
 8001aaa:	d02a      	beq.n	8001b02 <PE_Check_ControlMessage+0x19e>
 8001aac:	200b      	movs	r0, #11
 8001aae:	7720      	strb	r0, [r4, #28]
 8001ab0:	2149      	movs	r1, #73	@ 0x49
 8001ab2:	f000 f832 	bl	8001b1a <.text_15>
 8001ab6:	6860      	ldr	r0, [r4, #4]
 8001ab8:	6801      	ldr	r1, [r0, #0]
 8001aba:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8001abe:	b108      	cbz	r0, 8001ac4 <PE_Check_ControlMessage+0x160>
 8001ac0:	202d      	movs	r0, #45	@ 0x2d
 8001ac2:	e01f      	b.n	8001b04 <PE_Check_ControlMessage+0x1a0>
 8001ac4:	2111      	movs	r1, #17
 8001ac6:	e020      	b.n	8001b0a <PE_Check_ControlMessage+0x1a6>
 8001ac8:	6820      	ldr	r0, [r4, #0]
 8001aca:	8901      	ldrh	r1, [r0, #8]
 8001acc:	f3c1 10c0 	ubfx	r0, r1, #7, #1
 8001ad0:	b118      	cbz	r0, 8001ada <PE_Check_ControlMessage+0x176>
 8001ad2:	202f      	movs	r0, #47	@ 0x2f
 8001ad4:	e016      	b.n	8001b04 <PE_Check_ControlMessage+0x1a0>
 8001ad6:	2009      	movs	r0, #9
 8001ad8:	7720      	strb	r0, [r4, #28]
 8001ada:	2101      	movs	r1, #1
 8001adc:	e015      	b.n	8001b0a <PE_Check_ControlMessage+0x1a6>
 8001ade:	200f      	movs	r0, #15
 8001ae0:	7720      	strb	r0, [r4, #28]
 8001ae2:	214b      	movs	r1, #75	@ 0x4b
 8001ae4:	e011      	b.n	8001b0a <PE_Check_ControlMessage+0x1a6>
 8001ae6:	2159      	movs	r1, #89	@ 0x59
 8001ae8:	7c20      	ldrb	r0, [r4, #16]
 8001aea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001aee:	f7fe bd32 	b.w	8000556 <USBPD_PE_Notification>
 8001af2:	2011      	movs	r0, #17
 8001af4:	e006      	b.n	8001b04 <PE_Check_ControlMessage+0x1a0>
 8001af6:	6860      	ldr	r0, [r4, #4]
 8001af8:	7801      	ldrb	r1, [r0, #0]
 8001afa:	f001 0103 	and.w	r1, r1, #3
 8001afe:	2902      	cmp	r1, #2
 8001b00:	d102      	bne.n	8001b08 <PE_Check_ControlMessage+0x1a4>
 8001b02:	2001      	movs	r0, #1
 8001b04:	7460      	strb	r0, [r4, #17]
 8001b06:	bd10      	pop	{r4, pc}
 8001b08:	212a      	movs	r1, #42	@ 0x2a
 8001b0a:	7461      	strb	r1, [r4, #17]
 8001b0c:	bd10      	pop	{r4, pc}

08001b0e <.text_14>:
 8001b0e:	6820      	ldr	r0, [r4, #0]
 8001b10:	6841      	ldr	r1, [r0, #4]
 8001b12:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 8001b16:	2800      	cmp	r0, #0
 8001b18:	4770      	bx	lr

08001b1a <.text_15>:
 8001b1a:	7c20      	ldrb	r0, [r4, #16]
 8001b1c:	f7fe bd1b 	b.w	8000556 <USBPD_PE_Notification>

08001b20 <.text_16>:
 8001b20:	6860      	ldr	r0, [r4, #4]
 8001b22:	6801      	ldr	r1, [r0, #0]
 8001b24:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8001b28:	2800      	cmp	r0, #0
 8001b2a:	4770      	bx	lr

08001b2c <PE_Check_DataMessage>:
 8001b2c:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001b2e:	f000 f8a3 	bl	8001c78 <.text_18>
 8001b32:	2801      	cmp	r0, #1
 8001b34:	d02a      	beq.n	8001b8c <PE_Check_DataMessage+0x60>
 8001b36:	2802      	cmp	r0, #2
 8001b38:	d00c      	beq.n	8001b54 <PE_Check_DataMessage+0x28>
 8001b3a:	2803      	cmp	r0, #3
 8001b3c:	d03c      	beq.n	8001bb8 <PE_Check_DataMessage+0x8c>
 8001b3e:	2806      	cmp	r0, #6
 8001b40:	d07c      	beq.n	8001c3c <PE_Check_DataMessage+0x110>
 8001b42:	2807      	cmp	r0, #7
 8001b44:	f000 8089 	beq.w	8001c5a <PE_Check_DataMessage+0x12e>
 8001b48:	280a      	cmp	r0, #10
 8001b4a:	f000 808f 	beq.w	8001c6c <PE_Check_DataMessage+0x140>
 8001b4e:	280f      	cmp	r0, #15
 8001b50:	d070      	beq.n	8001c34 <PE_Check_DataMessage+0x108>
 8001b52:	e08e      	b.n	8001c72 <PE_Check_DataMessage+0x146>
 8001b54:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001b56:	7881      	ldrb	r1, [r0, #2]
 8001b58:	78c2      	ldrb	r2, [r0, #3]
 8001b5a:	eb01 2302 	add.w	r3, r1, r2, lsl #8
 8001b5e:	7901      	ldrb	r1, [r0, #4]
 8001b60:	7940      	ldrb	r0, [r0, #5]
 8001b62:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 8001b66:	eb03 6300 	add.w	r3, r3, r0, lsl #24
 8001b6a:	9300      	str	r3, [sp, #0]
 8001b6c:	f7ff ffd8 	bl	8001b20 <.text_16>
 8001b70:	d063      	beq.n	8001c3a <PE_Check_DataMessage+0x10e>
 8001b72:	68a5      	ldr	r5, [r4, #8]
 8001b74:	7c20      	ldrb	r0, [r4, #16]
 8001b76:	69ae      	ldr	r6, [r5, #24]
 8001b78:	2304      	movs	r3, #4
 8001b7a:	466a      	mov	r2, sp
 8001b7c:	2106      	movs	r1, #6
 8001b7e:	47b0      	blx	r6
 8001b80:	2001      	movs	r0, #1
 8001b82:	7720      	strb	r0, [r4, #28]
 8001b84:	2100      	movs	r1, #0
 8001b86:	84a1      	strh	r1, [r4, #36]	@ 0x24
 8001b88:	2009      	movs	r0, #9
 8001b8a:	e070      	b.n	8001c6e <PE_Check_DataMessage+0x142>
 8001b8c:	f7ff ffc8 	bl	8001b20 <.text_16>
 8001b90:	d171      	bne.n	8001c76 <PE_Check_DataMessage+0x14a>
 8001b92:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001b94:	f3c0 1181 	ubfx	r1, r0, #6, #2
 8001b98:	7c20      	ldrb	r0, [r4, #16]
 8001b9a:	f7ff f84c 	bl	8000c36 <PE_ExtRevisionInteroperability>
 8001b9e:	68a5      	ldr	r5, [r4, #8]
 8001ba0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001ba2:	69ae      	ldr	r6, [r5, #24]
 8001ba4:	f3c0 3302 	ubfx	r3, r0, #12, #3
 8001ba8:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001baa:	1c82      	adds	r2, r0, #2
 8001bac:	7c20      	ldrb	r0, [r4, #16]
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	2104      	movs	r1, #4
 8001bb2:	47b0      	blx	r6
 8001bb4:	2044      	movs	r0, #68	@ 0x44
 8001bb6:	e05a      	b.n	8001c6e <PE_Check_DataMessage+0x142>
 8001bb8:	2100      	movs	r1, #0
 8001bba:	9101      	str	r1, [sp, #4]
 8001bbc:	9100      	str	r1, [sp, #0]
 8001bbe:	466b      	mov	r3, sp
 8001bc0:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001bc2:	7881      	ldrb	r1, [r0, #2]
 8001bc4:	78c2      	ldrb	r2, [r0, #3]
 8001bc6:	68a6      	ldr	r6, [r4, #8]
 8001bc8:	6977      	ldr	r7, [r6, #20]
 8001bca:	eb01 2502 	add.w	r5, r1, r2, lsl #8
 8001bce:	7901      	ldrb	r1, [r0, #4]
 8001bd0:	7940      	ldrb	r0, [r0, #5]
 8001bd2:	eb05 4501 	add.w	r5, r5, r1, lsl #16
 8001bd6:	eb05 6500 	add.w	r5, r5, r0, lsl #24
 8001bda:	7c20      	ldrb	r0, [r4, #16]
 8001bdc:	aa01      	add	r2, sp, #4
 8001bde:	2103      	movs	r1, #3
 8001be0:	47b8      	blx	r7
 8001be2:	9800      	ldr	r0, [sp, #0]
 8001be4:	2104      	movs	r1, #4
 8001be6:	f7ff fbdf 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 8001bea:	2800      	cmp	r0, #0
 8001bec:	bf01      	itttt	eq
 8001bee:	6860      	ldreq	r0, [r4, #4]
 8001bf0:	6801      	ldreq	r1, [r0, #0]
 8001bf2:	f3c1 2002 	ubfxeq	r0, r1, #8, #3
 8001bf6:	2803      	cmpeq	r0, #3
 8001bf8:	d11a      	bne.n	8001c30 <PE_Check_DataMessage+0x104>
 8001bfa:	9801      	ldr	r0, [sp, #4]
 8001bfc:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001c00:	4288      	cmp	r0, r1
 8001c02:	d115      	bne.n	8001c30 <PE_Check_DataMessage+0x104>
 8001c04:	0f2d      	lsrs	r5, r5, #28
 8001c06:	2d05      	cmp	r5, #5
 8001c08:	d010      	beq.n	8001c2c <PE_Check_DataMessage+0x100>
 8001c0a:	2d08      	cmp	r5, #8
 8001c0c:	d00c      	beq.n	8001c28 <PE_Check_DataMessage+0xfc>
 8001c0e:	2d09      	cmp	r5, #9
 8001c10:	d004      	beq.n	8001c1c <PE_Check_DataMessage+0xf0>
 8001c12:	2d0a      	cmp	r5, #10
 8001c14:	d12f      	bne.n	8001c76 <PE_Check_DataMessage+0x14a>
 8001c16:	7c20      	ldrb	r0, [r4, #16]
 8001c18:	2166      	movs	r1, #102	@ 0x66
 8001c1a:	e001      	b.n	8001c20 <PE_Check_DataMessage+0xf4>
 8001c1c:	7c20      	ldrb	r0, [r4, #16]
 8001c1e:	2165      	movs	r1, #101	@ 0x65
 8001c20:	f7fe fc99 	bl	8000556 <USBPD_PE_Notification>
 8001c24:	2003      	movs	r0, #3
 8001c26:	e022      	b.n	8001c6e <PE_Check_DataMessage+0x142>
 8001c28:	2129      	movs	r1, #41	@ 0x29
 8001c2a:	e023      	b.n	8001c74 <PE_Check_DataMessage+0x148>
 8001c2c:	2027      	movs	r0, #39	@ 0x27
 8001c2e:	e01e      	b.n	8001c6e <PE_Check_DataMessage+0x142>
 8001c30:	2103      	movs	r1, #3
 8001c32:	e01f      	b.n	8001c74 <PE_Check_DataMessage+0x148>
 8001c34:	4620      	mov	r0, r4
 8001c36:	f003 f816 	bl	8004c66 <PE_Check_DataMessageVDM>
 8001c3a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001c3c:	6820      	ldr	r0, [r4, #0]
 8001c3e:	8901      	ldrh	r1, [r0, #8]
 8001c40:	f3c1 1000 	ubfx	r0, r1, #4, #1
 8001c44:	b180      	cbz	r0, 8001c68 <PE_Check_DataMessage+0x13c>
 8001c46:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001c48:	68a5      	ldr	r5, [r4, #8]
 8001c4a:	69ae      	ldr	r6, [r5, #24]
 8001c4c:	1c82      	adds	r2, r0, #2
 8001c4e:	7c20      	ldrb	r0, [r4, #16]
 8001c50:	2304      	movs	r3, #4
 8001c52:	210b      	movs	r1, #11
 8001c54:	47b0      	blx	r6
 8001c56:	202c      	movs	r0, #44	@ 0x2c
 8001c58:	e009      	b.n	8001c6e <PE_Check_DataMessage+0x142>
 8001c5a:	6820      	ldr	r0, [r4, #0]
 8001c5c:	8901      	ldrh	r1, [r0, #8]
 8001c5e:	f3c1 2000 	ubfx	r0, r1, #8, #1
 8001c62:	b108      	cbz	r0, 8001c68 <PE_Check_DataMessage+0x13c>
 8001c64:	203d      	movs	r0, #61	@ 0x3d
 8001c66:	e002      	b.n	8001c6e <PE_Check_DataMessage+0x142>
 8001c68:	2101      	movs	r1, #1
 8001c6a:	e003      	b.n	8001c74 <PE_Check_DataMessage+0x148>
 8001c6c:	2001      	movs	r0, #1
 8001c6e:	7460      	strb	r0, [r4, #17]
 8001c70:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001c72:	2111      	movs	r1, #17
 8001c74:	7461      	strb	r1, [r4, #17]
 8001c76:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08001c78 <.text_18>:
 8001c78:	4604      	mov	r4, r0
 8001c7a:	f894 0034 	ldrb.w	r0, [r4, #52]	@ 0x34
 8001c7e:	f000 001f 	and.w	r0, r0, #31
 8001c82:	4770      	bx	lr

08001c84 <PE_CheckSendMessageStatus>:
 8001c84:	b510      	push	{r4, lr}
 8001c86:	2410      	movs	r4, #16
 8001c88:	2b05      	cmp	r3, #5
 8001c8a:	d007      	beq.n	8001c9c <PE_CheckSendMessageStatus+0x18>
 8001c8c:	2b06      	cmp	r3, #6
 8001c8e:	d00c      	beq.n	8001caa <PE_CheckSendMessageStatus+0x26>
 8001c90:	2b07      	cmp	r3, #7
 8001c92:	d00f      	beq.n	8001cb4 <PE_CheckSendMessageStatus+0x30>
 8001c94:	2b09      	cmp	r3, #9
 8001c96:	bf08      	it	eq
 8001c98:	2409      	moveq	r4, #9
 8001c9a:	e027      	b.n	8001cec <PE_CheckSendMessageStatus+0x68>
 8001c9c:	9902      	ldr	r1, [sp, #8]
 8001c9e:	7441      	strb	r1, [r0, #17]
 8001ca0:	2400      	movs	r4, #0
 8001ca2:	6941      	ldr	r1, [r0, #20]
 8001ca4:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8001ca8:	e002      	b.n	8001cb0 <PE_CheckSendMessageStatus+0x2c>
 8001caa:	6941      	ldr	r1, [r0, #20]
 8001cac:	f441 5100 	orr.w	r1, r1, #8192	@ 0x2000
 8001cb0:	6141      	str	r1, [r0, #20]
 8001cb2:	e01b      	b.n	8001cec <PE_CheckSendMessageStatus+0x68>
 8001cb4:	b129      	cbz	r1, 8001cc2 <PE_CheckSendMessageStatus+0x3e>
 8001cb6:	2a01      	cmp	r2, #1
 8001cb8:	bf08      	it	eq
 8001cba:	2199      	moveq	r1, #153	@ 0x99
 8001cbc:	d015      	beq.n	8001cea <PE_CheckSendMessageStatus+0x66>
 8001cbe:	2407      	movs	r4, #7
 8001cc0:	e014      	b.n	8001cec <PE_CheckSendMessageStatus+0x68>
 8001cc2:	6841      	ldr	r1, [r0, #4]
 8001cc4:	680b      	ldr	r3, [r1, #0]
 8001cc6:	f3c3 2102 	ubfx	r1, r3, #8, #3
 8001cca:	2904      	cmp	r1, #4
 8001ccc:	d003      	beq.n	8001cd6 <PE_CheckSendMessageStatus+0x52>
 8001cce:	2a01      	cmp	r2, #1
 8001cd0:	d10a      	bne.n	8001ce8 <PE_CheckSendMessageStatus+0x64>
 8001cd2:	210f      	movs	r1, #15
 8001cd4:	e009      	b.n	8001cea <PE_CheckSendMessageStatus+0x66>
 8001cd6:	2a00      	cmp	r2, #0
 8001cd8:	d1fb      	bne.n	8001cd2 <PE_CheckSendMessageStatus+0x4e>
 8001cda:	6882      	ldr	r2, [r0, #8]
 8001cdc:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8001cde:	2900      	cmp	r1, #0
 8001ce0:	d0f7      	beq.n	8001cd2 <PE_CheckSendMessageStatus+0x4e>
 8001ce2:	2292      	movs	r2, #146	@ 0x92
 8001ce4:	7442      	strb	r2, [r0, #17]
 8001ce6:	e001      	b.n	8001cec <PE_CheckSendMessageStatus+0x68>
 8001ce8:	2111      	movs	r1, #17
 8001cea:	7441      	strb	r1, [r0, #17]
 8001cec:	4620      	mov	r0, r4
 8001cee:	bd10      	pop	{r4, pc}

08001cf0 <USBPD_PE_StateMachine_SNK>:
 8001cf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cf4:	4604      	mov	r4, r0
 8001cf6:	f8df 0c2c 	ldr.w	r0, [pc, #3116]	@ 8002924 <.text_22>
 8001cfa:	b08c      	sub	sp, #48	@ 0x30
 8001cfc:	4621      	mov	r1, r4
 8001cfe:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 8001d02:	7c68      	ldrb	r0, [r5, #17]
 8001d04:	2848      	cmp	r0, #72	@ 0x48
 8001d06:	d12c      	bne.n	8001d62 <USBPD_PE_StateMachine_SNK+0x72>
 8001d08:	4628      	mov	r0, r5
 8001d0a:	f7fe ff28 	bl	8000b5e <PE_Reset_ZI>
 8001d0e:	4628      	mov	r0, r5
 8001d10:	f7fe ff5f 	bl	8000bd2 <PE_Reset_Counter>
 8001d14:	6828      	ldr	r0, [r5, #0]
 8001d16:	7903      	ldrb	r3, [r0, #4]
 8001d18:	7c28      	ldrb	r0, [r5, #16]
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2100      	movs	r1, #0
 8001d22:	f003 f93e 	bl	8004fa2 <USBPD_PRL_SetHeader>
 8001d26:	6868      	ldr	r0, [r5, #4]
 8001d28:	6801      	ldr	r1, [r0, #0]
 8001d2a:	f021 0108 	bic.w	r1, r1, #8
 8001d2e:	6001      	str	r1, [r0, #0]
 8001d30:	6828      	ldr	r0, [r5, #0]
 8001d32:	6841      	ldr	r1, [r0, #4]
 8001d34:	6868      	ldr	r0, [r5, #4]
 8001d36:	6802      	ldr	r2, [r0, #0]
 8001d38:	f361 0201 	bfi	r2, r1, #0, #2
 8001d3c:	6002      	str	r2, [r0, #0]
 8001d3e:	2101      	movs	r1, #1
 8001d40:	7c28      	ldrb	r0, [r5, #16]
 8001d42:	f003 f985 	bl	8005050 <USBPD_PRL_SOPCapability>
 8001d46:	7c28      	ldrb	r0, [r5, #16]
 8001d48:	f003 fbf7 	bl	800553a <USBPD_PRL_Reset>
 8001d4c:	7ca9      	ldrb	r1, [r5, #18]
 8001d4e:	203e      	movs	r0, #62	@ 0x3e
 8001d50:	293e      	cmp	r1, #62	@ 0x3e
 8001d52:	7468      	strb	r0, [r5, #17]
 8001d54:	d005      	beq.n	8001d62 <USBPD_PE_StateMachine_SNK+0x72>
 8001d56:	74a8      	strb	r0, [r5, #18]
 8001d58:	f000 fd25 	bl	80027a6 <.text_12>
 8001d5c:	223e      	movs	r2, #62	@ 0x3e
 8001d5e:	2004      	movs	r0, #4
 8001d60:	47b8      	blx	r7
 8001d62:	6968      	ldr	r0, [r5, #20]
 8001d64:	f3c0 4080 	ubfx	r0, r0, #18, #1
 8001d68:	b130      	cbz	r0, 8001d78 <USBPD_PE_StateMachine_SNK+0x88>
 8001d6a:	6968      	ldr	r0, [r5, #20]
 8001d6c:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 8001d70:	6168      	str	r0, [r5, #20]
 8001d72:	2164      	movs	r1, #100	@ 0x64
 8001d74:	f000 fd3b 	bl	80027ee <.text_18>
 8001d78:	4628      	mov	r0, r5
 8001d7a:	f7fe fde3 	bl	8000944 <PE_Get_RxEvent>
 8001d7e:	2803      	cmp	r0, #3
 8001d80:	f88d 000c 	strb.w	r0, [sp, #12]
 8001d84:	d103      	bne.n	8001d8e <USBPD_PE_StateMachine_SNK+0x9e>
 8001d86:	2001      	movs	r0, #1
 8001d88:	b00d      	add	sp, #52	@ 0x34
 8001d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d8e:	f88d 400d 	strb.w	r4, [sp, #13]
 8001d92:	f44f 78fa 	mov.w	r8, #500	@ 0x1f4
 8001d96:	f248 19f4 	movw	r9, #33268	@ 0x81f4
 8001d9a:	f248 0b1b 	movw	fp, #32795	@ 0x801b
 8001d9e:	6868      	ldr	r0, [r5, #4]
 8001da0:	6801      	ldr	r1, [r0, #0]
 8001da2:	2402      	movs	r4, #2
 8001da4:	f3c1 3000 	ubfx	r0, r1, #12, #1
 8001da8:	2800      	cmp	r0, #0
 8001daa:	f000 8110 	beq.w	8001fce <USBPD_PE_StateMachine_SNK+0x2de>
 8001dae:	6968      	ldr	r0, [r5, #20]
 8001db0:	f105 0630 	add.w	r6, r5, #48	@ 0x30
 8001db4:	f3c0 4040 	ubfx	r0, r0, #17, #1
 8001db8:	b180      	cbz	r0, 8001ddc <USBPD_PE_StateMachine_SNK+0xec>
 8001dba:	20a7      	movs	r0, #167	@ 0xa7
 8001dbc:	6969      	ldr	r1, [r5, #20]
 8001dbe:	7468      	strb	r0, [r5, #17]
 8001dc0:	f421 3100 	bic.w	r1, r1, #131072	@ 0x20000
 8001dc4:	6169      	str	r1, [r5, #20]
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	70b0      	strb	r0, [r6, #2]
 8001dca:	7ca9      	ldrb	r1, [r5, #18]
 8001dcc:	29a7      	cmp	r1, #167	@ 0xa7
 8001dce:	d020      	beq.n	8001e12 <USBPD_PE_StateMachine_SNK+0x122>
 8001dd0:	20a7      	movs	r0, #167	@ 0xa7
 8001dd2:	f000 fcef 	bl	80027b4 <.text_13>
 8001dd6:	22a7      	movs	r2, #167	@ 0xa7
 8001dd8:	2004      	movs	r0, #4
 8001dda:	47e0      	blx	ip
 8001ddc:	78b0      	ldrb	r0, [r6, #2]
 8001dde:	280f      	cmp	r0, #15
 8001de0:	bf18      	it	ne
 8001de2:	2814      	cmpne	r0, #20
 8001de4:	d115      	bne.n	8001e12 <USBPD_PE_StateMachine_SNK+0x122>
 8001de6:	f000 fcce 	bl	8002786 <.text_9+0x2>
 8001dea:	d001      	beq.n	8001df0 <USBPD_PE_StateMachine_SNK+0x100>
 8001dec:	f000 fd06 	bl	80027fc <.text_20>
 8001df0:	78b2      	ldrb	r2, [r6, #2]
 8001df2:	746a      	strb	r2, [r5, #17]
 8001df4:	2000      	movs	r0, #0
 8001df6:	70b0      	strb	r0, [r6, #2]
 8001df8:	7ca9      	ldrb	r1, [r5, #18]
 8001dfa:	4291      	cmp	r1, r2
 8001dfc:	d009      	beq.n	8001e12 <USBPD_PE_StateMachine_SNK+0x122>
 8001dfe:	74aa      	strb	r2, [r5, #18]
 8001e00:	9000      	str	r0, [sp, #0]
 8001e02:	2300      	movs	r3, #0
 8001e04:	f8df 7b20 	ldr.w	r7, [pc, #2848]	@ 8002928 <.text_23>
 8001e08:	7c29      	ldrb	r1, [r5, #16]
 8001e0a:	f8d7 c000 	ldr.w	ip, [r7]
 8001e0e:	2004      	movs	r0, #4
 8001e10:	47e0      	blx	ip
 8001e12:	f000 fcb3 	bl	800277c <.text_8>
 8001e16:	d117      	bne.n	8001e48 <USBPD_PE_StateMachine_SNK+0x158>
 8001e18:	6868      	ldr	r0, [r5, #4]
 8001e1a:	6801      	ldr	r1, [r0, #0]
 8001e1c:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 8001e20:	88b1      	ldrh	r1, [r6, #4]
 8001e22:	f3c1 1140 	ubfx	r1, r1, #5, #1
 8001e26:	4288      	cmp	r0, r1
 8001e28:	d10e      	bne.n	8001e48 <USBPD_PE_StateMachine_SNK+0x158>
 8001e2a:	f000 fca3 	bl	8002774 <.text_7>
 8001e2e:	f000 fce8 	bl	8002802 <.text_20+0x6>
 8001e32:	7ca9      	ldrb	r1, [r5, #18]
 8001e34:	2092      	movs	r0, #146	@ 0x92
 8001e36:	2992      	cmp	r1, #146	@ 0x92
 8001e38:	7468      	strb	r0, [r5, #17]
 8001e3a:	f000 80d4 	beq.w	8001fe6 <USBPD_PE_StateMachine_SNK+0x2f6>
 8001e3e:	f000 fcb9 	bl	80027b4 <.text_13>
 8001e42:	2292      	movs	r2, #146	@ 0x92
 8001e44:	2004      	movs	r0, #4
 8001e46:	47e0      	blx	ip
 8001e48:	7c68      	ldrb	r0, [r5, #17]
 8001e4a:	0001      	movs	r1, r0
 8001e4c:	f205 275e 	addw	r7, r5, #606	@ 0x25e
 8001e50:	f24f 0a1f 	movw	sl, #61471	@ 0xf01f
 8001e54:	f000 80bf 	beq.w	8001fd6 <USBPD_PE_StateMachine_SNK+0x2e6>
 8001e58:	1e41      	subs	r1, r0, #1
 8001e5a:	d070      	beq.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001e5c:	1e89      	subs	r1, r1, #2
 8001e5e:	2901      	cmp	r1, #1
 8001e60:	f240 82aa 	bls.w	80023b8 <USBPD_PE_StateMachine_SNK+0x6c8>
 8001e64:	1e89      	subs	r1, r1, #2
 8001e66:	f000 81bb 	beq.w	80021e0 <USBPD_PE_StateMachine_SNK+0x4f0>
 8001e6a:	390a      	subs	r1, #10
 8001e6c:	f000 81bd 	beq.w	80021ea <USBPD_PE_StateMachine_SNK+0x4fa>
 8001e70:	1e49      	subs	r1, r1, #1
 8001e72:	f000 8242 	beq.w	80022fa <USBPD_PE_StateMachine_SNK+0x60a>
 8001e76:	1e49      	subs	r1, r1, #1
 8001e78:	f000 8248 	beq.w	800230c <USBPD_PE_StateMachine_SNK+0x61c>
 8001e7c:	1ec9      	subs	r1, r1, #3
 8001e7e:	f000 81e0 	beq.w	8002242 <USBPD_PE_StateMachine_SNK+0x552>
 8001e82:	1f09      	subs	r1, r1, #4
 8001e84:	2901      	cmp	r1, #1
 8001e86:	d95a      	bls.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001e88:	1e89      	subs	r1, r1, #2
 8001e8a:	f000 826e 	beq.w	800236a <USBPD_PE_StateMachine_SNK+0x67a>
 8001e8e:	1ec9      	subs	r1, r1, #3
 8001e90:	d055      	beq.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001e92:	1e49      	subs	r1, r1, #1
 8001e94:	f000 8333 	beq.w	80024fe <USBPD_PE_StateMachine_SNK+0x80e>
 8001e98:	1f09      	subs	r1, r1, #4
 8001e9a:	f000 829b 	beq.w	80023d4 <USBPD_PE_StateMachine_SNK+0x6e4>
 8001e9e:	1f49      	subs	r1, r1, #5
 8001ea0:	2902      	cmp	r1, #2
 8001ea2:	d94c      	bls.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001ea4:	1ec9      	subs	r1, r1, #3
 8001ea6:	f000 8280 	beq.w	80023aa <USBPD_PE_StateMachine_SNK+0x6ba>
 8001eaa:	1e49      	subs	r1, r1, #1
 8001eac:	f000 838f 	beq.w	80025ce <USBPD_PE_StateMachine_SNK+0x8de>
 8001eb0:	1e49      	subs	r1, r1, #1
 8001eb2:	d044      	beq.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001eb4:	1e89      	subs	r1, r1, #2
 8001eb6:	f000 83cd 	beq.w	8002654 <USBPD_PE_StateMachine_SNK+0x964>
 8001eba:	1e49      	subs	r1, r1, #1
 8001ebc:	2901      	cmp	r1, #1
 8001ebe:	d93e      	bls.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001ec0:	1e89      	subs	r1, r1, #2
 8001ec2:	d001      	beq.n	8001ec8 <USBPD_PE_StateMachine_SNK+0x1d8>
 8001ec4:	1e89      	subs	r1, r1, #2
 8001ec6:	2905      	cmp	r1, #5
 8001ec8:	f240 83f3 	bls.w	80026b2 <USBPD_PE_StateMachine_SNK+0x9c2>
 8001ecc:	1f89      	subs	r1, r1, #6
 8001ece:	f000 83ce 	beq.w	800266e <USBPD_PE_StateMachine_SNK+0x97e>
 8001ed2:	1e49      	subs	r1, r1, #1
 8001ed4:	2903      	cmp	r1, #3
 8001ed6:	d932      	bls.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001ed8:	1f09      	subs	r1, r1, #4
 8001eda:	f000 808d 	beq.w	8001ff8 <USBPD_PE_StateMachine_SNK+0x308>
 8001ede:	1e89      	subs	r1, r1, #2
 8001ee0:	f000 81da 	beq.w	8002298 <USBPD_PE_StateMachine_SNK+0x5a8>
 8001ee4:	1ec9      	subs	r1, r1, #3
 8001ee6:	f000 80a0 	beq.w	800202a <USBPD_PE_StateMachine_SNK+0x33a>
 8001eea:	1e49      	subs	r1, r1, #1
 8001eec:	f000 80d7 	beq.w	800209e <USBPD_PE_StateMachine_SNK+0x3ae>
 8001ef0:	1e49      	subs	r1, r1, #1
 8001ef2:	f000 80e3 	beq.w	80020bc <USBPD_PE_StateMachine_SNK+0x3cc>
 8001ef6:	1e49      	subs	r1, r1, #1
 8001ef8:	f000 80fb 	beq.w	80020f2 <USBPD_PE_StateMachine_SNK+0x402>
 8001efc:	1e49      	subs	r1, r1, #1
 8001efe:	f000 8146 	beq.w	800218e <USBPD_PE_StateMachine_SNK+0x49e>
 8001f02:	1e89      	subs	r1, r1, #2
 8001f04:	d0ac      	beq.n	8001e60 <USBPD_PE_StateMachine_SNK+0x170>
 8001f06:	1e89      	subs	r1, r1, #2
 8001f08:	d019      	beq.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001f0a:	1e49      	subs	r1, r1, #1
 8001f0c:	f000 8343 	beq.w	8002596 <USBPD_PE_StateMachine_SNK+0x8a6>
 8001f10:	1f09      	subs	r1, r1, #4
 8001f12:	f000 8212 	beq.w	800233a <USBPD_PE_StateMachine_SNK+0x64a>
 8001f16:	1ec9      	subs	r1, r1, #3
 8001f18:	f000 82b2 	beq.w	8002480 <USBPD_PE_StateMachine_SNK+0x790>
 8001f1c:	1f49      	subs	r1, r1, #5
 8001f1e:	f000 82fb 	beq.w	8002518 <USBPD_PE_StateMachine_SNK+0x828>
 8001f22:	1e49      	subs	r1, r1, #1
 8001f24:	f000 8283 	beq.w	800242e <USBPD_PE_StateMachine_SNK+0x73e>
 8001f28:	3909      	subs	r1, #9
 8001f2a:	2902      	cmp	r1, #2
 8001f2c:	d907      	bls.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001f2e:	1ec9      	subs	r1, r1, #3
 8001f30:	f000 835e 	beq.w	80025f0 <USBPD_PE_StateMachine_SNK+0x900>
 8001f34:	1e49      	subs	r1, r1, #1
 8001f36:	f000 836b 	beq.w	8002610 <USBPD_PE_StateMachine_SNK+0x920>
 8001f3a:	1e49      	subs	r1, r1, #1
 8001f3c:	2901      	cmp	r1, #1
 8001f3e:	f240 83bc 	bls.w	80026ba <USBPD_PE_StateMachine_SNK+0x9ca>
 8001f42:	390d      	subs	r1, #13
 8001f44:	d0fb      	beq.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001f46:	3912      	subs	r1, #18
 8001f48:	f000 83cc 	beq.w	80026e4 <USBPD_PE_StateMachine_SNK+0x9f4>
 8001f4c:	390c      	subs	r1, #12
 8001f4e:	d04a      	beq.n	8001fe6 <USBPD_PE_StateMachine_SNK+0x2f6>
 8001f50:	1e49      	subs	r1, r1, #1
 8001f52:	2902      	cmp	r1, #2
 8001f54:	d9f3      	bls.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001f56:	1f49      	subs	r1, r1, #5
 8001f58:	f000 8213 	beq.w	8002382 <USBPD_PE_StateMachine_SNK+0x692>
 8001f5c:	1e49      	subs	r1, r1, #1
 8001f5e:	d0ee      	beq.n	8001f3e <USBPD_PE_StateMachine_SNK+0x24e>
 8001f60:	1e49      	subs	r1, r1, #1
 8001f62:	f000 813d 	beq.w	80021e0 <USBPD_PE_StateMachine_SNK+0x4f0>
 8001f66:	1e49      	subs	r1, r1, #1
 8001f68:	f000 817d 	beq.w	8002266 <USBPD_PE_StateMachine_SNK+0x576>
 8001f6c:	1e49      	subs	r1, r1, #1
 8001f6e:	2908      	cmp	r1, #8
 8001f70:	f240 83a8 	bls.w	80026c4 <USBPD_PE_StateMachine_SNK+0x9d4>
 8001f74:	390b      	subs	r1, #11
 8001f76:	f000 83bb 	beq.w	80026f0 <USBPD_PE_StateMachine_SNK+0xa00>
 8001f7a:	a903      	add	r1, sp, #12
 8001f7c:	4628      	mov	r0, r5
 8001f7e:	f002 f859 	bl	8004034 <PE_StateMachine_VDM>
 8001f82:	4604      	mov	r4, r0
 8001f84:	7c6a      	ldrb	r2, [r5, #17]
 8001f86:	7ca8      	ldrb	r0, [r5, #18]
 8001f88:	4290      	cmp	r0, r2
 8001f8a:	d004      	beq.n	8001f96 <USBPD_PE_StateMachine_SNK+0x2a6>
 8001f8c:	74aa      	strb	r2, [r5, #18]
 8001f8e:	f000 fc0a 	bl	80027a6 <.text_12>
 8001f92:	2004      	movs	r0, #4
 8001f94:	47b8      	blx	r7
 8001f96:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8001f9a:	f8df 698c 	ldr.w	r6, [pc, #2444]	@ 8002928 <.text_23>
 8001f9e:	2814      	cmp	r0, #20
 8001fa0:	f000 83b1 	beq.w	8002706 <USBPD_PE_StateMachine_SNK+0xa16>
 8001fa4:	4628      	mov	r0, r5
 8001fa6:	f7fe fd42 	bl	8000a2e <PE_Check_AMSConflict>
 8001faa:	2815      	cmp	r0, #21
 8001fac:	d104      	bne.n	8001fb8 <USBPD_PE_StateMachine_SNK+0x2c8>
 8001fae:	f000 fbea 	bl	8002786 <.text_9+0x2>
 8001fb2:	d001      	beq.n	8001fb8 <USBPD_PE_StateMachine_SNK+0x2c8>
 8001fb4:	f000 fc22 	bl	80027fc <.text_20>
 8001fb8:	7c6a      	ldrb	r2, [r5, #17]
 8001fba:	7ca8      	ldrb	r0, [r5, #18]
 8001fbc:	4290      	cmp	r0, r2
 8001fbe:	d004      	beq.n	8001fca <USBPD_PE_StateMachine_SNK+0x2da>
 8001fc0:	74aa      	strb	r2, [r5, #18]
 8001fc2:	f000 fbea 	bl	800279a <.text_11>
 8001fc6:	2004      	movs	r0, #4
 8001fc8:	47a0      	blx	r4
 8001fca:	2400      	movs	r4, #0
 8001fcc:	e3b7      	b.n	800273e <USBPD_PE_StateMachine_SNK+0xa4e>
 8001fce:	f04f 34ff 	mov.w	r4, #4294967295
 8001fd2:	4620      	mov	r0, r4
 8001fd4:	e6d8      	b.n	8001d88 <USBPD_PE_StateMachine_SNK+0x98>
 8001fd6:	f000 fbfc 	bl	80027d2 <.text_15>
 8001fda:	215f      	movs	r1, #95	@ 0x5f
 8001fdc:	f000 fc07 	bl	80027ee <.text_18>
 8001fe0:	f04f 34ff 	mov.w	r4, #4294967295
 8001fe4:	e7ce      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 8001fe6:	f000 fbf4 	bl	80027d2 <.text_15>
 8001fea:	68a8      	ldr	r0, [r5, #8]
 8001fec:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8001fee:	2900      	cmp	r1, #0
 8001ff0:	d0f6      	beq.n	8001fe0 <USBPD_PE_StateMachine_SNK+0x2f0>
 8001ff2:	7c28      	ldrb	r0, [r5, #16]
 8001ff4:	4788      	blx	r1
 8001ff6:	e7f3      	b.n	8001fe0 <USBPD_PE_StateMachine_SNK+0x2f0>
 8001ff8:	6868      	ldr	r0, [r5, #4]
 8001ffa:	6801      	ldr	r1, [r0, #0]
 8001ffc:	f3c1 3000 	ubfx	r0, r1, #12, #1
 8002000:	2800      	cmp	r0, #0
 8002002:	d0bf      	beq.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 8002004:	f001 0203 	and.w	r2, r1, #3
 8002008:	6868      	ldr	r0, [r5, #4]
 800200a:	2a01      	cmp	r2, #1
 800200c:	bf0c      	ite	eq
 800200e:	2200      	moveq	r2, #0
 8002010:	2220      	movne	r2, #32
 8002012:	f021 0120 	bic.w	r1, r1, #32
 8002016:	4311      	orrs	r1, r2
 8002018:	6001      	str	r1, [r0, #0]
 800201a:	2001      	movs	r0, #1
 800201c:	7728      	strb	r0, [r5, #28]
 800201e:	f8a5 901e 	strh.w	r9, [r5, #30]
 8002022:	4644      	mov	r4, r8
 8002024:	2143      	movs	r1, #67	@ 0x43
 8002026:	7469      	strb	r1, [r5, #17]
 8002028:	e7ac      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 800202a:	f000 fba7 	bl	800277c <.text_8>
 800202e:	d12f      	bne.n	8002090 <USBPD_PE_StateMachine_SNK+0x3a0>
 8002030:	88b1      	ldrh	r1, [r6, #4]
 8002032:	0bc8      	lsrs	r0, r1, #15
 8002034:	d128      	bne.n	8002088 <USBPD_PE_StateMachine_SNK+0x398>
 8002036:	f3c1 3002 	ubfx	r0, r1, #12, #3
 800203a:	b328      	cbz	r0, 8002088 <USBPD_PE_StateMachine_SNK+0x398>
 800203c:	4608      	mov	r0, r1
 800203e:	f000 011f 	and.w	r1, r0, #31
 8002042:	2901      	cmp	r1, #1
 8002044:	d120      	bne.n	8002088 <USBPD_PE_StateMachine_SNK+0x398>
 8002046:	2200      	movs	r2, #0
 8002048:	70ba      	strb	r2, [r7, #2]
 800204a:	6969      	ldr	r1, [r5, #20]
 800204c:	f041 0104 	orr.w	r1, r1, #4
 8002050:	6169      	str	r1, [r5, #20]
 8002052:	f3c0 1181 	ubfx	r1, r0, #6, #2
 8002056:	f89d 000d 	ldrb.w	r0, [sp, #13]
 800205a:	f7fe fdec 	bl	8000c36 <PE_ExtRevisionInteroperability>
 800205e:	88b0      	ldrh	r0, [r6, #4]
 8002060:	f3c0 3302 	ubfx	r3, r0, #12, #3
 8002064:	68b0      	ldr	r0, [r6, #8]
 8002066:	68ae      	ldr	r6, [r5, #8]
 8002068:	69b7      	ldr	r7, [r6, #24]
 800206a:	1c82      	adds	r2, r0, #2
 800206c:	7c28      	ldrb	r0, [r5, #16]
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	2104      	movs	r1, #4
 8002072:	47b8      	blx	r7
 8002074:	2001      	movs	r0, #1
 8002076:	7728      	strb	r0, [r5, #28]
 8002078:	f000 fbab 	bl	80027d2 <.text_15>
 800207c:	2044      	movs	r0, #68	@ 0x44
 800207e:	7468      	strb	r0, [r5, #17]
 8002080:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8002084:	2914      	cmp	r1, #20
 8002086:	d003      	beq.n	8002090 <USBPD_PE_StateMachine_SNK+0x3a0>
 8002088:	f000 fb74 	bl	8002774 <.text_7>
 800208c:	f000 fbb9 	bl	8002802 <.text_20+0x6>
 8002090:	f000 fb6c 	bl	800276c <.text_6>
 8002094:	d102      	bne.n	800209c <USBPD_PE_StateMachine_SNK+0x3ac>
 8002096:	210f      	movs	r1, #15
 8002098:	7469      	strb	r1, [r5, #17]
 800209a:	2400      	movs	r4, #0
 800209c:	e772      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 800209e:	68ab      	ldr	r3, [r5, #8]
 80020a0:	7c28      	ldrb	r0, [r5, #16]
 80020a2:	6a1c      	ldr	r4, [r3, #32]
 80020a4:	466a      	mov	r2, sp
 80020a6:	f105 0118 	add.w	r1, r5, #24
 80020aa:	47a0      	blx	r4
 80020ac:	9800      	ldr	r0, [sp, #0]
 80020ae:	6969      	ldr	r1, [r5, #20]
 80020b0:	f360 01c4 	bfi	r1, r0, #3, #2
 80020b4:	2045      	movs	r0, #69	@ 0x45
 80020b6:	6169      	str	r1, [r5, #20]
 80020b8:	7468      	strb	r0, [r5, #17]
 80020ba:	e7ee      	b.n	800209a <USBPD_PE_StateMachine_SNK+0x3aa>
 80020bc:	6968      	ldr	r0, [r5, #20]
 80020be:	f3c0 30c0 	ubfx	r0, r0, #15, #1
 80020c2:	b100      	cbz	r0, 80020c6 <USBPD_PE_StateMachine_SNK+0x3d6>
 80020c4:	2002      	movs	r0, #2
 80020c6:	9002      	str	r0, [sp, #8]
 80020c8:	2101      	movs	r1, #1
 80020ca:	2046      	movs	r0, #70	@ 0x46
 80020cc:	9001      	str	r0, [sp, #4]
 80020ce:	9100      	str	r1, [sp, #0]
 80020d0:	f105 0318 	add.w	r3, r5, #24
 80020d4:	2202      	movs	r2, #2
 80020d6:	2100      	movs	r1, #0
 80020d8:	4628      	mov	r0, r5
 80020da:	f7ff f9f2 	bl	80014c2 <PE_Send_DataMessage>
 80020de:	2800      	cmp	r0, #0
 80020e0:	d106      	bne.n	80020f0 <USBPD_PE_StateMachine_SNK+0x400>
 80020e2:	6968      	ldr	r0, [r5, #20]
 80020e4:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 80020e8:	6168      	str	r0, [r5, #20]
 80020ea:	f8a5 b01e 	strh.w	fp, [r5, #30]
 80020ee:	241b      	movs	r4, #27
 80020f0:	e748      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 80020f2:	f000 fb43 	bl	800277c <.text_8>
 80020f6:	bf04      	itt	eq
 80020f8:	88b0      	ldrheq	r0, [r6, #4]
 80020fa:	f410 4f70 	tsteq.w	r0, #61440	@ 0xf000
 80020fe:	d142      	bne.n	8002186 <USBPD_PE_StateMachine_SNK+0x496>
 8002100:	f000 001f 	and.w	r0, r0, #31
 8002104:	2802      	cmp	r0, #2
 8002106:	bf18      	it	ne
 8002108:	2803      	cmpne	r0, #3
 800210a:	d019      	beq.n	8002140 <USBPD_PE_StateMachine_SNK+0x450>
 800210c:	2804      	cmp	r0, #4
 800210e:	bf18      	it	ne
 8002110:	280c      	cmpne	r0, #12
 8002112:	d124      	bne.n	800215e <USBPD_PE_StateMachine_SNK+0x46e>
 8002114:	6868      	ldr	r0, [r5, #4]
 8002116:	6801      	ldr	r1, [r0, #0]
 8002118:	f3c1 2002 	ubfx	r0, r1, #8, #3
 800211c:	2803      	cmp	r0, #3
 800211e:	d005      	beq.n	800212c <USBPD_PE_StateMachine_SNK+0x43c>
 8002120:	2043      	movs	r0, #67	@ 0x43
 8002122:	7468      	strb	r0, [r5, #17]
 8002124:	f8a5 901e 	strh.w	r9, [r5, #30]
 8002128:	4644      	mov	r4, r8
 800212a:	e014      	b.n	8002156 <USBPD_PE_StateMachine_SNK+0x466>
 800212c:	7930      	ldrb	r0, [r6, #4]
 800212e:	f000 001f 	and.w	r0, r0, #31
 8002132:	280c      	cmp	r0, #12
 8002134:	bf0c      	ite	eq
 8002136:	2049      	moveq	r0, #73	@ 0x49
 8002138:	2003      	movne	r0, #3
 800213a:	7468      	strb	r0, [r5, #17]
 800213c:	2400      	movs	r4, #0
 800213e:	e00a      	b.n	8002156 <USBPD_PE_StateMachine_SNK+0x466>
 8002140:	f8a5 901e 	strh.w	r9, [r5, #30]
 8002144:	f000 fb4f 	bl	80027e6 <.text_17>
 8002148:	2047      	movs	r0, #71	@ 0x47
 800214a:	7468      	strb	r0, [r5, #17]
 800214c:	4644      	mov	r4, r8
 800214e:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8002152:	2914      	cmp	r1, #20
 8002154:	d003      	beq.n	800215e <USBPD_PE_StateMachine_SNK+0x46e>
 8002156:	f000 fb0d 	bl	8002774 <.text_7>
 800215a:	f000 fb52 	bl	8002802 <.text_20+0x6>
 800215e:	7930      	ldrb	r0, [r6, #4]
 8002160:	f000 001f 	and.w	r0, r0, #31
 8002164:	2802      	cmp	r0, #2
 8002166:	d009      	beq.n	800217c <USBPD_PE_StateMachine_SNK+0x48c>
 8002168:	2803      	cmp	r0, #3
 800216a:	d009      	beq.n	8002180 <USBPD_PE_StateMachine_SNK+0x490>
 800216c:	2804      	cmp	r0, #4
 800216e:	d003      	beq.n	8002178 <USBPD_PE_StateMachine_SNK+0x488>
 8002170:	280c      	cmp	r0, #12
 8002172:	d108      	bne.n	8002186 <USBPD_PE_StateMachine_SNK+0x496>
 8002174:	2103      	movs	r1, #3
 8002176:	e004      	b.n	8002182 <USBPD_PE_StateMachine_SNK+0x492>
 8002178:	2102      	movs	r1, #2
 800217a:	e002      	b.n	8002182 <USBPD_PE_StateMachine_SNK+0x492>
 800217c:	2104      	movs	r1, #4
 800217e:	e000      	b.n	8002182 <USBPD_PE_StateMachine_SNK+0x492>
 8002180:	2101      	movs	r1, #1
 8002182:	f000 fb34 	bl	80027ee <.text_18>
 8002186:	f000 faf1 	bl	800276c <.text_6>
 800218a:	d1b1      	bne.n	80020f0 <USBPD_PE_StateMachine_SNK+0x400>
 800218c:	e783      	b.n	8002096 <USBPD_PE_StateMachine_SNK+0x3a6>
 800218e:	f000 faf5 	bl	800277c <.text_8>
 8002192:	bf02      	ittt	eq
 8002194:	88b0      	ldrheq	r0, [r6, #4]
 8002196:	ea0a 0000 	andeq.w	r0, sl, r0
 800219a:	2806      	cmpeq	r0, #6
 800219c:	d1f3      	bne.n	8002186 <USBPD_PE_StateMachine_SNK+0x496>
 800219e:	f000 fb2d 	bl	80027fc <.text_20>
 80021a2:	2103      	movs	r1, #3
 80021a4:	f000 fb20 	bl	80027e8 <.text_17+0x2>
 80021a8:	7c28      	ldrb	r0, [r5, #16]
 80021aa:	2110      	movs	r1, #16
 80021ac:	f7fe f9d3 	bl	8000556 <USBPD_PE_Notification>
 80021b0:	f000 fb09 	bl	80027c6 <.text_14>
 80021b4:	bf1a      	itte	ne
 80021b6:	6828      	ldrne	r0, [r5, #0]
 80021b8:	6801      	ldrne	r1, [r0, #0]
 80021ba:	2101      	moveq	r1, #1
 80021bc:	f89d 000d 	ldrb.w	r0, [sp, #13]
 80021c0:	f002 ff46 	bl	8005050 <USBPD_PRL_SOPCapability>
 80021c4:	2000      	movs	r0, #0
 80021c6:	84a8      	strh	r0, [r5, #36]	@ 0x24
 80021c8:	6968      	ldr	r0, [r5, #20]
 80021ca:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 80021ce:	2803      	cmp	r0, #3
 80021d0:	bf04      	itt	eq
 80021d2:	f24a 3028 	movweq	r0, #41768	@ 0xa328
 80021d6:	84a8      	strheq	r0, [r5, #36]	@ 0x24
 80021d8:	2103      	movs	r1, #3
 80021da:	7469      	strb	r1, [r5, #17]
 80021dc:	2400      	movs	r4, #0
 80021de:	e7d2      	b.n	8002186 <USBPD_PE_StateMachine_SNK+0x496>
 80021e0:	a903      	add	r1, sp, #12
 80021e2:	4628      	mov	r0, r5
 80021e4:	f001 fadc 	bl	80037a0 <PE_StateMachine_VDMCable>
 80021e8:	e6cb      	b.n	8001f82 <USBPD_PE_StateMachine_SNK+0x292>
 80021ea:	f000 faec 	bl	80027c6 <.text_14>
 80021ee:	bf1e      	ittt	ne
 80021f0:	68a8      	ldrne	r0, [r5, #8]
 80021f2:	6b02      	ldrne	r2, [r0, #48]	@ 0x30
 80021f4:	2a00      	cmpne	r2, #0
 80021f6:	d002      	beq.n	80021fe <USBPD_PE_StateMachine_SNK+0x50e>
 80021f8:	7c28      	ldrb	r0, [r5, #16]
 80021fa:	2100      	movs	r1, #0
 80021fc:	4790      	blx	r2
 80021fe:	f000 fae8 	bl	80027d2 <.text_15>
 8002202:	4628      	mov	r0, r5
 8002204:	2101      	movs	r1, #1
 8002206:	f7ff f88d 	bl	8001324 <PE_SetPowerNegotiation>
 800220a:	78b8      	ldrb	r0, [r7, #2]
 800220c:	2803      	cmp	r0, #3
 800220e:	d30a      	bcc.n	8002226 <USBPD_PE_StateMachine_SNK+0x536>
 8002210:	6968      	ldr	r0, [r5, #20]
 8002212:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8002216:	2800      	cmp	r0, #0
 8002218:	bf1e      	ittt	ne
 800221a:	68a9      	ldrne	r1, [r5, #8]
 800221c:	6b48      	ldrne	r0, [r1, #52]	@ 0x34
 800221e:	2800      	cmpne	r0, #0
 8002220:	d166      	bne.n	80022f0 <USBPD_PE_StateMachine_SNK+0x600>
 8002222:	2100      	movs	r1, #0
 8002224:	e6ff      	b.n	8002026 <USBPD_PE_StateMachine_SNK+0x336>
 8002226:	1c40      	adds	r0, r0, #1
 8002228:	70b8      	strb	r0, [r7, #2]
 800222a:	2105      	movs	r1, #5
 800222c:	4628      	mov	r0, r5
 800222e:	f7fe fb61 	bl	80008f4 <PE_Send_RESET>
 8002232:	f248 30e8 	movw	r0, #33768	@ 0x83e8
 8002236:	83e8      	strh	r0, [r5, #30]
 8002238:	2201      	movs	r2, #1
 800223a:	f000 fad0 	bl	80027de <.text_16>
 800223e:	209b      	movs	r0, #155	@ 0x9b
 8002240:	e73a      	b.n	80020b8 <USBPD_PE_StateMachine_SNK+0x3c8>
 8002242:	f000 fac0 	bl	80027c6 <.text_14>
 8002246:	bf1e      	ittt	ne
 8002248:	68a8      	ldrne	r0, [r5, #8]
 800224a:	6b02      	ldrne	r2, [r0, #48]	@ 0x30
 800224c:	2a00      	cmpne	r2, #0
 800224e:	d002      	beq.n	8002256 <USBPD_PE_StateMachine_SNK+0x566>
 8002250:	7c28      	ldrb	r0, [r5, #16]
 8002252:	2100      	movs	r1, #0
 8002254:	4790      	blx	r2
 8002256:	2200      	movs	r2, #0
 8002258:	f000 fac1 	bl	80027de <.text_16>
 800225c:	f248 30e8 	movw	r0, #33768	@ 0x83e8
 8002260:	83e8      	strh	r0, [r5, #30]
 8002262:	219b      	movs	r1, #155	@ 0x9b
 8002264:	e718      	b.n	8002098 <USBPD_PE_StateMachine_SNK+0x3a8>
 8002266:	68aa      	ldr	r2, [r5, #8]
 8002268:	f89d 000d 	ldrb.w	r0, [sp, #13]
 800226c:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800226e:	4798      	blx	r3
 8002270:	2801      	cmp	r0, #1
 8002272:	d10d      	bne.n	8002290 <USBPD_PE_StateMachine_SNK+0x5a0>
 8002274:	f648 00e3 	movw	r0, #35043	@ 0x88e3
 8002278:	83e8      	strh	r0, [r5, #30]
 800227a:	2169      	movs	r1, #105	@ 0x69
 800227c:	f89d 000d 	ldrb.w	r0, [sp, #13]
 8002280:	f7fe f969 	bl	8000556 <USBPD_PE_Notification>
 8002284:	2040      	movs	r0, #64	@ 0x40
 8002286:	7468      	strb	r0, [r5, #17]
 8002288:	2113      	movs	r1, #19
 800228a:	f000 fab0 	bl	80027ee <.text_18>
 800228e:	2400      	movs	r4, #0
 8002290:	f000 fa6c 	bl	800276c <.text_6>
 8002294:	d150      	bne.n	8002338 <USBPD_PE_StateMachine_SNK+0x648>
 8002296:	e01b      	b.n	80022d0 <USBPD_PE_StateMachine_SNK+0x5e0>
 8002298:	68aa      	ldr	r2, [r5, #8]
 800229a:	f89d 000d 	ldrb.w	r0, [sp, #13]
 800229e:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80022a0:	2101      	movs	r1, #1
 80022a2:	4798      	blx	r3
 80022a4:	2801      	cmp	r0, #1
 80022a6:	d110      	bne.n	80022ca <USBPD_PE_StateMachine_SNK+0x5da>
 80022a8:	4628      	mov	r0, r5
 80022aa:	f7fe fc22 	bl	8000af2 <PE_Reset_HardReset>
 80022ae:	2205      	movs	r2, #5
 80022b0:	2100      	movs	r1, #0
 80022b2:	f000 fa95 	bl	80027e0 <.text_16+0x2>
 80022b6:	f89d 000d 	ldrb.w	r0, [sp, #13]
 80022ba:	2168      	movs	r1, #104	@ 0x68
 80022bc:	f7fe f94b 	bl	8000556 <USBPD_PE_Notification>
 80022c0:	f8a5 901e 	strh.w	r9, [r5, #30]
 80022c4:	2043      	movs	r0, #67	@ 0x43
 80022c6:	4644      	mov	r4, r8
 80022c8:	7468      	strb	r0, [r5, #17]
 80022ca:	f000 fa4f 	bl	800276c <.text_6>
 80022ce:	d133      	bne.n	8002338 <USBPD_PE_StateMachine_SNK+0x648>
 80022d0:	2206      	movs	r2, #6
 80022d2:	2100      	movs	r1, #0
 80022d4:	f000 fa84 	bl	80027e0 <.text_16+0x2>
 80022d8:	78b8      	ldrb	r0, [r7, #2]
 80022da:	2803      	cmp	r0, #3
 80022dc:	f4ff aedb 	bcc.w	8002096 <USBPD_PE_StateMachine_SNK+0x3a6>
 80022e0:	6968      	ldr	r0, [r5, #20]
 80022e2:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80022e6:	2800      	cmp	r0, #0
 80022e8:	bf1e      	ittt	ne
 80022ea:	68a9      	ldrne	r1, [r5, #8]
 80022ec:	6b48      	ldrne	r0, [r1, #52]	@ 0x34
 80022ee:	2800      	cmpne	r0, #0
 80022f0:	f040 80c4 	bne.w	800247c <USBPD_PE_StateMachine_SNK+0x78c>
 80022f4:	2100      	movs	r1, #0
 80022f6:	7469      	strb	r1, [r5, #17]
 80022f8:	e6cf      	b.n	800209a <USBPD_PE_StateMachine_SNK+0x3aa>
 80022fa:	2000      	movs	r0, #0
 80022fc:	9000      	str	r0, [sp, #0]
 80022fe:	2303      	movs	r3, #3
 8002300:	2203      	movs	r2, #3
 8002302:	f000 fa78 	bl	80027f6 <.text_19+0x2>
 8002306:	2800      	cmp	r0, #0
 8002308:	d116      	bne.n	8002338 <USBPD_PE_StateMachine_SNK+0x648>
 800230a:	e686      	b.n	800201a <USBPD_PE_StateMachine_SNK+0x32a>
 800230c:	6868      	ldr	r0, [r5, #4]
 800230e:	6801      	ldr	r1, [r0, #0]
 8002310:	f3c1 2002 	ubfx	r0, r1, #8, #3
 8002314:	2804      	cmp	r0, #4
 8002316:	f43f aebe 	beq.w	8002096 <USBPD_PE_StateMachine_SNK+0x3a6>
 800231a:	2000      	movs	r0, #0
 800231c:	9000      	str	r0, [sp, #0]
 800231e:	2350      	movs	r3, #80	@ 0x50
 8002320:	7871      	ldrb	r1, [r6, #1]
 8002322:	220d      	movs	r2, #13
 8002324:	f000 fa67 	bl	80027f6 <.text_19+0x2>
 8002328:	2800      	cmp	r0, #0
 800232a:	d105      	bne.n	8002338 <USBPD_PE_StateMachine_SNK+0x648>
 800232c:	2003      	movs	r0, #3
 800232e:	f000 fa18 	bl	8002762 <.text_5>
 8002332:	2130      	movs	r1, #48	@ 0x30
 8002334:	f000 fa5b 	bl	80027ee <.text_18>
 8002338:	e624      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 800233a:	f000 fa24 	bl	8002786 <.text_9+0x2>
 800233e:	d013      	beq.n	8002368 <USBPD_PE_StateMachine_SNK+0x678>
 8002340:	7831      	ldrb	r1, [r6, #0]
 8002342:	7870      	ldrb	r0, [r6, #1]
 8002344:	4281      	cmp	r1, r0
 8002346:	bf02      	ittt	eq
 8002348:	88b1      	ldrheq	r1, [r6, #4]
 800234a:	ea0a 0001 	andeq.w	r0, sl, r1
 800234e:	2803      	cmpeq	r0, #3
 8002350:	d10a      	bne.n	8002368 <USBPD_PE_StateMachine_SNK+0x678>
 8002352:	2001      	movs	r0, #1
 8002354:	7728      	strb	r0, [r5, #28]
 8002356:	f8a5 901e 	strh.w	r9, [r5, #30]
 800235a:	2143      	movs	r1, #67	@ 0x43
 800235c:	7469      	strb	r1, [r5, #17]
 800235e:	f000 fa09 	bl	8002774 <.text_7>
 8002362:	4644      	mov	r4, r8
 8002364:	f000 fa4d 	bl	8002802 <.text_20+0x6>
 8002368:	e70d      	b.n	8002186 <USBPD_PE_StateMachine_SNK+0x496>
 800236a:	9400      	str	r4, [sp, #0]
 800236c:	2343      	movs	r3, #67	@ 0x43
 800236e:	2207      	movs	r2, #7
 8002370:	f000 fa40 	bl	80027f4 <.text_19>
 8002374:	2800      	cmp	r0, #0
 8002376:	d117      	bne.n	80023a8 <USBPD_PE_StateMachine_SNK+0x6b8>
 8002378:	2006      	movs	r0, #6
 800237a:	f000 f9f2 	bl	8002762 <.text_5>
 800237e:	210b      	movs	r1, #11
 8002380:	e7d8      	b.n	8002334 <USBPD_PE_StateMachine_SNK+0x644>
 8002382:	f000 f9fb 	bl	800277c <.text_8>
 8002386:	bf02      	ittt	eq
 8002388:	88b0      	ldrheq	r0, [r6, #4]
 800238a:	ea0a 0000 	andeq.w	r0, sl, r0
 800238e:	2806      	cmpeq	r0, #6
 8002390:	d10a      	bne.n	80023a8 <USBPD_PE_StateMachine_SNK+0x6b8>
 8002392:	7c28      	ldrb	r0, [r5, #16]
 8002394:	212c      	movs	r1, #44	@ 0x2c
 8002396:	f7fe f8de 	bl	8000556 <USBPD_PE_Notification>
 800239a:	2003      	movs	r0, #3
 800239c:	7468      	strb	r0, [r5, #17]
 800239e:	f000 f9f1 	bl	8002784 <.text_9>
 80023a2:	d001      	beq.n	80023a8 <USBPD_PE_StateMachine_SNK+0x6b8>
 80023a4:	f000 fa2a 	bl	80027fc <.text_20>
 80023a8:	e5ec      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 80023aa:	2000      	movs	r0, #0
 80023ac:	9000      	str	r0, [sp, #0]
 80023ae:	2303      	movs	r3, #3
 80023b0:	2204      	movs	r2, #4
 80023b2:	f000 fa20 	bl	80027f6 <.text_19+0x2>
 80023b6:	e5e5      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 80023b8:	2804      	cmp	r0, #4
 80023ba:	d006      	beq.n	80023ca <USBPD_PE_StateMachine_SNK+0x6da>
 80023bc:	2000      	movs	r0, #0
 80023be:	7728      	strb	r0, [r5, #28]
 80023c0:	2104      	movs	r1, #4
 80023c2:	7469      	strb	r1, [r5, #17]
 80023c4:	2120      	movs	r1, #32
 80023c6:	f000 fa12 	bl	80027ee <.text_18>
 80023ca:	a903      	add	r1, sp, #12
 80023cc:	4628      	mov	r0, r5
 80023ce:	f000 fa1b 	bl	8002808 <PE_StateMachine_SNK_ReadyWait>
 80023d2:	e5d6      	b.n	8001f82 <USBPD_PE_StateMachine_SNK+0x292>
 80023d4:	68a8      	ldr	r0, [r5, #8]
 80023d6:	6881      	ldr	r1, [r0, #8]
 80023d8:	b339      	cbz	r1, 800242a <USBPD_PE_StateMachine_SNK+0x73a>
 80023da:	f89d 000d 	ldrb.w	r0, [sp, #13]
 80023de:	4788      	blx	r1
 80023e0:	280a      	cmp	r0, #10
 80023e2:	d002      	beq.n	80023ea <USBPD_PE_StateMachine_SNK+0x6fa>
 80023e4:	280d      	cmp	r0, #13
 80023e6:	d01a      	beq.n	800241e <USBPD_PE_StateMachine_SNK+0x72e>
 80023e8:	e01f      	b.n	800242a <USBPD_PE_StateMachine_SNK+0x73a>
 80023ea:	f000 f9b6 	bl	800275a <.text_4>
 80023ee:	2201      	movs	r2, #1
 80023f0:	2100      	movs	r1, #0
 80023f2:	47b0      	blx	r6
 80023f4:	2000      	movs	r0, #0
 80023f6:	9000      	str	r0, [sp, #0]
 80023f8:	2359      	movs	r3, #89	@ 0x59
 80023fa:	2203      	movs	r2, #3
 80023fc:	f000 f9fa 	bl	80027f4 <.text_19>
 8002400:	2800      	cmp	r0, #0
 8002402:	d10b      	bne.n	800241c <USBPD_PE_StateMachine_SNK+0x72c>
 8002404:	2008      	movs	r0, #8
 8002406:	7728      	strb	r0, [r5, #28]
 8002408:	2206      	movs	r2, #6
 800240a:	f000 f9c0 	bl	800278e <.text_10>
 800240e:	2100      	movs	r1, #0
 8002410:	68ab      	ldr	r3, [r5, #8]
 8002412:	7c28      	ldrb	r0, [r5, #16]
 8002414:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8002416:	47a0      	blx	r4
 8002418:	f000 f999 	bl	800274e <.text_3>
 800241c:	e5b2      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 800241e:	2000      	movs	r0, #0
 8002420:	9000      	str	r0, [sp, #0]
 8002422:	2303      	movs	r3, #3
 8002424:	220c      	movs	r2, #12
 8002426:	2100      	movs	r1, #0
 8002428:	e7c3      	b.n	80023b2 <USBPD_PE_StateMachine_SNK+0x6c2>
 800242a:	202a      	movs	r0, #42	@ 0x2a
 800242c:	e644      	b.n	80020b8 <USBPD_PE_StateMachine_SNK+0x3c8>
 800242e:	f000 f9a5 	bl	800277c <.text_8>
 8002432:	bf02      	ittt	eq
 8002434:	88b0      	ldrheq	r0, [r6, #4]
 8002436:	ea0a 0000 	andeq.w	r0, sl, r0
 800243a:	2806      	cmpeq	r0, #6
 800243c:	d110      	bne.n	8002460 <USBPD_PE_StateMachine_SNK+0x770>
 800243e:	7f28      	ldrb	r0, [r5, #28]
 8002440:	2809      	cmp	r0, #9
 8002442:	d003      	beq.n	800244c <USBPD_PE_StateMachine_SNK+0x75c>
 8002444:	f000 f989 	bl	800275a <.text_4>
 8002448:	2209      	movs	r2, #9
 800244a:	47b0      	blx	r6
 800244c:	2053      	movs	r0, #83	@ 0x53
 800244e:	7468      	strb	r0, [r5, #17]
 8002450:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8002454:	2914      	cmp	r1, #20
 8002456:	d003      	beq.n	8002460 <USBPD_PE_StateMachine_SNK+0x770>
 8002458:	f000 f98c 	bl	8002774 <.text_7>
 800245c:	f000 f9d1 	bl	8002802 <.text_20+0x6>
 8002460:	f000 f984 	bl	800276c <.text_6>
 8002464:	d1da      	bne.n	800241c <USBPD_PE_StateMachine_SNK+0x72c>
 8002466:	68ab      	ldr	r3, [r5, #8]
 8002468:	7c28      	ldrb	r0, [r5, #16]
 800246a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800246c:	220f      	movs	r2, #15
 800246e:	2100      	movs	r1, #0
 8002470:	47a0      	blx	r4
 8002472:	68a9      	ldr	r1, [r5, #8]
 8002474:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8002476:	2800      	cmp	r0, #0
 8002478:	f43f ae0d 	beq.w	8002096 <USBPD_PE_StateMachine_SNK+0x3a6>
 800247c:	2192      	movs	r1, #146	@ 0x92
 800247e:	e60b      	b.n	8002098 <USBPD_PE_StateMachine_SNK+0x3a8>
 8002480:	f000 f9b1 	bl	80027e6 <.text_17>
 8002484:	f000 f969 	bl	800275a <.text_4>
 8002488:	220a      	movs	r2, #10
 800248a:	2100      	movs	r1, #0
 800248c:	47b0      	blx	r6
 800248e:	6868      	ldr	r0, [r5, #4]
 8002490:	7801      	ldrb	r1, [r0, #0]
 8002492:	f001 0103 	and.w	r1, r1, #3
 8002496:	2902      	cmp	r1, #2
 8002498:	bf04      	itt	eq
 800249a:	7c28      	ldrbeq	r0, [r5, #16]
 800249c:	f002 fdc5 	bleq	800502a <USBPD_PRL_SRCSetSinkNG>
 80024a0:	2101      	movs	r1, #1
 80024a2:	4628      	mov	r0, r5
 80024a4:	f7fe fa46 	bl	8000934 <PE_ChangePowerRole>
 80024a8:	7f28      	ldrb	r0, [r5, #28]
 80024aa:	2809      	cmp	r0, #9
 80024ac:	d004      	beq.n	80024b8 <USBPD_PE_StateMachine_SNK+0x7c8>
 80024ae:	f000 f954 	bl	800275a <.text_4>
 80024b2:	220b      	movs	r2, #11
 80024b4:	2101      	movs	r1, #1
 80024b6:	47b0      	blx	r6
 80024b8:	2000      	movs	r0, #0
 80024ba:	9000      	str	r0, [sp, #0]
 80024bc:	235b      	movs	r3, #91	@ 0x5b
 80024be:	2206      	movs	r2, #6
 80024c0:	f000 f998 	bl	80027f4 <.text_19>
 80024c4:	b948      	cbnz	r0, 80024da <USBPD_PE_StateMachine_SNK+0x7ea>
 80024c6:	68ab      	ldr	r3, [r5, #8]
 80024c8:	7c28      	ldrb	r0, [r5, #16]
 80024ca:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80024cc:	220c      	movs	r2, #12
 80024ce:	2100      	movs	r1, #0
 80024d0:	47a0      	blx	r4
 80024d2:	f248 0014 	movw	r0, #32788	@ 0x8014
 80024d6:	83e8      	strh	r0, [r5, #30]
 80024d8:	2414      	movs	r4, #20
 80024da:	7c68      	ldrb	r0, [r5, #17]
 80024dc:	285b      	cmp	r0, #91	@ 0x5b
 80024de:	d00d      	beq.n	80024fc <USBPD_PE_StateMachine_SNK+0x80c>
 80024e0:	2100      	movs	r1, #0
 80024e2:	4628      	mov	r0, r5
 80024e4:	f7fe fa26 	bl	8000934 <PE_ChangePowerRole>
 80024e8:	f000 f937 	bl	800275a <.text_4>
 80024ec:	2206      	movs	r2, #6
 80024ee:	2101      	movs	r1, #1
 80024f0:	47b0      	blx	r6
 80024f2:	2207      	movs	r2, #7
 80024f4:	f000 f931 	bl	800275a <.text_4>
 80024f8:	2100      	movs	r1, #0
 80024fa:	47b0      	blx	r6
 80024fc:	e542      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 80024fe:	9400      	str	r4, [sp, #0]
 8002500:	2358      	movs	r3, #88	@ 0x58
 8002502:	220a      	movs	r2, #10
 8002504:	f000 f977 	bl	80027f6 <.text_19+0x2>
 8002508:	b920      	cbnz	r0, 8002514 <USBPD_PE_StateMachine_SNK+0x824>
 800250a:	2008      	movs	r0, #8
 800250c:	f000 f929 	bl	8002762 <.text_5>
 8002510:	2202      	movs	r2, #2
 8002512:	e7ef      	b.n	80024f4 <USBPD_PE_StateMachine_SNK+0x804>
 8002514:	220f      	movs	r2, #15
 8002516:	e7ed      	b.n	80024f4 <USBPD_PE_StateMachine_SNK+0x804>
 8002518:	f000 f930 	bl	800277c <.text_8>
 800251c:	bf04      	itt	eq
 800251e:	88b0      	ldrheq	r0, [r6, #4]
 8002520:	f410 4f70 	tsteq.w	r0, #61440	@ 0xf000
 8002524:	d109      	bne.n	800253a <USBPD_PE_StateMachine_SNK+0x84a>
 8002526:	f000 001f 	and.w	r0, r0, #31
 800252a:	2803      	cmp	r0, #3
 800252c:	d006      	beq.n	800253c <USBPD_PE_StateMachine_SNK+0x84c>
 800252e:	2804      	cmp	r0, #4
 8002530:	d020      	beq.n	8002574 <USBPD_PE_StateMachine_SNK+0x884>
 8002532:	280c      	cmp	r0, #12
 8002534:	d01c      	beq.n	8002570 <USBPD_PE_StateMachine_SNK+0x880>
 8002536:	2810      	cmp	r0, #16
 8002538:	d023      	beq.n	8002582 <USBPD_PE_StateMachine_SNK+0x892>
 800253a:	e087      	b.n	800264c <USBPD_PE_StateMachine_SNK+0x95c>
 800253c:	f000 f927 	bl	800278e <.text_10>
 8002540:	f000 f905 	bl	800274e <.text_3>
 8002544:	7f28      	ldrb	r0, [r5, #28]
 8002546:	2809      	cmp	r0, #9
 8002548:	d004      	beq.n	8002554 <USBPD_PE_StateMachine_SNK+0x864>
 800254a:	f000 f906 	bl	800275a <.text_4>
 800254e:	2206      	movs	r2, #6
 8002550:	2100      	movs	r1, #0
 8002552:	47b0      	blx	r6
 8002554:	f000 f947 	bl	80027e6 <.text_17>
 8002558:	7c28      	ldrb	r0, [r5, #16]
 800255a:	213a      	movs	r1, #58	@ 0x3a
 800255c:	f7fd fffb 	bl	8000556 <USBPD_PE_Notification>
 8002560:	f000 f911 	bl	8002786 <.text_9+0x2>
 8002564:	d001      	beq.n	800256a <USBPD_PE_StateMachine_SNK+0x87a>
 8002566:	f000 f949 	bl	80027fc <.text_20>
 800256a:	2059      	movs	r0, #89	@ 0x59
 800256c:	7468      	strb	r0, [r5, #17]
 800256e:	e06d      	b.n	800264c <USBPD_PE_StateMachine_SNK+0x95c>
 8002570:	213b      	movs	r1, #59	@ 0x3b
 8002572:	e000      	b.n	8002576 <USBPD_PE_StateMachine_SNK+0x886>
 8002574:	2116      	movs	r1, #22
 8002576:	f000 f93a 	bl	80027ee <.text_18>
 800257a:	f000 f904 	bl	8002786 <.text_9+0x2>
 800257e:	d107      	bne.n	8002590 <USBPD_PE_StateMachine_SNK+0x8a0>
 8002580:	e061      	b.n	8002646 <USBPD_PE_StateMachine_SNK+0x956>
 8002582:	7c28      	ldrb	r0, [r5, #16]
 8002584:	2117      	movs	r1, #23
 8002586:	f7fd ffe6 	bl	8000556 <USBPD_PE_Notification>
 800258a:	f000 f8fc 	bl	8002786 <.text_9+0x2>
 800258e:	d05a      	beq.n	8002646 <USBPD_PE_StateMachine_SNK+0x956>
 8002590:	f000 f934 	bl	80027fc <.text_20>
 8002594:	e057      	b.n	8002646 <USBPD_PE_StateMachine_SNK+0x956>
 8002596:	9104      	str	r1, [sp, #16]
 8002598:	ab04      	add	r3, sp, #16
 800259a:	68ae      	ldr	r6, [r5, #8]
 800259c:	7c28      	ldrb	r0, [r5, #16]
 800259e:	6977      	ldr	r7, [r6, #20]
 80025a0:	aa05      	add	r2, sp, #20
 80025a2:	47b8      	blx	r7
 80025a4:	9804      	ldr	r0, [sp, #16]
 80025a6:	2104      	movs	r1, #4
 80025a8:	f7fe fefe 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 80025ac:	b110      	cbz	r0, 80025b4 <USBPD_PE_StateMachine_SNK+0x8c4>
 80025ae:	2003      	movs	r0, #3
 80025b0:	7468      	strb	r0, [r5, #17]
 80025b2:	e4e7      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 80025b4:	9a04      	ldr	r2, [sp, #16]
 80025b6:	2003      	movs	r0, #3
 80025b8:	0892      	lsrs	r2, r2, #2
 80025ba:	2100      	movs	r1, #0
 80025bc:	9001      	str	r0, [sp, #4]
 80025be:	9200      	str	r2, [sp, #0]
 80025c0:	9102      	str	r1, [sp, #8]
 80025c2:	ab05      	add	r3, sp, #20
 80025c4:	2201      	movs	r2, #1
 80025c6:	4628      	mov	r0, r5
 80025c8:	f7fe ff7b 	bl	80014c2 <PE_Send_DataMessage>
 80025cc:	e4da      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 80025ce:	2000      	movs	r0, #0
 80025d0:	2103      	movs	r1, #3
 80025d2:	2201      	movs	r2, #1
 80025d4:	9002      	str	r0, [sp, #8]
 80025d6:	9101      	str	r1, [sp, #4]
 80025d8:	9200      	str	r2, [sp, #0]
 80025da:	f105 032c 	add.w	r3, r5, #44	@ 0x2c
 80025de:	2206      	movs	r2, #6
 80025e0:	2100      	movs	r1, #0
 80025e2:	4628      	mov	r0, r5
 80025e4:	f7fe ff6d 	bl	80014c2 <PE_Send_DataMessage>
 80025e8:	2800      	cmp	r0, #0
 80025ea:	d1ef      	bne.n	80025cc <USBPD_PE_StateMachine_SNK+0x8dc>
 80025ec:	215d      	movs	r1, #93	@ 0x5d
 80025ee:	e6a1      	b.n	8002334 <USBPD_PE_StateMachine_SNK+0x644>
 80025f0:	9400      	str	r4, [sp, #0]
 80025f2:	2366      	movs	r3, #102	@ 0x66
 80025f4:	2214      	movs	r2, #20
 80025f6:	f000 f8fe 	bl	80027f6 <.text_19+0x2>
 80025fa:	2800      	cmp	r0, #0
 80025fc:	d107      	bne.n	800260e <USBPD_PE_StateMachine_SNK+0x91e>
 80025fe:	f8a5 b01e 	strh.w	fp, [r5, #30]
 8002602:	214a      	movs	r1, #74	@ 0x4a
 8002604:	f000 f8f3 	bl	80027ee <.text_18>
 8002608:	200b      	movs	r0, #11
 800260a:	241b      	movs	r4, #27
 800260c:	7728      	strb	r0, [r5, #28]
 800260e:	e4b9      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 8002610:	f000 f8b4 	bl	800277c <.text_8>
 8002614:	d11a      	bne.n	800264c <USBPD_PE_StateMachine_SNK+0x95c>
 8002616:	88b1      	ldrh	r1, [r6, #4]
 8002618:	0bc8      	lsrs	r0, r1, #15
 800261a:	d017      	beq.n	800264c <USBPD_PE_StateMachine_SNK+0x95c>
 800261c:	f001 011f 	and.w	r1, r1, #31
 8002620:	290c      	cmp	r1, #12
 8002622:	d113      	bne.n	800264c <USBPD_PE_StateMachine_SNK+0x95c>
 8002624:	68b0      	ldr	r0, [r6, #8]
 8002626:	68ac      	ldr	r4, [r5, #8]
 8002628:	69a6      	ldr	r6, [r4, #24]
 800262a:	1d02      	adds	r2, r0, #4
 800262c:	7c28      	ldrb	r0, [r5, #16]
 800262e:	2304      	movs	r3, #4
 8002630:	210a      	movs	r1, #10
 8002632:	47b0      	blx	r6
 8002634:	f000 f8a7 	bl	8002786 <.text_9+0x2>
 8002638:	d001      	beq.n	800263e <USBPD_PE_StateMachine_SNK+0x94e>
 800263a:	f000 f8df 	bl	80027fc <.text_20>
 800263e:	7c28      	ldrb	r0, [r5, #16]
 8002640:	214b      	movs	r1, #75	@ 0x4b
 8002642:	f7fd ff88 	bl	8000556 <USBPD_PE_Notification>
 8002646:	2003      	movs	r0, #3
 8002648:	7468      	strb	r0, [r5, #17]
 800264a:	2400      	movs	r4, #0
 800264c:	f000 f88e 	bl	800276c <.text_6>
 8002650:	d1dd      	bne.n	800260e <USBPD_PE_StateMachine_SNK+0x91e>
 8002652:	e02c      	b.n	80026ae <USBPD_PE_StateMachine_SNK+0x9be>
 8002654:	9400      	str	r4, [sp, #0]
 8002656:	2339      	movs	r3, #57	@ 0x39
 8002658:	783a      	ldrb	r2, [r7, #0]
 800265a:	f000 f8cb 	bl	80027f4 <.text_19>
 800265e:	2800      	cmp	r0, #0
 8002660:	d1d5      	bne.n	800260e <USBPD_PE_StateMachine_SNK+0x91e>
 8002662:	7878      	ldrb	r0, [r7, #1]
 8002664:	7728      	strb	r0, [r5, #28]
 8002666:	2144      	movs	r1, #68	@ 0x44
 8002668:	f000 f8c1 	bl	80027ee <.text_18>
 800266c:	e53d      	b.n	80020ea <USBPD_PE_StateMachine_SNK+0x3fa>
 800266e:	f000 f88a 	bl	8002786 <.text_9+0x2>
 8002672:	d019      	beq.n	80026a8 <USBPD_PE_StateMachine_SNK+0x9b8>
 8002674:	88b0      	ldrh	r0, [r6, #4]
 8002676:	0bc0      	lsrs	r0, r0, #15
 8002678:	d009      	beq.n	800268e <USBPD_PE_StateMachine_SNK+0x99e>
 800267a:	4628      	mov	r0, r5
 800267c:	f7fe ff5e 	bl	800153c <PE_Check_ExtendedMessage>
 8002680:	f000 f881 	bl	8002786 <.text_9+0x2>
 8002684:	d001      	beq.n	800268a <USBPD_PE_StateMachine_SNK+0x99a>
 8002686:	f000 f8b9 	bl	80027fc <.text_20>
 800268a:	2000      	movs	r0, #0
 800268c:	83e8      	strh	r0, [r5, #30]
 800268e:	88b0      	ldrh	r0, [r6, #4]
 8002690:	ea0a 0000 	and.w	r0, sl, r0
 8002694:	2810      	cmp	r0, #16
 8002696:	d107      	bne.n	80026a8 <USBPD_PE_StateMachine_SNK+0x9b8>
 8002698:	2103      	movs	r1, #3
 800269a:	7469      	strb	r1, [r5, #17]
 800269c:	f000 f872 	bl	8002784 <.text_9>
 80026a0:	d001      	beq.n	80026a6 <USBPD_PE_StateMachine_SNK+0x9b6>
 80026a2:	f000 f8ab 	bl	80027fc <.text_20>
 80026a6:	83ec      	strh	r4, [r5, #30]
 80026a8:	f000 f860 	bl	800276c <.text_6>
 80026ac:	d119      	bne.n	80026e2 <USBPD_PE_StateMachine_SNK+0x9f2>
 80026ae:	2103      	movs	r1, #3
 80026b0:	e4f2      	b.n	8002098 <USBPD_PE_StateMachine_SNK+0x3a8>
 80026b2:	4628      	mov	r0, r5
 80026b4:	f7ff f84b 	bl	800174e <PE_SubStateMachine_ExtendedMessages>
 80026b8:	e463      	b.n	8001f82 <USBPD_PE_StateMachine_SNK+0x292>
 80026ba:	a903      	add	r1, sp, #12
 80026bc:	4628      	mov	r0, r5
 80026be:	f7fe fb7b 	bl	8000db8 <PE_SubStateMachine_Generic>
 80026c2:	e45e      	b.n	8001f82 <USBPD_PE_StateMachine_SNK+0x292>
 80026c4:	a903      	add	r1, sp, #12
 80026c6:	4628      	mov	r0, r5
 80026c8:	f001 f98b 	bl	80039e2 <PE_SubStateMachine_VconnSwap>
 80026cc:	4604      	mov	r4, r0
 80026ce:	f000 f87a 	bl	80027c6 <.text_14>
 80026d2:	bf0e      	itee	eq
 80026d4:	2101      	moveq	r1, #1
 80026d6:	6828      	ldrne	r0, [r5, #0]
 80026d8:	6801      	ldrne	r1, [r0, #0]
 80026da:	f89d 000d 	ldrb.w	r0, [sp, #13]
 80026de:	f002 fcb7 	bl	8005050 <USBPD_PRL_SOPCapability>
 80026e2:	e44f      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 80026e4:	f89d 100c 	ldrb.w	r1, [sp, #12]
 80026e8:	4628      	mov	r0, r5
 80026ea:	f002 fa6e 	bl	8004bca <PE_StateMachine_UVDM>
 80026ee:	e449      	b.n	8001f84 <USBPD_PE_StateMachine_SNK+0x294>
 80026f0:	2000      	movs	r0, #0
 80026f2:	9000      	str	r0, [sp, #0]
 80026f4:	2358      	movs	r3, #88	@ 0x58
 80026f6:	2213      	movs	r2, #19
 80026f8:	f000 f87d 	bl	80027f6 <.text_19+0x2>
 80026fc:	2800      	cmp	r0, #0
 80026fe:	d1f6      	bne.n	80026ee <USBPD_PE_StateMachine_SNK+0x9fe>
 8002700:	2009      	movs	r0, #9
 8002702:	7728      	strb	r0, [r5, #28]
 8002704:	e4f1      	b.n	80020ea <USBPD_PE_StateMachine_SNK+0x3fa>
 8002706:	6968      	ldr	r0, [r5, #20]
 8002708:	f3c0 3040 	ubfx	r0, r0, #13, #1
 800270c:	b1b8      	cbz	r0, 800273e <USBPD_PE_StateMachine_SNK+0xa4e>
 800270e:	6968      	ldr	r0, [r5, #20]
 8002710:	f3c0 3080 	ubfx	r0, r0, #14, #1
 8002714:	b138      	cbz	r0, 8002726 <USBPD_PE_StateMachine_SNK+0xa36>
 8002716:	7c28      	ldrb	r0, [r5, #16]
 8002718:	215b      	movs	r1, #91	@ 0x5b
 800271a:	f7fd ff1c 	bl	8000556 <USBPD_PE_Notification>
 800271e:	6968      	ldr	r0, [r5, #20]
 8002720:	f420 4080 	bic.w	r0, r0, #16384	@ 0x4000
 8002724:	6168      	str	r0, [r5, #20]
 8002726:	2003      	movs	r0, #3
 8002728:	7ca9      	ldrb	r1, [r5, #18]
 800272a:	7468      	strb	r0, [r5, #17]
 800272c:	2903      	cmp	r1, #3
 800272e:	d005      	beq.n	800273c <USBPD_PE_StateMachine_SNK+0xa4c>
 8002730:	74a8      	strb	r0, [r5, #18]
 8002732:	f000 f832 	bl	800279a <.text_11>
 8002736:	2203      	movs	r2, #3
 8002738:	2004      	movs	r0, #4
 800273a:	47a0      	blx	r4
 800273c:	2401      	movs	r4, #1
 800273e:	6968      	ldr	r0, [r5, #20]
 8002740:	f420 5000 	bic.w	r0, r0, #8192	@ 0x2000
 8002744:	2c00      	cmp	r4, #0
 8002746:	6168      	str	r0, [r5, #20]
 8002748:	f43f ab29 	beq.w	8001d9e <USBPD_PE_StateMachine_SNK+0xae>
 800274c:	e441      	b.n	8001fd2 <USBPD_PE_StateMachine_SNK+0x2e2>

0800274e <.text_3>:
 800274e:	f248 3084 	movw	r0, #33668	@ 0x8384
 8002752:	83e8      	strh	r0, [r5, #30]
 8002754:	f44f 7461 	mov.w	r4, #900	@ 0x384
 8002758:	4770      	bx	lr

0800275a <.text_4>:
 800275a:	68ab      	ldr	r3, [r5, #8]
 800275c:	7c28      	ldrb	r0, [r5, #16]
 800275e:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 8002760:	4770      	bx	lr

08002762 <.text_5>:
 8002762:	7728      	strb	r0, [r5, #28]
 8002764:	f8a5 b01e 	strh.w	fp, [r5, #30]
 8002768:	241b      	movs	r4, #27
 800276a:	4770      	bx	lr

0800276c <.text_6>:
 800276c:	8be8      	ldrh	r0, [r5, #30]
 800276e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002772:	4770      	bx	lr

08002774 <.text_7>:
 8002774:	2014      	movs	r0, #20
 8002776:	f88d 000c 	strb.w	r0, [sp, #12]
 800277a:	4770      	bx	lr

0800277c <.text_8>:
 800277c:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8002780:	2811      	cmp	r0, #17
 8002782:	4770      	bx	lr

08002784 <.text_9>:
 8002784:	2400      	movs	r4, #0
 8002786:	f89d 000c 	ldrb.w	r0, [sp, #12]
 800278a:	2814      	cmp	r0, #20
 800278c:	4770      	bx	lr

0800278e <.text_10>:
 800278e:	6868      	ldr	r0, [r5, #4]
 8002790:	6801      	ldr	r1, [r0, #0]
 8002792:	f041 0110 	orr.w	r1, r1, #16
 8002796:	6001      	str	r1, [r0, #0]
 8002798:	4770      	bx	lr

0800279a <.text_11>:
 800279a:	2100      	movs	r1, #0
 800279c:	9100      	str	r1, [sp, #0]
 800279e:	2300      	movs	r3, #0
 80027a0:	7c29      	ldrb	r1, [r5, #16]
 80027a2:	6834      	ldr	r4, [r6, #0]
 80027a4:	4770      	bx	lr

080027a6 <.text_12>:
 80027a6:	2100      	movs	r1, #0
 80027a8:	9100      	str	r1, [sp, #0]
 80027aa:	2300      	movs	r3, #0
 80027ac:	4e5e      	ldr	r6, [pc, #376]	@ (8002928 <.text_23>)
 80027ae:	7c29      	ldrb	r1, [r5, #16]
 80027b0:	6837      	ldr	r7, [r6, #0]
 80027b2:	4770      	bx	lr

080027b4 <.text_13>:
 80027b4:	74a8      	strb	r0, [r5, #18]
 80027b6:	2100      	movs	r1, #0
 80027b8:	9100      	str	r1, [sp, #0]
 80027ba:	2300      	movs	r3, #0
 80027bc:	4f5a      	ldr	r7, [pc, #360]	@ (8002928 <.text_23>)
 80027be:	7c29      	ldrb	r1, [r5, #16]
 80027c0:	f8d7 c000 	ldr.w	ip, [r7]
 80027c4:	4770      	bx	lr

080027c6 <.text_14>:
 80027c6:	6868      	ldr	r0, [r5, #4]
 80027c8:	6801      	ldr	r1, [r0, #0]
 80027ca:	f3c1 30c0 	ubfx	r0, r1, #15, #1
 80027ce:	2800      	cmp	r0, #0
 80027d0:	4770      	bx	lr

080027d2 <.text_15>:
 80027d2:	6868      	ldr	r0, [r5, #4]
 80027d4:	6801      	ldr	r1, [r0, #0]
 80027d6:	f021 0110 	bic.w	r1, r1, #16
 80027da:	6001      	str	r1, [r0, #0]
 80027dc:	4770      	bx	lr

080027de <.text_16>:
 80027de:	2101      	movs	r1, #1
 80027e0:	4628      	mov	r0, r5
 80027e2:	f7fe bd98 	b.w	8001316 <PE_CallHardResetCallback>

080027e6 <.text_17>:
 80027e6:	2104      	movs	r1, #4
 80027e8:	4628      	mov	r0, r5
 80027ea:	f7fe bd9b 	b.w	8001324 <PE_SetPowerNegotiation>

080027ee <.text_18>:
 80027ee:	7c28      	ldrb	r0, [r5, #16]
 80027f0:	f7fd beb1 	b.w	8000556 <USBPD_PE_Notification>

080027f4 <.text_19>:
 80027f4:	2100      	movs	r1, #0
 80027f6:	4628      	mov	r0, r5
 80027f8:	f7fe be36 	b.w	8001468 <PE_Send_CtrlMessage>

080027fc <.text_20>:
 80027fc:	2114      	movs	r1, #20
 80027fe:	f88d 100c 	strb.w	r1, [sp, #12]
 8002802:	4628      	mov	r0, r5
 8002804:	f7fe b8d2 	b.w	80009ac <PE_Clear_RxEvent>

08002808 <PE_StateMachine_SNK_ReadyWait>:
 8002808:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 800280a:	460e      	mov	r6, r1
 800280c:	4604      	mov	r4, r0
 800280e:	7830      	ldrb	r0, [r6, #0]
 8002810:	2502      	movs	r5, #2
 8002812:	2814      	cmp	r0, #20
 8002814:	d00b      	beq.n	800282e <PE_StateMachine_SNK_ReadyWait+0x26>
 8002816:	4620      	mov	r0, r4
 8002818:	f7ff f894 	bl	8001944 <PE_ManageRXEvent>
 800281c:	7830      	ldrb	r0, [r6, #0]
 800281e:	2814      	cmp	r0, #20
 8002820:	d07d      	beq.n	800291e <PE_StateMachine_SNK_ReadyWait+0x116>
 8002822:	2114      	movs	r1, #20
 8002824:	7031      	strb	r1, [r6, #0]
 8002826:	4620      	mov	r0, r4
 8002828:	f7fe f8c0 	bl	80009ac <PE_Clear_RxEvent>
 800282c:	e077      	b.n	800291e <PE_StateMachine_SNK_ReadyWait+0x116>
 800282e:	6961      	ldr	r1, [r4, #20]
 8002830:	0cc8      	lsrs	r0, r1, #19
 8002832:	f504 7518 	add.w	r5, r4, #608	@ 0x260
 8002836:	d027      	beq.n	8002888 <PE_StateMachine_SNK_ReadyWait+0x80>
 8002838:	8c20      	ldrh	r0, [r4, #32]
 800283a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800283e:	d10e      	bne.n	800285e <PE_StateMachine_SNK_ReadyWait+0x56>
 8002840:	210f      	movs	r1, #15
 8002842:	7461      	strb	r1, [r4, #17]
 8002844:	2000      	movs	r0, #0
 8002846:	9000      	str	r0, [sp, #0]
 8002848:	2300      	movs	r3, #0
 800284a:	7c21      	ldrb	r1, [r4, #16]
 800284c:	4c36      	ldr	r4, [pc, #216]	@ (8002928 <.text_23>)
 800284e:	6826      	ldr	r6, [r4, #0]
 8002850:	2270      	movs	r2, #112	@ 0x70
 8002852:	2009      	movs	r0, #9
 8002854:	47b0      	blx	r6
 8002856:	7828      	ldrb	r0, [r5, #0]
 8002858:	1c40      	adds	r0, r0, #1
 800285a:	7028      	strb	r0, [r5, #0]
 800285c:	e054      	b.n	8002908 <PE_StateMachine_SNK_ReadyWait+0x100>
 800285e:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8002860:	6962      	ldr	r2, [r4, #20]
 8002862:	f3c1 2142 	ubfx	r1, r1, #9, #3
 8002866:	2033      	movs	r0, #51	@ 0x33
 8002868:	eb01 41d2 	add.w	r1, r1, r2, lsr #19
 800286c:	fb11 f100 	smulbb	r1, r1, r0
 8002870:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8002874:	8421      	strh	r1, [r4, #32]
 8002876:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8002878:	6962      	ldr	r2, [r4, #20]
 800287a:	f3c1 2142 	ubfx	r1, r1, #9, #3
 800287e:	eb01 45d2 	add.w	r5, r1, r2, lsr #19
 8002882:	4345      	muls	r5, r0
 8002884:	b2ad      	uxth	r5, r5
 8002886:	e04a      	b.n	800291e <PE_StateMachine_SNK_ReadyWait+0x116>
 8002888:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 800288a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800288e:	d106      	bne.n	800289e <PE_StateMachine_SNK_ReadyWait+0x96>
 8002890:	2245      	movs	r2, #69	@ 0x45
 8002892:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8002896:	7462      	strb	r2, [r4, #17]
 8002898:	2500      	movs	r5, #0
 800289a:	6161      	str	r1, [r4, #20]
 800289c:	e03f      	b.n	800291e <PE_StateMachine_SNK_ReadyWait+0x116>
 800289e:	7c20      	ldrb	r0, [r4, #16]
 80028a0:	f7fe f8a9 	bl	80009f6 <PE_PRL_Control_RxEvent>
 80028a4:	f104 0631 	add.w	r6, r4, #49	@ 0x31
 80028a8:	bb18      	cbnz	r0, 80028f2 <PE_StateMachine_SNK_ReadyWait+0xea>
 80028aa:	7870      	ldrb	r0, [r6, #1]
 80028ac:	b308      	cbz	r0, 80028f2 <PE_StateMachine_SNK_ReadyWait+0xea>
 80028ae:	6860      	ldr	r0, [r4, #4]
 80028b0:	6800      	ldr	r0, [r0, #0]
 80028b2:	f000 0103 	and.w	r1, r0, #3
 80028b6:	2901      	cmp	r1, #1
 80028b8:	d008      	beq.n	80028cc <PE_StateMachine_SNK_ReadyWait+0xc4>
 80028ba:	f000 0003 	and.w	r0, r0, #3
 80028be:	2802      	cmp	r0, #2
 80028c0:	d117      	bne.n	80028f2 <PE_StateMachine_SNK_ReadyWait+0xea>
 80028c2:	7c20      	ldrb	r0, [r4, #16]
 80028c4:	f002 fbbe 	bl	8005044 <USBPD_PRL_IsResistor_SinkTxOK>
 80028c8:	2801      	cmp	r0, #1
 80028ca:	d112      	bne.n	80028f2 <PE_StateMachine_SNK_ReadyWait+0xea>
 80028cc:	78b0      	ldrb	r0, [r6, #2]
 80028ce:	7030      	strb	r0, [r6, #0]
 80028d0:	7870      	ldrb	r0, [r6, #1]
 80028d2:	7460      	strb	r0, [r4, #17]
 80028d4:	2845      	cmp	r0, #69	@ 0x45
 80028d6:	d103      	bne.n	80028e0 <PE_StateMachine_SNK_ReadyWait+0xd8>
 80028d8:	6960      	ldr	r0, [r4, #20]
 80028da:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 80028de:	6160      	str	r0, [r4, #20]
 80028e0:	2000      	movs	r0, #0
 80028e2:	7070      	strb	r0, [r6, #1]
 80028e4:	6960      	ldr	r0, [r4, #20]
 80028e6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80028e8:	62e1      	str	r1, [r4, #44]	@ 0x2c
 80028ea:	f440 4080 	orr.w	r0, r0, #16384	@ 0x4000
 80028ee:	6160      	str	r0, [r4, #20]
 80028f0:	e00a      	b.n	8002908 <PE_StateMachine_SNK_ReadyWait+0x100>
 80028f2:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 80028f4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80028f8:	d108      	bne.n	800290c <PE_StateMachine_SNK_ReadyWait+0x104>
 80028fa:	2100      	movs	r1, #0
 80028fc:	8461      	strh	r1, [r4, #34]	@ 0x22
 80028fe:	2105      	movs	r1, #5
 8002900:	78a8      	ldrb	r0, [r5, #2]
 8002902:	1c40      	adds	r0, r0, #1
 8002904:	70a8      	strb	r0, [r5, #2]
 8002906:	7461      	strb	r1, [r4, #17]
 8002908:	2500      	movs	r5, #0
 800290a:	e008      	b.n	800291e <PE_StateMachine_SNK_ReadyWait+0x116>
 800290c:	4620      	mov	r0, r4
 800290e:	f7fe fd23 	bl	8001358 <PE_CalculateMinTiming>
 8002912:	4605      	mov	r5, r0
 8002914:	7870      	ldrb	r0, [r6, #1]
 8002916:	b110      	cbz	r0, 800291e <PE_StateMachine_SNK_ReadyWait+0x116>
 8002918:	2d02      	cmp	r5, #2
 800291a:	bf28      	it	cs
 800291c:	2502      	movcs	r5, #2
 800291e:	4628      	mov	r0, r5
 8002920:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
	...

08002924 <.text_22>:
 8002924:	200002d4 	.word	0x200002d4

08002928 <.text_23>:
 8002928:	20000000 	.word	0x20000000

0800292c <USBPD_PE_StateMachine_SRC>:
 800292c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002930:	4680      	mov	r8, r0
 8002932:	481a      	ldr	r0, [pc, #104]	@ (800299c <USBPD_PE_StateMachine_SRC+0x70>)
 8002934:	b086      	sub	sp, #24
 8002936:	4641      	mov	r1, r8
 8002938:	f850 6021 	ldr.w	r6, [r0, r1, lsl #2]
 800293c:	7c70      	ldrb	r0, [r6, #17]
 800293e:	2848      	cmp	r0, #72	@ 0x48
 8002940:	d136      	bne.n	80029b0 <USBPD_PE_StateMachine_SRC+0x84>
 8002942:	4630      	mov	r0, r6
 8002944:	f7fe f90b 	bl	8000b5e <PE_Reset_ZI>
 8002948:	4630      	mov	r0, r6
 800294a:	f7fe f942 	bl	8000bd2 <PE_Reset_Counter>
 800294e:	6830      	ldr	r0, [r6, #0]
 8002950:	7903      	ldrb	r3, [r0, #4]
 8002952:	7c30      	ldrb	r0, [r6, #16]
 8002954:	f003 0303 	and.w	r3, r3, #3
 8002958:	2201      	movs	r2, #1
 800295a:	2101      	movs	r1, #1
 800295c:	f002 fb21 	bl	8004fa2 <USBPD_PRL_SetHeader>
 8002960:	6870      	ldr	r0, [r6, #4]
 8002962:	6801      	ldr	r1, [r0, #0]
 8002964:	f041 0108 	orr.w	r1, r1, #8
 8002968:	6001      	str	r1, [r0, #0]
 800296a:	6830      	ldr	r0, [r6, #0]
 800296c:	6841      	ldr	r1, [r0, #4]
 800296e:	6870      	ldr	r0, [r6, #4]
 8002970:	6802      	ldr	r2, [r0, #0]
 8002972:	f361 0201 	bfi	r2, r1, #0, #2
 8002976:	6002      	str	r2, [r0, #0]
 8002978:	2101      	movs	r1, #1
 800297a:	7c30      	ldrb	r0, [r6, #16]
 800297c:	f002 fb68 	bl	8005050 <USBPD_PRL_SOPCapability>
 8002980:	7c30      	ldrb	r0, [r6, #16]
 8002982:	f002 fdda 	bl	800553a <USBPD_PRL_Reset>
 8002986:	7cb1      	ldrb	r1, [r6, #18]
 8002988:	2002      	movs	r0, #2
 800298a:	2902      	cmp	r1, #2
 800298c:	7470      	strb	r0, [r6, #17]
 800298e:	d00f      	beq.n	80029b0 <USBPD_PE_StateMachine_SRC+0x84>
 8002990:	74b0      	strb	r0, [r6, #18]
 8002992:	2100      	movs	r1, #0
 8002994:	9100      	str	r1, [sp, #0]
 8002996:	2300      	movs	r3, #0
 8002998:	4c01      	ldr	r4, [pc, #4]	@ (80029a0 <USBPD_PE_StateMachine_SRC+0x74>)
 800299a:	e003      	b.n	80029a4 <USBPD_PE_StateMachine_SRC+0x78>
 800299c:	200002d4 	.word	0x200002d4
 80029a0:	20000000 	.word	0x20000000
 80029a4:	7c31      	ldrb	r1, [r6, #16]
 80029a6:	f8d4 9000 	ldr.w	r9, [r4]
 80029aa:	2202      	movs	r2, #2
 80029ac:	2004      	movs	r0, #4
 80029ae:	47c8      	blx	r9
 80029b0:	6970      	ldr	r0, [r6, #20]
 80029b2:	f3c0 4080 	ubfx	r0, r0, #18, #1
 80029b6:	b130      	cbz	r0, 80029c6 <USBPD_PE_StateMachine_SRC+0x9a>
 80029b8:	6970      	ldr	r0, [r6, #20]
 80029ba:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
 80029be:	6170      	str	r0, [r6, #20]
 80029c0:	2164      	movs	r1, #100	@ 0x64
 80029c2:	f000 feab 	bl	800371c <.text_17>
 80029c6:	4630      	mov	r0, r6
 80029c8:	f7fd ffbc 	bl	8000944 <PE_Get_RxEvent>
 80029cc:	2803      	cmp	r0, #3
 80029ce:	f88d 000c 	strb.w	r0, [sp, #12]
 80029d2:	f206 255e 	addw	r5, r6, #606	@ 0x25e
 80029d6:	f8df 9ca8 	ldr.w	r9, [pc, #3240]	@ 8003680 <.text_3>
 80029da:	f248 0a1b 	movw	sl, #32795	@ 0x801b
 80029de:	f248 0b1e 	movw	fp, #32798	@ 0x801e
 80029e2:	d103      	bne.n	80029ec <USBPD_PE_StateMachine_SRC+0xc0>
 80029e4:	2001      	movs	r0, #1
 80029e6:	b007      	add	sp, #28
 80029e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029ec:	6870      	ldr	r0, [r6, #4]
 80029ee:	6801      	ldr	r1, [r0, #0]
 80029f0:	f3c1 3000 	ubfx	r0, r1, #12, #1
 80029f4:	2800      	cmp	r0, #0
 80029f6:	f000 8117 	beq.w	8002c28 <USBPD_PE_StateMachine_SRC+0x2fc>
 80029fa:	6970      	ldr	r0, [r6, #20]
 80029fc:	f3c0 4040 	ubfx	r0, r0, #17, #1
 8002a00:	2800      	cmp	r0, #0
 8002a02:	f106 0730 	add.w	r7, r6, #48	@ 0x30
 8002a06:	f000 8119 	beq.w	8002c3c <USBPD_PE_StateMachine_SRC+0x310>
 8002a0a:	4640      	mov	r0, r8
 8002a0c:	f002 fb1c 	bl	8005048 <USBPD_PRL_FastRoleSwapSignalling>
 8002a10:	20a6      	movs	r0, #166	@ 0xa6
 8002a12:	7470      	strb	r0, [r6, #17]
 8002a14:	2109      	movs	r1, #9
 8002a16:	7731      	strb	r1, [r6, #28]
 8002a18:	2000      	movs	r0, #0
 8002a1a:	70b8      	strb	r0, [r7, #2]
 8002a1c:	f248 0011 	movw	r0, #32785	@ 0x8011
 8002a20:	6971      	ldr	r1, [r6, #20]
 8002a22:	f421 3100 	bic.w	r1, r1, #131072	@ 0x20000
 8002a26:	6171      	str	r1, [r6, #20]
 8002a28:	84f0      	strh	r0, [r6, #38]	@ 0x26
 8002a2a:	7cb1      	ldrb	r1, [r6, #18]
 8002a2c:	29a6      	cmp	r1, #166	@ 0xa6
 8002a2e:	f040 80ff 	bne.w	8002c30 <USBPD_PE_StateMachine_SRC+0x304>
 8002a32:	2402      	movs	r4, #2
 8002a34:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8002a38:	2811      	cmp	r0, #17
 8002a3a:	d11c      	bne.n	8002a76 <USBPD_PE_StateMachine_SRC+0x14a>
 8002a3c:	6870      	ldr	r0, [r6, #4]
 8002a3e:	6801      	ldr	r1, [r0, #0]
 8002a40:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 8002a44:	88b9      	ldrh	r1, [r7, #4]
 8002a46:	f3c1 1140 	ubfx	r1, r1, #5, #1
 8002a4a:	4288      	cmp	r0, r1
 8002a4c:	d113      	bne.n	8002a76 <USBPD_PE_StateMachine_SRC+0x14a>
 8002a4e:	f000 fe26 	bl	800369e <.text_7>
 8002a52:	f000 fe72 	bl	800373a <.text_20+0x6>
 8002a56:	7cb1      	ldrb	r1, [r6, #18]
 8002a58:	2092      	movs	r0, #146	@ 0x92
 8002a5a:	2992      	cmp	r1, #146	@ 0x92
 8002a5c:	7470      	strb	r0, [r6, #17]
 8002a5e:	f000 810e 	beq.w	8002c7e <USBPD_PE_StateMachine_SRC+0x352>
 8002a62:	74b0      	strb	r0, [r6, #18]
 8002a64:	2100      	movs	r1, #0
 8002a66:	9100      	str	r1, [sp, #0]
 8002a68:	2300      	movs	r3, #0
 8002a6a:	7c31      	ldrb	r1, [r6, #16]
 8002a6c:	f8d9 c000 	ldr.w	ip, [r9]
 8002a70:	2292      	movs	r2, #146	@ 0x92
 8002a72:	2004      	movs	r0, #4
 8002a74:	47e0      	blx	ip
 8002a76:	7c71      	ldrb	r1, [r6, #17]
 8002a78:	000a      	movs	r2, r1
 8002a7a:	f24f 001f 	movw	r0, #61471	@ 0xf01f
 8002a7e:	f000 80f6 	beq.w	8002c6e <USBPD_PE_StateMachine_SRC+0x342>
 8002a82:	1e4a      	subs	r2, r1, #1
 8002a84:	d06f      	beq.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002a86:	1e52      	subs	r2, r2, #1
 8002a88:	f000 8105 	beq.w	8002c96 <USBPD_PE_StateMachine_SRC+0x36a>
 8002a8c:	1e52      	subs	r2, r2, #1
 8002a8e:	2a01      	cmp	r2, #1
 8002a90:	f240 84b2 	bls.w	80033f8 <USBPD_PE_StateMachine_SRC+0xacc>
 8002a94:	1e92      	subs	r2, r2, #2
 8002a96:	f000 8143 	beq.w	8002d20 <USBPD_PE_StateMachine_SRC+0x3f4>
 8002a9a:	1e52      	subs	r2, r2, #1
 8002a9c:	f000 8145 	beq.w	8002d2a <USBPD_PE_StateMachine_SRC+0x3fe>
 8002aa0:	1e52      	subs	r2, r2, #1
 8002aa2:	f000 814a 	beq.w	8002d3a <USBPD_PE_StateMachine_SRC+0x40e>
 8002aa6:	1e52      	subs	r2, r2, #1
 8002aa8:	f000 819d 	beq.w	8002de6 <USBPD_PE_StateMachine_SRC+0x4ba>
 8002aac:	1e52      	subs	r2, r2, #1
 8002aae:	f000 81e3 	beq.w	8002e78 <USBPD_PE_StateMachine_SRC+0x54c>
 8002ab2:	1ed2      	subs	r2, r2, #3
 8002ab4:	f000 8226 	beq.w	8002f04 <USBPD_PE_StateMachine_SRC+0x5d8>
 8002ab8:	1e52      	subs	r2, r2, #1
 8002aba:	f000 8234 	beq.w	8002f26 <USBPD_PE_StateMachine_SRC+0x5fa>
 8002abe:	1e52      	subs	r2, r2, #1
 8002ac0:	f000 80da 	beq.w	8002c78 <USBPD_PE_StateMachine_SRC+0x34c>
 8002ac4:	1e52      	subs	r2, r2, #1
 8002ac6:	f000 82a3 	beq.w	8003010 <USBPD_PE_StateMachine_SRC+0x6e4>
 8002aca:	1e52      	subs	r2, r2, #1
 8002acc:	f000 826a 	beq.w	8002fa4 <USBPD_PE_StateMachine_SRC+0x678>
 8002ad0:	1e52      	subs	r2, r2, #1
 8002ad2:	f000 826c 	beq.w	8002fae <USBPD_PE_StateMachine_SRC+0x682>
 8002ad6:	1e52      	subs	r2, r2, #1
 8002ad8:	f000 8277 	beq.w	8002fca <USBPD_PE_StateMachine_SRC+0x69e>
 8002adc:	1e52      	subs	r2, r2, #1
 8002ade:	f000 8303 	beq.w	80030e8 <USBPD_PE_StateMachine_SRC+0x7bc>
 8002ae2:	1e52      	subs	r2, r2, #1
 8002ae4:	f000 82bb 	beq.w	800305e <USBPD_PE_StateMachine_SRC+0x732>
 8002ae8:	1e52      	subs	r2, r2, #1
 8002aea:	f000 82c2 	beq.w	8003072 <USBPD_PE_StateMachine_SRC+0x746>
 8002aee:	1e52      	subs	r2, r2, #1
 8002af0:	f000 8192 	beq.w	8002e18 <USBPD_PE_StateMachine_SRC+0x4ec>
 8002af4:	1e52      	subs	r2, r2, #1
 8002af6:	f000 82d9 	beq.w	80030ac <USBPD_PE_StateMachine_SRC+0x780>
 8002afa:	1e52      	subs	r2, r2, #1
 8002afc:	2a01      	cmp	r2, #1
 8002afe:	d932      	bls.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002b00:	1e92      	subs	r2, r2, #2
 8002b02:	f000 8314 	beq.w	800312e <USBPD_PE_StateMachine_SRC+0x802>
 8002b06:	1e52      	subs	r2, r2, #1
 8002b08:	f000 831f 	beq.w	800314a <USBPD_PE_StateMachine_SRC+0x81e>
 8002b0c:	1e92      	subs	r2, r2, #2
 8002b0e:	d02a      	beq.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002b10:	1e52      	subs	r2, r2, #1
 8002b12:	f000 83ce 	beq.w	80032b2 <USBPD_PE_StateMachine_SRC+0x986>
 8002b16:	1e52      	subs	r2, r2, #1
 8002b18:	f000 83dc 	beq.w	80032d4 <USBPD_PE_StateMachine_SRC+0x9a8>
 8002b1c:	1e52      	subs	r2, r2, #1
 8002b1e:	f000 841a 	beq.w	8003356 <USBPD_PE_StateMachine_SRC+0xa2a>
 8002b22:	1e52      	subs	r2, r2, #1
 8002b24:	f000 843a 	beq.w	800339c <USBPD_PE_StateMachine_SRC+0xa70>
 8002b28:	1e52      	subs	r2, r2, #1
 8002b2a:	f000 834a 	beq.w	80031c2 <USBPD_PE_StateMachine_SRC+0x896>
 8002b2e:	1e92      	subs	r2, r2, #2
 8002b30:	f000 8369 	beq.w	8003206 <USBPD_PE_StateMachine_SRC+0x8da>
 8002b34:	1e52      	subs	r2, r2, #1
 8002b36:	f000 8380 	beq.w	800323a <USBPD_PE_StateMachine_SRC+0x90e>
 8002b3a:	1e52      	subs	r2, r2, #1
 8002b3c:	f000 839a 	beq.w	8003274 <USBPD_PE_StateMachine_SRC+0x948>
 8002b40:	1e52      	subs	r2, r2, #1
 8002b42:	2a02      	cmp	r2, #2
 8002b44:	d90f      	bls.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002b46:	1ed2      	subs	r2, r2, #3
 8002b48:	f000 8359 	beq.w	80031fe <USBPD_PE_StateMachine_SRC+0x8d2>
 8002b4c:	1e52      	subs	r2, r2, #1
 8002b4e:	f000 84c5 	beq.w	80034dc <USBPD_PE_StateMachine_SRC+0xbb0>
 8002b52:	1e52      	subs	r2, r2, #1
 8002b54:	d007      	beq.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002b56:	1e52      	subs	r2, r2, #1
 8002b58:	f000 84d1 	beq.w	80034fe <USBPD_PE_StateMachine_SRC+0xbd2>
 8002b5c:	1e52      	subs	r2, r2, #1
 8002b5e:	f000 8500 	beq.w	8003562 <USBPD_PE_StateMachine_SRC+0xc36>
 8002b62:	1e52      	subs	r2, r2, #1
 8002b64:	2a01      	cmp	r2, #1
 8002b66:	f240 8535 	bls.w	80035d4 <USBPD_PE_StateMachine_SRC+0xca8>
 8002b6a:	1e92      	subs	r2, r2, #2
 8002b6c:	d001      	beq.n	8002b72 <USBPD_PE_StateMachine_SRC+0x246>
 8002b6e:	1e92      	subs	r2, r2, #2
 8002b70:	2a05      	cmp	r2, #5
 8002b72:	f240 852b 	bls.w	80035cc <USBPD_PE_StateMachine_SRC+0xca0>
 8002b76:	1f92      	subs	r2, r2, #6
 8002b78:	f000 8503 	beq.w	8003582 <USBPD_PE_StateMachine_SRC+0xc56>
 8002b7c:	1e52      	subs	r2, r2, #1
 8002b7e:	2a03      	cmp	r2, #3
 8002b80:	d9f1      	bls.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002b82:	3a11      	subs	r2, #17
 8002b84:	d0ef      	beq.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002b86:	1e52      	subs	r2, r2, #1
 8002b88:	f000 811b 	beq.w	8002dc2 <USBPD_PE_StateMachine_SRC+0x496>
 8002b8c:	3a0f      	subs	r2, #15
 8002b8e:	f000 841c 	beq.w	80033ca <USBPD_PE_StateMachine_SRC+0xa9e>
 8002b92:	1fd2      	subs	r2, r2, #7
 8002b94:	2a01      	cmp	r2, #1
 8002b96:	bf84      	itt	hi
 8002b98:	1f52      	subhi	r2, r2, #5
 8002b9a:	2a01      	cmphi	r2, #1
 8002b9c:	d9e3      	bls.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002b9e:	3a0d      	subs	r2, #13
 8002ba0:	d0e1      	beq.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002ba2:	3a12      	subs	r2, #18
 8002ba4:	f000 8542 	beq.w	800362c <USBPD_PE_StateMachine_SRC+0xd00>
 8002ba8:	3a0c      	subs	r2, #12
 8002baa:	d068      	beq.n	8002c7e <USBPD_PE_StateMachine_SRC+0x352>
 8002bac:	1e52      	subs	r2, r2, #1
 8002bae:	2a02      	cmp	r2, #2
 8002bb0:	d9d9      	bls.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002bb2:	1ed2      	subs	r2, r2, #3
 8002bb4:	f000 81d1 	beq.w	8002f5a <USBPD_PE_StateMachine_SRC+0x62e>
 8002bb8:	1e52      	subs	r2, r2, #1
 8002bba:	f000 81e1 	beq.w	8002f80 <USBPD_PE_StateMachine_SRC+0x654>
 8002bbe:	1e92      	subs	r2, r2, #2
 8002bc0:	d0d1      	beq.n	8002b66 <USBPD_PE_StateMachine_SRC+0x23a>
 8002bc2:	1e52      	subs	r2, r2, #1
 8002bc4:	f000 80ac 	beq.w	8002d20 <USBPD_PE_StateMachine_SRC+0x3f4>
 8002bc8:	1e92      	subs	r2, r2, #2
 8002bca:	2a08      	cmp	r2, #8
 8002bcc:	f240 8508 	bls.w	80035e0 <USBPD_PE_StateMachine_SRC+0xcb4>
 8002bd0:	3a0a      	subs	r2, #10
 8002bd2:	f000 8514 	beq.w	80035fe <USBPD_PE_StateMachine_SRC+0xcd2>
 8002bd6:	a903      	add	r1, sp, #12
 8002bd8:	4630      	mov	r0, r6
 8002bda:	f001 fa2b 	bl	8004034 <PE_StateMachine_VDM>
 8002bde:	4604      	mov	r4, r0
 8002be0:	7c72      	ldrb	r2, [r6, #17]
 8002be2:	7cb0      	ldrb	r0, [r6, #18]
 8002be4:	4290      	cmp	r0, r2
 8002be6:	d003      	beq.n	8002bf0 <USBPD_PE_StateMachine_SRC+0x2c4>
 8002be8:	74b2      	strb	r2, [r6, #18]
 8002bea:	2100      	movs	r1, #0
 8002bec:	f000 fd62 	bl	80036b4 <.text_9>
 8002bf0:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8002bf4:	2814      	cmp	r0, #20
 8002bf6:	f000 851f 	beq.w	8003638 <USBPD_PE_StateMachine_SRC+0xd0c>
 8002bfa:	4630      	mov	r0, r6
 8002bfc:	f7fd ff17 	bl	8000a2e <PE_Check_AMSConflict>
 8002c00:	2815      	cmp	r0, #21
 8002c02:	d105      	bne.n	8002c10 <USBPD_PE_StateMachine_SRC+0x2e4>
 8002c04:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8002c08:	2814      	cmp	r0, #20
 8002c0a:	d001      	beq.n	8002c10 <USBPD_PE_StateMachine_SRC+0x2e4>
 8002c0c:	f000 fd92 	bl	8003734 <.text_20>
 8002c10:	7c72      	ldrb	r2, [r6, #17]
 8002c12:	7cb0      	ldrb	r0, [r6, #18]
 8002c14:	4290      	cmp	r0, r2
 8002c16:	d004      	beq.n	8002c22 <USBPD_PE_StateMachine_SRC+0x2f6>
 8002c18:	74b2      	strb	r2, [r6, #18]
 8002c1a:	f000 fd53 	bl	80036c4 <.text_10+0x2>
 8002c1e:	2004      	movs	r0, #4
 8002c20:	47a0      	blx	r4
 8002c22:	2400      	movs	r4, #0
 8002c24:	f000 bd23 	b.w	800366e <USBPD_PE_StateMachine_SRC+0xd42>
 8002c28:	f04f 34ff 	mov.w	r4, #4294967295
 8002c2c:	4620      	mov	r0, r4
 8002c2e:	e6da      	b.n	80029e6 <USBPD_PE_StateMachine_SRC+0xba>
 8002c30:	20a6      	movs	r0, #166	@ 0xa6
 8002c32:	f000 fd46 	bl	80036c2 <.text_10>
 8002c36:	22a6      	movs	r2, #166	@ 0xa6
 8002c38:	2004      	movs	r0, #4
 8002c3a:	47a0      	blx	r4
 8002c3c:	78b8      	ldrb	r0, [r7, #2]
 8002c3e:	2402      	movs	r4, #2
 8002c40:	280f      	cmp	r0, #15
 8002c42:	bf18      	it	ne
 8002c44:	2814      	cmpne	r0, #20
 8002c46:	d111      	bne.n	8002c6c <USBPD_PE_StateMachine_SRC+0x340>
 8002c48:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8002c4c:	2814      	cmp	r0, #20
 8002c4e:	d001      	beq.n	8002c54 <USBPD_PE_StateMachine_SRC+0x328>
 8002c50:	f000 fd70 	bl	8003734 <.text_20>
 8002c54:	78ba      	ldrb	r2, [r7, #2]
 8002c56:	7472      	strb	r2, [r6, #17]
 8002c58:	2000      	movs	r0, #0
 8002c5a:	70b8      	strb	r0, [r7, #2]
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	7cb0      	ldrb	r0, [r6, #18]
 8002c60:	62f1      	str	r1, [r6, #44]	@ 0x2c
 8002c62:	4290      	cmp	r0, r2
 8002c64:	d002      	beq.n	8002c6c <USBPD_PE_StateMachine_SRC+0x340>
 8002c66:	74b2      	strb	r2, [r6, #18]
 8002c68:	f000 fd24 	bl	80036b4 <.text_9>
 8002c6c:	e6e2      	b.n	8002a34 <USBPD_PE_StateMachine_SRC+0x108>
 8002c6e:	f000 fd3c 	bl	80036ea <.text_13>
 8002c72:	215f      	movs	r1, #95	@ 0x5f
 8002c74:	f000 fd52 	bl	800371c <.text_17>
 8002c78:	f04f 34ff 	mov.w	r4, #4294967295
 8002c7c:	e7b0      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8002c7e:	6870      	ldr	r0, [r6, #4]
 8002c80:	6801      	ldr	r1, [r0, #0]
 8002c82:	f021 0110 	bic.w	r1, r1, #16
 8002c86:	6001      	str	r1, [r0, #0]
 8002c88:	68b0      	ldr	r0, [r6, #8]
 8002c8a:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002c8c:	2900      	cmp	r1, #0
 8002c8e:	d0f3      	beq.n	8002c78 <USBPD_PE_StateMachine_SRC+0x34c>
 8002c90:	7c30      	ldrb	r0, [r6, #16]
 8002c92:	4788      	blx	r1
 8002c94:	e7f0      	b.n	8002c78 <USBPD_PE_StateMachine_SRC+0x34c>
 8002c96:	f000 fd22 	bl	80036de <.text_12>
 8002c9a:	bf1a      	itte	ne
 8002c9c:	6830      	ldrne	r0, [r6, #0]
 8002c9e:	6801      	ldrne	r1, [r0, #0]
 8002ca0:	2101      	moveq	r1, #1
 8002ca2:	4640      	mov	r0, r8
 8002ca4:	f002 f9d4 	bl	8005050 <USBPD_PRL_SOPCapability>
 8002ca8:	6870      	ldr	r0, [r6, #4]
 8002caa:	6801      	ldr	r1, [r0, #0]
 8002cac:	f3c1 3000 	ubfx	r0, r1, #12, #1
 8002cb0:	b388      	cbz	r0, 8002d16 <USBPD_PE_StateMachine_SRC+0x3ea>
 8002cb2:	f001 0203 	and.w	r2, r1, #3
 8002cb6:	6870      	ldr	r0, [r6, #4]
 8002cb8:	2a01      	cmp	r2, #1
 8002cba:	bf0c      	ite	eq
 8002cbc:	2200      	moveq	r2, #0
 8002cbe:	2220      	movne	r2, #32
 8002cc0:	f021 0120 	bic.w	r1, r1, #32
 8002cc4:	4311      	orrs	r1, r2
 8002cc6:	6001      	str	r1, [r0, #0]
 8002cc8:	2000      	movs	r0, #0
 8002cca:	70e8      	strb	r0, [r5, #3]
 8002ccc:	2101      	movs	r1, #1
 8002cce:	f000 fd29 	bl	8003724 <.text_18+0x2>
 8002cd2:	6870      	ldr	r0, [r6, #4]
 8002cd4:	6801      	ldr	r1, [r0, #0]
 8002cd6:	f3c1 1000 	ubfx	r0, r1, #4, #1
 8002cda:	b130      	cbz	r0, 8002cea <USBPD_PE_StateMachine_SRC+0x3be>
 8002cdc:	f248 0014 	movw	r0, #32788	@ 0x8014
 8002ce0:	83f0      	strh	r0, [r6, #30]
 8002ce2:	2414      	movs	r4, #20
 8002ce4:	2106      	movs	r1, #6
 8002ce6:	7471      	strb	r1, [r6, #17]
 8002ce8:	e77a      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8002cea:	f3c1 30c0 	ubfx	r0, r1, #15, #1
 8002cee:	2800      	cmp	r0, #0
 8002cf0:	d00a      	beq.n	8002d08 <USBPD_PE_StateMachine_SRC+0x3dc>
 8002cf2:	6830      	ldr	r0, [r6, #0]
 8002cf4:	7801      	ldrb	r1, [r0, #0]
 8002cf6:	078a      	lsls	r2, r1, #30
 8002cf8:	f140 808c 	bpl.w	8002e14 <USBPD_PE_StateMachine_SRC+0x4e8>
 8002cfc:	7929      	ldrb	r1, [r5, #4]
 8002cfe:	2914      	cmp	r1, #20
 8002d00:	f080 8088 	bcs.w	8002e14 <USBPD_PE_StateMachine_SRC+0x4e8>
 8002d04:	68f0      	ldr	r0, [r6, #12]
 8002d06:	2800      	cmp	r0, #0
 8002d08:	f000 8084 	beq.w	8002e14 <USBPD_PE_StateMachine_SRC+0x4e8>
 8002d0c:	1c49      	adds	r1, r1, #1
 8002d0e:	7129      	strb	r1, [r5, #4]
 8002d10:	2005      	movs	r0, #5
 8002d12:	7470      	strb	r0, [r6, #17]
 8002d14:	e764      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8002d16:	7c30      	ldrb	r0, [r6, #16]
 8002d18:	2121      	movs	r1, #33	@ 0x21
 8002d1a:	f7fd fc1c 	bl	8000556 <USBPD_PE_Notification>
 8002d1e:	e1e1      	b.n	80030e4 <USBPD_PE_StateMachine_SRC+0x7b8>
 8002d20:	a903      	add	r1, sp, #12
 8002d22:	4630      	mov	r0, r6
 8002d24:	f000 fd3c 	bl	80037a0 <PE_StateMachine_VDMCable>
 8002d28:	e759      	b.n	8002bde <USBPD_PE_StateMachine_SRC+0x2b2>
 8002d2a:	8bf0      	ldrh	r0, [r6, #30]
 8002d2c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002d30:	d102      	bne.n	8002d38 <USBPD_PE_StateMachine_SRC+0x40c>
 8002d32:	2107      	movs	r1, #7
 8002d34:	7471      	strb	r1, [r6, #17]
 8002d36:	2400      	movs	r4, #0
 8002d38:	e752      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8002d3a:	6971      	ldr	r1, [r6, #20]
 8002d3c:	0889      	lsrs	r1, r1, #2
 8002d3e:	f001 0101 	and.w	r1, r1, #1
 8002d42:	4630      	mov	r0, r6
 8002d44:	f000 fd01 	bl	800374a <PE_Send_SRCCapabilities>
 8002d48:	2805      	cmp	r0, #5
 8002d4a:	d002      	beq.n	8002d52 <USBPD_PE_StateMachine_SRC+0x426>
 8002d4c:	2809      	cmp	r0, #9
 8002d4e:	d0f3      	beq.n	8002d38 <USBPD_PE_StateMachine_SRC+0x40c>
 8002d50:	e011      	b.n	8002d76 <USBPD_PE_StateMachine_SRC+0x44a>
 8002d52:	2001      	movs	r0, #1
 8002d54:	6971      	ldr	r1, [r6, #20]
 8002d56:	7730      	strb	r0, [r6, #28]
 8002d58:	f041 0104 	orr.w	r1, r1, #4
 8002d5c:	6171      	str	r1, [r6, #20]
 8002d5e:	2000      	movs	r0, #0
 8002d60:	70e8      	strb	r0, [r5, #3]
 8002d62:	70a8      	strb	r0, [r5, #2]
 8002d64:	f8a6 a01e 	strh.w	sl, [r6, #30]
 8002d68:	2016      	movs	r0, #22
 8002d6a:	241b      	movs	r4, #27
 8002d6c:	7470      	strb	r0, [r6, #17]
 8002d6e:	210f      	movs	r1, #15
 8002d70:	f000 fcd4 	bl	800371c <.text_17>
 8002d74:	e734      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8002d76:	6970      	ldr	r0, [r6, #20]
 8002d78:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8002d7c:	b978      	cbnz	r0, 8002d9e <USBPD_PE_StateMachine_SRC+0x472>
 8002d7e:	78e8      	ldrb	r0, [r5, #3]
 8002d80:	2833      	cmp	r0, #51	@ 0x33
 8002d82:	d218      	bcs.n	8002db6 <USBPD_PE_StateMachine_SRC+0x48a>
 8002d84:	f248 0196 	movw	r1, #32918	@ 0x8096
 8002d88:	83f1      	strh	r1, [r6, #30]
 8002d8a:	2008      	movs	r0, #8
 8002d8c:	7470      	strb	r0, [r6, #17]
 8002d8e:	2496      	movs	r4, #150	@ 0x96
 8002d90:	8c71      	ldrh	r1, [r6, #34]	@ 0x22
 8002d92:	0448      	lsls	r0, r1, #17
 8002d94:	d002      	beq.n	8002d9c <USBPD_PE_StateMachine_SRC+0x470>
 8002d96:	8c74      	ldrh	r4, [r6, #34]	@ 0x22
 8002d98:	f3c4 040e 	ubfx	r4, r4, #0, #15
 8002d9c:	e720      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8002d9e:	6870      	ldr	r0, [r6, #4]
 8002da0:	7801      	ldrb	r1, [r0, #0]
 8002da2:	f001 0103 	and.w	r1, r1, #3
 8002da6:	2902      	cmp	r1, #2
 8002da8:	bf04      	itt	eq
 8002daa:	7c30      	ldrbeq	r0, [r6, #16]
 8002dac:	f002 f93f 	bleq	800502e <USBPD_PRL_SRCReleaseSinkNG>
 8002db0:	2011      	movs	r0, #17
 8002db2:	7470      	strb	r0, [r6, #17]
 8002db4:	e7bf      	b.n	8002d36 <USBPD_PE_StateMachine_SRC+0x40a>
 8002db6:	7c30      	ldrb	r0, [r6, #16]
 8002db8:	2121      	movs	r1, #33	@ 0x21
 8002dba:	f7fd fbcc 	bl	8000556 <USBPD_PE_Notification>
 8002dbe:	2000      	movs	r0, #0
 8002dc0:	e7a7      	b.n	8002d12 <USBPD_PE_StateMachine_SRC+0x3e6>
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	4630      	mov	r0, r6
 8002dc6:	f000 fcc0 	bl	800374a <PE_Send_SRCCapabilities>
 8002dca:	2805      	cmp	r0, #5
 8002dcc:	d107      	bne.n	8002dde <USBPD_PE_StateMachine_SRC+0x4b2>
 8002dce:	f000 fca8 	bl	8003722 <.text_18>
 8002dd2:	2001      	movs	r0, #1
 8002dd4:	f000 fc5f 	bl	8003696 <.text_6>
 8002dd8:	2116      	movs	r1, #22
 8002dda:	7471      	strb	r1, [r6, #17]
 8002ddc:	e7c7      	b.n	8002d6e <USBPD_PE_StateMachine_SRC+0x442>
 8002dde:	2000      	movs	r0, #0
 8002de0:	7730      	strb	r0, [r6, #28]
 8002de2:	2111      	movs	r1, #17
 8002de4:	e77f      	b.n	8002ce6 <USBPD_PE_StateMachine_SRC+0x3ba>
 8002de6:	8c70      	ldrh	r0, [r6, #34]	@ 0x22
 8002de8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002dec:	d106      	bne.n	8002dfc <USBPD_PE_StateMachine_SRC+0x4d0>
 8002dee:	2100      	movs	r1, #0
 8002df0:	8471      	strh	r1, [r6, #34]	@ 0x22
 8002df2:	2105      	movs	r1, #5
 8002df4:	7928      	ldrb	r0, [r5, #4]
 8002df6:	1c40      	adds	r0, r0, #1
 8002df8:	7128      	strb	r0, [r5, #4]
 8002dfa:	7471      	strb	r1, [r6, #17]
 8002dfc:	8bf0      	ldrh	r0, [r6, #30]
 8002dfe:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002e02:	d1cb      	bne.n	8002d9c <USBPD_PE_StateMachine_SRC+0x470>
 8002e04:	6830      	ldr	r0, [r6, #0]
 8002e06:	6841      	ldr	r1, [r0, #4]
 8002e08:	f3c1 10c0 	ubfx	r0, r1, #7, #1
 8002e0c:	b110      	cbz	r0, 8002e14 <USBPD_PE_StateMachine_SRC+0x4e8>
 8002e0e:	78e8      	ldrb	r0, [r5, #3]
 8002e10:	1c40      	adds	r0, r0, #1
 8002e12:	70e8      	strb	r0, [r5, #3]
 8002e14:	2007      	movs	r0, #7
 8002e16:	e77c      	b.n	8002d12 <USBPD_PE_StateMachine_SRC+0x3e6>
 8002e18:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8002e1c:	2811      	cmp	r0, #17
 8002e1e:	d10b      	bne.n	8002e38 <USBPD_PE_StateMachine_SRC+0x50c>
 8002e20:	88b9      	ldrh	r1, [r7, #4]
 8002e22:	0bc8      	lsrs	r0, r1, #15
 8002e24:	d108      	bne.n	8002e38 <USBPD_PE_StateMachine_SRC+0x50c>
 8002e26:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8002e2a:	2800      	cmp	r0, #0
 8002e2c:	f000 80eb 	beq.w	8003006 <USBPD_PE_StateMachine_SRC+0x6da>
 8002e30:	7938      	ldrb	r0, [r7, #4]
 8002e32:	f000 001f 	and.w	r0, r0, #31
 8002e36:	2802      	cmp	r0, #2
 8002e38:	f040 80e5 	bne.w	8003006 <USBPD_PE_StateMachine_SRC+0x6da>
 8002e3c:	68b8      	ldr	r0, [r7, #8]
 8002e3e:	7881      	ldrb	r1, [r0, #2]
 8002e40:	78c2      	ldrb	r2, [r0, #3]
 8002e42:	eb01 2302 	add.w	r3, r1, r2, lsl #8
 8002e46:	7901      	ldrb	r1, [r0, #4]
 8002e48:	7940      	ldrb	r0, [r0, #5]
 8002e4a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 8002e4e:	eb03 6300 	add.w	r3, r3, r0, lsl #24
 8002e52:	9300      	str	r3, [sp, #0]
 8002e54:	88b8      	ldrh	r0, [r7, #4]
 8002e56:	f3c0 1181 	ubfx	r1, r0, #6, #2
 8002e5a:	7c30      	ldrb	r0, [r6, #16]
 8002e5c:	f7fd feeb 	bl	8000c36 <PE_ExtRevisionInteroperability>
 8002e60:	68b4      	ldr	r4, [r6, #8]
 8002e62:	7c30      	ldrb	r0, [r6, #16]
 8002e64:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8002e68:	2304      	movs	r3, #4
 8002e6a:	466a      	mov	r2, sp
 8002e6c:	2106      	movs	r1, #6
 8002e6e:	47e0      	blx	ip
 8002e70:	2009      	movs	r0, #9
 8002e72:	7470      	strb	r0, [r6, #17]
 8002e74:	2400      	movs	r4, #0
 8002e76:	e0c0      	b.n	8002ffa <USBPD_PE_StateMachine_SRC+0x6ce>
 8002e78:	68b2      	ldr	r2, [r6, #8]
 8002e7a:	7c30      	ldrb	r0, [r6, #16]
 8002e7c:	69d3      	ldr	r3, [r2, #28]
 8002e7e:	a901      	add	r1, sp, #4
 8002e80:	4798      	blx	r3
 8002e82:	280a      	cmp	r0, #10
 8002e84:	d011      	beq.n	8002eaa <USBPD_PE_StateMachine_SRC+0x57e>
 8002e86:	280b      	cmp	r0, #11
 8002e88:	d02f      	beq.n	8002eea <USBPD_PE_StateMachine_SRC+0x5be>
 8002e8a:	280d      	cmp	r0, #13
 8002e8c:	6870      	ldr	r0, [r6, #4]
 8002e8e:	6801      	ldr	r1, [r0, #0]
 8002e90:	f3c1 2002 	ubfx	r0, r1, #8, #3
 8002e94:	d12e      	bne.n	8002ef4 <USBPD_PE_StateMachine_SRC+0x5c8>
 8002e96:	2803      	cmp	r0, #3
 8002e98:	bf0c      	ite	eq
 8002e9a:	2303      	moveq	r3, #3
 8002e9c:	230e      	movne	r3, #14
 8002e9e:	2000      	movs	r0, #0
 8002ea0:	9000      	str	r0, [sp, #0]
 8002ea2:	220c      	movs	r2, #12
 8002ea4:	f000 fc4d 	bl	8003742 <.text_21+0x2>
 8002ea8:	e69a      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8002eaa:	f8a6 b01e 	strh.w	fp, [r6, #30]
 8002eae:	241e      	movs	r4, #30
 8002eb0:	6870      	ldr	r0, [r6, #4]
 8002eb2:	6801      	ldr	r1, [r0, #0]
 8002eb4:	f3c1 2002 	ubfx	r0, r1, #8, #3
 8002eb8:	2801      	cmp	r0, #1
 8002eba:	d00b      	beq.n	8002ed4 <USBPD_PE_StateMachine_SRC+0x5a8>
 8002ebc:	9801      	ldr	r0, [sp, #4]
 8002ebe:	2803      	cmp	r0, #3
 8002ec0:	bf02      	ittt	eq
 8002ec2:	6970      	ldreq	r0, [r6, #20]
 8002ec4:	f3c0 00c1 	ubfxeq	r0, r0, #3, #2
 8002ec8:	2803      	cmpeq	r0, #3
 8002eca:	d103      	bne.n	8002ed4 <USBPD_PE_StateMachine_SRC+0x5a8>
 8002ecc:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002ed0:	83f0      	strh	r0, [r6, #30]
 8002ed2:	2400      	movs	r4, #0
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	9000      	str	r0, [sp, #0]
 8002ed8:	230c      	movs	r3, #12
 8002eda:	f000 fc31 	bl	8003740 <.text_21>
 8002ede:	9801      	ldr	r0, [sp, #4]
 8002ee0:	6971      	ldr	r1, [r6, #20]
 8002ee2:	f360 01c4 	bfi	r1, r0, #3, #2
 8002ee6:	6171      	str	r1, [r6, #20]
 8002ee8:	e67a      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8002eea:	2000      	movs	r0, #0
 8002eec:	9000      	str	r0, [sp, #0]
 8002eee:	230c      	movs	r3, #12
 8002ef0:	2202      	movs	r2, #2
 8002ef2:	e7d7      	b.n	8002ea4 <USBPD_PE_StateMachine_SRC+0x578>
 8002ef4:	2803      	cmp	r0, #3
 8002ef6:	bf0c      	ite	eq
 8002ef8:	2303      	moveq	r3, #3
 8002efa:	230e      	movne	r3, #14
 8002efc:	2000      	movs	r0, #0
 8002efe:	9000      	str	r0, [sp, #0]
 8002f00:	2204      	movs	r2, #4
 8002f02:	e7cf      	b.n	8002ea4 <USBPD_PE_StateMachine_SRC+0x578>
 8002f04:	8bf0      	ldrh	r0, [r6, #30]
 8002f06:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002f0a:	d1ed      	bne.n	8002ee8 <USBPD_PE_StateMachine_SRC+0x5bc>
 8002f0c:	f000 fc09 	bl	8003722 <.text_18>
 8002f10:	68b0      	ldr	r0, [r6, #8]
 8002f12:	6801      	ldr	r1, [r0, #0]
 8002f14:	2900      	cmp	r1, #0
 8002f16:	d0e7      	beq.n	8002ee8 <USBPD_PE_StateMachine_SRC+0x5bc>
 8002f18:	7c30      	ldrb	r0, [r6, #16]
 8002f1a:	4788      	blx	r1
 8002f1c:	2800      	cmp	r0, #0
 8002f1e:	f040 8252 	bne.w	80033c6 <USBPD_PE_StateMachine_SRC+0xa9a>
 8002f22:	200d      	movs	r0, #13
 8002f24:	e6f5      	b.n	8002d12 <USBPD_PE_StateMachine_SRC+0x3e6>
 8002f26:	2100      	movs	r1, #0
 8002f28:	9100      	str	r1, [sp, #0]
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	2206      	movs	r2, #6
 8002f2e:	f000 fc09 	bl	8003744 <.text_21+0x4>
 8002f32:	2800      	cmp	r0, #0
 8002f34:	d110      	bne.n	8002f58 <USBPD_PE_StateMachine_SRC+0x62c>
 8002f36:	2103      	movs	r1, #3
 8002f38:	f000 fbf4 	bl	8003724 <.text_18+0x2>
 8002f3c:	7c30      	ldrb	r0, [r6, #16]
 8002f3e:	2110      	movs	r1, #16
 8002f40:	f7fd fb09 	bl	8000556 <USBPD_PE_Notification>
 8002f44:	2000      	movs	r0, #0
 8002f46:	84b0      	strh	r0, [r6, #36]	@ 0x24
 8002f48:	6970      	ldr	r0, [r6, #20]
 8002f4a:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 8002f4e:	2803      	cmp	r0, #3
 8002f50:	d102      	bne.n	8002f58 <USBPD_PE_StateMachine_SRC+0x62c>
 8002f52:	f24b 60b0 	movw	r0, #46768	@ 0xb6b0
 8002f56:	84b0      	strh	r0, [r6, #36]	@ 0x24
 8002f58:	e642      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8002f5a:	2101      	movs	r1, #1
 8002f5c:	9100      	str	r1, [sp, #0]
 8002f5e:	2397      	movs	r3, #151	@ 0x97
 8002f60:	2202      	movs	r2, #2
 8002f62:	f000 fbee 	bl	8003742 <.text_21+0x2>
 8002f66:	2800      	cmp	r0, #0
 8002f68:	d1f6      	bne.n	8002f58 <USBPD_PE_StateMachine_SRC+0x62c>
 8002f6a:	7c30      	ldrb	r0, [r6, #16]
 8002f6c:	7734      	strb	r4, [r6, #28]
 8002f6e:	2129      	movs	r1, #41	@ 0x29
 8002f70:	f7fd faf1 	bl	8000556 <USBPD_PE_Notification>
 8002f74:	f248 2026 	movw	r0, #33318	@ 0x8226
 8002f78:	83f0      	strh	r0, [r6, #30]
 8002f7a:	f240 2426 	movw	r4, #550	@ 0x226
 8002f7e:	e62f      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8002f80:	8bf0      	ldrh	r0, [r6, #30]
 8002f82:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002f86:	d1fa      	bne.n	8002f7e <USBPD_PE_StateMachine_SRC+0x652>
 8002f88:	7c30      	ldrb	r0, [r6, #16]
 8002f8a:	212a      	movs	r1, #42	@ 0x2a
 8002f8c:	f7fd fae3 	bl	8000556 <USBPD_PE_Notification>
 8002f90:	2000      	movs	r0, #0
 8002f92:	9000      	str	r0, [sp, #0]
 8002f94:	2303      	movs	r3, #3
 8002f96:	2206      	movs	r2, #6
 8002f98:	f000 fbd3 	bl	8003742 <.text_21+0x2>
 8002f9c:	2800      	cmp	r0, #0
 8002f9e:	d1ee      	bne.n	8002f7e <USBPD_PE_StateMachine_SRC+0x652>
 8002fa0:	212e      	movs	r1, #46	@ 0x2e
 8002fa2:	e6e5      	b.n	8002d70 <USBPD_PE_StateMachine_SRC+0x444>
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	9000      	str	r0, [sp, #0]
 8002fa8:	2307      	movs	r3, #7
 8002faa:	2203      	movs	r2, #3
 8002fac:	e77a      	b.n	8002ea4 <USBPD_PE_StateMachine_SRC+0x578>
 8002fae:	2000      	movs	r0, #0
 8002fb0:	9000      	str	r0, [sp, #0]
 8002fb2:	2312      	movs	r3, #18
 8002fb4:	7879      	ldrb	r1, [r7, #1]
 8002fb6:	220d      	movs	r2, #13
 8002fb8:	f000 fbc4 	bl	8003744 <.text_21+0x4>
 8002fbc:	2800      	cmp	r0, #0
 8002fbe:	d1de      	bne.n	8002f7e <USBPD_PE_StateMachine_SRC+0x652>
 8002fc0:	f8a6 a01e 	strh.w	sl, [r6, #30]
 8002fc4:	241b      	movs	r4, #27
 8002fc6:	2130      	movs	r1, #48	@ 0x30
 8002fc8:	e6d2      	b.n	8002d70 <USBPD_PE_StateMachine_SRC+0x444>
 8002fca:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8002fce:	2914      	cmp	r1, #20
 8002fd0:	d019      	beq.n	8003006 <USBPD_PE_StateMachine_SRC+0x6da>
 8002fd2:	783a      	ldrb	r2, [r7, #0]
 8002fd4:	7879      	ldrb	r1, [r7, #1]
 8002fd6:	428a      	cmp	r2, r1
 8002fd8:	bf02      	ittt	eq
 8002fda:	88ba      	ldrheq	r2, [r7, #4]
 8002fdc:	4010      	andeq	r0, r2
 8002fde:	2803      	cmpeq	r0, #3
 8002fe0:	d111      	bne.n	8003006 <USBPD_PE_StateMachine_SRC+0x6da>
 8002fe2:	7c30      	ldrb	r0, [r6, #16]
 8002fe4:	2131      	movs	r1, #49	@ 0x31
 8002fe6:	f7fd fab6 	bl	8000556 <USBPD_PE_Notification>
 8002fea:	7838      	ldrb	r0, [r7, #0]
 8002fec:	b910      	cbnz	r0, 8002ff4 <USBPD_PE_StateMachine_SRC+0x6c8>
 8002fee:	2107      	movs	r1, #7
 8002ff0:	7471      	strb	r1, [r6, #17]
 8002ff2:	e002      	b.n	8002ffa <USBPD_PE_StateMachine_SRC+0x6ce>
 8002ff4:	2003      	movs	r0, #3
 8002ff6:	7470      	strb	r0, [r6, #17]
 8002ff8:	2400      	movs	r4, #0
 8002ffa:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8002ffe:	2814      	cmp	r0, #20
 8003000:	d001      	beq.n	8003006 <USBPD_PE_StateMachine_SRC+0x6da>
 8003002:	f000 fb97 	bl	8003734 <.text_20>
 8003006:	8bf0      	ldrh	r0, [r6, #30]
 8003008:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800300c:	d1b7      	bne.n	8002f7e <USBPD_PE_StateMachine_SRC+0x652>
 800300e:	e1da      	b.n	80033c6 <USBPD_PE_StateMachine_SRC+0xa9a>
 8003010:	6870      	ldr	r0, [r6, #4]
 8003012:	7801      	ldrb	r1, [r0, #0]
 8003014:	f001 0103 	and.w	r1, r1, #3
 8003018:	2902      	cmp	r1, #2
 800301a:	bf04      	itt	eq
 800301c:	7c30      	ldrbeq	r0, [r6, #16]
 800301e:	f002 f806 	bleq	800502e <USBPD_PRL_SRCReleaseSinkNG>
 8003022:	2105      	movs	r1, #5
 8003024:	4630      	mov	r0, r6
 8003026:	f7fd fc65 	bl	80008f4 <PE_Send_RESET>
 800302a:	f000 fb5e 	bl	80036ea <.text_13>
 800302e:	2100      	movs	r1, #0
 8003030:	78a8      	ldrb	r0, [r5, #2]
 8003032:	1c40      	adds	r0, r0, #1
 8003034:	70a8      	strb	r0, [r5, #2]
 8003036:	2202      	movs	r2, #2
 8003038:	6970      	ldr	r0, [r6, #20]
 800303a:	f420 60c0 	bic.w	r0, r0, #1536	@ 0x600
 800303e:	6170      	str	r0, [r6, #20]
 8003040:	70b9      	strb	r1, [r7, #2]
 8003042:	f420 70e0 	bic.w	r0, r0, #448	@ 0x1c0
 8003046:	6170      	str	r0, [r6, #20]
 8003048:	f000 fb70 	bl	800372c <.text_19+0x2>
 800304c:	2169      	movs	r1, #105	@ 0x69
 800304e:	4640      	mov	r0, r8
 8003050:	f7fd fa81 	bl	8000556 <USBPD_PE_Notification>
 8003054:	f8a6 a01e 	strh.w	sl, [r6, #30]
 8003058:	241b      	movs	r4, #27
 800305a:	2015      	movs	r0, #21
 800305c:	e659      	b.n	8002d12 <USBPD_PE_StateMachine_SRC+0x3e6>
 800305e:	6870      	ldr	r0, [r6, #4]
 8003060:	7801      	ldrb	r1, [r0, #0]
 8003062:	f001 0103 	and.w	r1, r1, #3
 8003066:	2902      	cmp	r1, #2
 8003068:	bf04      	itt	eq
 800306a:	7c30      	ldrbeq	r0, [r6, #16]
 800306c:	f001 ffdf 	bleq	800502e <USBPD_PRL_SRCReleaseSinkNG>
 8003070:	e7ec      	b.n	800304c <USBPD_PE_StateMachine_SRC+0x720>
 8003072:	8bf0      	ldrh	r0, [r6, #30]
 8003074:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003078:	d117      	bne.n	80030aa <USBPD_PE_StateMachine_SRC+0x77e>
 800307a:	78a9      	ldrb	r1, [r5, #2]
 800307c:	6970      	ldr	r0, [r6, #20]
 800307e:	2903      	cmp	r1, #3
 8003080:	d303      	bcc.n	800308a <USBPD_PE_StateMachine_SRC+0x75e>
 8003082:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8003086:	bb48      	cbnz	r0, 80030dc <USBPD_PE_StateMachine_SRC+0x7b0>
 8003088:	e02c      	b.n	80030e4 <USBPD_PE_StateMachine_SRC+0x7b8>
 800308a:	f248 218a 	movw	r1, #33418	@ 0x828a
 800308e:	83f1      	strh	r1, [r6, #30]
 8003090:	2217      	movs	r2, #23
 8003092:	7472      	strb	r2, [r6, #17]
 8003094:	2400      	movs	r4, #0
 8003096:	f3c0 2041 	ubfx	r0, r0, #9, #2
 800309a:	1e42      	subs	r2, r0, #1
 800309c:	4192      	sbcs	r2, r2
 800309e:	0fd2      	lsrs	r2, r2, #31
 80030a0:	f000 fb44 	bl	800372c <.text_19+0x2>
 80030a4:	2203      	movs	r2, #3
 80030a6:	f000 fb41 	bl	800372c <.text_19+0x2>
 80030aa:	e599      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 80030ac:	68b2      	ldr	r2, [r6, #8]
 80030ae:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80030b0:	2100      	movs	r1, #0
 80030b2:	4640      	mov	r0, r8
 80030b4:	4798      	blx	r3
 80030b6:	2801      	cmp	r0, #1
 80030b8:	d106      	bne.n	80030c8 <USBPD_PE_StateMachine_SRC+0x79c>
 80030ba:	f248 3020 	movw	r0, #33568	@ 0x8320
 80030be:	83f0      	strh	r0, [r6, #30]
 80030c0:	2113      	movs	r1, #19
 80030c2:	f44f 7448 	mov.w	r4, #800	@ 0x320
 80030c6:	7471      	strb	r1, [r6, #17]
 80030c8:	8bf0      	ldrh	r0, [r6, #30]
 80030ca:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80030ce:	d1ec      	bne.n	80030aa <USBPD_PE_StateMachine_SRC+0x77e>
 80030d0:	f000 fb2b 	bl	800372a <.text_19>
 80030d4:	6970      	ldr	r0, [r6, #20]
 80030d6:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80030da:	b118      	cbz	r0, 80030e4 <USBPD_PE_StateMachine_SRC+0x7b8>
 80030dc:	68b1      	ldr	r1, [r6, #8]
 80030de:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80030e0:	2800      	cmp	r0, #0
 80030e2:	d11f      	bne.n	8003124 <USBPD_PE_StateMachine_SRC+0x7f8>
 80030e4:	2100      	movs	r1, #0
 80030e6:	e5fe      	b.n	8002ce6 <USBPD_PE_StateMachine_SRC+0x3ba>
 80030e8:	8bf0      	ldrh	r0, [r6, #30]
 80030ea:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80030ee:	d1dc      	bne.n	80030aa <USBPD_PE_StateMachine_SRC+0x77e>
 80030f0:	2204      	movs	r2, #4
 80030f2:	f000 fb1b 	bl	800372c <.text_19+0x2>
 80030f6:	68b2      	ldr	r2, [r6, #8]
 80030f8:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80030fa:	2101      	movs	r1, #1
 80030fc:	4640      	mov	r0, r8
 80030fe:	4798      	blx	r3
 8003100:	2801      	cmp	r0, #1
 8003102:	d10a      	bne.n	800311a <USBPD_PE_StateMachine_SRC+0x7ee>
 8003104:	4630      	mov	r0, r6
 8003106:	f7fd fcf4 	bl	8000af2 <PE_Reset_HardReset>
 800310a:	2168      	movs	r1, #104	@ 0x68
 800310c:	4640      	mov	r0, r8
 800310e:	f7fd fa22 	bl	8000556 <USBPD_PE_Notification>
 8003112:	2205      	movs	r2, #5
 8003114:	f000 fb0a 	bl	800372c <.text_19+0x2>
 8003118:	e67c      	b.n	8002e14 <USBPD_PE_StateMachine_SRC+0x4e8>
 800311a:	f000 fb06 	bl	800372a <.text_19>
 800311e:	68b1      	ldr	r1, [r6, #8]
 8003120:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8003122:	2800      	cmp	r0, #0
 8003124:	f040 8280 	bne.w	8003628 <USBPD_PE_StateMachine_SRC+0xcfc>
 8003128:	2100      	movs	r1, #0
 800312a:	7471      	strb	r1, [r6, #17]
 800312c:	e603      	b.n	8002d36 <USBPD_PE_StateMachine_SRC+0x40a>
 800312e:	2001      	movs	r0, #1
 8003130:	9000      	str	r0, [sp, #0]
 8003132:	231b      	movs	r3, #27
 8003134:	2207      	movs	r2, #7
 8003136:	f000 fb04 	bl	8003742 <.text_21+0x2>
 800313a:	2800      	cmp	r0, #0
 800313c:	d1b5      	bne.n	80030aa <USBPD_PE_StateMachine_SRC+0x77e>
 800313e:	2006      	movs	r0, #6
 8003140:	f000 faa9 	bl	8003696 <.text_6>
 8003144:	241b      	movs	r4, #27
 8003146:	210b      	movs	r1, #11
 8003148:	e612      	b.n	8002d70 <USBPD_PE_StateMachine_SRC+0x444>
 800314a:	f89d 000c 	ldrb.w	r0, [sp, #12]
 800314e:	2811      	cmp	r0, #17
 8003150:	d131      	bne.n	80031b6 <USBPD_PE_StateMachine_SRC+0x88a>
 8003152:	88b9      	ldrh	r1, [r7, #4]
 8003154:	0bc8      	lsrs	r0, r1, #15
 8003156:	d11b      	bne.n	8003190 <USBPD_PE_StateMachine_SRC+0x864>
 8003158:	f3c1 3002 	ubfx	r0, r1, #12, #3
 800315c:	b1c0      	cbz	r0, 8003190 <USBPD_PE_StateMachine_SRC+0x864>
 800315e:	4608      	mov	r0, r1
 8003160:	f000 011f 	and.w	r1, r0, #31
 8003164:	2901      	cmp	r1, #1
 8003166:	d113      	bne.n	8003190 <USBPD_PE_StateMachine_SRC+0x864>
 8003168:	68b4      	ldr	r4, [r6, #8]
 800316a:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800316e:	f3c0 3302 	ubfx	r3, r0, #12, #3
 8003172:	68b8      	ldr	r0, [r7, #8]
 8003174:	1c82      	adds	r2, r0, #2
 8003176:	7c30      	ldrb	r0, [r6, #16]
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	2104      	movs	r1, #4
 800317c:	47e0      	blx	ip
 800317e:	f000 fa92 	bl	80036a6 <.text_8>
 8003182:	d001      	beq.n	8003188 <USBPD_PE_StateMachine_SRC+0x85c>
 8003184:	f000 fad6 	bl	8003734 <.text_20>
 8003188:	7c30      	ldrb	r0, [r6, #16]
 800318a:	210d      	movs	r1, #13
 800318c:	f7fd f9e3 	bl	8000556 <USBPD_PE_Notification>
 8003190:	88b8      	ldrh	r0, [r7, #4]
 8003192:	f410 4f70 	tst.w	r0, #61440	@ 0xf000
 8003196:	d10e      	bne.n	80031b6 <USBPD_PE_StateMachine_SRC+0x88a>
 8003198:	f000 001f 	and.w	r0, r0, #31
 800319c:	2804      	cmp	r0, #4
 800319e:	bf18      	it	ne
 80031a0:	2810      	cmpne	r0, #16
 80031a2:	d108      	bne.n	80031b6 <USBPD_PE_StateMachine_SRC+0x88a>
 80031a4:	f000 fa7f 	bl	80036a6 <.text_8>
 80031a8:	d001      	beq.n	80031ae <USBPD_PE_StateMachine_SRC+0x882>
 80031aa:	f000 fac3 	bl	8003734 <.text_20>
 80031ae:	7c30      	ldrb	r0, [r6, #16]
 80031b0:	210e      	movs	r1, #14
 80031b2:	f7fd f9d0 	bl	8000556 <USBPD_PE_Notification>
 80031b6:	8bf0      	ldrh	r0, [r6, #30]
 80031b8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80031bc:	d11a      	bne.n	80031f4 <USBPD_PE_StateMachine_SRC+0x8c8>
 80031be:	2103      	movs	r1, #3
 80031c0:	e5b8      	b.n	8002d34 <USBPD_PE_StateMachine_SRC+0x408>
 80031c2:	68b0      	ldr	r0, [r6, #8]
 80031c4:	6881      	ldr	r1, [r0, #8]
 80031c6:	b1d1      	cbz	r1, 80031fe <USBPD_PE_StateMachine_SRC+0x8d2>
 80031c8:	7c30      	ldrb	r0, [r6, #16]
 80031ca:	4788      	blx	r1
 80031cc:	280a      	cmp	r0, #10
 80031ce:	d002      	beq.n	80031d6 <USBPD_PE_StateMachine_SRC+0x8aa>
 80031d0:	280d      	cmp	r0, #13
 80031d2:	d010      	beq.n	80031f6 <USBPD_PE_StateMachine_SRC+0x8ca>
 80031d4:	e013      	b.n	80031fe <USBPD_PE_StateMachine_SRC+0x8d2>
 80031d6:	f8a6 b01e 	strh.w	fp, [r6, #30]
 80031da:	2000      	movs	r0, #0
 80031dc:	9000      	str	r0, [sp, #0]
 80031de:	2324      	movs	r3, #36	@ 0x24
 80031e0:	f000 faae 	bl	8003740 <.text_21>
 80031e4:	241e      	movs	r4, #30
 80031e6:	2800      	cmp	r0, #0
 80031e8:	d104      	bne.n	80031f4 <USBPD_PE_StateMachine_SRC+0x8c8>
 80031ea:	f000 fa4f 	bl	800368c <.text_5>
 80031ee:	2201      	movs	r2, #1
 80031f0:	2101      	movs	r1, #1
 80031f2:	47e0      	blx	ip
 80031f4:	e4f4      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 80031f6:	2000      	movs	r0, #0
 80031f8:	9000      	str	r0, [sp, #0]
 80031fa:	2303      	movs	r3, #3
 80031fc:	e651      	b.n	8002ea2 <USBPD_PE_StateMachine_SRC+0x576>
 80031fe:	2000      	movs	r0, #0
 8003200:	9000      	str	r0, [sp, #0]
 8003202:	2303      	movs	r3, #3
 8003204:	e67c      	b.n	8002f00 <USBPD_PE_StateMachine_SRC+0x5d4>
 8003206:	8bf0      	ldrh	r0, [r6, #30]
 8003208:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800320c:	d1f2      	bne.n	80031f4 <USBPD_PE_StateMachine_SRC+0x8c8>
 800320e:	f000 fa88 	bl	8003722 <.text_18>
 8003212:	f000 fa5e 	bl	80036d2 <.text_11>
 8003216:	2206      	movs	r2, #6
 8003218:	f000 fa73 	bl	8003702 <.text_15>
 800321c:	f000 fa77 	bl	800370e <.text_16>
 8003220:	7c30      	ldrb	r0, [r6, #16]
 8003222:	2100      	movs	r1, #0
 8003224:	f001 fed3 	bl	8004fce <USBPD_PRL_SetHeaderPowerRole>
 8003228:	2000      	movs	r0, #0
 800322a:	9000      	str	r0, [sp, #0]
 800322c:	2325      	movs	r3, #37	@ 0x25
 800322e:	2206      	movs	r2, #6
 8003230:	f000 fa87 	bl	8003742 <.text_21+0x2>
 8003234:	2800      	cmp	r0, #0
 8003236:	d1dd      	bne.n	80031f4 <USBPD_PE_StateMachine_SRC+0x8c8>
 8003238:	e0a5      	b.n	8003386 <USBPD_PE_StateMachine_SRC+0xa5a>
 800323a:	f89d 100c 	ldrb.w	r1, [sp, #12]
 800323e:	2911      	cmp	r1, #17
 8003240:	bf02      	ittt	eq
 8003242:	88b9      	ldrheq	r1, [r7, #4]
 8003244:	4008      	andeq	r0, r1
 8003246:	2806      	cmpeq	r0, #6
 8003248:	d105      	bne.n	8003256 <USBPD_PE_StateMachine_SRC+0x92a>
 800324a:	f000 fa28 	bl	800369e <.text_7>
 800324e:	f000 fa74 	bl	800373a <.text_20+0x6>
 8003252:	2026      	movs	r0, #38	@ 0x26
 8003254:	7470      	strb	r0, [r6, #17]
 8003256:	8bf0      	ldrh	r0, [r6, #30]
 8003258:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800325c:	d1ca      	bne.n	80031f4 <USBPD_PE_StateMachine_SRC+0x8c8>
 800325e:	68b3      	ldr	r3, [r6, #8]
 8003260:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003262:	2800      	cmp	r0, #0
 8003264:	f040 81e0 	bne.w	8003628 <USBPD_PE_StateMachine_SRC+0xcfc>
 8003268:	7c30      	ldrb	r0, [r6, #16]
 800326a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800326c:	220a      	movs	r2, #10
 800326e:	2101      	movs	r1, #1
 8003270:	4798      	blx	r3
 8003272:	e0a8      	b.n	80033c6 <USBPD_PE_StateMachine_SRC+0xa9a>
 8003274:	2100      	movs	r1, #0
 8003276:	4630      	mov	r0, r6
 8003278:	f7fd fb5c 	bl	8000934 <PE_ChangePowerRole>
 800327c:	f000 fa02 	bl	8003684 <.text_4>
 8003280:	220d      	movs	r2, #13
 8003282:	2100      	movs	r1, #0
 8003284:	47a0      	blx	r4
 8003286:	7c30      	ldrb	r0, [r6, #16]
 8003288:	2114      	movs	r1, #20
 800328a:	f7fd f964 	bl	8000556 <USBPD_PE_Notification>
 800328e:	f000 f9f9 	bl	8003684 <.text_4>
 8003292:	220e      	movs	r2, #14
 8003294:	2100      	movs	r1, #0
 8003296:	47a0      	blx	r4
 8003298:	6870      	ldr	r0, [r6, #4]
 800329a:	7801      	ldrb	r1, [r0, #0]
 800329c:	f001 0103 	and.w	r1, r1, #3
 80032a0:	2901      	cmp	r1, #1
 80032a2:	bf04      	itt	eq
 80032a4:	4640      	moveq	r0, r8
 80032a6:	f001 fed3 	bleq	8005050 <USBPD_PRL_SOPCapability>
 80032aa:	4630      	mov	r0, r6
 80032ac:	f7fd fc96 	bl	8000bdc <PE_Reset_StateMachine>
 80032b0:	e541      	b.n	8002d36 <USBPD_PE_StateMachine_SRC+0x40a>
 80032b2:	2001      	movs	r0, #1
 80032b4:	9000      	str	r0, [sp, #0]
 80032b6:	231f      	movs	r3, #31
 80032b8:	220a      	movs	r2, #10
 80032ba:	f000 fa42 	bl	8003742 <.text_21+0x2>
 80032be:	2800      	cmp	r0, #0
 80032c0:	d198      	bne.n	80031f4 <USBPD_PE_StateMachine_SRC+0x8c8>
 80032c2:	2008      	movs	r0, #8
 80032c4:	f000 f9e7 	bl	8003696 <.text_6>
 80032c8:	2202      	movs	r2, #2
 80032ca:	f000 fa1a 	bl	8003702 <.text_15>
 80032ce:	241b      	movs	r4, #27
 80032d0:	2139      	movs	r1, #57	@ 0x39
 80032d2:	e54d      	b.n	8002d70 <USBPD_PE_StateMachine_SRC+0x444>
 80032d4:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80032d8:	2811      	cmp	r0, #17
 80032da:	bf04      	itt	eq
 80032dc:	88b8      	ldrheq	r0, [r7, #4]
 80032de:	f410 4f70 	tsteq.w	r0, #61440	@ 0xf000
 80032e2:	d133      	bne.n	800334c <USBPD_PE_StateMachine_SRC+0xa20>
 80032e4:	f000 001f 	and.w	r0, r0, #31
 80032e8:	2803      	cmp	r0, #3
 80032ea:	d006      	beq.n	80032fa <USBPD_PE_StateMachine_SRC+0x9ce>
 80032ec:	2804      	cmp	r0, #4
 80032ee:	d011      	beq.n	8003314 <USBPD_PE_StateMachine_SRC+0x9e8>
 80032f0:	280c      	cmp	r0, #12
 80032f2:	d008      	beq.n	8003306 <USBPD_PE_StateMachine_SRC+0x9da>
 80032f4:	2810      	cmp	r0, #16
 80032f6:	d01a      	beq.n	800332e <USBPD_PE_StateMachine_SRC+0xa02>
 80032f8:	e028      	b.n	800334c <USBPD_PE_StateMachine_SRC+0xa20>
 80032fa:	7c30      	ldrb	r0, [r6, #16]
 80032fc:	213a      	movs	r1, #58	@ 0x3a
 80032fe:	f7fd f92a 	bl	8000556 <USBPD_PE_Notification>
 8003302:	2020      	movs	r0, #32
 8003304:	e00c      	b.n	8003320 <USBPD_PE_StateMachine_SRC+0x9f4>
 8003306:	f000 f9bd 	bl	8003684 <.text_4>
 800330a:	2205      	movs	r2, #5
 800330c:	2101      	movs	r1, #1
 800330e:	47a0      	blx	r4
 8003310:	213b      	movs	r1, #59	@ 0x3b
 8003312:	e002      	b.n	800331a <USBPD_PE_StateMachine_SRC+0x9ee>
 8003314:	f000 f9ef 	bl	80036f6 <.text_14>
 8003318:	2116      	movs	r1, #22
 800331a:	f000 f9ff 	bl	800371c <.text_17>
 800331e:	2003      	movs	r0, #3
 8003320:	7470      	strb	r0, [r6, #17]
 8003322:	2400      	movs	r4, #0
 8003324:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8003328:	2814      	cmp	r0, #20
 800332a:	d10d      	bne.n	8003348 <USBPD_PE_StateMachine_SRC+0xa1c>
 800332c:	e00e      	b.n	800334c <USBPD_PE_StateMachine_SRC+0xa20>
 800332e:	f000 f9e2 	bl	80036f6 <.text_14>
 8003332:	7c30      	ldrb	r0, [r6, #16]
 8003334:	2117      	movs	r1, #23
 8003336:	f7fd f90e 	bl	8000556 <USBPD_PE_Notification>
 800333a:	2003      	movs	r0, #3
 800333c:	7470      	strb	r0, [r6, #17]
 800333e:	2400      	movs	r4, #0
 8003340:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8003344:	2814      	cmp	r0, #20
 8003346:	d001      	beq.n	800334c <USBPD_PE_StateMachine_SRC+0xa20>
 8003348:	f000 f9f4 	bl	8003734 <.text_20>
 800334c:	8bf0      	ldrh	r0, [r6, #30]
 800334e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003352:	d122      	bne.n	800339a <USBPD_PE_StateMachine_SRC+0xa6e>
 8003354:	e733      	b.n	80031be <USBPD_PE_StateMachine_SRC+0x892>
 8003356:	f000 f9bc 	bl	80036d2 <.text_11>
 800335a:	7f30      	ldrb	r0, [r6, #28]
 800335c:	2809      	cmp	r0, #9
 800335e:	d004      	beq.n	800336a <USBPD_PE_StateMachine_SRC+0xa3e>
 8003360:	f000 f994 	bl	800368c <.text_5>
 8003364:	2206      	movs	r2, #6
 8003366:	2101      	movs	r1, #1
 8003368:	47e0      	blx	ip
 800336a:	f000 f9d0 	bl	800370e <.text_16>
 800336e:	7c30      	ldrb	r0, [r6, #16]
 8003370:	2100      	movs	r1, #0
 8003372:	f001 fe2c 	bl	8004fce <USBPD_PRL_SetHeaderPowerRole>
 8003376:	2000      	movs	r0, #0
 8003378:	9000      	str	r0, [sp, #0]
 800337a:	2321      	movs	r3, #33	@ 0x21
 800337c:	2206      	movs	r2, #6
 800337e:	f000 f9e0 	bl	8003742 <.text_21+0x2>
 8003382:	2800      	cmp	r0, #0
 8003384:	d109      	bne.n	800339a <USBPD_PE_StateMachine_SRC+0xa6e>
 8003386:	f000 f97d 	bl	8003684 <.text_4>
 800338a:	2208      	movs	r2, #8
 800338c:	2101      	movs	r1, #1
 800338e:	47a0      	blx	r4
 8003390:	f248 10d6 	movw	r0, #33238	@ 0x81d6
 8003394:	83f0      	strh	r0, [r6, #30]
 8003396:	f44f 74eb 	mov.w	r4, #470	@ 0x1d6
 800339a:	e421      	b.n	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 800339c:	f89d 100c 	ldrb.w	r1, [sp, #12]
 80033a0:	2911      	cmp	r1, #17
 80033a2:	bf02      	ittt	eq
 80033a4:	88b9      	ldrheq	r1, [r7, #4]
 80033a6:	4008      	andeq	r0, r1
 80033a8:	2806      	cmpeq	r0, #6
 80033aa:	d103      	bne.n	80033b4 <USBPD_PE_StateMachine_SRC+0xa88>
 80033ac:	2026      	movs	r0, #38	@ 0x26
 80033ae:	7470      	strb	r0, [r6, #17]
 80033b0:	f000 f9c0 	bl	8003734 <.text_20>
 80033b4:	8bf0      	ldrh	r0, [r6, #30]
 80033b6:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80033ba:	d1ee      	bne.n	800339a <USBPD_PE_StateMachine_SRC+0xa6e>
 80033bc:	68b1      	ldr	r1, [r6, #8]
 80033be:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 80033c0:	2800      	cmp	r0, #0
 80033c2:	f040 8131 	bne.w	8003628 <USBPD_PE_StateMachine_SRC+0xcfc>
 80033c6:	210f      	movs	r1, #15
 80033c8:	e4b4      	b.n	8002d34 <USBPD_PE_StateMachine_SRC+0x408>
 80033ca:	8bf0      	ldrh	r0, [r6, #30]
 80033cc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80033d0:	d1e3      	bne.n	800339a <USBPD_PE_StateMachine_SRC+0xa6e>
 80033d2:	f000 f95b 	bl	800368c <.text_5>
 80033d6:	220e      	movs	r2, #14
 80033d8:	2101      	movs	r1, #1
 80033da:	47e0      	blx	ip
 80033dc:	6870      	ldr	r0, [r6, #4]
 80033de:	7801      	ldrb	r1, [r0, #0]
 80033e0:	f001 0103 	and.w	r1, r1, #3
 80033e4:	2902      	cmp	r1, #2
 80033e6:	bf04      	itt	eq
 80033e8:	7c30      	ldrbeq	r0, [r6, #16]
 80033ea:	f001 fe20 	bleq	800502e <USBPD_PRL_SRCReleaseSinkNG>
 80033ee:	4630      	mov	r0, r6
 80033f0:	f7fd fbf4 	bl	8000bdc <PE_Reset_StateMachine>
 80033f4:	2115      	movs	r1, #21
 80033f6:	e4bb      	b.n	8002d70 <USBPD_PE_StateMachine_SRC+0x444>
 80033f8:	2903      	cmp	r1, #3
 80033fa:	d10f      	bne.n	800341c <USBPD_PE_StateMachine_SRC+0xaf0>
 80033fc:	2000      	movs	r0, #0
 80033fe:	6871      	ldr	r1, [r6, #4]
 8003400:	7730      	strb	r0, [r6, #28]
 8003402:	7808      	ldrb	r0, [r1, #0]
 8003404:	f000 0003 	and.w	r0, r0, #3
 8003408:	2802      	cmp	r0, #2
 800340a:	bf04      	itt	eq
 800340c:	7c30      	ldrbeq	r0, [r6, #16]
 800340e:	f001 fe0e 	bleq	800502e <USBPD_PRL_SRCReleaseSinkNG>
 8003412:	2004      	movs	r0, #4
 8003414:	7470      	strb	r0, [r6, #17]
 8003416:	2167      	movs	r1, #103	@ 0x67
 8003418:	f000 f980 	bl	800371c <.text_17>
 800341c:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8003420:	2814      	cmp	r0, #20
 8003422:	d009      	beq.n	8003438 <USBPD_PE_StateMachine_SRC+0xb0c>
 8003424:	4630      	mov	r0, r6
 8003426:	f7fe fa8d 	bl	8001944 <PE_ManageRXEvent>
 800342a:	f89d 000c 	ldrb.w	r0, [sp, #12]
 800342e:	2814      	cmp	r0, #20
 8003430:	d0b3      	beq.n	800339a <USBPD_PE_StateMachine_SRC+0xa6e>
 8003432:	f000 f97f 	bl	8003734 <.text_20>
 8003436:	e7b0      	b.n	800339a <USBPD_PE_StateMachine_SRC+0xa6e>
 8003438:	6970      	ldr	r0, [r6, #20]
 800343a:	0cc0      	lsrs	r0, r0, #19
 800343c:	d027      	beq.n	800348e <USBPD_PE_StateMachine_SRC+0xb62>
 800343e:	8c30      	ldrh	r0, [r6, #32]
 8003440:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003444:	d10e      	bne.n	8003464 <USBPD_PE_StateMachine_SRC+0xb38>
 8003446:	210f      	movs	r1, #15
 8003448:	7471      	strb	r1, [r6, #17]
 800344a:	2000      	movs	r0, #0
 800344c:	9000      	str	r0, [sp, #0]
 800344e:	7c31      	ldrb	r1, [r6, #16]
 8003450:	f8d9 4000 	ldr.w	r4, [r9]
 8003454:	2300      	movs	r3, #0
 8003456:	2270      	movs	r2, #112	@ 0x70
 8003458:	2009      	movs	r0, #9
 800345a:	47a0      	blx	r4
 800345c:	78a8      	ldrb	r0, [r5, #2]
 800345e:	1c40      	adds	r0, r0, #1
 8003460:	70a8      	strb	r0, [r5, #2]
 8003462:	e468      	b.n	8002d36 <USBPD_PE_StateMachine_SRC+0x40a>
 8003464:	88b9      	ldrh	r1, [r7, #4]
 8003466:	6972      	ldr	r2, [r6, #20]
 8003468:	f3c1 2142 	ubfx	r1, r1, #9, #3
 800346c:	2033      	movs	r0, #51	@ 0x33
 800346e:	eb01 41d2 	add.w	r1, r1, r2, lsr #19
 8003472:	fb11 f100 	smulbb	r1, r1, r0
 8003476:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 800347a:	8431      	strh	r1, [r6, #32]
 800347c:	88b9      	ldrh	r1, [r7, #4]
 800347e:	6972      	ldr	r2, [r6, #20]
 8003480:	f3c1 2142 	ubfx	r1, r1, #9, #3
 8003484:	eb01 44d2 	add.w	r4, r1, r2, lsr #19
 8003488:	4344      	muls	r4, r0
 800348a:	b2a4      	uxth	r4, r4
 800348c:	e785      	b.n	800339a <USBPD_PE_StateMachine_SRC+0xa6e>
 800348e:	8cb0      	ldrh	r0, [r6, #36]	@ 0x24
 8003490:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003494:	bf08      	it	eq
 8003496:	210f      	moveq	r1, #15
 8003498:	d01b      	beq.n	80034d2 <USBPD_PE_StateMachine_SRC+0xba6>
 800349a:	7c30      	ldrb	r0, [r6, #16]
 800349c:	f7fd faab 	bl	80009f6 <PE_PRL_Control_RxEvent>
 80034a0:	b968      	cbnz	r0, 80034be <USBPD_PE_StateMachine_SRC+0xb92>
 80034a2:	78b8      	ldrb	r0, [r7, #2]
 80034a4:	b158      	cbz	r0, 80034be <USBPD_PE_StateMachine_SRC+0xb92>
 80034a6:	78f9      	ldrb	r1, [r7, #3]
 80034a8:	7079      	strb	r1, [r7, #1]
 80034aa:	7470      	strb	r0, [r6, #17]
 80034ac:	2000      	movs	r0, #0
 80034ae:	70b8      	strb	r0, [r7, #2]
 80034b0:	6970      	ldr	r0, [r6, #20]
 80034b2:	6ab1      	ldr	r1, [r6, #40]	@ 0x28
 80034b4:	62f1      	str	r1, [r6, #44]	@ 0x2c
 80034b6:	f440 4080 	orr.w	r0, r0, #16384	@ 0x4000
 80034ba:	6170      	str	r0, [r6, #20]
 80034bc:	e43b      	b.n	8002d36 <USBPD_PE_StateMachine_SRC+0x40a>
 80034be:	8c70      	ldrh	r0, [r6, #34]	@ 0x22
 80034c0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80034c4:	d106      	bne.n	80034d4 <USBPD_PE_StateMachine_SRC+0xba8>
 80034c6:	2100      	movs	r1, #0
 80034c8:	8471      	strh	r1, [r6, #34]	@ 0x22
 80034ca:	2105      	movs	r1, #5
 80034cc:	7928      	ldrb	r0, [r5, #4]
 80034ce:	1c40      	adds	r0, r0, #1
 80034d0:	7128      	strb	r0, [r5, #4]
 80034d2:	e42f      	b.n	8002d34 <USBPD_PE_StateMachine_SRC+0x408>
 80034d4:	4630      	mov	r0, r6
 80034d6:	f7fd ff3f 	bl	8001358 <PE_CalculateMinTiming>
 80034da:	e425      	b.n	8002d28 <USBPD_PE_StateMachine_SRC+0x3fc>
 80034dc:	2000      	movs	r0, #0
 80034de:	2103      	movs	r1, #3
 80034e0:	2201      	movs	r2, #1
 80034e2:	9002      	str	r0, [sp, #8]
 80034e4:	9101      	str	r1, [sp, #4]
 80034e6:	9200      	str	r2, [sp, #0]
 80034e8:	f106 032c 	add.w	r3, r6, #44	@ 0x2c
 80034ec:	2206      	movs	r2, #6
 80034ee:	2100      	movs	r1, #0
 80034f0:	4630      	mov	r0, r6
 80034f2:	f7fd ffe6 	bl	80014c2 <PE_Send_DataMessage>
 80034f6:	2800      	cmp	r0, #0
 80034f8:	d13b      	bne.n	8003572 <USBPD_PE_StateMachine_SRC+0xc46>
 80034fa:	215d      	movs	r1, #93	@ 0x5d
 80034fc:	e438      	b.n	8002d70 <USBPD_PE_StateMachine_SRC+0x444>
 80034fe:	2000      	movs	r0, #0
 8003500:	9004      	str	r0, [sp, #16]
 8003502:	ab04      	add	r3, sp, #16
 8003504:	f8d6 c008 	ldr.w	ip, [r6, #8]
 8003508:	f8dc 7014 	ldr.w	r7, [ip, #20]
 800350c:	aa05      	add	r2, sp, #20
 800350e:	210a      	movs	r1, #10
 8003510:	4640      	mov	r0, r8
 8003512:	47b8      	blx	r7
 8003514:	9804      	ldr	r0, [sp, #16]
 8003516:	2104      	movs	r1, #4
 8003518:	f7fd ff46 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 800351c:	b9f8      	cbnz	r0, 800355e <USBPD_PE_StateMachine_SRC+0xc32>
 800351e:	71e8      	strb	r0, [r5, #7]
 8003520:	2100      	movs	r1, #0
 8003522:	7229      	strb	r1, [r5, #8]
 8003524:	7c30      	ldrb	r0, [r6, #16]
 8003526:	f7fd fc36 	bl	8000d96 <PE_Get_UnchunkedSupport>
 800352a:	b918      	cbnz	r0, 8003534 <USBPD_PE_StateMachine_SRC+0xc08>
 800352c:	7a28      	ldrb	r0, [r5, #8]
 800352e:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
 8003532:	7228      	strb	r0, [r5, #8]
 8003534:	a905      	add	r1, sp, #20
 8003536:	9a04      	ldr	r2, [sp, #16]
 8003538:	f206 2067 	addw	r0, r6, #615	@ 0x267
 800353c:	f014 fde8 	bl	8018110 <__aeabi_memcpy>
 8003540:	2000      	movs	r0, #0
 8003542:	2103      	movs	r1, #3
 8003544:	2208      	movs	r2, #8
 8003546:	9002      	str	r0, [sp, #8]
 8003548:	9101      	str	r1, [sp, #4]
 800354a:	9200      	str	r2, [sp, #0]
 800354c:	f206 2363 	addw	r3, r6, #611	@ 0x263
 8003550:	220c      	movs	r2, #12
 8003552:	2100      	movs	r1, #0
 8003554:	4630      	mov	r0, r6
 8003556:	f7fe f8d3 	bl	8001700 <PE_Send_ExtendedMessage>
 800355a:	214c      	movs	r1, #76	@ 0x4c
 800355c:	e7ce      	b.n	80034fc <USBPD_PE_StateMachine_SRC+0xbd0>
 800355e:	2001      	movs	r0, #1
 8003560:	e57c      	b.n	800305c <USBPD_PE_StateMachine_SRC+0x730>
 8003562:	2101      	movs	r1, #1
 8003564:	9100      	str	r1, [sp, #0]
 8003566:	2339      	movs	r3, #57	@ 0x39
 8003568:	782a      	ldrb	r2, [r5, #0]
 800356a:	78f9      	ldrb	r1, [r7, #3]
 800356c:	f000 f8ea 	bl	8003744 <.text_21+0x4>
 8003570:	2800      	cmp	r0, #0
 8003572:	f47f ab35 	bne.w	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 8003576:	7868      	ldrb	r0, [r5, #1]
 8003578:	f000 f88d 	bl	8003696 <.text_6>
 800357c:	241b      	movs	r4, #27
 800357e:	2144      	movs	r1, #68	@ 0x44
 8003580:	e7bc      	b.n	80034fc <USBPD_PE_StateMachine_SRC+0xbd0>
 8003582:	8bf0      	ldrh	r0, [r6, #30]
 8003584:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003588:	bf04      	itt	eq
 800358a:	f89d 000c 	ldrbeq.w	r0, [sp, #12]
 800358e:	2814      	cmpeq	r0, #20
 8003590:	f43f ae15 	beq.w	80031be <USBPD_PE_StateMachine_SRC+0x892>
 8003594:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8003598:	2814      	cmp	r0, #20
 800359a:	f43f ab21 	beq.w	8002be0 <USBPD_PE_StateMachine_SRC+0x2b4>
 800359e:	88b9      	ldrh	r1, [r7, #4]
 80035a0:	0bc8      	lsrs	r0, r1, #15
 80035a2:	d003      	beq.n	80035ac <USBPD_PE_StateMachine_SRC+0xc80>
 80035a4:	4630      	mov	r0, r6
 80035a6:	f7fd ffc9 	bl	800153c <PE_Check_ExtendedMessage>
 80035aa:	e73e      	b.n	800342a <USBPD_PE_StateMachine_SRC+0xafe>
 80035ac:	f001 011f 	and.w	r1, r1, #31
 80035b0:	2910      	cmp	r1, #16
 80035b2:	f47f ae04 	bne.w	80031be <USBPD_PE_StateMachine_SRC+0x892>
 80035b6:	f000 f872 	bl	800369e <.text_7>
 80035ba:	2400      	movs	r4, #0
 80035bc:	f000 f8bd 	bl	800373a <.text_20+0x6>
 80035c0:	2000      	movs	r0, #0
 80035c2:	83f0      	strh	r0, [r6, #30]
 80035c4:	2103      	movs	r1, #3
 80035c6:	7471      	strb	r1, [r6, #17]
 80035c8:	2159      	movs	r1, #89	@ 0x59
 80035ca:	e797      	b.n	80034fc <USBPD_PE_StateMachine_SRC+0xbd0>
 80035cc:	4630      	mov	r0, r6
 80035ce:	f7fe f8be 	bl	800174e <PE_SubStateMachine_ExtendedMessages>
 80035d2:	e003      	b.n	80035dc <USBPD_PE_StateMachine_SRC+0xcb0>
 80035d4:	a903      	add	r1, sp, #12
 80035d6:	4630      	mov	r0, r6
 80035d8:	f7fd fbee 	bl	8000db8 <PE_SubStateMachine_Generic>
 80035dc:	f7ff baff 	b.w	8002bde <USBPD_PE_StateMachine_SRC+0x2b2>
 80035e0:	a903      	add	r1, sp, #12
 80035e2:	4630      	mov	r0, r6
 80035e4:	f000 f9fd 	bl	80039e2 <PE_SubStateMachine_VconnSwap>
 80035e8:	4604      	mov	r4, r0
 80035ea:	f000 f878 	bl	80036de <.text_12>
 80035ee:	bf0e      	itee	eq
 80035f0:	2101      	moveq	r1, #1
 80035f2:	6830      	ldrne	r0, [r6, #0]
 80035f4:	6801      	ldrne	r1, [r0, #0]
 80035f6:	4640      	mov	r0, r8
 80035f8:	f001 fd2a 	bl	8005050 <USBPD_PRL_SOPCapability>
 80035fc:	e6cd      	b.n	800339a <USBPD_PE_StateMachine_SRC+0xa6e>
 80035fe:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8003602:	2911      	cmp	r1, #17
 8003604:	bf02      	ittt	eq
 8003606:	88b9      	ldrheq	r1, [r7, #4]
 8003608:	4008      	andeq	r0, r1
 800360a:	2813      	cmpeq	r0, #19
 800360c:	d108      	bne.n	8003620 <USBPD_PE_StateMachine_SRC+0xcf4>
 800360e:	f000 f846 	bl	800369e <.text_7>
 8003612:	f000 f892 	bl	800373a <.text_20+0x6>
 8003616:	2000      	movs	r0, #0
 8003618:	9000      	str	r0, [sp, #0]
 800361a:	2320      	movs	r3, #32
 800361c:	f000 f890 	bl	8003740 <.text_21>
 8003620:	8cf0      	ldrh	r0, [r6, #38]	@ 0x26
 8003622:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003626:	d1a4      	bne.n	8003572 <USBPD_PE_StateMachine_SRC+0xc46>
 8003628:	2192      	movs	r1, #146	@ 0x92
 800362a:	e752      	b.n	80034d2 <USBPD_PE_StateMachine_SRC+0xba6>
 800362c:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8003630:	4630      	mov	r0, r6
 8003632:	f001 faca 	bl	8004bca <PE_StateMachine_UVDM>
 8003636:	e6b0      	b.n	800339a <USBPD_PE_StateMachine_SRC+0xa6e>
 8003638:	6970      	ldr	r0, [r6, #20]
 800363a:	f3c0 3040 	ubfx	r0, r0, #13, #1
 800363e:	b1b0      	cbz	r0, 800366e <USBPD_PE_StateMachine_SRC+0xd42>
 8003640:	6970      	ldr	r0, [r6, #20]
 8003642:	f3c0 3080 	ubfx	r0, r0, #14, #1
 8003646:	b138      	cbz	r0, 8003658 <USBPD_PE_StateMachine_SRC+0xd2c>
 8003648:	7c30      	ldrb	r0, [r6, #16]
 800364a:	215b      	movs	r1, #91	@ 0x5b
 800364c:	f7fc ff83 	bl	8000556 <USBPD_PE_Notification>
 8003650:	6970      	ldr	r0, [r6, #20]
 8003652:	f420 4080 	bic.w	r0, r0, #16384	@ 0x4000
 8003656:	6170      	str	r0, [r6, #20]
 8003658:	2003      	movs	r0, #3
 800365a:	7cb1      	ldrb	r1, [r6, #18]
 800365c:	7470      	strb	r0, [r6, #17]
 800365e:	2903      	cmp	r1, #3
 8003660:	d004      	beq.n	800366c <USBPD_PE_StateMachine_SRC+0xd40>
 8003662:	f000 f82e 	bl	80036c2 <.text_10>
 8003666:	2203      	movs	r2, #3
 8003668:	2004      	movs	r0, #4
 800366a:	47a0      	blx	r4
 800366c:	2401      	movs	r4, #1
 800366e:	6970      	ldr	r0, [r6, #20]
 8003670:	f420 5000 	bic.w	r0, r0, #8192	@ 0x2000
 8003674:	2c00      	cmp	r4, #0
 8003676:	6170      	str	r0, [r6, #20]
 8003678:	f43f a9b8 	beq.w	80029ec <USBPD_PE_StateMachine_SRC+0xc0>
 800367c:	f7ff bad6 	b.w	8002c2c <USBPD_PE_StateMachine_SRC+0x300>

08003680 <.text_3>:
 8003680:	20000000 	.word	0x20000000

08003684 <.text_4>:
 8003684:	68b3      	ldr	r3, [r6, #8]
 8003686:	7c30      	ldrb	r0, [r6, #16]
 8003688:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800368a:	4770      	bx	lr

0800368c <.text_5>:
 800368c:	68b3      	ldr	r3, [r6, #8]
 800368e:	7c30      	ldrb	r0, [r6, #16]
 8003690:	f8d3 c024 	ldr.w	ip, [r3, #36]	@ 0x24
 8003694:	4770      	bx	lr

08003696 <.text_6>:
 8003696:	7730      	strb	r0, [r6, #28]
 8003698:	f8a6 a01e 	strh.w	sl, [r6, #30]
 800369c:	4770      	bx	lr

0800369e <.text_7>:
 800369e:	2014      	movs	r0, #20
 80036a0:	f88d 000c 	strb.w	r0, [sp, #12]
 80036a4:	4770      	bx	lr

080036a6 <.text_8>:
 80036a6:	2003      	movs	r0, #3
 80036a8:	7470      	strb	r0, [r6, #17]
 80036aa:	2400      	movs	r4, #0
 80036ac:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80036b0:	2814      	cmp	r0, #20
 80036b2:	4770      	bx	lr

080036b4 <.text_9>:
 80036b4:	9100      	str	r1, [sp, #0]
 80036b6:	2300      	movs	r3, #0
 80036b8:	7c31      	ldrb	r1, [r6, #16]
 80036ba:	f8d9 c000 	ldr.w	ip, [r9]
 80036be:	2004      	movs	r0, #4

080036c0 <__iar_annotation$$tailcall>:
 80036c0:	4760      	bx	ip

080036c2 <.text_10>:
 80036c2:	74b0      	strb	r0, [r6, #18]
 80036c4:	2100      	movs	r1, #0
 80036c6:	9100      	str	r1, [sp, #0]
 80036c8:	2300      	movs	r3, #0
 80036ca:	7c31      	ldrb	r1, [r6, #16]
 80036cc:	f8d9 4000 	ldr.w	r4, [r9]
 80036d0:	4770      	bx	lr

080036d2 <.text_11>:
 80036d2:	6870      	ldr	r0, [r6, #4]
 80036d4:	6801      	ldr	r1, [r0, #0]
 80036d6:	f041 0110 	orr.w	r1, r1, #16
 80036da:	6001      	str	r1, [r0, #0]
 80036dc:	4770      	bx	lr

080036de <.text_12>:
 80036de:	6870      	ldr	r0, [r6, #4]
 80036e0:	6801      	ldr	r1, [r0, #0]
 80036e2:	f3c1 30c0 	ubfx	r0, r1, #15, #1
 80036e6:	2800      	cmp	r0, #0
 80036e8:	4770      	bx	lr

080036ea <.text_13>:
 80036ea:	6870      	ldr	r0, [r6, #4]
 80036ec:	6801      	ldr	r1, [r0, #0]
 80036ee:	f021 0110 	bic.w	r1, r1, #16
 80036f2:	6001      	str	r1, [r0, #0]
 80036f4:	4770      	bx	lr

080036f6 <.text_14>:
 80036f6:	68b3      	ldr	r3, [r6, #8]
 80036f8:	7c30      	ldrb	r0, [r6, #16]
 80036fa:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80036fc:	2204      	movs	r2, #4
 80036fe:	2101      	movs	r1, #1

08003700 <__iar_annotation$$tailcall>:
 8003700:	4720      	bx	r4

08003702 <.text_15>:
 8003702:	68b3      	ldr	r3, [r6, #8]
 8003704:	7c30      	ldrb	r0, [r6, #16]
 8003706:	f8d3 c024 	ldr.w	ip, [r3, #36]	@ 0x24
 800370a:	2101      	movs	r1, #1

0800370c <__iar_annotation$$tailcall>:
 800370c:	4760      	bx	ip

0800370e <.text_16>:
 800370e:	68b3      	ldr	r3, [r6, #8]
 8003710:	7c30      	ldrb	r0, [r6, #16]
 8003712:	f8d3 c024 	ldr.w	ip, [r3, #36]	@ 0x24
 8003716:	2207      	movs	r2, #7
 8003718:	2101      	movs	r1, #1

0800371a <__iar_annotation$$tailcall>:
 800371a:	4760      	bx	ip

0800371c <.text_17>:
 800371c:	7c30      	ldrb	r0, [r6, #16]
 800371e:	f7fc bf1a 	b.w	8000556 <USBPD_PE_Notification>

08003722 <.text_18>:
 8003722:	2104      	movs	r1, #4
 8003724:	4630      	mov	r0, r6
 8003726:	f7fd bdfd 	b.w	8001324 <PE_SetPowerNegotiation>

0800372a <.text_19>:
 800372a:	2206      	movs	r2, #6
 800372c:	2101      	movs	r1, #1
 800372e:	4630      	mov	r0, r6
 8003730:	f7fd bdf1 	b.w	8001316 <PE_CallHardResetCallback>

08003734 <.text_20>:
 8003734:	2114      	movs	r1, #20
 8003736:	f88d 100c 	strb.w	r1, [sp, #12]
 800373a:	4630      	mov	r0, r6
 800373c:	f7fd b936 	b.w	80009ac <PE_Clear_RxEvent>

08003740 <.text_21>:
 8003740:	2203      	movs	r2, #3
 8003742:	2100      	movs	r1, #0
 8003744:	4630      	mov	r0, r6
 8003746:	f7fd be8f 	b.w	8001468 <PE_Send_CtrlMessage>

0800374a <PE_Send_SRCCapabilities>:
 800374a:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 800374c:	4604      	mov	r4, r0
 800374e:	2000      	movs	r0, #0
 8003750:	9002      	str	r0, [sp, #8]
 8003752:	460d      	mov	r5, r1
 8003754:	68a6      	ldr	r6, [r4, #8]
 8003756:	7c20      	ldrb	r0, [r4, #16]
 8003758:	6977      	ldr	r7, [r6, #20]
 800375a:	ab02      	add	r3, sp, #8
 800375c:	f204 2265 	addw	r2, r4, #613	@ 0x265
 8003760:	2100      	movs	r1, #0
 8003762:	47b8      	blx	r7
 8003764:	9802      	ldr	r0, [sp, #8]
 8003766:	1c80      	adds	r0, r0, #2
 8003768:	9002      	str	r0, [sp, #8]
 800376a:	9802      	ldr	r0, [sp, #8]
 800376c:	2104      	movs	r1, #4
 800376e:	f7fd fe1b 	bl	80013a8 <PE_CheckDataSizeFromGetDataInfo>
 8003772:	b998      	cbnz	r0, 800379c <PE_Send_SRCCapabilities+0x52>
 8003774:	6860      	ldr	r0, [r4, #4]
 8003776:	6801      	ldr	r1, [r0, #0]
 8003778:	f3c1 3000 	ubfx	r0, r1, #12, #1
 800377c:	2800      	cmp	r0, #0
 800377e:	d00d      	beq.n	800379c <PE_Send_SRCCapabilities+0x52>
 8003780:	9802      	ldr	r0, [sp, #8]
 8003782:	9501      	str	r5, [sp, #4]
 8003784:	b280      	uxth	r0, r0
 8003786:	9000      	str	r0, [sp, #0]
 8003788:	f204 2363 	addw	r3, r4, #611	@ 0x263
 800378c:	7c20      	ldrb	r0, [r4, #16]
 800378e:	2201      	movs	r2, #1
 8003790:	2100      	movs	r1, #0
 8003792:	f001 fc5f 	bl	8005054 <USBPD_PRL_SendMessage>
 8003796:	2803      	cmp	r0, #3
 8003798:	d0e7      	beq.n	800376a <PE_Send_SRCCapabilities+0x20>
 800379a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800379c:	2010      	movs	r0, #16
 800379e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080037a0 <PE_StateMachine_VDMCable>:
 80037a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037a4:	b08c      	sub	sp, #48	@ 0x30
 80037a6:	2602      	movs	r6, #2
 80037a8:	4605      	mov	r5, r0
 80037aa:	4688      	mov	r8, r1
 80037ac:	7c68      	ldrb	r0, [r5, #17]
 80037ae:	2805      	cmp	r0, #5
 80037b0:	f505 7414 	add.w	r4, r5, #592	@ 0x250
 80037b4:	f248 072d 	movw	r7, #32813	@ 0x802d
 80037b8:	d002      	beq.n	80037c0 <PE_StateMachine_VDMCable+0x20>
 80037ba:	289a      	cmp	r0, #154	@ 0x9a
 80037bc:	d061      	beq.n	8003882 <PE_StateMachine_VDMCable+0xe2>
 80037be:	e0f1      	b.n	80039a4 <PE_StateMachine_VDMCable+0x204>
 80037c0:	686a      	ldr	r2, [r5, #4]
 80037c2:	7811      	ldrb	r1, [r2, #0]
 80037c4:	f001 0103 	and.w	r1, r1, #3
 80037c8:	4628      	mov	r0, r5
 80037ca:	f000 fa36 	bl	8003c3a <PE_ExtRevisionInteroperability_Cable>
 80037ce:	6822      	ldr	r2, [r4, #0]
 80037d0:	0952      	lsrs	r2, r2, #5
 80037d2:	0152      	lsls	r2, r2, #5
 80037d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037d8:	f042 0201 	orr.w	r2, r2, #1
 80037dc:	6022      	str	r2, [r4, #0]
 80037de:	4623      	mov	r3, r4
 80037e0:	6868      	ldr	r0, [r5, #4]
 80037e2:	6801      	ldr	r1, [r0, #0]
 80037e4:	f649 003f 	movw	r0, #38975	@ 0x983f
 80037e8:	f3c1 1140 	ubfx	r1, r1, #5, #1
 80037ec:	4002      	ands	r2, r0
 80037ee:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80037f2:	f042 427f 	orr.w	r2, r2, #4278190080	@ 0xff000000
 80037f6:	6022      	str	r2, [r4, #0]
 80037f8:	6868      	ldr	r0, [r5, #4]
 80037fa:	6801      	ldr	r1, [r0, #0]
 80037fc:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8003800:	2800      	cmp	r0, #0
 8003802:	bf1d      	ittte	ne
 8003804:	6968      	ldrne	r0, [r5, #20]
 8003806:	0880      	lsrne	r0, r0, #2
 8003808:	f000 0001 	andne.w	r0, r0, #1
 800380c:	2002      	moveq	r0, #2
 800380e:	9002      	str	r0, [sp, #8]
 8003810:	2101      	movs	r1, #1
 8003812:	209a      	movs	r0, #154	@ 0x9a
 8003814:	9001      	str	r0, [sp, #4]
 8003816:	9100      	str	r1, [sp, #0]
 8003818:	220f      	movs	r2, #15
 800381a:	4628      	mov	r0, r5
 800381c:	f7fd fe51 	bl	80014c2 <PE_Send_DataMessage>
 8003820:	b950      	cbnz	r0, 8003838 <PE_StateMachine_VDMCable+0x98>
 8003822:	6968      	ldr	r0, [r5, #20]
 8003824:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8003828:	6168      	str	r0, [r5, #20]
 800382a:	2151      	movs	r1, #81	@ 0x51
 800382c:	7729      	strb	r1, [r5, #28]
 800382e:	f248 001e 	movw	r0, #32798	@ 0x801e
 8003832:	8468      	strh	r0, [r5, #34]	@ 0x22
 8003834:	261e      	movs	r6, #30
 8003836:	e0b5      	b.n	80039a4 <PE_StateMachine_VDMCable+0x204>
 8003838:	2809      	cmp	r0, #9
 800383a:	d0fc      	beq.n	8003836 <PE_StateMachine_VDMCable+0x96>
 800383c:	7ca0      	ldrb	r0, [r4, #18]
 800383e:	2815      	cmp	r0, #21
 8003840:	bf38      	it	cc
 8003842:	846f      	strhcc	r7, [r5, #34]	@ 0x22
 8003844:	d307      	bcc.n	8003856 <PE_StateMachine_VDMCable+0xb6>
 8003846:	68e8      	ldr	r0, [r5, #12]
 8003848:	6944      	ldr	r4, [r0, #20]
 800384a:	b124      	cbz	r4, 8003856 <PE_StateMachine_VDMCable+0xb6>
 800384c:	7c28      	ldrb	r0, [r5, #16]
 800384e:	2300      	movs	r3, #0
 8003850:	2205      	movs	r2, #5
 8003852:	2101      	movs	r1, #1
 8003854:	47a0      	blx	r4
 8003856:	f000 f8ae 	bl	80039b6 <.text_4>
 800385a:	f000 8080 	beq.w	800395e <PE_StateMachine_VDMCable+0x1be>
 800385e:	8be8      	ldrh	r0, [r5, #30]
 8003860:	0441      	lsls	r1, r0, #17
 8003862:	d00b      	beq.n	800387c <PE_StateMachine_VDMCable+0xdc>
 8003864:	2008      	movs	r0, #8
 8003866:	7468      	strb	r0, [r5, #17]
 8003868:	8be9      	ldrh	r1, [r5, #30]
 800386a:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800386e:	292d      	cmp	r1, #45	@ 0x2d
 8003870:	bf2e      	itee	cs
 8003872:	262d      	movcs	r6, #45	@ 0x2d
 8003874:	8bee      	ldrhcc	r6, [r5, #30]
 8003876:	f3c6 060e 	ubfxcc	r6, r6, #0, #15
 800387a:	e093      	b.n	80039a4 <PE_StateMachine_VDMCable+0x204>
 800387c:	2007      	movs	r0, #7
 800387e:	7468      	strb	r0, [r5, #17]
 8003880:	e090      	b.n	80039a4 <PE_StateMachine_VDMCable+0x204>
 8003882:	2001      	movs	r0, #1
 8003884:	f7fd f8c6 	bl	8000a14 <PE_Convert_SOPRxEvent>
 8003888:	f898 2000 	ldrb.w	r2, [r8]
 800388c:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 800388e:	4282      	cmp	r2, r0
 8003890:	d142      	bne.n	8003918 <PE_StateMachine_VDMCable+0x178>
 8003892:	0bc8      	lsrs	r0, r1, #15
 8003894:	d140      	bne.n	8003918 <PE_StateMachine_VDMCable+0x178>
 8003896:	f3c1 3002 	ubfx	r0, r1, #12, #3
 800389a:	2800      	cmp	r0, #0
 800389c:	d03c      	beq.n	8003918 <PE_StateMachine_VDMCable+0x178>
 800389e:	f895 0034 	ldrb.w	r0, [r5, #52]	@ 0x34
 80038a2:	f000 001f 	and.w	r0, r0, #31
 80038a6:	280f      	cmp	r0, #15
 80038a8:	d136      	bne.n	8003918 <PE_StateMachine_VDMCable+0x178>
 80038aa:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80038ac:	7887      	ldrb	r7, [r0, #2]
 80038ae:	f007 011f 	and.w	r1, r7, #31
 80038b2:	2901      	cmp	r1, #1
 80038b4:	d12b      	bne.n	800390e <PE_StateMachine_VDMCable+0x16e>
 80038b6:	f3c7 1081 	ubfx	r0, r7, #6, #2
 80038ba:	b340      	cbz	r0, 800390e <PE_StateMachine_VDMCable+0x16e>
 80038bc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80038be:	f3c0 1181 	ubfx	r1, r0, #6, #2
 80038c2:	4628      	mov	r0, r5
 80038c4:	f000 f9b9 	bl	8003c3a <PE_ExtRevisionInteroperability_Cable>
 80038c8:	68e9      	ldr	r1, [r5, #12]
 80038ca:	6948      	ldr	r0, [r1, #20]
 80038cc:	b1e8      	cbz	r0, 800390a <PE_StateMachine_VDMCable+0x16a>
 80038ce:	f3c7 1081 	ubfx	r0, r7, #6, #2
 80038d2:	2801      	cmp	r0, #1
 80038d4:	d119      	bne.n	800390a <PE_StateMachine_VDMCable+0x16a>
 80038d6:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80038d8:	1d81      	adds	r1, r0, #6
 80038da:	7c28      	ldrb	r0, [r5, #16]
 80038dc:	aa03      	add	r2, sp, #12
 80038de:	f001 fa25 	bl	8004d2c <PE_SVDM_CheckIdentity>
 80038e2:	b970      	cbnz	r0, 8003902 <PE_StateMachine_VDMCable+0x162>
 80038e4:	68ee      	ldr	r6, [r5, #12]
 80038e6:	7c28      	ldrb	r0, [r5, #16]
 80038e8:	f3c7 1281 	ubfx	r2, r7, #6, #2
 80038ec:	6977      	ldr	r7, [r6, #20]
 80038ee:	ab03      	add	r3, sp, #12
 80038f0:	2101      	movs	r1, #1
 80038f2:	47b8      	blx	r7
 80038f4:	7c28      	ldrb	r0, [r5, #16]
 80038f6:	2152      	movs	r1, #82	@ 0x52
 80038f8:	f7fc fe2d 	bl	8000556 <USBPD_PE_Notification>
 80038fc:	2014      	movs	r0, #20
 80038fe:	74a0      	strb	r0, [r4, #18]
 8003900:	e003      	b.n	800390a <PE_StateMachine_VDMCable+0x16a>
 8003902:	7c28      	ldrb	r0, [r5, #16]
 8003904:	211b      	movs	r1, #27
 8003906:	f7fc fe26 	bl	8000556 <USBPD_PE_Notification>
 800390a:	f000 f85a 	bl	80039c2 <.text_5>
 800390e:	f898 0000 	ldrb.w	r0, [r8]
 8003912:	2814      	cmp	r0, #20
 8003914:	d10e      	bne.n	8003934 <PE_StateMachine_VDMCable+0x194>
 8003916:	e045      	b.n	80039a4 <PE_StateMachine_VDMCable+0x204>
 8003918:	f001 011f 	and.w	r1, r1, #31
 800391c:	2910      	cmp	r1, #16
 800391e:	d110      	bne.n	8003942 <PE_StateMachine_VDMCable+0x1a2>
 8003920:	f000 f84f 	bl	80039c2 <.text_5>
 8003924:	2159      	movs	r1, #89	@ 0x59
 8003926:	7c28      	ldrb	r0, [r5, #16]
 8003928:	f7fc fe15 	bl	8000556 <USBPD_PE_Notification>
 800392c:	f898 0000 	ldrb.w	r0, [r8]
 8003930:	2814      	cmp	r0, #20
 8003932:	d037      	beq.n	80039a4 <PE_StateMachine_VDMCable+0x204>
 8003934:	2114      	movs	r1, #20
 8003936:	f888 1000 	strb.w	r1, [r8]
 800393a:	4628      	mov	r0, r5
 800393c:	f7fd f836 	bl	80009ac <PE_Clear_RxEvent>
 8003940:	e030      	b.n	80039a4 <PE_StateMachine_VDMCable+0x204>
 8003942:	8c68      	ldrh	r0, [r5, #34]	@ 0x22
 8003944:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003948:	d12c      	bne.n	80039a4 <PE_StateMachine_VDMCable+0x204>
 800394a:	2100      	movs	r1, #0
 800394c:	8469      	strh	r1, [r5, #34]	@ 0x22
 800394e:	f000 f832 	bl	80039b6 <.text_4>
 8003952:	d108      	bne.n	8003966 <PE_StateMachine_VDMCable+0x1c6>
 8003954:	68e8      	ldr	r0, [r5, #12]
 8003956:	6944      	ldr	r4, [r0, #20]
 8003958:	b10c      	cbz	r4, 800395e <PE_StateMachine_VDMCable+0x1be>
 800395a:	f000 f827 	bl	80039ac <.text_3>
 800395e:	2003      	movs	r0, #3
 8003960:	7468      	strb	r0, [r5, #17]
 8003962:	2600      	movs	r6, #0
 8003964:	e01e      	b.n	80039a4 <PE_StateMachine_VDMCable+0x204>
 8003966:	6868      	ldr	r0, [r5, #4]
 8003968:	6801      	ldr	r1, [r0, #0]
 800396a:	f3c1 6081 	ubfx	r0, r1, #26, #2
 800396e:	2802      	cmp	r0, #2
 8003970:	d10e      	bne.n	8003990 <PE_StateMachine_VDMCable+0x1f0>
 8003972:	6869      	ldr	r1, [r5, #4]
 8003974:	680a      	ldr	r2, [r1, #0]
 8003976:	2001      	movs	r0, #1
 8003978:	f360 629b 	bfi	r2, r0, #26, #2
 800397c:	600a      	str	r2, [r1, #0]
 800397e:	2101      	movs	r1, #1
 8003980:	7c28      	ldrb	r0, [r5, #16]
 8003982:	f001 fb3f 	bl	8005004 <USBPD_PRL_CBL_SetHeaderSpecification>
 8003986:	846f      	strh	r7, [r5, #34]	@ 0x22
 8003988:	2008      	movs	r0, #8
 800398a:	262d      	movs	r6, #45	@ 0x2d
 800398c:	7468      	strb	r0, [r5, #17]
 800398e:	e007      	b.n	80039a0 <PE_StateMachine_VDMCable+0x200>
 8003990:	68e8      	ldr	r0, [r5, #12]
 8003992:	6944      	ldr	r4, [r0, #20]
 8003994:	b10c      	cbz	r4, 800399a <PE_StateMachine_VDMCable+0x1fa>
 8003996:	f000 f809 	bl	80039ac <.text_3>
 800399a:	2007      	movs	r0, #7
 800399c:	7468      	strb	r0, [r5, #17]
 800399e:	2600      	movs	r6, #0
 80039a0:	2000      	movs	r0, #0
 80039a2:	7728      	strb	r0, [r5, #28]
 80039a4:	4630      	mov	r0, r6
 80039a6:	b00c      	add	sp, #48	@ 0x30
 80039a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080039ac <.text_3>:
 80039ac:	7c28      	ldrb	r0, [r5, #16]
 80039ae:	2300      	movs	r3, #0
 80039b0:	2204      	movs	r2, #4
 80039b2:	2101      	movs	r1, #1

080039b4 <__iar_annotation$$tailcall>:
 80039b4:	4720      	bx	r4

080039b6 <.text_4>:
 80039b6:	6868      	ldr	r0, [r5, #4]
 80039b8:	6801      	ldr	r1, [r0, #0]
 80039ba:	f3c1 2002 	ubfx	r0, r1, #8, #3
 80039be:	2803      	cmp	r0, #3
 80039c0:	4770      	bx	lr

080039c2 <.text_5>:
 80039c2:	2000      	movs	r0, #0
 80039c4:	8468      	strh	r0, [r5, #34]	@ 0x22
 80039c6:	6868      	ldr	r0, [r5, #4]
 80039c8:	6801      	ldr	r1, [r0, #0]
 80039ca:	f3c1 2002 	ubfx	r0, r1, #8, #3
 80039ce:	2803      	cmp	r0, #3
 80039d0:	d102      	bne.n	80039d8 <.text_5+0x16>
 80039d2:	7468      	strb	r0, [r5, #17]
 80039d4:	2600      	movs	r6, #0
 80039d6:	4770      	bx	lr
 80039d8:	2007      	movs	r0, #7
 80039da:	2600      	movs	r6, #0
 80039dc:	7468      	strb	r0, [r5, #17]
 80039de:	772e      	strb	r6, [r5, #28]
 80039e0:	4770      	bx	lr

080039e2 <PE_SubStateMachine_VconnSwap>:
 80039e2:	b538      	push	{r3, r4, r5, lr}
 80039e4:	4604      	mov	r4, r0
 80039e6:	2502      	movs	r5, #2
 80039e8:	7c60      	ldrb	r0, [r4, #17]
 80039ea:	289d      	cmp	r0, #157	@ 0x9d
 80039ec:	d010      	beq.n	8003a10 <PE_SubStateMachine_VconnSwap+0x2e>
 80039ee:	d30e      	bcc.n	8003a0e <PE_SubStateMachine_VconnSwap+0x2c>
 80039f0:	289f      	cmp	r0, #159	@ 0x9f
 80039f2:	d054      	beq.n	8003a9e <PE_SubStateMachine_VconnSwap+0xbc>
 80039f4:	d33b      	bcc.n	8003a6e <PE_SubStateMachine_VconnSwap+0x8c>
 80039f6:	28a1      	cmp	r0, #161	@ 0xa1
 80039f8:	f000 807e 	beq.w	8003af8 <PE_SubStateMachine_VconnSwap+0x116>
 80039fc:	d370      	bcc.n	8003ae0 <PE_SubStateMachine_VconnSwap+0xfe>
 80039fe:	28a3      	cmp	r0, #163	@ 0xa3
 8003a00:	f000 809a 	beq.w	8003b38 <PE_SubStateMachine_VconnSwap+0x156>
 8003a04:	f0c0 8086 	bcc.w	8003b14 <PE_SubStateMachine_VconnSwap+0x132>
 8003a08:	28a4      	cmp	r0, #164	@ 0xa4
 8003a0a:	f000 80ee 	beq.w	8003bea <PE_SubStateMachine_VconnSwap+0x208>
 8003a0e:	e0f8      	b.n	8003c02 <PE_SubStateMachine_VconnSwap+0x220>
 8003a10:	6861      	ldr	r1, [r4, #4]
 8003a12:	6808      	ldr	r0, [r1, #0]
 8003a14:	f400 50b8 	and.w	r0, r0, #5888	@ 0x1700
 8003a18:	f5b0 5f98 	cmp.w	r0, #4864	@ 0x1300
 8003a1c:	d11f      	bne.n	8003a5e <PE_SubStateMachine_VconnSwap+0x7c>
 8003a1e:	68a1      	ldr	r1, [r4, #8]
 8003a20:	7c20      	ldrb	r0, [r4, #16]
 8003a22:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8003a24:	4790      	blx	r2
 8003a26:	280a      	cmp	r0, #10
 8003a28:	d002      	beq.n	8003a30 <PE_SubStateMachine_VconnSwap+0x4e>
 8003a2a:	280d      	cmp	r0, #13
 8003a2c:	d007      	beq.n	8003a3e <PE_SubStateMachine_VconnSwap+0x5c>
 8003a2e:	e00d      	b.n	8003a4c <PE_SubStateMachine_VconnSwap+0x6a>
 8003a30:	6961      	ldr	r1, [r4, #20]
 8003a32:	209e      	movs	r0, #158	@ 0x9e
 8003a34:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8003a38:	7460      	strb	r0, [r4, #17]
 8003a3a:	6161      	str	r1, [r4, #20]
 8003a3c:	e0e1      	b.n	8003c02 <PE_SubStateMachine_VconnSwap+0x220>
 8003a3e:	2000      	movs	r0, #0
 8003a40:	9000      	str	r0, [sp, #0]
 8003a42:	2303      	movs	r3, #3
 8003a44:	220c      	movs	r2, #12
 8003a46:	f000 f8f4 	bl	8003c32 <.text_10>
 8003a4a:	e0da      	b.n	8003c02 <PE_SubStateMachine_VconnSwap+0x220>
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	9000      	str	r0, [sp, #0]
 8003a50:	2303      	movs	r3, #3
 8003a52:	2204      	movs	r2, #4
 8003a54:	f000 f8ed 	bl	8003c32 <.text_10>
 8003a58:	2003      	movs	r0, #3
 8003a5a:	7460      	strb	r0, [r4, #17]
 8003a5c:	e005      	b.n	8003a6a <PE_SubStateMachine_VconnSwap+0x88>
 8003a5e:	6960      	ldr	r0, [r4, #20]
 8003a60:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8003a64:	2103      	movs	r1, #3
 8003a66:	6160      	str	r0, [r4, #20]
 8003a68:	7461      	strb	r1, [r4, #17]
 8003a6a:	2500      	movs	r5, #0
 8003a6c:	e0c9      	b.n	8003c02 <PE_SubStateMachine_VconnSwap+0x220>
 8003a6e:	2000      	movs	r0, #0
 8003a70:	9000      	str	r0, [sp, #0]
 8003a72:	239e      	movs	r3, #158	@ 0x9e
 8003a74:	2203      	movs	r2, #3
 8003a76:	f000 f8dc 	bl	8003c32 <.text_10>
 8003a7a:	2800      	cmp	r0, #0
 8003a7c:	d1f6      	bne.n	8003a6c <PE_SubStateMachine_VconnSwap+0x8a>
 8003a7e:	6860      	ldr	r0, [r4, #4]
 8003a80:	6801      	ldr	r1, [r0, #0]
 8003a82:	f3c1 30c0 	ubfx	r0, r1, #15, #1
 8003a86:	b130      	cbz	r0, 8003a96 <PE_SubStateMachine_VconnSwap+0xb4>
 8003a88:	209f      	movs	r0, #159	@ 0x9f
 8003a8a:	7460      	strb	r0, [r4, #17]
 8003a8c:	f248 0196 	movw	r1, #32918	@ 0x8096
 8003a90:	83e1      	strh	r1, [r4, #30]
 8003a92:	2596      	movs	r5, #150	@ 0x96
 8003a94:	e001      	b.n	8003a9a <PE_SubStateMachine_VconnSwap+0xb8>
 8003a96:	20a0      	movs	r0, #160	@ 0xa0
 8003a98:	7460      	strb	r0, [r4, #17]
 8003a9a:	213f      	movs	r1, #63	@ 0x3f
 8003a9c:	e0a1      	b.n	8003be2 <PE_SubStateMachine_VconnSwap+0x200>
 8003a9e:	8be0      	ldrh	r0, [r4, #30]
 8003aa0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003aa4:	f000 8095 	beq.w	8003bd2 <PE_SubStateMachine_VconnSwap+0x1f0>
 8003aa8:	780a      	ldrb	r2, [r1, #0]
 8003aaa:	2a11      	cmp	r2, #17
 8003aac:	bf01      	itttt	eq
 8003aae:	8ea2      	ldrheq	r2, [r4, #52]	@ 0x34
 8003ab0:	f24f 001f 	movweq	r0, #61471	@ 0xf01f
 8003ab4:	4002      	andeq	r2, r0
 8003ab6:	2a06      	cmpeq	r2, #6
 8003ab8:	d111      	bne.n	8003ade <PE_SubStateMachine_VconnSwap+0xfc>
 8003aba:	f000 f8ab 	bl	8003c14 <.text_8>
 8003abe:	68a0      	ldr	r0, [r4, #8]
 8003ac0:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003ac2:	b112      	cbz	r2, 8003aca <PE_SubStateMachine_VconnSwap+0xe8>
 8003ac4:	7c20      	ldrb	r0, [r4, #16]
 8003ac6:	2100      	movs	r1, #0
 8003ac8:	4790      	blx	r2
 8003aca:	f000 f89c 	bl	8003c06 <.text_7>
 8003ace:	2142      	movs	r1, #66	@ 0x42
 8003ad0:	7c20      	ldrb	r0, [r4, #16]
 8003ad2:	f7fc fd40 	bl	8000556 <USBPD_PE_Notification>
 8003ad6:	2500      	movs	r5, #0
 8003ad8:	8465      	strh	r5, [r4, #34]	@ 0x22
 8003ada:	f884 5262 	strb.w	r5, [r4, #610]	@ 0x262
 8003ade:	e090      	b.n	8003c02 <PE_SubStateMachine_VconnSwap+0x220>
 8003ae0:	68a0      	ldr	r0, [r4, #8]
 8003ae2:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003ae4:	b112      	cbz	r2, 8003aec <PE_SubStateMachine_VconnSwap+0x10a>
 8003ae6:	7c20      	ldrb	r0, [r4, #16]
 8003ae8:	2101      	movs	r1, #1
 8003aea:	4790      	blx	r2
 8003aec:	20a1      	movs	r0, #161	@ 0xa1
 8003aee:	2100      	movs	r1, #0
 8003af0:	7460      	strb	r0, [r4, #17]
 8003af2:	f884 1262 	strb.w	r1, [r4, #610]	@ 0x262
 8003af6:	e084      	b.n	8003c02 <PE_SubStateMachine_VconnSwap+0x220>
 8003af8:	2000      	movs	r0, #0
 8003afa:	9000      	str	r0, [sp, #0]
 8003afc:	2303      	movs	r3, #3
 8003afe:	2206      	movs	r2, #6
 8003b00:	f000 f897 	bl	8003c32 <.text_10>
 8003b04:	2800      	cmp	r0, #0
 8003b06:	d17c      	bne.n	8003c02 <PE_SubStateMachine_VconnSwap+0x220>
 8003b08:	6960      	ldr	r0, [r4, #20]
 8003b0a:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8003b0e:	6160      	str	r0, [r4, #20]
 8003b10:	2142      	movs	r1, #66	@ 0x42
 8003b12:	e066      	b.n	8003be2 <PE_SubStateMachine_VconnSwap+0x200>
 8003b14:	2000      	movs	r0, #0
 8003b16:	9000      	str	r0, [sp, #0]
 8003b18:	23a3      	movs	r3, #163	@ 0xa3
 8003b1a:	220b      	movs	r2, #11
 8003b1c:	f000 f889 	bl	8003c32 <.text_10>
 8003b20:	2800      	cmp	r0, #0
 8003b22:	d16e      	bne.n	8003c02 <PE_SubStateMachine_VconnSwap+0x220>
 8003b24:	6960      	ldr	r0, [r4, #20]
 8003b26:	f440 5080 	orr.w	r0, r0, #4096	@ 0x1000
 8003b2a:	6160      	str	r0, [r4, #20]
 8003b2c:	f248 011b 	movw	r1, #32795	@ 0x801b
 8003b30:	83e1      	strh	r1, [r4, #30]
 8003b32:	251b      	movs	r5, #27
 8003b34:	213e      	movs	r1, #62	@ 0x3e
 8003b36:	e054      	b.n	8003be2 <PE_SubStateMachine_VconnSwap+0x200>
 8003b38:	7808      	ldrb	r0, [r1, #0]
 8003b3a:	2811      	cmp	r0, #17
 8003b3c:	bf04      	itt	eq
 8003b3e:	8ea0      	ldrheq	r0, [r4, #52]	@ 0x34
 8003b40:	f410 4f70 	tsteq.w	r0, #61440	@ 0xf000
 8003b44:	d141      	bne.n	8003bca <PE_SubStateMachine_VconnSwap+0x1e8>
 8003b46:	f000 001f 	and.w	r0, r0, #31
 8003b4a:	2803      	cmp	r0, #3
 8003b4c:	d006      	beq.n	8003b5c <PE_SubStateMachine_VconnSwap+0x17a>
 8003b4e:	2804      	cmp	r0, #4
 8003b50:	d01c      	beq.n	8003b8c <PE_SubStateMachine_VconnSwap+0x1aa>
 8003b52:	280c      	cmp	r0, #12
 8003b54:	d013      	beq.n	8003b7e <PE_SubStateMachine_VconnSwap+0x19c>
 8003b56:	2810      	cmp	r0, #16
 8003b58:	d01f      	beq.n	8003b9a <PE_SubStateMachine_VconnSwap+0x1b8>
 8003b5a:	e036      	b.n	8003bca <PE_SubStateMachine_VconnSwap+0x1e8>
 8003b5c:	6860      	ldr	r0, [r4, #4]
 8003b5e:	6802      	ldr	r2, [r0, #0]
 8003b60:	f3c2 30c0 	ubfx	r0, r2, #15, #1
 8003b64:	2800      	cmp	r0, #0
 8003b66:	bf19      	ittee	ne
 8003b68:	209f      	movne	r0, #159	@ 0x9f
 8003b6a:	7460      	strbne	r0, [r4, #17]
 8003b6c:	22a0      	moveq	r2, #160	@ 0xa0
 8003b6e:	7462      	strbeq	r2, [r4, #17]
 8003b70:	7808      	ldrb	r0, [r1, #0]
 8003b72:	2814      	cmp	r0, #20
 8003b74:	d001      	beq.n	8003b7a <PE_SubStateMachine_VconnSwap+0x198>
 8003b76:	f000 f84d 	bl	8003c14 <.text_8>
 8003b7a:	213f      	movs	r1, #63	@ 0x3f
 8003b7c:	e022      	b.n	8003bc4 <PE_SubStateMachine_VconnSwap+0x1e2>
 8003b7e:	f000 f84e 	bl	8003c1e <.text_9>
 8003b82:	d001      	beq.n	8003b88 <PE_SubStateMachine_VconnSwap+0x1a6>
 8003b84:	f000 f846 	bl	8003c14 <.text_8>
 8003b88:	2140      	movs	r1, #64	@ 0x40
 8003b8a:	e01b      	b.n	8003bc4 <PE_SubStateMachine_VconnSwap+0x1e2>
 8003b8c:	f000 f847 	bl	8003c1e <.text_9>
 8003b90:	d001      	beq.n	8003b96 <PE_SubStateMachine_VconnSwap+0x1b4>
 8003b92:	f000 f83f 	bl	8003c14 <.text_8>
 8003b96:	2141      	movs	r1, #65	@ 0x41
 8003b98:	e014      	b.n	8003bc4 <PE_SubStateMachine_VconnSwap+0x1e2>
 8003b9a:	6860      	ldr	r0, [r4, #4]
 8003b9c:	6802      	ldr	r2, [r0, #0]
 8003b9e:	f3c2 30c0 	ubfx	r0, r2, #15, #1
 8003ba2:	b910      	cbnz	r0, 8003baa <PE_SubStateMachine_VconnSwap+0x1c8>
 8003ba4:	20a4      	movs	r0, #164	@ 0xa4
 8003ba6:	7460      	strb	r0, [r4, #17]
 8003ba8:	e006      	b.n	8003bb8 <PE_SubStateMachine_VconnSwap+0x1d6>
 8003baa:	6960      	ldr	r0, [r4, #20]
 8003bac:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8003bb0:	2203      	movs	r2, #3
 8003bb2:	6160      	str	r0, [r4, #20]
 8003bb4:	7462      	strb	r2, [r4, #17]
 8003bb6:	2500      	movs	r5, #0
 8003bb8:	7808      	ldrb	r0, [r1, #0]
 8003bba:	2814      	cmp	r0, #20
 8003bbc:	d001      	beq.n	8003bc2 <PE_SubStateMachine_VconnSwap+0x1e0>
 8003bbe:	f000 f829 	bl	8003c14 <.text_8>
 8003bc2:	2143      	movs	r1, #67	@ 0x43
 8003bc4:	7c20      	ldrb	r0, [r4, #16]
 8003bc6:	f7fc fcc6 	bl	8000556 <USBPD_PE_Notification>
 8003bca:	8be0      	ldrh	r0, [r4, #30]
 8003bcc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003bd0:	d117      	bne.n	8003c02 <PE_SubStateMachine_VconnSwap+0x220>
 8003bd2:	6960      	ldr	r0, [r4, #20]
 8003bd4:	2103      	movs	r1, #3
 8003bd6:	7461      	strb	r1, [r4, #17]
 8003bd8:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8003bdc:	6160      	str	r0, [r4, #20]
 8003bde:	2500      	movs	r5, #0
 8003be0:	211c      	movs	r1, #28
 8003be2:	7c20      	ldrb	r0, [r4, #16]
 8003be4:	f7fc fcb7 	bl	8000556 <USBPD_PE_Notification>
 8003be8:	e00b      	b.n	8003c02 <PE_SubStateMachine_VconnSwap+0x220>
 8003bea:	68a0      	ldr	r0, [r4, #8]
 8003bec:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8003bee:	b112      	cbz	r2, 8003bf6 <PE_SubStateMachine_VconnSwap+0x214>
 8003bf0:	7c20      	ldrb	r0, [r4, #16]
 8003bf2:	2101      	movs	r1, #1
 8003bf4:	4790      	blx	r2
 8003bf6:	f000 f806 	bl	8003c06 <.text_7>
 8003bfa:	f248 002d 	movw	r0, #32813	@ 0x802d
 8003bfe:	2500      	movs	r5, #0
 8003c00:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003c02:	4628      	mov	r0, r5
 8003c04:	bd32      	pop	{r1, r4, r5, pc}

08003c06 <.text_7>:
 8003c06:	6960      	ldr	r0, [r4, #20]
 8003c08:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8003c0c:	6160      	str	r0, [r4, #20]
 8003c0e:	2103      	movs	r1, #3
 8003c10:	7461      	strb	r1, [r4, #17]
 8003c12:	4770      	bx	lr

08003c14 <.text_8>:
 8003c14:	2214      	movs	r2, #20
 8003c16:	700a      	strb	r2, [r1, #0]
 8003c18:	4620      	mov	r0, r4
 8003c1a:	f7fc bec7 	b.w	80009ac <PE_Clear_RxEvent>

08003c1e <.text_9>:
 8003c1e:	6960      	ldr	r0, [r4, #20]
 8003c20:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8003c24:	6160      	str	r0, [r4, #20]
 8003c26:	2203      	movs	r2, #3
 8003c28:	7462      	strb	r2, [r4, #17]
 8003c2a:	2500      	movs	r5, #0
 8003c2c:	7808      	ldrb	r0, [r1, #0]
 8003c2e:	2814      	cmp	r0, #20
 8003c30:	4770      	bx	lr

08003c32 <.text_10>:
 8003c32:	2100      	movs	r1, #0
 8003c34:	4620      	mov	r0, r4
 8003c36:	f7fd bc17 	b.w	8001468 <PE_Send_CtrlMessage>

08003c3a <PE_ExtRevisionInteroperability_Cable>:
 8003c3a:	6842      	ldr	r2, [r0, #4]
 8003c3c:	6812      	ldr	r2, [r2, #0]
 8003c3e:	f002 0303 	and.w	r3, r2, #3
 8003c42:	4299      	cmp	r1, r3
 8003c44:	bf28      	it	cs
 8003c46:	4619      	movcs	r1, r3
 8003c48:	f361 629b 	bfi	r2, r1, #26, #2
 8003c4c:	6841      	ldr	r1, [r0, #4]
 8003c4e:	600a      	str	r2, [r1, #0]
 8003c50:	f3c2 6181 	ubfx	r1, r2, #26, #2
 8003c54:	7c00      	ldrb	r0, [r0, #16]
 8003c56:	f001 b9d5 	b.w	8005004 <USBPD_PRL_CBL_SetHeaderSpecification>
	...

08003c5c <USBPD_PE_SVDM_RequestIdentity>:
 8003c5c:	b570      	push	{r4, r5, r6, lr}
 8003c5e:	4ab4      	ldr	r2, [pc, #720]	@ (8003f30 <.text_16>)
 8003c60:	4603      	mov	r3, r0
 8003c62:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8003c66:	6823      	ldr	r3, [r4, #0]
 8003c68:	685d      	ldr	r5, [r3, #4]
 8003c6a:	2210      	movs	r2, #16
 8003c6c:	f3c5 2340 	ubfx	r3, r5, #9, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	bf1e      	ittt	ne
 8003c74:	68e3      	ldrne	r3, [r4, #12]
 8003c76:	2b00      	cmpne	r3, #0
 8003c78:	2902      	cmpne	r1, #2
 8003c7a:	d101      	bne.n	8003c80 <USBPD_PE_SVDM_RequestIdentity+0x24>
 8003c7c:	2202      	movs	r2, #2
 8003c7e:	e027      	b.n	8003cd0 <USBPD_PE_SVDM_RequestIdentity+0x74>
 8003c80:	f104 0532 	add.w	r5, r4, #50	@ 0x32
 8003c84:	782b      	ldrb	r3, [r5, #0]
 8003c86:	b913      	cbnz	r3, 8003c8e <USBPD_PE_SVDM_RequestIdentity+0x32>
 8003c88:	f000 f849 	bl	8003d1e <.text_4>
 8003c8c:	b90b      	cbnz	r3, 8003c92 <USBPD_PE_SVDM_RequestIdentity+0x36>
 8003c8e:	2203      	movs	r2, #3
 8003c90:	e01e      	b.n	8003cd0 <USBPD_PE_SVDM_RequestIdentity+0x74>
 8003c92:	7069      	strb	r1, [r5, #1]
 8003c94:	b111      	cbz	r1, 8003c9c <USBPD_PE_SVDM_RequestIdentity+0x40>
 8003c96:	2901      	cmp	r1, #1
 8003c98:	d008      	beq.n	8003cac <USBPD_PE_SVDM_RequestIdentity+0x50>
 8003c9a:	e019      	b.n	8003cd0 <USBPD_PE_SVDM_RequestIdentity+0x74>
 8003c9c:	6861      	ldr	r1, [r4, #4]
 8003c9e:	680b      	ldr	r3, [r1, #0]
 8003ca0:	f3c3 2102 	ubfx	r1, r3, #8, #3
 8003ca4:	2903      	cmp	r1, #3
 8003ca6:	d113      	bne.n	8003cd0 <USBPD_PE_SVDM_RequestIdentity+0x74>
 8003ca8:	217d      	movs	r1, #125	@ 0x7d
 8003caa:	e00c      	b.n	8003cc6 <USBPD_PE_SVDM_RequestIdentity+0x6a>
 8003cac:	6861      	ldr	r1, [r4, #4]
 8003cae:	6809      	ldr	r1, [r1, #0]
 8003cb0:	f240 7304 	movw	r3, #1796	@ 0x704
 8003cb4:	400b      	ands	r3, r1
 8003cb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cba:	bf1c      	itt	ne
 8003cbc:	f3c1 2102 	ubfxne	r1, r1, #8, #3
 8003cc0:	2903      	cmpne	r1, #3
 8003cc2:	d105      	bne.n	8003cd0 <USBPD_PE_SVDM_RequestIdentity+0x74>
 8003cc4:	2105      	movs	r1, #5
 8003cc6:	7029      	strb	r1, [r5, #0]
 8003cc8:	68a2      	ldr	r2, [r4, #8]
 8003cca:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003ccc:	4788      	blx	r1
 8003cce:	2200      	movs	r2, #0
 8003cd0:	4610      	mov	r0, r2
 8003cd2:	bd70      	pop	{r4, r5, r6, pc}

08003cd4 <USBPD_PE_SVDM_RequestSVID>:
 8003cd4:	b570      	push	{r4, r5, r6, lr}
 8003cd6:	f000 f923 	bl	8003f20 <.text_15>
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	bf14      	ite	ne
 8003cde:	2902      	cmpne	r1, #2
 8003ce0:	2202      	moveq	r2, #2
 8003ce2:	d01a      	beq.n	8003d1a <USBPD_PE_SVDM_RequestSVID+0x46>
 8003ce4:	f104 0532 	add.w	r5, r4, #50	@ 0x32
 8003ce8:	782b      	ldrb	r3, [r5, #0]
 8003cea:	b913      	cbnz	r3, 8003cf2 <USBPD_PE_SVDM_RequestSVID+0x1e>
 8003cec:	f000 f817 	bl	8003d1e <.text_4>
 8003cf0:	b90b      	cbnz	r3, 8003cf6 <USBPD_PE_SVDM_RequestSVID+0x22>
 8003cf2:	2203      	movs	r2, #3
 8003cf4:	e011      	b.n	8003d1a <USBPD_PE_SVDM_RequestSVID+0x46>
 8003cf6:	f3c6 2302 	ubfx	r3, r6, #8, #3
 8003cfa:	2b03      	cmp	r3, #3
 8003cfc:	d10d      	bne.n	8003d1a <USBPD_PE_SVDM_RequestSVID+0x46>
 8003cfe:	237f      	movs	r3, #127	@ 0x7f
 8003d00:	7069      	strb	r1, [r5, #1]
 8003d02:	702b      	strb	r3, [r5, #0]
 8003d04:	b129      	cbz	r1, 8003d12 <USBPD_PE_SVDM_RequestSVID+0x3e>
 8003d06:	2901      	cmp	r1, #1
 8003d08:	d107      	bne.n	8003d1a <USBPD_PE_SVDM_RequestSVID+0x46>
 8003d0a:	6961      	ldr	r1, [r4, #20]
 8003d0c:	f3c1 4100 	ubfx	r1, r1, #16, #1
 8003d10:	b119      	cbz	r1, 8003d1a <USBPD_PE_SVDM_RequestSVID+0x46>
 8003d12:	68a1      	ldr	r1, [r4, #8]
 8003d14:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003d16:	4790      	blx	r2
 8003d18:	2200      	movs	r2, #0
 8003d1a:	4610      	mov	r0, r2
 8003d1c:	bd70      	pop	{r4, r5, r6, pc}

08003d1e <.text_4>:
 8003d1e:	6863      	ldr	r3, [r4, #4]
 8003d20:	681e      	ldr	r6, [r3, #0]
 8003d22:	f3c6 3300 	ubfx	r3, r6, #12, #1
 8003d26:	4770      	bx	lr

08003d28 <USBPD_PE_SVDM_RequestMode>:
 8003d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d2a:	f000 f8d3 	bl	8003ed4 <.text_13>
 8003d2e:	68ec      	ldr	r4, [r5, #12]
 8003d30:	2310      	movs	r3, #16
 8003d32:	2c00      	cmp	r4, #0
 8003d34:	bf14      	ite	ne
 8003d36:	2902      	cmpne	r1, #2
 8003d38:	2302      	moveq	r3, #2
 8003d3a:	d01e      	beq.n	8003d7a <USBPD_PE_SVDM_RequestMode+0x52>
 8003d3c:	f105 0632 	add.w	r6, r5, #50	@ 0x32
 8003d40:	7834      	ldrb	r4, [r6, #0]
 8003d42:	b924      	cbnz	r4, 8003d4e <USBPD_PE_SVDM_RequestMode+0x26>
 8003d44:	686c      	ldr	r4, [r5, #4]
 8003d46:	6827      	ldr	r7, [r4, #0]
 8003d48:	f3c7 3400 	ubfx	r4, r7, #12, #1
 8003d4c:	b90c      	cbnz	r4, 8003d52 <USBPD_PE_SVDM_RequestMode+0x2a>
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e013      	b.n	8003d7a <USBPD_PE_SVDM_RequestMode+0x52>
 8003d52:	f3c7 2402 	ubfx	r4, r7, #8, #3
 8003d56:	2c03      	cmp	r4, #3
 8003d58:	d10f      	bne.n	8003d7a <USBPD_PE_SVDM_RequestMode+0x52>
 8003d5a:	2481      	movs	r4, #129	@ 0x81
 8003d5c:	7071      	strb	r1, [r6, #1]
 8003d5e:	7034      	strb	r4, [r6, #0]
 8003d60:	f8a5 2258 	strh.w	r2, [r5, #600]	@ 0x258
 8003d64:	b129      	cbz	r1, 8003d72 <USBPD_PE_SVDM_RequestMode+0x4a>
 8003d66:	2901      	cmp	r1, #1
 8003d68:	d107      	bne.n	8003d7a <USBPD_PE_SVDM_RequestMode+0x52>
 8003d6a:	6969      	ldr	r1, [r5, #20]
 8003d6c:	f3c1 4100 	ubfx	r1, r1, #16, #1
 8003d70:	b119      	cbz	r1, 8003d7a <USBPD_PE_SVDM_RequestMode+0x52>
 8003d72:	68a9      	ldr	r1, [r5, #8]
 8003d74:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003d76:	4790      	blx	r2
 8003d78:	2300      	movs	r3, #0
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08003d7e <USBPD_PE_SVDM_RequestModeEnter>:
 8003d7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d80:	f000 f854 	bl	8003e2c <.text_10>
 8003d84:	b90d      	cbnz	r5, 8003d8a <USBPD_PE_SVDM_RequestModeEnter+0xc>
 8003d86:	2402      	movs	r4, #2
 8003d88:	e01b      	b.n	8003dc2 <USBPD_PE_SVDM_RequestModeEnter+0x44>
 8003d8a:	f106 0732 	add.w	r7, r6, #50	@ 0x32
 8003d8e:	783d      	ldrb	r5, [r7, #0]
 8003d90:	b915      	cbnz	r5, 8003d98 <USBPD_PE_SVDM_RequestModeEnter+0x1a>
 8003d92:	f000 f845 	bl	8003e20 <.text_9>
 8003d96:	b90d      	cbnz	r5, 8003d9c <USBPD_PE_SVDM_RequestModeEnter+0x1e>
 8003d98:	2403      	movs	r4, #3
 8003d9a:	e012      	b.n	8003dc2 <USBPD_PE_SVDM_RequestModeEnter+0x44>
 8003d9c:	f40c 65e1 	and.w	r5, ip, #1800	@ 0x708
 8003da0:	f5b5 7f42 	cmp.w	r5, #776	@ 0x308
 8003da4:	d10d      	bne.n	8003dc2 <USBPD_PE_SVDM_RequestModeEnter+0x44>
 8003da6:	2582      	movs	r5, #130	@ 0x82
 8003da8:	f000 f831 	bl	8003e0e <.text_8>
 8003dac:	b129      	cbz	r1, 8003dba <USBPD_PE_SVDM_RequestModeEnter+0x3c>
 8003dae:	2902      	cmp	r1, #2
 8003db0:	d000      	beq.n	8003db4 <USBPD_PE_SVDM_RequestModeEnter+0x36>
 8003db2:	d206      	bcs.n	8003dc2 <USBPD_PE_SVDM_RequestModeEnter+0x44>
 8003db4:	f3c2 4100 	ubfx	r1, r2, #16, #1
 8003db8:	b119      	cbz	r1, 8003dc2 <USBPD_PE_SVDM_RequestModeEnter+0x44>
 8003dba:	68b1      	ldr	r1, [r6, #8]
 8003dbc:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003dbe:	4790      	blx	r2
 8003dc0:	2400      	movs	r4, #0
 8003dc2:	4620      	mov	r0, r4
 8003dc4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08003dc6 <USBPD_PE_SVDM_RequestModeExit>:
 8003dc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dc8:	f000 f830 	bl	8003e2c <.text_10>
 8003dcc:	b90d      	cbnz	r5, 8003dd2 <USBPD_PE_SVDM_RequestModeExit+0xc>
 8003dce:	2402      	movs	r4, #2
 8003dd0:	e01b      	b.n	8003e0a <USBPD_PE_SVDM_RequestModeExit+0x44>
 8003dd2:	f106 0732 	add.w	r7, r6, #50	@ 0x32
 8003dd6:	783d      	ldrb	r5, [r7, #0]
 8003dd8:	b915      	cbnz	r5, 8003de0 <USBPD_PE_SVDM_RequestModeExit+0x1a>
 8003dda:	f000 f821 	bl	8003e20 <.text_9>
 8003dde:	b90d      	cbnz	r5, 8003de4 <USBPD_PE_SVDM_RequestModeExit+0x1e>
 8003de0:	2403      	movs	r4, #3
 8003de2:	e012      	b.n	8003e0a <USBPD_PE_SVDM_RequestModeExit+0x44>
 8003de4:	f40c 65e1 	and.w	r5, ip, #1800	@ 0x708
 8003de8:	f5b5 7f42 	cmp.w	r5, #776	@ 0x308
 8003dec:	d10d      	bne.n	8003e0a <USBPD_PE_SVDM_RequestModeExit+0x44>
 8003dee:	2583      	movs	r5, #131	@ 0x83
 8003df0:	f000 f80d 	bl	8003e0e <.text_8>
 8003df4:	b129      	cbz	r1, 8003e02 <USBPD_PE_SVDM_RequestModeExit+0x3c>
 8003df6:	2902      	cmp	r1, #2
 8003df8:	d000      	beq.n	8003dfc <USBPD_PE_SVDM_RequestModeExit+0x36>
 8003dfa:	d206      	bcs.n	8003e0a <USBPD_PE_SVDM_RequestModeExit+0x44>
 8003dfc:	f3c2 4100 	ubfx	r1, r2, #16, #1
 8003e00:	b119      	cbz	r1, 8003e0a <USBPD_PE_SVDM_RequestModeExit+0x44>
 8003e02:	68b1      	ldr	r1, [r6, #8]
 8003e04:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003e06:	4790      	blx	r2
 8003e08:	2400      	movs	r4, #0
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08003e0e <.text_8>:
 8003e0e:	7079      	strb	r1, [r7, #1]
 8003e10:	703d      	strb	r5, [r7, #0]
 8003e12:	f8a6 2258 	strh.w	r2, [r6, #600]	@ 0x258
 8003e16:	6972      	ldr	r2, [r6, #20]
 8003e18:	f363 1288 	bfi	r2, r3, #6, #3
 8003e1c:	6172      	str	r2, [r6, #20]
 8003e1e:	4770      	bx	lr

08003e20 <.text_9>:
 8003e20:	6875      	ldr	r5, [r6, #4]
 8003e22:	f8d5 c000 	ldr.w	ip, [r5]
 8003e26:	f3cc 3500 	ubfx	r5, ip, #12, #1
 8003e2a:	4770      	bx	lr

08003e2c <.text_10>:
 8003e2c:	4c40      	ldr	r4, [pc, #256]	@ (8003f30 <.text_16>)
 8003e2e:	4605      	mov	r5, r0
 8003e30:	f854 6025 	ldr.w	r6, [r4, r5, lsl #2]
 8003e34:	68f5      	ldr	r5, [r6, #12]
 8003e36:	2410      	movs	r4, #16
 8003e38:	4770      	bx	lr

08003e3a <USBPD_PE_SVDM_RequestSpecific>:
 8003e3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e3c:	f7ff fff6 	bl	8003e2c <.text_10>
 8003e40:	b90d      	cbnz	r5, 8003e46 <USBPD_PE_SVDM_RequestSpecific+0xc>
 8003e42:	2402      	movs	r4, #2
 8003e44:	e01d      	b.n	8003e82 <USBPD_PE_SVDM_RequestSpecific+0x48>
 8003e46:	f106 0732 	add.w	r7, r6, #50	@ 0x32
 8003e4a:	783d      	ldrb	r5, [r7, #0]
 8003e4c:	b915      	cbnz	r5, 8003e54 <USBPD_PE_SVDM_RequestSpecific+0x1a>
 8003e4e:	f7ff ffe7 	bl	8003e20 <.text_9>
 8003e52:	b90d      	cbnz	r5, 8003e58 <USBPD_PE_SVDM_RequestSpecific+0x1e>
 8003e54:	2403      	movs	r4, #3
 8003e56:	e014      	b.n	8003e82 <USBPD_PE_SVDM_RequestSpecific+0x48>
 8003e58:	6975      	ldr	r5, [r6, #20]
 8003e5a:	f3c5 4500 	ubfx	r5, r5, #16, #1
 8003e5e:	b90d      	cbnz	r5, 8003e64 <USBPD_PE_SVDM_RequestSpecific+0x2a>
 8003e60:	000d      	movs	r5, r1
 8003e62:	d10e      	bne.n	8003e82 <USBPD_PE_SVDM_RequestSpecific+0x48>
 8003e64:	f3cc 2502 	ubfx	r5, ip, #8, #3
 8003e68:	2d03      	cmp	r5, #3
 8003e6a:	d10a      	bne.n	8003e82 <USBPD_PE_SVDM_RequestSpecific+0x48>
 8003e6c:	7079      	strb	r1, [r7, #1]
 8003e6e:	2400      	movs	r4, #0
 8003e70:	2185      	movs	r1, #133	@ 0x85
 8003e72:	7039      	strb	r1, [r7, #0]
 8003e74:	f506 7115 	add.w	r1, r6, #596	@ 0x254
 8003e78:	600a      	str	r2, [r1, #0]
 8003e7a:	808b      	strh	r3, [r1, #4]
 8003e7c:	68b1      	ldr	r1, [r6, #8]
 8003e7e:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003e80:	4790      	blx	r2
 8003e82:	4620      	mov	r0, r4
 8003e84:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08003e86 <USBPD_PE_SVDM_RequestAttention>:
 8003e86:	b570      	push	{r4, r5, r6, lr}
 8003e88:	f000 f824 	bl	8003ed4 <.text_13>
 8003e8c:	68eb      	ldr	r3, [r5, #12]
 8003e8e:	2410      	movs	r4, #16
 8003e90:	b103      	cbz	r3, 8003e94 <USBPD_PE_SVDM_RequestAttention+0xe>
 8003e92:	b109      	cbz	r1, 8003e98 <USBPD_PE_SVDM_RequestAttention+0x12>
 8003e94:	2402      	movs	r4, #2
 8003e96:	e01b      	b.n	8003ed0 <USBPD_PE_SVDM_RequestAttention+0x4a>
 8003e98:	f105 0332 	add.w	r3, r5, #50	@ 0x32
 8003e9c:	7819      	ldrb	r1, [r3, #0]
 8003e9e:	b921      	cbnz	r1, 8003eaa <USBPD_PE_SVDM_RequestAttention+0x24>
 8003ea0:	6869      	ldr	r1, [r5, #4]
 8003ea2:	680e      	ldr	r6, [r1, #0]
 8003ea4:	f3c6 3100 	ubfx	r1, r6, #12, #1
 8003ea8:	b909      	cbnz	r1, 8003eae <USBPD_PE_SVDM_RequestAttention+0x28>
 8003eaa:	2403      	movs	r4, #3
 8003eac:	e010      	b.n	8003ed0 <USBPD_PE_SVDM_RequestAttention+0x4a>
 8003eae:	f3c6 2102 	ubfx	r1, r6, #8, #3
 8003eb2:	2903      	cmp	r1, #3
 8003eb4:	d10c      	bne.n	8003ed0 <USBPD_PE_SVDM_RequestAttention+0x4a>
 8003eb6:	2100      	movs	r1, #0
 8003eb8:	7059      	strb	r1, [r3, #1]
 8003eba:	2484      	movs	r4, #132	@ 0x84
 8003ebc:	701c      	strb	r4, [r3, #0]
 8003ebe:	f505 7115 	add.w	r1, r5, #596	@ 0x254
 8003ec2:	2306      	movs	r3, #6
 8003ec4:	600b      	str	r3, [r1, #0]
 8003ec6:	808a      	strh	r2, [r1, #4]
 8003ec8:	2400      	movs	r4, #0
 8003eca:	68a9      	ldr	r1, [r5, #8]
 8003ecc:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8003ece:	4790      	blx	r2
 8003ed0:	4620      	mov	r0, r4
 8003ed2:	bd70      	pop	{r4, r5, r6, pc}

08003ed4 <.text_13>:
 8003ed4:	4b16      	ldr	r3, [pc, #88]	@ (8003f30 <.text_16>)
 8003ed6:	4604      	mov	r4, r0
 8003ed8:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 8003edc:	4770      	bx	lr

08003ede <USBPD_PE_UVDM_RequestMessage>:
 8003ede:	b570      	push	{r4, r5, r6, lr}
 8003ee0:	f000 f81e 	bl	8003f20 <.text_15>
 8003ee4:	b90b      	cbnz	r3, 8003eea <USBPD_PE_UVDM_RequestMessage+0xc>
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	e018      	b.n	8003f1c <USBPD_PE_UVDM_RequestMessage+0x3e>
 8003eea:	f104 0532 	add.w	r5, r4, #50	@ 0x32
 8003eee:	782b      	ldrb	r3, [r5, #0]
 8003ef0:	b913      	cbnz	r3, 8003ef8 <USBPD_PE_UVDM_RequestMessage+0x1a>
 8003ef2:	f7ff ff14 	bl	8003d1e <.text_4>
 8003ef6:	b90b      	cbnz	r3, 8003efc <USBPD_PE_UVDM_RequestMessage+0x1e>
 8003ef8:	2203      	movs	r2, #3
 8003efa:	e00f      	b.n	8003f1c <USBPD_PE_UVDM_RequestMessage+0x3e>
 8003efc:	f3c6 33c0 	ubfx	r3, r6, #15, #1
 8003f00:	b90b      	cbnz	r3, 8003f06 <USBPD_PE_UVDM_RequestMessage+0x28>
 8003f02:	000b      	movs	r3, r1
 8003f04:	d10a      	bne.n	8003f1c <USBPD_PE_UVDM_RequestMessage+0x3e>
 8003f06:	f3c6 2302 	ubfx	r3, r6, #8, #3
 8003f0a:	2b03      	cmp	r3, #3
 8003f0c:	d106      	bne.n	8003f1c <USBPD_PE_UVDM_RequestMessage+0x3e>
 8003f0e:	7069      	strb	r1, [r5, #1]
 8003f10:	2186      	movs	r1, #134	@ 0x86
 8003f12:	7029      	strb	r1, [r5, #0]
 8003f14:	68a2      	ldr	r2, [r4, #8]
 8003f16:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003f18:	4788      	blx	r1
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	4610      	mov	r0, r2
 8003f1e:	bd70      	pop	{r4, r5, r6, pc}

08003f20 <.text_15>:
 8003f20:	4a03      	ldr	r2, [pc, #12]	@ (8003f30 <.text_16>)
 8003f22:	4603      	mov	r3, r0
 8003f24:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8003f28:	68e3      	ldr	r3, [r4, #12]
 8003f2a:	2210      	movs	r2, #16
 8003f2c:	4770      	bx	lr
	...

08003f30 <.text_16>:
 8003f30:	200002d4 	.word	0x200002d4

08003f34 <PE_Receive_SVDM>:
 8003f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f36:	4604      	mov	r4, r0
 8003f38:	f104 0134 	add.w	r1, r4, #52	@ 0x34
 8003f3c:	f204 4294 	addw	r2, r4, #1172	@ 0x494
 8003f40:	8808      	ldrh	r0, [r1, #0]
 8003f42:	0b00      	lsrs	r0, r0, #12
 8003f44:	f000 0007 	and.w	r0, r0, #7
 8003f48:	1e43      	subs	r3, r0, #1
 8003f4a:	7613      	strb	r3, [r2, #24]
 8003f4c:	f894 0031 	ldrb.w	r0, [r4, #49]	@ 0x31
 8003f50:	2800      	cmp	r0, #0
 8003f52:	d16e      	bne.n	8004032 <PE_Receive_SVDM+0xfe>
 8003f54:	e010      	b.n	8003f78 <PE_Receive_SVDM+0x44>
 8003f56:	684b      	ldr	r3, [r1, #4]
 8003f58:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003f5c:	799d      	ldrb	r5, [r3, #6]
 8003f5e:	79de      	ldrb	r6, [r3, #7]
 8003f60:	eb05 2706 	add.w	r7, r5, r6, lsl #8
 8003f64:	7a1d      	ldrb	r5, [r3, #8]
 8003f66:	7a5b      	ldrb	r3, [r3, #9]
 8003f68:	eb07 4705 	add.w	r7, r7, r5, lsl #16
 8003f6c:	eb07 6703 	add.w	r7, r7, r3, lsl #24
 8003f70:	f842 7020 	str.w	r7, [r2, r0, lsl #2]
 8003f74:	1c40      	adds	r0, r0, #1
 8003f76:	b2c0      	uxtb	r0, r0
 8003f78:	7e15      	ldrb	r5, [r2, #24]
 8003f7a:	42a8      	cmp	r0, r5
 8003f7c:	dbeb      	blt.n	8003f56 <PE_Receive_SVDM+0x22>
 8003f7e:	f894 3250 	ldrb.w	r3, [r4, #592]	@ 0x250
 8003f82:	f003 031f 	and.w	r3, r3, #31
 8003f86:	1e5b      	subs	r3, r3, #1
 8003f88:	f248 0119 	movw	r1, #32793	@ 0x8019
 8003f8c:	f248 000f 	movw	r0, #32783	@ 0x800f
 8003f90:	d00d      	beq.n	8003fae <PE_Receive_SVDM+0x7a>
 8003f92:	1e5b      	subs	r3, r3, #1
 8003f94:	d028      	beq.n	8003fe8 <PE_Receive_SVDM+0xb4>
 8003f96:	1e5b      	subs	r3, r3, #1
 8003f98:	d02b      	beq.n	8003ff2 <PE_Receive_SVDM+0xbe>
 8003f9a:	1e5b      	subs	r3, r3, #1
 8003f9c:	d02e      	beq.n	8003ffc <PE_Receive_SVDM+0xc8>
 8003f9e:	1e5b      	subs	r3, r3, #1
 8003fa0:	d031      	beq.n	8004006 <PE_Receive_SVDM+0xd2>
 8003fa2:	1e5b      	subs	r3, r3, #1
 8003fa4:	d034      	beq.n	8004010 <PE_Receive_SVDM+0xdc>
 8003fa6:	3b0a      	subs	r3, #10
 8003fa8:	2b0f      	cmp	r3, #15
 8003faa:	d93d      	bls.n	8004028 <PE_Receive_SVDM+0xf4>
 8003fac:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8003fae:	2150      	movs	r1, #80	@ 0x50
 8003fb0:	6862      	ldr	r2, [r4, #4]
 8003fb2:	7721      	strb	r1, [r4, #28]
 8003fb4:	6813      	ldr	r3, [r2, #0]
 8003fb6:	f8d4 1250 	ldr.w	r1, [r4, #592]	@ 0x250
 8003fba:	f3c1 3141 	ubfx	r1, r1, #13, #2
 8003fbe:	f3c3 1240 	ubfx	r2, r3, #5, #1
 8003fc2:	4291      	cmp	r1, r2
 8003fc4:	da04      	bge.n	8003fd0 <PE_Receive_SVDM+0x9c>
 8003fc6:	f8d4 1250 	ldr.w	r1, [r4, #592]	@ 0x250
 8003fca:	f3c1 3141 	ubfx	r1, r1, #13, #2
 8003fce:	e003      	b.n	8003fd8 <PE_Receive_SVDM+0xa4>
 8003fd0:	6861      	ldr	r1, [r4, #4]
 8003fd2:	680a      	ldr	r2, [r1, #0]
 8003fd4:	f3c2 1140 	ubfx	r1, r2, #5, #1
 8003fd8:	6862      	ldr	r2, [r4, #4]
 8003fda:	6813      	ldr	r3, [r2, #0]
 8003fdc:	f361 1345 	bfi	r3, r1, #5, #1
 8003fe0:	6013      	str	r3, [r2, #0]
 8003fe2:	83e0      	strh	r0, [r4, #30]
 8003fe4:	2075      	movs	r0, #117	@ 0x75
 8003fe6:	e023      	b.n	8004030 <PE_Receive_SVDM+0xfc>
 8003fe8:	2152      	movs	r1, #82	@ 0x52
 8003fea:	7721      	strb	r1, [r4, #28]
 8003fec:	83e0      	strh	r0, [r4, #30]
 8003fee:	2076      	movs	r0, #118	@ 0x76
 8003ff0:	e01e      	b.n	8004030 <PE_Receive_SVDM+0xfc>
 8003ff2:	2153      	movs	r1, #83	@ 0x53
 8003ff4:	7721      	strb	r1, [r4, #28]
 8003ff6:	83e0      	strh	r0, [r4, #30]
 8003ff8:	2078      	movs	r0, #120	@ 0x78
 8003ffa:	e019      	b.n	8004030 <PE_Receive_SVDM+0xfc>
 8003ffc:	2254      	movs	r2, #84	@ 0x54
 8003ffe:	7722      	strb	r2, [r4, #28]
 8004000:	83e1      	strh	r1, [r4, #30]
 8004002:	2079      	movs	r0, #121	@ 0x79
 8004004:	e014      	b.n	8004030 <PE_Receive_SVDM+0xfc>
 8004006:	2255      	movs	r2, #85	@ 0x55
 8004008:	7722      	strb	r2, [r4, #28]
 800400a:	83e1      	strh	r1, [r4, #30]
 800400c:	207a      	movs	r0, #122	@ 0x7a
 800400e:	e00f      	b.n	8004030 <PE_Receive_SVDM+0xfc>
 8004010:	68e0      	ldr	r0, [r4, #12]
 8004012:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8004014:	b12b      	cbz	r3, 8004022 <PE_Receive_SVDM+0xee>
 8004016:	0029      	movs	r1, r5
 8004018:	6812      	ldr	r2, [r2, #0]
 800401a:	7c20      	ldrb	r0, [r4, #16]
 800401c:	bf18      	it	ne
 800401e:	2101      	movne	r1, #1
 8004020:	4798      	blx	r3
 8004022:	2103      	movs	r1, #3
 8004024:	7461      	strb	r1, [r4, #17]
 8004026:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8004028:	225a      	movs	r2, #90	@ 0x5a
 800402a:	7722      	strb	r2, [r4, #28]
 800402c:	83e0      	strh	r0, [r4, #30]
 800402e:	207b      	movs	r0, #123	@ 0x7b
 8004030:	7460      	strb	r0, [r4, #17]
 8004032:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08004034 <PE_StateMachine_VDM>:
 8004034:	e92d 47fb 	stmdb	sp!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004038:	4604      	mov	r4, r0
 800403a:	b099      	sub	sp, #100	@ 0x64
 800403c:	f894 c011 	ldrb.w	ip, [r4, #17]
 8004040:	f1ac 0075 	sub.w	r0, ip, #117	@ 0x75
 8004044:	2807      	cmp	r0, #7
 8004046:	f04f 0802 	mov.w	r8, #2
 800404a:	d203      	bcs.n	8004054 <PE_StateMachine_VDM+0x20>
 800404c:	7809      	ldrb	r1, [r1, #0]
 800404e:	2914      	cmp	r1, #20
 8004050:	f040 84ea 	bne.w	8004a28 <PE_StateMachine_VDM+0x9f4>
 8004054:	2305      	movs	r3, #5
 8004056:	2003      	movs	r0, #3
 8004058:	2204      	movs	r2, #4
 800405a:	f1bc 0f75 	cmp.w	ip, #117	@ 0x75
 800405e:	f104 0534 	add.w	r5, r4, #52	@ 0x34
 8004062:	f104 0731 	add.w	r7, r4, #49	@ 0x31
 8004066:	f504 7614 	add.w	r6, r4, #592	@ 0x250
 800406a:	f04f 0a01 	mov.w	sl, #1
 800406e:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8004072:	f248 091e 	movw	r9, #32798	@ 0x801e
 8004076:	d04c      	beq.n	8004112 <PE_StateMachine_VDM+0xde>
 8004078:	f1bc 0f76 	cmp.w	ip, #118	@ 0x76
 800407c:	f000 80a4 	beq.w	80041c8 <PE_StateMachine_VDM+0x194>
 8004080:	f1bc 0f77 	cmp.w	ip, #119	@ 0x77
 8004084:	f000 811c 	beq.w	80042c0 <PE_StateMachine_VDM+0x28c>
 8004088:	f1bc 0f78 	cmp.w	ip, #120	@ 0x78
 800408c:	f000 8172 	beq.w	8004374 <PE_StateMachine_VDM+0x340>
 8004090:	f1bc 0f79 	cmp.w	ip, #121	@ 0x79
 8004094:	f000 81b3 	beq.w	80043fe <PE_StateMachine_VDM+0x3ca>
 8004098:	f1bc 0f7a 	cmp.w	ip, #122	@ 0x7a
 800409c:	f000 81cf 	beq.w	800443e <PE_StateMachine_VDM+0x40a>
 80040a0:	f1bc 0f7b 	cmp.w	ip, #123	@ 0x7b
 80040a4:	f000 81f9 	beq.w	800449a <PE_StateMachine_VDM+0x466>
 80040a8:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 80040ac:	f000 8231 	beq.w	8004512 <PE_StateMachine_VDM+0x4de>
 80040b0:	f1bc 0f7f 	cmp.w	ip, #127	@ 0x7f
 80040b4:	f000 8293 	beq.w	80045de <PE_StateMachine_VDM+0x5aa>
 80040b8:	f1bc 0f81 	cmp.w	ip, #129	@ 0x81
 80040bc:	f000 82da 	beq.w	8004674 <PE_StateMachine_VDM+0x640>
 80040c0:	f1bc 0f82 	cmp.w	ip, #130	@ 0x82
 80040c4:	f000 8331 	beq.w	800472a <PE_StateMachine_VDM+0x6f6>
 80040c8:	f1bc 0f83 	cmp.w	ip, #131	@ 0x83
 80040cc:	f000 8393 	beq.w	80047f6 <PE_StateMachine_VDM+0x7c2>
 80040d0:	f1bc 0f84 	cmp.w	ip, #132	@ 0x84
 80040d4:	f000 848c 	beq.w	80049f0 <PE_StateMachine_VDM+0x9bc>
 80040d8:	f1bc 0f85 	cmp.w	ip, #133	@ 0x85
 80040dc:	f000 83f9 	beq.w	80048d2 <PE_StateMachine_VDM+0x89e>
 80040e0:	f1bc 0f87 	cmp.w	ip, #135	@ 0x87
 80040e4:	f000 8241 	beq.w	800456a <PE_StateMachine_VDM+0x536>
 80040e8:	f1bc 0f89 	cmp.w	ip, #137	@ 0x89
 80040ec:	f000 828f 	beq.w	800460e <PE_StateMachine_VDM+0x5da>
 80040f0:	f1bc 0f8b 	cmp.w	ip, #139	@ 0x8b
 80040f4:	f000 82de 	beq.w	80046b4 <PE_StateMachine_VDM+0x680>
 80040f8:	f1bc 0f8c 	cmp.w	ip, #140	@ 0x8c
 80040fc:	f000 832d 	beq.w	800475a <PE_StateMachine_VDM+0x726>
 8004100:	f1bc 0f8d 	cmp.w	ip, #141	@ 0x8d
 8004104:	f000 839a 	beq.w	800483c <PE_StateMachine_VDM+0x808>
 8004108:	f1bc 0f8f 	cmp.w	ip, #143	@ 0x8f
 800410c:	f000 8403 	beq.w	8004916 <PE_StateMachine_VDM+0x8e2>
 8004110:	e125      	b.n	800435e <PE_StateMachine_VDM+0x32a>
 8004112:	f000 fd12 	bl	8004b3a <.text_34>
 8004116:	f000 8466 	beq.w	80049e6 <PE_StateMachine_VDM+0x9b2>
 800411a:	6830      	ldr	r0, [r6, #0]
 800411c:	f36a 0004 	bfi	r0, sl, #0, #5
 8004120:	f000 fcca 	bl	8004ab8 <.text_28+0x4>
 8004124:	f000 fc9e 	bl	8004a64 <.text_25>
 8004128:	bf1f      	itttt	ne
 800412a:	68e0      	ldrne	r0, [r4, #12]
 800412c:	2800      	cmpne	r0, #0
 800412e:	6802      	ldrne	r2, [r0, #0]
 8004130:	2a00      	cmpne	r2, #0
 8004132:	d03d      	beq.n	80041b0 <PE_StateMachine_VDM+0x17c>
 8004134:	0c09      	lsrs	r1, r1, #16
 8004136:	f5b1 4f7f 	cmp.w	r1, #65280	@ 0xff00
 800413a:	d139      	bne.n	80041b0 <PE_StateMachine_VDM+0x17c>
 800413c:	7c20      	ldrb	r0, [r4, #16]
 800413e:	a908      	add	r1, sp, #32
 8004140:	4790      	blx	r2
 8004142:	2803      	cmp	r0, #3
 8004144:	d002      	beq.n	800414c <PE_StateMachine_VDM+0x118>
 8004146:	280f      	cmp	r0, #15
 8004148:	d003      	beq.n	8004152 <PE_StateMachine_VDM+0x11e>
 800414a:	e031      	b.n	80041b0 <PE_StateMachine_VDM+0x17c>
 800414c:	f000 fce9 	bl	8004b22 <.text_31>
 8004150:	e030      	b.n	80041b4 <PE_StateMachine_VDM+0x180>
 8004152:	f000 fcf7 	bl	8004b44 <.text_35>
 8004156:	a811      	add	r0, sp, #68	@ 0x44
 8004158:	9908      	ldr	r1, [sp, #32]
 800415a:	6041      	str	r1, [r0, #4]
 800415c:	2504      	movs	r5, #4
 800415e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004160:	6081      	str	r1, [r0, #8]
 8004162:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004164:	60c1      	str	r1, [r0, #12]
 8004166:	f89d 1040 	ldrb.w	r1, [sp, #64]	@ 0x40
 800416a:	f3c1 0140 	ubfx	r1, r1, #1, #1
 800416e:	b111      	cbz	r1, 8004176 <PE_StateMachine_VDM+0x142>
 8004170:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8004172:	6101      	str	r1, [r0, #16]
 8004174:	2505      	movs	r5, #5
 8004176:	f89d 1040 	ldrb.w	r1, [sp, #64]	@ 0x40
 800417a:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 800417e:	b121      	cbz	r1, 800418a <PE_StateMachine_VDM+0x156>
 8004180:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004182:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8004186:	1c6d      	adds	r5, r5, #1
 8004188:	b2ed      	uxtb	r5, r5
 800418a:	f89d 1040 	ldrb.w	r1, [sp, #64]	@ 0x40
 800418e:	f3c1 1100 	ubfx	r1, r1, #4, #1
 8004192:	b181      	cbz	r1, 80041b6 <PE_StateMachine_VDM+0x182>
 8004194:	f89d 1040 	ldrb.w	r1, [sp, #64]	@ 0x40
 8004198:	f3c1 01c0 	ubfx	r1, r1, #3, #1
 800419c:	b119      	cbz	r1, 80041a6 <PE_StateMachine_VDM+0x172>
 800419e:	2100      	movs	r1, #0
 80041a0:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80041a4:	1c6d      	adds	r5, r5, #1
 80041a6:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80041a8:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80041ac:	1c6d      	adds	r5, r5, #1
 80041ae:	e002      	b.n	80041b6 <PE_StateMachine_VDM+0x182>
 80041b0:	f000 fcbb 	bl	8004b2a <.text_32>
 80041b4:	6030      	str	r0, [r6, #0]
 80041b6:	6831      	ldr	r1, [r6, #0]
 80041b8:	2000      	movs	r0, #0
 80041ba:	2203      	movs	r2, #3
 80041bc:	9111      	str	r1, [sp, #68]	@ 0x44
 80041be:	9002      	str	r0, [sp, #8]
 80041c0:	9201      	str	r2, [sp, #4]
 80041c2:	9500      	str	r5, [sp, #0]
 80041c4:	ab11      	add	r3, sp, #68	@ 0x44
 80041c6:	e19f      	b.n	8004508 <PE_StateMachine_VDM+0x4d4>
 80041c8:	f000 fcb7 	bl	8004b3a <.text_34>
 80041cc:	d07a      	beq.n	80042c4 <PE_StateMachine_VDM+0x290>
 80041ce:	6830      	ldr	r0, [r6, #0]
 80041d0:	f368 0004 	bfi	r0, r8, #0, #5
 80041d4:	6030      	str	r0, [r6, #0]
 80041d6:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 80041da:	6030      	str	r0, [r6, #0]
 80041dc:	6860      	ldr	r0, [r4, #4]
 80041de:	6801      	ldr	r1, [r0, #0]
 80041e0:	6830      	ldr	r0, [r6, #0]
 80041e2:	f3c1 1140 	ubfx	r1, r1, #5, #1
 80041e6:	f420 40c0 	bic.w	r0, r0, #24576	@ 0x6000
 80041ea:	ea40 3041 	orr.w	r0, r0, r1, lsl #13
 80041ee:	6030      	str	r0, [r6, #0]
 80041f0:	6861      	ldr	r1, [r4, #4]
 80041f2:	780a      	ldrb	r2, [r1, #0]
 80041f4:	f002 020b 	and.w	r2, r2, #11
 80041f8:	2a09      	cmp	r2, #9
 80041fa:	bf1e      	ittt	ne
 80041fc:	68e1      	ldrne	r1, [r4, #12]
 80041fe:	684b      	ldrne	r3, [r1, #4]
 8004200:	2b00      	cmpne	r3, #0
 8004202:	d051      	beq.n	80042a8 <PE_StateMachine_VDM+0x274>
 8004204:	0c00      	lsrs	r0, r0, #16
 8004206:	f5b0 4f7f 	cmp.w	r0, #65280	@ 0xff00
 800420a:	d14d      	bne.n	80042a8 <PE_StateMachine_VDM+0x274>
 800420c:	7c20      	ldrb	r0, [r4, #16]
 800420e:	f204 42ad 	addw	r2, r4, #1197	@ 0x4ad
 8004212:	a903      	add	r1, sp, #12
 8004214:	4798      	blx	r3
 8004216:	2803      	cmp	r0, #3
 8004218:	d043      	beq.n	80042a2 <PE_StateMachine_VDM+0x26e>
 800421a:	280f      	cmp	r0, #15
 800421c:	d144      	bne.n	80042a8 <PE_StateMachine_VDM+0x274>
 800421e:	f000 fc91 	bl	8004b44 <.text_35>
 8004222:	211c      	movs	r1, #28
 8004224:	a804      	add	r0, sp, #16
 8004226:	f013 ff75 	bl	8018114 <__aeabi_memclr>
 800422a:	2500      	movs	r5, #0
 800422c:	2300      	movs	r3, #0
 800422e:	f204 42ac 	addw	r2, r4, #1196	@ 0x4ac
 8004232:	e01b      	b.n	800426c <PE_StateMachine_VDM+0x238>
 8004234:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8004238:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
 800423c:	f83e 9013 	ldrh.w	r9, [lr, r3, lsl #1]
 8004240:	ea4c 4c09 	orr.w	ip, ip, r9, lsl #16
 8004244:	f841 c020 	str.w	ip, [r1, r0, lsl #2]
 8004248:	e00f      	b.n	800426a <PE_StateMachine_VDM+0x236>
 800424a:	1c6d      	adds	r5, r5, #1
 800424c:	0858      	lsrs	r0, r3, #1
 800424e:	ea5f 7cc3 	movs.w	ip, r3, lsl #31
 8004252:	a905      	add	r1, sp, #20
 8004254:	d5ee      	bpl.n	8004234 <PE_StateMachine_VDM+0x200>
 8004256:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800425a:	f851 e020 	ldr.w	lr, [r1, r0, lsl #2]
 800425e:	f83c 9013 	ldrh.w	r9, [ip, r3, lsl #1]
 8004262:	ea49 0e0e 	orr.w	lr, r9, lr
 8004266:	f841 e020 	str.w	lr, [r1, r0, lsl #2]
 800426a:	1c5b      	adds	r3, r3, #1
 800426c:	7850      	ldrb	r0, [r2, #1]
 800426e:	4283      	cmp	r3, r0
 8004270:	bf38      	it	cc
 8004272:	2b0c      	cmpcc	r3, #12
 8004274:	d3e9      	bcc.n	800424a <PE_StateMachine_VDM+0x216>
 8004276:	f204 41ac 	addw	r1, r4, #1196	@ 0x4ac
 800427a:	1b40      	subs	r0, r0, r5
 800427c:	7048      	strb	r0, [r1, #1]
 800427e:	b2e8      	uxtb	r0, r5
 8004280:	280c      	cmp	r0, #12
 8004282:	d109      	bne.n	8004298 <PE_StateMachine_VDM+0x264>
 8004284:	6831      	ldr	r1, [r6, #0]
 8004286:	9104      	str	r1, [sp, #16]
 8004288:	2000      	movs	r0, #0
 800428a:	2277      	movs	r2, #119	@ 0x77
 800428c:	2107      	movs	r1, #7
 800428e:	9002      	str	r0, [sp, #8]
 8004290:	9201      	str	r2, [sp, #4]
 8004292:	9100      	str	r1, [sp, #0]
 8004294:	ab04      	add	r3, sp, #16
 8004296:	e05b      	b.n	8004350 <PE_StateMachine_VDM+0x31c>
 8004298:	062d      	lsls	r5, r5, #24
 800429a:	0e6d      	lsrs	r5, r5, #25
 800429c:	6830      	ldr	r0, [r6, #0]
 800429e:	1cad      	adds	r5, r5, #2
 80042a0:	e005      	b.n	80042ae <PE_StateMachine_VDM+0x27a>
 80042a2:	f000 fc3e 	bl	8004b22 <.text_31>
 80042a6:	e001      	b.n	80042ac <PE_StateMachine_VDM+0x278>
 80042a8:	f000 fc3f 	bl	8004b2a <.text_32>
 80042ac:	6030      	str	r0, [r6, #0]
 80042ae:	9004      	str	r0, [sp, #16]
 80042b0:	2103      	movs	r1, #3
 80042b2:	2000      	movs	r0, #0
 80042b4:	b2ed      	uxtb	r5, r5
 80042b6:	9002      	str	r0, [sp, #8]
 80042b8:	9101      	str	r1, [sp, #4]
 80042ba:	9500      	str	r5, [sp, #0]
 80042bc:	ab04      	add	r3, sp, #16
 80042be:	e123      	b.n	8004508 <PE_StateMachine_VDM+0x4d4>
 80042c0:	f000 fc37 	bl	8004b32 <.text_33>
 80042c4:	f000 838f 	beq.w	80049e6 <PE_StateMachine_VDM+0x9b2>
 80042c8:	6830      	ldr	r0, [r6, #0]
 80042ca:	f368 0004 	bfi	r0, r8, #0, #5
 80042ce:	6030      	str	r0, [r6, #0]
 80042d0:	aa03      	add	r2, sp, #12
 80042d2:	f000 fbef 	bl	8004ab4 <.text_28>
 80042d6:	f36a 1187 	bfi	r1, sl, #6, #2
 80042da:	6031      	str	r1, [r6, #0]
 80042dc:	a904      	add	r1, sp, #16
 80042de:	68e3      	ldr	r3, [r4, #12]
 80042e0:	7c20      	ldrb	r0, [r4, #16]
 80042e2:	685d      	ldr	r5, [r3, #4]
 80042e4:	47a8      	blx	r5
 80042e6:	211c      	movs	r1, #28
 80042e8:	a805      	add	r0, sp, #20
 80042ea:	f013 ff13 	bl	8018114 <__aeabi_memclr>
 80042ee:	2300      	movs	r3, #0
 80042f0:	2500      	movs	r5, #0
 80042f2:	f204 42ac 	addw	r2, r4, #1196	@ 0x4ac
 80042f6:	e018      	b.n	800432a <PE_StateMachine_VDM+0x2f6>
 80042f8:	f8dd e010 	ldr.w	lr, [sp, #16]
 80042fc:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
 8004300:	f83e 6015 	ldrh.w	r6, [lr, r5, lsl #1]
 8004304:	ea4c 4606 	orr.w	r6, ip, r6, lsl #16
 8004308:	e00c      	b.n	8004324 <PE_StateMachine_VDM+0x2f0>
 800430a:	1c5b      	adds	r3, r3, #1
 800430c:	0868      	lsrs	r0, r5, #1
 800430e:	07ee      	lsls	r6, r5, #31
 8004310:	a906      	add	r1, sp, #24
 8004312:	d5f1      	bpl.n	80042f8 <PE_StateMachine_VDM+0x2c4>
 8004314:	f8dd c010 	ldr.w	ip, [sp, #16]
 8004318:	f851 e020 	ldr.w	lr, [r1, r0, lsl #2]
 800431c:	f83c 6015 	ldrh.w	r6, [ip, r5, lsl #1]
 8004320:	ea46 060e 	orr.w	r6, r6, lr
 8004324:	f841 6020 	str.w	r6, [r1, r0, lsl #2]
 8004328:	1c6d      	adds	r5, r5, #1
 800432a:	7850      	ldrb	r0, [r2, #1]
 800432c:	4285      	cmp	r5, r0
 800432e:	bf38      	it	cc
 8004330:	2d0c      	cmpcc	r5, #12
 8004332:	d3ea      	bcc.n	800430a <PE_StateMachine_VDM+0x2d6>
 8004334:	f204 41ac 	addw	r1, r4, #1196	@ 0x4ac
 8004338:	1ac0      	subs	r0, r0, r3
 800433a:	7048      	strb	r0, [r1, #1]
 800433c:	b2d8      	uxtb	r0, r3
 800433e:	280c      	cmp	r0, #12
 8004340:	d10e      	bne.n	8004360 <PE_StateMachine_VDM+0x32c>
 8004342:	2100      	movs	r1, #0
 8004344:	2077      	movs	r0, #119	@ 0x77
 8004346:	2207      	movs	r2, #7
 8004348:	9102      	str	r1, [sp, #8]
 800434a:	9001      	str	r0, [sp, #4]
 800434c:	9200      	str	r2, [sp, #0]
 800434e:	ab05      	add	r3, sp, #20
 8004350:	7839      	ldrb	r1, [r7, #0]
 8004352:	220f      	movs	r2, #15
 8004354:	f000 fc84 	bl	8004c60 <.text_44>
 8004358:	f248 000f 	movw	r0, #32783	@ 0x800f
 800435c:	83e0      	strh	r0, [r4, #30]
 800435e:	e363      	b.n	8004a28 <PE_StateMachine_VDM+0x9f4>
 8004360:	061b      	lsls	r3, r3, #24
 8004362:	0e5b      	lsrs	r3, r3, #25
 8004364:	1c9b      	adds	r3, r3, #2
 8004366:	b2db      	uxtb	r3, r3
 8004368:	9300      	str	r3, [sp, #0]
 800436a:	2100      	movs	r1, #0
 800436c:	2003      	movs	r0, #3
 800436e:	9102      	str	r1, [sp, #8]
 8004370:	9001      	str	r0, [sp, #4]
 8004372:	e042      	b.n	80043fa <PE_StateMachine_VDM+0x3c6>
 8004374:	8be1      	ldrh	r1, [r4, #30]
 8004376:	2501      	movs	r5, #1
 8004378:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 800437c:	d061      	beq.n	8004442 <PE_StateMachine_VDM+0x40e>
 800437e:	6831      	ldr	r1, [r6, #0]
 8004380:	f360 0104 	bfi	r1, r0, #0, #5
 8004384:	f000 fb74 	bl	8004a70 <.text_26>
 8004388:	f000 fb6c 	bl	8004a64 <.text_25>
 800438c:	bf1e      	ittt	ne
 800438e:	68e0      	ldrne	r0, [r4, #12]
 8004390:	f8d0 c008 	ldrne.w	ip, [r0, #8]
 8004394:	f1bc 0f00 	cmpne.w	ip, #0
 8004398:	d025      	beq.n	80043e6 <PE_StateMachine_VDM+0x3b2>
 800439a:	7c20      	ldrb	r0, [r4, #16]
 800439c:	ab03      	add	r3, sp, #12
 800439e:	aa04      	add	r2, sp, #16
 80043a0:	0c09      	lsrs	r1, r1, #16
 80043a2:	47e0      	blx	ip
 80043a4:	2803      	cmp	r0, #3
 80043a6:	d002      	beq.n	80043ae <PE_StateMachine_VDM+0x37a>
 80043a8:	280f      	cmp	r0, #15
 80043aa:	d005      	beq.n	80043b8 <PE_StateMachine_VDM+0x384>
 80043ac:	e01b      	b.n	80043e6 <PE_StateMachine_VDM+0x3b2>
 80043ae:	6832      	ldr	r2, [r6, #0]
 80043b0:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 80043b4:	6032      	str	r2, [r6, #0]
 80043b6:	e019      	b.n	80043ec <PE_StateMachine_VDM+0x3b8>
 80043b8:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80043bc:	b198      	cbz	r0, 80043e6 <PE_StateMachine_VDM+0x3b2>
 80043be:	2807      	cmp	r0, #7
 80043c0:	d211      	bcs.n	80043e6 <PE_StateMachine_VDM+0x3b2>
 80043c2:	f000 fbbf 	bl	8004b44 <.text_35>
 80043c6:	ab06      	add	r3, sp, #24
 80043c8:	2000      	movs	r0, #0
 80043ca:	f89d 100c 	ldrb.w	r1, [sp, #12]
 80043ce:	4288      	cmp	r0, r1
 80043d0:	d20c      	bcs.n	80043ec <PE_StateMachine_VDM+0x3b8>
 80043d2:	9a04      	ldr	r2, [sp, #16]
 80043d4:	6811      	ldr	r1, [r2, #0]
 80043d6:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 80043da:	1c6d      	adds	r5, r5, #1
 80043dc:	9904      	ldr	r1, [sp, #16]
 80043de:	1d0a      	adds	r2, r1, #4
 80043e0:	9204      	str	r2, [sp, #16]
 80043e2:	1c40      	adds	r0, r0, #1
 80043e4:	e7f1      	b.n	80043ca <PE_StateMachine_VDM+0x396>
 80043e6:	f000 fba0 	bl	8004b2a <.text_32>
 80043ea:	6030      	str	r0, [r6, #0]
 80043ec:	2000      	movs	r0, #0
 80043ee:	6831      	ldr	r1, [r6, #0]
 80043f0:	9105      	str	r1, [sp, #20]
 80043f2:	2203      	movs	r2, #3
 80043f4:	9002      	str	r0, [sp, #8]
 80043f6:	9201      	str	r2, [sp, #4]
 80043f8:	9500      	str	r5, [sp, #0]
 80043fa:	ab05      	add	r3, sp, #20
 80043fc:	e084      	b.n	8004508 <PE_StateMachine_VDM+0x4d4>
 80043fe:	f000 fb98 	bl	8004b32 <.text_33>
 8004402:	d01e      	beq.n	8004442 <PE_StateMachine_VDM+0x40e>
 8004404:	6830      	ldr	r0, [r6, #0]
 8004406:	f362 0004 	bfi	r0, r2, #0, #5
 800440a:	f000 fb40 	bl	8004a8e <.text_27>
 800440e:	2800      	cmp	r0, #0
 8004410:	d134      	bne.n	800447c <PE_StateMachine_VDM+0x448>
 8004412:	68e1      	ldr	r1, [r4, #12]
 8004414:	68c8      	ldr	r0, [r1, #12]
 8004416:	2800      	cmp	r0, #0
 8004418:	d030      	beq.n	800447c <PE_StateMachine_VDM+0x448>
 800441a:	f000 fbcf 	bl	8004bbc <.text_40>
 800441e:	68dd      	ldr	r5, [r3, #12]
 8004420:	47a8      	blx	r5
 8004422:	2803      	cmp	r0, #3
 8004424:	d027      	beq.n	8004476 <PE_StateMachine_VDM+0x442>
 8004426:	280f      	cmp	r0, #15
 8004428:	d128      	bne.n	800447c <PE_StateMachine_VDM+0x448>
 800442a:	f000 fb8b 	bl	8004b44 <.text_35>
 800442e:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8004432:	6961      	ldr	r1, [r4, #20]
 8004434:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8004438:	ea41 1180 	orr.w	r1, r1, r0, lsl #6
 800443c:	e019      	b.n	8004472 <PE_StateMachine_VDM+0x43e>
 800443e:	f000 fb78 	bl	8004b32 <.text_33>
 8004442:	f000 82d0 	beq.w	80049e6 <PE_StateMachine_VDM+0x9b2>
 8004446:	6830      	ldr	r0, [r6, #0]
 8004448:	f363 0004 	bfi	r0, r3, #0, #5
 800444c:	f000 fb1f 	bl	8004a8e <.text_27>
 8004450:	b9a0      	cbnz	r0, 800447c <PE_StateMachine_VDM+0x448>
 8004452:	68e1      	ldr	r1, [r4, #12]
 8004454:	6908      	ldr	r0, [r1, #16]
 8004456:	b188      	cbz	r0, 800447c <PE_StateMachine_VDM+0x448>
 8004458:	f000 fbb0 	bl	8004bbc <.text_40>
 800445c:	691d      	ldr	r5, [r3, #16]
 800445e:	47a8      	blx	r5
 8004460:	2803      	cmp	r0, #3
 8004462:	d008      	beq.n	8004476 <PE_StateMachine_VDM+0x442>
 8004464:	280f      	cmp	r0, #15
 8004466:	d109      	bne.n	800447c <PE_StateMachine_VDM+0x448>
 8004468:	f000 fb6c 	bl	8004b44 <.text_35>
 800446c:	6961      	ldr	r1, [r4, #20]
 800446e:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8004472:	6161      	str	r1, [r4, #20]
 8004474:	e005      	b.n	8004482 <PE_StateMachine_VDM+0x44e>
 8004476:	f000 fb54 	bl	8004b22 <.text_31>
 800447a:	e001      	b.n	8004480 <PE_StateMachine_VDM+0x44c>
 800447c:	f000 fb55 	bl	8004b2a <.text_32>
 8004480:	6030      	str	r0, [r6, #0]
 8004482:	2100      	movs	r1, #0
 8004484:	9102      	str	r1, [sp, #8]
 8004486:	2203      	movs	r2, #3
 8004488:	9201      	str	r2, [sp, #4]
 800448a:	f8cd a000 	str.w	sl, [sp]
 800448e:	4633      	mov	r3, r6
 8004490:	7839      	ldrb	r1, [r7, #0]
 8004492:	220f      	movs	r2, #15
 8004494:	f000 fb89 	bl	8004baa <.text_38+0x6>
 8004498:	e2c6      	b.n	8004a28 <PE_StateMachine_VDM+0x9f4>
 800449a:	f000 fb4e 	bl	8004b3a <.text_34>
 800449e:	d0d0      	beq.n	8004442 <PE_StateMachine_VDM+0x40e>
 80044a0:	68e0      	ldr	r0, [r4, #12]
 80044a2:	f8d0 c034 	ldr.w	ip, [r0, #52]	@ 0x34
 80044a6:	f1bc 0f00 	cmp.w	ip, #0
 80044aa:	d021      	beq.n	80044f0 <PE_StateMachine_VDM+0x4bc>
 80044ac:	7831      	ldrb	r1, [r6, #0]
 80044ae:	7c20      	ldrb	r0, [r4, #16]
 80044b0:	f204 49ac 	addw	r9, r4, #1196	@ 0x4ac
 80044b4:	f204 4394 	addw	r3, r4, #1172	@ 0x494
 80044b8:	464a      	mov	r2, r9
 80044ba:	f001 011f 	and.w	r1, r1, #31
 80044be:	47e0      	blx	ip
 80044c0:	2803      	cmp	r0, #3
 80044c2:	d012      	beq.n	80044ea <PE_StateMachine_VDM+0x4b6>
 80044c4:	280f      	cmp	r0, #15
 80044c6:	d113      	bne.n	80044f0 <PE_StateMachine_VDM+0x4bc>
 80044c8:	f000 fb3c 	bl	8004b44 <.text_35>
 80044cc:	2000      	movs	r0, #0
 80044ce:	f899 1000 	ldrb.w	r1, [r9]
 80044d2:	4288      	cmp	r0, r1
 80044d4:	d20f      	bcs.n	80044f6 <PE_StateMachine_VDM+0x4c2>
 80044d6:	f204 4294 	addw	r2, r4, #1172	@ 0x494
 80044da:	1c6d      	adds	r5, r5, #1
 80044dc:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 80044e0:	aa04      	add	r2, sp, #16
 80044e2:	f842 1020 	str.w	r1, [r2, r0, lsl #2]
 80044e6:	1c40      	adds	r0, r0, #1
 80044e8:	e7f1      	b.n	80044ce <PE_StateMachine_VDM+0x49a>
 80044ea:	f000 fb1a 	bl	8004b22 <.text_31>
 80044ee:	e001      	b.n	80044f4 <PE_StateMachine_VDM+0x4c0>
 80044f0:	f000 fb1b 	bl	8004b2a <.text_32>
 80044f4:	6030      	str	r0, [r6, #0]
 80044f6:	6831      	ldr	r1, [r6, #0]
 80044f8:	2000      	movs	r0, #0
 80044fa:	2203      	movs	r2, #3
 80044fc:	b2ed      	uxtb	r5, r5
 80044fe:	9103      	str	r1, [sp, #12]
 8004500:	9002      	str	r0, [sp, #8]
 8004502:	9201      	str	r2, [sp, #4]
 8004504:	9500      	str	r5, [sp, #0]
 8004506:	ab03      	add	r3, sp, #12
 8004508:	7839      	ldrb	r1, [r7, #0]
 800450a:	220f      	movs	r2, #15
 800450c:	f000 fba8 	bl	8004c60 <.text_44>
 8004510:	e28a      	b.n	8004a28 <PE_StateMachine_VDM+0x9f4>
 8004512:	6830      	ldr	r0, [r6, #0]
 8004514:	f36a 0004 	bfi	r0, sl, #0, #5
 8004518:	6030      	str	r0, [r6, #0]
 800451a:	4633      	mov	r3, r6
 800451c:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8004520:	6030      	str	r0, [r6, #0]
 8004522:	6860      	ldr	r0, [r4, #4]
 8004524:	6802      	ldr	r2, [r0, #0]
 8004526:	f3c2 1040 	ubfx	r0, r2, #5, #1
 800452a:	6832      	ldr	r2, [r6, #0]
 800452c:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8004530:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 8004534:	6032      	str	r2, [r6, #0]
 8004536:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800453a:	6032      	str	r2, [r6, #0]
 800453c:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8004540:	6032      	str	r2, [r6, #0]
 8004542:	f361 421f 	bfi	r2, r1, #16, #16
 8004546:	6032      	str	r2, [r6, #0]
 8004548:	f000 fb7e 	bl	8004c48 <.text_42+0x6>
 800454c:	bf1d      	ittte	ne
 800454e:	6960      	ldrne	r0, [r4, #20]
 8004550:	0880      	lsrne	r0, r0, #2
 8004552:	f000 0001 	andne.w	r0, r0, #1
 8004556:	2002      	moveq	r0, #2
 8004558:	f000 fa80 	bl	8004a5c <.text_24>
 800455c:	2087      	movs	r0, #135	@ 0x87
 800455e:	f000 fb21 	bl	8004ba4 <.text_38>
 8004562:	2800      	cmp	r0, #0
 8004564:	d1d4      	bne.n	8004510 <PE_StateMachine_VDM+0x4dc>
 8004566:	2050      	movs	r0, #80	@ 0x50
 8004568:	e0a1      	b.n	80046ae <PE_StateMachine_VDM+0x67a>
 800456a:	f000 fa6f 	bl	8004a4c <.text_22>
 800456e:	f000 fa69 	bl	8004a44 <.text_21>
 8004572:	d163      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 8004574:	8829      	ldrh	r1, [r5, #0]
 8004576:	0bc8      	lsrs	r0, r1, #15
 8004578:	d160      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 800457a:	f000 fa5f 	bl	8004a3c <.text_20>
 800457e:	d062      	beq.n	8004646 <PE_StateMachine_VDM+0x612>
 8004580:	f000 fa67 	bl	8004a52 <.text_23>
 8004584:	d15a      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 8004586:	2a14      	cmp	r2, #20
 8004588:	d001      	beq.n	800458e <PE_StateMachine_VDM+0x55a>
 800458a:	f000 fb11 	bl	8004bb0 <.text_39>
 800458e:	6868      	ldr	r0, [r5, #4]
 8004590:	7887      	ldrb	r7, [r0, #2]
 8004592:	f007 011f 	and.w	r1, r7, #31
 8004596:	2901      	cmp	r1, #1
 8004598:	d150      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 800459a:	f3c7 1081 	ubfx	r0, r7, #6, #2
 800459e:	2800      	cmp	r0, #0
 80045a0:	d051      	beq.n	8004646 <PE_StateMachine_VDM+0x612>
 80045a2:	68e1      	ldr	r1, [r4, #12]
 80045a4:	6948      	ldr	r0, [r1, #20]
 80045a6:	2800      	cmp	r0, #0
 80045a8:	f000 8202 	beq.w	80049b0 <PE_StateMachine_VDM+0x97c>
 80045ac:	f3c7 1081 	ubfx	r0, r7, #6, #2
 80045b0:	2801      	cmp	r0, #1
 80045b2:	f040 81fd 	bne.w	80049b0 <PE_StateMachine_VDM+0x97c>
 80045b6:	6868      	ldr	r0, [r5, #4]
 80045b8:	1d81      	adds	r1, r0, #6
 80045ba:	7c20      	ldrb	r0, [r4, #16]
 80045bc:	aa08      	add	r2, sp, #32
 80045be:	f000 fbb5 	bl	8004d2c <PE_SVDM_CheckIdentity>
 80045c2:	b950      	cbnz	r0, 80045da <PE_StateMachine_VDM+0x5a6>
 80045c4:	68e5      	ldr	r5, [r4, #12]
 80045c6:	7c20      	ldrb	r0, [r4, #16]
 80045c8:	f8d5 8014 	ldr.w	r8, [r5, #20]
 80045cc:	ab08      	add	r3, sp, #32
 80045ce:	f3c7 1281 	ubfx	r2, r7, #6, #2
 80045d2:	2100      	movs	r1, #0
 80045d4:	47c0      	blx	r8
 80045d6:	2151      	movs	r1, #81	@ 0x51
 80045d8:	e0a3      	b.n	8004722 <PE_StateMachine_VDM+0x6ee>
 80045da:	211b      	movs	r1, #27
 80045dc:	e0a1      	b.n	8004722 <PE_StateMachine_VDM+0x6ee>
 80045de:	f000 fa9a 	bl	8004b16 <.text_30>
 80045e2:	f368 0004 	bfi	r0, r8, #0, #5
 80045e6:	6030      	str	r0, [r6, #0]
 80045e8:	f000 fa64 	bl	8004ab4 <.text_28>
 80045ec:	f000 fb29 	bl	8004c42 <.text_42>
 80045f0:	bf1d      	ittte	ne
 80045f2:	6960      	ldrne	r0, [r4, #20]
 80045f4:	0880      	lsrne	r0, r0, #2
 80045f6:	f000 0001 	andne.w	r0, r0, #1
 80045fa:	2002      	moveq	r0, #2
 80045fc:	f000 fa2e 	bl	8004a5c <.text_24>
 8004600:	2089      	movs	r0, #137	@ 0x89
 8004602:	f000 facf 	bl	8004ba4 <.text_38>
 8004606:	2800      	cmp	r0, #0
 8004608:	d153      	bne.n	80046b2 <PE_StateMachine_VDM+0x67e>
 800460a:	2052      	movs	r0, #82	@ 0x52
 800460c:	e04f      	b.n	80046ae <PE_StateMachine_VDM+0x67a>
 800460e:	f000 fa1d 	bl	8004a4c <.text_22>
 8004612:	f000 fa17 	bl	8004a44 <.text_21>
 8004616:	d111      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 8004618:	8829      	ldrh	r1, [r5, #0]
 800461a:	0bc8      	lsrs	r0, r1, #15
 800461c:	d10e      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 800461e:	f000 fa0d 	bl	8004a3c <.text_20>
 8004622:	d010      	beq.n	8004646 <PE_StateMachine_VDM+0x612>
 8004624:	f000 fa15 	bl	8004a52 <.text_23>
 8004628:	d108      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 800462a:	2a14      	cmp	r2, #20
 800462c:	d001      	beq.n	8004632 <PE_StateMachine_VDM+0x5fe>
 800462e:	f000 fabf 	bl	8004bb0 <.text_39>
 8004632:	6868      	ldr	r0, [r5, #4]
 8004634:	7886      	ldrb	r6, [r0, #2]
 8004636:	f006 011f 	and.w	r1, r6, #31
 800463a:	2902      	cmp	r1, #2
 800463c:	f040 8140 	bne.w	80048c0 <PE_StateMachine_VDM+0x88c>
 8004640:	f3c6 1081 	ubfx	r0, r6, #6, #2
 8004644:	2800      	cmp	r0, #0
 8004646:	f000 813b 	beq.w	80048c0 <PE_StateMachine_VDM+0x88c>
 800464a:	68e1      	ldr	r1, [r4, #12]
 800464c:	6988      	ldr	r0, [r1, #24]
 800464e:	2800      	cmp	r0, #0
 8004650:	d06a      	beq.n	8004728 <PE_StateMachine_VDM+0x6f4>
 8004652:	6868      	ldr	r0, [r5, #4]
 8004654:	1d81      	adds	r1, r0, #6
 8004656:	7c20      	ldrb	r0, [r4, #16]
 8004658:	aa08      	add	r2, sp, #32
 800465a:	f000 fc05 	bl	8004e68 <PE_SVDM_CheckSVIDs>
 800465e:	68e5      	ldr	r5, [r4, #12]
 8004660:	7839      	ldrb	r1, [r7, #0]
 8004662:	7c20      	ldrb	r0, [r4, #16]
 8004664:	f8d5 8018 	ldr.w	r8, [r5, #24]
 8004668:	ab08      	add	r3, sp, #32
 800466a:	f3c6 1281 	ubfx	r2, r6, #6, #2
 800466e:	47c0      	blx	r8
 8004670:	2153      	movs	r1, #83	@ 0x53
 8004672:	e056      	b.n	8004722 <PE_StateMachine_VDM+0x6ee>
 8004674:	6831      	ldr	r1, [r6, #0]
 8004676:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 800467a:	6031      	str	r1, [r6, #0]
 800467c:	4633      	mov	r3, r6
 800467e:	f360 0104 	bfi	r1, r0, #0, #5
 8004682:	6031      	str	r1, [r6, #0]
 8004684:	8930      	ldrh	r0, [r6, #8]
 8004686:	f360 411f 	bfi	r1, r0, #16, #16
 800468a:	f000 f9f1 	bl	8004a70 <.text_26>
 800468e:	f000 fad8 	bl	8004c42 <.text_42>
 8004692:	bf1d      	ittte	ne
 8004694:	6960      	ldrne	r0, [r4, #20]
 8004696:	0880      	lsrne	r0, r0, #2
 8004698:	f000 0001 	andne.w	r0, r0, #1
 800469c:	2002      	moveq	r0, #2
 800469e:	f000 f9dd 	bl	8004a5c <.text_24>
 80046a2:	208b      	movs	r0, #139	@ 0x8b
 80046a4:	f000 fa7e 	bl	8004ba4 <.text_38>
 80046a8:	2800      	cmp	r0, #0
 80046aa:	d102      	bne.n	80046b2 <PE_StateMachine_VDM+0x67e>
 80046ac:	2053      	movs	r0, #83	@ 0x53
 80046ae:	f000 f9bf 	bl	8004a30 <.text_19>
 80046b2:	e1b9      	b.n	8004a28 <PE_StateMachine_VDM+0x9f4>
 80046b4:	f000 f9ca 	bl	8004a4c <.text_22>
 80046b8:	f000 f9c4 	bl	8004a44 <.text_21>
 80046bc:	d1be      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 80046be:	8829      	ldrh	r1, [r5, #0]
 80046c0:	0bc8      	lsrs	r0, r1, #15
 80046c2:	d1bb      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 80046c4:	f000 f9ba 	bl	8004a3c <.text_20>
 80046c8:	d0bd      	beq.n	8004646 <PE_StateMachine_VDM+0x612>
 80046ca:	f000 f9c2 	bl	8004a52 <.text_23>
 80046ce:	d1b5      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 80046d0:	2a14      	cmp	r2, #20
 80046d2:	d001      	beq.n	80046d8 <PE_StateMachine_VDM+0x6a4>
 80046d4:	f000 fa6c 	bl	8004bb0 <.text_39>
 80046d8:	6868      	ldr	r0, [r5, #4]
 80046da:	f890 9002 	ldrb.w	r9, [r0, #2]
 80046de:	f009 011f 	and.w	r1, r9, #31
 80046e2:	2903      	cmp	r1, #3
 80046e4:	d1aa      	bne.n	800463c <PE_StateMachine_VDM+0x608>
 80046e6:	f3c9 1081 	ubfx	r0, r9, #6, #2
 80046ea:	2800      	cmp	r0, #0
 80046ec:	d0ab      	beq.n	8004646 <PE_StateMachine_VDM+0x612>
 80046ee:	68e1      	ldr	r1, [r4, #12]
 80046f0:	69c8      	ldr	r0, [r1, #28]
 80046f2:	2800      	cmp	r0, #0
 80046f4:	d018      	beq.n	8004728 <PE_StateMachine_VDM+0x6f4>
 80046f6:	6868      	ldr	r0, [r5, #4]
 80046f8:	6831      	ldr	r1, [r6, #0]
 80046fa:	1d82      	adds	r2, r0, #6
 80046fc:	7c20      	ldrb	r0, [r4, #16]
 80046fe:	ab08      	add	r3, sp, #32
 8004700:	0c09      	lsrs	r1, r1, #16
 8004702:	f000 fbe5 	bl	8004ed0 <PE_SVDM_CheckModes>
 8004706:	68e5      	ldr	r5, [r4, #12]
 8004708:	7839      	ldrb	r1, [r7, #0]
 800470a:	7c20      	ldrb	r0, [r4, #16]
 800470c:	f8d5 801c 	ldr.w	r8, [r5, #28]
 8004710:	ab08      	add	r3, sp, #32
 8004712:	f3c9 1281 	ubfx	r2, r9, #6, #2
 8004716:	47c0      	blx	r8
 8004718:	f3c9 1081 	ubfx	r0, r9, #6, #2
 800471c:	2801      	cmp	r0, #1
 800471e:	d103      	bne.n	8004728 <PE_StateMachine_VDM+0x6f4>
 8004720:	2154      	movs	r1, #84	@ 0x54
 8004722:	7c20      	ldrb	r0, [r4, #16]
 8004724:	f7fb ff17 	bl	8000556 <USBPD_PE_Notification>
 8004728:	e142      	b.n	80049b0 <PE_StateMachine_VDM+0x97c>
 800472a:	f000 f9f4 	bl	8004b16 <.text_30>
 800472e:	f362 0004 	bfi	r0, r2, #0, #5
 8004732:	6030      	str	r0, [r6, #0]
 8004734:	f000 f9cf 	bl	8004ad6 <.text_29>
 8004738:	bf1d      	ittte	ne
 800473a:	6960      	ldrne	r0, [r4, #20]
 800473c:	0880      	lsrne	r0, r0, #2
 800473e:	f000 0001 	andne.w	r0, r0, #1
 8004742:	2002      	moveq	r0, #2
 8004744:	f000 f98a 	bl	8004a5c <.text_24>
 8004748:	208c      	movs	r0, #140	@ 0x8c
 800474a:	f000 fa2b 	bl	8004ba4 <.text_38>
 800474e:	2800      	cmp	r0, #0
 8004750:	d1af      	bne.n	80046b2 <PE_StateMachine_VDM+0x67e>
 8004752:	2054      	movs	r0, #84	@ 0x54
 8004754:	7720      	strb	r0, [r4, #28]
 8004756:	2134      	movs	r1, #52	@ 0x34
 8004758:	e067      	b.n	800482a <PE_StateMachine_VDM+0x7f6>
 800475a:	f000 f977 	bl	8004a4c <.text_22>
 800475e:	f000 f971 	bl	8004a44 <.text_21>
 8004762:	f04f 0934 	mov.w	r9, #52	@ 0x34
 8004766:	d16d      	bne.n	8004844 <PE_StateMachine_VDM+0x810>
 8004768:	8829      	ldrh	r1, [r5, #0]
 800476a:	0bc8      	lsrs	r0, r1, #15
 800476c:	d16a      	bne.n	8004844 <PE_StateMachine_VDM+0x810>
 800476e:	f000 f965 	bl	8004a3c <.text_20>
 8004772:	d06d      	beq.n	8004850 <PE_StateMachine_VDM+0x81c>
 8004774:	f000 f96d 	bl	8004a52 <.text_23>
 8004778:	d164      	bne.n	8004844 <PE_StateMachine_VDM+0x810>
 800477a:	2a14      	cmp	r2, #20
 800477c:	d001      	beq.n	8004782 <PE_StateMachine_VDM+0x74e>
 800477e:	f000 fa17 	bl	8004bb0 <.text_39>
 8004782:	2000      	movs	r0, #0
 8004784:	7720      	strb	r0, [r4, #28]
 8004786:	6869      	ldr	r1, [r5, #4]
 8004788:	f891 a002 	ldrb.w	sl, [r1, #2]
 800478c:	f00a 001f 	and.w	r0, sl, #31
 8004790:	2804      	cmp	r0, #4
 8004792:	d157      	bne.n	8004844 <PE_StateMachine_VDM+0x810>
 8004794:	f3ca 1081 	ubfx	r0, sl, #6, #2
 8004798:	2800      	cmp	r0, #0
 800479a:	d059      	beq.n	8004850 <PE_StateMachine_VDM+0x81c>
 800479c:	2801      	cmp	r0, #1
 800479e:	d00a      	beq.n	80047b6 <PE_StateMachine_VDM+0x782>
 80047a0:	d312      	bcc.n	80047c8 <PE_StateMachine_VDM+0x794>
 80047a2:	2803      	cmp	r0, #3
 80047a4:	d00a      	beq.n	80047bc <PE_StateMachine_VDM+0x788>
 80047a6:	bf3f      	itttt	cc
 80047a8:	6960      	ldrcc	r0, [r4, #20]
 80047aa:	f420 70e0 	biccc.w	r0, r0, #448	@ 0x1c0
 80047ae:	6160      	strcc	r0, [r4, #20]
 80047b0:	f04f 0936 	movcc.w	r9, #54	@ 0x36
 80047b4:	e008      	b.n	80047c8 <PE_StateMachine_VDM+0x794>
 80047b6:	f04f 0935 	mov.w	r9, #53	@ 0x35
 80047ba:	e005      	b.n	80047c8 <PE_StateMachine_VDM+0x794>
 80047bc:	6960      	ldr	r0, [r4, #20]
 80047be:	f420 70e0 	bic.w	r0, r0, #448	@ 0x1c0
 80047c2:	6160      	str	r0, [r4, #20]
 80047c4:	f04f 0937 	mov.w	r9, #55	@ 0x37
 80047c8:	7c20      	ldrb	r0, [r4, #16]
 80047ca:	4649      	mov	r1, r9
 80047cc:	f7fb fec3 	bl	8000556 <USBPD_PE_Notification>
 80047d0:	68e1      	ldr	r1, [r4, #12]
 80047d2:	6a08      	ldr	r0, [r1, #32]
 80047d4:	2800      	cmp	r0, #0
 80047d6:	d00d      	beq.n	80047f4 <PE_StateMachine_VDM+0x7c0>
 80047d8:	6830      	ldr	r0, [r6, #0]
 80047da:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80047de:	9000      	str	r0, [sp, #0]
 80047e0:	f3ca 1281 	ubfx	r2, sl, #6, #2
 80047e4:	68e5      	ldr	r5, [r4, #12]
 80047e6:	6833      	ldr	r3, [r6, #0]
 80047e8:	7839      	ldrb	r1, [r7, #0]
 80047ea:	7c20      	ldrb	r0, [r4, #16]
 80047ec:	f8d5 8020 	ldr.w	r8, [r5, #32]
 80047f0:	0c1b      	lsrs	r3, r3, #16
 80047f2:	47c0      	blx	r8
 80047f4:	e0dc      	b.n	80049b0 <PE_StateMachine_VDM+0x97c>
 80047f6:	6830      	ldr	r0, [r6, #0]
 80047f8:	f020 00c0 	bic.w	r0, r0, #192	@ 0xc0
 80047fc:	6030      	str	r0, [r6, #0]
 80047fe:	f363 0004 	bfi	r0, r3, #0, #5
 8004802:	6030      	str	r0, [r6, #0]
 8004804:	4633      	mov	r3, r6
 8004806:	f000 f966 	bl	8004ad6 <.text_29>
 800480a:	bf1d      	ittte	ne
 800480c:	6960      	ldrne	r0, [r4, #20]
 800480e:	0880      	lsrne	r0, r0, #2
 8004810:	f000 0001 	andne.w	r0, r0, #1
 8004814:	2002      	moveq	r0, #2
 8004816:	f000 f921 	bl	8004a5c <.text_24>
 800481a:	208d      	movs	r0, #141	@ 0x8d
 800481c:	f000 f9c2 	bl	8004ba4 <.text_38>
 8004820:	2800      	cmp	r0, #0
 8004822:	d10a      	bne.n	800483a <PE_StateMachine_VDM+0x806>
 8004824:	2055      	movs	r0, #85	@ 0x55
 8004826:	7720      	strb	r0, [r4, #28]
 8004828:	2155      	movs	r1, #85	@ 0x55
 800482a:	7c20      	ldrb	r0, [r4, #16]
 800482c:	f7fb fe93 	bl	8000556 <USBPD_PE_Notification>
 8004830:	f248 0032 	movw	r0, #32818	@ 0x8032
 8004834:	83e0      	strh	r0, [r4, #30]
 8004836:	f04f 0832 	mov.w	r8, #50	@ 0x32
 800483a:	e0f5      	b.n	8004a28 <PE_StateMachine_VDM+0x9f4>
 800483c:	f000 f906 	bl	8004a4c <.text_22>
 8004840:	f000 f900 	bl	8004a44 <.text_21>
 8004844:	d13c      	bne.n	80048c0 <PE_StateMachine_VDM+0x88c>
 8004846:	8829      	ldrh	r1, [r5, #0]
 8004848:	0bc8      	lsrs	r0, r1, #15
 800484a:	d139      	bne.n	80048c0 <PE_StateMachine_VDM+0x88c>
 800484c:	f000 f8f6 	bl	8004a3c <.text_20>
 8004850:	d036      	beq.n	80048c0 <PE_StateMachine_VDM+0x88c>
 8004852:	f000 f8fe 	bl	8004a52 <.text_23>
 8004856:	d133      	bne.n	80048c0 <PE_StateMachine_VDM+0x88c>
 8004858:	2a14      	cmp	r2, #20
 800485a:	d001      	beq.n	8004860 <PE_StateMachine_VDM+0x82c>
 800485c:	f000 f9a8 	bl	8004bb0 <.text_39>
 8004860:	2000      	movs	r0, #0
 8004862:	7720      	strb	r0, [r4, #28]
 8004864:	6869      	ldr	r1, [r5, #4]
 8004866:	f891 9002 	ldrb.w	r9, [r1, #2]
 800486a:	f009 001f 	and.w	r0, r9, #31
 800486e:	2805      	cmp	r0, #5
 8004870:	d126      	bne.n	80048c0 <PE_StateMachine_VDM+0x88c>
 8004872:	f3c9 1081 	ubfx	r0, r9, #6, #2
 8004876:	b318      	cbz	r0, 80048c0 <PE_StateMachine_VDM+0x88c>
 8004878:	2801      	cmp	r0, #1
 800487a:	d004      	beq.n	8004886 <PE_StateMachine_VDM+0x852>
 800487c:	d309      	bcc.n	8004892 <PE_StateMachine_VDM+0x85e>
 800487e:	2803      	cmp	r0, #3
 8004880:	d005      	beq.n	800488e <PE_StateMachine_VDM+0x85a>
 8004882:	d302      	bcc.n	800488a <PE_StateMachine_VDM+0x856>
 8004884:	e005      	b.n	8004892 <PE_StateMachine_VDM+0x85e>
 8004886:	2156      	movs	r1, #86	@ 0x56
 8004888:	e004      	b.n	8004894 <PE_StateMachine_VDM+0x860>
 800488a:	2157      	movs	r1, #87	@ 0x57
 800488c:	e002      	b.n	8004894 <PE_StateMachine_VDM+0x860>
 800488e:	2158      	movs	r1, #88	@ 0x58
 8004890:	e000      	b.n	8004894 <PE_StateMachine_VDM+0x860>
 8004892:	2155      	movs	r1, #85	@ 0x55
 8004894:	7c20      	ldrb	r0, [r4, #16]
 8004896:	f7fb fe5e 	bl	8000556 <USBPD_PE_Notification>
 800489a:	68e1      	ldr	r1, [r4, #12]
 800489c:	6a48      	ldr	r0, [r1, #36]	@ 0x24
 800489e:	2800      	cmp	r0, #0
 80048a0:	d00d      	beq.n	80048be <PE_StateMachine_VDM+0x88a>
 80048a2:	6830      	ldr	r0, [r6, #0]
 80048a4:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80048a8:	9000      	str	r0, [sp, #0]
 80048aa:	f3c9 1281 	ubfx	r2, r9, #6, #2
 80048ae:	68e5      	ldr	r5, [r4, #12]
 80048b0:	6833      	ldr	r3, [r6, #0]
 80048b2:	7839      	ldrb	r1, [r7, #0]
 80048b4:	7c20      	ldrb	r0, [r4, #16]
 80048b6:	f8d5 8024 	ldr.w	r8, [r5, #36]	@ 0x24
 80048ba:	0c1b      	lsrs	r3, r3, #16
 80048bc:	47c0      	blx	r8
 80048be:	e077      	b.n	80049b0 <PE_StateMachine_VDM+0x97c>
 80048c0:	7828      	ldrb	r0, [r5, #0]
 80048c2:	f000 001f 	and.w	r0, r0, #31
 80048c6:	2810      	cmp	r0, #16
 80048c8:	d07a      	beq.n	80049c0 <PE_StateMachine_VDM+0x98c>
 80048ca:	f000 f932 	bl	8004b32 <.text_33>
 80048ce:	d1b4      	bne.n	800483a <PE_StateMachine_VDM+0x806>
 80048d0:	e089      	b.n	80049e6 <PE_StateMachine_VDM+0x9b2>
 80048d2:	2100      	movs	r1, #0
 80048d4:	f88d 100c 	strb.w	r1, [sp, #12]
 80048d8:	f000 f939 	bl	8004b4e <.text_36>
 80048dc:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 80048de:	b145      	cbz	r5, 80048f2 <PE_StateMachine_VDM+0x8be>
 80048e0:	a805      	add	r0, sp, #20
 80048e2:	9000      	str	r0, [sp, #0]
 80048e4:	ab03      	add	r3, sp, #12
 80048e6:	7832      	ldrb	r2, [r6, #0]
 80048e8:	7839      	ldrb	r1, [r7, #0]
 80048ea:	7c20      	ldrb	r0, [r4, #16]
 80048ec:	f002 021f 	and.w	r2, r2, #31
 80048f0:	47a8      	blx	r5
 80048f2:	f000 f94b 	bl	8004b8c <.text_37>
 80048f6:	bf1d      	ittte	ne
 80048f8:	6960      	ldrne	r0, [r4, #20]
 80048fa:	0880      	lsrne	r0, r0, #2
 80048fc:	f000 0001 	andne.w	r0, r0, #1
 8004900:	2002      	moveq	r0, #2
 8004902:	9002      	str	r0, [sp, #8]
 8004904:	208f      	movs	r0, #143	@ 0x8f
 8004906:	f000 f9a5 	bl	8004c54 <.text_43>
 800490a:	2800      	cmp	r0, #0
 800490c:	d102      	bne.n	8004914 <PE_StateMachine_VDM+0x8e0>
 800490e:	205a      	movs	r0, #90	@ 0x5a
 8004910:	f000 f88e 	bl	8004a30 <.text_19>
 8004914:	e086      	b.n	8004a24 <PE_StateMachine_VDM+0x9f0>
 8004916:	8828      	ldrh	r0, [r5, #0]
 8004918:	0b00      	lsrs	r0, r0, #12
 800491a:	f000 0007 	and.w	r0, r0, #7
 800491e:	1e41      	subs	r1, r0, #1
 8004920:	f88d 1004 	strb.w	r1, [sp, #4]
 8004924:	f000 f892 	bl	8004a4c <.text_22>
 8004928:	f000 f88c 	bl	8004a44 <.text_21>
 800492c:	d143      	bne.n	80049b6 <PE_StateMachine_VDM+0x982>
 800492e:	8829      	ldrh	r1, [r5, #0]
 8004930:	0bc8      	lsrs	r0, r1, #15
 8004932:	d140      	bne.n	80049b6 <PE_StateMachine_VDM+0x982>
 8004934:	f000 f882 	bl	8004a3c <.text_20>
 8004938:	d03d      	beq.n	80049b6 <PE_StateMachine_VDM+0x982>
 800493a:	f000 f88a 	bl	8004a52 <.text_23>
 800493e:	d13a      	bne.n	80049b6 <PE_StateMachine_VDM+0x982>
 8004940:	2a14      	cmp	r2, #20
 8004942:	d001      	beq.n	8004948 <PE_StateMachine_VDM+0x914>
 8004944:	f000 f934 	bl	8004bb0 <.text_39>
 8004948:	6868      	ldr	r0, [r5, #4]
 800494a:	7882      	ldrb	r2, [r0, #2]
 800494c:	6870      	ldr	r0, [r6, #4]
 800494e:	f002 011f 	and.w	r1, r2, #31
 8004952:	4281      	cmp	r1, r0
 8004954:	d12f      	bne.n	80049b6 <PE_StateMachine_VDM+0x982>
 8004956:	f3c2 1081 	ubfx	r0, r2, #6, #2
 800495a:	b360      	cbz	r0, 80049b6 <PE_StateMachine_VDM+0x982>
 800495c:	68e1      	ldr	r1, [r4, #12]
 800495e:	6b88      	ldr	r0, [r1, #56]	@ 0x38
 8004960:	b330      	cbz	r0, 80049b0 <PE_StateMachine_VDM+0x97c>
 8004962:	2000      	movs	r0, #0
 8004964:	e015      	b.n	8004992 <PE_StateMachine_VDM+0x95e>
 8004966:	6869      	ldr	r1, [r5, #4]
 8004968:	0083      	lsls	r3, r0, #2
 800496a:	eb01 0803 	add.w	r8, r1, r3
 800496e:	3108      	adds	r1, #8
 8004970:	f898 c006 	ldrb.w	ip, [r8, #6]
 8004974:	f898 e007 	ldrb.w	lr, [r8, #7]
 8004978:	5ccb      	ldrb	r3, [r1, r3]
 800497a:	f898 1009 	ldrb.w	r1, [r8, #9]
 800497e:	eb0c 260e 	add.w	r6, ip, lr, lsl #8
 8004982:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 8004986:	ab02      	add	r3, sp, #8
 8004988:	eb06 6601 	add.w	r6, r6, r1, lsl #24
 800498c:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8004990:	1c40      	adds	r0, r0, #1
 8004992:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8004996:	4288      	cmp	r0, r1
 8004998:	d3e5      	bcc.n	8004966 <PE_StateMachine_VDM+0x932>
 800499a:	a802      	add	r0, sp, #8
 800499c:	9000      	str	r0, [sp, #0]
 800499e:	ab01      	add	r3, sp, #4
 80049a0:	68e5      	ldr	r5, [r4, #12]
 80049a2:	7839      	ldrb	r1, [r7, #0]
 80049a4:	7c20      	ldrb	r0, [r4, #16]
 80049a6:	f8d5 8038 	ldr.w	r8, [r5, #56]	@ 0x38
 80049aa:	f002 021f 	and.w	r2, r2, #31
 80049ae:	47c0      	blx	r8
 80049b0:	2000      	movs	r0, #0
 80049b2:	83e0      	strh	r0, [r4, #30]
 80049b4:	e017      	b.n	80049e6 <PE_StateMachine_VDM+0x9b2>
 80049b6:	7829      	ldrb	r1, [r5, #0]
 80049b8:	f001 011f 	and.w	r1, r1, #31
 80049bc:	2910      	cmp	r1, #16
 80049be:	d10f      	bne.n	80049e0 <PE_StateMachine_VDM+0x9ac>
 80049c0:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80049c2:	7801      	ldrb	r1, [r0, #0]
 80049c4:	2914      	cmp	r1, #20
 80049c6:	d001      	beq.n	80049cc <PE_StateMachine_VDM+0x998>
 80049c8:	f000 f8f2 	bl	8004bb0 <.text_39>
 80049cc:	2000      	movs	r0, #0
 80049ce:	83e0      	strh	r0, [r4, #30]
 80049d0:	2103      	movs	r1, #3
 80049d2:	7461      	strb	r1, [r4, #17]
 80049d4:	4680      	mov	r8, r0
 80049d6:	7c20      	ldrb	r0, [r4, #16]
 80049d8:	2159      	movs	r1, #89	@ 0x59
 80049da:	f7fb fdbc 	bl	8000556 <USBPD_PE_Notification>
 80049de:	e023      	b.n	8004a28 <PE_StateMachine_VDM+0x9f4>
 80049e0:	f000 f8a7 	bl	8004b32 <.text_33>
 80049e4:	d120      	bne.n	8004a28 <PE_StateMachine_VDM+0x9f4>
 80049e6:	2103      	movs	r1, #3
 80049e8:	7461      	strb	r1, [r4, #17]
 80049ea:	f04f 0800 	mov.w	r8, #0
 80049ee:	e01b      	b.n	8004a28 <PE_StateMachine_VDM+0x9f4>
 80049f0:	2000      	movs	r0, #0
 80049f2:	f88d 000c 	strb.w	r0, [sp, #12]
 80049f6:	f000 f8aa 	bl	8004b4e <.text_36>
 80049fa:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80049fc:	b11b      	cbz	r3, 8004a06 <PE_StateMachine_VDM+0x9d2>
 80049fe:	7c20      	ldrb	r0, [r4, #16]
 8004a00:	aa05      	add	r2, sp, #20
 8004a02:	a903      	add	r1, sp, #12
 8004a04:	4798      	blx	r3
 8004a06:	f000 f8c1 	bl	8004b8c <.text_37>
 8004a0a:	bf1d      	ittte	ne
 8004a0c:	6960      	ldrne	r0, [r4, #20]
 8004a0e:	0880      	lsrne	r0, r0, #2
 8004a10:	f000 0001 	andne.w	r0, r0, #1
 8004a14:	2002      	moveq	r0, #2
 8004a16:	9002      	str	r0, [sp, #8]
 8004a18:	2003      	movs	r0, #3
 8004a1a:	f000 f91b 	bl	8004c54 <.text_43>
 8004a1e:	b908      	cbnz	r0, 8004a24 <PE_StateMachine_VDM+0x9f0>
 8004a20:	205a      	movs	r0, #90	@ 0x5a
 8004a22:	7720      	strb	r0, [r4, #28]
 8004a24:	2100      	movs	r1, #0
 8004a26:	7079      	strb	r1, [r7, #1]
 8004a28:	4640      	mov	r0, r8
 8004a2a:	b01c      	add	sp, #112	@ 0x70
 8004a2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004a30 <.text_19>:
 8004a30:	7720      	strb	r0, [r4, #28]
 8004a32:	f8a4 901e 	strh.w	r9, [r4, #30]
 8004a36:	f04f 081e 	mov.w	r8, #30
 8004a3a:	4770      	bx	lr

08004a3c <.text_20>:
 8004a3c:	f3c1 3002 	ubfx	r0, r1, #12, #3
 8004a40:	2800      	cmp	r0, #0
 8004a42:	4770      	bx	lr

08004a44 <.text_21>:
 8004a44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004a46:	780a      	ldrb	r2, [r1, #0]
 8004a48:	4282      	cmp	r2, r0
 8004a4a:	4770      	bx	lr

08004a4c <.text_22>:
 8004a4c:	7838      	ldrb	r0, [r7, #0]
 8004a4e:	f7fb bfe1 	b.w	8000a14 <PE_Convert_SOPRxEvent>

08004a52 <.text_23>:
 8004a52:	7828      	ldrb	r0, [r5, #0]
 8004a54:	f000 001f 	and.w	r0, r0, #31
 8004a58:	280f      	cmp	r0, #15
 8004a5a:	4770      	bx	lr

08004a5c <.text_24>:
 8004a5c:	9002      	str	r0, [sp, #8]
 8004a5e:	f8cd a000 	str.w	sl, [sp]
 8004a62:	4770      	bx	lr

08004a64 <.text_25>:
 8004a64:	6860      	ldr	r0, [r4, #4]
 8004a66:	7802      	ldrb	r2, [r0, #0]
 8004a68:	f002 020b 	and.w	r2, r2, #11
 8004a6c:	2a09      	cmp	r2, #9
 8004a6e:	4770      	bx	lr

08004a70 <.text_26>:
 8004a70:	6031      	str	r1, [r6, #0]
 8004a72:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8004a76:	6031      	str	r1, [r6, #0]
 8004a78:	6860      	ldr	r0, [r4, #4]
 8004a7a:	6801      	ldr	r1, [r0, #0]
 8004a7c:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8004a80:	6831      	ldr	r1, [r6, #0]
 8004a82:	f421 41c0 	bic.w	r1, r1, #24576	@ 0x6000
 8004a86:	ea41 3140 	orr.w	r1, r1, r0, lsl #13
 8004a8a:	6031      	str	r1, [r6, #0]
 8004a8c:	4770      	bx	lr

08004a8e <.text_27>:
 8004a8e:	6030      	str	r0, [r6, #0]
 8004a90:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8004a94:	6030      	str	r0, [r6, #0]
 8004a96:	6860      	ldr	r0, [r4, #4]
 8004a98:	6832      	ldr	r2, [r6, #0]
 8004a9a:	6801      	ldr	r1, [r0, #0]
 8004a9c:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8004aa0:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8004aa4:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 8004aa8:	6032      	str	r2, [r6, #0]
 8004aaa:	6860      	ldr	r0, [r4, #4]
 8004aac:	6801      	ldr	r1, [r0, #0]
 8004aae:	f3c1 00c0 	ubfx	r0, r1, #3, #1
 8004ab2:	4770      	bx	lr

08004ab4 <.text_28>:
 8004ab4:	f361 401f 	bfi	r0, r1, #16, #16
 8004ab8:	6030      	str	r0, [r6, #0]
 8004aba:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8004abe:	6030      	str	r0, [r6, #0]
 8004ac0:	6860      	ldr	r0, [r4, #4]
 8004ac2:	6801      	ldr	r1, [r0, #0]
 8004ac4:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8004ac8:	6831      	ldr	r1, [r6, #0]
 8004aca:	f421 41c0 	bic.w	r1, r1, #24576	@ 0x6000
 8004ace:	ea41 3140 	orr.w	r1, r1, r0, lsl #13
 8004ad2:	6031      	str	r1, [r6, #0]
 8004ad4:	4770      	bx	lr

08004ad6 <.text_29>:
 8004ad6:	8931      	ldrh	r1, [r6, #8]
 8004ad8:	f361 401f 	bfi	r0, r1, #16, #16
 8004adc:	6030      	str	r0, [r6, #0]
 8004ade:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8004ae2:	6030      	str	r0, [r6, #0]
 8004ae4:	6860      	ldr	r0, [r4, #4]
 8004ae6:	6832      	ldr	r2, [r6, #0]
 8004ae8:	6801      	ldr	r1, [r0, #0]
 8004aea:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8004aee:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 8004af2:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 8004af6:	6032      	str	r2, [r6, #0]
 8004af8:	6960      	ldr	r0, [r4, #20]
 8004afa:	6831      	ldr	r1, [r6, #0]
 8004afc:	f3c0 1082 	ubfx	r0, r0, #6, #3
 8004b00:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8004b04:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8004b08:	6031      	str	r1, [r6, #0]
 8004b0a:	6860      	ldr	r0, [r4, #4]
 8004b0c:	6801      	ldr	r1, [r0, #0]
 8004b0e:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8004b12:	2800      	cmp	r0, #0
 8004b14:	4770      	bx	lr

08004b16 <.text_30>:
 8004b16:	6830      	ldr	r0, [r6, #0]
 8004b18:	f020 00c0 	bic.w	r0, r0, #192	@ 0xc0
 8004b1c:	6030      	str	r0, [r6, #0]
 8004b1e:	4633      	mov	r3, r6
 8004b20:	4770      	bx	lr

08004b22 <.text_31>:
 8004b22:	6830      	ldr	r0, [r6, #0]
 8004b24:	f040 00c0 	orr.w	r0, r0, #192	@ 0xc0
 8004b28:	4770      	bx	lr

08004b2a <.text_32>:
 8004b2a:	6830      	ldr	r0, [r6, #0]
 8004b2c:	f368 1087 	bfi	r0, r8, #6, #2
 8004b30:	4770      	bx	lr

08004b32 <.text_33>:
 8004b32:	8be0      	ldrh	r0, [r4, #30]
 8004b34:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004b38:	4770      	bx	lr

08004b3a <.text_34>:
 8004b3a:	8be0      	ldrh	r0, [r4, #30]
 8004b3c:	2501      	movs	r5, #1
 8004b3e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004b42:	4770      	bx	lr

08004b44 <.text_35>:
 8004b44:	6830      	ldr	r0, [r6, #0]
 8004b46:	f36a 1087 	bfi	r0, sl, #6, #2
 8004b4a:	6030      	str	r0, [r6, #0]
 8004b4c:	4770      	bx	lr

08004b4e <.text_36>:
 8004b4e:	6830      	ldr	r0, [r6, #0]
 8004b50:	f020 00c0 	bic.w	r0, r0, #192	@ 0xc0
 8004b54:	6030      	str	r0, [r6, #0]
 8004b56:	6871      	ldr	r1, [r6, #4]
 8004b58:	f361 0004 	bfi	r0, r1, #0, #5
 8004b5c:	6030      	str	r0, [r6, #0]
 8004b5e:	8931      	ldrh	r1, [r6, #8]
 8004b60:	f361 401f 	bfi	r0, r1, #16, #16
 8004b64:	6030      	str	r0, [r6, #0]
 8004b66:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8004b6a:	6030      	str	r0, [r6, #0]
 8004b6c:	6860      	ldr	r0, [r4, #4]
 8004b6e:	6801      	ldr	r1, [r0, #0]
 8004b70:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8004b74:	6831      	ldr	r1, [r6, #0]
 8004b76:	f421 41c0 	bic.w	r1, r1, #24576	@ 0x6000
 8004b7a:	ea41 3140 	orr.w	r1, r1, r0, lsl #13
 8004b7e:	6031      	str	r1, [r6, #0]
 8004b80:	f36a 210a 	bfi	r1, sl, #8, #3
 8004b84:	6031      	str	r1, [r6, #0]
 8004b86:	9104      	str	r1, [sp, #16]
 8004b88:	68e0      	ldr	r0, [r4, #12]
 8004b8a:	4770      	bx	lr

08004b8c <.text_37>:
 8004b8c:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8004b90:	1c40      	adds	r0, r0, #1
 8004b92:	f88d 000c 	strb.w	r0, [sp, #12]
 8004b96:	ab04      	add	r3, sp, #16
 8004b98:	6860      	ldr	r0, [r4, #4]
 8004b9a:	6801      	ldr	r1, [r0, #0]
 8004b9c:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8004ba0:	2800      	cmp	r0, #0
 8004ba2:	4770      	bx	lr

08004ba4 <.text_38>:
 8004ba4:	9001      	str	r0, [sp, #4]
 8004ba6:	220f      	movs	r2, #15
 8004ba8:	7839      	ldrb	r1, [r7, #0]
 8004baa:	4620      	mov	r0, r4
 8004bac:	f7fc bc89 	b.w	80014c2 <PE_Send_DataMessage>

08004bb0 <.text_39>:
 8004bb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004bb2:	2014      	movs	r0, #20
 8004bb4:	7008      	strb	r0, [r1, #0]
 8004bb6:	4620      	mov	r0, r4
 8004bb8:	f7fb bef8 	b.w	80009ac <PE_Clear_RxEvent>

08004bbc <.text_40>:
 8004bbc:	6830      	ldr	r0, [r6, #0]
 8004bbe:	68e3      	ldr	r3, [r4, #12]
 8004bc0:	f3c0 2202 	ubfx	r2, r0, #8, #3
 8004bc4:	0c01      	lsrs	r1, r0, #16
 8004bc6:	7c20      	ldrb	r0, [r4, #16]
 8004bc8:	4770      	bx	lr

08004bca <PE_StateMachine_UVDM>:
 8004bca:	b570      	push	{r4, r5, r6, lr}
 8004bcc:	2914      	cmp	r1, #20
 8004bce:	b08c      	sub	sp, #48	@ 0x30
 8004bd0:	4604      	mov	r4, r0
 8004bd2:	d134      	bne.n	8004c3e <PE_StateMachine_UVDM+0x74>
 8004bd4:	68e0      	ldr	r0, [r4, #12]
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	bf1c      	itt	ne
 8004bda:	6bc0      	ldrne	r0, [r0, #60]	@ 0x3c
 8004bdc:	2800      	cmpne	r0, #0
 8004bde:	d02e      	beq.n	8004c3e <PE_StateMachine_UVDM+0x74>
 8004be0:	2100      	movs	r1, #0
 8004be2:	f88d 100c 	strb.w	r1, [sp, #12]
 8004be6:	ab06      	add	r3, sp, #24
 8004be8:	68e5      	ldr	r5, [r4, #12]
 8004bea:	7c20      	ldrb	r0, [r4, #16]
 8004bec:	6bee      	ldr	r6, [r5, #60]	@ 0x3c
 8004bee:	aa03      	add	r2, sp, #12
 8004bf0:	a904      	add	r1, sp, #16
 8004bf2:	47b0      	blx	r6
 8004bf4:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8004bf8:	9804      	ldr	r0, [sp, #16]
 8004bfa:	1c49      	adds	r1, r1, #1
 8004bfc:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 8004c00:	f88d 100c 	strb.w	r1, [sp, #12]
 8004c04:	9004      	str	r0, [sp, #16]
 8004c06:	f104 0531 	add.w	r5, r4, #49	@ 0x31
 8004c0a:	9904      	ldr	r1, [sp, #16]
 8004c0c:	9105      	str	r1, [sp, #20]
 8004c0e:	ab05      	add	r3, sp, #20
 8004c10:	f000 f81a 	bl	8004c48 <.text_42+0x6>
 8004c14:	bf1d      	ittte	ne
 8004c16:	6960      	ldrne	r0, [r4, #20]
 8004c18:	0880      	lsrne	r0, r0, #2
 8004c1a:	f000 0001 	andne.w	r0, r0, #1
 8004c1e:	2002      	moveq	r0, #2
 8004c20:	9002      	str	r0, [sp, #8]
 8004c22:	2003      	movs	r0, #3
 8004c24:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8004c28:	9100      	str	r1, [sp, #0]
 8004c2a:	9001      	str	r0, [sp, #4]
 8004c2c:	220f      	movs	r2, #15
 8004c2e:	7829      	ldrb	r1, [r5, #0]
 8004c30:	f000 f816 	bl	8004c60 <.text_44>
 8004c34:	b908      	cbnz	r0, 8004c3a <PE_StateMachine_UVDM+0x70>
 8004c36:	2059      	movs	r0, #89	@ 0x59
 8004c38:	7720      	strb	r0, [r4, #28]
 8004c3a:	2100      	movs	r1, #0
 8004c3c:	7069      	strb	r1, [r5, #1]
 8004c3e:	b00c      	add	sp, #48	@ 0x30
 8004c40:	bd70      	pop	{r4, r5, r6, pc}

08004c42 <.text_42>:
 8004c42:	f421 61e0 	bic.w	r1, r1, #1792	@ 0x700
 8004c46:	6031      	str	r1, [r6, #0]
 8004c48:	6860      	ldr	r0, [r4, #4]
 8004c4a:	6801      	ldr	r1, [r0, #0]
 8004c4c:	f3c1 0080 	ubfx	r0, r1, #2, #1
 8004c50:	2800      	cmp	r0, #0
 8004c52:	4770      	bx	lr

08004c54 <.text_43>:
 8004c54:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8004c58:	9100      	str	r1, [sp, #0]
 8004c5a:	9001      	str	r0, [sp, #4]
 8004c5c:	220f      	movs	r2, #15
 8004c5e:	7839      	ldrb	r1, [r7, #0]

08004c60 <.text_44>:
 8004c60:	4620      	mov	r0, r4
 8004c62:	f7fc bc2e 	b.w	80014c2 <PE_Send_DataMessage>

08004c66 <PE_Check_DataMessageVDM>:
 8004c66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c68:	4605      	mov	r5, r0
 8004c6a:	6828      	ldr	r0, [r5, #0]
 8004c6c:	6841      	ldr	r1, [r0, #4]
 8004c6e:	f3c1 1040 	ubfx	r0, r1, #5, #1
 8004c72:	2800      	cmp	r0, #0
 8004c74:	bf1c      	itt	ne
 8004c76:	68e8      	ldrne	r0, [r5, #12]
 8004c78:	2800      	cmpne	r0, #0
 8004c7a:	d04e      	beq.n	8004d1a <PE_Check_DataMessageVDM+0xb4>
 8004c7c:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8004c7e:	7888      	ldrb	r0, [r1, #2]
 8004c80:	78ca      	ldrb	r2, [r1, #3]
 8004c82:	790b      	ldrb	r3, [r1, #4]
 8004c84:	7949      	ldrb	r1, [r1, #5]
 8004c86:	eb00 2002 	add.w	r0, r0, r2, lsl #8
 8004c8a:	eb00 4003 	add.w	r0, r0, r3, lsl #16
 8004c8e:	eb00 6001 	add.w	r0, r0, r1, lsl #24
 8004c92:	4601      	mov	r1, r0
 8004c94:	0bca      	lsrs	r2, r1, #15
 8004c96:	f012 0201 	ands.w	r2, r2, #1
 8004c9a:	d012      	beq.n	8004cc2 <PE_Check_DataMessageVDM+0x5c>
 8004c9c:	2a01      	cmp	r2, #1
 8004c9e:	bf02      	ittt	eq
 8004ca0:	f8c5 1250 	streq.w	r1, [r5, #592]	@ 0x250
 8004ca4:	f3c0 1081 	ubfxeq	r0, r0, #6, #2
 8004ca8:	2800      	cmpeq	r0, #0
 8004caa:	d136      	bne.n	8004d1a <PE_Check_DataMessageVDM+0xb4>
 8004cac:	6828      	ldr	r0, [r5, #0]
 8004cae:	6841      	ldr	r1, [r0, #4]
 8004cb0:	f3c1 2000 	ubfx	r0, r1, #8, #1
 8004cb4:	2800      	cmp	r0, #0
 8004cb6:	d030      	beq.n	8004d1a <PE_Check_DataMessageVDM+0xb4>
 8004cb8:	4628      	mov	r0, r5
 8004cba:	e8bd 40f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, lr}
 8004cbe:	f7ff b939 	b.w	8003f34 <PE_Receive_SVDM>
 8004cc2:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004cc4:	0b00      	lsrs	r0, r0, #12
 8004cc6:	f000 0007 	and.w	r0, r0, #7
 8004cca:	1e42      	subs	r2, r0, #1
 8004ccc:	f885 24ac 	strb.w	r2, [r5, #1196]	@ 0x4ac
 8004cd0:	2000      	movs	r0, #0
 8004cd2:	f205 4394 	addw	r3, r5, #1172	@ 0x494
 8004cd6:	e00f      	b.n	8004cf8 <PE_Check_DataMessageVDM+0x92>
 8004cd8:	6baa      	ldr	r2, [r5, #56]	@ 0x38
 8004cda:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8004cde:	7994      	ldrb	r4, [r2, #6]
 8004ce0:	79d6      	ldrb	r6, [r2, #7]
 8004ce2:	eb04 2706 	add.w	r7, r4, r6, lsl #8
 8004ce6:	7a14      	ldrb	r4, [r2, #8]
 8004ce8:	7a52      	ldrb	r2, [r2, #9]
 8004cea:	eb07 4704 	add.w	r7, r7, r4, lsl #16
 8004cee:	eb07 6702 	add.w	r7, r7, r2, lsl #24
 8004cf2:	f843 7020 	str.w	r7, [r3, r0, lsl #2]
 8004cf6:	1c40      	adds	r0, r0, #1
 8004cf8:	f895 24ac 	ldrb.w	r2, [r5, #1196]	@ 0x4ac
 8004cfc:	4290      	cmp	r0, r2
 8004cfe:	d3eb      	bcc.n	8004cd8 <PE_Check_DataMessageVDM+0x72>
 8004d00:	68e8      	ldr	r0, [r5, #12]
 8004d02:	2800      	cmp	r0, #0
 8004d04:	bf1c      	itt	ne
 8004d06:	6c04      	ldrne	r4, [r0, #64]	@ 0x40
 8004d08:	2c00      	cmpne	r4, #0
 8004d0a:	d006      	beq.n	8004d1a <PE_Check_DataMessageVDM+0xb4>
 8004d0c:	7c28      	ldrb	r0, [r5, #16]
 8004d0e:	f205 42ac 	addw	r2, r5, #1196	@ 0x4ac
 8004d12:	47a0      	blx	r4
 8004d14:	b908      	cbnz	r0, 8004d1a <PE_Check_DataMessageVDM+0xb4>
 8004d16:	2003      	movs	r0, #3
 8004d18:	e006      	b.n	8004d28 <PE_Check_DataMessageVDM+0xc2>
 8004d1a:	6868      	ldr	r0, [r5, #4]
 8004d1c:	7801      	ldrb	r1, [r0, #0]
 8004d1e:	f001 0103 	and.w	r1, r1, #3
 8004d22:	2902      	cmp	r1, #2
 8004d24:	d101      	bne.n	8004d2a <PE_Check_DataMessageVDM+0xc4>
 8004d26:	2001      	movs	r0, #1
 8004d28:	7468      	strb	r0, [r5, #17]
 8004d2a:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08004d2c <PE_SVDM_CheckIdentity>:
 8004d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d2e:	f000 f8f3 	bl	8004f18 <.text_51>
 8004d32:	0b24      	lsrs	r4, r4, #12
 8004d34:	f004 0407 	and.w	r4, r4, #7
 8004d38:	1e65      	subs	r5, r4, #1
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	b2ee      	uxtb	r6, r5
 8004d3e:	2e03      	cmp	r6, #3
 8004d40:	f0c0 8081 	bcc.w	8004e46 <PE_SVDM_CheckIdentity+0x11a>
 8004d44:	780c      	ldrb	r4, [r1, #0]
 8004d46:	784e      	ldrb	r6, [r1, #1]
 8004d48:	788f      	ldrb	r7, [r1, #2]
 8004d4a:	eb04 2406 	add.w	r4, r4, r6, lsl #8
 8004d4e:	78ce      	ldrb	r6, [r1, #3]
 8004d50:	eb04 4407 	add.w	r4, r4, r7, lsl #16
 8004d54:	eb04 6406 	add.w	r4, r4, r6, lsl #24
 8004d58:	6014      	str	r4, [r2, #0]
 8004d5a:	790f      	ldrb	r7, [r1, #4]
 8004d5c:	794e      	ldrb	r6, [r1, #5]
 8004d5e:	eb07 2606 	add.w	r6, r7, r6, lsl #8
 8004d62:	798f      	ldrb	r7, [r1, #6]
 8004d64:	eb06 4707 	add.w	r7, r6, r7, lsl #16
 8004d68:	79ce      	ldrb	r6, [r1, #7]
 8004d6a:	eb07 6606 	add.w	r6, r7, r6, lsl #24
 8004d6e:	6056      	str	r6, [r2, #4]
 8004d70:	7a0f      	ldrb	r7, [r1, #8]
 8004d72:	f891 c009 	ldrb.w	ip, [r1, #9]
 8004d76:	eb07 2e0c 	add.w	lr, r7, ip, lsl #8
 8004d7a:	7a8f      	ldrb	r7, [r1, #10]
 8004d7c:	f891 c00b 	ldrb.w	ip, [r1, #11]
 8004d80:	eb0e 4707 	add.w	r7, lr, r7, lsl #16
 8004d84:	eb07 670c 	add.w	r7, r7, ip, lsl #24
 8004d88:	6097      	str	r7, [r2, #8]
 8004d8a:	2608      	movs	r6, #8
 8004d8c:	1eef      	subs	r7, r5, #3
 8004d8e:	f892 5020 	ldrb.w	r5, [r2, #32]
 8004d92:	f005 0ee0 	and.w	lr, r5, #224	@ 0xe0
 8004d96:	b2fd      	uxtb	r5, r7
 8004d98:	2d00      	cmp	r5, #0
 8004d9a:	f882 e020 	strb.w	lr, [r2, #32]
 8004d9e:	d053      	beq.n	8004e48 <PE_SVDM_CheckIdentity+0x11c>
 8004da0:	0ee4      	lsrs	r4, r4, #27
 8004da2:	1e7d      	subs	r5, r7, #1
 8004da4:	f004 0407 	and.w	r4, r4, #7
 8004da8:	2c05      	cmp	r4, #5
 8004daa:	d84c      	bhi.n	8004e46 <PE_SVDM_CheckIdentity+0x11a>
 8004dac:	e8df f004 	tbb	[pc, r4]
 8004db0:	2303030c 	.word	0x2303030c
 8004db4:	2f29      	.short	0x2f29
 8004db6:	f04e 0408 	orr.w	r4, lr, #8
 8004dba:	f000 f847 	bl	8004e4c <.text_47>
 8004dbe:	6194      	str	r4, [r2, #24]
 8004dc0:	462f      	mov	r7, r5
 8004dc2:	b2fc      	uxtb	r4, r7
 8004dc4:	2c00      	cmp	r4, #0
 8004dc6:	d03f      	beq.n	8004e48 <PE_SVDM_CheckIdentity+0x11c>
 8004dc8:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 8004dca:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8004dce:	2802      	cmp	r0, #2
 8004dd0:	d33a      	bcc.n	8004e48 <PE_SVDM_CheckIdentity+0x11c>
 8004dd2:	6810      	ldr	r0, [r2, #0]
 8004dd4:	0dc0      	lsrs	r0, r0, #23
 8004dd6:	f010 0007 	ands.w	r0, r0, #7
 8004dda:	d035      	beq.n	8004e48 <PE_SVDM_CheckIdentity+0x11c>
 8004ddc:	1e40      	subs	r0, r0, #1
 8004dde:	2802      	cmp	r0, #2
 8004de0:	d831      	bhi.n	8004e46 <PE_SVDM_CheckIdentity+0x11a>
 8004de2:	f892 0020 	ldrb.w	r0, [r2, #32]
 8004de6:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8004dea:	2800      	cmp	r0, #0
 8004dec:	bf1a      	itte	ne
 8004dee:	3608      	addne	r6, #8
 8004df0:	1e7f      	subne	r7, r7, #1
 8004df2:	1d36      	addeq	r6, r6, #4
 8004df4:	e011      	b.n	8004e1a <PE_SVDM_CheckIdentity+0xee>
 8004df6:	f04e 0401 	orr.w	r4, lr, #1
 8004dfa:	f000 f827 	bl	8004e4c <.text_47>
 8004dfe:	60d4      	str	r4, [r2, #12]
 8004e00:	e7de      	b.n	8004dc0 <PE_SVDM_CheckIdentity+0x94>
 8004e02:	f04e 0404 	orr.w	r4, lr, #4
 8004e06:	f000 f821 	bl	8004e4c <.text_47>
 8004e0a:	6154      	str	r4, [r2, #20]
 8004e0c:	e7d8      	b.n	8004dc0 <PE_SVDM_CheckIdentity+0x94>
 8004e0e:	f04e 0402 	orr.w	r4, lr, #2
 8004e12:	f000 f81b 	bl	8004e4c <.text_47>
 8004e16:	6114      	str	r4, [r2, #16]
 8004e18:	e7d2      	b.n	8004dc0 <PE_SVDM_CheckIdentity+0x94>
 8004e1a:	b2ff      	uxtb	r7, r7
 8004e1c:	2f01      	cmp	r7, #1
 8004e1e:	d112      	bne.n	8004e46 <PE_SVDM_CheckIdentity+0x11a>
 8004e20:	f892 0020 	ldrb.w	r0, [r2, #32]
 8004e24:	f040 0010 	orr.w	r0, r0, #16
 8004e28:	f882 0020 	strb.w	r0, [r2, #32]
 8004e2c:	1988      	adds	r0, r1, r6
 8004e2e:	7801      	ldrb	r1, [r0, #0]
 8004e30:	7844      	ldrb	r4, [r0, #1]
 8004e32:	eb01 2504 	add.w	r5, r1, r4, lsl #8
 8004e36:	7881      	ldrb	r1, [r0, #2]
 8004e38:	78c0      	ldrb	r0, [r0, #3]
 8004e3a:	eb05 4501 	add.w	r5, r5, r1, lsl #16
 8004e3e:	eb05 6500 	add.w	r5, r5, r0, lsl #24
 8004e42:	61d5      	str	r5, [r2, #28]
 8004e44:	e000      	b.n	8004e48 <PE_SVDM_CheckIdentity+0x11c>
 8004e46:	2302      	movs	r3, #2
 8004e48:	4618      	mov	r0, r3
 8004e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e4c <.text_47>:
 8004e4c:	f882 4020 	strb.w	r4, [r2, #32]
 8004e50:	260c      	movs	r6, #12
 8004e52:	7b0c      	ldrb	r4, [r1, #12]
 8004e54:	7b4f      	ldrb	r7, [r1, #13]
 8004e56:	eb04 2707 	add.w	r7, r4, r7, lsl #8
 8004e5a:	7b8c      	ldrb	r4, [r1, #14]
 8004e5c:	eb07 4404 	add.w	r4, r7, r4, lsl #16
 8004e60:	7bcf      	ldrb	r7, [r1, #15]
 8004e62:	eb04 6407 	add.w	r4, r4, r7, lsl #24
 8004e66:	4770      	bx	lr

08004e68 <PE_SVDM_CheckSVIDs>:
 8004e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e6a:	4b2e      	ldr	r3, [pc, #184]	@ (8004f24 <.text_52>)
 8004e6c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004e70:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
 8004e72:	0b1b      	lsrs	r3, r3, #12
 8004e74:	f003 0307 	and.w	r3, r3, #7
 8004e78:	1e5b      	subs	r3, r3, #1
 8004e7a:	2400      	movs	r4, #0
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	2500      	movs	r5, #0
 8004e80:	7614      	strb	r4, [r2, #24]
 8004e82:	7654      	strb	r4, [r2, #25]
 8004e84:	f000 f816 	bl	8004eb4 <.text_49>
 8004e88:	bf19      	ittee	ne
 8004e8a:	1c76      	addne	r6, r6, #1
 8004e8c:	7616      	strbne	r6, [r2, #24]
 8004e8e:	2501      	moveq	r5, #1
 8004e90:	7655      	strbeq	r5, [r2, #25]
 8004e92:	1ca4      	adds	r4, r4, #2
 8004e94:	b2e4      	uxtb	r4, r4
 8004e96:	f000 f80d 	bl	8004eb4 <.text_49>
 8004e9a:	bf19      	ittee	ne
 8004e9c:	1c76      	addne	r6, r6, #1
 8004e9e:	7616      	strbne	r6, [r2, #24]
 8004ea0:	2501      	moveq	r5, #1
 8004ea2:	7655      	strbeq	r5, [r2, #25]
 8004ea4:	1ca4      	adds	r4, r4, #2
 8004ea6:	b2e4      	uxtb	r4, r4
 8004ea8:	ebb4 0f83 	cmp.w	r4, r3, lsl #2
 8004eac:	d201      	bcs.n	8004eb2 <PE_SVDM_CheckSVIDs+0x4a>
 8004eae:	0028      	movs	r0, r5
 8004eb0:	d0e8      	beq.n	8004e84 <PE_SVDM_CheckSVIDs+0x1c>
 8004eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004eb4 <.text_49>:
 8004eb4:	1c4e      	adds	r6, r1, #1
 8004eb6:	5d08      	ldrb	r0, [r1, r4]
 8004eb8:	5d37      	ldrb	r7, [r6, r4]
 8004eba:	eb00 2607 	add.w	r6, r0, r7, lsl #8
 8004ebe:	7e10      	ldrb	r0, [r2, #24]
 8004ec0:	f822 6010 	strh.w	r6, [r2, r0, lsl #1]
 8004ec4:	7e16      	ldrb	r6, [r2, #24]
 8004ec6:	4637      	mov	r7, r6
 8004ec8:	f832 0017 	ldrh.w	r0, [r2, r7, lsl #1]
 8004ecc:	2800      	cmp	r0, #0
 8004ece:	4770      	bx	lr

08004ed0 <PE_SVDM_CheckModes>:
 8004ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ed2:	f000 f821 	bl	8004f18 <.text_51>
 8004ed6:	8399      	strh	r1, [r3, #28]
 8004ed8:	0b24      	lsrs	r4, r4, #12
 8004eda:	f004 0407 	and.w	r4, r4, #7
 8004ede:	1e60      	subs	r0, r4, #1
 8004ee0:	2400      	movs	r4, #0
 8004ee2:	b2c0      	uxtb	r0, r0
 8004ee4:	601c      	str	r4, [r3, #0]
 8004ee6:	1916      	adds	r6, r2, r4
 8004ee8:	5d15      	ldrb	r5, [r2, r4]
 8004eea:	7871      	ldrb	r1, [r6, #1]
 8004eec:	eb05 2701 	add.w	r7, r5, r1, lsl #8
 8004ef0:	1911      	adds	r1, r2, r4
 8004ef2:	1d24      	adds	r4, r4, #4
 8004ef4:	788d      	ldrb	r5, [r1, #2]
 8004ef6:	78ce      	ldrb	r6, [r1, #3]
 8004ef8:	6819      	ldr	r1, [r3, #0]
 8004efa:	eb07 4705 	add.w	r7, r7, r5, lsl #16
 8004efe:	eb03 0581 	add.w	r5, r3, r1, lsl #2
 8004f02:	eb07 6706 	add.w	r7, r7, r6, lsl #24
 8004f06:	606f      	str	r7, [r5, #4]
 8004f08:	b2e4      	uxtb	r4, r4
 8004f0a:	681e      	ldr	r6, [r3, #0]
 8004f0c:	1c76      	adds	r6, r6, #1
 8004f0e:	ebb4 0f80 	cmp.w	r4, r0, lsl #2
 8004f12:	601e      	str	r6, [r3, #0]
 8004f14:	d3e7      	bcc.n	8004ee6 <PE_SVDM_CheckModes+0x16>
 8004f16:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004f18 <.text_51>:
 8004f18:	4c02      	ldr	r4, [pc, #8]	@ (8004f24 <.text_52>)
 8004f1a:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8004f1e:	8e84      	ldrh	r4, [r0, #52]	@ 0x34
 8004f20:	4770      	bx	lr
	...

08004f24 <.text_52>:
 8004f24:	200002d4 	.word	0x200002d4

08004f28 <USBPD_PRL_TimerCounter>:
 8004f28:	b510      	push	{r4, lr}
 8004f2a:	f000 f879 	bl	8005020 <.text_12>
 8004f2e:	7919      	ldrb	r1, [r3, #4]
 8004f30:	b111      	cbz	r1, 8004f38 <USBPD_PRL_TimerCounter+0x10>
 8004f32:	7919      	ldrb	r1, [r3, #4]
 8004f34:	1e4c      	subs	r4, r1, #1
 8004f36:	711c      	strb	r4, [r3, #4]
 8004f38:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 8004f3c:	7848      	ldrb	r0, [r1, #1]
 8004f3e:	b108      	cbz	r0, 8004f44 <USBPD_PRL_TimerCounter+0x1c>
 8004f40:	1e40      	subs	r0, r0, #1
 8004f42:	7048      	strb	r0, [r1, #1]
 8004f44:	bd10      	pop	{r4, pc}

08004f46 <USBPD_PRL_Init>:
 8004f46:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f4a:	4680      	mov	r8, r0
 8004f4c:	460e      	mov	r6, r1
 8004f4e:	4617      	mov	r7, r2
 8004f50:	461d      	mov	r5, r3
 8004f52:	f44f 709c 	mov.w	r0, #312	@ 0x138
 8004f56:	f012 ff7b 	bl	8017e50 <malloc>
 8004f5a:	0004      	movs	r4, r0
 8004f5c:	f04f 0916 	mov.w	r9, #22
 8004f60:	d019      	beq.n	8004f96 <USBPD_PRL_Init+0x50>
 8004f62:	f44f 719c 	mov.w	r1, #312	@ 0x138
 8004f66:	f013 f8d5 	bl	8018114 <__aeabi_memclr>
 8004f6a:	f000 fca8 	bl	80058be <.text_34>
 8004f6e:	f8df 0a48 	ldr.w	r0, [pc, #2632]	@ 80059b8 <.text_40>
 8004f72:	4641      	mov	r1, r8
 8004f74:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
 8004f78:	62a7      	str	r7, [r4, #40]	@ 0x28
 8004f7a:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8004f7c:	2001      	movs	r0, #1
 8004f7e:	9000      	str	r0, [sp, #0]
 8004f80:	f104 0230 	add.w	r2, r4, #48	@ 0x30
 8004f84:	6870      	ldr	r0, [r6, #4]
 8004f86:	f60f 21a4 	addw	r1, pc, #2724	@ 0xaa4
 8004f8a:	f3c0 0380 	ubfx	r3, r0, #2, #1
 8004f8e:	4640      	mov	r0, r8
 8004f90:	f00b fcba 	bl	8010908 <USBPD_PHY_Init>
 8004f94:	4681      	mov	r9, r0
 8004f96:	4648      	mov	r0, r9
 8004f98:	e8bd 83f2 	ldmia.w	sp!, {r1, r4, r5, r6, r7, r8, r9, pc}

08004f9c <USBPD_PRL_GetMemoryConsumption>:
 8004f9c:	f44f 706a 	mov.w	r0, #936	@ 0x3a8
 8004fa0:	4770      	bx	lr

08004fa2 <USBPD_PRL_SetHeader>:
 8004fa2:	b530      	push	{r4, r5, lr}
 8004fa4:	f8df 4a10 	ldr.w	r4, [pc, #2576]	@ 80059b8 <.text_40>
 8004fa8:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8004fac:	8a6d      	ldrh	r5, [r5, #18]
 8004fae:	f361 2508 	bfi	r5, r1, #8, #1
 8004fb2:	f854 1020 	ldr.w	r1, [r4, r0, lsl #2]
 8004fb6:	824d      	strh	r5, [r1, #18]
 8004fb8:	f362 1545 	bfi	r5, r2, #5, #1
 8004fbc:	f854 1020 	ldr.w	r1, [r4, r0, lsl #2]
 8004fc0:	824d      	strh	r5, [r1, #18]
 8004fc2:	f363 1587 	bfi	r5, r3, #6, #2
 8004fc6:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8004fca:	8245      	strh	r5, [r0, #18]
 8004fcc:	bd30      	pop	{r4, r5, pc}

08004fce <USBPD_PRL_SetHeaderPowerRole>:
 8004fce:	b510      	push	{r4, lr}
 8004fd0:	f000 f80b 	bl	8004fea <.text_9>
 8004fd4:	f361 2408 	bfi	r4, r1, #8, #1
 8004fd8:	825c      	strh	r4, [r3, #18]
 8004fda:	bd10      	pop	{r4, pc}

08004fdc <USBPD_PRL_SetHeaderDataRole>:
 8004fdc:	b510      	push	{r4, lr}
 8004fde:	f000 f804 	bl	8004fea <.text_9>
 8004fe2:	f361 1445 	bfi	r4, r1, #5, #1
 8004fe6:	825c      	strh	r4, [r3, #18]
 8004fe8:	bd10      	pop	{r4, pc}

08004fea <.text_9>:
 8004fea:	f8df 29cc 	ldr.w	r2, [pc, #2508]	@ 80059b8 <.text_40>
 8004fee:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8004ff2:	8a5c      	ldrh	r4, [r3, #18]
 8004ff4:	4770      	bx	lr

08004ff6 <USBPD_PRL_SetHeaderSpecification>:
 8004ff6:	b510      	push	{r4, lr}
 8004ff8:	f7ff fff7 	bl	8004fea <.text_9>
 8004ffc:	f361 1487 	bfi	r4, r1, #6, #2
 8005000:	825c      	strh	r4, [r3, #18]
 8005002:	bd10      	pop	{r4, pc}

08005004 <USBPD_PRL_CBL_SetHeaderSpecification>:
 8005004:	b540      	push	{r6, lr}
 8005006:	f000 f80b 	bl	8005020 <.text_12>
 800500a:	8a9e      	ldrh	r6, [r3, #20]
 800500c:	f361 1687 	bfi	r6, r1, #6, #2
 8005010:	829e      	strh	r6, [r3, #20]
 8005012:	8adb      	ldrh	r3, [r3, #22]
 8005014:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8005018:	f361 1387 	bfi	r3, r1, #6, #2
 800501c:	82c3      	strh	r3, [r0, #22]
 800501e:	bd40      	pop	{r6, pc}

08005020 <.text_12>:
 8005020:	f8df 2994 	ldr.w	r2, [pc, #2452]	@ 80059b8 <.text_40>
 8005024:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8005028:	4770      	bx	lr

0800502a <USBPD_PRL_SRCSetSinkNG>:
 800502a:	f00b bd48 	b.w	8010abe <USBPD_PHY_SetResistor_SinkTxNG>

0800502e <USBPD_PRL_SRCReleaseSinkNG>:
 800502e:	b510      	push	{r4, lr}
 8005030:	4604      	mov	r4, r0
 8005032:	f00b fd51 	bl	8010ad8 <USBPD_PHY_SetResistor_SinkTxOK>
 8005036:	f8df 1980 	ldr.w	r1, [pc, #2432]	@ 80059b8 <.text_40>
 800503a:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
 800503e:	2000      	movs	r0, #0
 8005040:	7150      	strb	r0, [r2, #5]
 8005042:	bd10      	pop	{r4, pc}

08005044 <USBPD_PRL_IsResistor_SinkTxOK>:
 8005044:	f00b bd6a 	b.w	8010b1c <USBPD_PHY_IsResistor_SinkTxOk>

08005048 <USBPD_PRL_FastRoleSwapSignalling>:
 8005048:	f00b bd76 	b.w	8010b38 <USBPD_PHY_FastRoleSwapSignalling>

0800504c <PRL_FastRoleSwapReception>:
 800504c:	f7fb be1a 	b.w	8000c84 <PE_PRL_FastRoleSwapReception>

08005050 <USBPD_PRL_SOPCapability>:
 8005050:	f00b bd50 	b.w	8010af4 <USBPD_PHY_SOPSupported>

08005054 <USBPD_PRL_SendMessage>:
 8005054:	e92d 4dfd 	stmdb	sp!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, lr}
 8005058:	f8df a95c 	ldr.w	sl, [pc, #2396]	@ 80059b8 <.text_40>
 800505c:	b083      	sub	sp, #12
 800505e:	4680      	mov	r8, r0
 8005060:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8005064:	4694      	mov	ip, r2
 8005066:	f10c 0701 	add.w	r7, ip, #1
 800506a:	2403      	movs	r4, #3
 800506c:	7938      	ldrb	r0, [r7, #4]
 800506e:	b118      	cbz	r0, 8005078 <USBPD_PRL_SendMessage+0x24>
 8005070:	7a38      	ldrb	r0, [r7, #8]
 8005072:	b908      	cbnz	r0, 8005078 <USBPD_PRL_SendMessage+0x24>
 8005074:	200f      	movs	r0, #15
 8005076:	7150      	strb	r0, [r2, #5]
 8005078:	ea4f 0048 	mov.w	r0, r8, lsl #1
 800507c:	1c40      	adds	r0, r0, #1
 800507e:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8005080:	f88d 0005 	strb.w	r0, [sp, #5]
 8005084:	f88d 1004 	strb.w	r1, [sp, #4]
 8005088:	9302      	str	r3, [sp, #8]
 800508a:	eb0c 0e01 	add.w	lr, ip, r1
 800508e:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8005090:	f897 b004 	ldrb.w	fp, [r7, #4]
 8005094:	f1bb 0f10 	cmp.w	fp, #16
 8005098:	f10c 050e 	add.w	r5, ip, #14
 800509c:	f200 81fb 	bhi.w	8005496 <USBPD_PRL_SendMessage+0x442>
 80050a0:	e8df f01b 	tbh	[pc, fp, lsl #1]
 80050a4:	00250011 	.word	0x00250011
 80050a8:	01f90030 	.word	0x01f90030
 80050ac:	00550037 	.word	0x00550037
 80050b0:	00b60045 	.word	0x00b60045
 80050b4:	01f901f9 	.word	0x01f901f9
 80050b8:	0182016d 	.word	0x0182016d
 80050bc:	01b1019b 	.word	0x01b1019b
 80050c0:	01f501f9 	.word	0x01f501f9
 80050c4:	01e0      	.short	0x01e0
 80050c6:	f3ef 8510 	mrs	r5, PRIMASK
 80050ca:	b672      	cpsid	i
 80050cc:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80050d0:	f7fb fc91 	bl	80009f6 <PE_PRL_Control_RxEvent>
 80050d4:	2800      	cmp	r0, #0
 80050d6:	bf04      	itt	eq
 80050d8:	7a78      	ldrbeq	r0, [r7, #9]
 80050da:	2800      	cmpeq	r0, #0
 80050dc:	bf07      	ittee	eq
 80050de:	21ff      	moveq	r1, #255	@ 0xff
 80050e0:	7239      	strbeq	r1, [r7, #8]
 80050e2:	2000      	movne	r0, #0
 80050e4:	7238      	strbne	r0, [r7, #8]
 80050e6:	f385 8810 	msr	PRIMASK, r5
 80050ea:	2106      	movs	r1, #6
 80050ec:	e1a9      	b.n	8005442 <USBPD_PRL_SendMessage+0x3ee>
 80050ee:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80050f2:	f00b fce4 	bl	8010abe <USBPD_PHY_SetResistor_SinkTxNG>
 80050f6:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 80050fa:	2002      	movs	r0, #2
 80050fc:	7148      	strb	r0, [r1, #5]
 80050fe:	2013      	movs	r0, #19
 8005100:	7038      	strb	r0, [r7, #0]
 8005102:	e1cb      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 8005104:	2801      	cmp	r0, #1
 8005106:	d110      	bne.n	800512a <USBPD_PRL_SendMessage+0xd6>
 8005108:	7838      	ldrb	r0, [r7, #0]
 800510a:	b960      	cbnz	r0, 8005126 <USBPD_PRL_SendMessage+0xd2>
 800510c:	2105      	movs	r1, #5
 800510e:	7151      	strb	r1, [r2, #5]
 8005110:	e1c4      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 8005112:	2802      	cmp	r0, #2
 8005114:	d109      	bne.n	800512a <USBPD_PRL_SendMessage+0xd6>
 8005116:	f89d 000c 	ldrb.w	r0, [sp, #12]
 800511a:	f00b fcff 	bl	8010b1c <USBPD_PHY_IsResistor_SinkTxOk>
 800511e:	2801      	cmp	r0, #1
 8005120:	bf08      	it	eq
 8005122:	2005      	moveq	r0, #5
 8005124:	d070      	beq.n	8005208 <USBPD_PRL_SendMessage+0x1b4>
 8005126:	2409      	movs	r4, #9
 8005128:	e1b8      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 800512a:	2006      	movs	r0, #6
 800512c:	e153      	b.n	80053d6 <USBPD_PRL_SendMessage+0x382>
 800512e:	f10c 0212 	add.w	r2, ip, #18
 8005132:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 8005136:	f3c1 1181 	ubfx	r1, r1, #6, #2
 800513a:	2902      	cmp	r1, #2
 800513c:	d105      	bne.n	800514a <USBPD_PRL_SendMessage+0xf6>
 800513e:	2801      	cmp	r0, #1
 8005140:	d062      	beq.n	8005208 <USBPD_PRL_SendMessage+0x1b4>
 8005142:	2802      	cmp	r0, #2
 8005144:	bf08      	it	eq
 8005146:	2004      	moveq	r0, #4
 8005148:	d05e      	beq.n	8005208 <USBPD_PRL_SendMessage+0x1b4>
 800514a:	2005      	movs	r0, #5
 800514c:	e05c      	b.n	8005208 <USBPD_PRL_SendMessage+0x1b4>
 800514e:	f10c 0012 	add.w	r0, ip, #18
 8005152:	f89d 2010 	ldrb.w	r2, [sp, #16]
 8005156:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800515a:	f10c 0312 	add.w	r3, ip, #18
 800515e:	f362 0004 	bfi	r0, r2, #0, #5
 8005162:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 8005166:	ea4f 1bd2 	mov.w	fp, r2, lsr #7
 800516a:	f3c0 000e 	ubfx	r0, r0, #0, #15
 800516e:	ea40 30cb 	orr.w	r0, r0, fp, lsl #15
 8005172:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 8005176:	2000      	movs	r0, #0
 8005178:	7078      	strb	r0, [r7, #1]
 800517a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800517e:	0bd8      	lsrs	r0, r3, #15
 8005180:	d025      	beq.n	80051ce <USBPD_PRL_SendMessage+0x17a>
 8005182:	9802      	ldr	r0, [sp, #8]
 8005184:	7883      	ldrb	r3, [r0, #2]
 8005186:	78c7      	ldrb	r7, [r0, #3]
 8005188:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800518c:	81eb      	strh	r3, [r5, #14]
 800518e:	89e8      	ldrh	r0, [r5, #14]
 8005190:	f3c0 2080 	ubfx	r0, r0, #10, #1
 8005194:	b968      	cbnz	r0, 80051b2 <USBPD_PRL_SendMessage+0x15e>
 8005196:	89e8      	ldrh	r0, [r5, #14]
 8005198:	f3c0 20c3 	ubfx	r0, r0, #11, #4
 800519c:	bb08      	cbnz	r0, 80051e2 <USBPD_PRL_SendMessage+0x18e>
 800519e:	1f30      	subs	r0, r6, #4
 80051a0:	82a8      	strh	r0, [r5, #20]
 80051a2:	f3c0 0008 	ubfx	r0, r0, #0, #9
 80051a6:	89eb      	ldrh	r3, [r5, #14]
 80051a8:	f403 437e 	and.w	r3, r3, #65024	@ 0xfe00
 80051ac:	4318      	orrs	r0, r3
 80051ae:	81e8      	strh	r0, [r5, #14]
 80051b0:	e017      	b.n	80051e2 <USBPD_PRL_SendMessage+0x18e>
 80051b2:	2000      	movs	r0, #0
 80051b4:	f10c 0312 	add.w	r3, ip, #18
 80051b8:	82a8      	strh	r0, [r5, #20]
 80051ba:	2001      	movs	r0, #1
 80051bc:	f833 7011 	ldrh.w	r7, [r3, r1, lsl #1]
 80051c0:	f360 370e 	bfi	r7, r0, #12, #3
 80051c4:	f10c 0012 	add.w	r0, ip, #18
 80051c8:	f820 7011 	strh.w	r7, [r0, r1, lsl #1]
 80051cc:	e009      	b.n	80051e2 <USBPD_PRL_SendMessage+0x18e>
 80051ce:	1eb0      	subs	r0, r6, #2
 80051d0:	0880      	lsrs	r0, r0, #2
 80051d2:	f360 330e 	bfi	r3, r0, #12, #3
 80051d6:	f10c 0012 	add.w	r0, ip, #18
 80051da:	f820 3011 	strh.w	r3, [r0, r1, lsl #1]
 80051de:	2300      	movs	r3, #0
 80051e0:	82ab      	strh	r3, [r5, #20]
 80051e2:	2a0d      	cmp	r2, #13
 80051e4:	bf02      	ittt	eq
 80051e6:	f10c 0012 	addeq.w	r0, ip, #18
 80051ea:	f830 1011 	ldrheq.w	r1, [r0, r1, lsl #1]
 80051ee:	f411 4f70 	tsteq.w	r1, #61440	@ 0xf000
 80051f2:	d108      	bne.n	8005206 <USBPD_PRL_SendMessage+0x1b2>
 80051f4:	2000      	movs	r0, #0
 80051f6:	f88e 000b 	strb.w	r0, [lr, #11]
 80051fa:	220f      	movs	r2, #15
 80051fc:	2103      	movs	r1, #3
 80051fe:	f10c 0006 	add.w	r0, ip, #6
 8005202:	f000 fc20 	bl	8005a46 <__aeabi_memset>
 8005206:	2007      	movs	r0, #7
 8005208:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 800520c:	7148      	strb	r0, [r1, #5]
 800520e:	e145      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 8005210:	f102 0312 	add.w	r3, r2, #18
 8005214:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8005218:	0bc0      	lsrs	r0, r0, #15
 800521a:	d07c      	beq.n	8005316 <USBPD_PRL_SendMessage+0x2c2>
 800521c:	8b90      	ldrh	r0, [r2, #28]
 800521e:	f3c0 2080 	ubfx	r0, r0, #10, #1
 8005222:	2800      	cmp	r0, #0
 8005224:	d16c      	bne.n	8005300 <USBPD_PRL_SendMessage+0x2ac>
 8005226:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 800522a:	8c57      	ldrh	r7, [r2, #34]	@ 0x22
 800522c:	8b93      	ldrh	r3, [r2, #28]
 800522e:	2f1b      	cmp	r7, #27
 8005230:	d30f      	bcc.n	8005252 <USBPD_PRL_SendMessage+0x1fe>
 8005232:	0bd8      	lsrs	r0, r3, #15
 8005234:	d00d      	beq.n	8005252 <USBPD_PRL_SendMessage+0x1fe>
 8005236:	f102 0312 	add.w	r3, r2, #18
 800523a:	261e      	movs	r6, #30
 800523c:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8005240:	f440 40e0 	orr.w	r0, r0, #28672	@ 0x7000
 8005244:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 8005248:	8c50      	ldrh	r0, [r2, #34]	@ 0x22
 800524a:	f1a0 031a 	sub.w	r3, r0, #26
 800524e:	8453      	strh	r3, [r2, #34]	@ 0x22
 8005250:	e056      	b.n	8005300 <USBPD_PRL_SendMessage+0x2ac>
 8005252:	f3c3 20c3 	ubfx	r0, r3, #11, #4
 8005256:	b918      	cbnz	r0, 8005260 <USBPD_PRL_SendMessage+0x20c>
 8005258:	4618      	mov	r0, r3
 800525a:	f367 0008 	bfi	r0, r7, #0, #9
 800525e:	8390      	strh	r0, [r2, #28]
 8005260:	f648 70ff 	movw	r0, #36863	@ 0x8fff
 8005264:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 8005268:	f102 0312 	add.w	r3, r2, #18
 800526c:	f102 0712 	add.w	r7, r2, #18
 8005270:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8005274:	4003      	ands	r3, r0
 8005276:	f827 3011 	strh.w	r3, [r7, r1, lsl #1]
 800527a:	8b90      	ldrh	r0, [r2, #28]
 800527c:	0bc0      	lsrs	r0, r0, #15
 800527e:	d03b      	beq.n	80052f8 <USBPD_PRL_SendMessage+0x2a4>
 8005280:	8c50      	ldrh	r0, [r2, #34]	@ 0x22
 8005282:	1c80      	adds	r0, r0, #2
 8005284:	0880      	lsrs	r0, r0, #2
 8005286:	0307      	lsls	r7, r0, #12
 8005288:	f407 47e0 	and.w	r7, r7, #28672	@ 0x7000
 800528c:	f102 0012 	add.w	r0, r2, #18
 8005290:	433b      	orrs	r3, r7
 8005292:	f820 3011 	strh.w	r3, [r0, r1, lsl #1]
 8005296:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 8005298:	1c92      	adds	r2, r2, #2
 800529a:	f012 0203 	ands.w	r2, r2, #3
 800529e:	d021      	beq.n	80052e4 <USBPD_PRL_SendMessage+0x290>
 80052a0:	9802      	ldr	r0, [sp, #8]
 80052a2:	2300      	movs	r3, #0
 80052a4:	e005      	b.n	80052b2 <USBPD_PRL_SendMessage+0x25e>
 80052a6:	8c7f      	ldrh	r7, [r7, #34]	@ 0x22
 80052a8:	442f      	add	r7, r5
 80052aa:	4407      	add	r7, r0
 80052ac:	2500      	movs	r5, #0
 80052ae:	713d      	strb	r5, [r7, #4]
 80052b0:	1c5b      	adds	r3, r3, #1
 80052b2:	b2dd      	uxtb	r5, r3
 80052b4:	f1c2 0e04 	rsb	lr, r2, #4
 80052b8:	f85a 7028 	ldr.w	r7, [sl, r8, lsl #2]
 80052bc:	4575      	cmp	r5, lr
 80052be:	d3f2      	bcc.n	80052a6 <USBPD_PRL_SendMessage+0x252>
 80052c0:	9002      	str	r0, [sp, #8]
 80052c2:	f648 72ff 	movw	r2, #36863	@ 0x8fff
 80052c6:	f107 0012 	add.w	r0, r7, #18
 80052ca:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 80052ce:	4002      	ands	r2, r0
 80052d0:	0b00      	lsrs	r0, r0, #12
 80052d2:	1c40      	adds	r0, r0, #1
 80052d4:	0300      	lsls	r0, r0, #12
 80052d6:	f400 40e0 	and.w	r0, r0, #28672	@ 0x7000
 80052da:	4310      	orrs	r0, r2
 80052dc:	f107 0212 	add.w	r2, r7, #18
 80052e0:	f822 0011 	strh.w	r0, [r2, r1, lsl #1]
 80052e4:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 80052e8:	f100 0212 	add.w	r2, r0, #18
 80052ec:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
 80052f0:	f3c3 3602 	ubfx	r6, r3, #12, #3
 80052f4:	00b6      	lsls	r6, r6, #2
 80052f6:	1cb6      	adds	r6, r6, #2
 80052f8:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 80052fc:	2000      	movs	r0, #0
 80052fe:	8450      	strh	r0, [r2, #34]	@ 0x22
 8005300:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8005304:	8b82      	ldrh	r2, [r0, #28]
 8005306:	9802      	ldr	r0, [sp, #8]
 8005308:	7082      	strb	r2, [r0, #2]
 800530a:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 800530e:	8b90      	ldrh	r0, [r2, #28]
 8005310:	9a02      	ldr	r2, [sp, #8]
 8005312:	0a00      	lsrs	r0, r0, #8
 8005314:	70d0      	strb	r0, [r2, #3]
 8005316:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 800531a:	f8df 56a0 	ldr.w	r5, [pc, #1696]	@ 80059bc <.text_41>
 800531e:	f100 020b 	add.w	r2, r0, #11
 8005322:	3012      	adds	r0, #18
 8005324:	5c53      	ldrb	r3, [r2, r1]
 8005326:	f830 0011 	ldrh.w	r0, [r0, r1, lsl #1]
 800532a:	f85a 2028 	ldr.w	r2, [sl, r8, lsl #2]
 800532e:	f363 204b 	bfi	r0, r3, #9, #3
 8005332:	f102 0312 	add.w	r3, r2, #18
 8005336:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
 800533a:	9a02      	ldr	r2, [sp, #8]
 800533c:	7010      	strb	r0, [r2, #0]
 800533e:	2202      	movs	r2, #2
 8005340:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8005344:	f100 0312 	add.w	r3, r0, #18
 8005348:	9802      	ldr	r0, [sp, #8]
 800534a:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800534e:	0a09      	lsrs	r1, r1, #8
 8005350:	7041      	strb	r1, [r0, #1]
 8005352:	210a      	movs	r1, #10
 8005354:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8005358:	81c6      	strh	r6, [r0, #14]
 800535a:	7141      	strb	r1, [r0, #5]
 800535c:	7402      	strb	r2, [r0, #16]
 800535e:	b2b0      	uxth	r0, r6
 8005360:	9000      	str	r0, [sp, #0]
 8005362:	f000 f8a5 	bl	80054b0 <.text_21>
 8005366:	f89d 0005 	ldrb.w	r0, [sp, #5]
 800536a:	f242 7110 	movw	r1, #10000	@ 0x2710
 800536e:	f00c fe99 	bl	80120a4 <USBPD_TIM_Start>
 8005372:	f000 f897 	bl	80054a4 <.text_20>
 8005376:	b2b3      	uxth	r3, r6
 8005378:	f00b fb69 	bl	8010a4e <USBPD_PHY_SendMessage>
 800537c:	e08e      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 800537e:	f3ef 8710 	mrs	r7, PRIMASK
 8005382:	b672      	cpsid	i
 8005384:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8005388:	7941      	ldrb	r1, [r0, #5]
 800538a:	290a      	cmp	r1, #10
 800538c:	d109      	bne.n	80053a2 <USBPD_PRL_SendMessage+0x34e>
 800538e:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8005392:	f00c ff03 	bl	801219c <USBPD_TIM_IsExpired>
 8005396:	2801      	cmp	r0, #1
 8005398:	d103      	bne.n	80053a2 <USBPD_PRL_SendMessage+0x34e>
 800539a:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 800539e:	200d      	movs	r0, #13
 80053a0:	7148      	strb	r0, [r1, #5]
 80053a2:	f387 8810 	msr	PRIMASK, r7
 80053a6:	e079      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 80053a8:	89a8      	ldrh	r0, [r5, #12]
 80053aa:	f89e 100b 	ldrb.w	r1, [lr, #11]
 80053ae:	0a43      	lsrs	r3, r0, #9
 80053b0:	f003 0307 	and.w	r3, r3, #7
 80053b4:	4299      	cmp	r1, r3
 80053b6:	bf04      	itt	eq
 80053b8:	f000 001f 	andeq.w	r0, r0, #31
 80053bc:	2801      	cmpeq	r0, #1
 80053be:	d109      	bne.n	80053d4 <USBPD_PRL_SendMessage+0x380>
 80053c0:	1c49      	adds	r1, r1, #1
 80053c2:	f001 0107 	and.w	r1, r1, #7
 80053c6:	f88e 100b 	strb.w	r1, [lr, #11]
 80053ca:	2000      	movs	r0, #0
 80053cc:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 80053d0:	7148      	strb	r0, [r1, #5]
 80053d2:	e016      	b.n	8005402 <USBPD_PRL_SendMessage+0x3ae>
 80053d4:	200d      	movs	r0, #13
 80053d6:	7150      	strb	r0, [r2, #5]
 80053d8:	e060      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 80053da:	f89e 000b 	ldrb.w	r0, [lr, #11]
 80053de:	1c40      	adds	r0, r0, #1
 80053e0:	f000 0007 	and.w	r0, r0, #7
 80053e4:	f88e 000b 	strb.w	r0, [lr, #11]
 80053e8:	2000      	movs	r0, #0
 80053ea:	f85a 1028 	ldr.w	r1, [sl, r8, lsl #2]
 80053ee:	7148      	strb	r0, [r1, #5]
 80053f0:	f248 71ff 	movw	r1, #34815	@ 0x87ff
 80053f4:	89ea      	ldrh	r2, [r5, #14]
 80053f6:	400a      	ands	r2, r1
 80053f8:	81ea      	strh	r2, [r5, #14]
 80053fa:	f64f 30ff 	movw	r0, #64511	@ 0xfbff
 80053fe:	4002      	ands	r2, r0
 8005400:	81ea      	strh	r2, [r5, #14]
 8005402:	2405      	movs	r4, #5
 8005404:	e04a      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 8005406:	7878      	ldrb	r0, [r7, #1]
 8005408:	1c40      	adds	r0, r0, #1
 800540a:	7078      	strb	r0, [r7, #1]
 800540c:	f10c 0312 	add.w	r3, ip, #18
 8005410:	f10c 0012 	add.w	r0, ip, #18
 8005414:	f830 2011 	ldrh.w	r2, [r0, r1, lsl #1]
 8005418:	f3c2 1081 	ubfx	r0, r2, #6, #2
 800541c:	2801      	cmp	r0, #1
 800541e:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8005422:	bf0c      	ite	eq
 8005424:	2203      	moveq	r2, #3
 8005426:	2202      	movne	r2, #2
 8005428:	0bc0      	lsrs	r0, r0, #15
 800542a:	d006      	beq.n	800543a <USBPD_PRL_SendMessage+0x3e6>
 800542c:	89e9      	ldrh	r1, [r5, #14]
 800542e:	0bc8      	lsrs	r0, r1, #15
 8005430:	d103      	bne.n	800543a <USBPD_PRL_SendMessage+0x3e6>
 8005432:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005436:	291b      	cmp	r1, #27
 8005438:	d207      	bcs.n	800544a <USBPD_PRL_SendMessage+0x3f6>
 800543a:	7878      	ldrb	r0, [r7, #1]
 800543c:	4282      	cmp	r2, r0
 800543e:	d304      	bcc.n	800544a <USBPD_PRL_SendMessage+0x3f6>
 8005440:	2110      	movs	r1, #16
 8005442:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 8005446:	7141      	strb	r1, [r0, #5]
 8005448:	e028      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 800544a:	f85a 0028 	ldr.w	r0, [sl, r8, lsl #2]
 800544e:	2100      	movs	r1, #0
 8005450:	7141      	strb	r1, [r0, #5]
 8005452:	2407      	movs	r4, #7
 8005454:	f89e 100b 	ldrb.w	r1, [lr, #11]
 8005458:	1c49      	adds	r1, r1, #1
 800545a:	f001 0107 	and.w	r1, r1, #7
 800545e:	f88e 100b 	strb.w	r1, [lr, #11]
 8005462:	e01b      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 8005464:	200a      	movs	r0, #10
 8005466:	7150      	strb	r0, [r2, #5]
 8005468:	2102      	movs	r1, #2
 800546a:	70a9      	strb	r1, [r5, #2]
 800546c:	f242 7110 	movw	r1, #10000	@ 0x2710
 8005470:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8005474:	f00c fe16 	bl	80120a4 <USBPD_TIM_Start>
 8005478:	882b      	ldrh	r3, [r5, #0]
 800547a:	f000 f813 	bl	80054a4 <.text_20>
 800547e:	f8df 553c 	ldr.w	r5, [pc, #1340]	@ 80059bc <.text_41>
 8005482:	f00b fae4 	bl	8010a4e <USBPD_PHY_SendMessage>
 8005486:	9600      	str	r6, [sp, #0]
 8005488:	f000 f812 	bl	80054b0 <.text_21>
 800548c:	e006      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 800548e:	2000      	movs	r0, #0
 8005490:	7150      	strb	r0, [r2, #5]
 8005492:	2406      	movs	r4, #6
 8005494:	e002      	b.n	800549c <USBPD_PRL_SendMessage+0x448>
 8005496:	2000      	movs	r0, #0
 8005498:	7150      	strb	r0, [r2, #5]
 800549a:	2410      	movs	r4, #16
 800549c:	4620      	mov	r0, r4
 800549e:	b006      	add	sp, #24
 80054a0:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}

080054a4 <.text_20>:
 80054a4:	9a02      	ldr	r2, [sp, #8]
 80054a6:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80054aa:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80054ae:	4770      	bx	lr

080054b0 <.text_21>:
 80054b0:	9b02      	ldr	r3, [sp, #8]
 80054b2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80054b6:	f89d 100c 	ldrb.w	r1, [sp, #12]
 80054ba:	f8d5 a000 	ldr.w	sl, [r5]
 80054be:	2002      	movs	r0, #2

080054c0 <__iar_annotation$$tailcall>:
 80054c0:	4750      	bx	sl

080054c2 <USBPD_PRL_ResetRequestProcess>:
 80054c2:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 80054c6:	4605      	mov	r5, r0
 80054c8:	f8df 84ec 	ldr.w	r8, [pc, #1260]	@ 80059b8 <.text_40>
 80054cc:	462f      	mov	r7, r5
 80054ce:	f858 4027 	ldr.w	r4, [r8, r7, lsl #2]
 80054d2:	2000      	movs	r0, #0
 80054d4:	70e0      	strb	r0, [r4, #3]
 80054d6:	72e0      	strb	r0, [r4, #11]
 80054d8:	7320      	strb	r0, [r4, #12]
 80054da:	7360      	strb	r0, [r4, #13]
 80054dc:	460e      	mov	r6, r1
 80054de:	f000 f9ee 	bl	80058be <.text_34>
 80054e2:	f858 0027 	ldr.w	r0, [r8, r7, lsl #2]
 80054e6:	f8df 74d4 	ldr.w	r7, [pc, #1236]	@ 80059bc <.text_41>
 80054ea:	2200      	movs	r2, #0
 80054ec:	7142      	strb	r2, [r0, #5]
 80054ee:	9200      	str	r2, [sp, #0]
 80054f0:	2300      	movs	r3, #0
 80054f2:	f8d7 c000 	ldr.w	ip, [r7]
 80054f6:	4632      	mov	r2, r6
 80054f8:	4629      	mov	r1, r5
 80054fa:	2002      	movs	r0, #2
 80054fc:	47e0      	blx	ip
 80054fe:	4628      	mov	r0, r5
 8005500:	f000 f83c 	bl	800557c <PRL_DisableRX>
 8005504:	4631      	mov	r1, r6
 8005506:	4628      	mov	r0, r5
 8005508:	f00b fa8e 	bl	8010a28 <USBPD_PHY_ResetRequest>
 800550c:	2005      	movs	r0, #5
 800550e:	7120      	strb	r0, [r4, #4]
 8005510:	78e0      	ldrb	r0, [r4, #3]
 8005512:	2801      	cmp	r0, #1
 8005514:	bf1c      	itt	ne
 8005516:	7920      	ldrbne	r0, [r4, #4]
 8005518:	2800      	cmpne	r0, #0
 800551a:	d1f9      	bne.n	8005510 <USBPD_PRL_ResetRequestProcess+0x4e>
 800551c:	e8bd 81f3 	ldmia.w	sp!, {r0, r1, r4, r5, r6, r7, r8, pc}

08005520 <USBDPD_PRL_BistCarrierEyeMode>:
 8005520:	2905      	cmp	r1, #5
 8005522:	bf08      	it	eq
 8005524:	f00b baa9 	beq.w	8010a7a <USBPD_PHY_Send_BIST_Pattern>
 8005528:	2010      	movs	r0, #16
 800552a:	4770      	bx	lr

0800552c <USBDPD_PRL_BistCarrierEyeModeExit>:
 800552c:	2905      	cmp	r1, #5
 800552e:	bf04      	itt	eq
 8005530:	2107      	moveq	r1, #7
 8005532:	f00b bab0 	beq.w	8010a96 <USBPD_PHY_ExitTransmit>
 8005536:	2010      	movs	r0, #16
 8005538:	4770      	bx	lr

0800553a <USBPD_PRL_Reset>:
 800553a:	b538      	push	{r3, r4, r5, lr}
 800553c:	4604      	mov	r4, r0
 800553e:	f8df 0478 	ldr.w	r0, [pc, #1144]	@ 80059b8 <.text_40>
 8005542:	4621      	mov	r1, r4
 8005544:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 8005548:	2200      	movs	r2, #0
 800554a:	716a      	strb	r2, [r5, #5]
 800554c:	702a      	strb	r2, [r5, #0]
 800554e:	712a      	strb	r2, [r5, #4]
 8005550:	72ea      	strb	r2, [r5, #11]
 8005552:	732a      	strb	r2, [r5, #12]
 8005554:	736a      	strb	r2, [r5, #13]
 8005556:	2103      	movs	r1, #3
 8005558:	220f      	movs	r2, #15
 800555a:	1da8      	adds	r0, r5, #6
 800555c:	f000 fa73 	bl	8005a46 <__aeabi_memset>
 8005560:	2200      	movs	r2, #0
 8005562:	f885 2025 	strb.w	r2, [r5, #37]	@ 0x25
 8005566:	4620      	mov	r0, r4
 8005568:	f00b fa53 	bl	8010a12 <USBPD_PHY_Reset>
 800556c:	4620      	mov	r0, r4
 800556e:	e8bd 4032 	ldmia.w	sp!, {r1, r4, r5, lr}
 8005572:	f00b baee 	b.w	8010b52 <USBPD_PHY_EnableRX>

08005576 <USBPD_PRL_Stop>:
 8005576:	f00b baf9 	b.w	8010b6c <USBPD_PHY_DisableRX>

0800557a <USBPD_PRL_DeInit>:
 800557a:	4770      	bx	lr

0800557c <PRL_DisableRX>:
 800557c:	f00b baf6 	b.w	8010b6c <USBPD_PHY_DisableRX>

08005580 <PRL_Received>:
 8005580:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005584:	4682      	mov	sl, r0
 8005586:	f8df 9430 	ldr.w	r9, [pc, #1072]	@ 80059b8 <.text_40>
 800558a:	b084      	sub	sp, #16
 800558c:	4655      	mov	r5, sl
 800558e:	f859 4025 	ldr.w	r4, [r9, r5, lsl #2]
 8005592:	f8df b428 	ldr.w	fp, [pc, #1064]	@ 80059bc <.text_41>
 8005596:	4688      	mov	r8, r1
 8005598:	f00b fa2f 	bl	80109fa <USBPD_PHY_GetMinGOODCRCTimerValue>
 800559c:	4601      	mov	r1, r0
 800559e:	ea4f 004a 	mov.w	r0, sl, lsl #1
 80055a2:	b2c0      	uxtb	r0, r0
 80055a4:	f00c fd7e 	bl	80120a4 <USBPD_TIM_Start>
 80055a8:	f104 0628 	add.w	r6, r4, #40	@ 0x28
 80055ac:	7a30      	ldrb	r0, [r6, #8]
 80055ae:	7a71      	ldrb	r1, [r6, #9]
 80055b0:	eb00 2701 	add.w	r7, r0, r1, lsl #8
 80055b4:	f24f 001f 	movw	r0, #61471	@ 0xf01f
 80055b8:	4038      	ands	r0, r7
 80055ba:	2801      	cmp	r0, #1
 80055bc:	d113      	bne.n	80055e6 <PRL_Received+0x66>
 80055be:	0069      	lsls	r1, r5, #1
 80055c0:	1c49      	adds	r1, r1, #1
 80055c2:	b2c8      	uxtb	r0, r1
 80055c4:	f00c fdea 	bl	801219c <USBPD_TIM_IsExpired>
 80055c8:	2801      	cmp	r0, #1
 80055ca:	d040      	beq.n	800564e <PRL_Received+0xce>
 80055cc:	f859 1025 	ldr.w	r1, [r9, r5, lsl #2]
 80055d0:	200b      	movs	r0, #11
 80055d2:	7148      	strb	r0, [r1, #5]
 80055d4:	8367      	strh	r7, [r4, #26]
 80055d6:	f000 f96c 	bl	80058b2 <.text_33>
 80055da:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 80055de:	4642      	mov	r2, r8
 80055e0:	4651      	mov	r1, sl
 80055e2:	2001      	movs	r0, #1
 80055e4:	e14d      	b.n	8005882 <PRL_Received+0x302>
 80055e6:	f20f 405c 	addw	r0, pc, #1116	@ 0x45c
 80055ea:	8805      	ldrh	r5, [r0, #0]
 80055ec:	f24f 001f 	movw	r0, #61471	@ 0xf01f
 80055f0:	2101      	movs	r1, #1
 80055f2:	4038      	ands	r0, r7
 80055f4:	72a1      	strb	r1, [r4, #10]
 80055f6:	eb04 0208 	add.w	r2, r4, r8
 80055fa:	280d      	cmp	r0, #13
 80055fc:	9202      	str	r2, [sp, #8]
 80055fe:	d103      	bne.n	8005608 <PRL_Received+0x88>
 8005600:	2100      	movs	r1, #0
 8005602:	72d1      	strb	r1, [r2, #11]
 8005604:	f000 f95b 	bl	80058be <.text_34>
 8005608:	ea5f 0008 	movs.w	r0, r8
 800560c:	d10c      	bne.n	8005628 <PRL_Received+0xa8>
 800560e:	8a60      	ldrh	r0, [r4, #18]
 8005610:	f3c0 1140 	ubfx	r1, r0, #5, #1
 8005614:	f3c0 2200 	ubfx	r2, r0, #8, #1
 8005618:	f64f 60df 	movw	r0, #65247	@ 0xfedf
 800561c:	4005      	ands	r5, r0
 800561e:	ea45 1541 	orr.w	r5, r5, r1, lsl #5
 8005622:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
 8005626:	e002      	b.n	800562e <PRL_Received+0xae>
 8005628:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 800562c:	4015      	ands	r5, r2
 800562e:	f24f 113f 	movw	r1, #61759	@ 0xf13f
 8005632:	400d      	ands	r5, r1
 8005634:	f407 6060 	and.w	r0, r7, #3584	@ 0xe00
 8005638:	4305      	orrs	r5, r0
 800563a:	f045 0540 	orr.w	r5, r5, #64	@ 0x40
 800563e:	7625      	strb	r5, [r4, #24]
 8005640:	4641      	mov	r1, r8
 8005642:	0a2d      	lsrs	r5, r5, #8
 8005644:	7665      	strb	r5, [r4, #25]
 8005646:	4650      	mov	r0, sl
 8005648:	f7fb fb2b 	bl	8000ca2 <PE_PRL_PostReceiveEvent>
 800564c:	2800      	cmp	r0, #0
 800564e:	f000 811b 	beq.w	8005888 <PRL_Received+0x308>
 8005652:	2001      	movs	r0, #1
 8005654:	7420      	strb	r0, [r4, #16]
 8005656:	ea4f 004a 	mov.w	r0, sl, lsl #1
 800565a:	b2c0      	uxtb	r0, r0
 800565c:	f00c fd9e 	bl	801219c <USBPD_TIM_IsExpired>
 8005660:	2800      	cmp	r0, #0
 8005662:	d0f8      	beq.n	8005656 <PRL_Received+0xd6>
 8005664:	2302      	movs	r3, #2
 8005666:	f104 0218 	add.w	r2, r4, #24
 800566a:	4641      	mov	r1, r8
 800566c:	4650      	mov	r0, sl
 800566e:	f00b f9ee 	bl	8010a4e <USBPD_PHY_SendMessage>
 8005672:	9003      	str	r0, [sp, #12]
 8005674:	f884 8009 	strb.w	r8, [r4, #9]
 8005678:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800567c:	4650      	mov	r0, sl
 800567e:	f7fb fb46 	bl	8000d0e <PE_PRL_PostReceiveEventCopy>
 8005682:	7ab0      	ldrb	r0, [r6, #10]
 8005684:	7af1      	ldrb	r1, [r6, #11]
 8005686:	eb00 2201 	add.w	r2, r0, r1, lsl #8
 800568a:	f8ad 2004 	strh.w	r2, [sp, #4]
 800568e:	0438      	lsls	r0, r7, #16
 8005690:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8005694:	f8bd 5004 	ldrh.w	r5, [sp, #4]
 8005698:	0bc9      	lsrs	r1, r1, #15
 800569a:	0fc0      	lsrs	r0, r0, #31
 800569c:	f3c5 0508 	ubfx	r5, r5, #0, #9
 80056a0:	f8ad 1006 	strh.w	r1, [sp, #6]
 80056a4:	d004      	beq.n	80056b0 <PRL_Received+0x130>
 80056a6:	0008      	movs	r0, r1
 80056a8:	d102      	bne.n	80056b0 <PRL_Received+0x130>
 80056aa:	1d29      	adds	r1, r5, #4
 80056ac:	9100      	str	r1, [sp, #0]
 80056ae:	e019      	b.n	80056e4 <PRL_Received+0x164>
 80056b0:	7821      	ldrb	r1, [r4, #0]
 80056b2:	b9a9      	cbnz	r1, 80056e0 <PRL_Received+0x160>
 80056b4:	f3c7 3002 	ubfx	r0, r7, #12, #3
 80056b8:	b190      	cbz	r0, 80056e0 <PRL_Received+0x160>
 80056ba:	f007 001f 	and.w	r0, r7, #31
 80056be:	2803      	cmp	r0, #3
 80056c0:	d10e      	bne.n	80056e0 <PRL_Received+0x160>
 80056c2:	7ab0      	ldrb	r0, [r6, #10]
 80056c4:	7af1      	ldrb	r1, [r6, #11]
 80056c6:	eb00 2201 	add.w	r2, r0, r1, lsl #8
 80056ca:	7b30      	ldrb	r0, [r6, #12]
 80056cc:	7b71      	ldrb	r1, [r6, #13]
 80056ce:	eb02 4200 	add.w	r2, r2, r0, lsl #16
 80056d2:	eb02 6201 	add.w	r2, r2, r1, lsl #24
 80056d6:	0f12      	lsrs	r2, r2, #28
 80056d8:	2a08      	cmp	r2, #8
 80056da:	bf04      	itt	eq
 80056dc:	2001      	moveq	r0, #1
 80056de:	7020      	strbeq	r0, [r4, #0]
 80056e0:	f000 f8e7 	bl	80058b2 <.text_33>
 80056e4:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 80056e8:	f8db c000 	ldr.w	ip, [fp]
 80056ec:	4642      	mov	r2, r8
 80056ee:	4651      	mov	r1, sl
 80056f0:	2001      	movs	r0, #1
 80056f2:	47e0      	blx	ip
 80056f4:	9803      	ldr	r0, [sp, #12]
 80056f6:	b948      	cbnz	r0, 800570c <PRL_Received+0x18c>
 80056f8:	2102      	movs	r1, #2
 80056fa:	9100      	str	r1, [sp, #0]
 80056fc:	f104 0318 	add.w	r3, r4, #24
 8005700:	f8db c000 	ldr.w	ip, [fp]
 8005704:	4642      	mov	r2, r8
 8005706:	4651      	mov	r1, sl
 8005708:	2002      	movs	r0, #2
 800570a:	47e0      	blx	ip
 800570c:	9802      	ldr	r0, [sp, #8]
 800570e:	7981      	ldrb	r1, [r0, #6]
 8005710:	f3c7 2042 	ubfx	r0, r7, #9, #3
 8005714:	4281      	cmp	r1, r0
 8005716:	bf04      	itt	eq
 8005718:	9803      	ldreq	r0, [sp, #12]
 800571a:	2800      	cmpeq	r0, #0
 800571c:	f000 80a2 	beq.w	8005864 <PRL_Received+0x2e4>
 8005720:	0439      	lsls	r1, r7, #16
 8005722:	9a02      	ldr	r2, [sp, #8]
 8005724:	0e49      	lsrs	r1, r1, #25
 8005726:	f001 0107 	and.w	r1, r1, #7
 800572a:	7191      	strb	r1, [r2, #6]
 800572c:	0438      	lsls	r0, r7, #16
 800572e:	8427      	strh	r7, [r4, #32]
 8005730:	0fc0      	lsrs	r0, r0, #31
 8005732:	bf1c      	itt	ne
 8005734:	f8bd 0006 	ldrhne.w	r0, [sp, #6]
 8005738:	2800      	cmpne	r0, #0
 800573a:	d06e      	beq.n	800581a <PRL_Received+0x29a>
 800573c:	f8bd 0004 	ldrh.w	r0, [sp, #4]
 8005740:	83e0      	strh	r0, [r4, #30]
 8005742:	201a      	movs	r0, #26
 8005744:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8005748:	f411 4ff8 	tst.w	r1, #31744	@ 0x7c00
 800574c:	d13c      	bne.n	80057c8 <PRL_Received+0x248>
 800574e:	f3c7 3102 	ubfx	r1, r7, #12, #3
 8005752:	2907      	cmp	r1, #7
 8005754:	d301      	bcc.n	800575a <PRL_Received+0x1da>
 8005756:	2d1a      	cmp	r5, #26
 8005758:	d820      	bhi.n	800579c <PRL_Received+0x21c>
 800575a:	2100      	movs	r1, #0
 800575c:	3434      	adds	r4, #52	@ 0x34
 800575e:	e00c      	b.n	800577a <PRL_Received+0x1fa>
 8005760:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8005764:	6832      	ldr	r2, [r6, #0]
 8005766:	f814 e001 	ldrb.w	lr, [r4, r1]
 800576a:	f3c3 23c3 	ubfx	r3, r3, #11, #4
 800576e:	fb10 1303 	smlabb	r3, r0, r3, r1
 8005772:	1c49      	adds	r1, r1, #1
 8005774:	f802 e003 	strb.w	lr, [r2, r3]
 8005778:	b289      	uxth	r1, r1
 800577a:	f000 f894 	bl	80058a6 <.text_32>
 800577e:	d3ef      	bcc.n	8005760 <PRL_Received+0x1e0>
 8005780:	f3c7 3002 	ubfx	r0, r7, #12, #3
 8005784:	0080      	lsls	r0, r0, #2
 8005786:	1e80      	subs	r0, r0, #2
 8005788:	42a8      	cmp	r0, r5
 800578a:	d204      	bcs.n	8005796 <PRL_Received+0x216>
 800578c:	f3c7 3002 	ubfx	r0, r7, #12, #3
 8005790:	0080      	lsls	r0, r0, #2
 8005792:	1e80      	subs	r0, r0, #2
 8005794:	e00f      	b.n	80057b6 <PRL_Received+0x236>
 8005796:	6870      	ldr	r0, [r6, #4]
 8005798:	8005      	strh	r5, [r0, #0]
 800579a:	e00e      	b.n	80057ba <PRL_Received+0x23a>
 800579c:	2101      	movs	r1, #1
 800579e:	f884 1025 	strb.w	r1, [r4, #37]	@ 0x25
 80057a2:	2000      	movs	r0, #0
 80057a4:	f104 0134 	add.w	r1, r4, #52	@ 0x34
 80057a8:	6833      	ldr	r3, [r6, #0]
 80057aa:	5c0a      	ldrb	r2, [r1, r0]
 80057ac:	541a      	strb	r2, [r3, r0]
 80057ae:	1c40      	adds	r0, r0, #1
 80057b0:	281a      	cmp	r0, #26
 80057b2:	d3f9      	bcc.n	80057a8 <PRL_Received+0x228>
 80057b4:	201a      	movs	r0, #26
 80057b6:	6871      	ldr	r1, [r6, #4]
 80057b8:	8008      	strh	r0, [r1, #0]
 80057ba:	4641      	mov	r1, r8
 80057bc:	4650      	mov	r0, sl
 80057be:	b005      	add	sp, #20
 80057c0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057c4:	f7fb ba6d 	b.w	8000ca2 <PE_PRL_PostReceiveEvent>
 80057c8:	6871      	ldr	r1, [r6, #4]
 80057ca:	8809      	ldrh	r1, [r1, #0]
 80057cc:	f240 1205 	movw	r2, #261	@ 0x105
 80057d0:	f101 031a 	add.w	r3, r1, #26
 80057d4:	4293      	cmp	r3, r2
 80057d6:	bf3f      	itttt	cc
 80057d8:	f3c7 3302 	ubfxcc	r3, r7, #12, #3
 80057dc:	eb01 0183 	addcc.w	r1, r1, r3, lsl #2
 80057e0:	1e89      	subcc	r1, r1, #2
 80057e2:	42a9      	cmpcc	r1, r5
 80057e4:	d21a      	bcs.n	800581c <PRL_Received+0x29c>
 80057e6:	2101      	movs	r1, #1
 80057e8:	f884 1025 	strb.w	r1, [r4, #37]	@ 0x25
 80057ec:	3434      	adds	r4, #52	@ 0x34
 80057ee:	2100      	movs	r1, #0
 80057f0:	e007      	b.n	8005802 <PRL_Received+0x282>
 80057f2:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80057f6:	6832      	ldr	r2, [r6, #0]
 80057f8:	5c65      	ldrb	r5, [r4, r1]
 80057fa:	f000 f848 	bl	800588e <.text_30>
 80057fe:	54d5      	strb	r5, [r2, r3]
 8005800:	b289      	uxth	r1, r1
 8005802:	f000 f850 	bl	80058a6 <.text_32>
 8005806:	d3f4      	bcc.n	80057f2 <PRL_Received+0x272>
 8005808:	6871      	ldr	r1, [r6, #4]
 800580a:	880a      	ldrh	r2, [r1, #0]
 800580c:	043f      	lsls	r7, r7, #16
 800580e:	0ebf      	lsrs	r7, r7, #26
 8005810:	f007 071c 	and.w	r7, r7, #28
 8005814:	1eb8      	subs	r0, r7, #2
 8005816:	1882      	adds	r2, r0, r2
 8005818:	800a      	strh	r2, [r1, #0]
 800581a:	e035      	b.n	8005888 <PRL_Received+0x308>
 800581c:	6871      	ldr	r1, [r6, #4]
 800581e:	880b      	ldrh	r3, [r1, #0]
 8005820:	f000 f83b 	bl	800589a <.text_31>
 8005824:	4291      	cmp	r1, r2
 8005826:	d219      	bcs.n	800585c <PRL_Received+0x2dc>
 8005828:	f000 f837 	bl	800589a <.text_31>
 800582c:	42a9      	cmp	r1, r5
 800582e:	d315      	bcc.n	800585c <PRL_Received+0x2dc>
 8005830:	2201      	movs	r2, #1
 8005832:	f884 2025 	strb.w	r2, [r4, #37]	@ 0x25
 8005836:	2100      	movs	r1, #0
 8005838:	3434      	adds	r4, #52	@ 0x34
 800583a:	e009      	b.n	8005850 <PRL_Received+0x2d0>
 800583c:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8005840:	6832      	ldr	r2, [r6, #0]
 8005842:	f814 a001 	ldrb.w	sl, [r4, r1]
 8005846:	f000 f822 	bl	800588e <.text_30>
 800584a:	f802 a003 	strb.w	sl, [r2, r3]
 800584e:	b289      	uxth	r1, r1
 8005850:	f000 f829 	bl	80058a6 <.text_32>
 8005854:	d3f2      	bcc.n	800583c <PRL_Received+0x2bc>
 8005856:	6870      	ldr	r0, [r6, #4]
 8005858:	8005      	strh	r5, [r0, #0]
 800585a:	e015      	b.n	8005888 <PRL_Received+0x308>
 800585c:	2100      	movs	r1, #0
 800585e:	f884 1025 	strb.w	r1, [r4, #37]	@ 0x25
 8005862:	e011      	b.n	8005888 <PRL_Received+0x308>
 8005864:	20ff      	movs	r0, #255	@ 0xff
 8005866:	7260      	strb	r0, [r4, #9]
 8005868:	2100      	movs	r1, #0
 800586a:	7421      	strb	r1, [r4, #16]
 800586c:	4650      	mov	r0, sl
 800586e:	f7fb fa38 	bl	8000ce2 <PE_PRL_PostReceiveEventError>
 8005872:	2000      	movs	r0, #0
 8005874:	72a0      	strb	r0, [r4, #10]
 8005876:	2117      	movs	r1, #23
 8005878:	9100      	str	r1, [sp, #0]
 800587a:	2200      	movs	r2, #0
 800587c:	a365      	add	r3, pc, #404	@ (adr r3, 8005a14 <.text_43>)
 800587e:	4651      	mov	r1, sl
 8005880:	2006      	movs	r0, #6
 8005882:	f8db 4000 	ldr.w	r4, [fp]
 8005886:	47a0      	blx	r4
 8005888:	b005      	add	sp, #20
 800588a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800588e <.text_30>:
 800588e:	f3c3 23c3 	ubfx	r3, r3, #11, #4
 8005892:	fb10 1303 	smlabb	r3, r0, r3, r1
 8005896:	1c49      	adds	r1, r1, #1
 8005898:	4770      	bx	lr

0800589a <.text_31>:
 800589a:	f3c7 3102 	ubfx	r1, r7, #12, #3
 800589e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80058a2:	1e89      	subs	r1, r1, #2
 80058a4:	4770      	bx	lr

080058a6 <.text_32>:
 80058a6:	f3c7 3202 	ubfx	r2, r7, #12, #3
 80058aa:	0092      	lsls	r2, r2, #2
 80058ac:	1e92      	subs	r2, r2, #2
 80058ae:	4291      	cmp	r1, r2
 80058b0:	4770      	bx	lr

080058b2 <.text_33>:
 80058b2:	f3c7 3002 	ubfx	r0, r7, #12, #3
 80058b6:	0080      	lsls	r0, r0, #2
 80058b8:	1c80      	adds	r0, r0, #2
 80058ba:	9000      	str	r0, [sp, #0]
 80058bc:	4770      	bx	lr

080058be <.text_34>:
 80058be:	220f      	movs	r2, #15
 80058c0:	2103      	movs	r1, #3
 80058c2:	1da0      	adds	r0, r4, #6
 80058c4:	f000 b8bf 	b.w	8005a46 <__aeabi_memset>

080058c8 <PRL_ResetIndicate>:
 80058c8:	e92d 41fc 	stmdb	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 80058cc:	460d      	mov	r5, r1
 80058ce:	2d05      	cmp	r5, #5
 80058d0:	4680      	mov	r8, r0
 80058d2:	d116      	bne.n	8005902 <PRL_ResetIndicate+0x3a>
 80058d4:	4f38      	ldr	r7, [pc, #224]	@ (80059b8 <.text_40>)
 80058d6:	4646      	mov	r6, r8
 80058d8:	f857 4026 	ldr.w	r4, [r7, r6, lsl #2]
 80058dc:	2000      	movs	r0, #0
 80058de:	2100      	movs	r1, #0
 80058e0:	b2c2      	uxtb	r2, r0
 80058e2:	1c40      	adds	r0, r0, #1
 80058e4:	18a2      	adds	r2, r4, r2
 80058e6:	b2c3      	uxtb	r3, r0
 80058e8:	2b03      	cmp	r3, #3
 80058ea:	72d1      	strb	r1, [r2, #11]
 80058ec:	d3f8      	bcc.n	80058e0 <PRL_ResetIndicate+0x18>
 80058ee:	f7ff ffe6 	bl	80058be <.text_34>
 80058f2:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
 80058f6:	2200      	movs	r2, #0
 80058f8:	7142      	strb	r2, [r0, #5]
 80058fa:	7022      	strb	r2, [r4, #0]
 80058fc:	4640      	mov	r0, r8
 80058fe:	f7ff fe3d 	bl	800557c <PRL_DisableRX>
 8005902:	2000      	movs	r0, #0
 8005904:	4e2d      	ldr	r6, [pc, #180]	@ (80059bc <.text_41>)
 8005906:	6837      	ldr	r7, [r6, #0]
 8005908:	9000      	str	r0, [sp, #0]
 800590a:	2300      	movs	r3, #0
 800590c:	462a      	mov	r2, r5
 800590e:	4641      	mov	r1, r8
 8005910:	2001      	movs	r0, #1
 8005912:	47b8      	blx	r7
 8005914:	4629      	mov	r1, r5
 8005916:	4640      	mov	r0, r8
 8005918:	e8bd 41fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, lr}
 800591c:	f7fb b8c3 	b.w	8000aa6 <PE_PRL_ResetReceived>

08005920 <PRL_ResetCompleted>:
 8005920:	4a25      	ldr	r2, [pc, #148]	@ (80059b8 <.text_40>)
 8005922:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8005926:	2101      	movs	r1, #1
 8005928:	70c1      	strb	r1, [r0, #3]
 800592a:	4770      	bx	lr

0800592c <PRL_BistCompleted>:
 800592c:	f7fb b8e0 	b.w	8000af0 <PE_PRL_BistCompleted>

08005930 <PRL_TxCompleted>:
 8005930:	b538      	push	{r3, r4, r5, lr}
 8005932:	4a21      	ldr	r2, [pc, #132]	@ (80059b8 <.text_40>)
 8005934:	4604      	mov	r4, r0
 8005936:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 800593a:	7c2a      	ldrb	r2, [r5, #16]
 800593c:	2a01      	cmp	r2, #1
 800593e:	d002      	beq.n	8005946 <PRL_TxCompleted+0x16>
 8005940:	2a02      	cmp	r2, #2
 8005942:	d009      	beq.n	8005958 <PRL_TxCompleted+0x28>
 8005944:	e010      	b.n	8005968 <PRL_TxCompleted+0x38>
 8005946:	b911      	cbnz	r1, 800594e <PRL_TxCompleted+0x1e>
 8005948:	f7fb f9fe 	bl	8000d48 <PE_PRL_PostReceiveEventComplete>
 800594c:	e001      	b.n	8005952 <PRL_TxCompleted+0x22>
 800594e:	f7fb f9c8 	bl	8000ce2 <PE_PRL_PostReceiveEventError>
 8005952:	2000      	movs	r0, #0
 8005954:	72a8      	strb	r0, [r5, #10]
 8005956:	e007      	b.n	8005968 <PRL_TxCompleted+0x38>
 8005958:	f00b f842 	bl	80109e0 <USBPD_PHY_GetRetryTimerValue>
 800595c:	0064      	lsls	r4, r4, #1
 800595e:	4601      	mov	r1, r0
 8005960:	1c64      	adds	r4, r4, #1
 8005962:	b2e0      	uxtb	r0, r4
 8005964:	f00c fb9e 	bl	80120a4 <USBPD_TIM_Start>
 8005968:	2000      	movs	r0, #0
 800596a:	7428      	strb	r0, [r5, #16]
 800596c:	bd31      	pop	{r0, r4, r5, pc}

0800596e <USBPD_PRL_PrepareExtendedTxChunkSending>:
 800596e:	b530      	push	{r4, r5, lr}
 8005970:	4c11      	ldr	r4, [pc, #68]	@ (80059b8 <.text_40>)
 8005972:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8005976:	8ba5      	ldrh	r5, [r4, #28]
 8005978:	f248 30ff 	movw	r0, #33791	@ 0x83ff
 800597c:	4005      	ands	r5, r0
 800597e:	8a60      	ldrh	r0, [r4, #18]
 8005980:	ea45 25c1 	orr.w	r5, r5, r1, lsl #11
 8005984:	f440 4000 	orr.w	r0, r0, #32768	@ 0x8000
 8005988:	f405 457e 	and.w	r5, r5, #65024	@ 0xfe00
 800598c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005990:	8260      	strh	r0, [r4, #18]
 8005992:	432a      	orrs	r2, r5
 8005994:	8c21      	ldrh	r1, [r4, #32]
 8005996:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800599a:	f361 0004 	bfi	r0, r1, #0, #5
 800599e:	83a2      	strh	r2, [r4, #28]
 80059a0:	8260      	strh	r0, [r4, #18]
 80059a2:	7018      	strb	r0, [r3, #0]
 80059a4:	8a60      	ldrh	r0, [r4, #18]
 80059a6:	0a00      	lsrs	r0, r0, #8
 80059a8:	7058      	strb	r0, [r3, #1]
 80059aa:	8ba0      	ldrh	r0, [r4, #28]
 80059ac:	7098      	strb	r0, [r3, #2]
 80059ae:	8ba1      	ldrh	r1, [r4, #28]
 80059b0:	0a09      	lsrs	r1, r1, #8
 80059b2:	70d9      	strb	r1, [r3, #3]
 80059b4:	bd30      	pop	{r4, r5, pc}
	...

080059b8 <.text_40>:
 80059b8:	200002e0 	.word	0x200002e0

080059bc <.text_41>:
 80059bc:	20000000 	.word	0x20000000

080059c0 <USBPD_PRL_PrepareChunkRequest>:
 80059c0:	b530      	push	{r4, r5, lr}
 80059c2:	f7ff fb2d 	bl	8005020 <.text_12>
 80059c6:	8b9c      	ldrh	r4, [r3, #28]
 80059c8:	8bdd      	ldrh	r5, [r3, #30]
 80059ca:	f444 4404 	orr.w	r4, r4, #33792	@ 0x8400
 80059ce:	0aed      	lsrs	r5, r5, #11
 80059d0:	839c      	strh	r4, [r3, #28]
 80059d2:	1c6d      	adds	r5, r5, #1
 80059d4:	02ed      	lsls	r5, r5, #11
 80059d6:	f404 4406 	and.w	r4, r4, #34304	@ 0x8600
 80059da:	f405 45f0 	and.w	r5, r5, #30720	@ 0x7800
 80059de:	432c      	orrs	r4, r5
 80059e0:	839c      	strh	r4, [r3, #28]
 80059e2:	8a5c      	ldrh	r4, [r3, #18]
 80059e4:	8c1d      	ldrh	r5, [r3, #32]
 80059e6:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 80059ea:	825c      	strh	r4, [r3, #18]
 80059ec:	f365 0404 	bfi	r4, r5, #0, #5
 80059f0:	825c      	strh	r4, [r3, #18]
 80059f2:	2400      	movs	r4, #0
 80059f4:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80059f8:	7144      	strb	r4, [r0, #5]
 80059fa:	8a5a      	ldrh	r2, [r3, #18]
 80059fc:	700a      	strb	r2, [r1, #0]
 80059fe:	8a58      	ldrh	r0, [r3, #18]
 8005a00:	0a00      	lsrs	r0, r0, #8
 8005a02:	7048      	strb	r0, [r1, #1]
 8005a04:	8b98      	ldrh	r0, [r3, #28]
 8005a06:	7088      	strb	r0, [r1, #2]
 8005a08:	8b9a      	ldrh	r2, [r3, #28]
 8005a0a:	710c      	strb	r4, [r1, #4]
 8005a0c:	0a12      	lsrs	r2, r2, #8
 8005a0e:	714c      	strb	r4, [r1, #5]
 8005a10:	70ca      	strb	r2, [r1, #3]
 8005a12:	bd30      	pop	{r4, r5, pc}

08005a14 <.text_43>:
 8005a14:	5f4c5250 	.word	0x5f4c5250
 8005a18:	4e455645 	.word	0x4e455645
 8005a1c:	58525f54 	.word	0x58525f54
 8005a20:	5349445f 	.word	0x5349445f
 8005a24:	44524143 	.word	0x44524143
 8005a28:	00004445 	.word	0x00004445

08005a2c <USBPD_PRL_Init::PRL_PhyCallbacks>:
 8005a2c:	08005581 080058c9 08005921 0800592d     .U...X..!Y..-Y..
 8005a3c:	08005931 0800504d                       1Y..MP..

08005a44 <.text_45>:
 8005a44:	0001      	.short	0x0001

08005a46 <__aeabi_memset>:
 8005a46:	b470      	push	{r4, r5, r6}
 8005a48:	0784      	lsls	r4, r0, #30
 8005a4a:	d046      	beq.n	8005ada <__aeabi_memset+0x94>
 8005a4c:	1e4c      	subs	r4, r1, #1
 8005a4e:	2900      	cmp	r1, #0
 8005a50:	d041      	beq.n	8005ad6 <__aeabi_memset+0x90>
 8005a52:	b2d5      	uxtb	r5, r2
 8005a54:	4603      	mov	r3, r0
 8005a56:	e002      	b.n	8005a5e <__aeabi_memset+0x18>
 8005a58:	1e61      	subs	r1, r4, #1
 8005a5a:	b3e4      	cbz	r4, 8005ad6 <__aeabi_memset+0x90>
 8005a5c:	460c      	mov	r4, r1
 8005a5e:	f803 5b01 	strb.w	r5, [r3], #1
 8005a62:	0799      	lsls	r1, r3, #30
 8005a64:	d1f8      	bne.n	8005a58 <__aeabi_memset+0x12>
 8005a66:	2c03      	cmp	r4, #3
 8005a68:	d92e      	bls.n	8005ac8 <__aeabi_memset+0x82>
 8005a6a:	b2d5      	uxtb	r5, r2
 8005a6c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8005a70:	2c0f      	cmp	r4, #15
 8005a72:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8005a76:	d919      	bls.n	8005aac <__aeabi_memset+0x66>
 8005a78:	4626      	mov	r6, r4
 8005a7a:	f103 0110 	add.w	r1, r3, #16
 8005a7e:	3e10      	subs	r6, #16
 8005a80:	2e0f      	cmp	r6, #15
 8005a82:	f841 5c10 	str.w	r5, [r1, #-16]
 8005a86:	f841 5c0c 	str.w	r5, [r1, #-12]
 8005a8a:	f841 5c08 	str.w	r5, [r1, #-8]
 8005a8e:	f841 5c04 	str.w	r5, [r1, #-4]
 8005a92:	f101 0110 	add.w	r1, r1, #16
 8005a96:	d8f2      	bhi.n	8005a7e <__aeabi_memset+0x38>
 8005a98:	f1a4 0110 	sub.w	r1, r4, #16
 8005a9c:	f021 010f 	bic.w	r1, r1, #15
 8005aa0:	f004 040f 	and.w	r4, r4, #15
 8005aa4:	3110      	adds	r1, #16
 8005aa6:	2c03      	cmp	r4, #3
 8005aa8:	440b      	add	r3, r1
 8005aaa:	d90d      	bls.n	8005ac8 <__aeabi_memset+0x82>
 8005aac:	461e      	mov	r6, r3
 8005aae:	4621      	mov	r1, r4
 8005ab0:	3904      	subs	r1, #4
 8005ab2:	2903      	cmp	r1, #3
 8005ab4:	f846 5b04 	str.w	r5, [r6], #4
 8005ab8:	d8fa      	bhi.n	8005ab0 <__aeabi_memset+0x6a>
 8005aba:	1f21      	subs	r1, r4, #4
 8005abc:	f021 0103 	bic.w	r1, r1, #3
 8005ac0:	3104      	adds	r1, #4
 8005ac2:	440b      	add	r3, r1
 8005ac4:	f004 0403 	and.w	r4, r4, #3
 8005ac8:	b12c      	cbz	r4, 8005ad6 <__aeabi_memset+0x90>
 8005aca:	b2d2      	uxtb	r2, r2
 8005acc:	441c      	add	r4, r3
 8005ace:	f803 2b01 	strb.w	r2, [r3], #1
 8005ad2:	42a3      	cmp	r3, r4
 8005ad4:	d1fb      	bne.n	8005ace <__aeabi_memset+0x88>
 8005ad6:	bc70      	pop	{r4, r5, r6}
 8005ad8:	4770      	bx	lr
 8005ada:	460c      	mov	r4, r1
 8005adc:	4603      	mov	r3, r0
 8005ade:	e7c2      	b.n	8005a66 <__aeabi_memset+0x20>

08005ae0 <__aeabi_uldivmod>:
 8005ae0:	b953      	cbnz	r3, 8005af8 <__aeabi_uldivmod+0x18>
 8005ae2:	b94a      	cbnz	r2, 8005af8 <__aeabi_uldivmod+0x18>
 8005ae4:	2900      	cmp	r1, #0
 8005ae6:	bf08      	it	eq
 8005ae8:	2800      	cmpeq	r0, #0
 8005aea:	bf1c      	itt	ne
 8005aec:	f04f 31ff 	movne.w	r1, #4294967295
 8005af0:	f04f 30ff 	movne.w	r0, #4294967295
 8005af4:	f000 b988 	b.w	8005e08 <__aeabi_idiv0>
 8005af8:	f1ad 0c08 	sub.w	ip, sp, #8
 8005afc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8005b00:	f000 f806 	bl	8005b10 <__udivmoddi4>
 8005b04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8005b08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b0c:	b004      	add	sp, #16
 8005b0e:	4770      	bx	lr

08005b10 <__udivmoddi4>:
 8005b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b14:	9d08      	ldr	r5, [sp, #32]
 8005b16:	468e      	mov	lr, r1
 8005b18:	4604      	mov	r4, r0
 8005b1a:	4688      	mov	r8, r1
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d14a      	bne.n	8005bb6 <__udivmoddi4+0xa6>
 8005b20:	428a      	cmp	r2, r1
 8005b22:	4617      	mov	r7, r2
 8005b24:	d962      	bls.n	8005bec <__udivmoddi4+0xdc>
 8005b26:	fab2 f682 	clz	r6, r2
 8005b2a:	b14e      	cbz	r6, 8005b40 <__udivmoddi4+0x30>
 8005b2c:	f1c6 0320 	rsb	r3, r6, #32
 8005b30:	fa01 f806 	lsl.w	r8, r1, r6
 8005b34:	fa20 f303 	lsr.w	r3, r0, r3
 8005b38:	40b7      	lsls	r7, r6
 8005b3a:	ea43 0808 	orr.w	r8, r3, r8
 8005b3e:	40b4      	lsls	r4, r6
 8005b40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8005b44:	fa1f fc87 	uxth.w	ip, r7
 8005b48:	fbb8 f1fe 	udiv	r1, r8, lr
 8005b4c:	0c23      	lsrs	r3, r4, #16
 8005b4e:	fb0e 8811 	mls	r8, lr, r1, r8
 8005b52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8005b56:	fb01 f20c 	mul.w	r2, r1, ip
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d909      	bls.n	8005b72 <__udivmoddi4+0x62>
 8005b5e:	18fb      	adds	r3, r7, r3
 8005b60:	f101 30ff 	add.w	r0, r1, #4294967295
 8005b64:	f080 80ea 	bcs.w	8005d3c <__udivmoddi4+0x22c>
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	f240 80e7 	bls.w	8005d3c <__udivmoddi4+0x22c>
 8005b6e:	3902      	subs	r1, #2
 8005b70:	443b      	add	r3, r7
 8005b72:	1a9a      	subs	r2, r3, r2
 8005b74:	b2a3      	uxth	r3, r4
 8005b76:	fbb2 f0fe 	udiv	r0, r2, lr
 8005b7a:	fb0e 2210 	mls	r2, lr, r0, r2
 8005b7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b82:	fb00 fc0c 	mul.w	ip, r0, ip
 8005b86:	459c      	cmp	ip, r3
 8005b88:	d909      	bls.n	8005b9e <__udivmoddi4+0x8e>
 8005b8a:	18fb      	adds	r3, r7, r3
 8005b8c:	f100 32ff 	add.w	r2, r0, #4294967295
 8005b90:	f080 80d6 	bcs.w	8005d40 <__udivmoddi4+0x230>
 8005b94:	459c      	cmp	ip, r3
 8005b96:	f240 80d3 	bls.w	8005d40 <__udivmoddi4+0x230>
 8005b9a:	443b      	add	r3, r7
 8005b9c:	3802      	subs	r0, #2
 8005b9e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8005ba2:	eba3 030c 	sub.w	r3, r3, ip
 8005ba6:	2100      	movs	r1, #0
 8005ba8:	b11d      	cbz	r5, 8005bb2 <__udivmoddi4+0xa2>
 8005baa:	40f3      	lsrs	r3, r6
 8005bac:	2200      	movs	r2, #0
 8005bae:	e9c5 3200 	strd	r3, r2, [r5]
 8005bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bb6:	428b      	cmp	r3, r1
 8005bb8:	d905      	bls.n	8005bc6 <__udivmoddi4+0xb6>
 8005bba:	b10d      	cbz	r5, 8005bc0 <__udivmoddi4+0xb0>
 8005bbc:	e9c5 0100 	strd	r0, r1, [r5]
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	4608      	mov	r0, r1
 8005bc4:	e7f5      	b.n	8005bb2 <__udivmoddi4+0xa2>
 8005bc6:	fab3 f183 	clz	r1, r3
 8005bca:	2900      	cmp	r1, #0
 8005bcc:	d146      	bne.n	8005c5c <__udivmoddi4+0x14c>
 8005bce:	4573      	cmp	r3, lr
 8005bd0:	d302      	bcc.n	8005bd8 <__udivmoddi4+0xc8>
 8005bd2:	4282      	cmp	r2, r0
 8005bd4:	f200 8105 	bhi.w	8005de2 <__udivmoddi4+0x2d2>
 8005bd8:	1a84      	subs	r4, r0, r2
 8005bda:	eb6e 0203 	sbc.w	r2, lr, r3
 8005bde:	2001      	movs	r0, #1
 8005be0:	4690      	mov	r8, r2
 8005be2:	2d00      	cmp	r5, #0
 8005be4:	d0e5      	beq.n	8005bb2 <__udivmoddi4+0xa2>
 8005be6:	e9c5 4800 	strd	r4, r8, [r5]
 8005bea:	e7e2      	b.n	8005bb2 <__udivmoddi4+0xa2>
 8005bec:	2a00      	cmp	r2, #0
 8005bee:	f000 8090 	beq.w	8005d12 <__udivmoddi4+0x202>
 8005bf2:	fab2 f682 	clz	r6, r2
 8005bf6:	2e00      	cmp	r6, #0
 8005bf8:	f040 80a4 	bne.w	8005d44 <__udivmoddi4+0x234>
 8005bfc:	1a8a      	subs	r2, r1, r2
 8005bfe:	0c03      	lsrs	r3, r0, #16
 8005c00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8005c04:	b280      	uxth	r0, r0
 8005c06:	b2bc      	uxth	r4, r7
 8005c08:	2101      	movs	r1, #1
 8005c0a:	fbb2 fcfe 	udiv	ip, r2, lr
 8005c0e:	fb0e 221c 	mls	r2, lr, ip, r2
 8005c12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c16:	fb04 f20c 	mul.w	r2, r4, ip
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d907      	bls.n	8005c2e <__udivmoddi4+0x11e>
 8005c1e:	18fb      	adds	r3, r7, r3
 8005c20:	f10c 38ff 	add.w	r8, ip, #4294967295
 8005c24:	d202      	bcs.n	8005c2c <__udivmoddi4+0x11c>
 8005c26:	429a      	cmp	r2, r3
 8005c28:	f200 80e0 	bhi.w	8005dec <__udivmoddi4+0x2dc>
 8005c2c:	46c4      	mov	ip, r8
 8005c2e:	1a9b      	subs	r3, r3, r2
 8005c30:	fbb3 f2fe 	udiv	r2, r3, lr
 8005c34:	fb0e 3312 	mls	r3, lr, r2, r3
 8005c38:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8005c3c:	fb02 f404 	mul.w	r4, r2, r4
 8005c40:	429c      	cmp	r4, r3
 8005c42:	d907      	bls.n	8005c54 <__udivmoddi4+0x144>
 8005c44:	18fb      	adds	r3, r7, r3
 8005c46:	f102 30ff 	add.w	r0, r2, #4294967295
 8005c4a:	d202      	bcs.n	8005c52 <__udivmoddi4+0x142>
 8005c4c:	429c      	cmp	r4, r3
 8005c4e:	f200 80ca 	bhi.w	8005de6 <__udivmoddi4+0x2d6>
 8005c52:	4602      	mov	r2, r0
 8005c54:	1b1b      	subs	r3, r3, r4
 8005c56:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8005c5a:	e7a5      	b.n	8005ba8 <__udivmoddi4+0x98>
 8005c5c:	f1c1 0620 	rsb	r6, r1, #32
 8005c60:	408b      	lsls	r3, r1
 8005c62:	fa22 f706 	lsr.w	r7, r2, r6
 8005c66:	431f      	orrs	r7, r3
 8005c68:	fa0e f401 	lsl.w	r4, lr, r1
 8005c6c:	fa20 f306 	lsr.w	r3, r0, r6
 8005c70:	fa2e fe06 	lsr.w	lr, lr, r6
 8005c74:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8005c78:	4323      	orrs	r3, r4
 8005c7a:	fa00 f801 	lsl.w	r8, r0, r1
 8005c7e:	fa1f fc87 	uxth.w	ip, r7
 8005c82:	fbbe f0f9 	udiv	r0, lr, r9
 8005c86:	0c1c      	lsrs	r4, r3, #16
 8005c88:	fb09 ee10 	mls	lr, r9, r0, lr
 8005c8c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8005c90:	fb00 fe0c 	mul.w	lr, r0, ip
 8005c94:	45a6      	cmp	lr, r4
 8005c96:	fa02 f201 	lsl.w	r2, r2, r1
 8005c9a:	d909      	bls.n	8005cb0 <__udivmoddi4+0x1a0>
 8005c9c:	193c      	adds	r4, r7, r4
 8005c9e:	f100 3aff 	add.w	sl, r0, #4294967295
 8005ca2:	f080 809c 	bcs.w	8005dde <__udivmoddi4+0x2ce>
 8005ca6:	45a6      	cmp	lr, r4
 8005ca8:	f240 8099 	bls.w	8005dde <__udivmoddi4+0x2ce>
 8005cac:	3802      	subs	r0, #2
 8005cae:	443c      	add	r4, r7
 8005cb0:	eba4 040e 	sub.w	r4, r4, lr
 8005cb4:	fa1f fe83 	uxth.w	lr, r3
 8005cb8:	fbb4 f3f9 	udiv	r3, r4, r9
 8005cbc:	fb09 4413 	mls	r4, r9, r3, r4
 8005cc0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8005cc4:	fb03 fc0c 	mul.w	ip, r3, ip
 8005cc8:	45a4      	cmp	ip, r4
 8005cca:	d908      	bls.n	8005cde <__udivmoddi4+0x1ce>
 8005ccc:	193c      	adds	r4, r7, r4
 8005cce:	f103 3eff 	add.w	lr, r3, #4294967295
 8005cd2:	f080 8082 	bcs.w	8005dda <__udivmoddi4+0x2ca>
 8005cd6:	45a4      	cmp	ip, r4
 8005cd8:	d97f      	bls.n	8005dda <__udivmoddi4+0x2ca>
 8005cda:	3b02      	subs	r3, #2
 8005cdc:	443c      	add	r4, r7
 8005cde:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8005ce2:	eba4 040c 	sub.w	r4, r4, ip
 8005ce6:	fba0 ec02 	umull	lr, ip, r0, r2
 8005cea:	4564      	cmp	r4, ip
 8005cec:	4673      	mov	r3, lr
 8005cee:	46e1      	mov	r9, ip
 8005cf0:	d362      	bcc.n	8005db8 <__udivmoddi4+0x2a8>
 8005cf2:	d05f      	beq.n	8005db4 <__udivmoddi4+0x2a4>
 8005cf4:	b15d      	cbz	r5, 8005d0e <__udivmoddi4+0x1fe>
 8005cf6:	ebb8 0203 	subs.w	r2, r8, r3
 8005cfa:	eb64 0409 	sbc.w	r4, r4, r9
 8005cfe:	fa04 f606 	lsl.w	r6, r4, r6
 8005d02:	fa22 f301 	lsr.w	r3, r2, r1
 8005d06:	431e      	orrs	r6, r3
 8005d08:	40cc      	lsrs	r4, r1
 8005d0a:	e9c5 6400 	strd	r6, r4, [r5]
 8005d0e:	2100      	movs	r1, #0
 8005d10:	e74f      	b.n	8005bb2 <__udivmoddi4+0xa2>
 8005d12:	fbb1 fcf2 	udiv	ip, r1, r2
 8005d16:	0c01      	lsrs	r1, r0, #16
 8005d18:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8005d1c:	b280      	uxth	r0, r0
 8005d1e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8005d22:	463b      	mov	r3, r7
 8005d24:	4638      	mov	r0, r7
 8005d26:	463c      	mov	r4, r7
 8005d28:	46b8      	mov	r8, r7
 8005d2a:	46be      	mov	lr, r7
 8005d2c:	2620      	movs	r6, #32
 8005d2e:	fbb1 f1f7 	udiv	r1, r1, r7
 8005d32:	eba2 0208 	sub.w	r2, r2, r8
 8005d36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8005d3a:	e766      	b.n	8005c0a <__udivmoddi4+0xfa>
 8005d3c:	4601      	mov	r1, r0
 8005d3e:	e718      	b.n	8005b72 <__udivmoddi4+0x62>
 8005d40:	4610      	mov	r0, r2
 8005d42:	e72c      	b.n	8005b9e <__udivmoddi4+0x8e>
 8005d44:	f1c6 0220 	rsb	r2, r6, #32
 8005d48:	fa2e f302 	lsr.w	r3, lr, r2
 8005d4c:	40b7      	lsls	r7, r6
 8005d4e:	40b1      	lsls	r1, r6
 8005d50:	fa20 f202 	lsr.w	r2, r0, r2
 8005d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8005d58:	430a      	orrs	r2, r1
 8005d5a:	fbb3 f8fe 	udiv	r8, r3, lr
 8005d5e:	b2bc      	uxth	r4, r7
 8005d60:	fb0e 3318 	mls	r3, lr, r8, r3
 8005d64:	0c11      	lsrs	r1, r2, #16
 8005d66:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8005d6a:	fb08 f904 	mul.w	r9, r8, r4
 8005d6e:	40b0      	lsls	r0, r6
 8005d70:	4589      	cmp	r9, r1
 8005d72:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8005d76:	b280      	uxth	r0, r0
 8005d78:	d93e      	bls.n	8005df8 <__udivmoddi4+0x2e8>
 8005d7a:	1879      	adds	r1, r7, r1
 8005d7c:	f108 3cff 	add.w	ip, r8, #4294967295
 8005d80:	d201      	bcs.n	8005d86 <__udivmoddi4+0x276>
 8005d82:	4589      	cmp	r9, r1
 8005d84:	d81f      	bhi.n	8005dc6 <__udivmoddi4+0x2b6>
 8005d86:	eba1 0109 	sub.w	r1, r1, r9
 8005d8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8005d8e:	fb09 f804 	mul.w	r8, r9, r4
 8005d92:	fb0e 1119 	mls	r1, lr, r9, r1
 8005d96:	b292      	uxth	r2, r2
 8005d98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005d9c:	4542      	cmp	r2, r8
 8005d9e:	d229      	bcs.n	8005df4 <__udivmoddi4+0x2e4>
 8005da0:	18ba      	adds	r2, r7, r2
 8005da2:	f109 31ff 	add.w	r1, r9, #4294967295
 8005da6:	d2c4      	bcs.n	8005d32 <__udivmoddi4+0x222>
 8005da8:	4542      	cmp	r2, r8
 8005daa:	d2c2      	bcs.n	8005d32 <__udivmoddi4+0x222>
 8005dac:	f1a9 0102 	sub.w	r1, r9, #2
 8005db0:	443a      	add	r2, r7
 8005db2:	e7be      	b.n	8005d32 <__udivmoddi4+0x222>
 8005db4:	45f0      	cmp	r8, lr
 8005db6:	d29d      	bcs.n	8005cf4 <__udivmoddi4+0x1e4>
 8005db8:	ebbe 0302 	subs.w	r3, lr, r2
 8005dbc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8005dc0:	3801      	subs	r0, #1
 8005dc2:	46e1      	mov	r9, ip
 8005dc4:	e796      	b.n	8005cf4 <__udivmoddi4+0x1e4>
 8005dc6:	eba7 0909 	sub.w	r9, r7, r9
 8005dca:	4449      	add	r1, r9
 8005dcc:	f1a8 0c02 	sub.w	ip, r8, #2
 8005dd0:	fbb1 f9fe 	udiv	r9, r1, lr
 8005dd4:	fb09 f804 	mul.w	r8, r9, r4
 8005dd8:	e7db      	b.n	8005d92 <__udivmoddi4+0x282>
 8005dda:	4673      	mov	r3, lr
 8005ddc:	e77f      	b.n	8005cde <__udivmoddi4+0x1ce>
 8005dde:	4650      	mov	r0, sl
 8005de0:	e766      	b.n	8005cb0 <__udivmoddi4+0x1a0>
 8005de2:	4608      	mov	r0, r1
 8005de4:	e6fd      	b.n	8005be2 <__udivmoddi4+0xd2>
 8005de6:	443b      	add	r3, r7
 8005de8:	3a02      	subs	r2, #2
 8005dea:	e733      	b.n	8005c54 <__udivmoddi4+0x144>
 8005dec:	f1ac 0c02 	sub.w	ip, ip, #2
 8005df0:	443b      	add	r3, r7
 8005df2:	e71c      	b.n	8005c2e <__udivmoddi4+0x11e>
 8005df4:	4649      	mov	r1, r9
 8005df6:	e79c      	b.n	8005d32 <__udivmoddi4+0x222>
 8005df8:	eba1 0109 	sub.w	r1, r1, r9
 8005dfc:	46c4      	mov	ip, r8
 8005dfe:	fbb1 f9fe 	udiv	r9, r1, lr
 8005e02:	fb09 f804 	mul.w	r8, r9, r4
 8005e06:	e7c4      	b.n	8005d92 <__udivmoddi4+0x282>

08005e08 <__aeabi_idiv0>:
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop

08005e0c <_ZN12StatemachineC1EP20__UART_HandleTypeDefP17ADC_HandleTypeDefP17TIM_HandleTypeDefP19__SPI_HandleTypeDef>:
 *      Author: jobme
 */

#include "Statemachine.h"

Statemachine::Statemachine(
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	607a      	str	r2, [r7, #4]
 8005e18:	603b      	str	r3, [r7, #0]
	SPI_HandleTypeDef* spi1Handle
	) :
	_uart(uartHandle),
	_adc1(adc1Handle),
	_tim8(tim8Handle),
	_spi1(spi1Handle)
 8005e1a:	4a0b      	ldr	r2, [pc, #44]	@ (8005e48 <_ZN12StatemachineC1EP20__UART_HandleTypeDefP17ADC_HandleTypeDefP17TIM_HandleTypeDefP19__SPI_HandleTypeDef+0x3c>)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	601a      	str	r2, [r3, #0]
	_uart(uartHandle),
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	605a      	str	r2, [r3, #4]
	_adc1(adc1Handle),
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	609a      	str	r2, [r3, #8]
	_tim8(tim8Handle),
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	60da      	str	r2, [r3, #12]
	_spi1(spi1Handle)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	69ba      	ldr	r2, [r7, #24]
 8005e36:	611a      	str	r2, [r3, #16]
	{}
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3714      	adds	r7, #20
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	080182f0 	.word	0x080182f0

08005e4c <_ZN12StatemachineD1Ev>:

Statemachine::~Statemachine() {}
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	4a04      	ldr	r2, [pc, #16]	@ (8005e68 <_ZN12StatemachineD1Ev+0x1c>)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	601a      	str	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr
 8005e68:	080182f0 	.word	0x080182f0

08005e6c <_ZN12StatemachineD0Ev>:
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f7ff ffe9 	bl	8005e4c <_ZN12StatemachineD1Ev>
 8005e7a:	2118      	movs	r1, #24
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f011 ffe3 	bl	8017e48 <_ZdlPvj>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4618      	mov	r0, r3
 8005e86:	3708      	adds	r7, #8
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <_ZN12Statemachine4initEv>:

// Init statemachine, runs once before iteration
void Statemachine::init() {
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]


}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <_ZN12Statemachine9iterationEv>:

// Statemachine loop, runs at 1kHz till end of time
void Statemachine::iteration() {
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]


	// Example Virtual Com Port message:
//	uint8_t msg[] = "Hello from STM32G431\r\n";
//	CDC_Transmit_FS(msg, sizeof(msg)-1);
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005eb8:	4b04      	ldr	r3, [pc, #16]	@ (8005ecc <__NVIC_GetPriorityGrouping+0x18>)
 8005eba:	68db      	ldr	r3, [r3, #12]
 8005ebc:	0a1b      	lsrs	r3, r3, #8
 8005ebe:	f003 0307 	and.w	r3, r3, #7
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr
 8005ecc:	e000ed00 	.word	0xe000ed00

08005ed0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	db0b      	blt.n	8005efa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ee2:	79fb      	ldrb	r3, [r7, #7]
 8005ee4:	f003 021f 	and.w	r2, r3, #31
 8005ee8:	4907      	ldr	r1, [pc, #28]	@ (8005f08 <__NVIC_EnableIRQ+0x38>)
 8005eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eee:	095b      	lsrs	r3, r3, #5
 8005ef0:	2001      	movs	r0, #1
 8005ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8005ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005efa:	bf00      	nop
 8005efc:	370c      	adds	r7, #12
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop
 8005f08:	e000e100 	.word	0xe000e100

08005f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b083      	sub	sp, #12
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	4603      	mov	r3, r0
 8005f14:	6039      	str	r1, [r7, #0]
 8005f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	db0a      	blt.n	8005f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	b2da      	uxtb	r2, r3
 8005f24:	490c      	ldr	r1, [pc, #48]	@ (8005f58 <__NVIC_SetPriority+0x4c>)
 8005f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f2a:	0112      	lsls	r2, r2, #4
 8005f2c:	b2d2      	uxtb	r2, r2
 8005f2e:	440b      	add	r3, r1
 8005f30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f34:	e00a      	b.n	8005f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	b2da      	uxtb	r2, r3
 8005f3a:	4908      	ldr	r1, [pc, #32]	@ (8005f5c <__NVIC_SetPriority+0x50>)
 8005f3c:	79fb      	ldrb	r3, [r7, #7]
 8005f3e:	f003 030f 	and.w	r3, r3, #15
 8005f42:	3b04      	subs	r3, #4
 8005f44:	0112      	lsls	r2, r2, #4
 8005f46:	b2d2      	uxtb	r2, r2
 8005f48:	440b      	add	r3, r1
 8005f4a:	761a      	strb	r2, [r3, #24]
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr
 8005f58:	e000e100 	.word	0xe000e100
 8005f5c:	e000ed00 	.word	0xe000ed00

08005f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b089      	sub	sp, #36	@ 0x24
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f003 0307 	and.w	r3, r3, #7
 8005f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	f1c3 0307 	rsb	r3, r3, #7
 8005f7a:	2b04      	cmp	r3, #4
 8005f7c:	bf28      	it	cs
 8005f7e:	2304      	movcs	r3, #4
 8005f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	3304      	adds	r3, #4
 8005f86:	2b06      	cmp	r3, #6
 8005f88:	d902      	bls.n	8005f90 <NVIC_EncodePriority+0x30>
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	3b03      	subs	r3, #3
 8005f8e:	e000      	b.n	8005f92 <NVIC_EncodePriority+0x32>
 8005f90:	2300      	movs	r3, #0
 8005f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f94:	2201      	movs	r2, #1
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9c:	1e5a      	subs	r2, r3, #1
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	401a      	ands	r2, r3
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005fa6:	2101      	movs	r1, #1
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	fa01 f303 	lsl.w	r3, r1, r3
 8005fae:	1e59      	subs	r1, r3, #1
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	400b      	ands	r3, r1
         );
 8005fb4:	4313      	orrs	r3, r2
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3724      	adds	r7, #36	@ 0x24
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
	...

08005fc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005fc8:	f000 fde3 	bl	8006b92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005fcc:	f000 f822 	bl	8006014 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005fd0:	f000 fa96 	bl	8006500 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8005fd4:	f000 fa52 	bl	800647c <_ZL11MX_DMA_Initv>
//  MX_UCPD1_Init();
  MX_UART4_Init();
 8005fd8:	f000 f9f0 	bl	80063bc <_ZL13MX_UART4_Initv>
  MX_TIM8_Init();
 8005fdc:	f000 f93c 	bl	8006258 <_ZL12MX_TIM8_Initv>
  MX_ADC1_Init();
 8005fe0:	f000 f872 	bl	80060c8 <_ZL12MX_ADC1_Initv>
  MX_SPI1_Init();
 8005fe4:	f000 f8f6 	bl	80061d4 <_ZL12MX_SPI1_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8005fe8:	f00d fd66 	bl	8013ab8 <osKernelInitialize>
  /* USBPD initialisation ---------------------------------*/
  MX_USBPD_Init();
 8005fec:	f010 fe0c 	bl	8016c08 <MX_USBPD_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8005ff0:	4a05      	ldr	r2, [pc, #20]	@ (8006008 <main+0x44>)
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	4805      	ldr	r0, [pc, #20]	@ (800600c <main+0x48>)
 8005ff6:	f00d fda9 	bl	8013b4c <osThreadNew>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	4a04      	ldr	r2, [pc, #16]	@ (8006010 <main+0x4c>)
 8005ffe:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8006000:	f00d fd7e 	bl	8013b00 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006004:	bf00      	nop
 8006006:	e7fd      	b.n	8006004 <main+0x40>
 8006008:	080182f8 	.word	0x080182f8
 800600c:	080065a1 	.word	0x080065a1
 8006010:	2000049c 	.word	0x2000049c

08006014 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b094      	sub	sp, #80	@ 0x50
 8006018:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800601a:	f107 0318 	add.w	r3, r7, #24
 800601e:	2238      	movs	r2, #56	@ 0x38
 8006020:	2100      	movs	r1, #0
 8006022:	4618      	mov	r0, r3
 8006024:	f011 ffd2 	bl	8017fcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006028:	1d3b      	adds	r3, r7, #4
 800602a:	2200      	movs	r2, #0
 800602c:	601a      	str	r2, [r3, #0]
 800602e:	605a      	str	r2, [r3, #4]
 8006030:	609a      	str	r2, [r3, #8]
 8006032:	60da      	str	r2, [r3, #12]
 8006034:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8006036:	2000      	movs	r0, #0
 8006038:	f003 fd7c 	bl	8009b34 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48
 800603c:	2323      	movs	r3, #35	@ 0x23
 800603e:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006040:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006044:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006046:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800604a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800604c:	2340      	movs	r3, #64	@ 0x40
 800604e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8006050:	2301      	movs	r3, #1
 8006052:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006054:	2302      	movs	r3, #2
 8006056:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006058:	2303      	movs	r3, #3
 800605a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800605c:	2302      	movs	r3, #2
 800605e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8006060:	2355      	movs	r3, #85	@ 0x55
 8006062:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006064:	2302      	movs	r3, #2
 8006066:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8006068:	2302      	movs	r3, #2
 800606a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800606c:	2302      	movs	r3, #2
 800606e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006070:	f107 0318 	add.w	r3, r7, #24
 8006074:	4618      	mov	r0, r3
 8006076:	f003 fe01 	bl	8009c7c <HAL_RCC_OscConfig>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	bf14      	ite	ne
 8006080:	2301      	movne	r3, #1
 8006082:	2300      	moveq	r3, #0
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d001      	beq.n	800608e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800608a:	f000 faaf 	bl	80065ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800608e:	230f      	movs	r3, #15
 8006090:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006092:	2303      	movs	r3, #3
 8006094:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006096:	2300      	movs	r3, #0
 8006098:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800609a:	2300      	movs	r3, #0
 800609c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800609e:	2300      	movs	r3, #0
 80060a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80060a2:	1d3b      	adds	r3, r7, #4
 80060a4:	2104      	movs	r1, #4
 80060a6:	4618      	mov	r0, r3
 80060a8:	f004 f8fa 	bl	800a2a0 <HAL_RCC_ClockConfig>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	bf14      	ite	ne
 80060b2:	2301      	movne	r3, #1
 80060b4:	2300      	moveq	r3, #0
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d001      	beq.n	80060c0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80060bc:	f000 fa96 	bl	80065ec <Error_Handler>
  }
}
 80060c0:	bf00      	nop
 80060c2:	3750      	adds	r7, #80	@ 0x50
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b08c      	sub	sp, #48	@ 0x30
 80060cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80060ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80060d2:	2200      	movs	r2, #0
 80060d4:	601a      	str	r2, [r3, #0]
 80060d6:	605a      	str	r2, [r3, #4]
 80060d8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80060da:	1d3b      	adds	r3, r7, #4
 80060dc:	2220      	movs	r2, #32
 80060de:	2100      	movs	r1, #0
 80060e0:	4618      	mov	r0, r3
 80060e2:	f011 ff73 	bl	8017fcc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80060e6:	4b39      	ldr	r3, [pc, #228]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 80060e8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80060ec:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80060ee:	4b37      	ldr	r3, [pc, #220]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 80060f0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80060f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80060f6:	4b35      	ldr	r3, [pc, #212]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 80060f8:	2200      	movs	r2, #0
 80060fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80060fc:	4b33      	ldr	r3, [pc, #204]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 80060fe:	2200      	movs	r2, #0
 8006100:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8006102:	4b32      	ldr	r3, [pc, #200]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 8006104:	2200      	movs	r2, #0
 8006106:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8006108:	4b30      	ldr	r3, [pc, #192]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 800610a:	2200      	movs	r2, #0
 800610c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800610e:	4b2f      	ldr	r3, [pc, #188]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 8006110:	2204      	movs	r2, #4
 8006112:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8006114:	4b2d      	ldr	r3, [pc, #180]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 8006116:	2200      	movs	r2, #0
 8006118:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800611a:	4b2c      	ldr	r3, [pc, #176]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 800611c:	2200      	movs	r2, #0
 800611e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8006120:	4b2a      	ldr	r3, [pc, #168]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 8006122:	2201      	movs	r2, #1
 8006124:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006126:	4b29      	ldr	r3, [pc, #164]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800612e:	4b27      	ldr	r3, [pc, #156]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 8006130:	2200      	movs	r2, #0
 8006132:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006134:	4b25      	ldr	r3, [pc, #148]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 8006136:	2200      	movs	r2, #0
 8006138:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800613a:	4b24      	ldr	r3, [pc, #144]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8006142:	4b22      	ldr	r3, [pc, #136]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 8006144:	2200      	movs	r2, #0
 8006146:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8006148:	4b20      	ldr	r3, [pc, #128]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 800614a:	2200      	movs	r2, #0
 800614c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006150:	481e      	ldr	r0, [pc, #120]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 8006152:	f000 ff4d 	bl	8006ff0 <HAL_ADC_Init>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	bf14      	ite	ne
 800615c:	2301      	movne	r3, #1
 800615e:	2300      	moveq	r3, #0
 8006160:	b2db      	uxtb	r3, r3
 8006162:	2b00      	cmp	r3, #0
 8006164:	d001      	beq.n	800616a <_ZL12MX_ADC1_Initv+0xa2>
  {
    Error_Handler();
 8006166:	f000 fa41 	bl	80065ec <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800616a:	2300      	movs	r3, #0
 800616c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800616e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006172:	4619      	mov	r1, r3
 8006174:	4815      	ldr	r0, [pc, #84]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 8006176:	f001 fcd5 	bl	8007b24 <HAL_ADCEx_MultiModeConfigChannel>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	bf14      	ite	ne
 8006180:	2301      	movne	r3, #1
 8006182:	2300      	moveq	r3, #0
 8006184:	b2db      	uxtb	r3, r3
 8006186:	2b00      	cmp	r3, #0
 8006188:	d001      	beq.n	800618e <_ZL12MX_ADC1_Initv+0xc6>
  {
    Error_Handler();
 800618a:	f000 fa2f 	bl	80065ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800618e:	4b10      	ldr	r3, [pc, #64]	@ (80061d0 <_ZL12MX_ADC1_Initv+0x108>)
 8006190:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006192:	2306      	movs	r3, #6
 8006194:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8006196:	2300      	movs	r3, #0
 8006198:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800619a:	237f      	movs	r3, #127	@ 0x7f
 800619c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800619e:	2304      	movs	r3, #4
 80061a0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80061a2:	2300      	movs	r3, #0
 80061a4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80061a6:	1d3b      	adds	r3, r7, #4
 80061a8:	4619      	mov	r1, r3
 80061aa:	4808      	ldr	r0, [pc, #32]	@ (80061cc <_ZL12MX_ADC1_Initv+0x104>)
 80061ac:	f001 f8a4 	bl	80072f8 <HAL_ADC_ConfigChannel>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	bf14      	ite	ne
 80061b6:	2301      	movne	r3, #1
 80061b8:	2300      	moveq	r3, #0
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d001      	beq.n	80061c4 <_ZL12MX_ADC1_Initv+0xfc>
  {
    Error_Handler();
 80061c0:	f000 fa14 	bl	80065ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80061c4:	bf00      	nop
 80061c6:	3730      	adds	r7, #48	@ 0x30
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	200002ec 	.word	0x200002ec
 80061d0:	04300002 	.word	0x04300002

080061d4 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80061d8:	4b1d      	ldr	r3, [pc, #116]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 80061da:	4a1e      	ldr	r2, [pc, #120]	@ (8006254 <_ZL12MX_SPI1_Initv+0x80>)
 80061dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80061de:	4b1c      	ldr	r3, [pc, #112]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 80061e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80061e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80061e6:	4b1a      	ldr	r3, [pc, #104]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 80061e8:	2200      	movs	r2, #0
 80061ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80061ec:	4b18      	ldr	r3, [pc, #96]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 80061ee:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80061f2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80061f4:	4b16      	ldr	r3, [pc, #88]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 80061f6:	2200      	movs	r2, #0
 80061f8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80061fa:	4b15      	ldr	r3, [pc, #84]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 80061fc:	2200      	movs	r2, #0
 80061fe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8006200:	4b13      	ldr	r3, [pc, #76]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 8006202:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006206:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8006208:	4b11      	ldr	r3, [pc, #68]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 800620a:	2208      	movs	r2, #8
 800620c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800620e:	4b10      	ldr	r3, [pc, #64]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 8006210:	2200      	movs	r2, #0
 8006212:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006214:	4b0e      	ldr	r3, [pc, #56]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 8006216:	2200      	movs	r2, #0
 8006218:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800621a:	4b0d      	ldr	r3, [pc, #52]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 800621c:	2200      	movs	r2, #0
 800621e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8006220:	4b0b      	ldr	r3, [pc, #44]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 8006222:	2207      	movs	r2, #7
 8006224:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8006226:	4b0a      	ldr	r3, [pc, #40]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 8006228:	2200      	movs	r2, #0
 800622a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800622c:	4b08      	ldr	r3, [pc, #32]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 800622e:	2208      	movs	r2, #8
 8006230:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006232:	4807      	ldr	r0, [pc, #28]	@ (8006250 <_ZL12MX_SPI1_Initv+0x7c>)
 8006234:	f004 fc72 	bl	800ab1c <HAL_SPI_Init>
 8006238:	4603      	mov	r3, r0
 800623a:	2b00      	cmp	r3, #0
 800623c:	bf14      	ite	ne
 800623e:	2301      	movne	r3, #1
 8006240:	2300      	moveq	r3, #0
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b00      	cmp	r3, #0
 8006246:	d001      	beq.n	800624c <_ZL12MX_SPI1_Initv+0x78>
  {
    Error_Handler();
 8006248:	f000 f9d0 	bl	80065ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800624c:	bf00      	nop
 800624e:	bd80      	pop	{r7, pc}
 8006250:	20000358 	.word	0x20000358
 8006254:	40013000 	.word	0x40013000

08006258 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b098      	sub	sp, #96	@ 0x60
 800625c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800625e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006262:	2200      	movs	r2, #0
 8006264:	601a      	str	r2, [r3, #0]
 8006266:	605a      	str	r2, [r3, #4]
 8006268:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800626a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800626e:	2200      	movs	r2, #0
 8006270:	601a      	str	r2, [r3, #0]
 8006272:	605a      	str	r2, [r3, #4]
 8006274:	609a      	str	r2, [r3, #8]
 8006276:	60da      	str	r2, [r3, #12]
 8006278:	611a      	str	r2, [r3, #16]
 800627a:	615a      	str	r2, [r3, #20]
 800627c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800627e:	1d3b      	adds	r3, r7, #4
 8006280:	2234      	movs	r2, #52	@ 0x34
 8006282:	2100      	movs	r1, #0
 8006284:	4618      	mov	r0, r3
 8006286:	f011 fea1 	bl	8017fcc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800628a:	4b4a      	ldr	r3, [pc, #296]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 800628c:	4a4a      	ldr	r2, [pc, #296]	@ (80063b8 <_ZL12MX_TIM8_Initv+0x160>)
 800628e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 17;
 8006290:	4b48      	ldr	r3, [pc, #288]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 8006292:	2211      	movs	r2, #17
 8006294:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006296:	4b47      	ldr	r3, [pc, #284]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 8006298:	2200      	movs	r2, #0
 800629a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 800629c:	4b45      	ldr	r3, [pc, #276]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 800629e:	2263      	movs	r2, #99	@ 0x63
 80062a0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80062a2:	4b44      	ldr	r3, [pc, #272]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 80062a4:	2200      	movs	r2, #0
 80062a6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80062a8:	4b42      	ldr	r3, [pc, #264]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 80062aa:	2200      	movs	r2, #0
 80062ac:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80062ae:	4b41      	ldr	r3, [pc, #260]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 80062b0:	2200      	movs	r2, #0
 80062b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80062b4:	483f      	ldr	r0, [pc, #252]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 80062b6:	f004 fda7 	bl	800ae08 <HAL_TIM_PWM_Init>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	bf14      	ite	ne
 80062c0:	2301      	movne	r3, #1
 80062c2:	2300      	moveq	r3, #0
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d001      	beq.n	80062ce <_ZL12MX_TIM8_Initv+0x76>
  {
    Error_Handler();
 80062ca:	f000 f98f 	bl	80065ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062ce:	2300      	movs	r3, #0
 80062d0:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80062d2:	2300      	movs	r3, #0
 80062d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062d6:	2300      	movs	r3, #0
 80062d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80062da:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80062de:	4619      	mov	r1, r3
 80062e0:	4834      	ldr	r0, [pc, #208]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 80062e2:	f005 fde1 	bl	800bea8 <HAL_TIMEx_MasterConfigSynchronization>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	bf14      	ite	ne
 80062ec:	2301      	movne	r3, #1
 80062ee:	2300      	moveq	r3, #0
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <_ZL12MX_TIM8_Initv+0xa2>
  {
    Error_Handler();
 80062f6:	f000 f979 	bl	80065ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062fa:	2360      	movs	r3, #96	@ 0x60
 80062fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80062fe:	2300      	movs	r3, #0
 8006300:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006302:	2300      	movs	r3, #0
 8006304:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8006306:	2308      	movs	r3, #8
 8006308:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800630a:	2300      	movs	r3, #0
 800630c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800630e:	2300      	movs	r3, #0
 8006310:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006312:	2300      	movs	r3, #0
 8006314:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006316:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800631a:	2208      	movs	r2, #8
 800631c:	4619      	mov	r1, r3
 800631e:	4825      	ldr	r0, [pc, #148]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 8006320:	f005 f81a 	bl	800b358 <HAL_TIM_PWM_ConfigChannel>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	bf14      	ite	ne
 800632a:	2301      	movne	r3, #1
 800632c:	2300      	moveq	r3, #0
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b00      	cmp	r3, #0
 8006332:	d001      	beq.n	8006338 <_ZL12MX_TIM8_Initv+0xe0>
  {
    Error_Handler();
 8006334:	f000 f95a 	bl	80065ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006338:	2300      	movs	r3, #0
 800633a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800633c:	2300      	movs	r3, #0
 800633e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006340:	2300      	movs	r3, #0
 8006342:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006344:	2300      	movs	r3, #0
 8006346:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006348:	2300      	movs	r3, #0
 800634a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800634c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006350:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8006352:	2300      	movs	r3, #0
 8006354:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8006356:	2300      	movs	r3, #0
 8006358:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800635a:	2300      	movs	r3, #0
 800635c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800635e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006362:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8006364:	2300      	movs	r3, #0
 8006366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8006368:	2300      	movs	r3, #0
 800636a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800636c:	2300      	movs	r3, #0
 800636e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8006370:	1d3b      	adds	r3, r7, #4
 8006372:	4619      	mov	r1, r3
 8006374:	480f      	ldr	r0, [pc, #60]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 8006376:	f005 fe19 	bl	800bfac <HAL_TIMEx_ConfigBreakDeadTime>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	bf14      	ite	ne
 8006380:	2301      	movne	r3, #1
 8006382:	2300      	moveq	r3, #0
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b00      	cmp	r3, #0
 8006388:	d001      	beq.n	800638e <_ZL12MX_TIM8_Initv+0x136>
  {
    Error_Handler();
 800638a:	f000 f92f 	bl	80065ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800638e:	2108      	movs	r1, #8
 8006390:	4808      	ldr	r0, [pc, #32]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 8006392:	f004 fd91 	bl	800aeb8 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 8006396:	2108      	movs	r1, #8
 8006398:	4806      	ldr	r0, [pc, #24]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 800639a:	f005 fcd1 	bl	800bd40 <HAL_TIMEx_PWMN_Start>

  // Set initial duty cycle to 50%
   __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 50);
 800639e:	4b05      	ldr	r3, [pc, #20]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2232      	movs	r2, #50	@ 0x32
 80063a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80063a6:	4803      	ldr	r0, [pc, #12]	@ (80063b4 <_ZL12MX_TIM8_Initv+0x15c>)
 80063a8:	f000 fa30 	bl	800680c <HAL_TIM_MspPostInit>

}
 80063ac:	bf00      	nop
 80063ae:	3760      	adds	r7, #96	@ 0x60
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	200003bc 	.word	0x200003bc
 80063b8:	40013400 	.word	0x40013400

080063bc <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80063c0:	4b2c      	ldr	r3, [pc, #176]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 80063c2:	4a2d      	ldr	r2, [pc, #180]	@ (8006478 <_ZL13MX_UART4_Initv+0xbc>)
 80063c4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80063c6:	4b2b      	ldr	r3, [pc, #172]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 80063c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80063cc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80063ce:	4b29      	ldr	r3, [pc, #164]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 80063d0:	2200      	movs	r2, #0
 80063d2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80063d4:	4b27      	ldr	r3, [pc, #156]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 80063d6:	2200      	movs	r2, #0
 80063d8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80063da:	4b26      	ldr	r3, [pc, #152]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 80063dc:	2200      	movs	r2, #0
 80063de:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80063e0:	4b24      	ldr	r3, [pc, #144]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 80063e2:	220c      	movs	r2, #12
 80063e4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80063e6:	4b23      	ldr	r3, [pc, #140]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 80063e8:	2200      	movs	r2, #0
 80063ea:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80063ec:	4b21      	ldr	r3, [pc, #132]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 80063ee:	2200      	movs	r2, #0
 80063f0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80063f2:	4b20      	ldr	r3, [pc, #128]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 80063f4:	2200      	movs	r2, #0
 80063f6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80063f8:	4b1e      	ldr	r3, [pc, #120]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 80063fa:	2200      	movs	r2, #0
 80063fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80063fe:	4b1d      	ldr	r3, [pc, #116]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 8006400:	2200      	movs	r2, #0
 8006402:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8006404:	481b      	ldr	r0, [pc, #108]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 8006406:	f005 fec8 	bl	800c19a <HAL_UART_Init>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	bf14      	ite	ne
 8006410:	2301      	movne	r3, #1
 8006412:	2300      	moveq	r3, #0
 8006414:	b2db      	uxtb	r3, r3
 8006416:	2b00      	cmp	r3, #0
 8006418:	d001      	beq.n	800641e <_ZL13MX_UART4_Initv+0x62>
  {
    Error_Handler();
 800641a:	f000 f8e7 	bl	80065ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800641e:	2100      	movs	r1, #0
 8006420:	4814      	ldr	r0, [pc, #80]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 8006422:	f006 fc2f 	bl	800cc84 <HAL_UARTEx_SetTxFifoThreshold>
 8006426:	4603      	mov	r3, r0
 8006428:	2b00      	cmp	r3, #0
 800642a:	bf14      	ite	ne
 800642c:	2301      	movne	r3, #1
 800642e:	2300      	moveq	r3, #0
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <_ZL13MX_UART4_Initv+0x7e>
  {
    Error_Handler();
 8006436:	f000 f8d9 	bl	80065ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800643a:	2100      	movs	r1, #0
 800643c:	480d      	ldr	r0, [pc, #52]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 800643e:	f006 fc5f 	bl	800cd00 <HAL_UARTEx_SetRxFifoThreshold>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	bf14      	ite	ne
 8006448:	2301      	movne	r3, #1
 800644a:	2300      	moveq	r3, #0
 800644c:	b2db      	uxtb	r3, r3
 800644e:	2b00      	cmp	r3, #0
 8006450:	d001      	beq.n	8006456 <_ZL13MX_UART4_Initv+0x9a>
  {
    Error_Handler();
 8006452:	f000 f8cb 	bl	80065ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8006456:	4807      	ldr	r0, [pc, #28]	@ (8006474 <_ZL13MX_UART4_Initv+0xb8>)
 8006458:	f006 fbdb 	bl	800cc12 <HAL_UARTEx_DisableFifoMode>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	bf14      	ite	ne
 8006462:	2301      	movne	r3, #1
 8006464:	2300      	moveq	r3, #0
 8006466:	b2db      	uxtb	r3, r3
 8006468:	2b00      	cmp	r3, #0
 800646a:	d001      	beq.n	8006470 <_ZL13MX_UART4_Initv+0xb4>
  {
    Error_Handler();
 800646c:	f000 f8be 	bl	80065ec <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8006470:	bf00      	nop
 8006472:	bd80      	pop	{r7, pc}
 8006474:	20000408 	.word	0x20000408
 8006478:	40004c00 	.word	0x40004c00

0800647c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b082      	sub	sp, #8
 8006480:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006482:	4b1e      	ldr	r3, [pc, #120]	@ (80064fc <_ZL11MX_DMA_Initv+0x80>)
 8006484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006486:	4a1d      	ldr	r2, [pc, #116]	@ (80064fc <_ZL11MX_DMA_Initv+0x80>)
 8006488:	f043 0304 	orr.w	r3, r3, #4
 800648c:	6493      	str	r3, [r2, #72]	@ 0x48
 800648e:	4b1b      	ldr	r3, [pc, #108]	@ (80064fc <_ZL11MX_DMA_Initv+0x80>)
 8006490:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006492:	f003 0304 	and.w	r3, r3, #4
 8006496:	607b      	str	r3, [r7, #4]
 8006498:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800649a:	4b18      	ldr	r3, [pc, #96]	@ (80064fc <_ZL11MX_DMA_Initv+0x80>)
 800649c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800649e:	4a17      	ldr	r2, [pc, #92]	@ (80064fc <_ZL11MX_DMA_Initv+0x80>)
 80064a0:	f043 0301 	orr.w	r3, r3, #1
 80064a4:	6493      	str	r3, [r2, #72]	@ 0x48
 80064a6:	4b15      	ldr	r3, [pc, #84]	@ (80064fc <_ZL11MX_DMA_Initv+0x80>)
 80064a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	603b      	str	r3, [r7, #0]
 80064b0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 80064b2:	f7ff fcff 	bl	8005eb4 <__NVIC_GetPriorityGrouping>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2200      	movs	r2, #0
 80064ba:	2105      	movs	r1, #5
 80064bc:	4618      	mov	r0, r3
 80064be:	f7ff fd4f 	bl	8005f60 <NVIC_EncodePriority>
 80064c2:	4603      	mov	r3, r0
 80064c4:	4619      	mov	r1, r3
 80064c6:	200b      	movs	r0, #11
 80064c8:	f7ff fd20 	bl	8005f0c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80064cc:	200b      	movs	r0, #11
 80064ce:	f7ff fcff 	bl	8005ed0 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 80064d2:	f7ff fcef 	bl	8005eb4 <__NVIC_GetPriorityGrouping>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2200      	movs	r2, #0
 80064da:	2105      	movs	r1, #5
 80064dc:	4618      	mov	r0, r3
 80064de:	f7ff fd3f 	bl	8005f60 <NVIC_EncodePriority>
 80064e2:	4603      	mov	r3, r0
 80064e4:	4619      	mov	r1, r3
 80064e6:	200c      	movs	r0, #12
 80064e8:	f7ff fd10 	bl	8005f0c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80064ec:	200c      	movs	r0, #12
 80064ee:	f7ff fcef 	bl	8005ed0 <__NVIC_EnableIRQ>

}
 80064f2:	bf00      	nop
 80064f4:	3708      	adds	r7, #8
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	40021000 	.word	0x40021000

08006500 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006500:	b480      	push	{r7}
 8006502:	b087      	sub	sp, #28
 8006504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006506:	4b25      	ldr	r3, [pc, #148]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800650a:	4a24      	ldr	r2, [pc, #144]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 800650c:	f043 0304 	orr.w	r3, r3, #4
 8006510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006512:	4b22      	ldr	r3, [pc, #136]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006516:	f003 0304 	and.w	r3, r3, #4
 800651a:	617b      	str	r3, [r7, #20]
 800651c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800651e:	4b1f      	ldr	r3, [pc, #124]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006520:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006522:	4a1e      	ldr	r2, [pc, #120]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006524:	f043 0320 	orr.w	r3, r3, #32
 8006528:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800652a:	4b1c      	ldr	r3, [pc, #112]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 800652c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800652e:	f003 0320 	and.w	r3, r3, #32
 8006532:	613b      	str	r3, [r7, #16]
 8006534:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006536:	4b19      	ldr	r3, [pc, #100]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006538:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800653a:	4a18      	ldr	r2, [pc, #96]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 800653c:	f043 0301 	orr.w	r3, r3, #1
 8006540:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006542:	4b16      	ldr	r3, [pc, #88]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	60fb      	str	r3, [r7, #12]
 800654c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800654e:	4b13      	ldr	r3, [pc, #76]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006552:	4a12      	ldr	r2, [pc, #72]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006554:	f043 0302 	orr.w	r3, r3, #2
 8006558:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800655a:	4b10      	ldr	r3, [pc, #64]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 800655c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800655e:	f003 0302 	and.w	r3, r3, #2
 8006562:	60bb      	str	r3, [r7, #8]
 8006564:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  __HAL_RCC_HSI48_ENABLE();
 8006566:	4b0d      	ldr	r3, [pc, #52]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006568:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800656c:	4a0b      	ldr	r2, [pc, #44]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 800656e:	f043 0301 	orr.w	r3, r3, #1
 8006572:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
  __HAL_RCC_CRS_CLK_ENABLE();
 8006576:	4b09      	ldr	r3, [pc, #36]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800657a:	4a08      	ldr	r2, [pc, #32]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 800657c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006580:	6593      	str	r3, [r2, #88]	@ 0x58
 8006582:	4b06      	ldr	r3, [pc, #24]	@ (800659c <_ZL12MX_GPIO_Initv+0x9c>)
 8006584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658a:	607b      	str	r3, [r7, #4]
 800658c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END MX_GPIO_Init_2 */
}
 800658e:	bf00      	nop
 8006590:	371c      	adds	r7, #28
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	40021000 	.word	0x40021000

080065a0 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b082      	sub	sp, #8
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* init code for USB_Device */
  MX_USB_Device_Init();
 80065a8:	f010 ff6a 	bl	8017480 <MX_USB_Device_Init>
  /* USER CODE BEGIN 5 */
	statemachine.init();
 80065ac:	4805      	ldr	r0, [pc, #20]	@ (80065c4 <_Z16StartDefaultTaskPv+0x24>)
 80065ae:	f7ff fc6d 	bl	8005e8c <_ZN12Statemachine4initEv>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80065b2:	2001      	movs	r0, #1
 80065b4:	f00d fb89 	bl	8013cca <osDelay>
    statemachine.iteration();
 80065b8:	4802      	ldr	r0, [pc, #8]	@ (80065c4 <_Z16StartDefaultTaskPv+0x24>)
 80065ba:	f7ff fc71 	bl	8005ea0 <_ZN12Statemachine9iterationEv>
    osDelay(1);
 80065be:	bf00      	nop
 80065c0:	e7f7      	b.n	80065b2 <_Z16StartDefaultTaskPv+0x12>
 80065c2:	bf00      	nop
 80065c4:	200004a0 	.word	0x200004a0

080065c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a04      	ldr	r2, [pc, #16]	@ (80065e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d101      	bne.n	80065de <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80065da:	f000 faf3 	bl	8006bc4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80065de:	bf00      	nop
 80065e0:	3708      	adds	r7, #8
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	40012c00 	.word	0x40012c00

080065ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80065ec:	b480      	push	{r7}
 80065ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80065f0:	b672      	cpsid	i
}
 80065f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80065f4:	bf00      	nop
 80065f6:	e7fd      	b.n	80065f4 <Error_Handler+0x8>

080065f8 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af02      	add	r7, sp, #8
Statemachine statemachine(&huart4, &hadc1, &htim8, &hspi1);
 80065fe:	4b05      	ldr	r3, [pc, #20]	@ (8006614 <_Z41__static_initialization_and_destruction_0v+0x1c>)
 8006600:	9300      	str	r3, [sp, #0]
 8006602:	4b05      	ldr	r3, [pc, #20]	@ (8006618 <_Z41__static_initialization_and_destruction_0v+0x20>)
 8006604:	4a05      	ldr	r2, [pc, #20]	@ (800661c <_Z41__static_initialization_and_destruction_0v+0x24>)
 8006606:	4906      	ldr	r1, [pc, #24]	@ (8006620 <_Z41__static_initialization_and_destruction_0v+0x28>)
 8006608:	4806      	ldr	r0, [pc, #24]	@ (8006624 <_Z41__static_initialization_and_destruction_0v+0x2c>)
 800660a:	f7ff fbff 	bl	8005e0c <_ZN12StatemachineC1EP20__UART_HandleTypeDefP17ADC_HandleTypeDefP17TIM_HandleTypeDefP19__SPI_HandleTypeDef>
}
 800660e:	bf00      	nop
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}
 8006614:	20000358 	.word	0x20000358
 8006618:	200003bc 	.word	0x200003bc
 800661c:	200002ec 	.word	0x200002ec
 8006620:	20000408 	.word	0x20000408
 8006624:	200004a0 	.word	0x200004a0

08006628 <_Z41__static_initialization_and_destruction_1v>:
 8006628:	b580      	push	{r7, lr}
 800662a:	af00      	add	r7, sp, #0
Statemachine statemachine(&huart4, &hadc1, &htim8, &hspi1);
 800662c:	4802      	ldr	r0, [pc, #8]	@ (8006638 <_Z41__static_initialization_and_destruction_1v+0x10>)
 800662e:	f7ff fc0d 	bl	8005e4c <_ZN12StatemachineD1Ev>
}
 8006632:	bf00      	nop
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	200004a0 	.word	0x200004a0

0800663c <_GLOBAL__sub_I_hadc1>:
 800663c:	b580      	push	{r7, lr}
 800663e:	af00      	add	r7, sp, #0
 8006640:	f7ff ffda 	bl	80065f8 <_Z41__static_initialization_and_destruction_0v>
 8006644:	bd80      	pop	{r7, pc}

08006646 <_GLOBAL__sub_D_hadc1>:
 8006646:	b580      	push	{r7, lr}
 8006648:	af00      	add	r7, sp, #0
 800664a:	f7ff ffed 	bl	8006628 <_Z41__static_initialization_and_destruction_1v>
 800664e:	bd80      	pop	{r7, pc}

08006650 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006656:	4b11      	ldr	r3, [pc, #68]	@ (800669c <HAL_MspInit+0x4c>)
 8006658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800665a:	4a10      	ldr	r2, [pc, #64]	@ (800669c <HAL_MspInit+0x4c>)
 800665c:	f043 0301 	orr.w	r3, r3, #1
 8006660:	6613      	str	r3, [r2, #96]	@ 0x60
 8006662:	4b0e      	ldr	r3, [pc, #56]	@ (800669c <HAL_MspInit+0x4c>)
 8006664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006666:	f003 0301 	and.w	r3, r3, #1
 800666a:	607b      	str	r3, [r7, #4]
 800666c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800666e:	4b0b      	ldr	r3, [pc, #44]	@ (800669c <HAL_MspInit+0x4c>)
 8006670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006672:	4a0a      	ldr	r2, [pc, #40]	@ (800669c <HAL_MspInit+0x4c>)
 8006674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006678:	6593      	str	r3, [r2, #88]	@ 0x58
 800667a:	4b08      	ldr	r3, [pc, #32]	@ (800669c <HAL_MspInit+0x4c>)
 800667c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800667e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006682:	603b      	str	r3, [r7, #0]
 8006684:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006686:	2200      	movs	r2, #0
 8006688:	210f      	movs	r1, #15
 800668a:	f06f 0001 	mvn.w	r0, #1
 800668e:	f001 fba5 	bl	8007ddc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006692:	bf00      	nop
 8006694:	3708      	adds	r7, #8
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop
 800669c:	40021000 	.word	0x40021000

080066a0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b09a      	sub	sp, #104	@ 0x68
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066a8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80066ac:	2200      	movs	r2, #0
 80066ae:	601a      	str	r2, [r3, #0]
 80066b0:	605a      	str	r2, [r3, #4]
 80066b2:	609a      	str	r2, [r3, #8]
 80066b4:	60da      	str	r2, [r3, #12]
 80066b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80066b8:	f107 0310 	add.w	r3, r7, #16
 80066bc:	2244      	movs	r2, #68	@ 0x44
 80066be:	2100      	movs	r1, #0
 80066c0:	4618      	mov	r0, r3
 80066c2:	f011 fc83 	bl	8017fcc <memset>
  if(hadc->Instance==ADC1)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80066ce:	d134      	bne.n	800673a <HAL_ADC_MspInit+0x9a>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80066d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066d4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80066d6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80066da:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80066dc:	f107 0310 	add.w	r3, r7, #16
 80066e0:	4618      	mov	r0, r3
 80066e2:	f004 f82b 	bl	800a73c <HAL_RCCEx_PeriphCLKConfig>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d001      	beq.n	80066f0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80066ec:	f7ff ff7e 	bl	80065ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80066f0:	4b14      	ldr	r3, [pc, #80]	@ (8006744 <HAL_ADC_MspInit+0xa4>)
 80066f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066f4:	4a13      	ldr	r2, [pc, #76]	@ (8006744 <HAL_ADC_MspInit+0xa4>)
 80066f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80066fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066fc:	4b11      	ldr	r3, [pc, #68]	@ (8006744 <HAL_ADC_MspInit+0xa4>)
 80066fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006700:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006704:	60fb      	str	r3, [r7, #12]
 8006706:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006708:	4b0e      	ldr	r3, [pc, #56]	@ (8006744 <HAL_ADC_MspInit+0xa4>)
 800670a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800670c:	4a0d      	ldr	r2, [pc, #52]	@ (8006744 <HAL_ADC_MspInit+0xa4>)
 800670e:	f043 0301 	orr.w	r3, r3, #1
 8006712:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006714:	4b0b      	ldr	r3, [pc, #44]	@ (8006744 <HAL_ADC_MspInit+0xa4>)
 8006716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	60bb      	str	r3, [r7, #8]
 800671e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006720:	2301      	movs	r3, #1
 8006722:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006724:	2303      	movs	r3, #3
 8006726:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006728:	2300      	movs	r3, #0
 800672a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800672c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006730:	4619      	mov	r1, r3
 8006732:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006736:	f001 fb79 	bl	8007e2c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800673a:	bf00      	nop
 800673c:	3768      	adds	r7, #104	@ 0x68
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}
 8006742:	bf00      	nop
 8006744:	40021000 	.word	0x40021000

08006748 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b08a      	sub	sp, #40	@ 0x28
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006750:	f107 0314 	add.w	r3, r7, #20
 8006754:	2200      	movs	r2, #0
 8006756:	601a      	str	r2, [r3, #0]
 8006758:	605a      	str	r2, [r3, #4]
 800675a:	609a      	str	r2, [r3, #8]
 800675c:	60da      	str	r2, [r3, #12]
 800675e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a17      	ldr	r2, [pc, #92]	@ (80067c4 <HAL_SPI_MspInit+0x7c>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d128      	bne.n	80067bc <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800676a:	4b17      	ldr	r3, [pc, #92]	@ (80067c8 <HAL_SPI_MspInit+0x80>)
 800676c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800676e:	4a16      	ldr	r2, [pc, #88]	@ (80067c8 <HAL_SPI_MspInit+0x80>)
 8006770:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006774:	6613      	str	r3, [r2, #96]	@ 0x60
 8006776:	4b14      	ldr	r3, [pc, #80]	@ (80067c8 <HAL_SPI_MspInit+0x80>)
 8006778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800677a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800677e:	613b      	str	r3, [r7, #16]
 8006780:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006782:	4b11      	ldr	r3, [pc, #68]	@ (80067c8 <HAL_SPI_MspInit+0x80>)
 8006784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006786:	4a10      	ldr	r2, [pc, #64]	@ (80067c8 <HAL_SPI_MspInit+0x80>)
 8006788:	f043 0301 	orr.w	r3, r3, #1
 800678c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800678e:	4b0e      	ldr	r3, [pc, #56]	@ (80067c8 <HAL_SPI_MspInit+0x80>)
 8006790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006792:	f003 0301 	and.w	r3, r3, #1
 8006796:	60fb      	str	r3, [r7, #12]
 8006798:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800679a:	23f0      	movs	r3, #240	@ 0xf0
 800679c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800679e:	2302      	movs	r3, #2
 80067a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067a2:	2300      	movs	r3, #0
 80067a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067a6:	2300      	movs	r3, #0
 80067a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80067aa:	2305      	movs	r3, #5
 80067ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067ae:	f107 0314 	add.w	r3, r7, #20
 80067b2:	4619      	mov	r1, r3
 80067b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80067b8:	f001 fb38 	bl	8007e2c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80067bc:	bf00      	nop
 80067be:	3728      	adds	r7, #40	@ 0x28
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	40013000 	.word	0x40013000
 80067c8:	40021000 	.word	0x40021000

080067cc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b085      	sub	sp, #20
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a0a      	ldr	r2, [pc, #40]	@ (8006804 <HAL_TIM_PWM_MspInit+0x38>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d10b      	bne.n	80067f6 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80067de:	4b0a      	ldr	r3, [pc, #40]	@ (8006808 <HAL_TIM_PWM_MspInit+0x3c>)
 80067e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067e2:	4a09      	ldr	r2, [pc, #36]	@ (8006808 <HAL_TIM_PWM_MspInit+0x3c>)
 80067e4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80067e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80067ea:	4b07      	ldr	r3, [pc, #28]	@ (8006808 <HAL_TIM_PWM_MspInit+0x3c>)
 80067ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067f2:	60fb      	str	r3, [r7, #12]
 80067f4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 80067f6:	bf00      	nop
 80067f8:	3714      	adds	r7, #20
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	40013400 	.word	0x40013400
 8006808:	40021000 	.word	0x40021000

0800680c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b088      	sub	sp, #32
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006814:	f107 030c 	add.w	r3, r7, #12
 8006818:	2200      	movs	r2, #0
 800681a:	601a      	str	r2, [r3, #0]
 800681c:	605a      	str	r2, [r3, #4]
 800681e:	609a      	str	r2, [r3, #8]
 8006820:	60da      	str	r2, [r3, #12]
 8006822:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a19      	ldr	r2, [pc, #100]	@ (8006890 <HAL_TIM_MspPostInit+0x84>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d12c      	bne.n	8006888 <HAL_TIM_MspPostInit+0x7c>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800682e:	4b19      	ldr	r3, [pc, #100]	@ (8006894 <HAL_TIM_MspPostInit+0x88>)
 8006830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006832:	4a18      	ldr	r2, [pc, #96]	@ (8006894 <HAL_TIM_MspPostInit+0x88>)
 8006834:	f043 0302 	orr.w	r3, r3, #2
 8006838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800683a:	4b16      	ldr	r3, [pc, #88]	@ (8006894 <HAL_TIM_MspPostInit+0x88>)
 800683c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800683e:	f003 0302 	and.w	r3, r3, #2
 8006842:	60bb      	str	r3, [r7, #8]
 8006844:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PB1     ------> TIM8_CH3N
    PB9     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006846:	2302      	movs	r3, #2
 8006848:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800684a:	2302      	movs	r3, #2
 800684c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800684e:	2300      	movs	r3, #0
 8006850:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006852:	2300      	movs	r3, #0
 8006854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8006856:	2304      	movs	r3, #4
 8006858:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800685a:	f107 030c 	add.w	r3, r7, #12
 800685e:	4619      	mov	r1, r3
 8006860:	480d      	ldr	r0, [pc, #52]	@ (8006898 <HAL_TIM_MspPostInit+0x8c>)
 8006862:	f001 fae3 	bl	8007e2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006866:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800686a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800686c:	2302      	movs	r3, #2
 800686e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006870:	2300      	movs	r3, #0
 8006872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006874:	2300      	movs	r3, #0
 8006876:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8006878:	230a      	movs	r3, #10
 800687a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800687c:	f107 030c 	add.w	r3, r7, #12
 8006880:	4619      	mov	r1, r3
 8006882:	4805      	ldr	r0, [pc, #20]	@ (8006898 <HAL_TIM_MspPostInit+0x8c>)
 8006884:	f001 fad2 	bl	8007e2c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8006888:	bf00      	nop
 800688a:	3720      	adds	r7, #32
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}
 8006890:	40013400 	.word	0x40013400
 8006894:	40021000 	.word	0x40021000
 8006898:	48000400 	.word	0x48000400

0800689c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b09a      	sub	sp, #104	@ 0x68
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068a4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80068a8:	2200      	movs	r2, #0
 80068aa:	601a      	str	r2, [r3, #0]
 80068ac:	605a      	str	r2, [r3, #4]
 80068ae:	609a      	str	r2, [r3, #8]
 80068b0:	60da      	str	r2, [r3, #12]
 80068b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80068b4:	f107 0310 	add.w	r3, r7, #16
 80068b8:	2244      	movs	r2, #68	@ 0x44
 80068ba:	2100      	movs	r1, #0
 80068bc:	4618      	mov	r0, r3
 80068be:	f011 fb85 	bl	8017fcc <memset>
  if(huart->Instance==UART4)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a1f      	ldr	r2, [pc, #124]	@ (8006944 <HAL_UART_MspInit+0xa8>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d136      	bne.n	800693a <HAL_UART_MspInit+0x9e>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80068cc:	2308      	movs	r3, #8
 80068ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80068d0:	2300      	movs	r3, #0
 80068d2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80068d4:	f107 0310 	add.w	r3, r7, #16
 80068d8:	4618      	mov	r0, r3
 80068da:	f003 ff2f 	bl	800a73c <HAL_RCCEx_PeriphCLKConfig>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d001      	beq.n	80068e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80068e4:	f7ff fe82 	bl	80065ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80068e8:	4b17      	ldr	r3, [pc, #92]	@ (8006948 <HAL_UART_MspInit+0xac>)
 80068ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ec:	4a16      	ldr	r2, [pc, #88]	@ (8006948 <HAL_UART_MspInit+0xac>)
 80068ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80068f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80068f4:	4b14      	ldr	r3, [pc, #80]	@ (8006948 <HAL_UART_MspInit+0xac>)
 80068f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80068fc:	60fb      	str	r3, [r7, #12]
 80068fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006900:	4b11      	ldr	r3, [pc, #68]	@ (8006948 <HAL_UART_MspInit+0xac>)
 8006902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006904:	4a10      	ldr	r2, [pc, #64]	@ (8006948 <HAL_UART_MspInit+0xac>)
 8006906:	f043 0304 	orr.w	r3, r3, #4
 800690a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800690c:	4b0e      	ldr	r3, [pc, #56]	@ (8006948 <HAL_UART_MspInit+0xac>)
 800690e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006910:	f003 0304 	and.w	r3, r3, #4
 8006914:	60bb      	str	r3, [r7, #8]
 8006916:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006918:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800691c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800691e:	2302      	movs	r3, #2
 8006920:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006922:	2300      	movs	r3, #0
 8006924:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006926:	2300      	movs	r3, #0
 8006928:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 800692a:	2305      	movs	r3, #5
 800692c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800692e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006932:	4619      	mov	r1, r3
 8006934:	4805      	ldr	r0, [pc, #20]	@ (800694c <HAL_UART_MspInit+0xb0>)
 8006936:	f001 fa79 	bl	8007e2c <HAL_GPIO_Init>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 800693a:	bf00      	nop
 800693c:	3768      	adds	r7, #104	@ 0x68
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	40004c00 	.word	0x40004c00
 8006948:	40021000 	.word	0x40021000
 800694c:	48000800 	.word	0x48000800

08006950 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b08c      	sub	sp, #48	@ 0x30
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8006958:	2300      	movs	r3, #0
 800695a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 800695c:	2300      	movs	r3, #0
 800695e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8006960:	4b2c      	ldr	r3, [pc, #176]	@ (8006a14 <HAL_InitTick+0xc4>)
 8006962:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006964:	4a2b      	ldr	r2, [pc, #172]	@ (8006a14 <HAL_InitTick+0xc4>)
 8006966:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800696a:	6613      	str	r3, [r2, #96]	@ 0x60
 800696c:	4b29      	ldr	r3, [pc, #164]	@ (8006a14 <HAL_InitTick+0xc4>)
 800696e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006970:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006974:	60bb      	str	r3, [r7, #8]
 8006976:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006978:	f107 020c 	add.w	r2, r7, #12
 800697c:	f107 0310 	add.w	r3, r7, #16
 8006980:	4611      	mov	r1, r2
 8006982:	4618      	mov	r0, r3
 8006984:	f003 fe62 	bl	800a64c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8006988:	f003 fe4a 	bl	800a620 <HAL_RCC_GetPCLK2Freq>
 800698c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800698e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006990:	4a21      	ldr	r2, [pc, #132]	@ (8006a18 <HAL_InitTick+0xc8>)
 8006992:	fba2 2303 	umull	r2, r3, r2, r3
 8006996:	0c9b      	lsrs	r3, r3, #18
 8006998:	3b01      	subs	r3, #1
 800699a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800699c:	4b1f      	ldr	r3, [pc, #124]	@ (8006a1c <HAL_InitTick+0xcc>)
 800699e:	4a20      	ldr	r2, [pc, #128]	@ (8006a20 <HAL_InitTick+0xd0>)
 80069a0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80069a2:	4b1e      	ldr	r3, [pc, #120]	@ (8006a1c <HAL_InitTick+0xcc>)
 80069a4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80069a8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80069aa:	4a1c      	ldr	r2, [pc, #112]	@ (8006a1c <HAL_InitTick+0xcc>)
 80069ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ae:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80069b0:	4b1a      	ldr	r3, [pc, #104]	@ (8006a1c <HAL_InitTick+0xcc>)
 80069b2:	2200      	movs	r2, #0
 80069b4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80069b6:	4b19      	ldr	r3, [pc, #100]	@ (8006a1c <HAL_InitTick+0xcc>)
 80069b8:	2200      	movs	r2, #0
 80069ba:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 80069bc:	4817      	ldr	r0, [pc, #92]	@ (8006a1c <HAL_InitTick+0xcc>)
 80069be:	f004 f958 	bl	800ac72 <HAL_TIM_Base_Init>
 80069c2:	4603      	mov	r3, r0
 80069c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80069c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d11b      	bne.n	8006a08 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80069d0:	4812      	ldr	r0, [pc, #72]	@ (8006a1c <HAL_InitTick+0xcc>)
 80069d2:	f004 f9af 	bl	800ad34 <HAL_TIM_Base_Start_IT>
 80069d6:	4603      	mov	r3, r0
 80069d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80069dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d111      	bne.n	8006a08 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80069e4:	2019      	movs	r0, #25
 80069e6:	f001 fa13 	bl	8007e10 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2b0f      	cmp	r3, #15
 80069ee:	d808      	bhi.n	8006a02 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80069f0:	2200      	movs	r2, #0
 80069f2:	6879      	ldr	r1, [r7, #4]
 80069f4:	2019      	movs	r0, #25
 80069f6:	f001 f9f1 	bl	8007ddc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80069fa:	4a0a      	ldr	r2, [pc, #40]	@ (8006a24 <HAL_InitTick+0xd4>)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6013      	str	r3, [r2, #0]
 8006a00:	e002      	b.n	8006a08 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8006a08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3730      	adds	r7, #48	@ 0x30
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	40021000 	.word	0x40021000
 8006a18:	431bde83 	.word	0x431bde83
 8006a1c:	200004b8 	.word	0x200004b8
 8006a20:	40012c00 	.word	0x40012c00
 8006a24:	20000008 	.word	0x20000008

08006a28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006a2c:	bf00      	nop
 8006a2e:	e7fd      	b.n	8006a2c <NMI_Handler+0x4>

08006a30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006a30:	b480      	push	{r7}
 8006a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006a34:	bf00      	nop
 8006a36:	e7fd      	b.n	8006a34 <HardFault_Handler+0x4>

08006a38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006a3c:	bf00      	nop
 8006a3e:	e7fd      	b.n	8006a3c <MemManage_Handler+0x4>

08006a40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006a40:	b480      	push	{r7}
 8006a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006a44:	bf00      	nop
 8006a46:	e7fd      	b.n	8006a44 <BusFault_Handler+0x4>

08006a48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006a4c:	bf00      	nop
 8006a4e:	e7fd      	b.n	8006a4c <UsageFault_Handler+0x4>

08006a50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006a50:	b480      	push	{r7}
 8006a52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006a54:	bf00      	nop
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr

08006a5e <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006a5e:	b480      	push	{r7}
 8006a60:	af00      	add	r7, sp, #0

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006a62:	bf00      	nop
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	af00      	add	r7, sp, #0

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8006a70:	bf00      	nop
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
	...

08006a7c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8006a80:	4802      	ldr	r0, [pc, #8]	@ (8006a8c <USB_LP_IRQHandler+0x10>)
 8006a82:	f001 fc45 	bl	8008310 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8006a86:	bf00      	nop
 8006a88:	bd80      	pop	{r7, pc}
 8006a8a:	bf00      	nop
 8006a8c:	20003f70 	.word	0x20003f70

08006a90 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006a94:	4802      	ldr	r0, [pc, #8]	@ (8006aa0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8006a96:	f004 fb0f 	bl	800b0b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8006a9a:	bf00      	nop
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	bf00      	nop
 8006aa0:	200004b8 	.word	0x200004b8

08006aa4 <UCPD1_IRQHandler>:

/**
  * @brief This function handles UCPD1 interrupt / UCPD1 wake-up interrupt through EXTI line 43.
  */
void UCPD1_IRQHandler(void)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UCPD1_IRQn 0 */

  /* USER CODE END UCPD1_IRQn 0 */
  USBPD_PORT0_IRQHandler();
 8006aa8:	f009 fd3d 	bl	8010526 <USBPD_PORT0_IRQHandler>

  /* USER CODE BEGIN UCPD1_IRQn 1 */

  /* USER CODE END UCPD1_IRQn 1 */
}
 8006aac:	bf00      	nop
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006ab8:	4a14      	ldr	r2, [pc, #80]	@ (8006b0c <_sbrk+0x5c>)
 8006aba:	4b15      	ldr	r3, [pc, #84]	@ (8006b10 <_sbrk+0x60>)
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006ac4:	4b13      	ldr	r3, [pc, #76]	@ (8006b14 <_sbrk+0x64>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d102      	bne.n	8006ad2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006acc:	4b11      	ldr	r3, [pc, #68]	@ (8006b14 <_sbrk+0x64>)
 8006ace:	4a12      	ldr	r2, [pc, #72]	@ (8006b18 <_sbrk+0x68>)
 8006ad0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006ad2:	4b10      	ldr	r3, [pc, #64]	@ (8006b14 <_sbrk+0x64>)
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4413      	add	r3, r2
 8006ada:	693a      	ldr	r2, [r7, #16]
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d207      	bcs.n	8006af0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006ae0:	f011 faea 	bl	80180b8 <__errno>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	220c      	movs	r2, #12
 8006ae8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006aea:	f04f 33ff 	mov.w	r3, #4294967295
 8006aee:	e009      	b.n	8006b04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006af0:	4b08      	ldr	r3, [pc, #32]	@ (8006b14 <_sbrk+0x64>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006af6:	4b07      	ldr	r3, [pc, #28]	@ (8006b14 <_sbrk+0x64>)
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4413      	add	r3, r2
 8006afe:	4a05      	ldr	r2, [pc, #20]	@ (8006b14 <_sbrk+0x64>)
 8006b00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006b02:	68fb      	ldr	r3, [r7, #12]
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3718      	adds	r7, #24
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}
 8006b0c:	20008000 	.word	0x20008000
 8006b10:	00000400 	.word	0x00000400
 8006b14:	20000504 	.word	0x20000504
 8006b18:	200045b8 	.word	0x200045b8

08006b1c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006b20:	4b06      	ldr	r3, [pc, #24]	@ (8006b3c <SystemInit+0x20>)
 8006b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b26:	4a05      	ldr	r2, [pc, #20]	@ (8006b3c <SystemInit+0x20>)
 8006b28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006b2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006b30:	bf00      	nop
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr
 8006b3a:	bf00      	nop
 8006b3c:	e000ed00 	.word	0xe000ed00

08006b40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006b40:	480d      	ldr	r0, [pc, #52]	@ (8006b78 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006b42:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8006b44:	f7ff ffea 	bl	8006b1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006b48:	480c      	ldr	r0, [pc, #48]	@ (8006b7c <LoopForever+0x6>)
  ldr r1, =_edata
 8006b4a:	490d      	ldr	r1, [pc, #52]	@ (8006b80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8006b84 <LoopForever+0xe>)
  movs r3, #0
 8006b4e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006b50:	e002      	b.n	8006b58 <LoopCopyDataInit>

08006b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006b56:	3304      	adds	r3, #4

08006b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006b5c:	d3f9      	bcc.n	8006b52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8006b88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006b60:	4c0a      	ldr	r4, [pc, #40]	@ (8006b8c <LoopForever+0x16>)
  movs r3, #0
 8006b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006b64:	e001      	b.n	8006b6a <LoopFillZerobss>

08006b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006b68:	3204      	adds	r2, #4

08006b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006b6c:	d3fb      	bcc.n	8006b66 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8006b6e:	f011 faa9 	bl	80180c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006b72:	f7ff fa27 	bl	8005fc4 <main>

08006b76 <LoopForever>:

LoopForever:
    b LoopForever
 8006b76:	e7fe      	b.n	8006b76 <LoopForever>
  ldr   r0, =_estack
 8006b78:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8006b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006b80:	200002ac 	.word	0x200002ac
  ldr r2, =_sidata
 8006b84:	080183e8 	.word	0x080183e8
  ldr r2, =_sbss
 8006b88:	200002ac 	.word	0x200002ac
  ldr r4, =_ebss
 8006b8c:	200045b4 	.word	0x200045b4

08006b90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006b90:	e7fe      	b.n	8006b90 <ADC1_2_IRQHandler>

08006b92 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006b92:	b580      	push	{r7, lr}
 8006b94:	b082      	sub	sp, #8
 8006b96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006b9c:	2003      	movs	r0, #3
 8006b9e:	f001 f912 	bl	8007dc6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006ba2:	200f      	movs	r0, #15
 8006ba4:	f7ff fed4 	bl	8006950 <HAL_InitTick>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d002      	beq.n	8006bb4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	71fb      	strb	r3, [r7, #7]
 8006bb2:	e001      	b.n	8006bb8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006bb4:	f7ff fd4c 	bl	8006650 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006bb8:	79fb      	ldrb	r3, [r7, #7]

}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3708      	adds	r7, #8
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
	...

08006bc4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006bc8:	4b05      	ldr	r3, [pc, #20]	@ (8006be0 <HAL_IncTick+0x1c>)
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	4b05      	ldr	r3, [pc, #20]	@ (8006be4 <HAL_IncTick+0x20>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4413      	add	r3, r2
 8006bd2:	4a03      	ldr	r2, [pc, #12]	@ (8006be0 <HAL_IncTick+0x1c>)
 8006bd4:	6013      	str	r3, [r2, #0]
}
 8006bd6:	bf00      	nop
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr
 8006be0:	20000508 	.word	0x20000508
 8006be4:	2000000c 	.word	0x2000000c

08006be8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006be8:	b480      	push	{r7}
 8006bea:	af00      	add	r7, sp, #0
  return uwTick;
 8006bec:	4b03      	ldr	r3, [pc, #12]	@ (8006bfc <HAL_GetTick+0x14>)
 8006bee:	681b      	ldr	r3, [r3, #0]
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr
 8006bfa:	bf00      	nop
 8006bfc:	20000508 	.word	0x20000508

08006c00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006c08:	f7ff ffee 	bl	8006be8 <HAL_GetTick>
 8006c0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c18:	d004      	beq.n	8006c24 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8006c1a:	4b09      	ldr	r3, [pc, #36]	@ (8006c40 <HAL_Delay+0x40>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	68fa      	ldr	r2, [r7, #12]
 8006c20:	4413      	add	r3, r2
 8006c22:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006c24:	bf00      	nop
 8006c26:	f7ff ffdf 	bl	8006be8 <HAL_GetTick>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	1ad3      	subs	r3, r2, r3
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d8f7      	bhi.n	8006c26 <HAL_Delay+0x26>
  {
  }
}
 8006c36:	bf00      	nop
 8006c38:	bf00      	nop
 8006c3a:	3710      	adds	r7, #16
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bd80      	pop	{r7, pc}
 8006c40:	2000000c 	.word	0x2000000c

08006c44 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	431a      	orrs	r2, r3
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	609a      	str	r2, [r3, #8]
}
 8006c5e:	bf00      	nop
 8006c60:	370c      	adds	r7, #12
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr

08006c6a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006c6a:	b480      	push	{r7}
 8006c6c:	b083      	sub	sp, #12
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
 8006c72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	609a      	str	r2, [r3, #8]
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b087      	sub	sp, #28
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]
 8006cb8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	3360      	adds	r3, #96	@ 0x60
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	4413      	add	r3, r2
 8006cc6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	4b08      	ldr	r3, [pc, #32]	@ (8006cf0 <LL_ADC_SetOffset+0x44>)
 8006cce:	4013      	ands	r3, r2
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006cd6:	683a      	ldr	r2, [r7, #0]
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006ce4:	bf00      	nop
 8006ce6:	371c      	adds	r7, #28
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cee:	4770      	bx	lr
 8006cf0:	03fff000 	.word	0x03fff000

08006cf4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	3360      	adds	r3, #96	@ 0x60
 8006d02:	461a      	mov	r2, r3
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	009b      	lsls	r3, r3, #2
 8006d08:	4413      	add	r3, r2
 8006d0a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3714      	adds	r7, #20
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b087      	sub	sp, #28
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	60b9      	str	r1, [r7, #8]
 8006d2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	3360      	adds	r3, #96	@ 0x60
 8006d30:	461a      	mov	r2, r3
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	4413      	add	r3, r2
 8006d38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	431a      	orrs	r2, r3
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006d4a:	bf00      	nop
 8006d4c:	371c      	adds	r7, #28
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr

08006d56 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006d56:	b480      	push	{r7}
 8006d58:	b087      	sub	sp, #28
 8006d5a:	af00      	add	r7, sp, #0
 8006d5c:	60f8      	str	r0, [r7, #12]
 8006d5e:	60b9      	str	r1, [r7, #8]
 8006d60:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	3360      	adds	r3, #96	@ 0x60
 8006d66:	461a      	mov	r2, r3
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	009b      	lsls	r3, r3, #2
 8006d6c:	4413      	add	r3, r2
 8006d6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	431a      	orrs	r2, r3
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006d80:	bf00      	nop
 8006d82:	371c      	adds	r7, #28
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr

08006d8c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b087      	sub	sp, #28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	60f8      	str	r0, [r7, #12]
 8006d94:	60b9      	str	r1, [r7, #8]
 8006d96:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	3360      	adds	r3, #96	@ 0x60
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	4413      	add	r3, r2
 8006da4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	431a      	orrs	r2, r3
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006db6:	bf00      	nop
 8006db8:	371c      	adds	r7, #28
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc0:	4770      	bx	lr

08006dc2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006dc2:	b480      	push	{r7}
 8006dc4:	b083      	sub	sp, #12
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	6078      	str	r0, [r7, #4]
 8006dca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	695b      	ldr	r3, [r3, #20]
 8006dd0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	431a      	orrs	r2, r3
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	615a      	str	r2, [r3, #20]
}
 8006ddc:	bf00      	nop
 8006dde:	370c      	adds	r7, #12
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b087      	sub	sp, #28
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	60f8      	str	r0, [r7, #12]
 8006df0:	60b9      	str	r1, [r7, #8]
 8006df2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	3330      	adds	r3, #48	@ 0x30
 8006df8:	461a      	mov	r2, r3
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	0a1b      	lsrs	r3, r3, #8
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	f003 030c 	and.w	r3, r3, #12
 8006e04:	4413      	add	r3, r2
 8006e06:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	f003 031f 	and.w	r3, r3, #31
 8006e12:	211f      	movs	r1, #31
 8006e14:	fa01 f303 	lsl.w	r3, r1, r3
 8006e18:	43db      	mvns	r3, r3
 8006e1a:	401a      	ands	r2, r3
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	0e9b      	lsrs	r3, r3, #26
 8006e20:	f003 011f 	and.w	r1, r3, #31
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f003 031f 	and.w	r3, r3, #31
 8006e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e2e:	431a      	orrs	r2, r3
 8006e30:	697b      	ldr	r3, [r7, #20]
 8006e32:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006e34:	bf00      	nop
 8006e36:	371c      	adds	r7, #28
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr

08006e40 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b087      	sub	sp, #28
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	3314      	adds	r3, #20
 8006e50:	461a      	mov	r2, r3
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	0e5b      	lsrs	r3, r3, #25
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	f003 0304 	and.w	r3, r3, #4
 8006e5c:	4413      	add	r3, r2
 8006e5e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	0d1b      	lsrs	r3, r3, #20
 8006e68:	f003 031f 	and.w	r3, r3, #31
 8006e6c:	2107      	movs	r1, #7
 8006e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e72:	43db      	mvns	r3, r3
 8006e74:	401a      	ands	r2, r3
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	0d1b      	lsrs	r3, r3, #20
 8006e7a:	f003 031f 	and.w	r3, r3, #31
 8006e7e:	6879      	ldr	r1, [r7, #4]
 8006e80:	fa01 f303 	lsl.w	r3, r1, r3
 8006e84:	431a      	orrs	r2, r3
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006e8a:	bf00      	nop
 8006e8c:	371c      	adds	r7, #28
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
	...

08006e98 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006eb0:	43db      	mvns	r3, r3
 8006eb2:	401a      	ands	r2, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f003 0318 	and.w	r3, r3, #24
 8006eba:	4908      	ldr	r1, [pc, #32]	@ (8006edc <LL_ADC_SetChannelSingleDiff+0x44>)
 8006ebc:	40d9      	lsrs	r1, r3
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	400b      	ands	r3, r1
 8006ec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ec6:	431a      	orrs	r2, r3
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006ece:	bf00      	nop
 8006ed0:	3714      	adds	r7, #20
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	0007ffff 	.word	0x0007ffff

08006ee0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006ef0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	6093      	str	r3, [r2, #8]
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f18:	d101      	bne.n	8006f1e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e000      	b.n	8006f20 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006f1e:	2300      	movs	r3, #0
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006f3c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006f40:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006f48:	bf00      	nop
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f68:	d101      	bne.n	8006f6e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e000      	b.n	8006f70 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006f6e:	2300      	movs	r3, #0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	f003 0301 	and.w	r3, r3, #1
 8006f8c:	2b01      	cmp	r3, #1
 8006f8e:	d101      	bne.n	8006f94 <LL_ADC_IsEnabled+0x18>
 8006f90:	2301      	movs	r3, #1
 8006f92:	e000      	b.n	8006f96 <LL_ADC_IsEnabled+0x1a>
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	370c      	adds	r7, #12
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr

08006fa2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006fa2:	b480      	push	{r7}
 8006fa4:	b083      	sub	sp, #12
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	f003 0304 	and.w	r3, r3, #4
 8006fb2:	2b04      	cmp	r3, #4
 8006fb4:	d101      	bne.n	8006fba <LL_ADC_REG_IsConversionOngoing+0x18>
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e000      	b.n	8006fbc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006fba:	2300      	movs	r3, #0
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	f003 0308 	and.w	r3, r3, #8
 8006fd8:	2b08      	cmp	r3, #8
 8006fda:	d101      	bne.n	8006fe0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e000      	b.n	8006fe2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8006fe0:	2300      	movs	r3, #0
}
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	370c      	adds	r7, #12
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr
	...

08006ff0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006ff0:	b590      	push	{r4, r7, lr}
 8006ff2:	b089      	sub	sp, #36	@ 0x24
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d101      	bne.n	800700a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e167      	b.n	80072da <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007014:	2b00      	cmp	r3, #0
 8007016:	d109      	bne.n	800702c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f7ff fb41 	bl	80066a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4618      	mov	r0, r3
 8007032:	f7ff ff67 	bl	8006f04 <LL_ADC_IsDeepPowerDownEnabled>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d004      	beq.n	8007046 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4618      	mov	r0, r3
 8007042:	f7ff ff4d 	bl	8006ee0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4618      	mov	r0, r3
 800704c:	f7ff ff82 	bl	8006f54 <LL_ADC_IsInternalRegulatorEnabled>
 8007050:	4603      	mov	r3, r0
 8007052:	2b00      	cmp	r3, #0
 8007054:	d115      	bne.n	8007082 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4618      	mov	r0, r3
 800705c:	f7ff ff66 	bl	8006f2c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007060:	4ba0      	ldr	r3, [pc, #640]	@ (80072e4 <HAL_ADC_Init+0x2f4>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	099b      	lsrs	r3, r3, #6
 8007066:	4aa0      	ldr	r2, [pc, #640]	@ (80072e8 <HAL_ADC_Init+0x2f8>)
 8007068:	fba2 2303 	umull	r2, r3, r2, r3
 800706c:	099b      	lsrs	r3, r3, #6
 800706e:	3301      	adds	r3, #1
 8007070:	005b      	lsls	r3, r3, #1
 8007072:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007074:	e002      	b.n	800707c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	3b01      	subs	r3, #1
 800707a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d1f9      	bne.n	8007076 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4618      	mov	r0, r3
 8007088:	f7ff ff64 	bl	8006f54 <LL_ADC_IsInternalRegulatorEnabled>
 800708c:	4603      	mov	r3, r0
 800708e:	2b00      	cmp	r3, #0
 8007090:	d10d      	bne.n	80070ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007096:	f043 0210 	orr.w	r2, r3, #16
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070a2:	f043 0201 	orr.w	r2, r3, #1
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4618      	mov	r0, r3
 80070b4:	f7ff ff75 	bl	8006fa2 <LL_ADC_REG_IsConversionOngoing>
 80070b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070be:	f003 0310 	and.w	r3, r3, #16
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f040 8100 	bne.w	80072c8 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f040 80fc 	bne.w	80072c8 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070d4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80070d8:	f043 0202 	orr.w	r2, r3, #2
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4618      	mov	r0, r3
 80070e6:	f7ff ff49 	bl	8006f7c <LL_ADC_IsEnabled>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d111      	bne.n	8007114 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80070f0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80070f4:	f7ff ff42 	bl	8006f7c <LL_ADC_IsEnabled>
 80070f8:	4604      	mov	r4, r0
 80070fa:	487c      	ldr	r0, [pc, #496]	@ (80072ec <HAL_ADC_Init+0x2fc>)
 80070fc:	f7ff ff3e 	bl	8006f7c <LL_ADC_IsEnabled>
 8007100:	4603      	mov	r3, r0
 8007102:	4323      	orrs	r3, r4
 8007104:	2b00      	cmp	r3, #0
 8007106:	d105      	bne.n	8007114 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	4619      	mov	r1, r3
 800710e:	4878      	ldr	r0, [pc, #480]	@ (80072f0 <HAL_ADC_Init+0x300>)
 8007110:	f7ff fd98 	bl	8006c44 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	7f5b      	ldrb	r3, [r3, #29]
 8007118:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800711e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8007124:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800712a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007132:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007134:	4313      	orrs	r3, r2
 8007136:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800713e:	2b01      	cmp	r3, #1
 8007140:	d106      	bne.n	8007150 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007146:	3b01      	subs	r3, #1
 8007148:	045b      	lsls	r3, r3, #17
 800714a:	69ba      	ldr	r2, [r7, #24]
 800714c:	4313      	orrs	r3, r2
 800714e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007154:	2b00      	cmp	r3, #0
 8007156:	d009      	beq.n	800716c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800715c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007164:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007166:	69ba      	ldr	r2, [r7, #24]
 8007168:	4313      	orrs	r3, r2
 800716a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	68da      	ldr	r2, [r3, #12]
 8007172:	4b60      	ldr	r3, [pc, #384]	@ (80072f4 <HAL_ADC_Init+0x304>)
 8007174:	4013      	ands	r3, r2
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	6812      	ldr	r2, [r2, #0]
 800717a:	69b9      	ldr	r1, [r7, #24]
 800717c:	430b      	orrs	r3, r1
 800717e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	691b      	ldr	r3, [r3, #16]
 8007186:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	430a      	orrs	r2, r1
 8007194:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4618      	mov	r0, r3
 800719c:	f7ff ff14 	bl	8006fc8 <LL_ADC_INJ_IsConversionOngoing>
 80071a0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80071a2:	697b      	ldr	r3, [r7, #20]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d16d      	bne.n	8007284 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d16a      	bne.n	8007284 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80071b2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80071ba:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80071bc:	4313      	orrs	r3, r2
 80071be:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80071ca:	f023 0302 	bic.w	r3, r3, #2
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	6812      	ldr	r2, [r2, #0]
 80071d2:	69b9      	ldr	r1, [r7, #24]
 80071d4:	430b      	orrs	r3, r1
 80071d6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	691b      	ldr	r3, [r3, #16]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d017      	beq.n	8007210 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	691a      	ldr	r2, [r3, #16]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80071ee:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80071f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80071fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	6911      	ldr	r1, [r2, #16]
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	6812      	ldr	r2, [r2, #0]
 8007208:	430b      	orrs	r3, r1
 800720a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800720e:	e013      	b.n	8007238 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	691a      	ldr	r2, [r3, #16]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800721e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	6812      	ldr	r2, [r2, #0]
 800722c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007230:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007234:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800723e:	2b01      	cmp	r3, #1
 8007240:	d118      	bne.n	8007274 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	691b      	ldr	r3, [r3, #16]
 8007248:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800724c:	f023 0304 	bic.w	r3, r3, #4
 8007250:	687a      	ldr	r2, [r7, #4]
 8007252:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8007254:	687a      	ldr	r2, [r7, #4]
 8007256:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007258:	4311      	orrs	r1, r2
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800725e:	4311      	orrs	r1, r2
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007264:	430a      	orrs	r2, r1
 8007266:	431a      	orrs	r2, r3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f042 0201 	orr.w	r2, r2, #1
 8007270:	611a      	str	r2, [r3, #16]
 8007272:	e007      	b.n	8007284 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	691a      	ldr	r2, [r3, #16]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f022 0201 	bic.w	r2, r2, #1
 8007282:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	695b      	ldr	r3, [r3, #20]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d10c      	bne.n	80072a6 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007292:	f023 010f 	bic.w	r1, r3, #15
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	1e5a      	subs	r2, r3, #1
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	430a      	orrs	r2, r1
 80072a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80072a4:	e007      	b.n	80072b6 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f022 020f 	bic.w	r2, r2, #15
 80072b4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ba:	f023 0303 	bic.w	r3, r3, #3
 80072be:	f043 0201 	orr.w	r2, r3, #1
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80072c6:	e007      	b.n	80072d8 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072cc:	f043 0210 	orr.w	r2, r3, #16
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80072d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3724      	adds	r7, #36	@ 0x24
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd90      	pop	{r4, r7, pc}
 80072e2:	bf00      	nop
 80072e4:	20000004 	.word	0x20000004
 80072e8:	053e2d63 	.word	0x053e2d63
 80072ec:	50000100 	.word	0x50000100
 80072f0:	50000300 	.word	0x50000300
 80072f4:	fff04007 	.word	0xfff04007

080072f8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b0b6      	sub	sp, #216	@ 0xd8
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007302:	2300      	movs	r3, #0
 8007304:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007308:	2300      	movs	r3, #0
 800730a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007312:	2b01      	cmp	r3, #1
 8007314:	d101      	bne.n	800731a <HAL_ADC_ConfigChannel+0x22>
 8007316:	2302      	movs	r3, #2
 8007318:	e3c8      	b.n	8007aac <HAL_ADC_ConfigChannel+0x7b4>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2201      	movs	r2, #1
 800731e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4618      	mov	r0, r3
 8007328:	f7ff fe3b 	bl	8006fa2 <LL_ADC_REG_IsConversionOngoing>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	f040 83ad 	bne.w	8007a8e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6818      	ldr	r0, [r3, #0]
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	6859      	ldr	r1, [r3, #4]
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	461a      	mov	r2, r3
 8007342:	f7ff fd51 	bl	8006de8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4618      	mov	r0, r3
 800734c:	f7ff fe29 	bl	8006fa2 <LL_ADC_REG_IsConversionOngoing>
 8007350:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4618      	mov	r0, r3
 800735a:	f7ff fe35 	bl	8006fc8 <LL_ADC_INJ_IsConversionOngoing>
 800735e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007362:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007366:	2b00      	cmp	r3, #0
 8007368:	f040 81d9 	bne.w	800771e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800736c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007370:	2b00      	cmp	r3, #0
 8007372:	f040 81d4 	bne.w	800771e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800737e:	d10f      	bne.n	80073a0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6818      	ldr	r0, [r3, #0]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2200      	movs	r2, #0
 800738a:	4619      	mov	r1, r3
 800738c:	f7ff fd58 	bl	8006e40 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8007398:	4618      	mov	r0, r3
 800739a:	f7ff fd12 	bl	8006dc2 <LL_ADC_SetSamplingTimeCommonConfig>
 800739e:	e00e      	b.n	80073be <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6818      	ldr	r0, [r3, #0]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	6819      	ldr	r1, [r3, #0]
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	461a      	mov	r2, r3
 80073ae:	f7ff fd47 	bl	8006e40 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	2100      	movs	r1, #0
 80073b8:	4618      	mov	r0, r3
 80073ba:	f7ff fd02 	bl	8006dc2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	695a      	ldr	r2, [r3, #20]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	08db      	lsrs	r3, r3, #3
 80073ca:	f003 0303 	and.w	r3, r3, #3
 80073ce:	005b      	lsls	r3, r3, #1
 80073d0:	fa02 f303 	lsl.w	r3, r2, r3
 80073d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	691b      	ldr	r3, [r3, #16]
 80073dc:	2b04      	cmp	r3, #4
 80073de:	d022      	beq.n	8007426 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6818      	ldr	r0, [r3, #0]
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	6919      	ldr	r1, [r3, #16]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80073f0:	f7ff fc5c 	bl	8006cac <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6818      	ldr	r0, [r3, #0]
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	6919      	ldr	r1, [r3, #16]
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	699b      	ldr	r3, [r3, #24]
 8007400:	461a      	mov	r2, r3
 8007402:	f7ff fca8 	bl	8006d56 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6818      	ldr	r0, [r3, #0]
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007412:	2b01      	cmp	r3, #1
 8007414:	d102      	bne.n	800741c <HAL_ADC_ConfigChannel+0x124>
 8007416:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800741a:	e000      	b.n	800741e <HAL_ADC_ConfigChannel+0x126>
 800741c:	2300      	movs	r3, #0
 800741e:	461a      	mov	r2, r3
 8007420:	f7ff fcb4 	bl	8006d8c <LL_ADC_SetOffsetSaturation>
 8007424:	e17b      	b.n	800771e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	2100      	movs	r1, #0
 800742c:	4618      	mov	r0, r3
 800742e:	f7ff fc61 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 8007432:	4603      	mov	r3, r0
 8007434:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007438:	2b00      	cmp	r3, #0
 800743a:	d10a      	bne.n	8007452 <HAL_ADC_ConfigChannel+0x15a>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2100      	movs	r1, #0
 8007442:	4618      	mov	r0, r3
 8007444:	f7ff fc56 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 8007448:	4603      	mov	r3, r0
 800744a:	0e9b      	lsrs	r3, r3, #26
 800744c:	f003 021f 	and.w	r2, r3, #31
 8007450:	e01e      	b.n	8007490 <HAL_ADC_ConfigChannel+0x198>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	2100      	movs	r1, #0
 8007458:	4618      	mov	r0, r3
 800745a:	f7ff fc4b 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 800745e:	4603      	mov	r3, r0
 8007460:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007464:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007468:	fa93 f3a3 	rbit	r3, r3
 800746c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007470:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007474:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007478:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800747c:	2b00      	cmp	r3, #0
 800747e:	d101      	bne.n	8007484 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8007480:	2320      	movs	r3, #32
 8007482:	e004      	b.n	800748e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8007484:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007488:	fab3 f383 	clz	r3, r3
 800748c:	b2db      	uxtb	r3, r3
 800748e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007498:	2b00      	cmp	r3, #0
 800749a:	d105      	bne.n	80074a8 <HAL_ADC_ConfigChannel+0x1b0>
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	0e9b      	lsrs	r3, r3, #26
 80074a2:	f003 031f 	and.w	r3, r3, #31
 80074a6:	e018      	b.n	80074da <HAL_ADC_ConfigChannel+0x1e2>
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80074b4:	fa93 f3a3 	rbit	r3, r3
 80074b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80074bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80074c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d101      	bne.n	80074d0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80074cc:	2320      	movs	r3, #32
 80074ce:	e004      	b.n	80074da <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80074d0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80074d4:	fab3 f383 	clz	r3, r3
 80074d8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80074da:	429a      	cmp	r2, r3
 80074dc:	d106      	bne.n	80074ec <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	2200      	movs	r2, #0
 80074e4:	2100      	movs	r1, #0
 80074e6:	4618      	mov	r0, r3
 80074e8:	f7ff fc1a 	bl	8006d20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2101      	movs	r1, #1
 80074f2:	4618      	mov	r0, r3
 80074f4:	f7ff fbfe 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 80074f8:	4603      	mov	r3, r0
 80074fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d10a      	bne.n	8007518 <HAL_ADC_ConfigChannel+0x220>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2101      	movs	r1, #1
 8007508:	4618      	mov	r0, r3
 800750a:	f7ff fbf3 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 800750e:	4603      	mov	r3, r0
 8007510:	0e9b      	lsrs	r3, r3, #26
 8007512:	f003 021f 	and.w	r2, r3, #31
 8007516:	e01e      	b.n	8007556 <HAL_ADC_ConfigChannel+0x25e>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	2101      	movs	r1, #1
 800751e:	4618      	mov	r0, r3
 8007520:	f7ff fbe8 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 8007524:	4603      	mov	r3, r0
 8007526:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800752a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800752e:	fa93 f3a3 	rbit	r3, r3
 8007532:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8007536:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800753a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800753e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007542:	2b00      	cmp	r3, #0
 8007544:	d101      	bne.n	800754a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8007546:	2320      	movs	r3, #32
 8007548:	e004      	b.n	8007554 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800754a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800754e:	fab3 f383 	clz	r3, r3
 8007552:	b2db      	uxtb	r3, r3
 8007554:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800755e:	2b00      	cmp	r3, #0
 8007560:	d105      	bne.n	800756e <HAL_ADC_ConfigChannel+0x276>
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	0e9b      	lsrs	r3, r3, #26
 8007568:	f003 031f 	and.w	r3, r3, #31
 800756c:	e018      	b.n	80075a0 <HAL_ADC_ConfigChannel+0x2a8>
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007576:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800757a:	fa93 f3a3 	rbit	r3, r3
 800757e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007582:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007586:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800758a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800758e:	2b00      	cmp	r3, #0
 8007590:	d101      	bne.n	8007596 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8007592:	2320      	movs	r3, #32
 8007594:	e004      	b.n	80075a0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8007596:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800759a:	fab3 f383 	clz	r3, r3
 800759e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d106      	bne.n	80075b2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	2200      	movs	r2, #0
 80075aa:	2101      	movs	r1, #1
 80075ac:	4618      	mov	r0, r3
 80075ae:	f7ff fbb7 	bl	8006d20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2102      	movs	r1, #2
 80075b8:	4618      	mov	r0, r3
 80075ba:	f7ff fb9b 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 80075be:	4603      	mov	r3, r0
 80075c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d10a      	bne.n	80075de <HAL_ADC_ConfigChannel+0x2e6>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2102      	movs	r1, #2
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7ff fb90 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 80075d4:	4603      	mov	r3, r0
 80075d6:	0e9b      	lsrs	r3, r3, #26
 80075d8:	f003 021f 	and.w	r2, r3, #31
 80075dc:	e01e      	b.n	800761c <HAL_ADC_ConfigChannel+0x324>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2102      	movs	r1, #2
 80075e4:	4618      	mov	r0, r3
 80075e6:	f7ff fb85 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 80075ea:	4603      	mov	r3, r0
 80075ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80075f4:	fa93 f3a3 	rbit	r3, r3
 80075f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80075fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007600:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8007604:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007608:	2b00      	cmp	r3, #0
 800760a:	d101      	bne.n	8007610 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800760c:	2320      	movs	r3, #32
 800760e:	e004      	b.n	800761a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8007610:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007614:	fab3 f383 	clz	r3, r3
 8007618:	b2db      	uxtb	r3, r3
 800761a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007624:	2b00      	cmp	r3, #0
 8007626:	d105      	bne.n	8007634 <HAL_ADC_ConfigChannel+0x33c>
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	0e9b      	lsrs	r3, r3, #26
 800762e:	f003 031f 	and.w	r3, r3, #31
 8007632:	e016      	b.n	8007662 <HAL_ADC_ConfigChannel+0x36a>
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800763c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007640:	fa93 f3a3 	rbit	r3, r3
 8007644:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8007646:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007648:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800764c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007650:	2b00      	cmp	r3, #0
 8007652:	d101      	bne.n	8007658 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8007654:	2320      	movs	r3, #32
 8007656:	e004      	b.n	8007662 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8007658:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800765c:	fab3 f383 	clz	r3, r3
 8007660:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007662:	429a      	cmp	r2, r3
 8007664:	d106      	bne.n	8007674 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2200      	movs	r2, #0
 800766c:	2102      	movs	r1, #2
 800766e:	4618      	mov	r0, r3
 8007670:	f7ff fb56 	bl	8006d20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2103      	movs	r1, #3
 800767a:	4618      	mov	r0, r3
 800767c:	f7ff fb3a 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 8007680:	4603      	mov	r3, r0
 8007682:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10a      	bne.n	80076a0 <HAL_ADC_ConfigChannel+0x3a8>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	2103      	movs	r1, #3
 8007690:	4618      	mov	r0, r3
 8007692:	f7ff fb2f 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 8007696:	4603      	mov	r3, r0
 8007698:	0e9b      	lsrs	r3, r3, #26
 800769a:	f003 021f 	and.w	r2, r3, #31
 800769e:	e017      	b.n	80076d0 <HAL_ADC_ConfigChannel+0x3d8>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2103      	movs	r1, #3
 80076a6:	4618      	mov	r0, r3
 80076a8:	f7ff fb24 	bl	8006cf4 <LL_ADC_GetOffsetChannel>
 80076ac:	4603      	mov	r3, r0
 80076ae:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076b2:	fa93 f3a3 	rbit	r3, r3
 80076b6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80076b8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076ba:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80076bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d101      	bne.n	80076c6 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80076c2:	2320      	movs	r3, #32
 80076c4:	e003      	b.n	80076ce <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80076c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076c8:	fab3 f383 	clz	r3, r3
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d105      	bne.n	80076e8 <HAL_ADC_ConfigChannel+0x3f0>
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	0e9b      	lsrs	r3, r3, #26
 80076e2:	f003 031f 	and.w	r3, r3, #31
 80076e6:	e011      	b.n	800770c <HAL_ADC_ConfigChannel+0x414>
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076f0:	fa93 f3a3 	rbit	r3, r3
 80076f4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80076f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80076fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d101      	bne.n	8007704 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8007700:	2320      	movs	r3, #32
 8007702:	e003      	b.n	800770c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8007704:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007706:	fab3 f383 	clz	r3, r3
 800770a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800770c:	429a      	cmp	r2, r3
 800770e:	d106      	bne.n	800771e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2200      	movs	r2, #0
 8007716:	2103      	movs	r1, #3
 8007718:	4618      	mov	r0, r3
 800771a:	f7ff fb01 	bl	8006d20 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4618      	mov	r0, r3
 8007724:	f7ff fc2a 	bl	8006f7c <LL_ADC_IsEnabled>
 8007728:	4603      	mov	r3, r0
 800772a:	2b00      	cmp	r3, #0
 800772c:	f040 8140 	bne.w	80079b0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6818      	ldr	r0, [r3, #0]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	6819      	ldr	r1, [r3, #0]
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	68db      	ldr	r3, [r3, #12]
 800773c:	461a      	mov	r2, r3
 800773e:	f7ff fbab 	bl	8006e98 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	4a8f      	ldr	r2, [pc, #572]	@ (8007984 <HAL_ADC_ConfigChannel+0x68c>)
 8007748:	4293      	cmp	r3, r2
 800774a:	f040 8131 	bne.w	80079b0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800775a:	2b00      	cmp	r3, #0
 800775c:	d10b      	bne.n	8007776 <HAL_ADC_ConfigChannel+0x47e>
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	0e9b      	lsrs	r3, r3, #26
 8007764:	3301      	adds	r3, #1
 8007766:	f003 031f 	and.w	r3, r3, #31
 800776a:	2b09      	cmp	r3, #9
 800776c:	bf94      	ite	ls
 800776e:	2301      	movls	r3, #1
 8007770:	2300      	movhi	r3, #0
 8007772:	b2db      	uxtb	r3, r3
 8007774:	e019      	b.n	80077aa <HAL_ADC_ConfigChannel+0x4b2>
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800777c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800777e:	fa93 f3a3 	rbit	r3, r3
 8007782:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8007784:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007786:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8007788:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800778a:	2b00      	cmp	r3, #0
 800778c:	d101      	bne.n	8007792 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800778e:	2320      	movs	r3, #32
 8007790:	e003      	b.n	800779a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8007792:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007794:	fab3 f383 	clz	r3, r3
 8007798:	b2db      	uxtb	r3, r3
 800779a:	3301      	adds	r3, #1
 800779c:	f003 031f 	and.w	r3, r3, #31
 80077a0:	2b09      	cmp	r3, #9
 80077a2:	bf94      	ite	ls
 80077a4:	2301      	movls	r3, #1
 80077a6:	2300      	movhi	r3, #0
 80077a8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d079      	beq.n	80078a2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d107      	bne.n	80077ca <HAL_ADC_ConfigChannel+0x4d2>
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	0e9b      	lsrs	r3, r3, #26
 80077c0:	3301      	adds	r3, #1
 80077c2:	069b      	lsls	r3, r3, #26
 80077c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80077c8:	e015      	b.n	80077f6 <HAL_ADC_ConfigChannel+0x4fe>
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077d2:	fa93 f3a3 	rbit	r3, r3
 80077d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80077d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077da:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80077dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d101      	bne.n	80077e6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80077e2:	2320      	movs	r3, #32
 80077e4:	e003      	b.n	80077ee <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80077e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077e8:	fab3 f383 	clz	r3, r3
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	3301      	adds	r3, #1
 80077f0:	069b      	lsls	r3, r3, #26
 80077f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d109      	bne.n	8007816 <HAL_ADC_ConfigChannel+0x51e>
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	0e9b      	lsrs	r3, r3, #26
 8007808:	3301      	adds	r3, #1
 800780a:	f003 031f 	and.w	r3, r3, #31
 800780e:	2101      	movs	r1, #1
 8007810:	fa01 f303 	lsl.w	r3, r1, r3
 8007814:	e017      	b.n	8007846 <HAL_ADC_ConfigChannel+0x54e>
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800781c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800781e:	fa93 f3a3 	rbit	r3, r3
 8007822:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8007824:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007826:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8007828:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800782a:	2b00      	cmp	r3, #0
 800782c:	d101      	bne.n	8007832 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800782e:	2320      	movs	r3, #32
 8007830:	e003      	b.n	800783a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8007832:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007834:	fab3 f383 	clz	r3, r3
 8007838:	b2db      	uxtb	r3, r3
 800783a:	3301      	adds	r3, #1
 800783c:	f003 031f 	and.w	r3, r3, #31
 8007840:	2101      	movs	r1, #1
 8007842:	fa01 f303 	lsl.w	r3, r1, r3
 8007846:	ea42 0103 	orr.w	r1, r2, r3
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007852:	2b00      	cmp	r3, #0
 8007854:	d10a      	bne.n	800786c <HAL_ADC_ConfigChannel+0x574>
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	0e9b      	lsrs	r3, r3, #26
 800785c:	3301      	adds	r3, #1
 800785e:	f003 021f 	and.w	r2, r3, #31
 8007862:	4613      	mov	r3, r2
 8007864:	005b      	lsls	r3, r3, #1
 8007866:	4413      	add	r3, r2
 8007868:	051b      	lsls	r3, r3, #20
 800786a:	e018      	b.n	800789e <HAL_ADC_ConfigChannel+0x5a6>
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007874:	fa93 f3a3 	rbit	r3, r3
 8007878:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800787a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800787c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800787e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007880:	2b00      	cmp	r3, #0
 8007882:	d101      	bne.n	8007888 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8007884:	2320      	movs	r3, #32
 8007886:	e003      	b.n	8007890 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8007888:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800788a:	fab3 f383 	clz	r3, r3
 800788e:	b2db      	uxtb	r3, r3
 8007890:	3301      	adds	r3, #1
 8007892:	f003 021f 	and.w	r2, r3, #31
 8007896:	4613      	mov	r3, r2
 8007898:	005b      	lsls	r3, r3, #1
 800789a:	4413      	add	r3, r2
 800789c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800789e:	430b      	orrs	r3, r1
 80078a0:	e081      	b.n	80079a6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d107      	bne.n	80078be <HAL_ADC_ConfigChannel+0x5c6>
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	0e9b      	lsrs	r3, r3, #26
 80078b4:	3301      	adds	r3, #1
 80078b6:	069b      	lsls	r3, r3, #26
 80078b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80078bc:	e015      	b.n	80078ea <HAL_ADC_ConfigChannel+0x5f2>
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078c6:	fa93 f3a3 	rbit	r3, r3
 80078ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80078cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ce:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80078d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d101      	bne.n	80078da <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80078d6:	2320      	movs	r3, #32
 80078d8:	e003      	b.n	80078e2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80078da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078dc:	fab3 f383 	clz	r3, r3
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	3301      	adds	r3, #1
 80078e4:	069b      	lsls	r3, r3, #26
 80078e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d109      	bne.n	800790a <HAL_ADC_ConfigChannel+0x612>
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	0e9b      	lsrs	r3, r3, #26
 80078fc:	3301      	adds	r3, #1
 80078fe:	f003 031f 	and.w	r3, r3, #31
 8007902:	2101      	movs	r1, #1
 8007904:	fa01 f303 	lsl.w	r3, r1, r3
 8007908:	e017      	b.n	800793a <HAL_ADC_ConfigChannel+0x642>
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007910:	6a3b      	ldr	r3, [r7, #32]
 8007912:	fa93 f3a3 	rbit	r3, r3
 8007916:	61fb      	str	r3, [r7, #28]
  return result;
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800791c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800791e:	2b00      	cmp	r3, #0
 8007920:	d101      	bne.n	8007926 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8007922:	2320      	movs	r3, #32
 8007924:	e003      	b.n	800792e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8007926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007928:	fab3 f383 	clz	r3, r3
 800792c:	b2db      	uxtb	r3, r3
 800792e:	3301      	adds	r3, #1
 8007930:	f003 031f 	and.w	r3, r3, #31
 8007934:	2101      	movs	r1, #1
 8007936:	fa01 f303 	lsl.w	r3, r1, r3
 800793a:	ea42 0103 	orr.w	r1, r2, r3
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10d      	bne.n	8007966 <HAL_ADC_ConfigChannel+0x66e>
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	0e9b      	lsrs	r3, r3, #26
 8007950:	3301      	adds	r3, #1
 8007952:	f003 021f 	and.w	r2, r3, #31
 8007956:	4613      	mov	r3, r2
 8007958:	005b      	lsls	r3, r3, #1
 800795a:	4413      	add	r3, r2
 800795c:	3b1e      	subs	r3, #30
 800795e:	051b      	lsls	r3, r3, #20
 8007960:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007964:	e01e      	b.n	80079a4 <HAL_ADC_ConfigChannel+0x6ac>
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	fa93 f3a3 	rbit	r3, r3
 8007972:	613b      	str	r3, [r7, #16]
  return result;
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d104      	bne.n	8007988 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800797e:	2320      	movs	r3, #32
 8007980:	e006      	b.n	8007990 <HAL_ADC_ConfigChannel+0x698>
 8007982:	bf00      	nop
 8007984:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8007988:	69bb      	ldr	r3, [r7, #24]
 800798a:	fab3 f383 	clz	r3, r3
 800798e:	b2db      	uxtb	r3, r3
 8007990:	3301      	adds	r3, #1
 8007992:	f003 021f 	and.w	r2, r3, #31
 8007996:	4613      	mov	r3, r2
 8007998:	005b      	lsls	r3, r3, #1
 800799a:	4413      	add	r3, r2
 800799c:	3b1e      	subs	r3, #30
 800799e:	051b      	lsls	r3, r3, #20
 80079a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80079a4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80079a6:	683a      	ldr	r2, [r7, #0]
 80079a8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80079aa:	4619      	mov	r1, r3
 80079ac:	f7ff fa48 	bl	8006e40 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	4b3f      	ldr	r3, [pc, #252]	@ (8007ab4 <HAL_ADC_ConfigChannel+0x7bc>)
 80079b6:	4013      	ands	r3, r2
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d071      	beq.n	8007aa0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80079bc:	483e      	ldr	r0, [pc, #248]	@ (8007ab8 <HAL_ADC_ConfigChannel+0x7c0>)
 80079be:	f7ff f967 	bl	8006c90 <LL_ADC_GetCommonPathInternalCh>
 80079c2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a3c      	ldr	r2, [pc, #240]	@ (8007abc <HAL_ADC_ConfigChannel+0x7c4>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d004      	beq.n	80079da <HAL_ADC_ConfigChannel+0x6e2>
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a3a      	ldr	r2, [pc, #232]	@ (8007ac0 <HAL_ADC_ConfigChannel+0x7c8>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d127      	bne.n	8007a2a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80079da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80079de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d121      	bne.n	8007a2a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80079ee:	d157      	bne.n	8007aa0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80079f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80079f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80079f8:	4619      	mov	r1, r3
 80079fa:	482f      	ldr	r0, [pc, #188]	@ (8007ab8 <HAL_ADC_ConfigChannel+0x7c0>)
 80079fc:	f7ff f935 	bl	8006c6a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007a00:	4b30      	ldr	r3, [pc, #192]	@ (8007ac4 <HAL_ADC_ConfigChannel+0x7cc>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	099b      	lsrs	r3, r3, #6
 8007a06:	4a30      	ldr	r2, [pc, #192]	@ (8007ac8 <HAL_ADC_ConfigChannel+0x7d0>)
 8007a08:	fba2 2303 	umull	r2, r3, r2, r3
 8007a0c:	099b      	lsrs	r3, r3, #6
 8007a0e:	1c5a      	adds	r2, r3, #1
 8007a10:	4613      	mov	r3, r2
 8007a12:	005b      	lsls	r3, r3, #1
 8007a14:	4413      	add	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007a1a:	e002      	b.n	8007a22 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	3b01      	subs	r3, #1
 8007a20:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d1f9      	bne.n	8007a1c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007a28:	e03a      	b.n	8007aa0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a27      	ldr	r2, [pc, #156]	@ (8007acc <HAL_ADC_ConfigChannel+0x7d4>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d113      	bne.n	8007a5c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007a34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007a38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d10d      	bne.n	8007a5c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a22      	ldr	r2, [pc, #136]	@ (8007ad0 <HAL_ADC_ConfigChannel+0x7d8>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d02a      	beq.n	8007aa0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007a4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007a4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007a52:	4619      	mov	r1, r3
 8007a54:	4818      	ldr	r0, [pc, #96]	@ (8007ab8 <HAL_ADC_ConfigChannel+0x7c0>)
 8007a56:	f7ff f908 	bl	8006c6a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007a5a:	e021      	b.n	8007aa0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a1c      	ldr	r2, [pc, #112]	@ (8007ad4 <HAL_ADC_ConfigChannel+0x7dc>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d11c      	bne.n	8007aa0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007a66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007a6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d116      	bne.n	8007aa0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a16      	ldr	r2, [pc, #88]	@ (8007ad0 <HAL_ADC_ConfigChannel+0x7d8>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d011      	beq.n	8007aa0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007a7c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007a80:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007a84:	4619      	mov	r1, r3
 8007a86:	480c      	ldr	r0, [pc, #48]	@ (8007ab8 <HAL_ADC_ConfigChannel+0x7c0>)
 8007a88:	f7ff f8ef 	bl	8006c6a <LL_ADC_SetCommonPathInternalCh>
 8007a8c:	e008      	b.n	8007aa0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a92:	f043 0220 	orr.w	r2, r3, #32
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007aa8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	37d8      	adds	r7, #216	@ 0xd8
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	80080000 	.word	0x80080000
 8007ab8:	50000300 	.word	0x50000300
 8007abc:	c3210000 	.word	0xc3210000
 8007ac0:	90c00010 	.word	0x90c00010
 8007ac4:	20000004 	.word	0x20000004
 8007ac8:	053e2d63 	.word	0x053e2d63
 8007acc:	c7520000 	.word	0xc7520000
 8007ad0:	50000100 	.word	0x50000100
 8007ad4:	cb840000 	.word	0xcb840000

08007ad8 <LL_ADC_IsEnabled>:
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b083      	sub	sp, #12
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	f003 0301 	and.w	r3, r3, #1
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d101      	bne.n	8007af0 <LL_ADC_IsEnabled+0x18>
 8007aec:	2301      	movs	r3, #1
 8007aee:	e000      	b.n	8007af2 <LL_ADC_IsEnabled+0x1a>
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	370c      	adds	r7, #12
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <LL_ADC_REG_IsConversionOngoing>:
{
 8007afe:	b480      	push	{r7}
 8007b00:	b083      	sub	sp, #12
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	f003 0304 	and.w	r3, r3, #4
 8007b0e:	2b04      	cmp	r3, #4
 8007b10:	d101      	bne.n	8007b16 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007b12:	2301      	movs	r3, #1
 8007b14:	e000      	b.n	8007b18 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007b16:	2300      	movs	r3, #0
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	370c      	adds	r7, #12
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8007b24:	b590      	push	{r4, r7, lr}
 8007b26:	b0a1      	sub	sp, #132	@ 0x84
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007b3a:	2b01      	cmp	r3, #1
 8007b3c:	d101      	bne.n	8007b42 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007b3e:	2302      	movs	r3, #2
 8007b40:	e08b      	b.n	8007c5a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8007b4e:	2300      	movs	r3, #0
 8007b50:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007b5a:	d102      	bne.n	8007b62 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007b5c:	4b41      	ldr	r3, [pc, #260]	@ (8007c64 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007b5e:	60bb      	str	r3, [r7, #8]
 8007b60:	e001      	b.n	8007b66 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007b62:	2300      	movs	r3, #0
 8007b64:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d10b      	bne.n	8007b84 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b70:	f043 0220 	orr.w	r2, r3, #32
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e06a      	b.n	8007c5a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	4618      	mov	r0, r3
 8007b88:	f7ff ffb9 	bl	8007afe <LL_ADC_REG_IsConversionOngoing>
 8007b8c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4618      	mov	r0, r3
 8007b94:	f7ff ffb3 	bl	8007afe <LL_ADC_REG_IsConversionOngoing>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d14c      	bne.n	8007c38 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8007b9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d149      	bne.n	8007c38 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007ba4:	4b30      	ldr	r3, [pc, #192]	@ (8007c68 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8007ba6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d028      	beq.n	8007c02 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8007bb0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	6859      	ldr	r1, [r3, #4]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007bc2:	035b      	lsls	r3, r3, #13
 8007bc4:	430b      	orrs	r3, r1
 8007bc6:	431a      	orrs	r2, r3
 8007bc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bca:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007bcc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007bd0:	f7ff ff82 	bl	8007ad8 <LL_ADC_IsEnabled>
 8007bd4:	4604      	mov	r4, r0
 8007bd6:	4823      	ldr	r0, [pc, #140]	@ (8007c64 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007bd8:	f7ff ff7e 	bl	8007ad8 <LL_ADC_IsEnabled>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	4323      	orrs	r3, r4
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d133      	bne.n	8007c4c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007be4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007bec:	f023 030f 	bic.w	r3, r3, #15
 8007bf0:	683a      	ldr	r2, [r7, #0]
 8007bf2:	6811      	ldr	r1, [r2, #0]
 8007bf4:	683a      	ldr	r2, [r7, #0]
 8007bf6:	6892      	ldr	r2, [r2, #8]
 8007bf8:	430a      	orrs	r2, r1
 8007bfa:	431a      	orrs	r2, r3
 8007bfc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bfe:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007c00:	e024      	b.n	8007c4c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007c02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007c0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c0c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007c0e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8007c12:	f7ff ff61 	bl	8007ad8 <LL_ADC_IsEnabled>
 8007c16:	4604      	mov	r4, r0
 8007c18:	4812      	ldr	r0, [pc, #72]	@ (8007c64 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8007c1a:	f7ff ff5d 	bl	8007ad8 <LL_ADC_IsEnabled>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	4323      	orrs	r3, r4
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d112      	bne.n	8007c4c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007c26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8007c2e:	f023 030f 	bic.w	r3, r3, #15
 8007c32:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007c34:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007c36:	e009      	b.n	8007c4c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c3c:	f043 0220 	orr.w	r2, r3, #32
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8007c4a:	e000      	b.n	8007c4e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8007c4c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007c56:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3784      	adds	r7, #132	@ 0x84
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd90      	pop	{r4, r7, pc}
 8007c62:	bf00      	nop
 8007c64:	50000100 	.word	0x50000100
 8007c68:	50000300 	.word	0x50000300

08007c6c <__NVIC_SetPriorityGrouping>:
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b085      	sub	sp, #20
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f003 0307 	and.w	r3, r3, #7
 8007c7a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8007cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8007c7e:	68db      	ldr	r3, [r3, #12]
 8007c80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007c82:	68ba      	ldr	r2, [r7, #8]
 8007c84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007c88:	4013      	ands	r3, r2
 8007c8a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007c94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007c9e:	4a04      	ldr	r2, [pc, #16]	@ (8007cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	60d3      	str	r3, [r2, #12]
}
 8007ca4:	bf00      	nop
 8007ca6:	3714      	adds	r7, #20
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr
 8007cb0:	e000ed00 	.word	0xe000ed00

08007cb4 <__NVIC_GetPriorityGrouping>:
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007cb8:	4b04      	ldr	r3, [pc, #16]	@ (8007ccc <__NVIC_GetPriorityGrouping+0x18>)
 8007cba:	68db      	ldr	r3, [r3, #12]
 8007cbc:	0a1b      	lsrs	r3, r3, #8
 8007cbe:	f003 0307 	and.w	r3, r3, #7
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr
 8007ccc:	e000ed00 	.word	0xe000ed00

08007cd0 <__NVIC_EnableIRQ>:
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b083      	sub	sp, #12
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	db0b      	blt.n	8007cfa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007ce2:	79fb      	ldrb	r3, [r7, #7]
 8007ce4:	f003 021f 	and.w	r2, r3, #31
 8007ce8:	4907      	ldr	r1, [pc, #28]	@ (8007d08 <__NVIC_EnableIRQ+0x38>)
 8007cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007cee:	095b      	lsrs	r3, r3, #5
 8007cf0:	2001      	movs	r0, #1
 8007cf2:	fa00 f202 	lsl.w	r2, r0, r2
 8007cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007cfa:	bf00      	nop
 8007cfc:	370c      	adds	r7, #12
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	e000e100 	.word	0xe000e100

08007d0c <__NVIC_SetPriority>:
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b083      	sub	sp, #12
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	4603      	mov	r3, r0
 8007d14:	6039      	str	r1, [r7, #0]
 8007d16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	db0a      	blt.n	8007d36 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	b2da      	uxtb	r2, r3
 8007d24:	490c      	ldr	r1, [pc, #48]	@ (8007d58 <__NVIC_SetPriority+0x4c>)
 8007d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d2a:	0112      	lsls	r2, r2, #4
 8007d2c:	b2d2      	uxtb	r2, r2
 8007d2e:	440b      	add	r3, r1
 8007d30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007d34:	e00a      	b.n	8007d4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	b2da      	uxtb	r2, r3
 8007d3a:	4908      	ldr	r1, [pc, #32]	@ (8007d5c <__NVIC_SetPriority+0x50>)
 8007d3c:	79fb      	ldrb	r3, [r7, #7]
 8007d3e:	f003 030f 	and.w	r3, r3, #15
 8007d42:	3b04      	subs	r3, #4
 8007d44:	0112      	lsls	r2, r2, #4
 8007d46:	b2d2      	uxtb	r2, r2
 8007d48:	440b      	add	r3, r1
 8007d4a:	761a      	strb	r2, [r3, #24]
}
 8007d4c:	bf00      	nop
 8007d4e:	370c      	adds	r7, #12
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr
 8007d58:	e000e100 	.word	0xe000e100
 8007d5c:	e000ed00 	.word	0xe000ed00

08007d60 <NVIC_EncodePriority>:
{
 8007d60:	b480      	push	{r7}
 8007d62:	b089      	sub	sp, #36	@ 0x24
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f003 0307 	and.w	r3, r3, #7
 8007d72:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007d74:	69fb      	ldr	r3, [r7, #28]
 8007d76:	f1c3 0307 	rsb	r3, r3, #7
 8007d7a:	2b04      	cmp	r3, #4
 8007d7c:	bf28      	it	cs
 8007d7e:	2304      	movcs	r3, #4
 8007d80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	3304      	adds	r3, #4
 8007d86:	2b06      	cmp	r3, #6
 8007d88:	d902      	bls.n	8007d90 <NVIC_EncodePriority+0x30>
 8007d8a:	69fb      	ldr	r3, [r7, #28]
 8007d8c:	3b03      	subs	r3, #3
 8007d8e:	e000      	b.n	8007d92 <NVIC_EncodePriority+0x32>
 8007d90:	2300      	movs	r3, #0
 8007d92:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007d94:	f04f 32ff 	mov.w	r2, #4294967295
 8007d98:	69bb      	ldr	r3, [r7, #24]
 8007d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d9e:	43da      	mvns	r2, r3
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	401a      	ands	r2, r3
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007da8:	f04f 31ff 	mov.w	r1, #4294967295
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	fa01 f303 	lsl.w	r3, r1, r3
 8007db2:	43d9      	mvns	r1, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007db8:	4313      	orrs	r3, r2
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3724      	adds	r7, #36	@ 0x24
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr

08007dc6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	b082      	sub	sp, #8
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f7ff ff4c 	bl	8007c6c <__NVIC_SetPriorityGrouping>
}
 8007dd4:	bf00      	nop
 8007dd6:	3708      	adds	r7, #8
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}

08007ddc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b086      	sub	sp, #24
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	4603      	mov	r3, r0
 8007de4:	60b9      	str	r1, [r7, #8]
 8007de6:	607a      	str	r2, [r7, #4]
 8007de8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007dea:	f7ff ff63 	bl	8007cb4 <__NVIC_GetPriorityGrouping>
 8007dee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	68b9      	ldr	r1, [r7, #8]
 8007df4:	6978      	ldr	r0, [r7, #20]
 8007df6:	f7ff ffb3 	bl	8007d60 <NVIC_EncodePriority>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007e00:	4611      	mov	r1, r2
 8007e02:	4618      	mov	r0, r3
 8007e04:	f7ff ff82 	bl	8007d0c <__NVIC_SetPriority>
}
 8007e08:	bf00      	nop
 8007e0a:	3718      	adds	r7, #24
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b082      	sub	sp, #8
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	4603      	mov	r3, r0
 8007e18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7ff ff56 	bl	8007cd0 <__NVIC_EnableIRQ>
}
 8007e24:	bf00      	nop
 8007e26:	3708      	adds	r7, #8
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b087      	sub	sp, #28
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007e36:	2300      	movs	r3, #0
 8007e38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007e3a:	e15a      	b.n	80080f2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	2101      	movs	r1, #1
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	fa01 f303 	lsl.w	r3, r1, r3
 8007e48:	4013      	ands	r3, r2
 8007e4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	f000 814c 	beq.w	80080ec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	f003 0303 	and.w	r3, r3, #3
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d005      	beq.n	8007e6c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007e68:	2b02      	cmp	r3, #2
 8007e6a:	d130      	bne.n	8007ece <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	005b      	lsls	r3, r3, #1
 8007e76:	2203      	movs	r2, #3
 8007e78:	fa02 f303 	lsl.w	r3, r2, r3
 8007e7c:	43db      	mvns	r3, r3
 8007e7e:	693a      	ldr	r2, [r7, #16]
 8007e80:	4013      	ands	r3, r2
 8007e82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	68da      	ldr	r2, [r3, #12]
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	005b      	lsls	r3, r3, #1
 8007e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	693a      	ldr	r2, [r7, #16]
 8007e9a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	685b      	ldr	r3, [r3, #4]
 8007ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eaa:	43db      	mvns	r3, r3
 8007eac:	693a      	ldr	r2, [r7, #16]
 8007eae:	4013      	ands	r3, r2
 8007eb0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	091b      	lsrs	r3, r3, #4
 8007eb8:	f003 0201 	and.w	r2, r3, #1
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec2:	693a      	ldr	r2, [r7, #16]
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	693a      	ldr	r2, [r7, #16]
 8007ecc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	f003 0303 	and.w	r3, r3, #3
 8007ed6:	2b03      	cmp	r3, #3
 8007ed8:	d017      	beq.n	8007f0a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	68db      	ldr	r3, [r3, #12]
 8007ede:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	005b      	lsls	r3, r3, #1
 8007ee4:	2203      	movs	r2, #3
 8007ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eea:	43db      	mvns	r3, r3
 8007eec:	693a      	ldr	r2, [r7, #16]
 8007eee:	4013      	ands	r3, r2
 8007ef0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	689a      	ldr	r2, [r3, #8]
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	005b      	lsls	r3, r3, #1
 8007efa:	fa02 f303 	lsl.w	r3, r2, r3
 8007efe:	693a      	ldr	r2, [r7, #16]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	f003 0303 	and.w	r3, r3, #3
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d123      	bne.n	8007f5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	08da      	lsrs	r2, r3, #3
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	3208      	adds	r2, #8
 8007f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	f003 0307 	and.w	r3, r3, #7
 8007f2a:	009b      	lsls	r3, r3, #2
 8007f2c:	220f      	movs	r2, #15
 8007f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f32:	43db      	mvns	r3, r3
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	4013      	ands	r3, r2
 8007f38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	691a      	ldr	r2, [r3, #16]
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	f003 0307 	and.w	r3, r3, #7
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	fa02 f303 	lsl.w	r3, r2, r3
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	08da      	lsrs	r2, r3, #3
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	3208      	adds	r2, #8
 8007f58:	6939      	ldr	r1, [r7, #16]
 8007f5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	005b      	lsls	r3, r3, #1
 8007f68:	2203      	movs	r2, #3
 8007f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007f6e:	43db      	mvns	r3, r3
 8007f70:	693a      	ldr	r2, [r7, #16]
 8007f72:	4013      	ands	r3, r2
 8007f74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	f003 0203 	and.w	r2, r3, #3
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	005b      	lsls	r3, r3, #1
 8007f82:	fa02 f303 	lsl.w	r3, r2, r3
 8007f86:	693a      	ldr	r2, [r7, #16]
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	693a      	ldr	r2, [r7, #16]
 8007f90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	f000 80a6 	beq.w	80080ec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007fa0:	4b5b      	ldr	r3, [pc, #364]	@ (8008110 <HAL_GPIO_Init+0x2e4>)
 8007fa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fa4:	4a5a      	ldr	r2, [pc, #360]	@ (8008110 <HAL_GPIO_Init+0x2e4>)
 8007fa6:	f043 0301 	orr.w	r3, r3, #1
 8007faa:	6613      	str	r3, [r2, #96]	@ 0x60
 8007fac:	4b58      	ldr	r3, [pc, #352]	@ (8008110 <HAL_GPIO_Init+0x2e4>)
 8007fae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fb0:	f003 0301 	and.w	r3, r3, #1
 8007fb4:	60bb      	str	r3, [r7, #8]
 8007fb6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007fb8:	4a56      	ldr	r2, [pc, #344]	@ (8008114 <HAL_GPIO_Init+0x2e8>)
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	089b      	lsrs	r3, r3, #2
 8007fbe:	3302      	adds	r3, #2
 8007fc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	f003 0303 	and.w	r3, r3, #3
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	220f      	movs	r2, #15
 8007fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fd4:	43db      	mvns	r3, r3
 8007fd6:	693a      	ldr	r2, [r7, #16]
 8007fd8:	4013      	ands	r3, r2
 8007fda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007fe2:	d01f      	beq.n	8008024 <HAL_GPIO_Init+0x1f8>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	4a4c      	ldr	r2, [pc, #304]	@ (8008118 <HAL_GPIO_Init+0x2ec>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d019      	beq.n	8008020 <HAL_GPIO_Init+0x1f4>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	4a4b      	ldr	r2, [pc, #300]	@ (800811c <HAL_GPIO_Init+0x2f0>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d013      	beq.n	800801c <HAL_GPIO_Init+0x1f0>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	4a4a      	ldr	r2, [pc, #296]	@ (8008120 <HAL_GPIO_Init+0x2f4>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d00d      	beq.n	8008018 <HAL_GPIO_Init+0x1ec>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4a49      	ldr	r2, [pc, #292]	@ (8008124 <HAL_GPIO_Init+0x2f8>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d007      	beq.n	8008014 <HAL_GPIO_Init+0x1e8>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	4a48      	ldr	r2, [pc, #288]	@ (8008128 <HAL_GPIO_Init+0x2fc>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d101      	bne.n	8008010 <HAL_GPIO_Init+0x1e4>
 800800c:	2305      	movs	r3, #5
 800800e:	e00a      	b.n	8008026 <HAL_GPIO_Init+0x1fa>
 8008010:	2306      	movs	r3, #6
 8008012:	e008      	b.n	8008026 <HAL_GPIO_Init+0x1fa>
 8008014:	2304      	movs	r3, #4
 8008016:	e006      	b.n	8008026 <HAL_GPIO_Init+0x1fa>
 8008018:	2303      	movs	r3, #3
 800801a:	e004      	b.n	8008026 <HAL_GPIO_Init+0x1fa>
 800801c:	2302      	movs	r3, #2
 800801e:	e002      	b.n	8008026 <HAL_GPIO_Init+0x1fa>
 8008020:	2301      	movs	r3, #1
 8008022:	e000      	b.n	8008026 <HAL_GPIO_Init+0x1fa>
 8008024:	2300      	movs	r3, #0
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	f002 0203 	and.w	r2, r2, #3
 800802c:	0092      	lsls	r2, r2, #2
 800802e:	4093      	lsls	r3, r2
 8008030:	693a      	ldr	r2, [r7, #16]
 8008032:	4313      	orrs	r3, r2
 8008034:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008036:	4937      	ldr	r1, [pc, #220]	@ (8008114 <HAL_GPIO_Init+0x2e8>)
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	089b      	lsrs	r3, r3, #2
 800803c:	3302      	adds	r3, #2
 800803e:	693a      	ldr	r2, [r7, #16]
 8008040:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008044:	4b39      	ldr	r3, [pc, #228]	@ (800812c <HAL_GPIO_Init+0x300>)
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	43db      	mvns	r3, r3
 800804e:	693a      	ldr	r2, [r7, #16]
 8008050:	4013      	ands	r3, r2
 8008052:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800805c:	2b00      	cmp	r3, #0
 800805e:	d003      	beq.n	8008068 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008060:	693a      	ldr	r2, [r7, #16]
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	4313      	orrs	r3, r2
 8008066:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008068:	4a30      	ldr	r2, [pc, #192]	@ (800812c <HAL_GPIO_Init+0x300>)
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800806e:	4b2f      	ldr	r3, [pc, #188]	@ (800812c <HAL_GPIO_Init+0x300>)
 8008070:	68db      	ldr	r3, [r3, #12]
 8008072:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	43db      	mvns	r3, r3
 8008078:	693a      	ldr	r2, [r7, #16]
 800807a:	4013      	ands	r3, r2
 800807c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008086:	2b00      	cmp	r3, #0
 8008088:	d003      	beq.n	8008092 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	4313      	orrs	r3, r2
 8008090:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008092:	4a26      	ldr	r2, [pc, #152]	@ (800812c <HAL_GPIO_Init+0x300>)
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008098:	4b24      	ldr	r3, [pc, #144]	@ (800812c <HAL_GPIO_Init+0x300>)
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	43db      	mvns	r3, r3
 80080a2:	693a      	ldr	r2, [r7, #16]
 80080a4:	4013      	ands	r3, r2
 80080a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d003      	beq.n	80080bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80080b4:	693a      	ldr	r2, [r7, #16]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	4313      	orrs	r3, r2
 80080ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80080bc:	4a1b      	ldr	r2, [pc, #108]	@ (800812c <HAL_GPIO_Init+0x300>)
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80080c2:	4b1a      	ldr	r3, [pc, #104]	@ (800812c <HAL_GPIO_Init+0x300>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	43db      	mvns	r3, r3
 80080cc:	693a      	ldr	r2, [r7, #16]
 80080ce:	4013      	ands	r3, r2
 80080d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	685b      	ldr	r3, [r3, #4]
 80080d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d003      	beq.n	80080e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80080de:	693a      	ldr	r2, [r7, #16]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80080e6:	4a11      	ldr	r2, [pc, #68]	@ (800812c <HAL_GPIO_Init+0x300>)
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	3301      	adds	r3, #1
 80080f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	681a      	ldr	r2, [r3, #0]
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	fa22 f303 	lsr.w	r3, r2, r3
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f47f ae9d 	bne.w	8007e3c <HAL_GPIO_Init+0x10>
  }
}
 8008102:	bf00      	nop
 8008104:	bf00      	nop
 8008106:	371c      	adds	r7, #28
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr
 8008110:	40021000 	.word	0x40021000
 8008114:	40010000 	.word	0x40010000
 8008118:	48000400 	.word	0x48000400
 800811c:	48000800 	.word	0x48000800
 8008120:	48000c00 	.word	0x48000c00
 8008124:	48001000 	.word	0x48001000
 8008128:	48001400 	.word	0x48001400
 800812c:	40010400 	.word	0x40010400

08008130 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d101      	bne.n	8008142 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800813e:	2301      	movs	r3, #1
 8008140:	e0c0      	b.n	80082c4 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8008148:	b2db      	uxtb	r3, r3
 800814a:	2b00      	cmp	r3, #0
 800814c:	d106      	bne.n	800815c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f00f fb72 	bl	8017840 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2203      	movs	r2, #3
 8008160:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4618      	mov	r0, r3
 800816a:	f004 fff1 	bl	800d150 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800816e:	2300      	movs	r3, #0
 8008170:	73fb      	strb	r3, [r7, #15]
 8008172:	e03e      	b.n	80081f2 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008174:	7bfa      	ldrb	r2, [r7, #15]
 8008176:	6879      	ldr	r1, [r7, #4]
 8008178:	4613      	mov	r3, r2
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	4413      	add	r3, r2
 800817e:	00db      	lsls	r3, r3, #3
 8008180:	440b      	add	r3, r1
 8008182:	3311      	adds	r3, #17
 8008184:	2201      	movs	r2, #1
 8008186:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008188:	7bfa      	ldrb	r2, [r7, #15]
 800818a:	6879      	ldr	r1, [r7, #4]
 800818c:	4613      	mov	r3, r2
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	00db      	lsls	r3, r3, #3
 8008194:	440b      	add	r3, r1
 8008196:	3310      	adds	r3, #16
 8008198:	7bfa      	ldrb	r2, [r7, #15]
 800819a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800819c:	7bfa      	ldrb	r2, [r7, #15]
 800819e:	6879      	ldr	r1, [r7, #4]
 80081a0:	4613      	mov	r3, r2
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	00db      	lsls	r3, r3, #3
 80081a8:	440b      	add	r3, r1
 80081aa:	3313      	adds	r3, #19
 80081ac:	2200      	movs	r2, #0
 80081ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80081b0:	7bfa      	ldrb	r2, [r7, #15]
 80081b2:	6879      	ldr	r1, [r7, #4]
 80081b4:	4613      	mov	r3, r2
 80081b6:	009b      	lsls	r3, r3, #2
 80081b8:	4413      	add	r3, r2
 80081ba:	00db      	lsls	r3, r3, #3
 80081bc:	440b      	add	r3, r1
 80081be:	3320      	adds	r3, #32
 80081c0:	2200      	movs	r2, #0
 80081c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80081c4:	7bfa      	ldrb	r2, [r7, #15]
 80081c6:	6879      	ldr	r1, [r7, #4]
 80081c8:	4613      	mov	r3, r2
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	4413      	add	r3, r2
 80081ce:	00db      	lsls	r3, r3, #3
 80081d0:	440b      	add	r3, r1
 80081d2:	3324      	adds	r3, #36	@ 0x24
 80081d4:	2200      	movs	r2, #0
 80081d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80081d8:	7bfb      	ldrb	r3, [r7, #15]
 80081da:	6879      	ldr	r1, [r7, #4]
 80081dc:	1c5a      	adds	r2, r3, #1
 80081de:	4613      	mov	r3, r2
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	4413      	add	r3, r2
 80081e4:	00db      	lsls	r3, r3, #3
 80081e6:	440b      	add	r3, r1
 80081e8:	2200      	movs	r2, #0
 80081ea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80081ec:	7bfb      	ldrb	r3, [r7, #15]
 80081ee:	3301      	adds	r3, #1
 80081f0:	73fb      	strb	r3, [r7, #15]
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	791b      	ldrb	r3, [r3, #4]
 80081f6:	7bfa      	ldrb	r2, [r7, #15]
 80081f8:	429a      	cmp	r2, r3
 80081fa:	d3bb      	bcc.n	8008174 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80081fc:	2300      	movs	r3, #0
 80081fe:	73fb      	strb	r3, [r7, #15]
 8008200:	e044      	b.n	800828c <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008202:	7bfa      	ldrb	r2, [r7, #15]
 8008204:	6879      	ldr	r1, [r7, #4]
 8008206:	4613      	mov	r3, r2
 8008208:	009b      	lsls	r3, r3, #2
 800820a:	4413      	add	r3, r2
 800820c:	00db      	lsls	r3, r3, #3
 800820e:	440b      	add	r3, r1
 8008210:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8008214:	2200      	movs	r2, #0
 8008216:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008218:	7bfa      	ldrb	r2, [r7, #15]
 800821a:	6879      	ldr	r1, [r7, #4]
 800821c:	4613      	mov	r3, r2
 800821e:	009b      	lsls	r3, r3, #2
 8008220:	4413      	add	r3, r2
 8008222:	00db      	lsls	r3, r3, #3
 8008224:	440b      	add	r3, r1
 8008226:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800822a:	7bfa      	ldrb	r2, [r7, #15]
 800822c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800822e:	7bfa      	ldrb	r2, [r7, #15]
 8008230:	6879      	ldr	r1, [r7, #4]
 8008232:	4613      	mov	r3, r2
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	4413      	add	r3, r2
 8008238:	00db      	lsls	r3, r3, #3
 800823a:	440b      	add	r3, r1
 800823c:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8008240:	2200      	movs	r2, #0
 8008242:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008244:	7bfa      	ldrb	r2, [r7, #15]
 8008246:	6879      	ldr	r1, [r7, #4]
 8008248:	4613      	mov	r3, r2
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	4413      	add	r3, r2
 800824e:	00db      	lsls	r3, r3, #3
 8008250:	440b      	add	r3, r1
 8008252:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8008256:	2200      	movs	r2, #0
 8008258:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800825a:	7bfa      	ldrb	r2, [r7, #15]
 800825c:	6879      	ldr	r1, [r7, #4]
 800825e:	4613      	mov	r3, r2
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	4413      	add	r3, r2
 8008264:	00db      	lsls	r3, r3, #3
 8008266:	440b      	add	r3, r1
 8008268:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800826c:	2200      	movs	r2, #0
 800826e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008270:	7bfa      	ldrb	r2, [r7, #15]
 8008272:	6879      	ldr	r1, [r7, #4]
 8008274:	4613      	mov	r3, r2
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	4413      	add	r3, r2
 800827a:	00db      	lsls	r3, r3, #3
 800827c:	440b      	add	r3, r1
 800827e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8008282:	2200      	movs	r2, #0
 8008284:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008286:	7bfb      	ldrb	r3, [r7, #15]
 8008288:	3301      	adds	r3, #1
 800828a:	73fb      	strb	r3, [r7, #15]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	791b      	ldrb	r3, [r3, #4]
 8008290:	7bfa      	ldrb	r2, [r7, #15]
 8008292:	429a      	cmp	r2, r3
 8008294:	d3b5      	bcc.n	8008202 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6818      	ldr	r0, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	3304      	adds	r3, #4
 800829e:	e893 0006 	ldmia.w	r3, {r1, r2}
 80082a2:	f004 ff70 	bl	800d186 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2200      	movs	r2, #0
 80082aa:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	7a9b      	ldrb	r3, [r3, #10]
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d102      	bne.n	80082c2 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f001 fc0e 	bl	8009ade <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80082c2:	2300      	movs	r3, #0
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3710      	adds	r7, #16
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b082      	sub	sp, #8
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d101      	bne.n	80082e2 <HAL_PCD_Start+0x16>
 80082de:	2302      	movs	r3, #2
 80082e0:	e012      	b.n	8008308 <HAL_PCD_Start+0x3c>
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2201      	movs	r2, #1
 80082e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4618      	mov	r0, r3
 80082f0:	f004 ff17 	bl	800d122 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4618      	mov	r0, r3
 80082fa:	f006 fcf5 	bl	800ece8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008306:	2300      	movs	r3, #0
}
 8008308:	4618      	mov	r0, r3
 800830a:	3708      	adds	r7, #8
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4618      	mov	r0, r3
 800831e:	f006 fcfa 	bl	800ed16 <USB_ReadInterrupts>
 8008322:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800832a:	2b00      	cmp	r3, #0
 800832c:	d003      	beq.n	8008336 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 fb06 	bl	8008940 <PCD_EP_ISR_Handler>

    return;
 8008334:	e110      	b.n	8008558 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800833c:	2b00      	cmp	r3, #0
 800833e:	d013      	beq.n	8008368 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008348:	b29a      	uxth	r2, r3
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008352:	b292      	uxth	r2, r2
 8008354:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8008358:	6878      	ldr	r0, [r7, #4]
 800835a:	f00f fb02 	bl	8017962 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800835e:	2100      	movs	r1, #0
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f000 f8fc 	bl	800855e <HAL_PCD_SetAddress>

    return;
 8008366:	e0f7      	b.n	8008558 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800836e:	2b00      	cmp	r3, #0
 8008370:	d00c      	beq.n	800838c <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800837a:	b29a      	uxth	r2, r3
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008384:	b292      	uxth	r2, r2
 8008386:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800838a:	e0e5      	b.n	8008558 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008392:	2b00      	cmp	r3, #0
 8008394:	d00c      	beq.n	80083b0 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800839e:	b29a      	uxth	r2, r3
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80083a8:	b292      	uxth	r2, r2
 80083aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80083ae:	e0d3      	b.n	8008558 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d034      	beq.n	8008424 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80083c2:	b29a      	uxth	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f022 0204 	bic.w	r2, r2, #4
 80083cc:	b292      	uxth	r2, r2
 80083ce:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80083da:	b29a      	uxth	r2, r3
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f022 0208 	bic.w	r2, r2, #8
 80083e4:	b292      	uxth	r2, r2
 80083e6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d107      	bne.n	8008404 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80083fc:	2100      	movs	r1, #0
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f00f fca2 	bl	8017d48 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f00f fae5 	bl	80179d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008412:	b29a      	uxth	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800841c:	b292      	uxth	r2, r2
 800841e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008422:	e099      	b.n	8008558 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800842a:	2b00      	cmp	r3, #0
 800842c:	d027      	beq.n	800847e <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008436:	b29a      	uxth	r2, r3
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f042 0208 	orr.w	r2, r2, #8
 8008440:	b292      	uxth	r2, r2
 8008442:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800844e:	b29a      	uxth	r2, r3
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008458:	b292      	uxth	r2, r2
 800845a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008466:	b29a      	uxth	r2, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f042 0204 	orr.w	r2, r2, #4
 8008470:	b292      	uxth	r2, r2
 8008472:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f00f fa92 	bl	80179a0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800847c:	e06c      	b.n	8008558 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008484:	2b00      	cmp	r3, #0
 8008486:	d040      	beq.n	800850a <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008490:	b29a      	uxth	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800849a:	b292      	uxth	r2, r2
 800849c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d12b      	bne.n	8008502 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80084b2:	b29a      	uxth	r2, r3
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f042 0204 	orr.w	r2, r2, #4
 80084bc:	b292      	uxth	r2, r2
 80084be:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80084ca:	b29a      	uxth	r2, r3
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f042 0208 	orr.w	r2, r2, #8
 80084d4:	b292      	uxth	r2, r2
 80084d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2201      	movs	r2, #1
 80084de:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80084ea:	b29b      	uxth	r3, r3
 80084ec:	089b      	lsrs	r3, r3, #2
 80084ee:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80084f8:	2101      	movs	r1, #1
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f00f fc24 	bl	8017d48 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8008500:	e02a      	b.n	8008558 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f00f fa4c 	bl	80179a0 <HAL_PCD_SuspendCallback>
    return;
 8008508:	e026      	b.n	8008558 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00f      	beq.n	8008534 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800851c:	b29a      	uxth	r2, r3
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008526:	b292      	uxth	r2, r2
 8008528:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f00f fa0a 	bl	8017946 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008532:	e011      	b.n	8008558 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800853a:	2b00      	cmp	r3, #0
 800853c:	d00c      	beq.n	8008558 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008546:	b29a      	uxth	r2, r3
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008550:	b292      	uxth	r2, r2
 8008552:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008556:	bf00      	nop
  }
}
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}

0800855e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800855e:	b580      	push	{r7, lr}
 8008560:	b082      	sub	sp, #8
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
 8008566:	460b      	mov	r3, r1
 8008568:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008570:	2b01      	cmp	r3, #1
 8008572:	d101      	bne.n	8008578 <HAL_PCD_SetAddress+0x1a>
 8008574:	2302      	movs	r3, #2
 8008576:	e012      	b.n	800859e <HAL_PCD_SetAddress+0x40>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2201      	movs	r2, #1
 800857c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	78fa      	ldrb	r2, [r7, #3]
 8008584:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	78fa      	ldrb	r2, [r7, #3]
 800858c:	4611      	mov	r1, r2
 800858e:	4618      	mov	r0, r3
 8008590:	f006 fb96 	bl	800ecc0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2200      	movs	r2, #0
 8008598:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800859c:	2300      	movs	r3, #0
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3708      	adds	r7, #8
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b084      	sub	sp, #16
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
 80085ae:	4608      	mov	r0, r1
 80085b0:	4611      	mov	r1, r2
 80085b2:	461a      	mov	r2, r3
 80085b4:	4603      	mov	r3, r0
 80085b6:	70fb      	strb	r3, [r7, #3]
 80085b8:	460b      	mov	r3, r1
 80085ba:	803b      	strh	r3, [r7, #0]
 80085bc:	4613      	mov	r3, r2
 80085be:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80085c0:	2300      	movs	r3, #0
 80085c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80085c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	da0e      	bge.n	80085ea <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80085cc:	78fb      	ldrb	r3, [r7, #3]
 80085ce:	f003 0207 	and.w	r2, r3, #7
 80085d2:	4613      	mov	r3, r2
 80085d4:	009b      	lsls	r3, r3, #2
 80085d6:	4413      	add	r3, r2
 80085d8:	00db      	lsls	r3, r3, #3
 80085da:	3310      	adds	r3, #16
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	4413      	add	r3, r2
 80085e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2201      	movs	r2, #1
 80085e6:	705a      	strb	r2, [r3, #1]
 80085e8:	e00e      	b.n	8008608 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80085ea:	78fb      	ldrb	r3, [r7, #3]
 80085ec:	f003 0207 	and.w	r2, r3, #7
 80085f0:	4613      	mov	r3, r2
 80085f2:	009b      	lsls	r3, r3, #2
 80085f4:	4413      	add	r3, r2
 80085f6:	00db      	lsls	r3, r3, #3
 80085f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80085fc:	687a      	ldr	r2, [r7, #4]
 80085fe:	4413      	add	r3, r2
 8008600:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2200      	movs	r2, #0
 8008606:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008608:	78fb      	ldrb	r3, [r7, #3]
 800860a:	f003 0307 	and.w	r3, r3, #7
 800860e:	b2da      	uxtb	r2, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8008614:	883b      	ldrh	r3, [r7, #0]
 8008616:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	78ba      	ldrb	r2, [r7, #2]
 8008622:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008624:	78bb      	ldrb	r3, [r7, #2]
 8008626:	2b02      	cmp	r3, #2
 8008628:	d102      	bne.n	8008630 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008636:	2b01      	cmp	r3, #1
 8008638:	d101      	bne.n	800863e <HAL_PCD_EP_Open+0x98>
 800863a:	2302      	movs	r3, #2
 800863c:	e00e      	b.n	800865c <HAL_PCD_EP_Open+0xb6>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2201      	movs	r2, #1
 8008642:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	68f9      	ldr	r1, [r7, #12]
 800864c:	4618      	mov	r0, r3
 800864e:	f004 fdb9 	bl	800d1c4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800865a:	7afb      	ldrb	r3, [r7, #11]
}
 800865c:	4618      	mov	r0, r3
 800865e:	3710      	adds	r7, #16
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}

08008664 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	460b      	mov	r3, r1
 800866e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008670:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008674:	2b00      	cmp	r3, #0
 8008676:	da0e      	bge.n	8008696 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008678:	78fb      	ldrb	r3, [r7, #3]
 800867a:	f003 0207 	and.w	r2, r3, #7
 800867e:	4613      	mov	r3, r2
 8008680:	009b      	lsls	r3, r3, #2
 8008682:	4413      	add	r3, r2
 8008684:	00db      	lsls	r3, r3, #3
 8008686:	3310      	adds	r3, #16
 8008688:	687a      	ldr	r2, [r7, #4]
 800868a:	4413      	add	r3, r2
 800868c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2201      	movs	r2, #1
 8008692:	705a      	strb	r2, [r3, #1]
 8008694:	e00e      	b.n	80086b4 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008696:	78fb      	ldrb	r3, [r7, #3]
 8008698:	f003 0207 	and.w	r2, r3, #7
 800869c:	4613      	mov	r3, r2
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	4413      	add	r3, r2
 80086a2:	00db      	lsls	r3, r3, #3
 80086a4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	4413      	add	r3, r2
 80086ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	2200      	movs	r2, #0
 80086b2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80086b4:	78fb      	ldrb	r3, [r7, #3]
 80086b6:	f003 0307 	and.w	r3, r3, #7
 80086ba:	b2da      	uxtb	r2, r3
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d101      	bne.n	80086ce <HAL_PCD_EP_Close+0x6a>
 80086ca:	2302      	movs	r3, #2
 80086cc:	e00e      	b.n	80086ec <HAL_PCD_EP_Close+0x88>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2201      	movs	r2, #1
 80086d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	68f9      	ldr	r1, [r7, #12]
 80086dc:	4618      	mov	r0, r3
 80086de:	f005 fa59 	bl	800db94 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80086ea:	2300      	movs	r3, #0
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3710      	adds	r7, #16
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b086      	sub	sp, #24
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	60f8      	str	r0, [r7, #12]
 80086fc:	607a      	str	r2, [r7, #4]
 80086fe:	603b      	str	r3, [r7, #0]
 8008700:	460b      	mov	r3, r1
 8008702:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008704:	7afb      	ldrb	r3, [r7, #11]
 8008706:	f003 0207 	and.w	r2, r3, #7
 800870a:	4613      	mov	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	4413      	add	r3, r2
 8008710:	00db      	lsls	r3, r3, #3
 8008712:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008716:	68fa      	ldr	r2, [r7, #12]
 8008718:	4413      	add	r3, r2
 800871a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	683a      	ldr	r2, [r7, #0]
 8008726:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	2200      	movs	r2, #0
 800872c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	2200      	movs	r2, #0
 8008732:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008734:	7afb      	ldrb	r3, [r7, #11]
 8008736:	f003 0307 	and.w	r3, r3, #7
 800873a:	b2da      	uxtb	r2, r3
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	6979      	ldr	r1, [r7, #20]
 8008746:	4618      	mov	r0, r3
 8008748:	f005 fc11 	bl	800df6e <USB_EPStartXfer>

  return HAL_OK;
 800874c:	2300      	movs	r3, #0
}
 800874e:	4618      	mov	r0, r3
 8008750:	3718      	adds	r7, #24
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}

08008756 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008756:	b480      	push	{r7}
 8008758:	b083      	sub	sp, #12
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
 800875e:	460b      	mov	r3, r1
 8008760:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008762:	78fb      	ldrb	r3, [r7, #3]
 8008764:	f003 0207 	and.w	r2, r3, #7
 8008768:	6879      	ldr	r1, [r7, #4]
 800876a:	4613      	mov	r3, r2
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	4413      	add	r3, r2
 8008770:	00db      	lsls	r3, r3, #3
 8008772:	440b      	add	r3, r1
 8008774:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8008778:	681b      	ldr	r3, [r3, #0]
}
 800877a:	4618      	mov	r0, r3
 800877c:	370c      	adds	r7, #12
 800877e:	46bd      	mov	sp, r7
 8008780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008784:	4770      	bx	lr

08008786 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008786:	b580      	push	{r7, lr}
 8008788:	b086      	sub	sp, #24
 800878a:	af00      	add	r7, sp, #0
 800878c:	60f8      	str	r0, [r7, #12]
 800878e:	607a      	str	r2, [r7, #4]
 8008790:	603b      	str	r3, [r7, #0]
 8008792:	460b      	mov	r3, r1
 8008794:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008796:	7afb      	ldrb	r3, [r7, #11]
 8008798:	f003 0207 	and.w	r2, r3, #7
 800879c:	4613      	mov	r3, r2
 800879e:	009b      	lsls	r3, r3, #2
 80087a0:	4413      	add	r3, r2
 80087a2:	00db      	lsls	r3, r3, #3
 80087a4:	3310      	adds	r3, #16
 80087a6:	68fa      	ldr	r2, [r7, #12]
 80087a8:	4413      	add	r3, r2
 80087aa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	683a      	ldr	r2, [r7, #0]
 80087b6:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	683a      	ldr	r2, [r7, #0]
 80087c4:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	2200      	movs	r2, #0
 80087ca:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	2201      	movs	r2, #1
 80087d0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80087d2:	7afb      	ldrb	r3, [r7, #11]
 80087d4:	f003 0307 	and.w	r3, r3, #7
 80087d8:	b2da      	uxtb	r2, r3
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	6979      	ldr	r1, [r7, #20]
 80087e4:	4618      	mov	r0, r3
 80087e6:	f005 fbc2 	bl	800df6e <USB_EPStartXfer>

  return HAL_OK;
 80087ea:	2300      	movs	r3, #0
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3718      	adds	r7, #24
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}

080087f4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b084      	sub	sp, #16
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	460b      	mov	r3, r1
 80087fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008800:	78fb      	ldrb	r3, [r7, #3]
 8008802:	f003 0307 	and.w	r3, r3, #7
 8008806:	687a      	ldr	r2, [r7, #4]
 8008808:	7912      	ldrb	r2, [r2, #4]
 800880a:	4293      	cmp	r3, r2
 800880c:	d901      	bls.n	8008812 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800880e:	2301      	movs	r3, #1
 8008810:	e03e      	b.n	8008890 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008812:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008816:	2b00      	cmp	r3, #0
 8008818:	da0e      	bge.n	8008838 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800881a:	78fb      	ldrb	r3, [r7, #3]
 800881c:	f003 0207 	and.w	r2, r3, #7
 8008820:	4613      	mov	r3, r2
 8008822:	009b      	lsls	r3, r3, #2
 8008824:	4413      	add	r3, r2
 8008826:	00db      	lsls	r3, r3, #3
 8008828:	3310      	adds	r3, #16
 800882a:	687a      	ldr	r2, [r7, #4]
 800882c:	4413      	add	r3, r2
 800882e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2201      	movs	r2, #1
 8008834:	705a      	strb	r2, [r3, #1]
 8008836:	e00c      	b.n	8008852 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008838:	78fa      	ldrb	r2, [r7, #3]
 800883a:	4613      	mov	r3, r2
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	4413      	add	r3, r2
 8008840:	00db      	lsls	r3, r3, #3
 8008842:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	4413      	add	r3, r2
 800884a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2200      	movs	r2, #0
 8008850:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	2201      	movs	r2, #1
 8008856:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008858:	78fb      	ldrb	r3, [r7, #3]
 800885a:	f003 0307 	and.w	r3, r3, #7
 800885e:	b2da      	uxtb	r2, r3
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800886a:	2b01      	cmp	r3, #1
 800886c:	d101      	bne.n	8008872 <HAL_PCD_EP_SetStall+0x7e>
 800886e:	2302      	movs	r3, #2
 8008870:	e00e      	b.n	8008890 <HAL_PCD_EP_SetStall+0x9c>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2201      	movs	r2, #1
 8008876:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	68f9      	ldr	r1, [r7, #12]
 8008880:	4618      	mov	r0, r3
 8008882:	f006 f923 	bl	800eacc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800888e:	2300      	movs	r3, #0
}
 8008890:	4618      	mov	r0, r3
 8008892:	3710      	adds	r7, #16
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b084      	sub	sp, #16
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
 80088a0:	460b      	mov	r3, r1
 80088a2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80088a4:	78fb      	ldrb	r3, [r7, #3]
 80088a6:	f003 030f 	and.w	r3, r3, #15
 80088aa:	687a      	ldr	r2, [r7, #4]
 80088ac:	7912      	ldrb	r2, [r2, #4]
 80088ae:	4293      	cmp	r3, r2
 80088b0:	d901      	bls.n	80088b6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e040      	b.n	8008938 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80088b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	da0e      	bge.n	80088dc <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80088be:	78fb      	ldrb	r3, [r7, #3]
 80088c0:	f003 0207 	and.w	r2, r3, #7
 80088c4:	4613      	mov	r3, r2
 80088c6:	009b      	lsls	r3, r3, #2
 80088c8:	4413      	add	r3, r2
 80088ca:	00db      	lsls	r3, r3, #3
 80088cc:	3310      	adds	r3, #16
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	4413      	add	r3, r2
 80088d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2201      	movs	r2, #1
 80088d8:	705a      	strb	r2, [r3, #1]
 80088da:	e00e      	b.n	80088fa <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80088dc:	78fb      	ldrb	r3, [r7, #3]
 80088de:	f003 0207 	and.w	r2, r3, #7
 80088e2:	4613      	mov	r3, r2
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	4413      	add	r3, r2
 80088e8:	00db      	lsls	r3, r3, #3
 80088ea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80088ee:	687a      	ldr	r2, [r7, #4]
 80088f0:	4413      	add	r3, r2
 80088f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2200      	movs	r2, #0
 80088f8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2200      	movs	r2, #0
 80088fe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008900:	78fb      	ldrb	r3, [r7, #3]
 8008902:	f003 0307 	and.w	r3, r3, #7
 8008906:	b2da      	uxtb	r2, r3
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008912:	2b01      	cmp	r3, #1
 8008914:	d101      	bne.n	800891a <HAL_PCD_EP_ClrStall+0x82>
 8008916:	2302      	movs	r3, #2
 8008918:	e00e      	b.n	8008938 <HAL_PCD_EP_ClrStall+0xa0>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2201      	movs	r2, #1
 800891e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	68f9      	ldr	r1, [r7, #12]
 8008928:	4618      	mov	r0, r3
 800892a:	f006 f920 	bl	800eb6e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	4618      	mov	r0, r3
 800893a:	3710      	adds	r7, #16
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b092      	sub	sp, #72	@ 0x48
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008948:	e333      	b.n	8008fb2 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008952:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008954:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008956:	b2db      	uxtb	r3, r3
 8008958:	f003 030f 	and.w	r3, r3, #15
 800895c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8008960:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008964:	2b00      	cmp	r3, #0
 8008966:	f040 8108 	bne.w	8008b7a <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800896a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800896c:	f003 0310 	and.w	r3, r3, #16
 8008970:	2b00      	cmp	r3, #0
 8008972:	d14c      	bne.n	8008a0e <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	881b      	ldrh	r3, [r3, #0]
 800897a:	b29b      	uxth	r3, r3
 800897c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008980:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008984:	813b      	strh	r3, [r7, #8]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	893b      	ldrh	r3, [r7, #8]
 800898c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008990:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008994:	b29b      	uxth	r3, r3
 8008996:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	3310      	adds	r3, #16
 800899c:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	461a      	mov	r2, r3
 80089aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089ac:	781b      	ldrb	r3, [r3, #0]
 80089ae:	00db      	lsls	r3, r3, #3
 80089b0:	4413      	add	r3, r2
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	6812      	ldr	r2, [r2, #0]
 80089b6:	4413      	add	r3, r2
 80089b8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80089bc:	881b      	ldrh	r3, [r3, #0]
 80089be:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80089c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089c4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80089c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089c8:	695a      	ldr	r2, [r3, #20]
 80089ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089cc:	69db      	ldr	r3, [r3, #28]
 80089ce:	441a      	add	r2, r3
 80089d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089d2:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80089d4:	2100      	movs	r1, #0
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f00e ff9b 	bl	8017912 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	7b1b      	ldrb	r3, [r3, #12]
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f000 82e5 	beq.w	8008fb2 <PCD_EP_ISR_Handler+0x672>
 80089e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089ea:	699b      	ldr	r3, [r3, #24]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	f040 82e0 	bne.w	8008fb2 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	7b1b      	ldrb	r3, [r3, #12]
 80089f6:	b2db      	uxtb	r3, r3
 80089f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80089fc:	b2da      	uxtb	r2, r3
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	2200      	movs	r2, #0
 8008a0a:	731a      	strb	r2, [r3, #12]
 8008a0c:	e2d1      	b.n	8008fb2 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008a14:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	881b      	ldrh	r3, [r3, #0]
 8008a1c:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8008a1e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008a20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d032      	beq.n	8008a8e <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	461a      	mov	r2, r3
 8008a34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a36:	781b      	ldrb	r3, [r3, #0]
 8008a38:	00db      	lsls	r3, r3, #3
 8008a3a:	4413      	add	r3, r2
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	6812      	ldr	r2, [r2, #0]
 8008a40:	4413      	add	r3, r2
 8008a42:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008a46:	881b      	ldrh	r3, [r3, #0]
 8008a48:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008a4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a4e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6818      	ldr	r0, [r3, #0]
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8008a5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a5c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8008a5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a60:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	f006 f9aa 	bl	800edbc <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	881b      	ldrh	r3, [r3, #0]
 8008a6e:	b29a      	uxth	r2, r3
 8008a70:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008a74:	4013      	ands	r3, r2
 8008a76:	817b      	strh	r3, [r7, #10]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	897a      	ldrh	r2, [r7, #10]
 8008a7e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008a82:	b292      	uxth	r2, r2
 8008a84:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f00e ff16 	bl	80178b8 <HAL_PCD_SetupStageCallback>
 8008a8c:	e291      	b.n	8008fb2 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008a8e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	f280 828d 	bge.w	8008fb2 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	881b      	ldrh	r3, [r3, #0]
 8008a9e:	b29a      	uxth	r2, r3
 8008aa0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008aa4:	4013      	ands	r3, r2
 8008aa6:	81fb      	strh	r3, [r7, #14]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	89fa      	ldrh	r2, [r7, #14]
 8008aae:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008ab2:	b292      	uxth	r2, r2
 8008ab4:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ac4:	781b      	ldrb	r3, [r3, #0]
 8008ac6:	00db      	lsls	r3, r3, #3
 8008ac8:	4413      	add	r3, r2
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	6812      	ldr	r2, [r2, #0]
 8008ace:	4413      	add	r3, r2
 8008ad0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008ad4:	881b      	ldrh	r3, [r3, #0]
 8008ad6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008ada:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008adc:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8008ade:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ae0:	69db      	ldr	r3, [r3, #28]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d019      	beq.n	8008b1a <PCD_EP_ISR_Handler+0x1da>
 8008ae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ae8:	695b      	ldr	r3, [r3, #20]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d015      	beq.n	8008b1a <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6818      	ldr	r0, [r3, #0]
 8008af2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008af4:	6959      	ldr	r1, [r3, #20]
 8008af6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008af8:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8008afa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008afc:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	f006 f95c 	bl	800edbc <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8008b04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b06:	695a      	ldr	r2, [r3, #20]
 8008b08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b0a:	69db      	ldr	r3, [r3, #28]
 8008b0c:	441a      	add	r2, r3
 8008b0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b10:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008b12:	2100      	movs	r1, #0
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f00e fee1 	bl	80178dc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	881b      	ldrh	r3, [r3, #0]
 8008b20:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8008b22:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008b24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	f040 8242 	bne.w	8008fb2 <PCD_EP_ISR_Handler+0x672>
 8008b2e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008b30:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008b34:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008b38:	f000 823b 	beq.w	8008fb2 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	881b      	ldrh	r3, [r3, #0]
 8008b42:	b29b      	uxth	r3, r3
 8008b44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b4c:	81bb      	strh	r3, [r7, #12]
 8008b4e:	89bb      	ldrh	r3, [r7, #12]
 8008b50:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008b54:	81bb      	strh	r3, [r7, #12]
 8008b56:	89bb      	ldrh	r3, [r7, #12]
 8008b58:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008b5c:	81bb      	strh	r3, [r7, #12]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681a      	ldr	r2, [r3, #0]
 8008b62:	89bb      	ldrh	r3, [r7, #12]
 8008b64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008b70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	8013      	strh	r3, [r2, #0]
 8008b78:	e21b      	b.n	8008fb2 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008b84:	009b      	lsls	r3, r3, #2
 8008b86:	4413      	add	r3, r2
 8008b88:	881b      	ldrh	r3, [r3, #0]
 8008b8a:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8008b8c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	f280 80f1 	bge.w	8008d78 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	461a      	mov	r2, r3
 8008b9c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	4413      	add	r3, r2
 8008ba4:	881b      	ldrh	r3, [r3, #0]
 8008ba6:	b29a      	uxth	r2, r3
 8008ba8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008bac:	4013      	ands	r3, r2
 8008bae:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	4413      	add	r3, r2
 8008bbe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008bc0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008bc4:	b292      	uxth	r2, r2
 8008bc6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8008bc8:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008bcc:	4613      	mov	r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	4413      	add	r3, r2
 8008bd2:	00db      	lsls	r3, r3, #3
 8008bd4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	4413      	add	r3, r2
 8008bdc:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8008bde:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008be0:	7b1b      	ldrb	r3, [r3, #12]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d123      	bne.n	8008c2e <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	461a      	mov	r2, r3
 8008bf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	00db      	lsls	r3, r3, #3
 8008bf8:	4413      	add	r3, r2
 8008bfa:	687a      	ldr	r2, [r7, #4]
 8008bfc:	6812      	ldr	r2, [r2, #0]
 8008bfe:	4413      	add	r3, r2
 8008c00:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c04:	881b      	ldrh	r3, [r3, #0]
 8008c06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c0a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8008c0e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	f000 808b 	beq.w	8008d2e <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6818      	ldr	r0, [r3, #0]
 8008c1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c1e:	6959      	ldr	r1, [r3, #20]
 8008c20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c22:	88da      	ldrh	r2, [r3, #6]
 8008c24:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008c28:	f006 f8c8 	bl	800edbc <USB_ReadPMA>
 8008c2c:	e07f      	b.n	8008d2e <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008c2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c30:	78db      	ldrb	r3, [r3, #3]
 8008c32:	2b02      	cmp	r3, #2
 8008c34:	d109      	bne.n	8008c4a <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008c36:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008c38:	461a      	mov	r2, r3
 8008c3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f000 f9c6 	bl	8008fce <HAL_PCD_EP_DB_Receive>
 8008c42:	4603      	mov	r3, r0
 8008c44:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8008c48:	e071      	b.n	8008d2e <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	461a      	mov	r2, r3
 8008c50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	4413      	add	r3, r2
 8008c58:	881b      	ldrh	r3, [r3, #0]
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c64:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	009b      	lsls	r3, r3, #2
 8008c72:	441a      	add	r2, r3
 8008c74:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008c76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c82:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	461a      	mov	r2, r3
 8008c90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c92:	781b      	ldrb	r3, [r3, #0]
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	4413      	add	r3, r2
 8008c98:	881b      	ldrh	r3, [r3, #0]
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d022      	beq.n	8008cea <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cac:	b29b      	uxth	r3, r3
 8008cae:	461a      	mov	r2, r3
 8008cb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	00db      	lsls	r3, r3, #3
 8008cb6:	4413      	add	r3, r2
 8008cb8:	687a      	ldr	r2, [r7, #4]
 8008cba:	6812      	ldr	r2, [r2, #0]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008cc2:	881b      	ldrh	r3, [r3, #0]
 8008cc4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cc8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008ccc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d02c      	beq.n	8008d2e <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6818      	ldr	r0, [r3, #0]
 8008cd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cda:	6959      	ldr	r1, [r3, #20]
 8008cdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cde:	891a      	ldrh	r2, [r3, #8]
 8008ce0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008ce4:	f006 f86a 	bl	800edbc <USB_ReadPMA>
 8008ce8:	e021      	b.n	8008d2e <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	00db      	lsls	r3, r3, #3
 8008cfc:	4413      	add	r3, r2
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	6812      	ldr	r2, [r2, #0]
 8008d02:	4413      	add	r3, r2
 8008d04:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d08:	881b      	ldrh	r3, [r3, #0]
 8008d0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d0e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8008d12:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d009      	beq.n	8008d2e <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6818      	ldr	r0, [r3, #0]
 8008d1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d20:	6959      	ldr	r1, [r3, #20]
 8008d22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d24:	895a      	ldrh	r2, [r3, #10]
 8008d26:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008d2a:	f006 f847 	bl	800edbc <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008d2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d30:	69da      	ldr	r2, [r3, #28]
 8008d32:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008d36:	441a      	add	r2, r3
 8008d38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d3a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008d3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d3e:	695a      	ldr	r2, [r3, #20]
 8008d40:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008d44:	441a      	add	r2, r3
 8008d46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d48:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008d4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d4c:	699b      	ldr	r3, [r3, #24]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d005      	beq.n	8008d5e <PCD_EP_ISR_Handler+0x41e>
 8008d52:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008d56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d58:	691b      	ldr	r3, [r3, #16]
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d206      	bcs.n	8008d6c <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	4619      	mov	r1, r3
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f00e fdb9 	bl	80178dc <HAL_PCD_DataOutStageCallback>
 8008d6a:	e005      	b.n	8008d78 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d72:	4618      	mov	r0, r3
 8008d74:	f005 f8fb 	bl	800df6e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008d78:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	f000 8117 	beq.w	8008fb2 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8008d84:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8008d88:	4613      	mov	r3, r2
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	4413      	add	r3, r2
 8008d8e:	00db      	lsls	r3, r3, #3
 8008d90:	3310      	adds	r3, #16
 8008d92:	687a      	ldr	r2, [r7, #4]
 8008d94:	4413      	add	r3, r2
 8008d96:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	4413      	add	r3, r2
 8008da6:	881b      	ldrh	r3, [r3, #0]
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008dae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008db2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	461a      	mov	r2, r3
 8008dba:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8008dbe:	009b      	lsls	r3, r3, #2
 8008dc0:	441a      	add	r2, r3
 8008dc2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008dc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008dd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008dd2:	78db      	ldrb	r3, [r3, #3]
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	f040 80a1 	bne.w	8008f1c <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8008dda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ddc:	2200      	movs	r2, #0
 8008dde:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008de0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008de2:	7b1b      	ldrb	r3, [r3, #12]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	f000 8092 	beq.w	8008f0e <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008dea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d046      	beq.n	8008e82 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008df4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008df6:	785b      	ldrb	r3, [r3, #1]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d126      	bne.n	8008e4a <PCD_EP_ISR_Handler+0x50a>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	617b      	str	r3, [r7, #20]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	4413      	add	r3, r2
 8008e12:	617b      	str	r3, [r7, #20]
 8008e14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e16:	781b      	ldrb	r3, [r3, #0]
 8008e18:	00da      	lsls	r2, r3, #3
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e22:	613b      	str	r3, [r7, #16]
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	881b      	ldrh	r3, [r3, #0]
 8008e28:	b29b      	uxth	r3, r3
 8008e2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e2e:	b29a      	uxth	r2, r3
 8008e30:	693b      	ldr	r3, [r7, #16]
 8008e32:	801a      	strh	r2, [r3, #0]
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	881b      	ldrh	r3, [r3, #0]
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e42:	b29a      	uxth	r2, r3
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	801a      	strh	r2, [r3, #0]
 8008e48:	e061      	b.n	8008f0e <PCD_EP_ISR_Handler+0x5ce>
 8008e4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e4c:	785b      	ldrb	r3, [r3, #1]
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d15d      	bne.n	8008f0e <PCD_EP_ISR_Handler+0x5ce>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	61fb      	str	r3, [r7, #28]
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e60:	b29b      	uxth	r3, r3
 8008e62:	461a      	mov	r2, r3
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	4413      	add	r3, r2
 8008e68:	61fb      	str	r3, [r7, #28]
 8008e6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e6c:	781b      	ldrb	r3, [r3, #0]
 8008e6e:	00da      	lsls	r2, r3, #3
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	4413      	add	r3, r2
 8008e74:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e78:	61bb      	str	r3, [r7, #24]
 8008e7a:	69bb      	ldr	r3, [r7, #24]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	801a      	strh	r2, [r3, #0]
 8008e80:	e045      	b.n	8008f0e <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e8a:	785b      	ldrb	r3, [r3, #1]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d126      	bne.n	8008ede <PCD_EP_ISR_Handler+0x59e>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea4:	4413      	add	r3, r2
 8008ea6:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ea8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008eaa:	781b      	ldrb	r3, [r3, #0]
 8008eac:	00da      	lsls	r2, r3, #3
 8008eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb0:	4413      	add	r3, r2
 8008eb2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008eb6:	623b      	str	r3, [r7, #32]
 8008eb8:	6a3b      	ldr	r3, [r7, #32]
 8008eba:	881b      	ldrh	r3, [r3, #0]
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ec2:	b29a      	uxth	r2, r3
 8008ec4:	6a3b      	ldr	r3, [r7, #32]
 8008ec6:	801a      	strh	r2, [r3, #0]
 8008ec8:	6a3b      	ldr	r3, [r7, #32]
 8008eca:	881b      	ldrh	r3, [r3, #0]
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ed2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ed6:	b29a      	uxth	r2, r3
 8008ed8:	6a3b      	ldr	r3, [r7, #32]
 8008eda:	801a      	strh	r2, [r3, #0]
 8008edc:	e017      	b.n	8008f0e <PCD_EP_ISR_Handler+0x5ce>
 8008ede:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008ee0:	785b      	ldrb	r3, [r3, #1]
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d113      	bne.n	8008f0e <PCD_EP_ISR_Handler+0x5ce>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	461a      	mov	r2, r3
 8008ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ef4:	4413      	add	r3, r2
 8008ef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008efa:	781b      	ldrb	r3, [r3, #0]
 8008efc:	00da      	lsls	r2, r3, #3
 8008efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f00:	4413      	add	r3, r2
 8008f02:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008f06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008f0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f10:	781b      	ldrb	r3, [r3, #0]
 8008f12:	4619      	mov	r1, r3
 8008f14:	6878      	ldr	r0, [r7, #4]
 8008f16:	f00e fcfc 	bl	8017912 <HAL_PCD_DataInStageCallback>
 8008f1a:	e04a      	b.n	8008fb2 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008f1c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008f1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d13f      	bne.n	8008fa6 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	461a      	mov	r2, r3
 8008f32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f34:	781b      	ldrb	r3, [r3, #0]
 8008f36:	00db      	lsls	r3, r3, #3
 8008f38:	4413      	add	r3, r2
 8008f3a:	687a      	ldr	r2, [r7, #4]
 8008f3c:	6812      	ldr	r2, [r2, #0]
 8008f3e:	4413      	add	r3, r2
 8008f40:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008f44:	881b      	ldrh	r3, [r3, #0]
 8008f46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f4a:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8008f4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f4e:	699a      	ldr	r2, [r3, #24]
 8008f50:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d906      	bls.n	8008f64 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8008f56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f58:	699a      	ldr	r2, [r3, #24]
 8008f5a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008f5c:	1ad2      	subs	r2, r2, r3
 8008f5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f60:	619a      	str	r2, [r3, #24]
 8008f62:	e002      	b.n	8008f6a <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8008f64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f66:	2200      	movs	r2, #0
 8008f68:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008f6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f6c:	699b      	ldr	r3, [r3, #24]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d106      	bne.n	8008f80 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008f72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f74:	781b      	ldrb	r3, [r3, #0]
 8008f76:	4619      	mov	r1, r3
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f00e fcca 	bl	8017912 <HAL_PCD_DataInStageCallback>
 8008f7e:	e018      	b.n	8008fb2 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008f80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f82:	695a      	ldr	r2, [r3, #20]
 8008f84:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008f86:	441a      	add	r2, r3
 8008f88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f8a:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008f8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f8e:	69da      	ldr	r2, [r3, #28]
 8008f90:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008f92:	441a      	add	r2, r3
 8008f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f96:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	f004 ffe5 	bl	800df6e <USB_EPStartXfer>
 8008fa4:	e005      	b.n	8008fb2 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008fa6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008fa8:	461a      	mov	r2, r3
 8008faa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f000 f917 	bl	80091e0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008fba:	b29b      	uxth	r3, r3
 8008fbc:	b21b      	sxth	r3, r3
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	f6ff acc3 	blt.w	800894a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3748      	adds	r7, #72	@ 0x48
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b088      	sub	sp, #32
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	60f8      	str	r0, [r7, #12]
 8008fd6:	60b9      	str	r1, [r7, #8]
 8008fd8:	4613      	mov	r3, r2
 8008fda:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008fdc:	88fb      	ldrh	r3, [r7, #6]
 8008fde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d07c      	beq.n	80090e0 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	00db      	lsls	r3, r3, #3
 8008ff8:	4413      	add	r3, r2
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	6812      	ldr	r2, [r2, #0]
 8008ffe:	4413      	add	r3, r2
 8009000:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009004:	881b      	ldrh	r3, [r3, #0]
 8009006:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800900a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	699a      	ldr	r2, [r3, #24]
 8009010:	8b7b      	ldrh	r3, [r7, #26]
 8009012:	429a      	cmp	r2, r3
 8009014:	d306      	bcc.n	8009024 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	699a      	ldr	r2, [r3, #24]
 800901a:	8b7b      	ldrh	r3, [r7, #26]
 800901c:	1ad2      	subs	r2, r2, r3
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	619a      	str	r2, [r3, #24]
 8009022:	e002      	b.n	800902a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	2200      	movs	r2, #0
 8009028:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	699b      	ldr	r3, [r3, #24]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d123      	bne.n	800907a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	461a      	mov	r2, r3
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	4413      	add	r3, r2
 8009040:	881b      	ldrh	r3, [r3, #0]
 8009042:	b29b      	uxth	r3, r3
 8009044:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009048:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800904c:	833b      	strh	r3, [r7, #24]
 800904e:	8b3b      	ldrh	r3, [r7, #24]
 8009050:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009054:	833b      	strh	r3, [r7, #24]
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	461a      	mov	r2, r3
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	781b      	ldrb	r3, [r3, #0]
 8009060:	009b      	lsls	r3, r3, #2
 8009062:	441a      	add	r2, r3
 8009064:	8b3b      	ldrh	r3, [r7, #24]
 8009066:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800906a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800906e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009072:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009076:	b29b      	uxth	r3, r3
 8009078:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800907a:	88fb      	ldrh	r3, [r7, #6]
 800907c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009080:	2b00      	cmp	r3, #0
 8009082:	d01f      	beq.n	80090c4 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	461a      	mov	r2, r3
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	781b      	ldrb	r3, [r3, #0]
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	4413      	add	r3, r2
 8009092:	881b      	ldrh	r3, [r3, #0]
 8009094:	b29b      	uxth	r3, r3
 8009096:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800909a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800909e:	82fb      	strh	r3, [r7, #22]
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	461a      	mov	r2, r3
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	009b      	lsls	r3, r3, #2
 80090ac:	441a      	add	r2, r3
 80090ae:	8afb      	ldrh	r3, [r7, #22]
 80090b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80090b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80090b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80090bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80090c4:	8b7b      	ldrh	r3, [r7, #26]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	f000 8085 	beq.w	80091d6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	6818      	ldr	r0, [r3, #0]
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	6959      	ldr	r1, [r3, #20]
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	891a      	ldrh	r2, [r3, #8]
 80090d8:	8b7b      	ldrh	r3, [r7, #26]
 80090da:	f005 fe6f 	bl	800edbc <USB_ReadPMA>
 80090de:	e07a      	b.n	80091d6 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090e8:	b29b      	uxth	r3, r3
 80090ea:	461a      	mov	r2, r3
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	781b      	ldrb	r3, [r3, #0]
 80090f0:	00db      	lsls	r3, r3, #3
 80090f2:	4413      	add	r3, r2
 80090f4:	68fa      	ldr	r2, [r7, #12]
 80090f6:	6812      	ldr	r2, [r2, #0]
 80090f8:	4413      	add	r3, r2
 80090fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80090fe:	881b      	ldrh	r3, [r3, #0]
 8009100:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009104:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	699a      	ldr	r2, [r3, #24]
 800910a:	8b7b      	ldrh	r3, [r7, #26]
 800910c:	429a      	cmp	r2, r3
 800910e:	d306      	bcc.n	800911e <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	699a      	ldr	r2, [r3, #24]
 8009114:	8b7b      	ldrh	r3, [r7, #26]
 8009116:	1ad2      	subs	r2, r2, r3
 8009118:	68bb      	ldr	r3, [r7, #8]
 800911a:	619a      	str	r2, [r3, #24]
 800911c:	e002      	b.n	8009124 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	2200      	movs	r2, #0
 8009122:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	699b      	ldr	r3, [r3, #24]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d123      	bne.n	8009174 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	461a      	mov	r2, r3
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	781b      	ldrb	r3, [r3, #0]
 8009136:	009b      	lsls	r3, r3, #2
 8009138:	4413      	add	r3, r2
 800913a:	881b      	ldrh	r3, [r3, #0]
 800913c:	b29b      	uxth	r3, r3
 800913e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009146:	83fb      	strh	r3, [r7, #30]
 8009148:	8bfb      	ldrh	r3, [r7, #30]
 800914a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800914e:	83fb      	strh	r3, [r7, #30]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	461a      	mov	r2, r3
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	781b      	ldrb	r3, [r3, #0]
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	441a      	add	r2, r3
 800915e:	8bfb      	ldrh	r3, [r7, #30]
 8009160:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009164:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009168:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800916c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009170:	b29b      	uxth	r3, r3
 8009172:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8009174:	88fb      	ldrh	r3, [r7, #6]
 8009176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800917a:	2b00      	cmp	r3, #0
 800917c:	d11f      	bne.n	80091be <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	461a      	mov	r2, r3
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	781b      	ldrb	r3, [r3, #0]
 8009188:	009b      	lsls	r3, r3, #2
 800918a:	4413      	add	r3, r2
 800918c:	881b      	ldrh	r3, [r3, #0]
 800918e:	b29b      	uxth	r3, r3
 8009190:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009194:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009198:	83bb      	strh	r3, [r7, #28]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	461a      	mov	r2, r3
 80091a0:	68bb      	ldr	r3, [r7, #8]
 80091a2:	781b      	ldrb	r3, [r3, #0]
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	441a      	add	r2, r3
 80091a8:	8bbb      	ldrh	r3, [r7, #28]
 80091aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091b6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80091be:	8b7b      	ldrh	r3, [r7, #26]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d008      	beq.n	80091d6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	6818      	ldr	r0, [r3, #0]
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	6959      	ldr	r1, [r3, #20]
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	895a      	ldrh	r2, [r3, #10]
 80091d0:	8b7b      	ldrh	r3, [r7, #26]
 80091d2:	f005 fdf3 	bl	800edbc <USB_ReadPMA>
    }
  }

  return count;
 80091d6:	8b7b      	ldrh	r3, [r7, #26]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3720      	adds	r7, #32
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}

080091e0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b0a6      	sub	sp, #152	@ 0x98
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	60f8      	str	r0, [r7, #12]
 80091e8:	60b9      	str	r1, [r7, #8]
 80091ea:	4613      	mov	r3, r2
 80091ec:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80091ee:	88fb      	ldrh	r3, [r7, #6]
 80091f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f000 81f7 	beq.w	80095e8 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009202:	b29b      	uxth	r3, r3
 8009204:	461a      	mov	r2, r3
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	00db      	lsls	r3, r3, #3
 800920c:	4413      	add	r3, r2
 800920e:	68fa      	ldr	r2, [r7, #12]
 8009210:	6812      	ldr	r2, [r2, #0]
 8009212:	4413      	add	r3, r2
 8009214:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009218:	881b      	ldrh	r3, [r3, #0]
 800921a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800921e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	699a      	ldr	r2, [r3, #24]
 8009226:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800922a:	429a      	cmp	r2, r3
 800922c:	d907      	bls.n	800923e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	699a      	ldr	r2, [r3, #24]
 8009232:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009236:	1ad2      	subs	r2, r2, r3
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	619a      	str	r2, [r3, #24]
 800923c:	e002      	b.n	8009244 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	2200      	movs	r2, #0
 8009242:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	699b      	ldr	r3, [r3, #24]
 8009248:	2b00      	cmp	r3, #0
 800924a:	f040 80e1 	bne.w	8009410 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	785b      	ldrb	r3, [r3, #1]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d126      	bne.n	80092a4 <HAL_PCD_EP_DB_Transmit+0xc4>
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	633b      	str	r3, [r7, #48]	@ 0x30
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009264:	b29b      	uxth	r3, r3
 8009266:	461a      	mov	r2, r3
 8009268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926a:	4413      	add	r3, r2
 800926c:	633b      	str	r3, [r7, #48]	@ 0x30
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	00da      	lsls	r2, r3, #3
 8009274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009276:	4413      	add	r3, r2
 8009278:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800927c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800927e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009280:	881b      	ldrh	r3, [r3, #0]
 8009282:	b29b      	uxth	r3, r3
 8009284:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009288:	b29a      	uxth	r2, r3
 800928a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800928c:	801a      	strh	r2, [r3, #0]
 800928e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009290:	881b      	ldrh	r3, [r3, #0]
 8009292:	b29b      	uxth	r3, r3
 8009294:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009298:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800929c:	b29a      	uxth	r2, r3
 800929e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092a0:	801a      	strh	r2, [r3, #0]
 80092a2:	e01a      	b.n	80092da <HAL_PCD_EP_DB_Transmit+0xfa>
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	785b      	ldrb	r3, [r3, #1]
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d116      	bne.n	80092da <HAL_PCD_EP_DB_Transmit+0xfa>
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092ba:	b29b      	uxth	r3, r3
 80092bc:	461a      	mov	r2, r3
 80092be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c0:	4413      	add	r3, r2
 80092c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	781b      	ldrb	r3, [r3, #0]
 80092c8:	00da      	lsls	r2, r3, #3
 80092ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092cc:	4413      	add	r3, r2
 80092ce:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80092d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80092d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092d6:	2200      	movs	r2, #0
 80092d8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	785b      	ldrb	r3, [r3, #1]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d126      	bne.n	8009336 <HAL_PCD_EP_DB_Transmit+0x156>
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	623b      	str	r3, [r7, #32]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	461a      	mov	r2, r3
 80092fa:	6a3b      	ldr	r3, [r7, #32]
 80092fc:	4413      	add	r3, r2
 80092fe:	623b      	str	r3, [r7, #32]
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	00da      	lsls	r2, r3, #3
 8009306:	6a3b      	ldr	r3, [r7, #32]
 8009308:	4413      	add	r3, r2
 800930a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800930e:	61fb      	str	r3, [r7, #28]
 8009310:	69fb      	ldr	r3, [r7, #28]
 8009312:	881b      	ldrh	r3, [r3, #0]
 8009314:	b29b      	uxth	r3, r3
 8009316:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800931a:	b29a      	uxth	r2, r3
 800931c:	69fb      	ldr	r3, [r7, #28]
 800931e:	801a      	strh	r2, [r3, #0]
 8009320:	69fb      	ldr	r3, [r7, #28]
 8009322:	881b      	ldrh	r3, [r3, #0]
 8009324:	b29b      	uxth	r3, r3
 8009326:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800932a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800932e:	b29a      	uxth	r2, r3
 8009330:	69fb      	ldr	r3, [r7, #28]
 8009332:	801a      	strh	r2, [r3, #0]
 8009334:	e017      	b.n	8009366 <HAL_PCD_EP_DB_Transmit+0x186>
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	785b      	ldrb	r3, [r3, #1]
 800933a:	2b01      	cmp	r3, #1
 800933c:	d113      	bne.n	8009366 <HAL_PCD_EP_DB_Transmit+0x186>
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009346:	b29b      	uxth	r3, r3
 8009348:	461a      	mov	r2, r3
 800934a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800934c:	4413      	add	r3, r2
 800934e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	781b      	ldrb	r3, [r3, #0]
 8009354:	00da      	lsls	r2, r3, #3
 8009356:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009358:	4413      	add	r3, r2
 800935a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800935e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009362:	2200      	movs	r2, #0
 8009364:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	78db      	ldrb	r3, [r3, #3]
 800936a:	2b02      	cmp	r3, #2
 800936c:	d123      	bne.n	80093b6 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	461a      	mov	r2, r3
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	009b      	lsls	r3, r3, #2
 800937a:	4413      	add	r3, r2
 800937c:	881b      	ldrh	r3, [r3, #0]
 800937e:	b29b      	uxth	r3, r3
 8009380:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009384:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009388:	837b      	strh	r3, [r7, #26]
 800938a:	8b7b      	ldrh	r3, [r7, #26]
 800938c:	f083 0320 	eor.w	r3, r3, #32
 8009390:	837b      	strh	r3, [r7, #26]
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	461a      	mov	r2, r3
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	781b      	ldrb	r3, [r3, #0]
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	441a      	add	r2, r3
 80093a0:	8b7b      	ldrh	r3, [r7, #26]
 80093a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80093a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80093aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80093ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	4619      	mov	r1, r3
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f00e faa8 	bl	8017912 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80093c2:	88fb      	ldrh	r3, [r7, #6]
 80093c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d01f      	beq.n	800940c <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	461a      	mov	r2, r3
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	781b      	ldrb	r3, [r3, #0]
 80093d6:	009b      	lsls	r3, r3, #2
 80093d8:	4413      	add	r3, r2
 80093da:	881b      	ldrh	r3, [r3, #0]
 80093dc:	b29b      	uxth	r3, r3
 80093de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80093e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093e6:	833b      	strh	r3, [r7, #24]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	461a      	mov	r2, r3
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	441a      	add	r2, r3
 80093f6:	8b3b      	ldrh	r3, [r7, #24]
 80093f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80093fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009400:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009404:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009408:	b29b      	uxth	r3, r3
 800940a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800940c:	2300      	movs	r3, #0
 800940e:	e31f      	b.n	8009a50 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009410:	88fb      	ldrh	r3, [r7, #6]
 8009412:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009416:	2b00      	cmp	r3, #0
 8009418:	d021      	beq.n	800945e <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	461a      	mov	r2, r3
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	781b      	ldrb	r3, [r3, #0]
 8009424:	009b      	lsls	r3, r3, #2
 8009426:	4413      	add	r3, r2
 8009428:	881b      	ldrh	r3, [r3, #0]
 800942a:	b29b      	uxth	r3, r3
 800942c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009430:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009434:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	461a      	mov	r2, r3
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	781b      	ldrb	r3, [r3, #0]
 8009442:	009b      	lsls	r3, r3, #2
 8009444:	441a      	add	r2, r3
 8009446:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800944a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800944e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009452:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800945a:	b29b      	uxth	r3, r3
 800945c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009464:	2b01      	cmp	r3, #1
 8009466:	f040 82ca 	bne.w	80099fe <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	695a      	ldr	r2, [r3, #20]
 800946e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009472:	441a      	add	r2, r3
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	69da      	ldr	r2, [r3, #28]
 800947c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009480:	441a      	add	r2, r3
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	6a1a      	ldr	r2, [r3, #32]
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	691b      	ldr	r3, [r3, #16]
 800948e:	429a      	cmp	r2, r3
 8009490:	d309      	bcc.n	80094a6 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	691b      	ldr	r3, [r3, #16]
 8009496:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	6a1a      	ldr	r2, [r3, #32]
 800949c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800949e:	1ad2      	subs	r2, r2, r3
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	621a      	str	r2, [r3, #32]
 80094a4:	e015      	b.n	80094d2 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	6a1b      	ldr	r3, [r3, #32]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d107      	bne.n	80094be <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80094ae:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80094b2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	2200      	movs	r2, #0
 80094b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80094bc:	e009      	b.n	80094d2 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	6a1b      	ldr	r3, [r3, #32]
 80094ca:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	2200      	movs	r2, #0
 80094d0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	785b      	ldrb	r3, [r3, #1]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d15f      	bne.n	800959a <HAL_PCD_EP_DB_Transmit+0x3ba>
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	643b      	str	r3, [r7, #64]	@ 0x40
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	461a      	mov	r2, r3
 80094ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094ee:	4413      	add	r3, r2
 80094f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	781b      	ldrb	r3, [r3, #0]
 80094f6:	00da      	lsls	r2, r3, #3
 80094f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094fa:	4413      	add	r3, r2
 80094fc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009500:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009502:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009504:	881b      	ldrh	r3, [r3, #0]
 8009506:	b29b      	uxth	r3, r3
 8009508:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800950c:	b29a      	uxth	r2, r3
 800950e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009510:	801a      	strh	r2, [r3, #0]
 8009512:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009514:	2b00      	cmp	r3, #0
 8009516:	d10a      	bne.n	800952e <HAL_PCD_EP_DB_Transmit+0x34e>
 8009518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800951a:	881b      	ldrh	r3, [r3, #0]
 800951c:	b29b      	uxth	r3, r3
 800951e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009522:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009526:	b29a      	uxth	r2, r3
 8009528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800952a:	801a      	strh	r2, [r3, #0]
 800952c:	e051      	b.n	80095d2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800952e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009530:	2b3e      	cmp	r3, #62	@ 0x3e
 8009532:	d816      	bhi.n	8009562 <HAL_PCD_EP_DB_Transmit+0x382>
 8009534:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009536:	085b      	lsrs	r3, r3, #1
 8009538:	653b      	str	r3, [r7, #80]	@ 0x50
 800953a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800953c:	f003 0301 	and.w	r3, r3, #1
 8009540:	2b00      	cmp	r3, #0
 8009542:	d002      	beq.n	800954a <HAL_PCD_EP_DB_Transmit+0x36a>
 8009544:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009546:	3301      	adds	r3, #1
 8009548:	653b      	str	r3, [r7, #80]	@ 0x50
 800954a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800954c:	881b      	ldrh	r3, [r3, #0]
 800954e:	b29a      	uxth	r2, r3
 8009550:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009552:	b29b      	uxth	r3, r3
 8009554:	029b      	lsls	r3, r3, #10
 8009556:	b29b      	uxth	r3, r3
 8009558:	4313      	orrs	r3, r2
 800955a:	b29a      	uxth	r2, r3
 800955c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800955e:	801a      	strh	r2, [r3, #0]
 8009560:	e037      	b.n	80095d2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009562:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009564:	095b      	lsrs	r3, r3, #5
 8009566:	653b      	str	r3, [r7, #80]	@ 0x50
 8009568:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800956a:	f003 031f 	and.w	r3, r3, #31
 800956e:	2b00      	cmp	r3, #0
 8009570:	d102      	bne.n	8009578 <HAL_PCD_EP_DB_Transmit+0x398>
 8009572:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009574:	3b01      	subs	r3, #1
 8009576:	653b      	str	r3, [r7, #80]	@ 0x50
 8009578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800957a:	881b      	ldrh	r3, [r3, #0]
 800957c:	b29a      	uxth	r2, r3
 800957e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009580:	b29b      	uxth	r3, r3
 8009582:	029b      	lsls	r3, r3, #10
 8009584:	b29b      	uxth	r3, r3
 8009586:	4313      	orrs	r3, r2
 8009588:	b29b      	uxth	r3, r3
 800958a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800958e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009592:	b29a      	uxth	r2, r3
 8009594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009596:	801a      	strh	r2, [r3, #0]
 8009598:	e01b      	b.n	80095d2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	785b      	ldrb	r3, [r3, #1]
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d117      	bne.n	80095d2 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	461a      	mov	r2, r3
 80095b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80095b6:	4413      	add	r3, r2
 80095b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	00da      	lsls	r2, r3, #3
 80095c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80095c2:	4413      	add	r3, r2
 80095c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80095c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80095ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80095cc:	b29a      	uxth	r2, r3
 80095ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80095d0:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	6818      	ldr	r0, [r3, #0]
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	6959      	ldr	r1, [r3, #20]
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	891a      	ldrh	r2, [r3, #8]
 80095de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80095e0:	b29b      	uxth	r3, r3
 80095e2:	f005 fba8 	bl	800ed36 <USB_WritePMA>
 80095e6:	e20a      	b.n	80099fe <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80095f0:	b29b      	uxth	r3, r3
 80095f2:	461a      	mov	r2, r3
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	781b      	ldrb	r3, [r3, #0]
 80095f8:	00db      	lsls	r3, r3, #3
 80095fa:	4413      	add	r3, r2
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	6812      	ldr	r2, [r2, #0]
 8009600:	4413      	add	r3, r2
 8009602:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009606:	881b      	ldrh	r3, [r3, #0]
 8009608:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800960c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	699a      	ldr	r2, [r3, #24]
 8009614:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009618:	429a      	cmp	r2, r3
 800961a:	d307      	bcc.n	800962c <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	699a      	ldr	r2, [r3, #24]
 8009620:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009624:	1ad2      	subs	r2, r2, r3
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	619a      	str	r2, [r3, #24]
 800962a:	e002      	b.n	8009632 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	2200      	movs	r2, #0
 8009630:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	699b      	ldr	r3, [r3, #24]
 8009636:	2b00      	cmp	r3, #0
 8009638:	f040 80f6 	bne.w	8009828 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	785b      	ldrb	r3, [r3, #1]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d126      	bne.n	8009692 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	677b      	str	r3, [r7, #116]	@ 0x74
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009652:	b29b      	uxth	r3, r3
 8009654:	461a      	mov	r2, r3
 8009656:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009658:	4413      	add	r3, r2
 800965a:	677b      	str	r3, [r7, #116]	@ 0x74
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	781b      	ldrb	r3, [r3, #0]
 8009660:	00da      	lsls	r2, r3, #3
 8009662:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009664:	4413      	add	r3, r2
 8009666:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800966a:	673b      	str	r3, [r7, #112]	@ 0x70
 800966c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800966e:	881b      	ldrh	r3, [r3, #0]
 8009670:	b29b      	uxth	r3, r3
 8009672:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009676:	b29a      	uxth	r2, r3
 8009678:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800967a:	801a      	strh	r2, [r3, #0]
 800967c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800967e:	881b      	ldrh	r3, [r3, #0]
 8009680:	b29b      	uxth	r3, r3
 8009682:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009686:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800968a:	b29a      	uxth	r2, r3
 800968c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800968e:	801a      	strh	r2, [r3, #0]
 8009690:	e01a      	b.n	80096c8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8009692:	68bb      	ldr	r3, [r7, #8]
 8009694:	785b      	ldrb	r3, [r3, #1]
 8009696:	2b01      	cmp	r3, #1
 8009698:	d116      	bne.n	80096c8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096a8:	b29b      	uxth	r3, r3
 80096aa:	461a      	mov	r2, r3
 80096ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80096ae:	4413      	add	r3, r2
 80096b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	781b      	ldrb	r3, [r3, #0]
 80096b6:	00da      	lsls	r2, r3, #3
 80096b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80096ba:	4413      	add	r3, r2
 80096bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80096c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80096c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096c4:	2200      	movs	r2, #0
 80096c6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	785b      	ldrb	r3, [r3, #1]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d12f      	bne.n	8009738 <HAL_PCD_EP_DB_Transmit+0x558>
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	461a      	mov	r2, r3
 80096ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80096f0:	4413      	add	r3, r2
 80096f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	781b      	ldrb	r3, [r3, #0]
 80096fa:	00da      	lsls	r2, r3, #3
 80096fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009700:	4413      	add	r3, r2
 8009702:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009706:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800970a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800970e:	881b      	ldrh	r3, [r3, #0]
 8009710:	b29b      	uxth	r3, r3
 8009712:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009716:	b29a      	uxth	r2, r3
 8009718:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800971c:	801a      	strh	r2, [r3, #0]
 800971e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009722:	881b      	ldrh	r3, [r3, #0]
 8009724:	b29b      	uxth	r3, r3
 8009726:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800972a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800972e:	b29a      	uxth	r2, r3
 8009730:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009734:	801a      	strh	r2, [r3, #0]
 8009736:	e01c      	b.n	8009772 <HAL_PCD_EP_DB_Transmit+0x592>
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	785b      	ldrb	r3, [r3, #1]
 800973c:	2b01      	cmp	r3, #1
 800973e:	d118      	bne.n	8009772 <HAL_PCD_EP_DB_Transmit+0x592>
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009748:	b29b      	uxth	r3, r3
 800974a:	461a      	mov	r2, r3
 800974c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009750:	4413      	add	r3, r2
 8009752:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	781b      	ldrb	r3, [r3, #0]
 800975a:	00da      	lsls	r2, r3, #3
 800975c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009760:	4413      	add	r3, r2
 8009762:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009766:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800976a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800976e:	2200      	movs	r2, #0
 8009770:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	78db      	ldrb	r3, [r3, #3]
 8009776:	2b02      	cmp	r3, #2
 8009778:	d127      	bne.n	80097ca <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	461a      	mov	r2, r3
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	009b      	lsls	r3, r3, #2
 8009786:	4413      	add	r3, r2
 8009788:	881b      	ldrh	r3, [r3, #0]
 800978a:	b29b      	uxth	r3, r3
 800978c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009790:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009794:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8009798:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800979c:	f083 0320 	eor.w	r3, r3, #32
 80097a0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	461a      	mov	r2, r3
 80097aa:	68bb      	ldr	r3, [r7, #8]
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	441a      	add	r2, r3
 80097b2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80097b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097c6:	b29b      	uxth	r3, r3
 80097c8:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80097ca:	68bb      	ldr	r3, [r7, #8]
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	4619      	mov	r1, r3
 80097d0:	68f8      	ldr	r0, [r7, #12]
 80097d2:	f00e f89e 	bl	8017912 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80097d6:	88fb      	ldrh	r3, [r7, #6]
 80097d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d121      	bne.n	8009824 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	461a      	mov	r2, r3
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	009b      	lsls	r3, r3, #2
 80097ec:	4413      	add	r3, r2
 80097ee:	881b      	ldrh	r3, [r3, #0]
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097fa:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	461a      	mov	r2, r3
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	781b      	ldrb	r3, [r3, #0]
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	441a      	add	r2, r3
 800980c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009810:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009814:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009818:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800981c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009820:	b29b      	uxth	r3, r3
 8009822:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8009824:	2300      	movs	r3, #0
 8009826:	e113      	b.n	8009a50 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009828:	88fb      	ldrh	r3, [r7, #6]
 800982a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800982e:	2b00      	cmp	r3, #0
 8009830:	d121      	bne.n	8009876 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	461a      	mov	r2, r3
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	4413      	add	r3, r2
 8009840:	881b      	ldrh	r3, [r3, #0]
 8009842:	b29b      	uxth	r3, r3
 8009844:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009848:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800984c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	461a      	mov	r2, r3
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	781b      	ldrb	r3, [r3, #0]
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	441a      	add	r2, r3
 800985e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009862:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009866:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800986a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800986e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009872:	b29b      	uxth	r3, r3
 8009874:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800987c:	2b01      	cmp	r3, #1
 800987e:	f040 80be 	bne.w	80099fe <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	695a      	ldr	r2, [r3, #20]
 8009886:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800988a:	441a      	add	r2, r3
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	69da      	ldr	r2, [r3, #28]
 8009894:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009898:	441a      	add	r2, r3
 800989a:	68bb      	ldr	r3, [r7, #8]
 800989c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	6a1a      	ldr	r2, [r3, #32]
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	691b      	ldr	r3, [r3, #16]
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d309      	bcc.n	80098be <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	691b      	ldr	r3, [r3, #16]
 80098ae:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	6a1a      	ldr	r2, [r3, #32]
 80098b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80098b6:	1ad2      	subs	r2, r2, r3
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	621a      	str	r2, [r3, #32]
 80098bc:	e015      	b.n	80098ea <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	6a1b      	ldr	r3, [r3, #32]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d107      	bne.n	80098d6 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80098c6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80098ca:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	2200      	movs	r2, #0
 80098d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80098d4:	e009      	b.n	80098ea <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	6a1b      	ldr	r3, [r3, #32]
 80098da:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	2200      	movs	r2, #0
 80098e0:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	2200      	movs	r2, #0
 80098e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	785b      	ldrb	r3, [r3, #1]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d15f      	bne.n	80099b8 <HAL_PCD_EP_DB_Transmit+0x7d8>
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009906:	b29b      	uxth	r3, r3
 8009908:	461a      	mov	r2, r3
 800990a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800990c:	4413      	add	r3, r2
 800990e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	00da      	lsls	r2, r3, #3
 8009916:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009918:	4413      	add	r3, r2
 800991a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800991e:	667b      	str	r3, [r7, #100]	@ 0x64
 8009920:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009922:	881b      	ldrh	r3, [r3, #0]
 8009924:	b29b      	uxth	r3, r3
 8009926:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800992a:	b29a      	uxth	r2, r3
 800992c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800992e:	801a      	strh	r2, [r3, #0]
 8009930:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009932:	2b00      	cmp	r3, #0
 8009934:	d10a      	bne.n	800994c <HAL_PCD_EP_DB_Transmit+0x76c>
 8009936:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009938:	881b      	ldrh	r3, [r3, #0]
 800993a:	b29b      	uxth	r3, r3
 800993c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009940:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009944:	b29a      	uxth	r2, r3
 8009946:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009948:	801a      	strh	r2, [r3, #0]
 800994a:	e04e      	b.n	80099ea <HAL_PCD_EP_DB_Transmit+0x80a>
 800994c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800994e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009950:	d816      	bhi.n	8009980 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009952:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009954:	085b      	lsrs	r3, r3, #1
 8009956:	663b      	str	r3, [r7, #96]	@ 0x60
 8009958:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800995a:	f003 0301 	and.w	r3, r3, #1
 800995e:	2b00      	cmp	r3, #0
 8009960:	d002      	beq.n	8009968 <HAL_PCD_EP_DB_Transmit+0x788>
 8009962:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009964:	3301      	adds	r3, #1
 8009966:	663b      	str	r3, [r7, #96]	@ 0x60
 8009968:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800996a:	881b      	ldrh	r3, [r3, #0]
 800996c:	b29a      	uxth	r2, r3
 800996e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009970:	b29b      	uxth	r3, r3
 8009972:	029b      	lsls	r3, r3, #10
 8009974:	b29b      	uxth	r3, r3
 8009976:	4313      	orrs	r3, r2
 8009978:	b29a      	uxth	r2, r3
 800997a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800997c:	801a      	strh	r2, [r3, #0]
 800997e:	e034      	b.n	80099ea <HAL_PCD_EP_DB_Transmit+0x80a>
 8009980:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009982:	095b      	lsrs	r3, r3, #5
 8009984:	663b      	str	r3, [r7, #96]	@ 0x60
 8009986:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009988:	f003 031f 	and.w	r3, r3, #31
 800998c:	2b00      	cmp	r3, #0
 800998e:	d102      	bne.n	8009996 <HAL_PCD_EP_DB_Transmit+0x7b6>
 8009990:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009992:	3b01      	subs	r3, #1
 8009994:	663b      	str	r3, [r7, #96]	@ 0x60
 8009996:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009998:	881b      	ldrh	r3, [r3, #0]
 800999a:	b29a      	uxth	r2, r3
 800999c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800999e:	b29b      	uxth	r3, r3
 80099a0:	029b      	lsls	r3, r3, #10
 80099a2:	b29b      	uxth	r3, r3
 80099a4:	4313      	orrs	r3, r2
 80099a6:	b29b      	uxth	r3, r3
 80099a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099b0:	b29a      	uxth	r2, r3
 80099b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80099b4:	801a      	strh	r2, [r3, #0]
 80099b6:	e018      	b.n	80099ea <HAL_PCD_EP_DB_Transmit+0x80a>
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	785b      	ldrb	r3, [r3, #1]
 80099bc:	2b01      	cmp	r3, #1
 80099be:	d114      	bne.n	80099ea <HAL_PCD_EP_DB_Transmit+0x80a>
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	461a      	mov	r2, r3
 80099cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099ce:	4413      	add	r3, r2
 80099d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	00da      	lsls	r2, r3, #3
 80099d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099da:	4413      	add	r3, r2
 80099dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80099e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80099e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80099e4:	b29a      	uxth	r2, r3
 80099e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099e8:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	6818      	ldr	r0, [r3, #0]
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	6959      	ldr	r1, [r3, #20]
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	895a      	ldrh	r2, [r3, #10]
 80099f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80099f8:	b29b      	uxth	r3, r3
 80099fa:	f005 f99c 	bl	800ed36 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	461a      	mov	r2, r3
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	781b      	ldrb	r3, [r3, #0]
 8009a08:	009b      	lsls	r3, r3, #2
 8009a0a:	4413      	add	r3, r2
 8009a0c:	881b      	ldrh	r3, [r3, #0]
 8009a0e:	b29b      	uxth	r3, r3
 8009a10:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a18:	82fb      	strh	r3, [r7, #22]
 8009a1a:	8afb      	ldrh	r3, [r7, #22]
 8009a1c:	f083 0310 	eor.w	r3, r3, #16
 8009a20:	82fb      	strh	r3, [r7, #22]
 8009a22:	8afb      	ldrh	r3, [r7, #22]
 8009a24:	f083 0320 	eor.w	r3, r3, #32
 8009a28:	82fb      	strh	r3, [r7, #22]
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	461a      	mov	r2, r3
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	441a      	add	r2, r3
 8009a38:	8afb      	ldrh	r3, [r7, #22]
 8009a3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009a3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009a42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a4a:	b29b      	uxth	r3, r3
 8009a4c:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8009a4e:	2300      	movs	r3, #0
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3798      	adds	r7, #152	@ 0x98
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b087      	sub	sp, #28
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	607b      	str	r3, [r7, #4]
 8009a62:	460b      	mov	r3, r1
 8009a64:	817b      	strh	r3, [r7, #10]
 8009a66:	4613      	mov	r3, r2
 8009a68:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009a6a:	897b      	ldrh	r3, [r7, #10]
 8009a6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a70:	b29b      	uxth	r3, r3
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d00b      	beq.n	8009a8e <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009a76:	897b      	ldrh	r3, [r7, #10]
 8009a78:	f003 0207 	and.w	r2, r3, #7
 8009a7c:	4613      	mov	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	4413      	add	r3, r2
 8009a82:	00db      	lsls	r3, r3, #3
 8009a84:	3310      	adds	r3, #16
 8009a86:	68fa      	ldr	r2, [r7, #12]
 8009a88:	4413      	add	r3, r2
 8009a8a:	617b      	str	r3, [r7, #20]
 8009a8c:	e009      	b.n	8009aa2 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009a8e:	897a      	ldrh	r2, [r7, #10]
 8009a90:	4613      	mov	r3, r2
 8009a92:	009b      	lsls	r3, r3, #2
 8009a94:	4413      	add	r3, r2
 8009a96:	00db      	lsls	r3, r3, #3
 8009a98:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009a9c:	68fa      	ldr	r2, [r7, #12]
 8009a9e:	4413      	add	r3, r2
 8009aa0:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009aa2:	893b      	ldrh	r3, [r7, #8]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d107      	bne.n	8009ab8 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	2200      	movs	r2, #0
 8009aac:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	b29a      	uxth	r2, r3
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	80da      	strh	r2, [r3, #6]
 8009ab6:	e00b      	b.n	8009ad0 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8009ab8:	697b      	ldr	r3, [r7, #20]
 8009aba:	2201      	movs	r2, #1
 8009abc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	b29a      	uxth	r2, r3
 8009ac2:	697b      	ldr	r3, [r7, #20]
 8009ac4:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	0c1b      	lsrs	r3, r3, #16
 8009aca:	b29a      	uxth	r2, r3
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009ad0:	2300      	movs	r3, #0
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	371c      	adds	r7, #28
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009adc:	4770      	bx	lr

08009ade <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009ade:	b480      	push	{r7}
 8009ae0:	b085      	sub	sp, #20
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2201      	movs	r2, #1
 8009af0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2200      	movs	r2, #0
 8009af8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009b02:	b29b      	uxth	r3, r3
 8009b04:	f043 0301 	orr.w	r3, r3, #1
 8009b08:	b29a      	uxth	r2, r3
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009b16:	b29b      	uxth	r3, r3
 8009b18:	f043 0302 	orr.w	r3, r3, #2
 8009b1c:	b29a      	uxth	r2, r3
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8009b24:	2300      	movs	r3, #0
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3714      	adds	r7, #20
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b30:	4770      	bx	lr
	...

08009b34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b085      	sub	sp, #20
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d141      	bne.n	8009bc6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009b42:	4b4b      	ldr	r3, [pc, #300]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009b4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b4e:	d131      	bne.n	8009bb4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009b50:	4b47      	ldr	r3, [pc, #284]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b56:	4a46      	ldr	r2, [pc, #280]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009b60:	4b43      	ldr	r3, [pc, #268]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009b68:	4a41      	ldr	r2, [pc, #260]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009b6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009b70:	4b40      	ldr	r3, [pc, #256]	@ (8009c74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	2232      	movs	r2, #50	@ 0x32
 8009b76:	fb02 f303 	mul.w	r3, r2, r3
 8009b7a:	4a3f      	ldr	r2, [pc, #252]	@ (8009c78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8009b80:	0c9b      	lsrs	r3, r3, #18
 8009b82:	3301      	adds	r3, #1
 8009b84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009b86:	e002      	b.n	8009b8e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	3b01      	subs	r3, #1
 8009b8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009b8e:	4b38      	ldr	r3, [pc, #224]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009b90:	695b      	ldr	r3, [r3, #20]
 8009b92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009b9a:	d102      	bne.n	8009ba2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d1f2      	bne.n	8009b88 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009ba2:	4b33      	ldr	r3, [pc, #204]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ba4:	695b      	ldr	r3, [r3, #20]
 8009ba6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009baa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bae:	d158      	bne.n	8009c62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009bb0:	2303      	movs	r3, #3
 8009bb2:	e057      	b.n	8009c64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009bb4:	4b2e      	ldr	r3, [pc, #184]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bba:	4a2d      	ldr	r2, [pc, #180]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009bc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009bc4:	e04d      	b.n	8009c62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bcc:	d141      	bne.n	8009c52 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009bce:	4b28      	ldr	r3, [pc, #160]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bda:	d131      	bne.n	8009c40 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009bdc:	4b24      	ldr	r3, [pc, #144]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009be2:	4a23      	ldr	r2, [pc, #140]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009be8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009bec:	4b20      	ldr	r3, [pc, #128]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009bf4:	4a1e      	ldr	r2, [pc, #120]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009bf6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009bfa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8009c74 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	2232      	movs	r2, #50	@ 0x32
 8009c02:	fb02 f303 	mul.w	r3, r2, r3
 8009c06:	4a1c      	ldr	r2, [pc, #112]	@ (8009c78 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009c08:	fba2 2303 	umull	r2, r3, r2, r3
 8009c0c:	0c9b      	lsrs	r3, r3, #18
 8009c0e:	3301      	adds	r3, #1
 8009c10:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009c12:	e002      	b.n	8009c1a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	3b01      	subs	r3, #1
 8009c18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009c1a:	4b15      	ldr	r3, [pc, #84]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c1c:	695b      	ldr	r3, [r3, #20]
 8009c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c26:	d102      	bne.n	8009c2e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d1f2      	bne.n	8009c14 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009c2e:	4b10      	ldr	r3, [pc, #64]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c30:	695b      	ldr	r3, [r3, #20]
 8009c32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009c36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c3a:	d112      	bne.n	8009c62 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009c3c:	2303      	movs	r3, #3
 8009c3e:	e011      	b.n	8009c64 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009c40:	4b0b      	ldr	r3, [pc, #44]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c46:	4a0a      	ldr	r2, [pc, #40]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c4c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009c50:	e007      	b.n	8009c62 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009c52:	4b07      	ldr	r3, [pc, #28]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009c5a:	4a05      	ldr	r2, [pc, #20]	@ (8009c70 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c5c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009c60:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009c62:	2300      	movs	r3, #0
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3714      	adds	r7, #20
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6e:	4770      	bx	lr
 8009c70:	40007000 	.word	0x40007000
 8009c74:	20000004 	.word	0x20000004
 8009c78:	431bde83 	.word	0x431bde83

08009c7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b088      	sub	sp, #32
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d101      	bne.n	8009c8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	e2fe      	b.n	800a28c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f003 0301 	and.w	r3, r3, #1
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d075      	beq.n	8009d86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009c9a:	4b97      	ldr	r3, [pc, #604]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	f003 030c 	and.w	r3, r3, #12
 8009ca2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009ca4:	4b94      	ldr	r3, [pc, #592]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009ca6:	68db      	ldr	r3, [r3, #12]
 8009ca8:	f003 0303 	and.w	r3, r3, #3
 8009cac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009cae:	69bb      	ldr	r3, [r7, #24]
 8009cb0:	2b0c      	cmp	r3, #12
 8009cb2:	d102      	bne.n	8009cba <HAL_RCC_OscConfig+0x3e>
 8009cb4:	697b      	ldr	r3, [r7, #20]
 8009cb6:	2b03      	cmp	r3, #3
 8009cb8:	d002      	beq.n	8009cc0 <HAL_RCC_OscConfig+0x44>
 8009cba:	69bb      	ldr	r3, [r7, #24]
 8009cbc:	2b08      	cmp	r3, #8
 8009cbe:	d10b      	bne.n	8009cd8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009cc0:	4b8d      	ldr	r3, [pc, #564]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d05b      	beq.n	8009d84 <HAL_RCC_OscConfig+0x108>
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	685b      	ldr	r3, [r3, #4]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d157      	bne.n	8009d84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	e2d9      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	685b      	ldr	r3, [r3, #4]
 8009cdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ce0:	d106      	bne.n	8009cf0 <HAL_RCC_OscConfig+0x74>
 8009ce2:	4b85      	ldr	r3, [pc, #532]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a84      	ldr	r2, [pc, #528]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009ce8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009cec:	6013      	str	r3, [r2, #0]
 8009cee:	e01d      	b.n	8009d2c <HAL_RCC_OscConfig+0xb0>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009cf8:	d10c      	bne.n	8009d14 <HAL_RCC_OscConfig+0x98>
 8009cfa:	4b7f      	ldr	r3, [pc, #508]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a7e      	ldr	r2, [pc, #504]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009d04:	6013      	str	r3, [r2, #0]
 8009d06:	4b7c      	ldr	r3, [pc, #496]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4a7b      	ldr	r2, [pc, #492]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d10:	6013      	str	r3, [r2, #0]
 8009d12:	e00b      	b.n	8009d2c <HAL_RCC_OscConfig+0xb0>
 8009d14:	4b78      	ldr	r3, [pc, #480]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4a77      	ldr	r2, [pc, #476]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d1e:	6013      	str	r3, [r2, #0]
 8009d20:	4b75      	ldr	r3, [pc, #468]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	4a74      	ldr	r2, [pc, #464]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009d2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	685b      	ldr	r3, [r3, #4]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d013      	beq.n	8009d5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d34:	f7fc ff58 	bl	8006be8 <HAL_GetTick>
 8009d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009d3a:	e008      	b.n	8009d4e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d3c:	f7fc ff54 	bl	8006be8 <HAL_GetTick>
 8009d40:	4602      	mov	r2, r0
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	1ad3      	subs	r3, r2, r3
 8009d46:	2b64      	cmp	r3, #100	@ 0x64
 8009d48:	d901      	bls.n	8009d4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009d4a:	2303      	movs	r3, #3
 8009d4c:	e29e      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009d4e:	4b6a      	ldr	r3, [pc, #424]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d0f0      	beq.n	8009d3c <HAL_RCC_OscConfig+0xc0>
 8009d5a:	e014      	b.n	8009d86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d5c:	f7fc ff44 	bl	8006be8 <HAL_GetTick>
 8009d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009d62:	e008      	b.n	8009d76 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d64:	f7fc ff40 	bl	8006be8 <HAL_GetTick>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	1ad3      	subs	r3, r2, r3
 8009d6e:	2b64      	cmp	r3, #100	@ 0x64
 8009d70:	d901      	bls.n	8009d76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009d72:	2303      	movs	r3, #3
 8009d74:	e28a      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009d76:	4b60      	ldr	r3, [pc, #384]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d1f0      	bne.n	8009d64 <HAL_RCC_OscConfig+0xe8>
 8009d82:	e000      	b.n	8009d86 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f003 0302 	and.w	r3, r3, #2
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d075      	beq.n	8009e7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009d92:	4b59      	ldr	r3, [pc, #356]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	f003 030c 	and.w	r3, r3, #12
 8009d9a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009d9c:	4b56      	ldr	r3, [pc, #344]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009d9e:	68db      	ldr	r3, [r3, #12]
 8009da0:	f003 0303 	and.w	r3, r3, #3
 8009da4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	2b0c      	cmp	r3, #12
 8009daa:	d102      	bne.n	8009db2 <HAL_RCC_OscConfig+0x136>
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	2b02      	cmp	r3, #2
 8009db0:	d002      	beq.n	8009db8 <HAL_RCC_OscConfig+0x13c>
 8009db2:	69bb      	ldr	r3, [r7, #24]
 8009db4:	2b04      	cmp	r3, #4
 8009db6:	d11f      	bne.n	8009df8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009db8:	4b4f      	ldr	r3, [pc, #316]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d005      	beq.n	8009dd0 <HAL_RCC_OscConfig+0x154>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	68db      	ldr	r3, [r3, #12]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d101      	bne.n	8009dd0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009dcc:	2301      	movs	r3, #1
 8009dce:	e25d      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009dd0:	4b49      	ldr	r3, [pc, #292]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	691b      	ldr	r3, [r3, #16]
 8009ddc:	061b      	lsls	r3, r3, #24
 8009dde:	4946      	ldr	r1, [pc, #280]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009de0:	4313      	orrs	r3, r2
 8009de2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009de4:	4b45      	ldr	r3, [pc, #276]	@ (8009efc <HAL_RCC_OscConfig+0x280>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4618      	mov	r0, r3
 8009dea:	f7fc fdb1 	bl	8006950 <HAL_InitTick>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d043      	beq.n	8009e7c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009df4:	2301      	movs	r3, #1
 8009df6:	e249      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	68db      	ldr	r3, [r3, #12]
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d023      	beq.n	8009e48 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009e00:	4b3d      	ldr	r3, [pc, #244]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	4a3c      	ldr	r2, [pc, #240]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009e06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e0c:	f7fc feec 	bl	8006be8 <HAL_GetTick>
 8009e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009e12:	e008      	b.n	8009e26 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e14:	f7fc fee8 	bl	8006be8 <HAL_GetTick>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	1ad3      	subs	r3, r2, r3
 8009e1e:	2b02      	cmp	r3, #2
 8009e20:	d901      	bls.n	8009e26 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009e22:	2303      	movs	r3, #3
 8009e24:	e232      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009e26:	4b34      	ldr	r3, [pc, #208]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d0f0      	beq.n	8009e14 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e32:	4b31      	ldr	r3, [pc, #196]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	691b      	ldr	r3, [r3, #16]
 8009e3e:	061b      	lsls	r3, r3, #24
 8009e40:	492d      	ldr	r1, [pc, #180]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009e42:	4313      	orrs	r3, r2
 8009e44:	604b      	str	r3, [r1, #4]
 8009e46:	e01a      	b.n	8009e7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009e48:	4b2b      	ldr	r3, [pc, #172]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	4a2a      	ldr	r2, [pc, #168]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009e4e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e54:	f7fc fec8 	bl	8006be8 <HAL_GetTick>
 8009e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009e5a:	e008      	b.n	8009e6e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e5c:	f7fc fec4 	bl	8006be8 <HAL_GetTick>
 8009e60:	4602      	mov	r2, r0
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	1ad3      	subs	r3, r2, r3
 8009e66:	2b02      	cmp	r3, #2
 8009e68:	d901      	bls.n	8009e6e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009e6a:	2303      	movs	r3, #3
 8009e6c:	e20e      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009e6e:	4b22      	ldr	r3, [pc, #136]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1f0      	bne.n	8009e5c <HAL_RCC_OscConfig+0x1e0>
 8009e7a:	e000      	b.n	8009e7e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009e7c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f003 0308 	and.w	r3, r3, #8
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d041      	beq.n	8009f0e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	695b      	ldr	r3, [r3, #20]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d01c      	beq.n	8009ecc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009e92:	4b19      	ldr	r3, [pc, #100]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009e94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009e98:	4a17      	ldr	r2, [pc, #92]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009e9a:	f043 0301 	orr.w	r3, r3, #1
 8009e9e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ea2:	f7fc fea1 	bl	8006be8 <HAL_GetTick>
 8009ea6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009ea8:	e008      	b.n	8009ebc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009eaa:	f7fc fe9d 	bl	8006be8 <HAL_GetTick>
 8009eae:	4602      	mov	r2, r0
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	1ad3      	subs	r3, r2, r3
 8009eb4:	2b02      	cmp	r3, #2
 8009eb6:	d901      	bls.n	8009ebc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009eb8:	2303      	movs	r3, #3
 8009eba:	e1e7      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009ebc:	4b0e      	ldr	r3, [pc, #56]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009ebe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ec2:	f003 0302 	and.w	r3, r3, #2
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d0ef      	beq.n	8009eaa <HAL_RCC_OscConfig+0x22e>
 8009eca:	e020      	b.n	8009f0e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009ece:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ed2:	4a09      	ldr	r2, [pc, #36]	@ (8009ef8 <HAL_RCC_OscConfig+0x27c>)
 8009ed4:	f023 0301 	bic.w	r3, r3, #1
 8009ed8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009edc:	f7fc fe84 	bl	8006be8 <HAL_GetTick>
 8009ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009ee2:	e00d      	b.n	8009f00 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ee4:	f7fc fe80 	bl	8006be8 <HAL_GetTick>
 8009ee8:	4602      	mov	r2, r0
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	1ad3      	subs	r3, r2, r3
 8009eee:	2b02      	cmp	r3, #2
 8009ef0:	d906      	bls.n	8009f00 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009ef2:	2303      	movs	r3, #3
 8009ef4:	e1ca      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
 8009ef6:	bf00      	nop
 8009ef8:	40021000 	.word	0x40021000
 8009efc:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009f00:	4b8c      	ldr	r3, [pc, #560]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009f02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009f06:	f003 0302 	and.w	r3, r3, #2
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d1ea      	bne.n	8009ee4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f003 0304 	and.w	r3, r3, #4
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	f000 80a6 	beq.w	800a068 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009f20:	4b84      	ldr	r3, [pc, #528]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d101      	bne.n	8009f30 <HAL_RCC_OscConfig+0x2b4>
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	e000      	b.n	8009f32 <HAL_RCC_OscConfig+0x2b6>
 8009f30:	2300      	movs	r3, #0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d00d      	beq.n	8009f52 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f36:	4b7f      	ldr	r3, [pc, #508]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f3a:	4a7e      	ldr	r2, [pc, #504]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009f3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f40:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f42:	4b7c      	ldr	r3, [pc, #496]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009f44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f4a:	60fb      	str	r3, [r7, #12]
 8009f4c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009f52:	4b79      	ldr	r3, [pc, #484]	@ (800a138 <HAL_RCC_OscConfig+0x4bc>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d118      	bne.n	8009f90 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f5e:	4b76      	ldr	r3, [pc, #472]	@ (800a138 <HAL_RCC_OscConfig+0x4bc>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a75      	ldr	r2, [pc, #468]	@ (800a138 <HAL_RCC_OscConfig+0x4bc>)
 8009f64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009f6a:	f7fc fe3d 	bl	8006be8 <HAL_GetTick>
 8009f6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009f70:	e008      	b.n	8009f84 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f72:	f7fc fe39 	bl	8006be8 <HAL_GetTick>
 8009f76:	4602      	mov	r2, r0
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	1ad3      	subs	r3, r2, r3
 8009f7c:	2b02      	cmp	r3, #2
 8009f7e:	d901      	bls.n	8009f84 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8009f80:	2303      	movs	r3, #3
 8009f82:	e183      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009f84:	4b6c      	ldr	r3, [pc, #432]	@ (800a138 <HAL_RCC_OscConfig+0x4bc>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d0f0      	beq.n	8009f72 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d108      	bne.n	8009faa <HAL_RCC_OscConfig+0x32e>
 8009f98:	4b66      	ldr	r3, [pc, #408]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f9e:	4a65      	ldr	r2, [pc, #404]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009fa0:	f043 0301 	orr.w	r3, r3, #1
 8009fa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009fa8:	e024      	b.n	8009ff4 <HAL_RCC_OscConfig+0x378>
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	2b05      	cmp	r3, #5
 8009fb0:	d110      	bne.n	8009fd4 <HAL_RCC_OscConfig+0x358>
 8009fb2:	4b60      	ldr	r3, [pc, #384]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fb8:	4a5e      	ldr	r2, [pc, #376]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009fba:	f043 0304 	orr.w	r3, r3, #4
 8009fbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009fc2:	4b5c      	ldr	r3, [pc, #368]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fc8:	4a5a      	ldr	r2, [pc, #360]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009fca:	f043 0301 	orr.w	r3, r3, #1
 8009fce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009fd2:	e00f      	b.n	8009ff4 <HAL_RCC_OscConfig+0x378>
 8009fd4:	4b57      	ldr	r3, [pc, #348]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fda:	4a56      	ldr	r2, [pc, #344]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009fdc:	f023 0301 	bic.w	r3, r3, #1
 8009fe0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009fe4:	4b53      	ldr	r3, [pc, #332]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fea:	4a52      	ldr	r2, [pc, #328]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 8009fec:	f023 0304 	bic.w	r3, r3, #4
 8009ff0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	689b      	ldr	r3, [r3, #8]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d016      	beq.n	800a02a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ffc:	f7fc fdf4 	bl	8006be8 <HAL_GetTick>
 800a000:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a002:	e00a      	b.n	800a01a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a004:	f7fc fdf0 	bl	8006be8 <HAL_GetTick>
 800a008:	4602      	mov	r2, r0
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	1ad3      	subs	r3, r2, r3
 800a00e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a012:	4293      	cmp	r3, r2
 800a014:	d901      	bls.n	800a01a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a016:	2303      	movs	r3, #3
 800a018:	e138      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a01a:	4b46      	ldr	r3, [pc, #280]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a01c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a020:	f003 0302 	and.w	r3, r3, #2
 800a024:	2b00      	cmp	r3, #0
 800a026:	d0ed      	beq.n	800a004 <HAL_RCC_OscConfig+0x388>
 800a028:	e015      	b.n	800a056 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a02a:	f7fc fddd 	bl	8006be8 <HAL_GetTick>
 800a02e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a030:	e00a      	b.n	800a048 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a032:	f7fc fdd9 	bl	8006be8 <HAL_GetTick>
 800a036:	4602      	mov	r2, r0
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	1ad3      	subs	r3, r2, r3
 800a03c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a040:	4293      	cmp	r3, r2
 800a042:	d901      	bls.n	800a048 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a044:	2303      	movs	r3, #3
 800a046:	e121      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a048:	4b3a      	ldr	r3, [pc, #232]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a04a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a04e:	f003 0302 	and.w	r3, r3, #2
 800a052:	2b00      	cmp	r3, #0
 800a054:	d1ed      	bne.n	800a032 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a056:	7ffb      	ldrb	r3, [r7, #31]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	d105      	bne.n	800a068 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a05c:	4b35      	ldr	r3, [pc, #212]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a05e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a060:	4a34      	ldr	r2, [pc, #208]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a062:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a066:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	f003 0320 	and.w	r3, r3, #32
 800a070:	2b00      	cmp	r3, #0
 800a072:	d03c      	beq.n	800a0ee <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	699b      	ldr	r3, [r3, #24]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d01c      	beq.n	800a0b6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a07c:	4b2d      	ldr	r3, [pc, #180]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a07e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a082:	4a2c      	ldr	r2, [pc, #176]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a084:	f043 0301 	orr.w	r3, r3, #1
 800a088:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a08c:	f7fc fdac 	bl	8006be8 <HAL_GetTick>
 800a090:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a092:	e008      	b.n	800a0a6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a094:	f7fc fda8 	bl	8006be8 <HAL_GetTick>
 800a098:	4602      	mov	r2, r0
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	1ad3      	subs	r3, r2, r3
 800a09e:	2b02      	cmp	r3, #2
 800a0a0:	d901      	bls.n	800a0a6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a0a2:	2303      	movs	r3, #3
 800a0a4:	e0f2      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a0a6:	4b23      	ldr	r3, [pc, #140]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a0a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0ac:	f003 0302 	and.w	r3, r3, #2
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d0ef      	beq.n	800a094 <HAL_RCC_OscConfig+0x418>
 800a0b4:	e01b      	b.n	800a0ee <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a0b6:	4b1f      	ldr	r3, [pc, #124]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a0b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0bc:	4a1d      	ldr	r2, [pc, #116]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a0be:	f023 0301 	bic.w	r3, r3, #1
 800a0c2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0c6:	f7fc fd8f 	bl	8006be8 <HAL_GetTick>
 800a0ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a0cc:	e008      	b.n	800a0e0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a0ce:	f7fc fd8b 	bl	8006be8 <HAL_GetTick>
 800a0d2:	4602      	mov	r2, r0
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	1ad3      	subs	r3, r2, r3
 800a0d8:	2b02      	cmp	r3, #2
 800a0da:	d901      	bls.n	800a0e0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a0dc:	2303      	movs	r3, #3
 800a0de:	e0d5      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a0e0:	4b14      	ldr	r3, [pc, #80]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a0e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a0e6:	f003 0302 	and.w	r3, r3, #2
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d1ef      	bne.n	800a0ce <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	69db      	ldr	r3, [r3, #28]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	f000 80c9 	beq.w	800a28a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a0f8:	4b0e      	ldr	r3, [pc, #56]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a0fa:	689b      	ldr	r3, [r3, #8]
 800a0fc:	f003 030c 	and.w	r3, r3, #12
 800a100:	2b0c      	cmp	r3, #12
 800a102:	f000 8083 	beq.w	800a20c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	69db      	ldr	r3, [r3, #28]
 800a10a:	2b02      	cmp	r3, #2
 800a10c:	d15e      	bne.n	800a1cc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a10e:	4b09      	ldr	r3, [pc, #36]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a08      	ldr	r2, [pc, #32]	@ (800a134 <HAL_RCC_OscConfig+0x4b8>)
 800a114:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a118:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a11a:	f7fc fd65 	bl	8006be8 <HAL_GetTick>
 800a11e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a120:	e00c      	b.n	800a13c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a122:	f7fc fd61 	bl	8006be8 <HAL_GetTick>
 800a126:	4602      	mov	r2, r0
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	1ad3      	subs	r3, r2, r3
 800a12c:	2b02      	cmp	r3, #2
 800a12e:	d905      	bls.n	800a13c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a130:	2303      	movs	r3, #3
 800a132:	e0ab      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
 800a134:	40021000 	.word	0x40021000
 800a138:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a13c:	4b55      	ldr	r3, [pc, #340]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a144:	2b00      	cmp	r3, #0
 800a146:	d1ec      	bne.n	800a122 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a148:	4b52      	ldr	r3, [pc, #328]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a14a:	68da      	ldr	r2, [r3, #12]
 800a14c:	4b52      	ldr	r3, [pc, #328]	@ (800a298 <HAL_RCC_OscConfig+0x61c>)
 800a14e:	4013      	ands	r3, r2
 800a150:	687a      	ldr	r2, [r7, #4]
 800a152:	6a11      	ldr	r1, [r2, #32]
 800a154:	687a      	ldr	r2, [r7, #4]
 800a156:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a158:	3a01      	subs	r2, #1
 800a15a:	0112      	lsls	r2, r2, #4
 800a15c:	4311      	orrs	r1, r2
 800a15e:	687a      	ldr	r2, [r7, #4]
 800a160:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800a162:	0212      	lsls	r2, r2, #8
 800a164:	4311      	orrs	r1, r2
 800a166:	687a      	ldr	r2, [r7, #4]
 800a168:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a16a:	0852      	lsrs	r2, r2, #1
 800a16c:	3a01      	subs	r2, #1
 800a16e:	0552      	lsls	r2, r2, #21
 800a170:	4311      	orrs	r1, r2
 800a172:	687a      	ldr	r2, [r7, #4]
 800a174:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a176:	0852      	lsrs	r2, r2, #1
 800a178:	3a01      	subs	r2, #1
 800a17a:	0652      	lsls	r2, r2, #25
 800a17c:	4311      	orrs	r1, r2
 800a17e:	687a      	ldr	r2, [r7, #4]
 800a180:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a182:	06d2      	lsls	r2, r2, #27
 800a184:	430a      	orrs	r2, r1
 800a186:	4943      	ldr	r1, [pc, #268]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a188:	4313      	orrs	r3, r2
 800a18a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a18c:	4b41      	ldr	r3, [pc, #260]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4a40      	ldr	r2, [pc, #256]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a192:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a196:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a198:	4b3e      	ldr	r3, [pc, #248]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a19a:	68db      	ldr	r3, [r3, #12]
 800a19c:	4a3d      	ldr	r2, [pc, #244]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a19e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a1a2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1a4:	f7fc fd20 	bl	8006be8 <HAL_GetTick>
 800a1a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a1aa:	e008      	b.n	800a1be <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a1ac:	f7fc fd1c 	bl	8006be8 <HAL_GetTick>
 800a1b0:	4602      	mov	r2, r0
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	1ad3      	subs	r3, r2, r3
 800a1b6:	2b02      	cmp	r3, #2
 800a1b8:	d901      	bls.n	800a1be <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a1ba:	2303      	movs	r3, #3
 800a1bc:	e066      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a1be:	4b35      	ldr	r3, [pc, #212]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d0f0      	beq.n	800a1ac <HAL_RCC_OscConfig+0x530>
 800a1ca:	e05e      	b.n	800a28a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a1cc:	4b31      	ldr	r3, [pc, #196]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a30      	ldr	r2, [pc, #192]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a1d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a1d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1d8:	f7fc fd06 	bl	8006be8 <HAL_GetTick>
 800a1dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a1de:	e008      	b.n	800a1f2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a1e0:	f7fc fd02 	bl	8006be8 <HAL_GetTick>
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	693b      	ldr	r3, [r7, #16]
 800a1e8:	1ad3      	subs	r3, r2, r3
 800a1ea:	2b02      	cmp	r3, #2
 800a1ec:	d901      	bls.n	800a1f2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800a1ee:	2303      	movs	r3, #3
 800a1f0:	e04c      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a1f2:	4b28      	ldr	r3, [pc, #160]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d1f0      	bne.n	800a1e0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a1fe:	4b25      	ldr	r3, [pc, #148]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a200:	68da      	ldr	r2, [r3, #12]
 800a202:	4924      	ldr	r1, [pc, #144]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a204:	4b25      	ldr	r3, [pc, #148]	@ (800a29c <HAL_RCC_OscConfig+0x620>)
 800a206:	4013      	ands	r3, r2
 800a208:	60cb      	str	r3, [r1, #12]
 800a20a:	e03e      	b.n	800a28a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	69db      	ldr	r3, [r3, #28]
 800a210:	2b01      	cmp	r3, #1
 800a212:	d101      	bne.n	800a218 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800a214:	2301      	movs	r3, #1
 800a216:	e039      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a218:	4b1e      	ldr	r3, [pc, #120]	@ (800a294 <HAL_RCC_OscConfig+0x618>)
 800a21a:	68db      	ldr	r3, [r3, #12]
 800a21c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a21e:	697b      	ldr	r3, [r7, #20]
 800a220:	f003 0203 	and.w	r2, r3, #3
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	6a1b      	ldr	r3, [r3, #32]
 800a228:	429a      	cmp	r2, r3
 800a22a:	d12c      	bne.n	800a286 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a22c:	697b      	ldr	r3, [r7, #20]
 800a22e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a236:	3b01      	subs	r3, #1
 800a238:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d123      	bne.n	800a286 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a248:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d11b      	bne.n	800a286 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a258:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a25a:	429a      	cmp	r2, r3
 800a25c:	d113      	bne.n	800a286 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a25e:	697b      	ldr	r3, [r7, #20]
 800a260:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a268:	085b      	lsrs	r3, r3, #1
 800a26a:	3b01      	subs	r3, #1
 800a26c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a26e:	429a      	cmp	r2, r3
 800a270:	d109      	bne.n	800a286 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a27c:	085b      	lsrs	r3, r3, #1
 800a27e:	3b01      	subs	r3, #1
 800a280:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a282:	429a      	cmp	r2, r3
 800a284:	d001      	beq.n	800a28a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800a286:	2301      	movs	r3, #1
 800a288:	e000      	b.n	800a28c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800a28a:	2300      	movs	r3, #0
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3720      	adds	r7, #32
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}
 800a294:	40021000 	.word	0x40021000
 800a298:	019f800c 	.word	0x019f800c
 800a29c:	feeefffc 	.word	0xfeeefffc

0800a2a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b086      	sub	sp, #24
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
 800a2a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d101      	bne.n	800a2b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	e11e      	b.n	800a4f6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a2b8:	4b91      	ldr	r3, [pc, #580]	@ (800a500 <HAL_RCC_ClockConfig+0x260>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f003 030f 	and.w	r3, r3, #15
 800a2c0:	683a      	ldr	r2, [r7, #0]
 800a2c2:	429a      	cmp	r2, r3
 800a2c4:	d910      	bls.n	800a2e8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a2c6:	4b8e      	ldr	r3, [pc, #568]	@ (800a500 <HAL_RCC_ClockConfig+0x260>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f023 020f 	bic.w	r2, r3, #15
 800a2ce:	498c      	ldr	r1, [pc, #560]	@ (800a500 <HAL_RCC_ClockConfig+0x260>)
 800a2d0:	683b      	ldr	r3, [r7, #0]
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a2d6:	4b8a      	ldr	r3, [pc, #552]	@ (800a500 <HAL_RCC_ClockConfig+0x260>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f003 030f 	and.w	r3, r3, #15
 800a2de:	683a      	ldr	r2, [r7, #0]
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d001      	beq.n	800a2e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e106      	b.n	800a4f6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f003 0301 	and.w	r3, r3, #1
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d073      	beq.n	800a3dc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	2b03      	cmp	r3, #3
 800a2fa:	d129      	bne.n	800a350 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2fc:	4b81      	ldr	r3, [pc, #516]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a304:	2b00      	cmp	r3, #0
 800a306:	d101      	bne.n	800a30c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a308:	2301      	movs	r3, #1
 800a30a:	e0f4      	b.n	800a4f6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a30c:	f000 f9d0 	bl	800a6b0 <RCC_GetSysClockFreqFromPLLSource>
 800a310:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	4a7c      	ldr	r2, [pc, #496]	@ (800a508 <HAL_RCC_ClockConfig+0x268>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d93f      	bls.n	800a39a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a31a:	4b7a      	ldr	r3, [pc, #488]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a31c:	689b      	ldr	r3, [r3, #8]
 800a31e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d009      	beq.n	800a33a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d033      	beq.n	800a39a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a336:	2b00      	cmp	r3, #0
 800a338:	d12f      	bne.n	800a39a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a33a:	4b72      	ldr	r3, [pc, #456]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a33c:	689b      	ldr	r3, [r3, #8]
 800a33e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a342:	4a70      	ldr	r2, [pc, #448]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a344:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a348:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a34a:	2380      	movs	r3, #128	@ 0x80
 800a34c:	617b      	str	r3, [r7, #20]
 800a34e:	e024      	b.n	800a39a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	685b      	ldr	r3, [r3, #4]
 800a354:	2b02      	cmp	r3, #2
 800a356:	d107      	bne.n	800a368 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a358:	4b6a      	ldr	r3, [pc, #424]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a360:	2b00      	cmp	r3, #0
 800a362:	d109      	bne.n	800a378 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a364:	2301      	movs	r3, #1
 800a366:	e0c6      	b.n	800a4f6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a368:	4b66      	ldr	r3, [pc, #408]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a370:	2b00      	cmp	r3, #0
 800a372:	d101      	bne.n	800a378 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a374:	2301      	movs	r3, #1
 800a376:	e0be      	b.n	800a4f6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a378:	f000 f8ce 	bl	800a518 <HAL_RCC_GetSysClockFreq>
 800a37c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	4a61      	ldr	r2, [pc, #388]	@ (800a508 <HAL_RCC_ClockConfig+0x268>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d909      	bls.n	800a39a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a386:	4b5f      	ldr	r3, [pc, #380]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a388:	689b      	ldr	r3, [r3, #8]
 800a38a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a38e:	4a5d      	ldr	r2, [pc, #372]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a394:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a396:	2380      	movs	r3, #128	@ 0x80
 800a398:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a39a:	4b5a      	ldr	r3, [pc, #360]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a39c:	689b      	ldr	r3, [r3, #8]
 800a39e:	f023 0203 	bic.w	r2, r3, #3
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	685b      	ldr	r3, [r3, #4]
 800a3a6:	4957      	ldr	r1, [pc, #348]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a3ac:	f7fc fc1c 	bl	8006be8 <HAL_GetTick>
 800a3b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3b2:	e00a      	b.n	800a3ca <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a3b4:	f7fc fc18 	bl	8006be8 <HAL_GetTick>
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	1ad3      	subs	r3, r2, r3
 800a3be:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d901      	bls.n	800a3ca <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a3c6:	2303      	movs	r3, #3
 800a3c8:	e095      	b.n	800a4f6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3ca:	4b4e      	ldr	r3, [pc, #312]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	f003 020c 	and.w	r2, r3, #12
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	429a      	cmp	r2, r3
 800a3da:	d1eb      	bne.n	800a3b4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f003 0302 	and.w	r3, r3, #2
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d023      	beq.n	800a430 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f003 0304 	and.w	r3, r3, #4
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d005      	beq.n	800a400 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a3f4:	4b43      	ldr	r3, [pc, #268]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a3f6:	689b      	ldr	r3, [r3, #8]
 800a3f8:	4a42      	ldr	r2, [pc, #264]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a3fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a3fe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f003 0308 	and.w	r3, r3, #8
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d007      	beq.n	800a41c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a40c:	4b3d      	ldr	r3, [pc, #244]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a40e:	689b      	ldr	r3, [r3, #8]
 800a410:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a414:	4a3b      	ldr	r2, [pc, #236]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a416:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a41a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a41c:	4b39      	ldr	r3, [pc, #228]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a41e:	689b      	ldr	r3, [r3, #8]
 800a420:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	689b      	ldr	r3, [r3, #8]
 800a428:	4936      	ldr	r1, [pc, #216]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a42a:	4313      	orrs	r3, r2
 800a42c:	608b      	str	r3, [r1, #8]
 800a42e:	e008      	b.n	800a442 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a430:	697b      	ldr	r3, [r7, #20]
 800a432:	2b80      	cmp	r3, #128	@ 0x80
 800a434:	d105      	bne.n	800a442 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a436:	4b33      	ldr	r3, [pc, #204]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a438:	689b      	ldr	r3, [r3, #8]
 800a43a:	4a32      	ldr	r2, [pc, #200]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a43c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a440:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a442:	4b2f      	ldr	r3, [pc, #188]	@ (800a500 <HAL_RCC_ClockConfig+0x260>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f003 030f 	and.w	r3, r3, #15
 800a44a:	683a      	ldr	r2, [r7, #0]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d21d      	bcs.n	800a48c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a450:	4b2b      	ldr	r3, [pc, #172]	@ (800a500 <HAL_RCC_ClockConfig+0x260>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f023 020f 	bic.w	r2, r3, #15
 800a458:	4929      	ldr	r1, [pc, #164]	@ (800a500 <HAL_RCC_ClockConfig+0x260>)
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	4313      	orrs	r3, r2
 800a45e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a460:	f7fc fbc2 	bl	8006be8 <HAL_GetTick>
 800a464:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a466:	e00a      	b.n	800a47e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a468:	f7fc fbbe 	bl	8006be8 <HAL_GetTick>
 800a46c:	4602      	mov	r2, r0
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	1ad3      	subs	r3, r2, r3
 800a472:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a476:	4293      	cmp	r3, r2
 800a478:	d901      	bls.n	800a47e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a47a:	2303      	movs	r3, #3
 800a47c:	e03b      	b.n	800a4f6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a47e:	4b20      	ldr	r3, [pc, #128]	@ (800a500 <HAL_RCC_ClockConfig+0x260>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f003 030f 	and.w	r3, r3, #15
 800a486:	683a      	ldr	r2, [r7, #0]
 800a488:	429a      	cmp	r2, r3
 800a48a:	d1ed      	bne.n	800a468 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f003 0304 	and.w	r3, r3, #4
 800a494:	2b00      	cmp	r3, #0
 800a496:	d008      	beq.n	800a4aa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a498:	4b1a      	ldr	r3, [pc, #104]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	68db      	ldr	r3, [r3, #12]
 800a4a4:	4917      	ldr	r1, [pc, #92]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a4a6:	4313      	orrs	r3, r2
 800a4a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f003 0308 	and.w	r3, r3, #8
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d009      	beq.n	800a4ca <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a4b6:	4b13      	ldr	r3, [pc, #76]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	691b      	ldr	r3, [r3, #16]
 800a4c2:	00db      	lsls	r3, r3, #3
 800a4c4:	490f      	ldr	r1, [pc, #60]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a4ca:	f000 f825 	bl	800a518 <HAL_RCC_GetSysClockFreq>
 800a4ce:	4602      	mov	r2, r0
 800a4d0:	4b0c      	ldr	r3, [pc, #48]	@ (800a504 <HAL_RCC_ClockConfig+0x264>)
 800a4d2:	689b      	ldr	r3, [r3, #8]
 800a4d4:	091b      	lsrs	r3, r3, #4
 800a4d6:	f003 030f 	and.w	r3, r3, #15
 800a4da:	490c      	ldr	r1, [pc, #48]	@ (800a50c <HAL_RCC_ClockConfig+0x26c>)
 800a4dc:	5ccb      	ldrb	r3, [r1, r3]
 800a4de:	f003 031f 	and.w	r3, r3, #31
 800a4e2:	fa22 f303 	lsr.w	r3, r2, r3
 800a4e6:	4a0a      	ldr	r2, [pc, #40]	@ (800a510 <HAL_RCC_ClockConfig+0x270>)
 800a4e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a4ea:	4b0a      	ldr	r3, [pc, #40]	@ (800a514 <HAL_RCC_ClockConfig+0x274>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	f7fc fa2e 	bl	8006950 <HAL_InitTick>
 800a4f4:	4603      	mov	r3, r0
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3718      	adds	r7, #24
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
 800a4fe:	bf00      	nop
 800a500:	40022000 	.word	0x40022000
 800a504:	40021000 	.word	0x40021000
 800a508:	04c4b400 	.word	0x04c4b400
 800a50c:	0801831c 	.word	0x0801831c
 800a510:	20000004 	.word	0x20000004
 800a514:	20000008 	.word	0x20000008

0800a518 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a518:	b480      	push	{r7}
 800a51a:	b087      	sub	sp, #28
 800a51c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a51e:	4b2c      	ldr	r3, [pc, #176]	@ (800a5d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a520:	689b      	ldr	r3, [r3, #8]
 800a522:	f003 030c 	and.w	r3, r3, #12
 800a526:	2b04      	cmp	r3, #4
 800a528:	d102      	bne.n	800a530 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a52a:	4b2a      	ldr	r3, [pc, #168]	@ (800a5d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a52c:	613b      	str	r3, [r7, #16]
 800a52e:	e047      	b.n	800a5c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a530:	4b27      	ldr	r3, [pc, #156]	@ (800a5d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a532:	689b      	ldr	r3, [r3, #8]
 800a534:	f003 030c 	and.w	r3, r3, #12
 800a538:	2b08      	cmp	r3, #8
 800a53a:	d102      	bne.n	800a542 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a53c:	4b26      	ldr	r3, [pc, #152]	@ (800a5d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a53e:	613b      	str	r3, [r7, #16]
 800a540:	e03e      	b.n	800a5c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a542:	4b23      	ldr	r3, [pc, #140]	@ (800a5d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a544:	689b      	ldr	r3, [r3, #8]
 800a546:	f003 030c 	and.w	r3, r3, #12
 800a54a:	2b0c      	cmp	r3, #12
 800a54c:	d136      	bne.n	800a5bc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a54e:	4b20      	ldr	r3, [pc, #128]	@ (800a5d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a550:	68db      	ldr	r3, [r3, #12]
 800a552:	f003 0303 	and.w	r3, r3, #3
 800a556:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a558:	4b1d      	ldr	r3, [pc, #116]	@ (800a5d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a55a:	68db      	ldr	r3, [r3, #12]
 800a55c:	091b      	lsrs	r3, r3, #4
 800a55e:	f003 030f 	and.w	r3, r3, #15
 800a562:	3301      	adds	r3, #1
 800a564:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	2b03      	cmp	r3, #3
 800a56a:	d10c      	bne.n	800a586 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a56c:	4a1a      	ldr	r2, [pc, #104]	@ (800a5d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	fbb2 f3f3 	udiv	r3, r2, r3
 800a574:	4a16      	ldr	r2, [pc, #88]	@ (800a5d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a576:	68d2      	ldr	r2, [r2, #12]
 800a578:	0a12      	lsrs	r2, r2, #8
 800a57a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a57e:	fb02 f303 	mul.w	r3, r2, r3
 800a582:	617b      	str	r3, [r7, #20]
      break;
 800a584:	e00c      	b.n	800a5a0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a586:	4a13      	ldr	r2, [pc, #76]	@ (800a5d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a58e:	4a10      	ldr	r2, [pc, #64]	@ (800a5d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a590:	68d2      	ldr	r2, [r2, #12]
 800a592:	0a12      	lsrs	r2, r2, #8
 800a594:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a598:	fb02 f303 	mul.w	r3, r2, r3
 800a59c:	617b      	str	r3, [r7, #20]
      break;
 800a59e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a5a0:	4b0b      	ldr	r3, [pc, #44]	@ (800a5d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a5a2:	68db      	ldr	r3, [r3, #12]
 800a5a4:	0e5b      	lsrs	r3, r3, #25
 800a5a6:	f003 0303 	and.w	r3, r3, #3
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	005b      	lsls	r3, r3, #1
 800a5ae:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a5b0:	697a      	ldr	r2, [r7, #20]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5b8:	613b      	str	r3, [r7, #16]
 800a5ba:	e001      	b.n	800a5c0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a5c0:	693b      	ldr	r3, [r7, #16]
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	371c      	adds	r7, #28
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5cc:	4770      	bx	lr
 800a5ce:	bf00      	nop
 800a5d0:	40021000 	.word	0x40021000
 800a5d4:	00f42400 	.word	0x00f42400
 800a5d8:	007a1200 	.word	0x007a1200

0800a5dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a5e0:	4b03      	ldr	r3, [pc, #12]	@ (800a5f0 <HAL_RCC_GetHCLKFreq+0x14>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop
 800a5f0:	20000004 	.word	0x20000004

0800a5f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a5f8:	f7ff fff0 	bl	800a5dc <HAL_RCC_GetHCLKFreq>
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	4b06      	ldr	r3, [pc, #24]	@ (800a618 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a600:	689b      	ldr	r3, [r3, #8]
 800a602:	0a1b      	lsrs	r3, r3, #8
 800a604:	f003 0307 	and.w	r3, r3, #7
 800a608:	4904      	ldr	r1, [pc, #16]	@ (800a61c <HAL_RCC_GetPCLK1Freq+0x28>)
 800a60a:	5ccb      	ldrb	r3, [r1, r3]
 800a60c:	f003 031f 	and.w	r3, r3, #31
 800a610:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a614:	4618      	mov	r0, r3
 800a616:	bd80      	pop	{r7, pc}
 800a618:	40021000 	.word	0x40021000
 800a61c:	0801832c 	.word	0x0801832c

0800a620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a624:	f7ff ffda 	bl	800a5dc <HAL_RCC_GetHCLKFreq>
 800a628:	4602      	mov	r2, r0
 800a62a:	4b06      	ldr	r3, [pc, #24]	@ (800a644 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a62c:	689b      	ldr	r3, [r3, #8]
 800a62e:	0adb      	lsrs	r3, r3, #11
 800a630:	f003 0307 	and.w	r3, r3, #7
 800a634:	4904      	ldr	r1, [pc, #16]	@ (800a648 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a636:	5ccb      	ldrb	r3, [r1, r3]
 800a638:	f003 031f 	and.w	r3, r3, #31
 800a63c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a640:	4618      	mov	r0, r3
 800a642:	bd80      	pop	{r7, pc}
 800a644:	40021000 	.word	0x40021000
 800a648:	0801832c 	.word	0x0801832c

0800a64c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b083      	sub	sp, #12
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	220f      	movs	r2, #15
 800a65a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800a65c:	4b12      	ldr	r3, [pc, #72]	@ (800a6a8 <HAL_RCC_GetClockConfig+0x5c>)
 800a65e:	689b      	ldr	r3, [r3, #8]
 800a660:	f003 0203 	and.w	r2, r3, #3
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800a668:	4b0f      	ldr	r3, [pc, #60]	@ (800a6a8 <HAL_RCC_GetClockConfig+0x5c>)
 800a66a:	689b      	ldr	r3, [r3, #8]
 800a66c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800a674:	4b0c      	ldr	r3, [pc, #48]	@ (800a6a8 <HAL_RCC_GetClockConfig+0x5c>)
 800a676:	689b      	ldr	r3, [r3, #8]
 800a678:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800a680:	4b09      	ldr	r3, [pc, #36]	@ (800a6a8 <HAL_RCC_GetClockConfig+0x5c>)
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	08db      	lsrs	r3, r3, #3
 800a686:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800a68e:	4b07      	ldr	r3, [pc, #28]	@ (800a6ac <HAL_RCC_GetClockConfig+0x60>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f003 020f 	and.w	r2, r3, #15
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	601a      	str	r2, [r3, #0]
}
 800a69a:	bf00      	nop
 800a69c:	370c      	adds	r7, #12
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a4:	4770      	bx	lr
 800a6a6:	bf00      	nop
 800a6a8:	40021000 	.word	0x40021000
 800a6ac:	40022000 	.word	0x40022000

0800a6b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b087      	sub	sp, #28
 800a6b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a6b6:	4b1e      	ldr	r3, [pc, #120]	@ (800a730 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a6b8:	68db      	ldr	r3, [r3, #12]
 800a6ba:	f003 0303 	and.w	r3, r3, #3
 800a6be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a6c0:	4b1b      	ldr	r3, [pc, #108]	@ (800a730 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a6c2:	68db      	ldr	r3, [r3, #12]
 800a6c4:	091b      	lsrs	r3, r3, #4
 800a6c6:	f003 030f 	and.w	r3, r3, #15
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	2b03      	cmp	r3, #3
 800a6d2:	d10c      	bne.n	800a6ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a6d4:	4a17      	ldr	r2, [pc, #92]	@ (800a734 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6dc:	4a14      	ldr	r2, [pc, #80]	@ (800a730 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a6de:	68d2      	ldr	r2, [r2, #12]
 800a6e0:	0a12      	lsrs	r2, r2, #8
 800a6e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a6e6:	fb02 f303 	mul.w	r3, r2, r3
 800a6ea:	617b      	str	r3, [r7, #20]
    break;
 800a6ec:	e00c      	b.n	800a708 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a6ee:	4a12      	ldr	r2, [pc, #72]	@ (800a738 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6f6:	4a0e      	ldr	r2, [pc, #56]	@ (800a730 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a6f8:	68d2      	ldr	r2, [r2, #12]
 800a6fa:	0a12      	lsrs	r2, r2, #8
 800a6fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a700:	fb02 f303 	mul.w	r3, r2, r3
 800a704:	617b      	str	r3, [r7, #20]
    break;
 800a706:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a708:	4b09      	ldr	r3, [pc, #36]	@ (800a730 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a70a:	68db      	ldr	r3, [r3, #12]
 800a70c:	0e5b      	lsrs	r3, r3, #25
 800a70e:	f003 0303 	and.w	r3, r3, #3
 800a712:	3301      	adds	r3, #1
 800a714:	005b      	lsls	r3, r3, #1
 800a716:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a718:	697a      	ldr	r2, [r7, #20]
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a720:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a722:	687b      	ldr	r3, [r7, #4]
}
 800a724:	4618      	mov	r0, r3
 800a726:	371c      	adds	r7, #28
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr
 800a730:	40021000 	.word	0x40021000
 800a734:	007a1200 	.word	0x007a1200
 800a738:	00f42400 	.word	0x00f42400

0800a73c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b086      	sub	sp, #24
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a744:	2300      	movs	r3, #0
 800a746:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a748:	2300      	movs	r3, #0
 800a74a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a754:	2b00      	cmp	r3, #0
 800a756:	f000 8098 	beq.w	800a88a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a75a:	2300      	movs	r3, #0
 800a75c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a75e:	4b43      	ldr	r3, [pc, #268]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a762:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a766:	2b00      	cmp	r3, #0
 800a768:	d10d      	bne.n	800a786 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a76a:	4b40      	ldr	r3, [pc, #256]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a76c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a76e:	4a3f      	ldr	r2, [pc, #252]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a770:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a774:	6593      	str	r3, [r2, #88]	@ 0x58
 800a776:	4b3d      	ldr	r3, [pc, #244]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a77a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a77e:	60bb      	str	r3, [r7, #8]
 800a780:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a782:	2301      	movs	r3, #1
 800a784:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a786:	4b3a      	ldr	r3, [pc, #232]	@ (800a870 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4a39      	ldr	r2, [pc, #228]	@ (800a870 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a78c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a790:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a792:	f7fc fa29 	bl	8006be8 <HAL_GetTick>
 800a796:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a798:	e009      	b.n	800a7ae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a79a:	f7fc fa25 	bl	8006be8 <HAL_GetTick>
 800a79e:	4602      	mov	r2, r0
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	1ad3      	subs	r3, r2, r3
 800a7a4:	2b02      	cmp	r3, #2
 800a7a6:	d902      	bls.n	800a7ae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a7a8:	2303      	movs	r3, #3
 800a7aa:	74fb      	strb	r3, [r7, #19]
        break;
 800a7ac:	e005      	b.n	800a7ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a7ae:	4b30      	ldr	r3, [pc, #192]	@ (800a870 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d0ef      	beq.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a7ba:	7cfb      	ldrb	r3, [r7, #19]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d159      	bne.n	800a874 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a7c0:	4b2a      	ldr	r3, [pc, #168]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a7ca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a7cc:	697b      	ldr	r3, [r7, #20]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d01e      	beq.n	800a810 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7d6:	697a      	ldr	r2, [r7, #20]
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d019      	beq.n	800a810 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a7dc:	4b23      	ldr	r3, [pc, #140]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a7e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a7e8:	4b20      	ldr	r3, [pc, #128]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7ee:	4a1f      	ldr	r2, [pc, #124]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a7f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a7f8:	4b1c      	ldr	r3, [pc, #112]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a7fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7fe:	4a1b      	ldr	r2, [pc, #108]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a800:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a808:	4a18      	ldr	r2, [pc, #96]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	f003 0301 	and.w	r3, r3, #1
 800a816:	2b00      	cmp	r3, #0
 800a818:	d016      	beq.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a81a:	f7fc f9e5 	bl	8006be8 <HAL_GetTick>
 800a81e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a820:	e00b      	b.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a822:	f7fc f9e1 	bl	8006be8 <HAL_GetTick>
 800a826:	4602      	mov	r2, r0
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	1ad3      	subs	r3, r2, r3
 800a82c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a830:	4293      	cmp	r3, r2
 800a832:	d902      	bls.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a834:	2303      	movs	r3, #3
 800a836:	74fb      	strb	r3, [r7, #19]
            break;
 800a838:	e006      	b.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a83a:	4b0c      	ldr	r3, [pc, #48]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a83c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a840:	f003 0302 	and.w	r3, r3, #2
 800a844:	2b00      	cmp	r3, #0
 800a846:	d0ec      	beq.n	800a822 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a848:	7cfb      	ldrb	r3, [r7, #19]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d10b      	bne.n	800a866 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a84e:	4b07      	ldr	r3, [pc, #28]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a854:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a85c:	4903      	ldr	r1, [pc, #12]	@ (800a86c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a85e:	4313      	orrs	r3, r2
 800a860:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a864:	e008      	b.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a866:	7cfb      	ldrb	r3, [r7, #19]
 800a868:	74bb      	strb	r3, [r7, #18]
 800a86a:	e005      	b.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a86c:	40021000 	.word	0x40021000
 800a870:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a874:	7cfb      	ldrb	r3, [r7, #19]
 800a876:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a878:	7c7b      	ldrb	r3, [r7, #17]
 800a87a:	2b01      	cmp	r3, #1
 800a87c:	d105      	bne.n	800a88a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a87e:	4ba6      	ldr	r3, [pc, #664]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a882:	4aa5      	ldr	r2, [pc, #660]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a884:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a888:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	f003 0301 	and.w	r3, r3, #1
 800a892:	2b00      	cmp	r3, #0
 800a894:	d00a      	beq.n	800a8ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a896:	4ba0      	ldr	r3, [pc, #640]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a89c:	f023 0203 	bic.w	r2, r3, #3
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	499c      	ldr	r1, [pc, #624]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	f003 0302 	and.w	r3, r3, #2
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d00a      	beq.n	800a8ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a8b8:	4b97      	ldr	r3, [pc, #604]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8be:	f023 020c 	bic.w	r2, r3, #12
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	689b      	ldr	r3, [r3, #8]
 800a8c6:	4994      	ldr	r1, [pc, #592]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f003 0304 	and.w	r3, r3, #4
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d00a      	beq.n	800a8f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a8da:	4b8f      	ldr	r3, [pc, #572]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8e0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	68db      	ldr	r3, [r3, #12]
 800a8e8:	498b      	ldr	r1, [pc, #556]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f003 0308 	and.w	r3, r3, #8
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d00a      	beq.n	800a912 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a8fc:	4b86      	ldr	r3, [pc, #536]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a8fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a902:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	691b      	ldr	r3, [r3, #16]
 800a90a:	4983      	ldr	r1, [pc, #524]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a90c:	4313      	orrs	r3, r2
 800a90e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f003 0320 	and.w	r3, r3, #32
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d00a      	beq.n	800a934 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a91e:	4b7e      	ldr	r3, [pc, #504]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a920:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a924:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	695b      	ldr	r3, [r3, #20]
 800a92c:	497a      	ldr	r1, [pc, #488]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a92e:	4313      	orrs	r3, r2
 800a930:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d00a      	beq.n	800a956 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a940:	4b75      	ldr	r3, [pc, #468]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a942:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a946:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	699b      	ldr	r3, [r3, #24]
 800a94e:	4972      	ldr	r1, [pc, #456]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a950:	4313      	orrs	r3, r2
 800a952:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d00a      	beq.n	800a978 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a962:	4b6d      	ldr	r3, [pc, #436]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a968:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	69db      	ldr	r3, [r3, #28]
 800a970:	4969      	ldr	r1, [pc, #420]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a972:	4313      	orrs	r3, r2
 800a974:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a980:	2b00      	cmp	r3, #0
 800a982:	d00a      	beq.n	800a99a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a984:	4b64      	ldr	r3, [pc, #400]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a986:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a98a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	6a1b      	ldr	r3, [r3, #32]
 800a992:	4961      	ldr	r1, [pc, #388]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a994:	4313      	orrs	r3, r2
 800a996:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d00a      	beq.n	800a9bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a9a6:	4b5c      	ldr	r3, [pc, #368]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9b4:	4958      	ldr	r1, [pc, #352]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d015      	beq.n	800a9f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a9c8:	4b53      	ldr	r3, [pc, #332]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9d6:	4950      	ldr	r1, [pc, #320]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9e6:	d105      	bne.n	800a9f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a9e8:	4b4b      	ldr	r3, [pc, #300]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9ea:	68db      	ldr	r3, [r3, #12]
 800a9ec:	4a4a      	ldr	r2, [pc, #296]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800a9ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a9f2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d015      	beq.n	800aa2c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800aa00:	4b45      	ldr	r3, [pc, #276]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa06:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa0e:	4942      	ldr	r1, [pc, #264]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa10:	4313      	orrs	r3, r2
 800aa12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aa1e:	d105      	bne.n	800aa2c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aa20:	4b3d      	ldr	r3, [pc, #244]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa22:	68db      	ldr	r3, [r3, #12]
 800aa24:	4a3c      	ldr	r2, [pc, #240]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa2a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d015      	beq.n	800aa64 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800aa38:	4b37      	ldr	r3, [pc, #220]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa3e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa46:	4934      	ldr	r1, [pc, #208]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa48:	4313      	orrs	r3, r2
 800aa4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aa56:	d105      	bne.n	800aa64 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aa58:	4b2f      	ldr	r3, [pc, #188]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa5a:	68db      	ldr	r3, [r3, #12]
 800aa5c:	4a2e      	ldr	r2, [pc, #184]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa62:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d015      	beq.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800aa70:	4b29      	ldr	r3, [pc, #164]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa76:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa7e:	4926      	ldr	r1, [pc, #152]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa80:	4313      	orrs	r3, r2
 800aa82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa8e:	d105      	bne.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aa90:	4b21      	ldr	r3, [pc, #132]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa92:	68db      	ldr	r3, [r3, #12]
 800aa94:	4a20      	ldr	r2, [pc, #128]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aa96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aa9a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d015      	beq.n	800aad4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800aaa8:	4b1b      	ldr	r3, [pc, #108]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aab6:	4918      	ldr	r1, [pc, #96]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aab8:	4313      	orrs	r3, r2
 800aaba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aac2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aac6:	d105      	bne.n	800aad4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800aac8:	4b13      	ldr	r3, [pc, #76]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaca:	68db      	ldr	r3, [r3, #12]
 800aacc:	4a12      	ldr	r2, [pc, #72]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aace:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aad2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d015      	beq.n	800ab0c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800aae0:	4b0d      	ldr	r3, [pc, #52]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aae6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaee:	490a      	ldr	r1, [pc, #40]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800aaf0:	4313      	orrs	r3, r2
 800aaf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aafa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aafe:	d105      	bne.n	800ab0c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ab00:	4b05      	ldr	r3, [pc, #20]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab02:	68db      	ldr	r3, [r3, #12]
 800ab04:	4a04      	ldr	r2, [pc, #16]	@ (800ab18 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800ab06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ab0a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800ab0c:	7cbb      	ldrb	r3, [r7, #18]
}
 800ab0e:	4618      	mov	r0, r3
 800ab10:	3718      	adds	r7, #24
 800ab12:	46bd      	mov	sp, r7
 800ab14:	bd80      	pop	{r7, pc}
 800ab16:	bf00      	nop
 800ab18:	40021000 	.word	0x40021000

0800ab1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b084      	sub	sp, #16
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d101      	bne.n	800ab2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	e09d      	b.n	800ac6a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d108      	bne.n	800ab48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	685b      	ldr	r3, [r3, #4]
 800ab3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ab3e:	d009      	beq.n	800ab54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2200      	movs	r2, #0
 800ab44:	61da      	str	r2, [r3, #28]
 800ab46:	e005      	b.n	800ab54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2200      	movs	r2, #0
 800ab52:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2200      	movs	r2, #0
 800ab58:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ab60:	b2db      	uxtb	r3, r3
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d106      	bne.n	800ab74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f7fb fdea 	bl	8006748 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2202      	movs	r2, #2
 800ab78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	681a      	ldr	r2, [r3, #0]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ab8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	68db      	ldr	r3, [r3, #12]
 800ab90:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ab94:	d902      	bls.n	800ab9c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ab96:	2300      	movs	r3, #0
 800ab98:	60fb      	str	r3, [r7, #12]
 800ab9a:	e002      	b.n	800aba2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ab9c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800aba0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	68db      	ldr	r3, [r3, #12]
 800aba6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800abaa:	d007      	beq.n	800abbc <HAL_SPI_Init+0xa0>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	68db      	ldr	r3, [r3, #12]
 800abb0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800abb4:	d002      	beq.n	800abbc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2200      	movs	r2, #0
 800abba:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	685b      	ldr	r3, [r3, #4]
 800abc0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	689b      	ldr	r3, [r3, #8]
 800abc8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800abcc:	431a      	orrs	r2, r3
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	691b      	ldr	r3, [r3, #16]
 800abd2:	f003 0302 	and.w	r3, r3, #2
 800abd6:	431a      	orrs	r2, r3
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	695b      	ldr	r3, [r3, #20]
 800abdc:	f003 0301 	and.w	r3, r3, #1
 800abe0:	431a      	orrs	r2, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	699b      	ldr	r3, [r3, #24]
 800abe6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800abea:	431a      	orrs	r2, r3
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	69db      	ldr	r3, [r3, #28]
 800abf0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800abf4:	431a      	orrs	r2, r3
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6a1b      	ldr	r3, [r3, #32]
 800abfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800abfe:	ea42 0103 	orr.w	r1, r2, r3
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac06:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	430a      	orrs	r2, r1
 800ac10:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	699b      	ldr	r3, [r3, #24]
 800ac16:	0c1b      	lsrs	r3, r3, #16
 800ac18:	f003 0204 	and.w	r2, r3, #4
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac20:	f003 0310 	and.w	r3, r3, #16
 800ac24:	431a      	orrs	r2, r3
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac2a:	f003 0308 	and.w	r3, r3, #8
 800ac2e:	431a      	orrs	r2, r3
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	68db      	ldr	r3, [r3, #12]
 800ac34:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ac38:	ea42 0103 	orr.w	r1, r2, r3
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	430a      	orrs	r2, r1
 800ac48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	69da      	ldr	r2, [r3, #28]
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ac58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2201      	movs	r2, #1
 800ac64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ac68:	2300      	movs	r3, #0
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3710      	adds	r7, #16
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	bd80      	pop	{r7, pc}

0800ac72 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ac72:	b580      	push	{r7, lr}
 800ac74:	b082      	sub	sp, #8
 800ac76:	af00      	add	r7, sp, #0
 800ac78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d101      	bne.n	800ac84 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ac80:	2301      	movs	r3, #1
 800ac82:	e049      	b.n	800ad18 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ac8a:	b2db      	uxtb	r3, r3
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d106      	bne.n	800ac9e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2200      	movs	r2, #0
 800ac94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	f000 f841 	bl	800ad20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2202      	movs	r2, #2
 800aca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681a      	ldr	r2, [r3, #0]
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	3304      	adds	r3, #4
 800acae:	4619      	mov	r1, r3
 800acb0:	4610      	mov	r0, r2
 800acb2:	f000 fc8d 	bl	800b5d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2201      	movs	r2, #1
 800acba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2201      	movs	r2, #1
 800acc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2201      	movs	r2, #1
 800acca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2201      	movs	r2, #1
 800acd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2201      	movs	r2, #1
 800acda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2201      	movs	r2, #1
 800ace2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2201      	movs	r2, #1
 800acea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	2201      	movs	r2, #1
 800acf2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	2201      	movs	r2, #1
 800acfa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2201      	movs	r2, #1
 800ad02:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2201      	movs	r2, #1
 800ad0a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2201      	movs	r2, #1
 800ad12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ad16:	2300      	movs	r3, #0
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3708      	adds	r7, #8
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}

0800ad20 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800ad20:	b480      	push	{r7}
 800ad22:	b083      	sub	sp, #12
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800ad28:	bf00      	nop
 800ad2a:	370c      	adds	r7, #12
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr

0800ad34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ad34:	b480      	push	{r7}
 800ad36:	b085      	sub	sp, #20
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	2b01      	cmp	r3, #1
 800ad46:	d001      	beq.n	800ad4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ad48:	2301      	movs	r3, #1
 800ad4a:	e04a      	b.n	800ade2 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2202      	movs	r2, #2
 800ad50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	68da      	ldr	r2, [r3, #12]
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f042 0201 	orr.w	r2, r2, #1
 800ad62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4a21      	ldr	r2, [pc, #132]	@ (800adf0 <HAL_TIM_Base_Start_IT+0xbc>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d018      	beq.n	800ada0 <HAL_TIM_Base_Start_IT+0x6c>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad76:	d013      	beq.n	800ada0 <HAL_TIM_Base_Start_IT+0x6c>
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	4a1d      	ldr	r2, [pc, #116]	@ (800adf4 <HAL_TIM_Base_Start_IT+0xc0>)
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d00e      	beq.n	800ada0 <HAL_TIM_Base_Start_IT+0x6c>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4a1c      	ldr	r2, [pc, #112]	@ (800adf8 <HAL_TIM_Base_Start_IT+0xc4>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d009      	beq.n	800ada0 <HAL_TIM_Base_Start_IT+0x6c>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4a1a      	ldr	r2, [pc, #104]	@ (800adfc <HAL_TIM_Base_Start_IT+0xc8>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d004      	beq.n	800ada0 <HAL_TIM_Base_Start_IT+0x6c>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	4a19      	ldr	r2, [pc, #100]	@ (800ae00 <HAL_TIM_Base_Start_IT+0xcc>)
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	d115      	bne.n	800adcc <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	689a      	ldr	r2, [r3, #8]
 800ada6:	4b17      	ldr	r3, [pc, #92]	@ (800ae04 <HAL_TIM_Base_Start_IT+0xd0>)
 800ada8:	4013      	ands	r3, r2
 800adaa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2b06      	cmp	r3, #6
 800adb0:	d015      	beq.n	800adde <HAL_TIM_Base_Start_IT+0xaa>
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800adb8:	d011      	beq.n	800adde <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	681a      	ldr	r2, [r3, #0]
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f042 0201 	orr.w	r2, r2, #1
 800adc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adca:	e008      	b.n	800adde <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	681a      	ldr	r2, [r3, #0]
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f042 0201 	orr.w	r2, r2, #1
 800adda:	601a      	str	r2, [r3, #0]
 800addc:	e000      	b.n	800ade0 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adde:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ade0:	2300      	movs	r3, #0
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	3714      	adds	r7, #20
 800ade6:	46bd      	mov	sp, r7
 800ade8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adec:	4770      	bx	lr
 800adee:	bf00      	nop
 800adf0:	40012c00 	.word	0x40012c00
 800adf4:	40000400 	.word	0x40000400
 800adf8:	40000800 	.word	0x40000800
 800adfc:	40013400 	.word	0x40013400
 800ae00:	40014000 	.word	0x40014000
 800ae04:	00010007 	.word	0x00010007

0800ae08 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b082      	sub	sp, #8
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d101      	bne.n	800ae1a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ae16:	2301      	movs	r3, #1
 800ae18:	e049      	b.n	800aeae <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae20:	b2db      	uxtb	r3, r3
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d106      	bne.n	800ae34 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2200      	movs	r2, #0
 800ae2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ae2e:	6878      	ldr	r0, [r7, #4]
 800ae30:	f7fb fccc 	bl	80067cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2202      	movs	r2, #2
 800ae38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681a      	ldr	r2, [r3, #0]
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	3304      	adds	r3, #4
 800ae44:	4619      	mov	r1, r3
 800ae46:	4610      	mov	r0, r2
 800ae48:	f000 fbc2 	bl	800b5d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2201      	movs	r2, #1
 800ae50:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2201      	movs	r2, #1
 800ae58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	2201      	movs	r2, #1
 800ae60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2201      	movs	r2, #1
 800ae68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	2201      	movs	r2, #1
 800ae70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2201      	movs	r2, #1
 800ae78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2201      	movs	r2, #1
 800ae80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	2201      	movs	r2, #1
 800ae88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2201      	movs	r2, #1
 800ae90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2201      	movs	r2, #1
 800ae98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2201      	movs	r2, #1
 800aea0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	2201      	movs	r2, #1
 800aea8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aeac:	2300      	movs	r3, #0
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	3708      	adds	r7, #8
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}
	...

0800aeb8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b084      	sub	sp, #16
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
 800aec0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d109      	bne.n	800aedc <HAL_TIM_PWM_Start+0x24>
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aece:	b2db      	uxtb	r3, r3
 800aed0:	2b01      	cmp	r3, #1
 800aed2:	bf14      	ite	ne
 800aed4:	2301      	movne	r3, #1
 800aed6:	2300      	moveq	r3, #0
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	e03c      	b.n	800af56 <HAL_TIM_PWM_Start+0x9e>
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	2b04      	cmp	r3, #4
 800aee0:	d109      	bne.n	800aef6 <HAL_TIM_PWM_Start+0x3e>
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800aee8:	b2db      	uxtb	r3, r3
 800aeea:	2b01      	cmp	r3, #1
 800aeec:	bf14      	ite	ne
 800aeee:	2301      	movne	r3, #1
 800aef0:	2300      	moveq	r3, #0
 800aef2:	b2db      	uxtb	r3, r3
 800aef4:	e02f      	b.n	800af56 <HAL_TIM_PWM_Start+0x9e>
 800aef6:	683b      	ldr	r3, [r7, #0]
 800aef8:	2b08      	cmp	r3, #8
 800aefa:	d109      	bne.n	800af10 <HAL_TIM_PWM_Start+0x58>
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800af02:	b2db      	uxtb	r3, r3
 800af04:	2b01      	cmp	r3, #1
 800af06:	bf14      	ite	ne
 800af08:	2301      	movne	r3, #1
 800af0a:	2300      	moveq	r3, #0
 800af0c:	b2db      	uxtb	r3, r3
 800af0e:	e022      	b.n	800af56 <HAL_TIM_PWM_Start+0x9e>
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	2b0c      	cmp	r3, #12
 800af14:	d109      	bne.n	800af2a <HAL_TIM_PWM_Start+0x72>
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af1c:	b2db      	uxtb	r3, r3
 800af1e:	2b01      	cmp	r3, #1
 800af20:	bf14      	ite	ne
 800af22:	2301      	movne	r3, #1
 800af24:	2300      	moveq	r3, #0
 800af26:	b2db      	uxtb	r3, r3
 800af28:	e015      	b.n	800af56 <HAL_TIM_PWM_Start+0x9e>
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	2b10      	cmp	r3, #16
 800af2e:	d109      	bne.n	800af44 <HAL_TIM_PWM_Start+0x8c>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800af36:	b2db      	uxtb	r3, r3
 800af38:	2b01      	cmp	r3, #1
 800af3a:	bf14      	ite	ne
 800af3c:	2301      	movne	r3, #1
 800af3e:	2300      	moveq	r3, #0
 800af40:	b2db      	uxtb	r3, r3
 800af42:	e008      	b.n	800af56 <HAL_TIM_PWM_Start+0x9e>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800af4a:	b2db      	uxtb	r3, r3
 800af4c:	2b01      	cmp	r3, #1
 800af4e:	bf14      	ite	ne
 800af50:	2301      	movne	r3, #1
 800af52:	2300      	moveq	r3, #0
 800af54:	b2db      	uxtb	r3, r3
 800af56:	2b00      	cmp	r3, #0
 800af58:	d001      	beq.n	800af5e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800af5a:	2301      	movs	r3, #1
 800af5c:	e097      	b.n	800b08e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d104      	bne.n	800af6e <HAL_TIM_PWM_Start+0xb6>
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	2202      	movs	r2, #2
 800af68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800af6c:	e023      	b.n	800afb6 <HAL_TIM_PWM_Start+0xfe>
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	2b04      	cmp	r3, #4
 800af72:	d104      	bne.n	800af7e <HAL_TIM_PWM_Start+0xc6>
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2202      	movs	r2, #2
 800af78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800af7c:	e01b      	b.n	800afb6 <HAL_TIM_PWM_Start+0xfe>
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	2b08      	cmp	r3, #8
 800af82:	d104      	bne.n	800af8e <HAL_TIM_PWM_Start+0xd6>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2202      	movs	r2, #2
 800af88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800af8c:	e013      	b.n	800afb6 <HAL_TIM_PWM_Start+0xfe>
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	2b0c      	cmp	r3, #12
 800af92:	d104      	bne.n	800af9e <HAL_TIM_PWM_Start+0xe6>
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2202      	movs	r2, #2
 800af98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800af9c:	e00b      	b.n	800afb6 <HAL_TIM_PWM_Start+0xfe>
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	2b10      	cmp	r3, #16
 800afa2:	d104      	bne.n	800afae <HAL_TIM_PWM_Start+0xf6>
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2202      	movs	r2, #2
 800afa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800afac:	e003      	b.n	800afb6 <HAL_TIM_PWM_Start+0xfe>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	2202      	movs	r2, #2
 800afb2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	2201      	movs	r2, #1
 800afbc:	6839      	ldr	r1, [r7, #0]
 800afbe:	4618      	mov	r0, r3
 800afc0:	f000 fe98 	bl	800bcf4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4a33      	ldr	r2, [pc, #204]	@ (800b098 <HAL_TIM_PWM_Start+0x1e0>)
 800afca:	4293      	cmp	r3, r2
 800afcc:	d013      	beq.n	800aff6 <HAL_TIM_PWM_Start+0x13e>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	4a32      	ldr	r2, [pc, #200]	@ (800b09c <HAL_TIM_PWM_Start+0x1e4>)
 800afd4:	4293      	cmp	r3, r2
 800afd6:	d00e      	beq.n	800aff6 <HAL_TIM_PWM_Start+0x13e>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a30      	ldr	r2, [pc, #192]	@ (800b0a0 <HAL_TIM_PWM_Start+0x1e8>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d009      	beq.n	800aff6 <HAL_TIM_PWM_Start+0x13e>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	4a2f      	ldr	r2, [pc, #188]	@ (800b0a4 <HAL_TIM_PWM_Start+0x1ec>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d004      	beq.n	800aff6 <HAL_TIM_PWM_Start+0x13e>
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4a2d      	ldr	r2, [pc, #180]	@ (800b0a8 <HAL_TIM_PWM_Start+0x1f0>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d101      	bne.n	800affa <HAL_TIM_PWM_Start+0x142>
 800aff6:	2301      	movs	r3, #1
 800aff8:	e000      	b.n	800affc <HAL_TIM_PWM_Start+0x144>
 800affa:	2300      	movs	r3, #0
 800affc:	2b00      	cmp	r3, #0
 800affe:	d007      	beq.n	800b010 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b00e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	4a20      	ldr	r2, [pc, #128]	@ (800b098 <HAL_TIM_PWM_Start+0x1e0>)
 800b016:	4293      	cmp	r3, r2
 800b018:	d018      	beq.n	800b04c <HAL_TIM_PWM_Start+0x194>
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b022:	d013      	beq.n	800b04c <HAL_TIM_PWM_Start+0x194>
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	4a20      	ldr	r2, [pc, #128]	@ (800b0ac <HAL_TIM_PWM_Start+0x1f4>)
 800b02a:	4293      	cmp	r3, r2
 800b02c:	d00e      	beq.n	800b04c <HAL_TIM_PWM_Start+0x194>
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	4a1f      	ldr	r2, [pc, #124]	@ (800b0b0 <HAL_TIM_PWM_Start+0x1f8>)
 800b034:	4293      	cmp	r3, r2
 800b036:	d009      	beq.n	800b04c <HAL_TIM_PWM_Start+0x194>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4a17      	ldr	r2, [pc, #92]	@ (800b09c <HAL_TIM_PWM_Start+0x1e4>)
 800b03e:	4293      	cmp	r3, r2
 800b040:	d004      	beq.n	800b04c <HAL_TIM_PWM_Start+0x194>
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	4a16      	ldr	r2, [pc, #88]	@ (800b0a0 <HAL_TIM_PWM_Start+0x1e8>)
 800b048:	4293      	cmp	r3, r2
 800b04a:	d115      	bne.n	800b078 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	689a      	ldr	r2, [r3, #8]
 800b052:	4b18      	ldr	r3, [pc, #96]	@ (800b0b4 <HAL_TIM_PWM_Start+0x1fc>)
 800b054:	4013      	ands	r3, r2
 800b056:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	2b06      	cmp	r3, #6
 800b05c:	d015      	beq.n	800b08a <HAL_TIM_PWM_Start+0x1d2>
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b064:	d011      	beq.n	800b08a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	681a      	ldr	r2, [r3, #0]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f042 0201 	orr.w	r2, r2, #1
 800b074:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b076:	e008      	b.n	800b08a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	681a      	ldr	r2, [r3, #0]
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f042 0201 	orr.w	r2, r2, #1
 800b086:	601a      	str	r2, [r3, #0]
 800b088:	e000      	b.n	800b08c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b08a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b08c:	2300      	movs	r3, #0
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3710      	adds	r7, #16
 800b092:	46bd      	mov	sp, r7
 800b094:	bd80      	pop	{r7, pc}
 800b096:	bf00      	nop
 800b098:	40012c00 	.word	0x40012c00
 800b09c:	40013400 	.word	0x40013400
 800b0a0:	40014000 	.word	0x40014000
 800b0a4:	40014400 	.word	0x40014400
 800b0a8:	40014800 	.word	0x40014800
 800b0ac:	40000400 	.word	0x40000400
 800b0b0:	40000800 	.word	0x40000800
 800b0b4:	00010007 	.word	0x00010007

0800b0b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	68db      	ldr	r3, [r3, #12]
 800b0c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	691b      	ldr	r3, [r3, #16]
 800b0ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	f003 0302 	and.w	r3, r3, #2
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d020      	beq.n	800b11c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	f003 0302 	and.w	r3, r3, #2
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d01b      	beq.n	800b11c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	f06f 0202 	mvn.w	r2, #2
 800b0ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	2201      	movs	r2, #1
 800b0f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	699b      	ldr	r3, [r3, #24]
 800b0fa:	f003 0303 	and.w	r3, r3, #3
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d003      	beq.n	800b10a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f000 fa46 	bl	800b594 <HAL_TIM_IC_CaptureCallback>
 800b108:	e005      	b.n	800b116 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	f000 fa38 	bl	800b580 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b110:	6878      	ldr	r0, [r7, #4]
 800b112:	f000 fa49 	bl	800b5a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2200      	movs	r2, #0
 800b11a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	f003 0304 	and.w	r3, r3, #4
 800b122:	2b00      	cmp	r3, #0
 800b124:	d020      	beq.n	800b168 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	f003 0304 	and.w	r3, r3, #4
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d01b      	beq.n	800b168 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	f06f 0204 	mvn.w	r2, #4
 800b138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2202      	movs	r2, #2
 800b13e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	699b      	ldr	r3, [r3, #24]
 800b146:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d003      	beq.n	800b156 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f000 fa20 	bl	800b594 <HAL_TIM_IC_CaptureCallback>
 800b154:	e005      	b.n	800b162 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f000 fa12 	bl	800b580 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f000 fa23 	bl	800b5a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	2200      	movs	r2, #0
 800b166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	f003 0308 	and.w	r3, r3, #8
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d020      	beq.n	800b1b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	f003 0308 	and.w	r3, r3, #8
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d01b      	beq.n	800b1b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f06f 0208 	mvn.w	r2, #8
 800b184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2204      	movs	r2, #4
 800b18a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	69db      	ldr	r3, [r3, #28]
 800b192:	f003 0303 	and.w	r3, r3, #3
 800b196:	2b00      	cmp	r3, #0
 800b198:	d003      	beq.n	800b1a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f000 f9fa 	bl	800b594 <HAL_TIM_IC_CaptureCallback>
 800b1a0:	e005      	b.n	800b1ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	f000 f9ec 	bl	800b580 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1a8:	6878      	ldr	r0, [r7, #4]
 800b1aa:	f000 f9fd 	bl	800b5a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	f003 0310 	and.w	r3, r3, #16
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d020      	beq.n	800b200 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	f003 0310 	and.w	r3, r3, #16
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d01b      	beq.n	800b200 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	f06f 0210 	mvn.w	r2, #16
 800b1d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2208      	movs	r2, #8
 800b1d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	69db      	ldr	r3, [r3, #28]
 800b1de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d003      	beq.n	800b1ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 f9d4 	bl	800b594 <HAL_TIM_IC_CaptureCallback>
 800b1ec:	e005      	b.n	800b1fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f000 f9c6 	bl	800b580 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f000 f9d7 	bl	800b5a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	f003 0301 	and.w	r3, r3, #1
 800b206:	2b00      	cmp	r3, #0
 800b208:	d00c      	beq.n	800b224 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	f003 0301 	and.w	r3, r3, #1
 800b210:	2b00      	cmp	r3, #0
 800b212:	d007      	beq.n	800b224 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f06f 0201 	mvn.w	r2, #1
 800b21c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	f7fb f9d2 	bl	80065c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d104      	bne.n	800b238 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800b234:	2b00      	cmp	r3, #0
 800b236:	d00c      	beq.n	800b252 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d007      	beq.n	800b252 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800b24a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f000 ff43 	bl	800c0d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d00c      	beq.n	800b276 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b262:	2b00      	cmp	r3, #0
 800b264:	d007      	beq.n	800b276 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800b26e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f000 ff3b 	bl	800c0ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d00c      	beq.n	800b29a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b286:	2b00      	cmp	r3, #0
 800b288:	d007      	beq.n	800b29a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b292:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f000 f991 	bl	800b5bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b29a:	68bb      	ldr	r3, [r7, #8]
 800b29c:	f003 0320 	and.w	r3, r3, #32
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d00c      	beq.n	800b2be <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	f003 0320 	and.w	r3, r3, #32
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	d007      	beq.n	800b2be <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	f06f 0220 	mvn.w	r2, #32
 800b2b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f000 ff03 	bl	800c0c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d00c      	beq.n	800b2e2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d007      	beq.n	800b2e2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800b2da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800b2dc:	6878      	ldr	r0, [r7, #4]
 800b2de:	f000 ff0f 	bl	800c100 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d00c      	beq.n	800b306 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d007      	beq.n	800b306 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800b2fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	f000 ff07 	bl	800c114 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d00c      	beq.n	800b32a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b316:	2b00      	cmp	r3, #0
 800b318:	d007      	beq.n	800b32a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800b322:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f000 feff 	bl	800c128 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b330:	2b00      	cmp	r3, #0
 800b332:	d00c      	beq.n	800b34e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d007      	beq.n	800b34e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800b346:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f000 fef7 	bl	800c13c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b34e:	bf00      	nop
 800b350:	3710      	adds	r7, #16
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
	...

0800b358 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b086      	sub	sp, #24
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	60f8      	str	r0, [r7, #12]
 800b360:	60b9      	str	r1, [r7, #8]
 800b362:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b364:	2300      	movs	r3, #0
 800b366:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b36e:	2b01      	cmp	r3, #1
 800b370:	d101      	bne.n	800b376 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b372:	2302      	movs	r3, #2
 800b374:	e0ff      	b.n	800b576 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	2201      	movs	r2, #1
 800b37a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	2b14      	cmp	r3, #20
 800b382:	f200 80f0 	bhi.w	800b566 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b386:	a201      	add	r2, pc, #4	@ (adr r2, 800b38c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b38c:	0800b3e1 	.word	0x0800b3e1
 800b390:	0800b567 	.word	0x0800b567
 800b394:	0800b567 	.word	0x0800b567
 800b398:	0800b567 	.word	0x0800b567
 800b39c:	0800b421 	.word	0x0800b421
 800b3a0:	0800b567 	.word	0x0800b567
 800b3a4:	0800b567 	.word	0x0800b567
 800b3a8:	0800b567 	.word	0x0800b567
 800b3ac:	0800b463 	.word	0x0800b463
 800b3b0:	0800b567 	.word	0x0800b567
 800b3b4:	0800b567 	.word	0x0800b567
 800b3b8:	0800b567 	.word	0x0800b567
 800b3bc:	0800b4a3 	.word	0x0800b4a3
 800b3c0:	0800b567 	.word	0x0800b567
 800b3c4:	0800b567 	.word	0x0800b567
 800b3c8:	0800b567 	.word	0x0800b567
 800b3cc:	0800b4e5 	.word	0x0800b4e5
 800b3d0:	0800b567 	.word	0x0800b567
 800b3d4:	0800b567 	.word	0x0800b567
 800b3d8:	0800b567 	.word	0x0800b567
 800b3dc:	0800b525 	.word	0x0800b525
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	68b9      	ldr	r1, [r7, #8]
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	f000 f98e 	bl	800b708 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	699a      	ldr	r2, [r3, #24]
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	f042 0208 	orr.w	r2, r2, #8
 800b3fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	699a      	ldr	r2, [r3, #24]
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	f022 0204 	bic.w	r2, r2, #4
 800b40a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	6999      	ldr	r1, [r3, #24]
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	691a      	ldr	r2, [r3, #16]
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	430a      	orrs	r2, r1
 800b41c:	619a      	str	r2, [r3, #24]
      break;
 800b41e:	e0a5      	b.n	800b56c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	68b9      	ldr	r1, [r7, #8]
 800b426:	4618      	mov	r0, r3
 800b428:	f000 f9fe 	bl	800b828 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	699a      	ldr	r2, [r3, #24]
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b43a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	699a      	ldr	r2, [r3, #24]
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b44a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	6999      	ldr	r1, [r3, #24]
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	691b      	ldr	r3, [r3, #16]
 800b456:	021a      	lsls	r2, r3, #8
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	430a      	orrs	r2, r1
 800b45e:	619a      	str	r2, [r3, #24]
      break;
 800b460:	e084      	b.n	800b56c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	68b9      	ldr	r1, [r7, #8]
 800b468:	4618      	mov	r0, r3
 800b46a:	f000 fa67 	bl	800b93c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	69da      	ldr	r2, [r3, #28]
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	f042 0208 	orr.w	r2, r2, #8
 800b47c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	69da      	ldr	r2, [r3, #28]
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	f022 0204 	bic.w	r2, r2, #4
 800b48c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	69d9      	ldr	r1, [r3, #28]
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	691a      	ldr	r2, [r3, #16]
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	430a      	orrs	r2, r1
 800b49e:	61da      	str	r2, [r3, #28]
      break;
 800b4a0:	e064      	b.n	800b56c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	68b9      	ldr	r1, [r7, #8]
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	f000 facf 	bl	800ba4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	69da      	ldr	r2, [r3, #28]
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b4bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	69da      	ldr	r2, [r3, #28]
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b4cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	69d9      	ldr	r1, [r3, #28]
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	691b      	ldr	r3, [r3, #16]
 800b4d8:	021a      	lsls	r2, r3, #8
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	430a      	orrs	r2, r1
 800b4e0:	61da      	str	r2, [r3, #28]
      break;
 800b4e2:	e043      	b.n	800b56c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	68b9      	ldr	r1, [r7, #8]
 800b4ea:	4618      	mov	r0, r3
 800b4ec:	f000 fb38 	bl	800bb60 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	f042 0208 	orr.w	r2, r2, #8
 800b4fe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f022 0204 	bic.w	r2, r2, #4
 800b50e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b516:	68bb      	ldr	r3, [r7, #8]
 800b518:	691a      	ldr	r2, [r3, #16]
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	430a      	orrs	r2, r1
 800b520:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b522:	e023      	b.n	800b56c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	68b9      	ldr	r1, [r7, #8]
 800b52a:	4618      	mov	r0, r3
 800b52c:	f000 fb7c 	bl	800bc28 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b53e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b54e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	691b      	ldr	r3, [r3, #16]
 800b55a:	021a      	lsls	r2, r3, #8
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	430a      	orrs	r2, r1
 800b562:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b564:	e002      	b.n	800b56c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b566:	2301      	movs	r3, #1
 800b568:	75fb      	strb	r3, [r7, #23]
      break;
 800b56a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	2200      	movs	r2, #0
 800b570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b574:	7dfb      	ldrb	r3, [r7, #23]
}
 800b576:	4618      	mov	r0, r3
 800b578:	3718      	adds	r7, #24
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}
 800b57e:	bf00      	nop

0800b580 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b580:	b480      	push	{r7}
 800b582:	b083      	sub	sp, #12
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b588:	bf00      	nop
 800b58a:	370c      	adds	r7, #12
 800b58c:	46bd      	mov	sp, r7
 800b58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b592:	4770      	bx	lr

0800b594 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b594:	b480      	push	{r7}
 800b596:	b083      	sub	sp, #12
 800b598:	af00      	add	r7, sp, #0
 800b59a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b59c:	bf00      	nop
 800b59e:	370c      	adds	r7, #12
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr

0800b5a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b083      	sub	sp, #12
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b5b0:	bf00      	nop
 800b5b2:	370c      	adds	r7, #12
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr

0800b5bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b083      	sub	sp, #12
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b5c4:	bf00      	nop
 800b5c6:	370c      	adds	r7, #12
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr

0800b5d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b085      	sub	sp, #20
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	4a42      	ldr	r2, [pc, #264]	@ (800b6ec <TIM_Base_SetConfig+0x11c>)
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	d00f      	beq.n	800b608 <TIM_Base_SetConfig+0x38>
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5ee:	d00b      	beq.n	800b608 <TIM_Base_SetConfig+0x38>
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	4a3f      	ldr	r2, [pc, #252]	@ (800b6f0 <TIM_Base_SetConfig+0x120>)
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d007      	beq.n	800b608 <TIM_Base_SetConfig+0x38>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	4a3e      	ldr	r2, [pc, #248]	@ (800b6f4 <TIM_Base_SetConfig+0x124>)
 800b5fc:	4293      	cmp	r3, r2
 800b5fe:	d003      	beq.n	800b608 <TIM_Base_SetConfig+0x38>
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	4a3d      	ldr	r2, [pc, #244]	@ (800b6f8 <TIM_Base_SetConfig+0x128>)
 800b604:	4293      	cmp	r3, r2
 800b606:	d108      	bne.n	800b61a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b60e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	685b      	ldr	r3, [r3, #4]
 800b614:	68fa      	ldr	r2, [r7, #12]
 800b616:	4313      	orrs	r3, r2
 800b618:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	4a33      	ldr	r2, [pc, #204]	@ (800b6ec <TIM_Base_SetConfig+0x11c>)
 800b61e:	4293      	cmp	r3, r2
 800b620:	d01b      	beq.n	800b65a <TIM_Base_SetConfig+0x8a>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b628:	d017      	beq.n	800b65a <TIM_Base_SetConfig+0x8a>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	4a30      	ldr	r2, [pc, #192]	@ (800b6f0 <TIM_Base_SetConfig+0x120>)
 800b62e:	4293      	cmp	r3, r2
 800b630:	d013      	beq.n	800b65a <TIM_Base_SetConfig+0x8a>
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	4a2f      	ldr	r2, [pc, #188]	@ (800b6f4 <TIM_Base_SetConfig+0x124>)
 800b636:	4293      	cmp	r3, r2
 800b638:	d00f      	beq.n	800b65a <TIM_Base_SetConfig+0x8a>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	4a2e      	ldr	r2, [pc, #184]	@ (800b6f8 <TIM_Base_SetConfig+0x128>)
 800b63e:	4293      	cmp	r3, r2
 800b640:	d00b      	beq.n	800b65a <TIM_Base_SetConfig+0x8a>
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	4a2d      	ldr	r2, [pc, #180]	@ (800b6fc <TIM_Base_SetConfig+0x12c>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d007      	beq.n	800b65a <TIM_Base_SetConfig+0x8a>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	4a2c      	ldr	r2, [pc, #176]	@ (800b700 <TIM_Base_SetConfig+0x130>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d003      	beq.n	800b65a <TIM_Base_SetConfig+0x8a>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	4a2b      	ldr	r2, [pc, #172]	@ (800b704 <TIM_Base_SetConfig+0x134>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d108      	bne.n	800b66c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b660:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	68db      	ldr	r3, [r3, #12]
 800b666:	68fa      	ldr	r2, [r7, #12]
 800b668:	4313      	orrs	r3, r2
 800b66a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	695b      	ldr	r3, [r3, #20]
 800b676:	4313      	orrs	r3, r2
 800b678:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	68fa      	ldr	r2, [r7, #12]
 800b67e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	689a      	ldr	r2, [r3, #8]
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	681a      	ldr	r2, [r3, #0]
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	4a16      	ldr	r2, [pc, #88]	@ (800b6ec <TIM_Base_SetConfig+0x11c>)
 800b694:	4293      	cmp	r3, r2
 800b696:	d00f      	beq.n	800b6b8 <TIM_Base_SetConfig+0xe8>
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	4a17      	ldr	r2, [pc, #92]	@ (800b6f8 <TIM_Base_SetConfig+0x128>)
 800b69c:	4293      	cmp	r3, r2
 800b69e:	d00b      	beq.n	800b6b8 <TIM_Base_SetConfig+0xe8>
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	4a16      	ldr	r2, [pc, #88]	@ (800b6fc <TIM_Base_SetConfig+0x12c>)
 800b6a4:	4293      	cmp	r3, r2
 800b6a6:	d007      	beq.n	800b6b8 <TIM_Base_SetConfig+0xe8>
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	4a15      	ldr	r2, [pc, #84]	@ (800b700 <TIM_Base_SetConfig+0x130>)
 800b6ac:	4293      	cmp	r3, r2
 800b6ae:	d003      	beq.n	800b6b8 <TIM_Base_SetConfig+0xe8>
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	4a14      	ldr	r2, [pc, #80]	@ (800b704 <TIM_Base_SetConfig+0x134>)
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d103      	bne.n	800b6c0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	691a      	ldr	r2, [r3, #16]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2201      	movs	r2, #1
 800b6c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	691b      	ldr	r3, [r3, #16]
 800b6ca:	f003 0301 	and.w	r3, r3, #1
 800b6ce:	2b01      	cmp	r3, #1
 800b6d0:	d105      	bne.n	800b6de <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	691b      	ldr	r3, [r3, #16]
 800b6d6:	f023 0201 	bic.w	r2, r3, #1
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	611a      	str	r2, [r3, #16]
  }
}
 800b6de:	bf00      	nop
 800b6e0:	3714      	adds	r7, #20
 800b6e2:	46bd      	mov	sp, r7
 800b6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e8:	4770      	bx	lr
 800b6ea:	bf00      	nop
 800b6ec:	40012c00 	.word	0x40012c00
 800b6f0:	40000400 	.word	0x40000400
 800b6f4:	40000800 	.word	0x40000800
 800b6f8:	40013400 	.word	0x40013400
 800b6fc:	40014000 	.word	0x40014000
 800b700:	40014400 	.word	0x40014400
 800b704:	40014800 	.word	0x40014800

0800b708 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b708:	b480      	push	{r7}
 800b70a:	b087      	sub	sp, #28
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
 800b710:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6a1b      	ldr	r3, [r3, #32]
 800b716:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6a1b      	ldr	r3, [r3, #32]
 800b71c:	f023 0201 	bic.w	r2, r3, #1
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	685b      	ldr	r3, [r3, #4]
 800b728:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	699b      	ldr	r3, [r3, #24]
 800b72e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b736:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b73a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	f023 0303 	bic.w	r3, r3, #3
 800b742:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b744:	683b      	ldr	r3, [r7, #0]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	68fa      	ldr	r2, [r7, #12]
 800b74a:	4313      	orrs	r3, r2
 800b74c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b74e:	697b      	ldr	r3, [r7, #20]
 800b750:	f023 0302 	bic.w	r3, r3, #2
 800b754:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	689b      	ldr	r3, [r3, #8]
 800b75a:	697a      	ldr	r2, [r7, #20]
 800b75c:	4313      	orrs	r3, r2
 800b75e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	4a2c      	ldr	r2, [pc, #176]	@ (800b814 <TIM_OC1_SetConfig+0x10c>)
 800b764:	4293      	cmp	r3, r2
 800b766:	d00f      	beq.n	800b788 <TIM_OC1_SetConfig+0x80>
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	4a2b      	ldr	r2, [pc, #172]	@ (800b818 <TIM_OC1_SetConfig+0x110>)
 800b76c:	4293      	cmp	r3, r2
 800b76e:	d00b      	beq.n	800b788 <TIM_OC1_SetConfig+0x80>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	4a2a      	ldr	r2, [pc, #168]	@ (800b81c <TIM_OC1_SetConfig+0x114>)
 800b774:	4293      	cmp	r3, r2
 800b776:	d007      	beq.n	800b788 <TIM_OC1_SetConfig+0x80>
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	4a29      	ldr	r2, [pc, #164]	@ (800b820 <TIM_OC1_SetConfig+0x118>)
 800b77c:	4293      	cmp	r3, r2
 800b77e:	d003      	beq.n	800b788 <TIM_OC1_SetConfig+0x80>
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	4a28      	ldr	r2, [pc, #160]	@ (800b824 <TIM_OC1_SetConfig+0x11c>)
 800b784:	4293      	cmp	r3, r2
 800b786:	d10c      	bne.n	800b7a2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	f023 0308 	bic.w	r3, r3, #8
 800b78e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	68db      	ldr	r3, [r3, #12]
 800b794:	697a      	ldr	r2, [r7, #20]
 800b796:	4313      	orrs	r3, r2
 800b798:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	f023 0304 	bic.w	r3, r3, #4
 800b7a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	4a1b      	ldr	r2, [pc, #108]	@ (800b814 <TIM_OC1_SetConfig+0x10c>)
 800b7a6:	4293      	cmp	r3, r2
 800b7a8:	d00f      	beq.n	800b7ca <TIM_OC1_SetConfig+0xc2>
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	4a1a      	ldr	r2, [pc, #104]	@ (800b818 <TIM_OC1_SetConfig+0x110>)
 800b7ae:	4293      	cmp	r3, r2
 800b7b0:	d00b      	beq.n	800b7ca <TIM_OC1_SetConfig+0xc2>
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	4a19      	ldr	r2, [pc, #100]	@ (800b81c <TIM_OC1_SetConfig+0x114>)
 800b7b6:	4293      	cmp	r3, r2
 800b7b8:	d007      	beq.n	800b7ca <TIM_OC1_SetConfig+0xc2>
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	4a18      	ldr	r2, [pc, #96]	@ (800b820 <TIM_OC1_SetConfig+0x118>)
 800b7be:	4293      	cmp	r3, r2
 800b7c0:	d003      	beq.n	800b7ca <TIM_OC1_SetConfig+0xc2>
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	4a17      	ldr	r2, [pc, #92]	@ (800b824 <TIM_OC1_SetConfig+0x11c>)
 800b7c6:	4293      	cmp	r3, r2
 800b7c8:	d111      	bne.n	800b7ee <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b7ca:	693b      	ldr	r3, [r7, #16]
 800b7cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b7d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b7d2:	693b      	ldr	r3, [r7, #16]
 800b7d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b7d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	695b      	ldr	r3, [r3, #20]
 800b7de:	693a      	ldr	r2, [r7, #16]
 800b7e0:	4313      	orrs	r3, r2
 800b7e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	699b      	ldr	r3, [r3, #24]
 800b7e8:	693a      	ldr	r2, [r7, #16]
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	693a      	ldr	r2, [r7, #16]
 800b7f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	68fa      	ldr	r2, [r7, #12]
 800b7f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	685a      	ldr	r2, [r3, #4]
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	697a      	ldr	r2, [r7, #20]
 800b806:	621a      	str	r2, [r3, #32]
}
 800b808:	bf00      	nop
 800b80a:	371c      	adds	r7, #28
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr
 800b814:	40012c00 	.word	0x40012c00
 800b818:	40013400 	.word	0x40013400
 800b81c:	40014000 	.word	0x40014000
 800b820:	40014400 	.word	0x40014400
 800b824:	40014800 	.word	0x40014800

0800b828 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b828:	b480      	push	{r7}
 800b82a:	b087      	sub	sp, #28
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
 800b830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6a1b      	ldr	r3, [r3, #32]
 800b836:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6a1b      	ldr	r3, [r3, #32]
 800b83c:	f023 0210 	bic.w	r2, r3, #16
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	685b      	ldr	r3, [r3, #4]
 800b848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	699b      	ldr	r3, [r3, #24]
 800b84e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b856:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b85a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b862:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b864:	683b      	ldr	r3, [r7, #0]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	021b      	lsls	r3, r3, #8
 800b86a:	68fa      	ldr	r2, [r7, #12]
 800b86c:	4313      	orrs	r3, r2
 800b86e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b870:	697b      	ldr	r3, [r7, #20]
 800b872:	f023 0320 	bic.w	r3, r3, #32
 800b876:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	689b      	ldr	r3, [r3, #8]
 800b87c:	011b      	lsls	r3, r3, #4
 800b87e:	697a      	ldr	r2, [r7, #20]
 800b880:	4313      	orrs	r3, r2
 800b882:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	4a28      	ldr	r2, [pc, #160]	@ (800b928 <TIM_OC2_SetConfig+0x100>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d003      	beq.n	800b894 <TIM_OC2_SetConfig+0x6c>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	4a27      	ldr	r2, [pc, #156]	@ (800b92c <TIM_OC2_SetConfig+0x104>)
 800b890:	4293      	cmp	r3, r2
 800b892:	d10d      	bne.n	800b8b0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b894:	697b      	ldr	r3, [r7, #20]
 800b896:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b89a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b89c:	683b      	ldr	r3, [r7, #0]
 800b89e:	68db      	ldr	r3, [r3, #12]
 800b8a0:	011b      	lsls	r3, r3, #4
 800b8a2:	697a      	ldr	r2, [r7, #20]
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b8ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	4a1d      	ldr	r2, [pc, #116]	@ (800b928 <TIM_OC2_SetConfig+0x100>)
 800b8b4:	4293      	cmp	r3, r2
 800b8b6:	d00f      	beq.n	800b8d8 <TIM_OC2_SetConfig+0xb0>
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	4a1c      	ldr	r2, [pc, #112]	@ (800b92c <TIM_OC2_SetConfig+0x104>)
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	d00b      	beq.n	800b8d8 <TIM_OC2_SetConfig+0xb0>
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	4a1b      	ldr	r2, [pc, #108]	@ (800b930 <TIM_OC2_SetConfig+0x108>)
 800b8c4:	4293      	cmp	r3, r2
 800b8c6:	d007      	beq.n	800b8d8 <TIM_OC2_SetConfig+0xb0>
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	4a1a      	ldr	r2, [pc, #104]	@ (800b934 <TIM_OC2_SetConfig+0x10c>)
 800b8cc:	4293      	cmp	r3, r2
 800b8ce:	d003      	beq.n	800b8d8 <TIM_OC2_SetConfig+0xb0>
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	4a19      	ldr	r2, [pc, #100]	@ (800b938 <TIM_OC2_SetConfig+0x110>)
 800b8d4:	4293      	cmp	r3, r2
 800b8d6:	d113      	bne.n	800b900 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b8d8:	693b      	ldr	r3, [r7, #16]
 800b8da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b8de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b8e0:	693b      	ldr	r3, [r7, #16]
 800b8e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b8e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	695b      	ldr	r3, [r3, #20]
 800b8ec:	009b      	lsls	r3, r3, #2
 800b8ee:	693a      	ldr	r2, [r7, #16]
 800b8f0:	4313      	orrs	r3, r2
 800b8f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	699b      	ldr	r3, [r3, #24]
 800b8f8:	009b      	lsls	r3, r3, #2
 800b8fa:	693a      	ldr	r2, [r7, #16]
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	693a      	ldr	r2, [r7, #16]
 800b904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	68fa      	ldr	r2, [r7, #12]
 800b90a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	685a      	ldr	r2, [r3, #4]
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	697a      	ldr	r2, [r7, #20]
 800b918:	621a      	str	r2, [r3, #32]
}
 800b91a:	bf00      	nop
 800b91c:	371c      	adds	r7, #28
 800b91e:	46bd      	mov	sp, r7
 800b920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b924:	4770      	bx	lr
 800b926:	bf00      	nop
 800b928:	40012c00 	.word	0x40012c00
 800b92c:	40013400 	.word	0x40013400
 800b930:	40014000 	.word	0x40014000
 800b934:	40014400 	.word	0x40014400
 800b938:	40014800 	.word	0x40014800

0800b93c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b93c:	b480      	push	{r7}
 800b93e:	b087      	sub	sp, #28
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
 800b944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	6a1b      	ldr	r3, [r3, #32]
 800b94a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	6a1b      	ldr	r3, [r3, #32]
 800b950:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	69db      	ldr	r3, [r3, #28]
 800b962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b96a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b96e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	f023 0303 	bic.w	r3, r3, #3
 800b976:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	68fa      	ldr	r2, [r7, #12]
 800b97e:	4313      	orrs	r3, r2
 800b980:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b982:	697b      	ldr	r3, [r7, #20]
 800b984:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b988:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	689b      	ldr	r3, [r3, #8]
 800b98e:	021b      	lsls	r3, r3, #8
 800b990:	697a      	ldr	r2, [r7, #20]
 800b992:	4313      	orrs	r3, r2
 800b994:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	4a27      	ldr	r2, [pc, #156]	@ (800ba38 <TIM_OC3_SetConfig+0xfc>)
 800b99a:	4293      	cmp	r3, r2
 800b99c:	d003      	beq.n	800b9a6 <TIM_OC3_SetConfig+0x6a>
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	4a26      	ldr	r2, [pc, #152]	@ (800ba3c <TIM_OC3_SetConfig+0x100>)
 800b9a2:	4293      	cmp	r3, r2
 800b9a4:	d10d      	bne.n	800b9c2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b9a6:	697b      	ldr	r3, [r7, #20]
 800b9a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b9ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	68db      	ldr	r3, [r3, #12]
 800b9b2:	021b      	lsls	r3, r3, #8
 800b9b4:	697a      	ldr	r2, [r7, #20]
 800b9b6:	4313      	orrs	r3, r2
 800b9b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b9c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	4a1c      	ldr	r2, [pc, #112]	@ (800ba38 <TIM_OC3_SetConfig+0xfc>)
 800b9c6:	4293      	cmp	r3, r2
 800b9c8:	d00f      	beq.n	800b9ea <TIM_OC3_SetConfig+0xae>
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	4a1b      	ldr	r2, [pc, #108]	@ (800ba3c <TIM_OC3_SetConfig+0x100>)
 800b9ce:	4293      	cmp	r3, r2
 800b9d0:	d00b      	beq.n	800b9ea <TIM_OC3_SetConfig+0xae>
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	4a1a      	ldr	r2, [pc, #104]	@ (800ba40 <TIM_OC3_SetConfig+0x104>)
 800b9d6:	4293      	cmp	r3, r2
 800b9d8:	d007      	beq.n	800b9ea <TIM_OC3_SetConfig+0xae>
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	4a19      	ldr	r2, [pc, #100]	@ (800ba44 <TIM_OC3_SetConfig+0x108>)
 800b9de:	4293      	cmp	r3, r2
 800b9e0:	d003      	beq.n	800b9ea <TIM_OC3_SetConfig+0xae>
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	4a18      	ldr	r2, [pc, #96]	@ (800ba48 <TIM_OC3_SetConfig+0x10c>)
 800b9e6:	4293      	cmp	r3, r2
 800b9e8:	d113      	bne.n	800ba12 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b9ea:	693b      	ldr	r3, [r7, #16]
 800b9ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b9f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b9f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b9fa:	683b      	ldr	r3, [r7, #0]
 800b9fc:	695b      	ldr	r3, [r3, #20]
 800b9fe:	011b      	lsls	r3, r3, #4
 800ba00:	693a      	ldr	r2, [r7, #16]
 800ba02:	4313      	orrs	r3, r2
 800ba04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	699b      	ldr	r3, [r3, #24]
 800ba0a:	011b      	lsls	r3, r3, #4
 800ba0c:	693a      	ldr	r2, [r7, #16]
 800ba0e:	4313      	orrs	r3, r2
 800ba10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	693a      	ldr	r2, [r7, #16]
 800ba16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	68fa      	ldr	r2, [r7, #12]
 800ba1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	685a      	ldr	r2, [r3, #4]
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	697a      	ldr	r2, [r7, #20]
 800ba2a:	621a      	str	r2, [r3, #32]
}
 800ba2c:	bf00      	nop
 800ba2e:	371c      	adds	r7, #28
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr
 800ba38:	40012c00 	.word	0x40012c00
 800ba3c:	40013400 	.word	0x40013400
 800ba40:	40014000 	.word	0x40014000
 800ba44:	40014400 	.word	0x40014400
 800ba48:	40014800 	.word	0x40014800

0800ba4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	b087      	sub	sp, #28
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6a1b      	ldr	r3, [r3, #32]
 800ba5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	6a1b      	ldr	r3, [r3, #32]
 800ba60:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	685b      	ldr	r3, [r3, #4]
 800ba6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	69db      	ldr	r3, [r3, #28]
 800ba72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ba7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ba7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ba86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	021b      	lsls	r3, r3, #8
 800ba8e:	68fa      	ldr	r2, [r7, #12]
 800ba90:	4313      	orrs	r3, r2
 800ba92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ba9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ba9c:	683b      	ldr	r3, [r7, #0]
 800ba9e:	689b      	ldr	r3, [r3, #8]
 800baa0:	031b      	lsls	r3, r3, #12
 800baa2:	697a      	ldr	r2, [r7, #20]
 800baa4:	4313      	orrs	r3, r2
 800baa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	4a28      	ldr	r2, [pc, #160]	@ (800bb4c <TIM_OC4_SetConfig+0x100>)
 800baac:	4293      	cmp	r3, r2
 800baae:	d003      	beq.n	800bab8 <TIM_OC4_SetConfig+0x6c>
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	4a27      	ldr	r2, [pc, #156]	@ (800bb50 <TIM_OC4_SetConfig+0x104>)
 800bab4:	4293      	cmp	r3, r2
 800bab6:	d10d      	bne.n	800bad4 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800bab8:	697b      	ldr	r3, [r7, #20]
 800baba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800babe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	68db      	ldr	r3, [r3, #12]
 800bac4:	031b      	lsls	r3, r3, #12
 800bac6:	697a      	ldr	r2, [r7, #20]
 800bac8:	4313      	orrs	r3, r2
 800baca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800bacc:	697b      	ldr	r3, [r7, #20]
 800bace:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bad2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	4a1d      	ldr	r2, [pc, #116]	@ (800bb4c <TIM_OC4_SetConfig+0x100>)
 800bad8:	4293      	cmp	r3, r2
 800bada:	d00f      	beq.n	800bafc <TIM_OC4_SetConfig+0xb0>
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	4a1c      	ldr	r2, [pc, #112]	@ (800bb50 <TIM_OC4_SetConfig+0x104>)
 800bae0:	4293      	cmp	r3, r2
 800bae2:	d00b      	beq.n	800bafc <TIM_OC4_SetConfig+0xb0>
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	4a1b      	ldr	r2, [pc, #108]	@ (800bb54 <TIM_OC4_SetConfig+0x108>)
 800bae8:	4293      	cmp	r3, r2
 800baea:	d007      	beq.n	800bafc <TIM_OC4_SetConfig+0xb0>
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	4a1a      	ldr	r2, [pc, #104]	@ (800bb58 <TIM_OC4_SetConfig+0x10c>)
 800baf0:	4293      	cmp	r3, r2
 800baf2:	d003      	beq.n	800bafc <TIM_OC4_SetConfig+0xb0>
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	4a19      	ldr	r2, [pc, #100]	@ (800bb5c <TIM_OC4_SetConfig+0x110>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d113      	bne.n	800bb24 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bafc:	693b      	ldr	r3, [r7, #16]
 800bafe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bb02:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800bb04:	693b      	ldr	r3, [r7, #16]
 800bb06:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bb0a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	695b      	ldr	r3, [r3, #20]
 800bb10:	019b      	lsls	r3, r3, #6
 800bb12:	693a      	ldr	r2, [r7, #16]
 800bb14:	4313      	orrs	r3, r2
 800bb16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	699b      	ldr	r3, [r3, #24]
 800bb1c:	019b      	lsls	r3, r3, #6
 800bb1e:	693a      	ldr	r2, [r7, #16]
 800bb20:	4313      	orrs	r3, r2
 800bb22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	693a      	ldr	r2, [r7, #16]
 800bb28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	68fa      	ldr	r2, [r7, #12]
 800bb2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	685a      	ldr	r2, [r3, #4]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	697a      	ldr	r2, [r7, #20]
 800bb3c:	621a      	str	r2, [r3, #32]
}
 800bb3e:	bf00      	nop
 800bb40:	371c      	adds	r7, #28
 800bb42:	46bd      	mov	sp, r7
 800bb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb48:	4770      	bx	lr
 800bb4a:	bf00      	nop
 800bb4c:	40012c00 	.word	0x40012c00
 800bb50:	40013400 	.word	0x40013400
 800bb54:	40014000 	.word	0x40014000
 800bb58:	40014400 	.word	0x40014400
 800bb5c:	40014800 	.word	0x40014800

0800bb60 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bb60:	b480      	push	{r7}
 800bb62:	b087      	sub	sp, #28
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6a1b      	ldr	r3, [r3, #32]
 800bb6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	6a1b      	ldr	r3, [r3, #32]
 800bb74:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	685b      	ldr	r3, [r3, #4]
 800bb80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bb92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	68fa      	ldr	r2, [r7, #12]
 800bb9a:	4313      	orrs	r3, r2
 800bb9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bb9e:	693b      	ldr	r3, [r7, #16]
 800bba0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bba4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	689b      	ldr	r3, [r3, #8]
 800bbaa:	041b      	lsls	r3, r3, #16
 800bbac:	693a      	ldr	r2, [r7, #16]
 800bbae:	4313      	orrs	r3, r2
 800bbb0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	4a17      	ldr	r2, [pc, #92]	@ (800bc14 <TIM_OC5_SetConfig+0xb4>)
 800bbb6:	4293      	cmp	r3, r2
 800bbb8:	d00f      	beq.n	800bbda <TIM_OC5_SetConfig+0x7a>
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	4a16      	ldr	r2, [pc, #88]	@ (800bc18 <TIM_OC5_SetConfig+0xb8>)
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d00b      	beq.n	800bbda <TIM_OC5_SetConfig+0x7a>
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	4a15      	ldr	r2, [pc, #84]	@ (800bc1c <TIM_OC5_SetConfig+0xbc>)
 800bbc6:	4293      	cmp	r3, r2
 800bbc8:	d007      	beq.n	800bbda <TIM_OC5_SetConfig+0x7a>
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	4a14      	ldr	r2, [pc, #80]	@ (800bc20 <TIM_OC5_SetConfig+0xc0>)
 800bbce:	4293      	cmp	r3, r2
 800bbd0:	d003      	beq.n	800bbda <TIM_OC5_SetConfig+0x7a>
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	4a13      	ldr	r2, [pc, #76]	@ (800bc24 <TIM_OC5_SetConfig+0xc4>)
 800bbd6:	4293      	cmp	r3, r2
 800bbd8:	d109      	bne.n	800bbee <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bbe0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	695b      	ldr	r3, [r3, #20]
 800bbe6:	021b      	lsls	r3, r3, #8
 800bbe8:	697a      	ldr	r2, [r7, #20]
 800bbea:	4313      	orrs	r3, r2
 800bbec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	697a      	ldr	r2, [r7, #20]
 800bbf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	68fa      	ldr	r2, [r7, #12]
 800bbf8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	685a      	ldr	r2, [r3, #4]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	693a      	ldr	r2, [r7, #16]
 800bc06:	621a      	str	r2, [r3, #32]
}
 800bc08:	bf00      	nop
 800bc0a:	371c      	adds	r7, #28
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr
 800bc14:	40012c00 	.word	0x40012c00
 800bc18:	40013400 	.word	0x40013400
 800bc1c:	40014000 	.word	0x40014000
 800bc20:	40014400 	.word	0x40014400
 800bc24:	40014800 	.word	0x40014800

0800bc28 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b087      	sub	sp, #28
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
 800bc30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6a1b      	ldr	r3, [r3, #32]
 800bc36:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	6a1b      	ldr	r3, [r3, #32]
 800bc3c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	685b      	ldr	r3, [r3, #4]
 800bc48:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bc56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bc5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	021b      	lsls	r3, r3, #8
 800bc62:	68fa      	ldr	r2, [r7, #12]
 800bc64:	4313      	orrs	r3, r2
 800bc66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bc68:	693b      	ldr	r3, [r7, #16]
 800bc6a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bc6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	689b      	ldr	r3, [r3, #8]
 800bc74:	051b      	lsls	r3, r3, #20
 800bc76:	693a      	ldr	r2, [r7, #16]
 800bc78:	4313      	orrs	r3, r2
 800bc7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	4a18      	ldr	r2, [pc, #96]	@ (800bce0 <TIM_OC6_SetConfig+0xb8>)
 800bc80:	4293      	cmp	r3, r2
 800bc82:	d00f      	beq.n	800bca4 <TIM_OC6_SetConfig+0x7c>
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	4a17      	ldr	r2, [pc, #92]	@ (800bce4 <TIM_OC6_SetConfig+0xbc>)
 800bc88:	4293      	cmp	r3, r2
 800bc8a:	d00b      	beq.n	800bca4 <TIM_OC6_SetConfig+0x7c>
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	4a16      	ldr	r2, [pc, #88]	@ (800bce8 <TIM_OC6_SetConfig+0xc0>)
 800bc90:	4293      	cmp	r3, r2
 800bc92:	d007      	beq.n	800bca4 <TIM_OC6_SetConfig+0x7c>
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	4a15      	ldr	r2, [pc, #84]	@ (800bcec <TIM_OC6_SetConfig+0xc4>)
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d003      	beq.n	800bca4 <TIM_OC6_SetConfig+0x7c>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	4a14      	ldr	r2, [pc, #80]	@ (800bcf0 <TIM_OC6_SetConfig+0xc8>)
 800bca0:	4293      	cmp	r3, r2
 800bca2:	d109      	bne.n	800bcb8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bcaa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	695b      	ldr	r3, [r3, #20]
 800bcb0:	029b      	lsls	r3, r3, #10
 800bcb2:	697a      	ldr	r2, [r7, #20]
 800bcb4:	4313      	orrs	r3, r2
 800bcb6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	697a      	ldr	r2, [r7, #20]
 800bcbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	68fa      	ldr	r2, [r7, #12]
 800bcc2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	685a      	ldr	r2, [r3, #4]
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	693a      	ldr	r2, [r7, #16]
 800bcd0:	621a      	str	r2, [r3, #32]
}
 800bcd2:	bf00      	nop
 800bcd4:	371c      	adds	r7, #28
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcdc:	4770      	bx	lr
 800bcde:	bf00      	nop
 800bce0:	40012c00 	.word	0x40012c00
 800bce4:	40013400 	.word	0x40013400
 800bce8:	40014000 	.word	0x40014000
 800bcec:	40014400 	.word	0x40014400
 800bcf0:	40014800 	.word	0x40014800

0800bcf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b087      	sub	sp, #28
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	60f8      	str	r0, [r7, #12]
 800bcfc:	60b9      	str	r1, [r7, #8]
 800bcfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bd00:	68bb      	ldr	r3, [r7, #8]
 800bd02:	f003 031f 	and.w	r3, r3, #31
 800bd06:	2201      	movs	r2, #1
 800bd08:	fa02 f303 	lsl.w	r3, r2, r3
 800bd0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	6a1a      	ldr	r2, [r3, #32]
 800bd12:	697b      	ldr	r3, [r7, #20]
 800bd14:	43db      	mvns	r3, r3
 800bd16:	401a      	ands	r2, r3
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	6a1a      	ldr	r2, [r3, #32]
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	f003 031f 	and.w	r3, r3, #31
 800bd26:	6879      	ldr	r1, [r7, #4]
 800bd28:	fa01 f303 	lsl.w	r3, r1, r3
 800bd2c:	431a      	orrs	r2, r3
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	621a      	str	r2, [r3, #32]
}
 800bd32:	bf00      	nop
 800bd34:	371c      	adds	r7, #28
 800bd36:	46bd      	mov	sp, r7
 800bd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3c:	4770      	bx	lr
	...

0800bd40 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b084      	sub	sp, #16
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
 800bd48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d109      	bne.n	800bd64 <HAL_TIMEx_PWMN_Start+0x24>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bd56:	b2db      	uxtb	r3, r3
 800bd58:	2b01      	cmp	r3, #1
 800bd5a:	bf14      	ite	ne
 800bd5c:	2301      	movne	r3, #1
 800bd5e:	2300      	moveq	r3, #0
 800bd60:	b2db      	uxtb	r3, r3
 800bd62:	e022      	b.n	800bdaa <HAL_TIMEx_PWMN_Start+0x6a>
 800bd64:	683b      	ldr	r3, [r7, #0]
 800bd66:	2b04      	cmp	r3, #4
 800bd68:	d109      	bne.n	800bd7e <HAL_TIMEx_PWMN_Start+0x3e>
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	2b01      	cmp	r3, #1
 800bd74:	bf14      	ite	ne
 800bd76:	2301      	movne	r3, #1
 800bd78:	2300      	moveq	r3, #0
 800bd7a:	b2db      	uxtb	r3, r3
 800bd7c:	e015      	b.n	800bdaa <HAL_TIMEx_PWMN_Start+0x6a>
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	2b08      	cmp	r3, #8
 800bd82:	d109      	bne.n	800bd98 <HAL_TIMEx_PWMN_Start+0x58>
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800bd8a:	b2db      	uxtb	r3, r3
 800bd8c:	2b01      	cmp	r3, #1
 800bd8e:	bf14      	ite	ne
 800bd90:	2301      	movne	r3, #1
 800bd92:	2300      	moveq	r3, #0
 800bd94:	b2db      	uxtb	r3, r3
 800bd96:	e008      	b.n	800bdaa <HAL_TIMEx_PWMN_Start+0x6a>
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800bd9e:	b2db      	uxtb	r3, r3
 800bda0:	2b01      	cmp	r3, #1
 800bda2:	bf14      	ite	ne
 800bda4:	2301      	movne	r3, #1
 800bda6:	2300      	moveq	r3, #0
 800bda8:	b2db      	uxtb	r3, r3
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d001      	beq.n	800bdb2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800bdae:	2301      	movs	r3, #1
 800bdb0:	e069      	b.n	800be86 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d104      	bne.n	800bdc2 <HAL_TIMEx_PWMN_Start+0x82>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2202      	movs	r2, #2
 800bdbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bdc0:	e013      	b.n	800bdea <HAL_TIMEx_PWMN_Start+0xaa>
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	2b04      	cmp	r3, #4
 800bdc6:	d104      	bne.n	800bdd2 <HAL_TIMEx_PWMN_Start+0x92>
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2202      	movs	r2, #2
 800bdcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bdd0:	e00b      	b.n	800bdea <HAL_TIMEx_PWMN_Start+0xaa>
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	2b08      	cmp	r3, #8
 800bdd6:	d104      	bne.n	800bde2 <HAL_TIMEx_PWMN_Start+0xa2>
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2202      	movs	r2, #2
 800bddc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bde0:	e003      	b.n	800bdea <HAL_TIMEx_PWMN_Start+0xaa>
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	2202      	movs	r2, #2
 800bde6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	2204      	movs	r2, #4
 800bdf0:	6839      	ldr	r1, [r7, #0]
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	f000 f9ac 	bl	800c150 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800be06:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	4a20      	ldr	r2, [pc, #128]	@ (800be90 <HAL_TIMEx_PWMN_Start+0x150>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	d018      	beq.n	800be44 <HAL_TIMEx_PWMN_Start+0x104>
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be1a:	d013      	beq.n	800be44 <HAL_TIMEx_PWMN_Start+0x104>
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4a1c      	ldr	r2, [pc, #112]	@ (800be94 <HAL_TIMEx_PWMN_Start+0x154>)
 800be22:	4293      	cmp	r3, r2
 800be24:	d00e      	beq.n	800be44 <HAL_TIMEx_PWMN_Start+0x104>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	4a1b      	ldr	r2, [pc, #108]	@ (800be98 <HAL_TIMEx_PWMN_Start+0x158>)
 800be2c:	4293      	cmp	r3, r2
 800be2e:	d009      	beq.n	800be44 <HAL_TIMEx_PWMN_Start+0x104>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	4a19      	ldr	r2, [pc, #100]	@ (800be9c <HAL_TIMEx_PWMN_Start+0x15c>)
 800be36:	4293      	cmp	r3, r2
 800be38:	d004      	beq.n	800be44 <HAL_TIMEx_PWMN_Start+0x104>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	4a18      	ldr	r2, [pc, #96]	@ (800bea0 <HAL_TIMEx_PWMN_Start+0x160>)
 800be40:	4293      	cmp	r3, r2
 800be42:	d115      	bne.n	800be70 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	689a      	ldr	r2, [r3, #8]
 800be4a:	4b16      	ldr	r3, [pc, #88]	@ (800bea4 <HAL_TIMEx_PWMN_Start+0x164>)
 800be4c:	4013      	ands	r3, r2
 800be4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	2b06      	cmp	r3, #6
 800be54:	d015      	beq.n	800be82 <HAL_TIMEx_PWMN_Start+0x142>
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be5c:	d011      	beq.n	800be82 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	681a      	ldr	r2, [r3, #0]
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	f042 0201 	orr.w	r2, r2, #1
 800be6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be6e:	e008      	b.n	800be82 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	681a      	ldr	r2, [r3, #0]
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	f042 0201 	orr.w	r2, r2, #1
 800be7e:	601a      	str	r2, [r3, #0]
 800be80:	e000      	b.n	800be84 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800be84:	2300      	movs	r3, #0
}
 800be86:	4618      	mov	r0, r3
 800be88:	3710      	adds	r7, #16
 800be8a:	46bd      	mov	sp, r7
 800be8c:	bd80      	pop	{r7, pc}
 800be8e:	bf00      	nop
 800be90:	40012c00 	.word	0x40012c00
 800be94:	40000400 	.word	0x40000400
 800be98:	40000800 	.word	0x40000800
 800be9c:	40013400 	.word	0x40013400
 800bea0:	40014000 	.word	0x40014000
 800bea4:	00010007 	.word	0x00010007

0800bea8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bea8:	b480      	push	{r7}
 800beaa:	b085      	sub	sp, #20
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
 800beb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800beb8:	2b01      	cmp	r3, #1
 800beba:	d101      	bne.n	800bec0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bebc:	2302      	movs	r3, #2
 800bebe:	e065      	b.n	800bf8c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2201      	movs	r2, #1
 800bec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2202      	movs	r2, #2
 800becc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	685b      	ldr	r3, [r3, #4]
 800bed6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	689b      	ldr	r3, [r3, #8]
 800bede:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	4a2c      	ldr	r2, [pc, #176]	@ (800bf98 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bee6:	4293      	cmp	r3, r2
 800bee8:	d004      	beq.n	800bef4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	4a2b      	ldr	r2, [pc, #172]	@ (800bf9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bef0:	4293      	cmp	r3, r2
 800bef2:	d108      	bne.n	800bf06 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bef4:	68fb      	ldr	r3, [r7, #12]
 800bef6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800befa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800befc:	683b      	ldr	r3, [r7, #0]
 800befe:	685b      	ldr	r3, [r3, #4]
 800bf00:	68fa      	ldr	r2, [r7, #12]
 800bf02:	4313      	orrs	r3, r2
 800bf04:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800bf0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf10:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bf12:	683b      	ldr	r3, [r7, #0]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	68fa      	ldr	r2, [r7, #12]
 800bf18:	4313      	orrs	r3, r2
 800bf1a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	68fa      	ldr	r2, [r7, #12]
 800bf22:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a1b      	ldr	r2, [pc, #108]	@ (800bf98 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d018      	beq.n	800bf60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf36:	d013      	beq.n	800bf60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	4a18      	ldr	r2, [pc, #96]	@ (800bfa0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800bf3e:	4293      	cmp	r3, r2
 800bf40:	d00e      	beq.n	800bf60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	4a17      	ldr	r2, [pc, #92]	@ (800bfa4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800bf48:	4293      	cmp	r3, r2
 800bf4a:	d009      	beq.n	800bf60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4a12      	ldr	r2, [pc, #72]	@ (800bf9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bf52:	4293      	cmp	r3, r2
 800bf54:	d004      	beq.n	800bf60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	4a13      	ldr	r2, [pc, #76]	@ (800bfa8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800bf5c:	4293      	cmp	r3, r2
 800bf5e:	d10c      	bne.n	800bf7a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bf66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bf68:	683b      	ldr	r3, [r7, #0]
 800bf6a:	689b      	ldr	r3, [r3, #8]
 800bf6c:	68ba      	ldr	r2, [r7, #8]
 800bf6e:	4313      	orrs	r3, r2
 800bf70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	68ba      	ldr	r2, [r7, #8]
 800bf78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	2201      	movs	r2, #1
 800bf7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	2200      	movs	r2, #0
 800bf86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bf8a:	2300      	movs	r3, #0
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3714      	adds	r7, #20
 800bf90:	46bd      	mov	sp, r7
 800bf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf96:	4770      	bx	lr
 800bf98:	40012c00 	.word	0x40012c00
 800bf9c:	40013400 	.word	0x40013400
 800bfa0:	40000400 	.word	0x40000400
 800bfa4:	40000800 	.word	0x40000800
 800bfa8:	40014000 	.word	0x40014000

0800bfac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bfac:	b480      	push	{r7}
 800bfae:	b085      	sub	sp, #20
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
 800bfb4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	d101      	bne.n	800bfc8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bfc4:	2302      	movs	r3, #2
 800bfc6:	e073      	b.n	800c0b0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2201      	movs	r2, #1
 800bfcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bfd6:	683b      	ldr	r3, [r7, #0]
 800bfd8:	68db      	ldr	r3, [r3, #12]
 800bfda:	4313      	orrs	r3, r2
 800bfdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bfe4:	683b      	ldr	r3, [r7, #0]
 800bfe6:	689b      	ldr	r3, [r3, #8]
 800bfe8:	4313      	orrs	r3, r2
 800bfea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800bff2:	683b      	ldr	r3, [r7, #0]
 800bff4:	685b      	ldr	r3, [r3, #4]
 800bff6:	4313      	orrs	r3, r2
 800bff8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	4313      	orrs	r3, r2
 800c006:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	691b      	ldr	r3, [r3, #16]
 800c012:	4313      	orrs	r3, r2
 800c014:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c01c:	683b      	ldr	r3, [r7, #0]
 800c01e:	695b      	ldr	r3, [r3, #20]
 800c020:	4313      	orrs	r3, r2
 800c022:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c02a:	683b      	ldr	r3, [r7, #0]
 800c02c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c02e:	4313      	orrs	r3, r2
 800c030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	699b      	ldr	r3, [r3, #24]
 800c03c:	041b      	lsls	r3, r3, #16
 800c03e:	4313      	orrs	r3, r2
 800c040:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c048:	683b      	ldr	r3, [r7, #0]
 800c04a:	69db      	ldr	r3, [r3, #28]
 800c04c:	4313      	orrs	r3, r2
 800c04e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	4a19      	ldr	r2, [pc, #100]	@ (800c0bc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800c056:	4293      	cmp	r3, r2
 800c058:	d004      	beq.n	800c064 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	4a18      	ldr	r2, [pc, #96]	@ (800c0c0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800c060:	4293      	cmp	r3, r2
 800c062:	d11c      	bne.n	800c09e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c06a:	683b      	ldr	r3, [r7, #0]
 800c06c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c06e:	051b      	lsls	r3, r3, #20
 800c070:	4313      	orrs	r3, r2
 800c072:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c07a:	683b      	ldr	r3, [r7, #0]
 800c07c:	6a1b      	ldr	r3, [r3, #32]
 800c07e:	4313      	orrs	r3, r2
 800c080:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c08c:	4313      	orrs	r3, r2
 800c08e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c09a:	4313      	orrs	r3, r2
 800c09c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	68fa      	ldr	r2, [r7, #12]
 800c0a4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c0ae:	2300      	movs	r3, #0
}
 800c0b0:	4618      	mov	r0, r3
 800c0b2:	3714      	adds	r7, #20
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ba:	4770      	bx	lr
 800c0bc:	40012c00 	.word	0x40012c00
 800c0c0:	40013400 	.word	0x40013400

0800c0c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c0c4:	b480      	push	{r7}
 800c0c6:	b083      	sub	sp, #12
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c0cc:	bf00      	nop
 800c0ce:	370c      	adds	r7, #12
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d6:	4770      	bx	lr

0800c0d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b083      	sub	sp, #12
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c0e0:	bf00      	nop
 800c0e2:	370c      	adds	r7, #12
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ea:	4770      	bx	lr

0800c0ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	b083      	sub	sp, #12
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c0f4:	bf00      	nop
 800c0f6:	370c      	adds	r7, #12
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fe:	4770      	bx	lr

0800c100 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c100:	b480      	push	{r7}
 800c102:	b083      	sub	sp, #12
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c108:	bf00      	nop
 800c10a:	370c      	adds	r7, #12
 800c10c:	46bd      	mov	sp, r7
 800c10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c112:	4770      	bx	lr

0800c114 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c114:	b480      	push	{r7}
 800c116:	b083      	sub	sp, #12
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c11c:	bf00      	nop
 800c11e:	370c      	adds	r7, #12
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr

0800c128 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c128:	b480      	push	{r7}
 800c12a:	b083      	sub	sp, #12
 800c12c:	af00      	add	r7, sp, #0
 800c12e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c130:	bf00      	nop
 800c132:	370c      	adds	r7, #12
 800c134:	46bd      	mov	sp, r7
 800c136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13a:	4770      	bx	lr

0800c13c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c13c:	b480      	push	{r7}
 800c13e:	b083      	sub	sp, #12
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c144:	bf00      	nop
 800c146:	370c      	adds	r7, #12
 800c148:	46bd      	mov	sp, r7
 800c14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c14e:	4770      	bx	lr

0800c150 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800c150:	b480      	push	{r7}
 800c152:	b087      	sub	sp, #28
 800c154:	af00      	add	r7, sp, #0
 800c156:	60f8      	str	r0, [r7, #12]
 800c158:	60b9      	str	r1, [r7, #8]
 800c15a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800c15c:	68bb      	ldr	r3, [r7, #8]
 800c15e:	f003 030f 	and.w	r3, r3, #15
 800c162:	2204      	movs	r2, #4
 800c164:	fa02 f303 	lsl.w	r3, r2, r3
 800c168:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	6a1a      	ldr	r2, [r3, #32]
 800c16e:	697b      	ldr	r3, [r7, #20]
 800c170:	43db      	mvns	r3, r3
 800c172:	401a      	ands	r2, r3
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	6a1a      	ldr	r2, [r3, #32]
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	f003 030f 	and.w	r3, r3, #15
 800c182:	6879      	ldr	r1, [r7, #4]
 800c184:	fa01 f303 	lsl.w	r3, r1, r3
 800c188:	431a      	orrs	r2, r3
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	621a      	str	r2, [r3, #32]
}
 800c18e:	bf00      	nop
 800c190:	371c      	adds	r7, #28
 800c192:	46bd      	mov	sp, r7
 800c194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c198:	4770      	bx	lr

0800c19a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c19a:	b580      	push	{r7, lr}
 800c19c:	b082      	sub	sp, #8
 800c19e:	af00      	add	r7, sp, #0
 800c1a0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d101      	bne.n	800c1ac <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	e042      	b.n	800c232 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d106      	bne.n	800c1c4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c1be:	6878      	ldr	r0, [r7, #4]
 800c1c0:	f7fa fb6c 	bl	800689c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	2224      	movs	r2, #36	@ 0x24
 800c1c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	681a      	ldr	r2, [r3, #0]
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	f022 0201 	bic.w	r2, r2, #1
 800c1da:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d002      	beq.n	800c1ea <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800c1e4:	6878      	ldr	r0, [r7, #4]
 800c1e6:	f000 faf5 	bl	800c7d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f000 f826 	bl	800c23c <UART_SetConfig>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	2b01      	cmp	r3, #1
 800c1f4:	d101      	bne.n	800c1fa <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800c1f6:	2301      	movs	r3, #1
 800c1f8:	e01b      	b.n	800c232 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	685a      	ldr	r2, [r3, #4]
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c208:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	689a      	ldr	r2, [r3, #8]
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c218:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	681a      	ldr	r2, [r3, #0]
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	f042 0201 	orr.w	r2, r2, #1
 800c228:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f000 fb74 	bl	800c918 <UART_CheckIdleState>
 800c230:	4603      	mov	r3, r0
}
 800c232:	4618      	mov	r0, r3
 800c234:	3708      	adds	r7, #8
 800c236:	46bd      	mov	sp, r7
 800c238:	bd80      	pop	{r7, pc}
	...

0800c23c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c23c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c240:	b08c      	sub	sp, #48	@ 0x30
 800c242:	af00      	add	r7, sp, #0
 800c244:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c246:	2300      	movs	r3, #0
 800c248:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c24c:	697b      	ldr	r3, [r7, #20]
 800c24e:	689a      	ldr	r2, [r3, #8]
 800c250:	697b      	ldr	r3, [r7, #20]
 800c252:	691b      	ldr	r3, [r3, #16]
 800c254:	431a      	orrs	r2, r3
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	695b      	ldr	r3, [r3, #20]
 800c25a:	431a      	orrs	r2, r3
 800c25c:	697b      	ldr	r3, [r7, #20]
 800c25e:	69db      	ldr	r3, [r3, #28]
 800c260:	4313      	orrs	r3, r2
 800c262:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c264:	697b      	ldr	r3, [r7, #20]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	681a      	ldr	r2, [r3, #0]
 800c26a:	4bab      	ldr	r3, [pc, #684]	@ (800c518 <UART_SetConfig+0x2dc>)
 800c26c:	4013      	ands	r3, r2
 800c26e:	697a      	ldr	r2, [r7, #20]
 800c270:	6812      	ldr	r2, [r2, #0]
 800c272:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c274:	430b      	orrs	r3, r1
 800c276:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c278:	697b      	ldr	r3, [r7, #20]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	685b      	ldr	r3, [r3, #4]
 800c27e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c282:	697b      	ldr	r3, [r7, #20]
 800c284:	68da      	ldr	r2, [r3, #12]
 800c286:	697b      	ldr	r3, [r7, #20]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	430a      	orrs	r2, r1
 800c28c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c28e:	697b      	ldr	r3, [r7, #20]
 800c290:	699b      	ldr	r3, [r3, #24]
 800c292:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c294:	697b      	ldr	r3, [r7, #20]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	4aa0      	ldr	r2, [pc, #640]	@ (800c51c <UART_SetConfig+0x2e0>)
 800c29a:	4293      	cmp	r3, r2
 800c29c:	d004      	beq.n	800c2a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c29e:	697b      	ldr	r3, [r7, #20]
 800c2a0:	6a1b      	ldr	r3, [r3, #32]
 800c2a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2a4:	4313      	orrs	r3, r2
 800c2a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c2a8:	697b      	ldr	r3, [r7, #20]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	689b      	ldr	r3, [r3, #8]
 800c2ae:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800c2b2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800c2b6:	697a      	ldr	r2, [r7, #20]
 800c2b8:	6812      	ldr	r2, [r2, #0]
 800c2ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c2bc:	430b      	orrs	r3, r1
 800c2be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c2c0:	697b      	ldr	r3, [r7, #20]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2c6:	f023 010f 	bic.w	r1, r3, #15
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c2ce:	697b      	ldr	r3, [r7, #20]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	430a      	orrs	r2, r1
 800c2d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c2d6:	697b      	ldr	r3, [r7, #20]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	4a91      	ldr	r2, [pc, #580]	@ (800c520 <UART_SetConfig+0x2e4>)
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	d125      	bne.n	800c32c <UART_SetConfig+0xf0>
 800c2e0:	4b90      	ldr	r3, [pc, #576]	@ (800c524 <UART_SetConfig+0x2e8>)
 800c2e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2e6:	f003 0303 	and.w	r3, r3, #3
 800c2ea:	2b03      	cmp	r3, #3
 800c2ec:	d81a      	bhi.n	800c324 <UART_SetConfig+0xe8>
 800c2ee:	a201      	add	r2, pc, #4	@ (adr r2, 800c2f4 <UART_SetConfig+0xb8>)
 800c2f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2f4:	0800c305 	.word	0x0800c305
 800c2f8:	0800c315 	.word	0x0800c315
 800c2fc:	0800c30d 	.word	0x0800c30d
 800c300:	0800c31d 	.word	0x0800c31d
 800c304:	2301      	movs	r3, #1
 800c306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c30a:	e0d6      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c30c:	2302      	movs	r3, #2
 800c30e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c312:	e0d2      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c314:	2304      	movs	r3, #4
 800c316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c31a:	e0ce      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c31c:	2308      	movs	r3, #8
 800c31e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c322:	e0ca      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c324:	2310      	movs	r3, #16
 800c326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c32a:	e0c6      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c32c:	697b      	ldr	r3, [r7, #20]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	4a7d      	ldr	r2, [pc, #500]	@ (800c528 <UART_SetConfig+0x2ec>)
 800c332:	4293      	cmp	r3, r2
 800c334:	d138      	bne.n	800c3a8 <UART_SetConfig+0x16c>
 800c336:	4b7b      	ldr	r3, [pc, #492]	@ (800c524 <UART_SetConfig+0x2e8>)
 800c338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c33c:	f003 030c 	and.w	r3, r3, #12
 800c340:	2b0c      	cmp	r3, #12
 800c342:	d82d      	bhi.n	800c3a0 <UART_SetConfig+0x164>
 800c344:	a201      	add	r2, pc, #4	@ (adr r2, 800c34c <UART_SetConfig+0x110>)
 800c346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c34a:	bf00      	nop
 800c34c:	0800c381 	.word	0x0800c381
 800c350:	0800c3a1 	.word	0x0800c3a1
 800c354:	0800c3a1 	.word	0x0800c3a1
 800c358:	0800c3a1 	.word	0x0800c3a1
 800c35c:	0800c391 	.word	0x0800c391
 800c360:	0800c3a1 	.word	0x0800c3a1
 800c364:	0800c3a1 	.word	0x0800c3a1
 800c368:	0800c3a1 	.word	0x0800c3a1
 800c36c:	0800c389 	.word	0x0800c389
 800c370:	0800c3a1 	.word	0x0800c3a1
 800c374:	0800c3a1 	.word	0x0800c3a1
 800c378:	0800c3a1 	.word	0x0800c3a1
 800c37c:	0800c399 	.word	0x0800c399
 800c380:	2300      	movs	r3, #0
 800c382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c386:	e098      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c388:	2302      	movs	r3, #2
 800c38a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c38e:	e094      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c390:	2304      	movs	r3, #4
 800c392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c396:	e090      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c398:	2308      	movs	r3, #8
 800c39a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c39e:	e08c      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c3a0:	2310      	movs	r3, #16
 800c3a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3a6:	e088      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c3a8:	697b      	ldr	r3, [r7, #20]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	4a5f      	ldr	r2, [pc, #380]	@ (800c52c <UART_SetConfig+0x2f0>)
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	d125      	bne.n	800c3fe <UART_SetConfig+0x1c2>
 800c3b2:	4b5c      	ldr	r3, [pc, #368]	@ (800c524 <UART_SetConfig+0x2e8>)
 800c3b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3b8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c3bc:	2b30      	cmp	r3, #48	@ 0x30
 800c3be:	d016      	beq.n	800c3ee <UART_SetConfig+0x1b2>
 800c3c0:	2b30      	cmp	r3, #48	@ 0x30
 800c3c2:	d818      	bhi.n	800c3f6 <UART_SetConfig+0x1ba>
 800c3c4:	2b20      	cmp	r3, #32
 800c3c6:	d00a      	beq.n	800c3de <UART_SetConfig+0x1a2>
 800c3c8:	2b20      	cmp	r3, #32
 800c3ca:	d814      	bhi.n	800c3f6 <UART_SetConfig+0x1ba>
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d002      	beq.n	800c3d6 <UART_SetConfig+0x19a>
 800c3d0:	2b10      	cmp	r3, #16
 800c3d2:	d008      	beq.n	800c3e6 <UART_SetConfig+0x1aa>
 800c3d4:	e00f      	b.n	800c3f6 <UART_SetConfig+0x1ba>
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3dc:	e06d      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c3de:	2302      	movs	r3, #2
 800c3e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3e4:	e069      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c3e6:	2304      	movs	r3, #4
 800c3e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3ec:	e065      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c3ee:	2308      	movs	r3, #8
 800c3f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3f4:	e061      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c3f6:	2310      	movs	r3, #16
 800c3f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c3fc:	e05d      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c3fe:	697b      	ldr	r3, [r7, #20]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	4a4b      	ldr	r2, [pc, #300]	@ (800c530 <UART_SetConfig+0x2f4>)
 800c404:	4293      	cmp	r3, r2
 800c406:	d125      	bne.n	800c454 <UART_SetConfig+0x218>
 800c408:	4b46      	ldr	r3, [pc, #280]	@ (800c524 <UART_SetConfig+0x2e8>)
 800c40a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c40e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c412:	2bc0      	cmp	r3, #192	@ 0xc0
 800c414:	d016      	beq.n	800c444 <UART_SetConfig+0x208>
 800c416:	2bc0      	cmp	r3, #192	@ 0xc0
 800c418:	d818      	bhi.n	800c44c <UART_SetConfig+0x210>
 800c41a:	2b80      	cmp	r3, #128	@ 0x80
 800c41c:	d00a      	beq.n	800c434 <UART_SetConfig+0x1f8>
 800c41e:	2b80      	cmp	r3, #128	@ 0x80
 800c420:	d814      	bhi.n	800c44c <UART_SetConfig+0x210>
 800c422:	2b00      	cmp	r3, #0
 800c424:	d002      	beq.n	800c42c <UART_SetConfig+0x1f0>
 800c426:	2b40      	cmp	r3, #64	@ 0x40
 800c428:	d008      	beq.n	800c43c <UART_SetConfig+0x200>
 800c42a:	e00f      	b.n	800c44c <UART_SetConfig+0x210>
 800c42c:	2300      	movs	r3, #0
 800c42e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c432:	e042      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c434:	2302      	movs	r3, #2
 800c436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c43a:	e03e      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c43c:	2304      	movs	r3, #4
 800c43e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c442:	e03a      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c444:	2308      	movs	r3, #8
 800c446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c44a:	e036      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c44c:	2310      	movs	r3, #16
 800c44e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c452:	e032      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c454:	697b      	ldr	r3, [r7, #20]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	4a30      	ldr	r2, [pc, #192]	@ (800c51c <UART_SetConfig+0x2e0>)
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d12a      	bne.n	800c4b4 <UART_SetConfig+0x278>
 800c45e:	4b31      	ldr	r3, [pc, #196]	@ (800c524 <UART_SetConfig+0x2e8>)
 800c460:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c464:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c468:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c46c:	d01a      	beq.n	800c4a4 <UART_SetConfig+0x268>
 800c46e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c472:	d81b      	bhi.n	800c4ac <UART_SetConfig+0x270>
 800c474:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c478:	d00c      	beq.n	800c494 <UART_SetConfig+0x258>
 800c47a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c47e:	d815      	bhi.n	800c4ac <UART_SetConfig+0x270>
 800c480:	2b00      	cmp	r3, #0
 800c482:	d003      	beq.n	800c48c <UART_SetConfig+0x250>
 800c484:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c488:	d008      	beq.n	800c49c <UART_SetConfig+0x260>
 800c48a:	e00f      	b.n	800c4ac <UART_SetConfig+0x270>
 800c48c:	2300      	movs	r3, #0
 800c48e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c492:	e012      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c494:	2302      	movs	r3, #2
 800c496:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c49a:	e00e      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c49c:	2304      	movs	r3, #4
 800c49e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4a2:	e00a      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c4a4:	2308      	movs	r3, #8
 800c4a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4aa:	e006      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c4ac:	2310      	movs	r3, #16
 800c4ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c4b2:	e002      	b.n	800c4ba <UART_SetConfig+0x27e>
 800c4b4:	2310      	movs	r3, #16
 800c4b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c4ba:	697b      	ldr	r3, [r7, #20]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	4a17      	ldr	r2, [pc, #92]	@ (800c51c <UART_SetConfig+0x2e0>)
 800c4c0:	4293      	cmp	r3, r2
 800c4c2:	f040 80a8 	bne.w	800c616 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c4c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c4ca:	2b08      	cmp	r3, #8
 800c4cc:	d834      	bhi.n	800c538 <UART_SetConfig+0x2fc>
 800c4ce:	a201      	add	r2, pc, #4	@ (adr r2, 800c4d4 <UART_SetConfig+0x298>)
 800c4d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4d4:	0800c4f9 	.word	0x0800c4f9
 800c4d8:	0800c539 	.word	0x0800c539
 800c4dc:	0800c501 	.word	0x0800c501
 800c4e0:	0800c539 	.word	0x0800c539
 800c4e4:	0800c507 	.word	0x0800c507
 800c4e8:	0800c539 	.word	0x0800c539
 800c4ec:	0800c539 	.word	0x0800c539
 800c4f0:	0800c539 	.word	0x0800c539
 800c4f4:	0800c50f 	.word	0x0800c50f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c4f8:	f7fe f87c 	bl	800a5f4 <HAL_RCC_GetPCLK1Freq>
 800c4fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c4fe:	e021      	b.n	800c544 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c500:	4b0c      	ldr	r3, [pc, #48]	@ (800c534 <UART_SetConfig+0x2f8>)
 800c502:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c504:	e01e      	b.n	800c544 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c506:	f7fe f807 	bl	800a518 <HAL_RCC_GetSysClockFreq>
 800c50a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c50c:	e01a      	b.n	800c544 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c50e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c512:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c514:	e016      	b.n	800c544 <UART_SetConfig+0x308>
 800c516:	bf00      	nop
 800c518:	cfff69f3 	.word	0xcfff69f3
 800c51c:	40008000 	.word	0x40008000
 800c520:	40013800 	.word	0x40013800
 800c524:	40021000 	.word	0x40021000
 800c528:	40004400 	.word	0x40004400
 800c52c:	40004800 	.word	0x40004800
 800c530:	40004c00 	.word	0x40004c00
 800c534:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800c538:	2300      	movs	r3, #0
 800c53a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c53c:	2301      	movs	r3, #1
 800c53e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c542:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c546:	2b00      	cmp	r3, #0
 800c548:	f000 812a 	beq.w	800c7a0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c54c:	697b      	ldr	r3, [r7, #20]
 800c54e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c550:	4a9e      	ldr	r2, [pc, #632]	@ (800c7cc <UART_SetConfig+0x590>)
 800c552:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c556:	461a      	mov	r2, r3
 800c558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c55a:	fbb3 f3f2 	udiv	r3, r3, r2
 800c55e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c560:	697b      	ldr	r3, [r7, #20]
 800c562:	685a      	ldr	r2, [r3, #4]
 800c564:	4613      	mov	r3, r2
 800c566:	005b      	lsls	r3, r3, #1
 800c568:	4413      	add	r3, r2
 800c56a:	69ba      	ldr	r2, [r7, #24]
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d305      	bcc.n	800c57c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c570:	697b      	ldr	r3, [r7, #20]
 800c572:	685b      	ldr	r3, [r3, #4]
 800c574:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c576:	69ba      	ldr	r2, [r7, #24]
 800c578:	429a      	cmp	r2, r3
 800c57a:	d903      	bls.n	800c584 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800c57c:	2301      	movs	r3, #1
 800c57e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c582:	e10d      	b.n	800c7a0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c586:	2200      	movs	r2, #0
 800c588:	60bb      	str	r3, [r7, #8]
 800c58a:	60fa      	str	r2, [r7, #12]
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c590:	4a8e      	ldr	r2, [pc, #568]	@ (800c7cc <UART_SetConfig+0x590>)
 800c592:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c596:	b29b      	uxth	r3, r3
 800c598:	2200      	movs	r2, #0
 800c59a:	603b      	str	r3, [r7, #0]
 800c59c:	607a      	str	r2, [r7, #4]
 800c59e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c5a6:	f7f9 fa9b 	bl	8005ae0 <__aeabi_uldivmod>
 800c5aa:	4602      	mov	r2, r0
 800c5ac:	460b      	mov	r3, r1
 800c5ae:	4610      	mov	r0, r2
 800c5b0:	4619      	mov	r1, r3
 800c5b2:	f04f 0200 	mov.w	r2, #0
 800c5b6:	f04f 0300 	mov.w	r3, #0
 800c5ba:	020b      	lsls	r3, r1, #8
 800c5bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c5c0:	0202      	lsls	r2, r0, #8
 800c5c2:	6979      	ldr	r1, [r7, #20]
 800c5c4:	6849      	ldr	r1, [r1, #4]
 800c5c6:	0849      	lsrs	r1, r1, #1
 800c5c8:	2000      	movs	r0, #0
 800c5ca:	460c      	mov	r4, r1
 800c5cc:	4605      	mov	r5, r0
 800c5ce:	eb12 0804 	adds.w	r8, r2, r4
 800c5d2:	eb43 0905 	adc.w	r9, r3, r5
 800c5d6:	697b      	ldr	r3, [r7, #20]
 800c5d8:	685b      	ldr	r3, [r3, #4]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	469a      	mov	sl, r3
 800c5de:	4693      	mov	fp, r2
 800c5e0:	4652      	mov	r2, sl
 800c5e2:	465b      	mov	r3, fp
 800c5e4:	4640      	mov	r0, r8
 800c5e6:	4649      	mov	r1, r9
 800c5e8:	f7f9 fa7a 	bl	8005ae0 <__aeabi_uldivmod>
 800c5ec:	4602      	mov	r2, r0
 800c5ee:	460b      	mov	r3, r1
 800c5f0:	4613      	mov	r3, r2
 800c5f2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c5f4:	6a3b      	ldr	r3, [r7, #32]
 800c5f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c5fa:	d308      	bcc.n	800c60e <UART_SetConfig+0x3d2>
 800c5fc:	6a3b      	ldr	r3, [r7, #32]
 800c5fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c602:	d204      	bcs.n	800c60e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	6a3a      	ldr	r2, [r7, #32]
 800c60a:	60da      	str	r2, [r3, #12]
 800c60c:	e0c8      	b.n	800c7a0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800c60e:	2301      	movs	r3, #1
 800c610:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c614:	e0c4      	b.n	800c7a0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	69db      	ldr	r3, [r3, #28]
 800c61a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c61e:	d167      	bne.n	800c6f0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800c620:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c624:	2b08      	cmp	r3, #8
 800c626:	d828      	bhi.n	800c67a <UART_SetConfig+0x43e>
 800c628:	a201      	add	r2, pc, #4	@ (adr r2, 800c630 <UART_SetConfig+0x3f4>)
 800c62a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c62e:	bf00      	nop
 800c630:	0800c655 	.word	0x0800c655
 800c634:	0800c65d 	.word	0x0800c65d
 800c638:	0800c665 	.word	0x0800c665
 800c63c:	0800c67b 	.word	0x0800c67b
 800c640:	0800c66b 	.word	0x0800c66b
 800c644:	0800c67b 	.word	0x0800c67b
 800c648:	0800c67b 	.word	0x0800c67b
 800c64c:	0800c67b 	.word	0x0800c67b
 800c650:	0800c673 	.word	0x0800c673
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c654:	f7fd ffce 	bl	800a5f4 <HAL_RCC_GetPCLK1Freq>
 800c658:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c65a:	e014      	b.n	800c686 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c65c:	f7fd ffe0 	bl	800a620 <HAL_RCC_GetPCLK2Freq>
 800c660:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c662:	e010      	b.n	800c686 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c664:	4b5a      	ldr	r3, [pc, #360]	@ (800c7d0 <UART_SetConfig+0x594>)
 800c666:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c668:	e00d      	b.n	800c686 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c66a:	f7fd ff55 	bl	800a518 <HAL_RCC_GetSysClockFreq>
 800c66e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c670:	e009      	b.n	800c686 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c672:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c676:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c678:	e005      	b.n	800c686 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800c67a:	2300      	movs	r3, #0
 800c67c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c67e:	2301      	movs	r3, #1
 800c680:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c684:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c688:	2b00      	cmp	r3, #0
 800c68a:	f000 8089 	beq.w	800c7a0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c68e:	697b      	ldr	r3, [r7, #20]
 800c690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c692:	4a4e      	ldr	r2, [pc, #312]	@ (800c7cc <UART_SetConfig+0x590>)
 800c694:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c698:	461a      	mov	r2, r3
 800c69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c69c:	fbb3 f3f2 	udiv	r3, r3, r2
 800c6a0:	005a      	lsls	r2, r3, #1
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	685b      	ldr	r3, [r3, #4]
 800c6a6:	085b      	lsrs	r3, r3, #1
 800c6a8:	441a      	add	r2, r3
 800c6aa:	697b      	ldr	r3, [r7, #20]
 800c6ac:	685b      	ldr	r3, [r3, #4]
 800c6ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6b2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c6b4:	6a3b      	ldr	r3, [r7, #32]
 800c6b6:	2b0f      	cmp	r3, #15
 800c6b8:	d916      	bls.n	800c6e8 <UART_SetConfig+0x4ac>
 800c6ba:	6a3b      	ldr	r3, [r7, #32]
 800c6bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c6c0:	d212      	bcs.n	800c6e8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c6c2:	6a3b      	ldr	r3, [r7, #32]
 800c6c4:	b29b      	uxth	r3, r3
 800c6c6:	f023 030f 	bic.w	r3, r3, #15
 800c6ca:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c6cc:	6a3b      	ldr	r3, [r7, #32]
 800c6ce:	085b      	lsrs	r3, r3, #1
 800c6d0:	b29b      	uxth	r3, r3
 800c6d2:	f003 0307 	and.w	r3, r3, #7
 800c6d6:	b29a      	uxth	r2, r3
 800c6d8:	8bfb      	ldrh	r3, [r7, #30]
 800c6da:	4313      	orrs	r3, r2
 800c6dc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c6de:	697b      	ldr	r3, [r7, #20]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	8bfa      	ldrh	r2, [r7, #30]
 800c6e4:	60da      	str	r2, [r3, #12]
 800c6e6:	e05b      	b.n	800c7a0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c6ee:	e057      	b.n	800c7a0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c6f0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c6f4:	2b08      	cmp	r3, #8
 800c6f6:	d828      	bhi.n	800c74a <UART_SetConfig+0x50e>
 800c6f8:	a201      	add	r2, pc, #4	@ (adr r2, 800c700 <UART_SetConfig+0x4c4>)
 800c6fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6fe:	bf00      	nop
 800c700:	0800c725 	.word	0x0800c725
 800c704:	0800c72d 	.word	0x0800c72d
 800c708:	0800c735 	.word	0x0800c735
 800c70c:	0800c74b 	.word	0x0800c74b
 800c710:	0800c73b 	.word	0x0800c73b
 800c714:	0800c74b 	.word	0x0800c74b
 800c718:	0800c74b 	.word	0x0800c74b
 800c71c:	0800c74b 	.word	0x0800c74b
 800c720:	0800c743 	.word	0x0800c743
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c724:	f7fd ff66 	bl	800a5f4 <HAL_RCC_GetPCLK1Freq>
 800c728:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c72a:	e014      	b.n	800c756 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c72c:	f7fd ff78 	bl	800a620 <HAL_RCC_GetPCLK2Freq>
 800c730:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c732:	e010      	b.n	800c756 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c734:	4b26      	ldr	r3, [pc, #152]	@ (800c7d0 <UART_SetConfig+0x594>)
 800c736:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c738:	e00d      	b.n	800c756 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c73a:	f7fd feed 	bl	800a518 <HAL_RCC_GetSysClockFreq>
 800c73e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c740:	e009      	b.n	800c756 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c742:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c746:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c748:	e005      	b.n	800c756 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800c74a:	2300      	movs	r3, #0
 800c74c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c74e:	2301      	movs	r3, #1
 800c750:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c754:	bf00      	nop
    }

    if (pclk != 0U)
 800c756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d021      	beq.n	800c7a0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c75c:	697b      	ldr	r3, [r7, #20]
 800c75e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c760:	4a1a      	ldr	r2, [pc, #104]	@ (800c7cc <UART_SetConfig+0x590>)
 800c762:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c766:	461a      	mov	r2, r3
 800c768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c76a:	fbb3 f2f2 	udiv	r2, r3, r2
 800c76e:	697b      	ldr	r3, [r7, #20]
 800c770:	685b      	ldr	r3, [r3, #4]
 800c772:	085b      	lsrs	r3, r3, #1
 800c774:	441a      	add	r2, r3
 800c776:	697b      	ldr	r3, [r7, #20]
 800c778:	685b      	ldr	r3, [r3, #4]
 800c77a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c77e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c780:	6a3b      	ldr	r3, [r7, #32]
 800c782:	2b0f      	cmp	r3, #15
 800c784:	d909      	bls.n	800c79a <UART_SetConfig+0x55e>
 800c786:	6a3b      	ldr	r3, [r7, #32]
 800c788:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c78c:	d205      	bcs.n	800c79a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c78e:	6a3b      	ldr	r3, [r7, #32]
 800c790:	b29a      	uxth	r2, r3
 800c792:	697b      	ldr	r3, [r7, #20]
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	60da      	str	r2, [r3, #12]
 800c798:	e002      	b.n	800c7a0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c79a:	2301      	movs	r3, #1
 800c79c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c7a0:	697b      	ldr	r3, [r7, #20]
 800c7a2:	2201      	movs	r2, #1
 800c7a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c7a8:	697b      	ldr	r3, [r7, #20]
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c7b0:	697b      	ldr	r3, [r7, #20]
 800c7b2:	2200      	movs	r2, #0
 800c7b4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c7b6:	697b      	ldr	r3, [r7, #20]
 800c7b8:	2200      	movs	r2, #0
 800c7ba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c7bc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	3730      	adds	r7, #48	@ 0x30
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c7ca:	bf00      	nop
 800c7cc:	08018334 	.word	0x08018334
 800c7d0:	00f42400 	.word	0x00f42400

0800c7d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c7d4:	b480      	push	{r7}
 800c7d6:	b083      	sub	sp, #12
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7e0:	f003 0308 	and.w	r3, r3, #8
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d00a      	beq.n	800c7fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	685b      	ldr	r3, [r3, #4]
 800c7ee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	430a      	orrs	r2, r1
 800c7fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c802:	f003 0301 	and.w	r3, r3, #1
 800c806:	2b00      	cmp	r3, #0
 800c808:	d00a      	beq.n	800c820 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	685b      	ldr	r3, [r3, #4]
 800c810:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	430a      	orrs	r2, r1
 800c81e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c824:	f003 0302 	and.w	r3, r3, #2
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d00a      	beq.n	800c842 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	685b      	ldr	r3, [r3, #4]
 800c832:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c836:	687b      	ldr	r3, [r7, #4]
 800c838:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	430a      	orrs	r2, r1
 800c840:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c846:	f003 0304 	and.w	r3, r3, #4
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d00a      	beq.n	800c864 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	685b      	ldr	r3, [r3, #4]
 800c854:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	430a      	orrs	r2, r1
 800c862:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c868:	f003 0310 	and.w	r3, r3, #16
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d00a      	beq.n	800c886 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	689b      	ldr	r3, [r3, #8]
 800c876:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	430a      	orrs	r2, r1
 800c884:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c88a:	f003 0320 	and.w	r3, r3, #32
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d00a      	beq.n	800c8a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	689b      	ldr	r3, [r3, #8]
 800c898:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	430a      	orrs	r2, r1
 800c8a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d01a      	beq.n	800c8ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	685b      	ldr	r3, [r3, #4]
 800c8ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	430a      	orrs	r2, r1
 800c8c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c8d2:	d10a      	bne.n	800c8ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	685b      	ldr	r3, [r3, #4]
 800c8da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	430a      	orrs	r2, r1
 800c8e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d00a      	beq.n	800c90c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	685b      	ldr	r3, [r3, #4]
 800c8fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	430a      	orrs	r2, r1
 800c90a:	605a      	str	r2, [r3, #4]
  }
}
 800c90c:	bf00      	nop
 800c90e:	370c      	adds	r7, #12
 800c910:	46bd      	mov	sp, r7
 800c912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c916:	4770      	bx	lr

0800c918 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b098      	sub	sp, #96	@ 0x60
 800c91c:	af02      	add	r7, sp, #8
 800c91e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2200      	movs	r2, #0
 800c924:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c928:	f7fa f95e 	bl	8006be8 <HAL_GetTick>
 800c92c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	f003 0308 	and.w	r3, r3, #8
 800c938:	2b08      	cmp	r3, #8
 800c93a:	d12f      	bne.n	800c99c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c93c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c940:	9300      	str	r3, [sp, #0]
 800c942:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c944:	2200      	movs	r2, #0
 800c946:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c94a:	6878      	ldr	r0, [r7, #4]
 800c94c:	f000 f88e 	bl	800ca6c <UART_WaitOnFlagUntilTimeout>
 800c950:	4603      	mov	r3, r0
 800c952:	2b00      	cmp	r3, #0
 800c954:	d022      	beq.n	800c99c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c95c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c95e:	e853 3f00 	ldrex	r3, [r3]
 800c962:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c966:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c96a:	653b      	str	r3, [r7, #80]	@ 0x50
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	461a      	mov	r2, r3
 800c972:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c974:	647b      	str	r3, [r7, #68]	@ 0x44
 800c976:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c978:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c97a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c97c:	e841 2300 	strex	r3, r2, [r1]
 800c980:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c984:	2b00      	cmp	r3, #0
 800c986:	d1e6      	bne.n	800c956 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2220      	movs	r2, #32
 800c98c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2200      	movs	r2, #0
 800c994:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c998:	2303      	movs	r3, #3
 800c99a:	e063      	b.n	800ca64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	f003 0304 	and.w	r3, r3, #4
 800c9a6:	2b04      	cmp	r3, #4
 800c9a8:	d149      	bne.n	800ca3e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c9aa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c9ae:	9300      	str	r3, [sp, #0]
 800c9b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c9b8:	6878      	ldr	r0, [r7, #4]
 800c9ba:	f000 f857 	bl	800ca6c <UART_WaitOnFlagUntilTimeout>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d03c      	beq.n	800ca3e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9cc:	e853 3f00 	ldrex	r3, [r3]
 800c9d0:	623b      	str	r3, [r7, #32]
   return(result);
 800c9d2:	6a3b      	ldr	r3, [r7, #32]
 800c9d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c9d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	461a      	mov	r2, r3
 800c9e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c9e2:	633b      	str	r3, [r7, #48]	@ 0x30
 800c9e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c9e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9ea:	e841 2300 	strex	r3, r2, [r1]
 800c9ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c9f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d1e6      	bne.n	800c9c4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	3308      	adds	r3, #8
 800c9fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9fe:	693b      	ldr	r3, [r7, #16]
 800ca00:	e853 3f00 	ldrex	r3, [r3]
 800ca04:	60fb      	str	r3, [r7, #12]
   return(result);
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	f023 0301 	bic.w	r3, r3, #1
 800ca0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	3308      	adds	r3, #8
 800ca14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ca16:	61fa      	str	r2, [r7, #28]
 800ca18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca1a:	69b9      	ldr	r1, [r7, #24]
 800ca1c:	69fa      	ldr	r2, [r7, #28]
 800ca1e:	e841 2300 	strex	r3, r2, [r1]
 800ca22:	617b      	str	r3, [r7, #20]
   return(result);
 800ca24:	697b      	ldr	r3, [r7, #20]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d1e5      	bne.n	800c9f6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	2220      	movs	r2, #32
 800ca2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	2200      	movs	r2, #0
 800ca36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ca3a:	2303      	movs	r3, #3
 800ca3c:	e012      	b.n	800ca64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	2220      	movs	r2, #32
 800ca42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	2220      	movs	r2, #32
 800ca4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	2200      	movs	r2, #0
 800ca52:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	2200      	movs	r2, #0
 800ca58:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ca62:	2300      	movs	r3, #0
}
 800ca64:	4618      	mov	r0, r3
 800ca66:	3758      	adds	r7, #88	@ 0x58
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	bd80      	pop	{r7, pc}

0800ca6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b084      	sub	sp, #16
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	60f8      	str	r0, [r7, #12]
 800ca74:	60b9      	str	r1, [r7, #8]
 800ca76:	603b      	str	r3, [r7, #0]
 800ca78:	4613      	mov	r3, r2
 800ca7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ca7c:	e04f      	b.n	800cb1e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ca7e:	69bb      	ldr	r3, [r7, #24]
 800ca80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca84:	d04b      	beq.n	800cb1e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ca86:	f7fa f8af 	bl	8006be8 <HAL_GetTick>
 800ca8a:	4602      	mov	r2, r0
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	1ad3      	subs	r3, r2, r3
 800ca90:	69ba      	ldr	r2, [r7, #24]
 800ca92:	429a      	cmp	r2, r3
 800ca94:	d302      	bcc.n	800ca9c <UART_WaitOnFlagUntilTimeout+0x30>
 800ca96:	69bb      	ldr	r3, [r7, #24]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d101      	bne.n	800caa0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ca9c:	2303      	movs	r3, #3
 800ca9e:	e04e      	b.n	800cb3e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	f003 0304 	and.w	r3, r3, #4
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d037      	beq.n	800cb1e <UART_WaitOnFlagUntilTimeout+0xb2>
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	2b80      	cmp	r3, #128	@ 0x80
 800cab2:	d034      	beq.n	800cb1e <UART_WaitOnFlagUntilTimeout+0xb2>
 800cab4:	68bb      	ldr	r3, [r7, #8]
 800cab6:	2b40      	cmp	r3, #64	@ 0x40
 800cab8:	d031      	beq.n	800cb1e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	69db      	ldr	r3, [r3, #28]
 800cac0:	f003 0308 	and.w	r3, r3, #8
 800cac4:	2b08      	cmp	r3, #8
 800cac6:	d110      	bne.n	800caea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	2208      	movs	r2, #8
 800cace:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cad0:	68f8      	ldr	r0, [r7, #12]
 800cad2:	f000 f838 	bl	800cb46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	2208      	movs	r2, #8
 800cada:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	2200      	movs	r2, #0
 800cae2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800cae6:	2301      	movs	r3, #1
 800cae8:	e029      	b.n	800cb3e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	69db      	ldr	r3, [r3, #28]
 800caf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800caf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800caf8:	d111      	bne.n	800cb1e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800cb02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cb04:	68f8      	ldr	r0, [r7, #12]
 800cb06:	f000 f81e 	bl	800cb46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	2220      	movs	r2, #32
 800cb0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	2200      	movs	r2, #0
 800cb16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800cb1a:	2303      	movs	r3, #3
 800cb1c:	e00f      	b.n	800cb3e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	69da      	ldr	r2, [r3, #28]
 800cb24:	68bb      	ldr	r3, [r7, #8]
 800cb26:	4013      	ands	r3, r2
 800cb28:	68ba      	ldr	r2, [r7, #8]
 800cb2a:	429a      	cmp	r2, r3
 800cb2c:	bf0c      	ite	eq
 800cb2e:	2301      	moveq	r3, #1
 800cb30:	2300      	movne	r3, #0
 800cb32:	b2db      	uxtb	r3, r3
 800cb34:	461a      	mov	r2, r3
 800cb36:	79fb      	ldrb	r3, [r7, #7]
 800cb38:	429a      	cmp	r2, r3
 800cb3a:	d0a0      	beq.n	800ca7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cb3c:	2300      	movs	r3, #0
}
 800cb3e:	4618      	mov	r0, r3
 800cb40:	3710      	adds	r7, #16
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd80      	pop	{r7, pc}

0800cb46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cb46:	b480      	push	{r7}
 800cb48:	b095      	sub	sp, #84	@ 0x54
 800cb4a:	af00      	add	r7, sp, #0
 800cb4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb56:	e853 3f00 	ldrex	r3, [r3]
 800cb5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cb5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	461a      	mov	r2, r3
 800cb6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb6c:	643b      	str	r3, [r7, #64]	@ 0x40
 800cb6e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cb72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cb74:	e841 2300 	strex	r3, r2, [r1]
 800cb78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cb7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d1e6      	bne.n	800cb4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	3308      	adds	r3, #8
 800cb86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb88:	6a3b      	ldr	r3, [r7, #32]
 800cb8a:	e853 3f00 	ldrex	r3, [r3]
 800cb8e:	61fb      	str	r3, [r7, #28]
   return(result);
 800cb90:	69fb      	ldr	r3, [r7, #28]
 800cb92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cb96:	f023 0301 	bic.w	r3, r3, #1
 800cb9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	3308      	adds	r3, #8
 800cba2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cba4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cba6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cba8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cbaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cbac:	e841 2300 	strex	r3, r2, [r1]
 800cbb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cbb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d1e3      	bne.n	800cb80 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cbbc:	2b01      	cmp	r3, #1
 800cbbe:	d118      	bne.n	800cbf2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	e853 3f00 	ldrex	r3, [r3]
 800cbcc:	60bb      	str	r3, [r7, #8]
   return(result);
 800cbce:	68bb      	ldr	r3, [r7, #8]
 800cbd0:	f023 0310 	bic.w	r3, r3, #16
 800cbd4:	647b      	str	r3, [r7, #68]	@ 0x44
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	461a      	mov	r2, r3
 800cbdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbde:	61bb      	str	r3, [r7, #24]
 800cbe0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbe2:	6979      	ldr	r1, [r7, #20]
 800cbe4:	69ba      	ldr	r2, [r7, #24]
 800cbe6:	e841 2300 	strex	r3, r2, [r1]
 800cbea:	613b      	str	r3, [r7, #16]
   return(result);
 800cbec:	693b      	ldr	r3, [r7, #16]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d1e6      	bne.n	800cbc0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	2220      	movs	r2, #32
 800cbf6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	2200      	movs	r2, #0
 800cc04:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800cc06:	bf00      	nop
 800cc08:	3754      	adds	r7, #84	@ 0x54
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc10:	4770      	bx	lr

0800cc12 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cc12:	b480      	push	{r7}
 800cc14:	b085      	sub	sp, #20
 800cc16:	af00      	add	r7, sp, #0
 800cc18:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cc20:	2b01      	cmp	r3, #1
 800cc22:	d101      	bne.n	800cc28 <HAL_UARTEx_DisableFifoMode+0x16>
 800cc24:	2302      	movs	r3, #2
 800cc26:	e027      	b.n	800cc78 <HAL_UARTEx_DisableFifoMode+0x66>
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	2224      	movs	r2, #36	@ 0x24
 800cc34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	681a      	ldr	r2, [r3, #0]
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	f022 0201 	bic.w	r2, r2, #1
 800cc4e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800cc56:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	2200      	movs	r2, #0
 800cc5c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	68fa      	ldr	r2, [r7, #12]
 800cc64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	2220      	movs	r2, #32
 800cc6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2200      	movs	r2, #0
 800cc72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cc76:	2300      	movs	r3, #0
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3714      	adds	r7, #20
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc82:	4770      	bx	lr

0800cc84 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b084      	sub	sp, #16
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
 800cc8c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cc94:	2b01      	cmp	r3, #1
 800cc96:	d101      	bne.n	800cc9c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800cc98:	2302      	movs	r3, #2
 800cc9a:	e02d      	b.n	800ccf8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	2201      	movs	r2, #1
 800cca0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	2224      	movs	r2, #36	@ 0x24
 800cca8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	681a      	ldr	r2, [r3, #0]
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	f022 0201 	bic.w	r2, r2, #1
 800ccc2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	689b      	ldr	r3, [r3, #8]
 800ccca:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	683a      	ldr	r2, [r7, #0]
 800ccd4:	430a      	orrs	r2, r1
 800ccd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f000 f84f 	bl	800cd7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	68fa      	ldr	r2, [r7, #12]
 800cce4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	2220      	movs	r2, #32
 800ccea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ccf6:	2300      	movs	r3, #0
}
 800ccf8:	4618      	mov	r0, r3
 800ccfa:	3710      	adds	r7, #16
 800ccfc:	46bd      	mov	sp, r7
 800ccfe:	bd80      	pop	{r7, pc}

0800cd00 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b084      	sub	sp, #16
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
 800cd08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cd10:	2b01      	cmp	r3, #1
 800cd12:	d101      	bne.n	800cd18 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cd14:	2302      	movs	r3, #2
 800cd16:	e02d      	b.n	800cd74 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	2201      	movs	r2, #1
 800cd1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2224      	movs	r2, #36	@ 0x24
 800cd24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	681a      	ldr	r2, [r3, #0]
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	f022 0201 	bic.w	r2, r2, #1
 800cd3e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	689b      	ldr	r3, [r3, #8]
 800cd46:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	683a      	ldr	r2, [r7, #0]
 800cd50:	430a      	orrs	r2, r1
 800cd52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cd54:	6878      	ldr	r0, [r7, #4]
 800cd56:	f000 f811 	bl	800cd7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	68fa      	ldr	r2, [r7, #12]
 800cd60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2220      	movs	r2, #32
 800cd66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cd72:	2300      	movs	r3, #0
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	3710      	adds	r7, #16
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	bd80      	pop	{r7, pc}

0800cd7c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cd7c:	b480      	push	{r7}
 800cd7e:	b085      	sub	sp, #20
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d108      	bne.n	800cd9e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2201      	movs	r2, #1
 800cd90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	2201      	movs	r2, #1
 800cd98:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cd9c:	e031      	b.n	800ce02 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cd9e:	2308      	movs	r3, #8
 800cda0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cda2:	2308      	movs	r3, #8
 800cda4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	689b      	ldr	r3, [r3, #8]
 800cdac:	0e5b      	lsrs	r3, r3, #25
 800cdae:	b2db      	uxtb	r3, r3
 800cdb0:	f003 0307 	and.w	r3, r3, #7
 800cdb4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	689b      	ldr	r3, [r3, #8]
 800cdbc:	0f5b      	lsrs	r3, r3, #29
 800cdbe:	b2db      	uxtb	r3, r3
 800cdc0:	f003 0307 	and.w	r3, r3, #7
 800cdc4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cdc6:	7bbb      	ldrb	r3, [r7, #14]
 800cdc8:	7b3a      	ldrb	r2, [r7, #12]
 800cdca:	4911      	ldr	r1, [pc, #68]	@ (800ce10 <UARTEx_SetNbDataToProcess+0x94>)
 800cdcc:	5c8a      	ldrb	r2, [r1, r2]
 800cdce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cdd2:	7b3a      	ldrb	r2, [r7, #12]
 800cdd4:	490f      	ldr	r1, [pc, #60]	@ (800ce14 <UARTEx_SetNbDataToProcess+0x98>)
 800cdd6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cdd8:	fb93 f3f2 	sdiv	r3, r3, r2
 800cddc:	b29a      	uxth	r2, r3
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cde4:	7bfb      	ldrb	r3, [r7, #15]
 800cde6:	7b7a      	ldrb	r2, [r7, #13]
 800cde8:	4909      	ldr	r1, [pc, #36]	@ (800ce10 <UARTEx_SetNbDataToProcess+0x94>)
 800cdea:	5c8a      	ldrb	r2, [r1, r2]
 800cdec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cdf0:	7b7a      	ldrb	r2, [r7, #13]
 800cdf2:	4908      	ldr	r1, [pc, #32]	@ (800ce14 <UARTEx_SetNbDataToProcess+0x98>)
 800cdf4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cdf6:	fb93 f3f2 	sdiv	r3, r3, r2
 800cdfa:	b29a      	uxth	r2, r3
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ce02:	bf00      	nop
 800ce04:	3714      	adds	r7, #20
 800ce06:	46bd      	mov	sp, r7
 800ce08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0c:	4770      	bx	lr
 800ce0e:	bf00      	nop
 800ce10:	0801834c 	.word	0x0801834c
 800ce14:	08018354 	.word	0x08018354

0800ce18 <LL_DMA_ConfigTransfer>:
  *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD
  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b087      	sub	sp, #28
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	60f8      	str	r0, [r7, #12]
 800ce20:	60b9      	str	r1, [r7, #8]
 800ce22:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 800ce28:	4a0e      	ldr	r2, [pc, #56]	@ (800ce64 <LL_DMA_ConfigTransfer+0x4c>)
 800ce2a:	68bb      	ldr	r3, [r7, #8]
 800ce2c:	4413      	add	r3, r2
 800ce2e:	781b      	ldrb	r3, [r3, #0]
 800ce30:	461a      	mov	r2, r3
 800ce32:	697b      	ldr	r3, [r7, #20]
 800ce34:	4413      	add	r3, r2
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800ce3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce40:	4908      	ldr	r1, [pc, #32]	@ (800ce64 <LL_DMA_ConfigTransfer+0x4c>)
 800ce42:	68ba      	ldr	r2, [r7, #8]
 800ce44:	440a      	add	r2, r1
 800ce46:	7812      	ldrb	r2, [r2, #0]
 800ce48:	4611      	mov	r1, r2
 800ce4a:	697a      	ldr	r2, [r7, #20]
 800ce4c:	440a      	add	r2, r1
 800ce4e:	4611      	mov	r1, r2
 800ce50:	687a      	ldr	r2, [r7, #4]
 800ce52:	4313      	orrs	r3, r2
 800ce54:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL,
             Configuration);
}
 800ce56:	bf00      	nop
 800ce58:	371c      	adds	r7, #28
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce60:	4770      	bx	lr
 800ce62:	bf00      	nop
 800ce64:	0801835c 	.word	0x0801835c

0800ce68 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 800ce68:	b480      	push	{r7}
 800ce6a:	b087      	sub	sp, #28
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	60f8      	str	r0, [r7, #12]
 800ce70:	60b9      	str	r1, [r7, #8]
 800ce72:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800ce78:	4a0d      	ldr	r2, [pc, #52]	@ (800ceb0 <LL_DMA_SetDataLength+0x48>)
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	4413      	add	r3, r2
 800ce7e:	781b      	ldrb	r3, [r3, #0]
 800ce80:	461a      	mov	r2, r3
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	4413      	add	r3, r2
 800ce86:	685b      	ldr	r3, [r3, #4]
 800ce88:	0c1b      	lsrs	r3, r3, #16
 800ce8a:	041b      	lsls	r3, r3, #16
 800ce8c:	4908      	ldr	r1, [pc, #32]	@ (800ceb0 <LL_DMA_SetDataLength+0x48>)
 800ce8e:	68ba      	ldr	r2, [r7, #8]
 800ce90:	440a      	add	r2, r1
 800ce92:	7812      	ldrb	r2, [r2, #0]
 800ce94:	4611      	mov	r1, r2
 800ce96:	697a      	ldr	r2, [r7, #20]
 800ce98:	440a      	add	r2, r1
 800ce9a:	4611      	mov	r1, r2
 800ce9c:	687a      	ldr	r2, [r7, #4]
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 800cea2:	bf00      	nop
 800cea4:	371c      	adds	r7, #28
 800cea6:	46bd      	mov	sp, r7
 800cea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceac:	4770      	bx	lr
 800ceae:	bf00      	nop
 800ceb0:	0801835c 	.word	0x0801835c

0800ceb4 <LL_DMA_SetMemoryAddress>:
  *         (*) Not on all G4 devices
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 800ceb4:	b480      	push	{r7}
 800ceb6:	b087      	sub	sp, #28
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	60f8      	str	r0, [r7, #12]
 800cebc:	60b9      	str	r1, [r7, #8]
 800cebe:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 800cec4:	4a07      	ldr	r2, [pc, #28]	@ (800cee4 <LL_DMA_SetMemoryAddress+0x30>)
 800cec6:	68bb      	ldr	r3, [r7, #8]
 800cec8:	4413      	add	r3, r2
 800ceca:	781b      	ldrb	r3, [r3, #0]
 800cecc:	461a      	mov	r2, r3
 800cece:	697b      	ldr	r3, [r7, #20]
 800ced0:	4413      	add	r3, r2
 800ced2:	461a      	mov	r2, r3
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	60d3      	str	r3, [r2, #12]
}
 800ced8:	bf00      	nop
 800ceda:	371c      	adds	r7, #28
 800cedc:	46bd      	mov	sp, r7
 800cede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee2:	4770      	bx	lr
 800cee4:	0801835c 	.word	0x0801835c

0800cee8 <LL_DMA_SetPeriphAddress>:
  *         (*) Not on all G4 devices
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 800cee8:	b480      	push	{r7}
 800ceea:	b087      	sub	sp, #28
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	60f8      	str	r0, [r7, #12]
 800cef0:	60b9      	str	r1, [r7, #8]
 800cef2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 800cef8:	4a07      	ldr	r2, [pc, #28]	@ (800cf18 <LL_DMA_SetPeriphAddress+0x30>)
 800cefa:	68bb      	ldr	r3, [r7, #8]
 800cefc:	4413      	add	r3, r2
 800cefe:	781b      	ldrb	r3, [r3, #0]
 800cf00:	461a      	mov	r2, r3
 800cf02:	697b      	ldr	r3, [r7, #20]
 800cf04:	4413      	add	r3, r2
 800cf06:	461a      	mov	r2, r3
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	6093      	str	r3, [r2, #8]
}
 800cf0c:	bf00      	nop
 800cf0e:	371c      	adds	r7, #28
 800cf10:	46bd      	mov	sp, r7
 800cf12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf16:	4770      	bx	lr
 800cf18:	0801835c 	.word	0x0801835c

0800cf1c <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 800cf1c:	b480      	push	{r7}
 800cf1e:	b087      	sub	sp, #28
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	60f8      	str	r0, [r7, #12]
 800cf24:	60b9      	str	r1, [r7, #8]
 800cf26:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	0a9b      	lsrs	r3, r3, #10
 800cf2c:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800cf30:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 800cf34:	00db      	lsls	r3, r3, #3
 800cf36:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800cf38:	68ba      	ldr	r2, [r7, #8]
 800cf3a:	697b      	ldr	r3, [r7, #20]
 800cf3c:	4413      	add	r3, r2
 800cf3e:	009b      	lsls	r3, r3, #2
 800cf40:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800cf44:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800cf4e:	68ba      	ldr	r2, [r7, #8]
 800cf50:	697b      	ldr	r3, [r7, #20]
 800cf52:	4413      	add	r3, r2
 800cf54:	009b      	lsls	r3, r3, #2
 800cf56:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800cf5a:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800cf5e:	687a      	ldr	r2, [r7, #4]
 800cf60:	430a      	orrs	r2, r1
 800cf62:	601a      	str	r2, [r3, #0]
}
 800cf64:	bf00      	nop
 800cf66:	371c      	adds	r7, #28
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6e:	4770      	bx	lr

0800cf70 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b084      	sub	sp, #16
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	60f8      	str	r0, [r7, #12]
 800cf78:	60b9      	str	r1, [r7, #8]
 800cf7a:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800cf84:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800cf8a:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800cf90:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800cf96:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800cf9c:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800cfa2:	4313      	orrs	r3, r2
 800cfa4:	461a      	mov	r2, r3
 800cfa6:	68b9      	ldr	r1, [r7, #8]
 800cfa8:	68f8      	ldr	r0, [r7, #12]
 800cfaa:	f7ff ff35 	bl	800ce18 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	685b      	ldr	r3, [r3, #4]
 800cfb2:	461a      	mov	r2, r3
 800cfb4:	68b9      	ldr	r1, [r7, #8]
 800cfb6:	68f8      	ldr	r0, [r7, #12]
 800cfb8:	f7ff ff7c 	bl	800ceb4 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	461a      	mov	r2, r3
 800cfc2:	68b9      	ldr	r1, [r7, #8]
 800cfc4:	68f8      	ldr	r0, [r7, #12]
 800cfc6:	f7ff ff8f 	bl	800cee8 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6a1b      	ldr	r3, [r3, #32]
 800cfce:	461a      	mov	r2, r3
 800cfd0:	68b9      	ldr	r1, [r7, #8]
 800cfd2:	68f8      	ldr	r0, [r7, #12]
 800cfd4:	f7ff ff48 	bl	800ce68 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfdc:	461a      	mov	r2, r3
 800cfde:	68b9      	ldr	r1, [r7, #8]
 800cfe0:	68f8      	ldr	r0, [r7, #12]
 800cfe2:	f7ff ff9b 	bl	800cf1c <LL_DMA_SetPeriphRequest>

  return (uint32_t)SUCCESS;
 800cfe6:	2300      	movs	r3, #0
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3710      	adds	r7, #16
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}

0800cff0 <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800cff0:	b480      	push	{r7}
 800cff2:	b083      	sub	sp, #12
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = (uint32_t)0x00000000U;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2200      	movs	r2, #0
 800cffc:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = (uint32_t)0x00000000U;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2200      	movs	r2, #0
 800d002:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2200      	movs	r2, #0
 800d008:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	2200      	movs	r2, #0
 800d00e:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	2200      	movs	r2, #0
 800d014:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	2200      	movs	r2, #0
 800d01a:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	2200      	movs	r2, #0
 800d020:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2200      	movs	r2, #0
 800d026:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = (uint32_t)0x00000000U;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	2200      	movs	r2, #0
 800d02c:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	2200      	movs	r2, #0
 800d032:	625a      	str	r2, [r3, #36]	@ 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2200      	movs	r2, #0
 800d038:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d03a:	bf00      	nop
 800d03c:	370c      	adds	r7, #12
 800d03e:	46bd      	mov	sp, r7
 800d040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d044:	4770      	bx	lr

0800d046 <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 800d046:	b480      	push	{r7}
 800d048:	b083      	sub	sp, #12
 800d04a:	af00      	add	r7, sp, #0
 800d04c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	601a      	str	r2, [r3, #0]
}
 800d05a:	bf00      	nop
 800d05c:	370c      	adds	r7, #12
 800d05e:	46bd      	mov	sp, r7
 800d060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d064:	4770      	bx	lr
	...

0800d068 <LL_APB1_GRP2_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 800d068:	b480      	push	{r7}
 800d06a:	b085      	sub	sp, #20
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 800d070:	4b08      	ldr	r3, [pc, #32]	@ (800d094 <LL_APB1_GRP2_EnableClock+0x2c>)
 800d072:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d074:	4907      	ldr	r1, [pc, #28]	@ (800d094 <LL_APB1_GRP2_EnableClock+0x2c>)
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	4313      	orrs	r3, r2
 800d07a:	65cb      	str	r3, [r1, #92]	@ 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800d07c:	4b05      	ldr	r3, [pc, #20]	@ (800d094 <LL_APB1_GRP2_EnableClock+0x2c>)
 800d07e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	4013      	ands	r3, r2
 800d084:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d086:	68fb      	ldr	r3, [r7, #12]
}
 800d088:	bf00      	nop
 800d08a:	3714      	adds	r7, #20
 800d08c:	46bd      	mov	sp, r7
 800d08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d092:	4770      	bx	lr
 800d094:	40021000 	.word	0x40021000

0800d098 <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, const LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800d098:	b580      	push	{r7, lr}
 800d09a:	b082      	sub	sp, #8
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
 800d0a0:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	4a11      	ldr	r2, [pc, #68]	@ (800d0ec <LL_UCPD_Init+0x54>)
 800d0a6:	4293      	cmp	r3, r2
 800d0a8:	d103      	bne.n	800d0b2 <LL_UCPD_Init+0x1a>
  {
    LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 800d0aa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800d0ae:	f7ff ffdb 	bl	800d068 <LL_APB1_GRP2_EnableClock>
  }


  LL_UCPD_Disable(UCPDx);
 800d0b2:	6878      	ldr	r0, [r7, #4]
 800d0b4:	f7ff ffc7 	bl	800d046 <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681a      	ldr	r2, [r3, #0]
 800d0bc:	4b0c      	ldr	r3, [pc, #48]	@ (800d0f0 <LL_UCPD_Init+0x58>)
 800d0be:	4013      	ands	r3, r2
 800d0c0:	683a      	ldr	r2, [r7, #0]
 800d0c2:	6811      	ldr	r1, [r2, #0]
 800d0c4:	683a      	ldr	r2, [r7, #0]
 800d0c6:	6852      	ldr	r2, [r2, #4]
 800d0c8:	02d2      	lsls	r2, r2, #11
 800d0ca:	4311      	orrs	r1, r2
 800d0cc:	683a      	ldr	r2, [r7, #0]
 800d0ce:	6892      	ldr	r2, [r2, #8]
 800d0d0:	0192      	lsls	r2, r2, #6
 800d0d2:	4311      	orrs	r1, r2
 800d0d4:	683a      	ldr	r2, [r7, #0]
 800d0d6:	68d2      	ldr	r2, [r2, #12]
 800d0d8:	430a      	orrs	r2, r1
 800d0da:	431a      	orrs	r2, r3
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 800d0e0:	2300      	movs	r3, #0
}
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	3708      	adds	r7, #8
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	bd80      	pop	{r7, pc}
 800d0ea:	bf00      	nop
 800d0ec:	4000a000 	.word	0x4000a000
 800d0f0:	fff10000 	.word	0xfff10000

0800d0f4 <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800d0f4:	b480      	push	{r7}
 800d0f6:	b083      	sub	sp, #12
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d102:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	2207      	movs	r2, #7
 800d108:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	2210      	movs	r2, #16
 800d10e:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	220d      	movs	r2, #13
 800d114:	60da      	str	r2, [r3, #12]
}
 800d116:	bf00      	nop
 800d118:	370c      	adds	r7, #12
 800d11a:	46bd      	mov	sp, r7
 800d11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d120:	4770      	bx	lr

0800d122 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800d122:	b480      	push	{r7}
 800d124:	b085      	sub	sp, #20
 800d126:	af00      	add	r7, sp, #0
 800d128:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2200      	movs	r2, #0
 800d12e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d132:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800d136:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	b29a      	uxth	r2, r3
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d142:	2300      	movs	r3, #0
}
 800d144:	4618      	mov	r0, r3
 800d146:	3714      	adds	r7, #20
 800d148:	46bd      	mov	sp, r7
 800d14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14e:	4770      	bx	lr

0800d150 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800d150:	b480      	push	{r7}
 800d152:	b085      	sub	sp, #20
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d158:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800d15c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800d164:	b29a      	uxth	r2, r3
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	b29b      	uxth	r3, r3
 800d16a:	43db      	mvns	r3, r3
 800d16c:	b29b      	uxth	r3, r3
 800d16e:	4013      	ands	r3, r2
 800d170:	b29a      	uxth	r2, r3
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d178:	2300      	movs	r3, #0
}
 800d17a:	4618      	mov	r0, r3
 800d17c:	3714      	adds	r7, #20
 800d17e:	46bd      	mov	sp, r7
 800d180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d184:	4770      	bx	lr

0800d186 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800d186:	b480      	push	{r7}
 800d188:	b085      	sub	sp, #20
 800d18a:	af00      	add	r7, sp, #0
 800d18c:	60f8      	str	r0, [r7, #12]
 800d18e:	1d3b      	adds	r3, r7, #4
 800d190:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	2201      	movs	r2, #1
 800d198:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	2200      	movs	r2, #0
 800d1a0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	2200      	movs	r2, #0
 800d1b0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800d1b4:	2300      	movs	r3, #0
}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	3714      	adds	r7, #20
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c0:	4770      	bx	lr
	...

0800d1c4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d1c4:	b480      	push	{r7}
 800d1c6:	b0a7      	sub	sp, #156	@ 0x9c
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
 800d1cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800d1d4:	687a      	ldr	r2, [r7, #4]
 800d1d6:	683b      	ldr	r3, [r7, #0]
 800d1d8:	781b      	ldrb	r3, [r3, #0]
 800d1da:	009b      	lsls	r3, r3, #2
 800d1dc:	4413      	add	r3, r2
 800d1de:	881b      	ldrh	r3, [r3, #0]
 800d1e0:	b29b      	uxth	r3, r3
 800d1e2:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800d1e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1ea:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800d1ee:	683b      	ldr	r3, [r7, #0]
 800d1f0:	78db      	ldrb	r3, [r3, #3]
 800d1f2:	2b03      	cmp	r3, #3
 800d1f4:	d81f      	bhi.n	800d236 <USB_ActivateEndpoint+0x72>
 800d1f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d1fc <USB_ActivateEndpoint+0x38>)
 800d1f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1fc:	0800d20d 	.word	0x0800d20d
 800d200:	0800d229 	.word	0x0800d229
 800d204:	0800d23f 	.word	0x0800d23f
 800d208:	0800d21b 	.word	0x0800d21b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800d20c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d210:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d214:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800d218:	e012      	b.n	800d240 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800d21a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d21e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800d222:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800d226:	e00b      	b.n	800d240 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800d228:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d22c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d230:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800d234:	e004      	b.n	800d240 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800d236:	2301      	movs	r3, #1
 800d238:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800d23c:	e000      	b.n	800d240 <USB_ActivateEndpoint+0x7c>
      break;
 800d23e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800d240:	687a      	ldr	r2, [r7, #4]
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	781b      	ldrb	r3, [r3, #0]
 800d246:	009b      	lsls	r3, r3, #2
 800d248:	441a      	add	r2, r3
 800d24a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800d24e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d252:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d256:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d25a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d25e:	b29b      	uxth	r3, r3
 800d260:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d262:	687a      	ldr	r2, [r7, #4]
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	781b      	ldrb	r3, [r3, #0]
 800d268:	009b      	lsls	r3, r3, #2
 800d26a:	4413      	add	r3, r2
 800d26c:	881b      	ldrh	r3, [r3, #0]
 800d26e:	b29b      	uxth	r3, r3
 800d270:	b21b      	sxth	r3, r3
 800d272:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d27a:	b21a      	sxth	r2, r3
 800d27c:	683b      	ldr	r3, [r7, #0]
 800d27e:	781b      	ldrb	r3, [r3, #0]
 800d280:	b21b      	sxth	r3, r3
 800d282:	4313      	orrs	r3, r2
 800d284:	b21b      	sxth	r3, r3
 800d286:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800d28a:	687a      	ldr	r2, [r7, #4]
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	781b      	ldrb	r3, [r3, #0]
 800d290:	009b      	lsls	r3, r3, #2
 800d292:	441a      	add	r2, r3
 800d294:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800d298:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d29c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d2a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d2a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2a8:	b29b      	uxth	r3, r3
 800d2aa:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	7b1b      	ldrb	r3, [r3, #12]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	f040 8180 	bne.w	800d5b6 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	785b      	ldrb	r3, [r3, #1]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	f000 8084 	beq.w	800d3c8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	61bb      	str	r3, [r7, #24]
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2ca:	b29b      	uxth	r3, r3
 800d2cc:	461a      	mov	r2, r3
 800d2ce:	69bb      	ldr	r3, [r7, #24]
 800d2d0:	4413      	add	r3, r2
 800d2d2:	61bb      	str	r3, [r7, #24]
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	781b      	ldrb	r3, [r3, #0]
 800d2d8:	00da      	lsls	r2, r3, #3
 800d2da:	69bb      	ldr	r3, [r7, #24]
 800d2dc:	4413      	add	r3, r2
 800d2de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d2e2:	617b      	str	r3, [r7, #20]
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	88db      	ldrh	r3, [r3, #6]
 800d2e8:	085b      	lsrs	r3, r3, #1
 800d2ea:	b29b      	uxth	r3, r3
 800d2ec:	005b      	lsls	r3, r3, #1
 800d2ee:	b29a      	uxth	r2, r3
 800d2f0:	697b      	ldr	r3, [r7, #20]
 800d2f2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d2f4:	687a      	ldr	r2, [r7, #4]
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	781b      	ldrb	r3, [r3, #0]
 800d2fa:	009b      	lsls	r3, r3, #2
 800d2fc:	4413      	add	r3, r2
 800d2fe:	881b      	ldrh	r3, [r3, #0]
 800d300:	827b      	strh	r3, [r7, #18]
 800d302:	8a7b      	ldrh	r3, [r7, #18]
 800d304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d01b      	beq.n	800d344 <USB_ActivateEndpoint+0x180>
 800d30c:	687a      	ldr	r2, [r7, #4]
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	781b      	ldrb	r3, [r3, #0]
 800d312:	009b      	lsls	r3, r3, #2
 800d314:	4413      	add	r3, r2
 800d316:	881b      	ldrh	r3, [r3, #0]
 800d318:	b29b      	uxth	r3, r3
 800d31a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d31e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d322:	823b      	strh	r3, [r7, #16]
 800d324:	687a      	ldr	r2, [r7, #4]
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	781b      	ldrb	r3, [r3, #0]
 800d32a:	009b      	lsls	r3, r3, #2
 800d32c:	441a      	add	r2, r3
 800d32e:	8a3b      	ldrh	r3, [r7, #16]
 800d330:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d334:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d338:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d33c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d340:	b29b      	uxth	r3, r3
 800d342:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	78db      	ldrb	r3, [r3, #3]
 800d348:	2b01      	cmp	r3, #1
 800d34a:	d020      	beq.n	800d38e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d34c:	687a      	ldr	r2, [r7, #4]
 800d34e:	683b      	ldr	r3, [r7, #0]
 800d350:	781b      	ldrb	r3, [r3, #0]
 800d352:	009b      	lsls	r3, r3, #2
 800d354:	4413      	add	r3, r2
 800d356:	881b      	ldrh	r3, [r3, #0]
 800d358:	b29b      	uxth	r3, r3
 800d35a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d35e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d362:	81bb      	strh	r3, [r7, #12]
 800d364:	89bb      	ldrh	r3, [r7, #12]
 800d366:	f083 0320 	eor.w	r3, r3, #32
 800d36a:	81bb      	strh	r3, [r7, #12]
 800d36c:	687a      	ldr	r2, [r7, #4]
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	781b      	ldrb	r3, [r3, #0]
 800d372:	009b      	lsls	r3, r3, #2
 800d374:	441a      	add	r2, r3
 800d376:	89bb      	ldrh	r3, [r7, #12]
 800d378:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d37c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d380:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d384:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d388:	b29b      	uxth	r3, r3
 800d38a:	8013      	strh	r3, [r2, #0]
 800d38c:	e3f9      	b.n	800db82 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d38e:	687a      	ldr	r2, [r7, #4]
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	781b      	ldrb	r3, [r3, #0]
 800d394:	009b      	lsls	r3, r3, #2
 800d396:	4413      	add	r3, r2
 800d398:	881b      	ldrh	r3, [r3, #0]
 800d39a:	b29b      	uxth	r3, r3
 800d39c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d3a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d3a4:	81fb      	strh	r3, [r7, #14]
 800d3a6:	687a      	ldr	r2, [r7, #4]
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	781b      	ldrb	r3, [r3, #0]
 800d3ac:	009b      	lsls	r3, r3, #2
 800d3ae:	441a      	add	r2, r3
 800d3b0:	89fb      	ldrh	r3, [r7, #14]
 800d3b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d3b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d3ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d3be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3c2:	b29b      	uxth	r3, r3
 800d3c4:	8013      	strh	r3, [r2, #0]
 800d3c6:	e3dc      	b.n	800db82 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d3d2:	b29b      	uxth	r3, r3
 800d3d4:	461a      	mov	r2, r3
 800d3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3d8:	4413      	add	r3, r2
 800d3da:	633b      	str	r3, [r7, #48]	@ 0x30
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	781b      	ldrb	r3, [r3, #0]
 800d3e0:	00da      	lsls	r2, r3, #3
 800d3e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3e4:	4413      	add	r3, r2
 800d3e6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800d3ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	88db      	ldrh	r3, [r3, #6]
 800d3f0:	085b      	lsrs	r3, r3, #1
 800d3f2:	b29b      	uxth	r3, r3
 800d3f4:	005b      	lsls	r3, r3, #1
 800d3f6:	b29a      	uxth	r2, r3
 800d3f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3fa:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d406:	b29b      	uxth	r3, r3
 800d408:	461a      	mov	r2, r3
 800d40a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d40c:	4413      	add	r3, r2
 800d40e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d410:	683b      	ldr	r3, [r7, #0]
 800d412:	781b      	ldrb	r3, [r3, #0]
 800d414:	00da      	lsls	r2, r3, #3
 800d416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d418:	4413      	add	r3, r2
 800d41a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d41e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d422:	881b      	ldrh	r3, [r3, #0]
 800d424:	b29b      	uxth	r3, r3
 800d426:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d42a:	b29a      	uxth	r2, r3
 800d42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d42e:	801a      	strh	r2, [r3, #0]
 800d430:	683b      	ldr	r3, [r7, #0]
 800d432:	691b      	ldr	r3, [r3, #16]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d10a      	bne.n	800d44e <USB_ActivateEndpoint+0x28a>
 800d438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d43a:	881b      	ldrh	r3, [r3, #0]
 800d43c:	b29b      	uxth	r3, r3
 800d43e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d442:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d446:	b29a      	uxth	r2, r3
 800d448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d44a:	801a      	strh	r2, [r3, #0]
 800d44c:	e041      	b.n	800d4d2 <USB_ActivateEndpoint+0x30e>
 800d44e:	683b      	ldr	r3, [r7, #0]
 800d450:	691b      	ldr	r3, [r3, #16]
 800d452:	2b3e      	cmp	r3, #62	@ 0x3e
 800d454:	d81c      	bhi.n	800d490 <USB_ActivateEndpoint+0x2cc>
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	691b      	ldr	r3, [r3, #16]
 800d45a:	085b      	lsrs	r3, r3, #1
 800d45c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d460:	683b      	ldr	r3, [r7, #0]
 800d462:	691b      	ldr	r3, [r3, #16]
 800d464:	f003 0301 	and.w	r3, r3, #1
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d004      	beq.n	800d476 <USB_ActivateEndpoint+0x2b2>
 800d46c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d470:	3301      	adds	r3, #1
 800d472:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d478:	881b      	ldrh	r3, [r3, #0]
 800d47a:	b29a      	uxth	r2, r3
 800d47c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d480:	b29b      	uxth	r3, r3
 800d482:	029b      	lsls	r3, r3, #10
 800d484:	b29b      	uxth	r3, r3
 800d486:	4313      	orrs	r3, r2
 800d488:	b29a      	uxth	r2, r3
 800d48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d48c:	801a      	strh	r2, [r3, #0]
 800d48e:	e020      	b.n	800d4d2 <USB_ActivateEndpoint+0x30e>
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	691b      	ldr	r3, [r3, #16]
 800d494:	095b      	lsrs	r3, r3, #5
 800d496:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d49a:	683b      	ldr	r3, [r7, #0]
 800d49c:	691b      	ldr	r3, [r3, #16]
 800d49e:	f003 031f 	and.w	r3, r3, #31
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d104      	bne.n	800d4b0 <USB_ActivateEndpoint+0x2ec>
 800d4a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d4aa:	3b01      	subs	r3, #1
 800d4ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d4b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b2:	881b      	ldrh	r3, [r3, #0]
 800d4b4:	b29a      	uxth	r2, r3
 800d4b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d4ba:	b29b      	uxth	r3, r3
 800d4bc:	029b      	lsls	r3, r3, #10
 800d4be:	b29b      	uxth	r3, r3
 800d4c0:	4313      	orrs	r3, r2
 800d4c2:	b29b      	uxth	r3, r3
 800d4c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d4c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d4cc:	b29a      	uxth	r2, r3
 800d4ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4d0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d4d2:	687a      	ldr	r2, [r7, #4]
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	781b      	ldrb	r3, [r3, #0]
 800d4d8:	009b      	lsls	r3, r3, #2
 800d4da:	4413      	add	r3, r2
 800d4dc:	881b      	ldrh	r3, [r3, #0]
 800d4de:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d4e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d4e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d01b      	beq.n	800d522 <USB_ActivateEndpoint+0x35e>
 800d4ea:	687a      	ldr	r2, [r7, #4]
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	781b      	ldrb	r3, [r3, #0]
 800d4f0:	009b      	lsls	r3, r3, #2
 800d4f2:	4413      	add	r3, r2
 800d4f4:	881b      	ldrh	r3, [r3, #0]
 800d4f6:	b29b      	uxth	r3, r3
 800d4f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d4fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d500:	843b      	strh	r3, [r7, #32]
 800d502:	687a      	ldr	r2, [r7, #4]
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	781b      	ldrb	r3, [r3, #0]
 800d508:	009b      	lsls	r3, r3, #2
 800d50a:	441a      	add	r2, r3
 800d50c:	8c3b      	ldrh	r3, [r7, #32]
 800d50e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d512:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d516:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d51a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d51e:	b29b      	uxth	r3, r3
 800d520:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	781b      	ldrb	r3, [r3, #0]
 800d526:	2b00      	cmp	r3, #0
 800d528:	d124      	bne.n	800d574 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d52a:	687a      	ldr	r2, [r7, #4]
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	781b      	ldrb	r3, [r3, #0]
 800d530:	009b      	lsls	r3, r3, #2
 800d532:	4413      	add	r3, r2
 800d534:	881b      	ldrh	r3, [r3, #0]
 800d536:	b29b      	uxth	r3, r3
 800d538:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d53c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d540:	83bb      	strh	r3, [r7, #28]
 800d542:	8bbb      	ldrh	r3, [r7, #28]
 800d544:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d548:	83bb      	strh	r3, [r7, #28]
 800d54a:	8bbb      	ldrh	r3, [r7, #28]
 800d54c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d550:	83bb      	strh	r3, [r7, #28]
 800d552:	687a      	ldr	r2, [r7, #4]
 800d554:	683b      	ldr	r3, [r7, #0]
 800d556:	781b      	ldrb	r3, [r3, #0]
 800d558:	009b      	lsls	r3, r3, #2
 800d55a:	441a      	add	r2, r3
 800d55c:	8bbb      	ldrh	r3, [r7, #28]
 800d55e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d562:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d566:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d56a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d56e:	b29b      	uxth	r3, r3
 800d570:	8013      	strh	r3, [r2, #0]
 800d572:	e306      	b.n	800db82 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800d574:	687a      	ldr	r2, [r7, #4]
 800d576:	683b      	ldr	r3, [r7, #0]
 800d578:	781b      	ldrb	r3, [r3, #0]
 800d57a:	009b      	lsls	r3, r3, #2
 800d57c:	4413      	add	r3, r2
 800d57e:	881b      	ldrh	r3, [r3, #0]
 800d580:	b29b      	uxth	r3, r3
 800d582:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d58a:	83fb      	strh	r3, [r7, #30]
 800d58c:	8bfb      	ldrh	r3, [r7, #30]
 800d58e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d592:	83fb      	strh	r3, [r7, #30]
 800d594:	687a      	ldr	r2, [r7, #4]
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	009b      	lsls	r3, r3, #2
 800d59c:	441a      	add	r2, r3
 800d59e:	8bfb      	ldrh	r3, [r7, #30]
 800d5a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d5ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5b0:	b29b      	uxth	r3, r3
 800d5b2:	8013      	strh	r3, [r2, #0]
 800d5b4:	e2e5      	b.n	800db82 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	78db      	ldrb	r3, [r3, #3]
 800d5ba:	2b02      	cmp	r3, #2
 800d5bc:	d11e      	bne.n	800d5fc <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d5be:	687a      	ldr	r2, [r7, #4]
 800d5c0:	683b      	ldr	r3, [r7, #0]
 800d5c2:	781b      	ldrb	r3, [r3, #0]
 800d5c4:	009b      	lsls	r3, r3, #2
 800d5c6:	4413      	add	r3, r2
 800d5c8:	881b      	ldrh	r3, [r3, #0]
 800d5ca:	b29b      	uxth	r3, r3
 800d5cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d5d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d5d4:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800d5d8:	687a      	ldr	r2, [r7, #4]
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	781b      	ldrb	r3, [r3, #0]
 800d5de:	009b      	lsls	r3, r3, #2
 800d5e0:	441a      	add	r2, r3
 800d5e2:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800d5e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d5ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d5ee:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d5f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5f6:	b29b      	uxth	r3, r3
 800d5f8:	8013      	strh	r3, [r2, #0]
 800d5fa:	e01d      	b.n	800d638 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800d5fc:	687a      	ldr	r2, [r7, #4]
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	009b      	lsls	r3, r3, #2
 800d604:	4413      	add	r3, r2
 800d606:	881b      	ldrh	r3, [r3, #0]
 800d608:	b29b      	uxth	r3, r3
 800d60a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800d60e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d612:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800d616:	687a      	ldr	r2, [r7, #4]
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	009b      	lsls	r3, r3, #2
 800d61e:	441a      	add	r2, r3
 800d620:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800d624:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d628:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d62c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d630:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d634:	b29b      	uxth	r3, r3
 800d636:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d642:	b29b      	uxth	r3, r3
 800d644:	461a      	mov	r2, r3
 800d646:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d648:	4413      	add	r3, r2
 800d64a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	781b      	ldrb	r3, [r3, #0]
 800d650:	00da      	lsls	r2, r3, #3
 800d652:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d654:	4413      	add	r3, r2
 800d656:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800d65a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d65c:	683b      	ldr	r3, [r7, #0]
 800d65e:	891b      	ldrh	r3, [r3, #8]
 800d660:	085b      	lsrs	r3, r3, #1
 800d662:	b29b      	uxth	r3, r3
 800d664:	005b      	lsls	r3, r3, #1
 800d666:	b29a      	uxth	r2, r3
 800d668:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d66a:	801a      	strh	r2, [r3, #0]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	677b      	str	r3, [r7, #116]	@ 0x74
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d676:	b29b      	uxth	r3, r3
 800d678:	461a      	mov	r2, r3
 800d67a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d67c:	4413      	add	r3, r2
 800d67e:	677b      	str	r3, [r7, #116]	@ 0x74
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	781b      	ldrb	r3, [r3, #0]
 800d684:	00da      	lsls	r2, r3, #3
 800d686:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d688:	4413      	add	r3, r2
 800d68a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800d68e:	673b      	str	r3, [r7, #112]	@ 0x70
 800d690:	683b      	ldr	r3, [r7, #0]
 800d692:	895b      	ldrh	r3, [r3, #10]
 800d694:	085b      	lsrs	r3, r3, #1
 800d696:	b29b      	uxth	r3, r3
 800d698:	005b      	lsls	r3, r3, #1
 800d69a:	b29a      	uxth	r2, r3
 800d69c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d69e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	785b      	ldrb	r3, [r3, #1]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	f040 81af 	bne.w	800da08 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d6aa:	687a      	ldr	r2, [r7, #4]
 800d6ac:	683b      	ldr	r3, [r7, #0]
 800d6ae:	781b      	ldrb	r3, [r3, #0]
 800d6b0:	009b      	lsls	r3, r3, #2
 800d6b2:	4413      	add	r3, r2
 800d6b4:	881b      	ldrh	r3, [r3, #0]
 800d6b6:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800d6ba:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800d6be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d01d      	beq.n	800d702 <USB_ActivateEndpoint+0x53e>
 800d6c6:	687a      	ldr	r2, [r7, #4]
 800d6c8:	683b      	ldr	r3, [r7, #0]
 800d6ca:	781b      	ldrb	r3, [r3, #0]
 800d6cc:	009b      	lsls	r3, r3, #2
 800d6ce:	4413      	add	r3, r2
 800d6d0:	881b      	ldrh	r3, [r3, #0]
 800d6d2:	b29b      	uxth	r3, r3
 800d6d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d6d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d6dc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800d6e0:	687a      	ldr	r2, [r7, #4]
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	781b      	ldrb	r3, [r3, #0]
 800d6e6:	009b      	lsls	r3, r3, #2
 800d6e8:	441a      	add	r2, r3
 800d6ea:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800d6ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d6f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d6f6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d6fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d6fe:	b29b      	uxth	r3, r3
 800d700:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d702:	687a      	ldr	r2, [r7, #4]
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	781b      	ldrb	r3, [r3, #0]
 800d708:	009b      	lsls	r3, r3, #2
 800d70a:	4413      	add	r3, r2
 800d70c:	881b      	ldrh	r3, [r3, #0]
 800d70e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800d712:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800d716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d01d      	beq.n	800d75a <USB_ActivateEndpoint+0x596>
 800d71e:	687a      	ldr	r2, [r7, #4]
 800d720:	683b      	ldr	r3, [r7, #0]
 800d722:	781b      	ldrb	r3, [r3, #0]
 800d724:	009b      	lsls	r3, r3, #2
 800d726:	4413      	add	r3, r2
 800d728:	881b      	ldrh	r3, [r3, #0]
 800d72a:	b29b      	uxth	r3, r3
 800d72c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d734:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800d738:	687a      	ldr	r2, [r7, #4]
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	781b      	ldrb	r3, [r3, #0]
 800d73e:	009b      	lsls	r3, r3, #2
 800d740:	441a      	add	r2, r3
 800d742:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800d746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d74a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d74e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d752:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d756:	b29b      	uxth	r3, r3
 800d758:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	785b      	ldrb	r3, [r3, #1]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d16b      	bne.n	800d83a <USB_ActivateEndpoint+0x676>
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d76c:	b29b      	uxth	r3, r3
 800d76e:	461a      	mov	r2, r3
 800d770:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d772:	4413      	add	r3, r2
 800d774:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d776:	683b      	ldr	r3, [r7, #0]
 800d778:	781b      	ldrb	r3, [r3, #0]
 800d77a:	00da      	lsls	r2, r3, #3
 800d77c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d77e:	4413      	add	r3, r2
 800d780:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d784:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d788:	881b      	ldrh	r3, [r3, #0]
 800d78a:	b29b      	uxth	r3, r3
 800d78c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d790:	b29a      	uxth	r2, r3
 800d792:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d794:	801a      	strh	r2, [r3, #0]
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	691b      	ldr	r3, [r3, #16]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d10a      	bne.n	800d7b4 <USB_ActivateEndpoint+0x5f0>
 800d79e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7a0:	881b      	ldrh	r3, [r3, #0]
 800d7a2:	b29b      	uxth	r3, r3
 800d7a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d7a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7ac:	b29a      	uxth	r2, r3
 800d7ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7b0:	801a      	strh	r2, [r3, #0]
 800d7b2:	e05d      	b.n	800d870 <USB_ActivateEndpoint+0x6ac>
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	691b      	ldr	r3, [r3, #16]
 800d7b8:	2b3e      	cmp	r3, #62	@ 0x3e
 800d7ba:	d81c      	bhi.n	800d7f6 <USB_ActivateEndpoint+0x632>
 800d7bc:	683b      	ldr	r3, [r7, #0]
 800d7be:	691b      	ldr	r3, [r3, #16]
 800d7c0:	085b      	lsrs	r3, r3, #1
 800d7c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d7c6:	683b      	ldr	r3, [r7, #0]
 800d7c8:	691b      	ldr	r3, [r3, #16]
 800d7ca:	f003 0301 	and.w	r3, r3, #1
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d004      	beq.n	800d7dc <USB_ActivateEndpoint+0x618>
 800d7d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7d6:	3301      	adds	r3, #1
 800d7d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d7dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7de:	881b      	ldrh	r3, [r3, #0]
 800d7e0:	b29a      	uxth	r2, r3
 800d7e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7e6:	b29b      	uxth	r3, r3
 800d7e8:	029b      	lsls	r3, r3, #10
 800d7ea:	b29b      	uxth	r3, r3
 800d7ec:	4313      	orrs	r3, r2
 800d7ee:	b29a      	uxth	r2, r3
 800d7f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7f2:	801a      	strh	r2, [r3, #0]
 800d7f4:	e03c      	b.n	800d870 <USB_ActivateEndpoint+0x6ac>
 800d7f6:	683b      	ldr	r3, [r7, #0]
 800d7f8:	691b      	ldr	r3, [r3, #16]
 800d7fa:	095b      	lsrs	r3, r3, #5
 800d7fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d800:	683b      	ldr	r3, [r7, #0]
 800d802:	691b      	ldr	r3, [r3, #16]
 800d804:	f003 031f 	and.w	r3, r3, #31
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d104      	bne.n	800d816 <USB_ActivateEndpoint+0x652>
 800d80c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d810:	3b01      	subs	r3, #1
 800d812:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d816:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d818:	881b      	ldrh	r3, [r3, #0]
 800d81a:	b29a      	uxth	r2, r3
 800d81c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d820:	b29b      	uxth	r3, r3
 800d822:	029b      	lsls	r3, r3, #10
 800d824:	b29b      	uxth	r3, r3
 800d826:	4313      	orrs	r3, r2
 800d828:	b29b      	uxth	r3, r3
 800d82a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d82e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d832:	b29a      	uxth	r2, r3
 800d834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d836:	801a      	strh	r2, [r3, #0]
 800d838:	e01a      	b.n	800d870 <USB_ActivateEndpoint+0x6ac>
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	785b      	ldrb	r3, [r3, #1]
 800d83e:	2b01      	cmp	r3, #1
 800d840:	d116      	bne.n	800d870 <USB_ActivateEndpoint+0x6ac>
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	657b      	str	r3, [r7, #84]	@ 0x54
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d84c:	b29b      	uxth	r3, r3
 800d84e:	461a      	mov	r2, r3
 800d850:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d852:	4413      	add	r3, r2
 800d854:	657b      	str	r3, [r7, #84]	@ 0x54
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	781b      	ldrb	r3, [r3, #0]
 800d85a:	00da      	lsls	r2, r3, #3
 800d85c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d85e:	4413      	add	r3, r2
 800d860:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d864:	653b      	str	r3, [r7, #80]	@ 0x50
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	691b      	ldr	r3, [r3, #16]
 800d86a:	b29a      	uxth	r2, r3
 800d86c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d86e:	801a      	strh	r2, [r3, #0]
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	647b      	str	r3, [r7, #68]	@ 0x44
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	785b      	ldrb	r3, [r3, #1]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d16b      	bne.n	800d954 <USB_ActivateEndpoint+0x790>
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d886:	b29b      	uxth	r3, r3
 800d888:	461a      	mov	r2, r3
 800d88a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d88c:	4413      	add	r3, r2
 800d88e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d890:	683b      	ldr	r3, [r7, #0]
 800d892:	781b      	ldrb	r3, [r3, #0]
 800d894:	00da      	lsls	r2, r3, #3
 800d896:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d898:	4413      	add	r3, r2
 800d89a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d89e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d8a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8a2:	881b      	ldrh	r3, [r3, #0]
 800d8a4:	b29b      	uxth	r3, r3
 800d8a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d8aa:	b29a      	uxth	r2, r3
 800d8ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ae:	801a      	strh	r2, [r3, #0]
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	691b      	ldr	r3, [r3, #16]
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d10a      	bne.n	800d8ce <USB_ActivateEndpoint+0x70a>
 800d8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ba:	881b      	ldrh	r3, [r3, #0]
 800d8bc:	b29b      	uxth	r3, r3
 800d8be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d8c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d8c6:	b29a      	uxth	r2, r3
 800d8c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ca:	801a      	strh	r2, [r3, #0]
 800d8cc:	e05b      	b.n	800d986 <USB_ActivateEndpoint+0x7c2>
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	691b      	ldr	r3, [r3, #16]
 800d8d2:	2b3e      	cmp	r3, #62	@ 0x3e
 800d8d4:	d81c      	bhi.n	800d910 <USB_ActivateEndpoint+0x74c>
 800d8d6:	683b      	ldr	r3, [r7, #0]
 800d8d8:	691b      	ldr	r3, [r3, #16]
 800d8da:	085b      	lsrs	r3, r3, #1
 800d8dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	691b      	ldr	r3, [r3, #16]
 800d8e4:	f003 0301 	and.w	r3, r3, #1
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d004      	beq.n	800d8f6 <USB_ActivateEndpoint+0x732>
 800d8ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d8f0:	3301      	adds	r3, #1
 800d8f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d8f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8f8:	881b      	ldrh	r3, [r3, #0]
 800d8fa:	b29a      	uxth	r2, r3
 800d8fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d900:	b29b      	uxth	r3, r3
 800d902:	029b      	lsls	r3, r3, #10
 800d904:	b29b      	uxth	r3, r3
 800d906:	4313      	orrs	r3, r2
 800d908:	b29a      	uxth	r2, r3
 800d90a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d90c:	801a      	strh	r2, [r3, #0]
 800d90e:	e03a      	b.n	800d986 <USB_ActivateEndpoint+0x7c2>
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	691b      	ldr	r3, [r3, #16]
 800d914:	095b      	lsrs	r3, r3, #5
 800d916:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	691b      	ldr	r3, [r3, #16]
 800d91e:	f003 031f 	and.w	r3, r3, #31
 800d922:	2b00      	cmp	r3, #0
 800d924:	d104      	bne.n	800d930 <USB_ActivateEndpoint+0x76c>
 800d926:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d92a:	3b01      	subs	r3, #1
 800d92c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d932:	881b      	ldrh	r3, [r3, #0]
 800d934:	b29a      	uxth	r2, r3
 800d936:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d93a:	b29b      	uxth	r3, r3
 800d93c:	029b      	lsls	r3, r3, #10
 800d93e:	b29b      	uxth	r3, r3
 800d940:	4313      	orrs	r3, r2
 800d942:	b29b      	uxth	r3, r3
 800d944:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d948:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d94c:	b29a      	uxth	r2, r3
 800d94e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d950:	801a      	strh	r2, [r3, #0]
 800d952:	e018      	b.n	800d986 <USB_ActivateEndpoint+0x7c2>
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	785b      	ldrb	r3, [r3, #1]
 800d958:	2b01      	cmp	r3, #1
 800d95a:	d114      	bne.n	800d986 <USB_ActivateEndpoint+0x7c2>
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d962:	b29b      	uxth	r3, r3
 800d964:	461a      	mov	r2, r3
 800d966:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d968:	4413      	add	r3, r2
 800d96a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	781b      	ldrb	r3, [r3, #0]
 800d970:	00da      	lsls	r2, r3, #3
 800d972:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d974:	4413      	add	r3, r2
 800d976:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d97a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d97c:	683b      	ldr	r3, [r7, #0]
 800d97e:	691b      	ldr	r3, [r3, #16]
 800d980:	b29a      	uxth	r2, r3
 800d982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d984:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d986:	687a      	ldr	r2, [r7, #4]
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	781b      	ldrb	r3, [r3, #0]
 800d98c:	009b      	lsls	r3, r3, #2
 800d98e:	4413      	add	r3, r2
 800d990:	881b      	ldrh	r3, [r3, #0]
 800d992:	b29b      	uxth	r3, r3
 800d994:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d998:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d99c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d99e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d9a0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800d9a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d9a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d9a8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800d9ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800d9ae:	687a      	ldr	r2, [r7, #4]
 800d9b0:	683b      	ldr	r3, [r7, #0]
 800d9b2:	781b      	ldrb	r3, [r3, #0]
 800d9b4:	009b      	lsls	r3, r3, #2
 800d9b6:	441a      	add	r2, r3
 800d9b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d9ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d9be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d9c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d9c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d9ca:	b29b      	uxth	r3, r3
 800d9cc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d9ce:	687a      	ldr	r2, [r7, #4]
 800d9d0:	683b      	ldr	r3, [r7, #0]
 800d9d2:	781b      	ldrb	r3, [r3, #0]
 800d9d4:	009b      	lsls	r3, r3, #2
 800d9d6:	4413      	add	r3, r2
 800d9d8:	881b      	ldrh	r3, [r3, #0]
 800d9da:	b29b      	uxth	r3, r3
 800d9dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d9e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d9e4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800d9e6:	687a      	ldr	r2, [r7, #4]
 800d9e8:	683b      	ldr	r3, [r7, #0]
 800d9ea:	781b      	ldrb	r3, [r3, #0]
 800d9ec:	009b      	lsls	r3, r3, #2
 800d9ee:	441a      	add	r2, r3
 800d9f0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800d9f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d9f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d9fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d9fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da02:	b29b      	uxth	r3, r3
 800da04:	8013      	strh	r3, [r2, #0]
 800da06:	e0bc      	b.n	800db82 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800da08:	687a      	ldr	r2, [r7, #4]
 800da0a:	683b      	ldr	r3, [r7, #0]
 800da0c:	781b      	ldrb	r3, [r3, #0]
 800da0e:	009b      	lsls	r3, r3, #2
 800da10:	4413      	add	r3, r2
 800da12:	881b      	ldrh	r3, [r3, #0]
 800da14:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800da18:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800da1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800da20:	2b00      	cmp	r3, #0
 800da22:	d01d      	beq.n	800da60 <USB_ActivateEndpoint+0x89c>
 800da24:	687a      	ldr	r2, [r7, #4]
 800da26:	683b      	ldr	r3, [r7, #0]
 800da28:	781b      	ldrb	r3, [r3, #0]
 800da2a:	009b      	lsls	r3, r3, #2
 800da2c:	4413      	add	r3, r2
 800da2e:	881b      	ldrh	r3, [r3, #0]
 800da30:	b29b      	uxth	r3, r3
 800da32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da3a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800da3e:	687a      	ldr	r2, [r7, #4]
 800da40:	683b      	ldr	r3, [r7, #0]
 800da42:	781b      	ldrb	r3, [r3, #0]
 800da44:	009b      	lsls	r3, r3, #2
 800da46:	441a      	add	r2, r3
 800da48:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800da4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800da50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800da54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800da58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da5c:	b29b      	uxth	r3, r3
 800da5e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800da60:	687a      	ldr	r2, [r7, #4]
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	781b      	ldrb	r3, [r3, #0]
 800da66:	009b      	lsls	r3, r3, #2
 800da68:	4413      	add	r3, r2
 800da6a:	881b      	ldrh	r3, [r3, #0]
 800da6c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800da70:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800da74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d01d      	beq.n	800dab8 <USB_ActivateEndpoint+0x8f4>
 800da7c:	687a      	ldr	r2, [r7, #4]
 800da7e:	683b      	ldr	r3, [r7, #0]
 800da80:	781b      	ldrb	r3, [r3, #0]
 800da82:	009b      	lsls	r3, r3, #2
 800da84:	4413      	add	r3, r2
 800da86:	881b      	ldrh	r3, [r3, #0]
 800da88:	b29b      	uxth	r3, r3
 800da8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800da8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800da92:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800da96:	687a      	ldr	r2, [r7, #4]
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	781b      	ldrb	r3, [r3, #0]
 800da9c:	009b      	lsls	r3, r3, #2
 800da9e:	441a      	add	r2, r3
 800daa0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800daa4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800daa8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800daac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dab0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dab4:	b29b      	uxth	r3, r3
 800dab6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800dab8:	683b      	ldr	r3, [r7, #0]
 800daba:	78db      	ldrb	r3, [r3, #3]
 800dabc:	2b01      	cmp	r3, #1
 800dabe:	d024      	beq.n	800db0a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dac0:	687a      	ldr	r2, [r7, #4]
 800dac2:	683b      	ldr	r3, [r7, #0]
 800dac4:	781b      	ldrb	r3, [r3, #0]
 800dac6:	009b      	lsls	r3, r3, #2
 800dac8:	4413      	add	r3, r2
 800daca:	881b      	ldrh	r3, [r3, #0]
 800dacc:	b29b      	uxth	r3, r3
 800dace:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dad2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dad6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800dada:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800dade:	f083 0320 	eor.w	r3, r3, #32
 800dae2:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800dae6:	687a      	ldr	r2, [r7, #4]
 800dae8:	683b      	ldr	r3, [r7, #0]
 800daea:	781b      	ldrb	r3, [r3, #0]
 800daec:	009b      	lsls	r3, r3, #2
 800daee:	441a      	add	r2, r3
 800daf0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800daf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800daf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dafc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db04:	b29b      	uxth	r3, r3
 800db06:	8013      	strh	r3, [r2, #0]
 800db08:	e01d      	b.n	800db46 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800db0a:	687a      	ldr	r2, [r7, #4]
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	781b      	ldrb	r3, [r3, #0]
 800db10:	009b      	lsls	r3, r3, #2
 800db12:	4413      	add	r3, r2
 800db14:	881b      	ldrh	r3, [r3, #0]
 800db16:	b29b      	uxth	r3, r3
 800db18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800db1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db20:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800db24:	687a      	ldr	r2, [r7, #4]
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	781b      	ldrb	r3, [r3, #0]
 800db2a:	009b      	lsls	r3, r3, #2
 800db2c:	441a      	add	r2, r3
 800db2e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800db32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db42:	b29b      	uxth	r3, r3
 800db44:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800db46:	687a      	ldr	r2, [r7, #4]
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	781b      	ldrb	r3, [r3, #0]
 800db4c:	009b      	lsls	r3, r3, #2
 800db4e:	4413      	add	r3, r2
 800db50:	881b      	ldrh	r3, [r3, #0]
 800db52:	b29b      	uxth	r3, r3
 800db54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800db58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db5c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800db60:	687a      	ldr	r2, [r7, #4]
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	781b      	ldrb	r3, [r3, #0]
 800db66:	009b      	lsls	r3, r3, #2
 800db68:	441a      	add	r2, r3
 800db6a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800db6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db7e:	b29b      	uxth	r3, r3
 800db80:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800db82:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800db86:	4618      	mov	r0, r3
 800db88:	379c      	adds	r7, #156	@ 0x9c
 800db8a:	46bd      	mov	sp, r7
 800db8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db90:	4770      	bx	lr
 800db92:	bf00      	nop

0800db94 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800db94:	b480      	push	{r7}
 800db96:	b08d      	sub	sp, #52	@ 0x34
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800db9e:	683b      	ldr	r3, [r7, #0]
 800dba0:	7b1b      	ldrb	r3, [r3, #12]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	f040 808e 	bne.w	800dcc4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	785b      	ldrb	r3, [r3, #1]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d044      	beq.n	800dc3a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dbb0:	687a      	ldr	r2, [r7, #4]
 800dbb2:	683b      	ldr	r3, [r7, #0]
 800dbb4:	781b      	ldrb	r3, [r3, #0]
 800dbb6:	009b      	lsls	r3, r3, #2
 800dbb8:	4413      	add	r3, r2
 800dbba:	881b      	ldrh	r3, [r3, #0]
 800dbbc:	81bb      	strh	r3, [r7, #12]
 800dbbe:	89bb      	ldrh	r3, [r7, #12]
 800dbc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d01b      	beq.n	800dc00 <USB_DeactivateEndpoint+0x6c>
 800dbc8:	687a      	ldr	r2, [r7, #4]
 800dbca:	683b      	ldr	r3, [r7, #0]
 800dbcc:	781b      	ldrb	r3, [r3, #0]
 800dbce:	009b      	lsls	r3, r3, #2
 800dbd0:	4413      	add	r3, r2
 800dbd2:	881b      	ldrh	r3, [r3, #0]
 800dbd4:	b29b      	uxth	r3, r3
 800dbd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dbda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dbde:	817b      	strh	r3, [r7, #10]
 800dbe0:	687a      	ldr	r2, [r7, #4]
 800dbe2:	683b      	ldr	r3, [r7, #0]
 800dbe4:	781b      	ldrb	r3, [r3, #0]
 800dbe6:	009b      	lsls	r3, r3, #2
 800dbe8:	441a      	add	r2, r3
 800dbea:	897b      	ldrh	r3, [r7, #10]
 800dbec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dbf0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dbf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dbf8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dbfc:	b29b      	uxth	r3, r3
 800dbfe:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dc00:	687a      	ldr	r2, [r7, #4]
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	781b      	ldrb	r3, [r3, #0]
 800dc06:	009b      	lsls	r3, r3, #2
 800dc08:	4413      	add	r3, r2
 800dc0a:	881b      	ldrh	r3, [r3, #0]
 800dc0c:	b29b      	uxth	r3, r3
 800dc0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc16:	813b      	strh	r3, [r7, #8]
 800dc18:	687a      	ldr	r2, [r7, #4]
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	781b      	ldrb	r3, [r3, #0]
 800dc1e:	009b      	lsls	r3, r3, #2
 800dc20:	441a      	add	r2, r3
 800dc22:	893b      	ldrh	r3, [r7, #8]
 800dc24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dc30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc34:	b29b      	uxth	r3, r3
 800dc36:	8013      	strh	r3, [r2, #0]
 800dc38:	e192      	b.n	800df60 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dc3a:	687a      	ldr	r2, [r7, #4]
 800dc3c:	683b      	ldr	r3, [r7, #0]
 800dc3e:	781b      	ldrb	r3, [r3, #0]
 800dc40:	009b      	lsls	r3, r3, #2
 800dc42:	4413      	add	r3, r2
 800dc44:	881b      	ldrh	r3, [r3, #0]
 800dc46:	827b      	strh	r3, [r7, #18]
 800dc48:	8a7b      	ldrh	r3, [r7, #18]
 800dc4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d01b      	beq.n	800dc8a <USB_DeactivateEndpoint+0xf6>
 800dc52:	687a      	ldr	r2, [r7, #4]
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	781b      	ldrb	r3, [r3, #0]
 800dc58:	009b      	lsls	r3, r3, #2
 800dc5a:	4413      	add	r3, r2
 800dc5c:	881b      	ldrh	r3, [r3, #0]
 800dc5e:	b29b      	uxth	r3, r3
 800dc60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dc64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dc68:	823b      	strh	r3, [r7, #16]
 800dc6a:	687a      	ldr	r2, [r7, #4]
 800dc6c:	683b      	ldr	r3, [r7, #0]
 800dc6e:	781b      	ldrb	r3, [r3, #0]
 800dc70:	009b      	lsls	r3, r3, #2
 800dc72:	441a      	add	r2, r3
 800dc74:	8a3b      	ldrh	r3, [r7, #16]
 800dc76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dc7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dc7e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dc82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc86:	b29b      	uxth	r3, r3
 800dc88:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dc8a:	687a      	ldr	r2, [r7, #4]
 800dc8c:	683b      	ldr	r3, [r7, #0]
 800dc8e:	781b      	ldrb	r3, [r3, #0]
 800dc90:	009b      	lsls	r3, r3, #2
 800dc92:	4413      	add	r3, r2
 800dc94:	881b      	ldrh	r3, [r3, #0]
 800dc96:	b29b      	uxth	r3, r3
 800dc98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800dc9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dca0:	81fb      	strh	r3, [r7, #14]
 800dca2:	687a      	ldr	r2, [r7, #4]
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	781b      	ldrb	r3, [r3, #0]
 800dca8:	009b      	lsls	r3, r3, #2
 800dcaa:	441a      	add	r2, r3
 800dcac:	89fb      	ldrh	r3, [r7, #14]
 800dcae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dcb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dcb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dcba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcbe:	b29b      	uxth	r3, r3
 800dcc0:	8013      	strh	r3, [r2, #0]
 800dcc2:	e14d      	b.n	800df60 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	785b      	ldrb	r3, [r3, #1]
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	f040 80a5 	bne.w	800de18 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dcce:	687a      	ldr	r2, [r7, #4]
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	781b      	ldrb	r3, [r3, #0]
 800dcd4:	009b      	lsls	r3, r3, #2
 800dcd6:	4413      	add	r3, r2
 800dcd8:	881b      	ldrh	r3, [r3, #0]
 800dcda:	843b      	strh	r3, [r7, #32]
 800dcdc:	8c3b      	ldrh	r3, [r7, #32]
 800dcde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d01b      	beq.n	800dd1e <USB_DeactivateEndpoint+0x18a>
 800dce6:	687a      	ldr	r2, [r7, #4]
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	781b      	ldrb	r3, [r3, #0]
 800dcec:	009b      	lsls	r3, r3, #2
 800dcee:	4413      	add	r3, r2
 800dcf0:	881b      	ldrh	r3, [r3, #0]
 800dcf2:	b29b      	uxth	r3, r3
 800dcf4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dcf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dcfc:	83fb      	strh	r3, [r7, #30]
 800dcfe:	687a      	ldr	r2, [r7, #4]
 800dd00:	683b      	ldr	r3, [r7, #0]
 800dd02:	781b      	ldrb	r3, [r3, #0]
 800dd04:	009b      	lsls	r3, r3, #2
 800dd06:	441a      	add	r2, r3
 800dd08:	8bfb      	ldrh	r3, [r7, #30]
 800dd0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dd0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dd12:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dd16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd1a:	b29b      	uxth	r3, r3
 800dd1c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dd1e:	687a      	ldr	r2, [r7, #4]
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	781b      	ldrb	r3, [r3, #0]
 800dd24:	009b      	lsls	r3, r3, #2
 800dd26:	4413      	add	r3, r2
 800dd28:	881b      	ldrh	r3, [r3, #0]
 800dd2a:	83bb      	strh	r3, [r7, #28]
 800dd2c:	8bbb      	ldrh	r3, [r7, #28]
 800dd2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d01b      	beq.n	800dd6e <USB_DeactivateEndpoint+0x1da>
 800dd36:	687a      	ldr	r2, [r7, #4]
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	781b      	ldrb	r3, [r3, #0]
 800dd3c:	009b      	lsls	r3, r3, #2
 800dd3e:	4413      	add	r3, r2
 800dd40:	881b      	ldrh	r3, [r3, #0]
 800dd42:	b29b      	uxth	r3, r3
 800dd44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dd48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dd4c:	837b      	strh	r3, [r7, #26]
 800dd4e:	687a      	ldr	r2, [r7, #4]
 800dd50:	683b      	ldr	r3, [r7, #0]
 800dd52:	781b      	ldrb	r3, [r3, #0]
 800dd54:	009b      	lsls	r3, r3, #2
 800dd56:	441a      	add	r2, r3
 800dd58:	8b7b      	ldrh	r3, [r7, #26]
 800dd5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dd5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dd62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dd66:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dd6a:	b29b      	uxth	r3, r3
 800dd6c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800dd6e:	687a      	ldr	r2, [r7, #4]
 800dd70:	683b      	ldr	r3, [r7, #0]
 800dd72:	781b      	ldrb	r3, [r3, #0]
 800dd74:	009b      	lsls	r3, r3, #2
 800dd76:	4413      	add	r3, r2
 800dd78:	881b      	ldrh	r3, [r3, #0]
 800dd7a:	b29b      	uxth	r3, r3
 800dd7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800dd80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dd84:	833b      	strh	r3, [r7, #24]
 800dd86:	687a      	ldr	r2, [r7, #4]
 800dd88:	683b      	ldr	r3, [r7, #0]
 800dd8a:	781b      	ldrb	r3, [r3, #0]
 800dd8c:	009b      	lsls	r3, r3, #2
 800dd8e:	441a      	add	r2, r3
 800dd90:	8b3b      	ldrh	r3, [r7, #24]
 800dd92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dd96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dd9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dd9e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800dda2:	b29b      	uxth	r3, r3
 800dda4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dda6:	687a      	ldr	r2, [r7, #4]
 800dda8:	683b      	ldr	r3, [r7, #0]
 800ddaa:	781b      	ldrb	r3, [r3, #0]
 800ddac:	009b      	lsls	r3, r3, #2
 800ddae:	4413      	add	r3, r2
 800ddb0:	881b      	ldrh	r3, [r3, #0]
 800ddb2:	b29b      	uxth	r3, r3
 800ddb4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ddb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ddbc:	82fb      	strh	r3, [r7, #22]
 800ddbe:	687a      	ldr	r2, [r7, #4]
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	781b      	ldrb	r3, [r3, #0]
 800ddc4:	009b      	lsls	r3, r3, #2
 800ddc6:	441a      	add	r2, r3
 800ddc8:	8afb      	ldrh	r3, [r7, #22]
 800ddca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ddce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ddd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ddd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ddda:	b29b      	uxth	r3, r3
 800dddc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ddde:	687a      	ldr	r2, [r7, #4]
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	781b      	ldrb	r3, [r3, #0]
 800dde4:	009b      	lsls	r3, r3, #2
 800dde6:	4413      	add	r3, r2
 800dde8:	881b      	ldrh	r3, [r3, #0]
 800ddea:	b29b      	uxth	r3, r3
 800ddec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ddf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ddf4:	82bb      	strh	r3, [r7, #20]
 800ddf6:	687a      	ldr	r2, [r7, #4]
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	781b      	ldrb	r3, [r3, #0]
 800ddfc:	009b      	lsls	r3, r3, #2
 800ddfe:	441a      	add	r2, r3
 800de00:	8abb      	ldrh	r3, [r7, #20]
 800de02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800de0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de12:	b29b      	uxth	r3, r3
 800de14:	8013      	strh	r3, [r2, #0]
 800de16:	e0a3      	b.n	800df60 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800de18:	687a      	ldr	r2, [r7, #4]
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	781b      	ldrb	r3, [r3, #0]
 800de1e:	009b      	lsls	r3, r3, #2
 800de20:	4413      	add	r3, r2
 800de22:	881b      	ldrh	r3, [r3, #0]
 800de24:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800de26:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800de28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d01b      	beq.n	800de68 <USB_DeactivateEndpoint+0x2d4>
 800de30:	687a      	ldr	r2, [r7, #4]
 800de32:	683b      	ldr	r3, [r7, #0]
 800de34:	781b      	ldrb	r3, [r3, #0]
 800de36:	009b      	lsls	r3, r3, #2
 800de38:	4413      	add	r3, r2
 800de3a:	881b      	ldrh	r3, [r3, #0]
 800de3c:	b29b      	uxth	r3, r3
 800de3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de46:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800de48:	687a      	ldr	r2, [r7, #4]
 800de4a:	683b      	ldr	r3, [r7, #0]
 800de4c:	781b      	ldrb	r3, [r3, #0]
 800de4e:	009b      	lsls	r3, r3, #2
 800de50:	441a      	add	r2, r3
 800de52:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800de54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800de58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800de5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800de60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de64:	b29b      	uxth	r3, r3
 800de66:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800de68:	687a      	ldr	r2, [r7, #4]
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	781b      	ldrb	r3, [r3, #0]
 800de6e:	009b      	lsls	r3, r3, #2
 800de70:	4413      	add	r3, r2
 800de72:	881b      	ldrh	r3, [r3, #0]
 800de74:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800de76:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800de78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d01b      	beq.n	800deb8 <USB_DeactivateEndpoint+0x324>
 800de80:	687a      	ldr	r2, [r7, #4]
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	781b      	ldrb	r3, [r3, #0]
 800de86:	009b      	lsls	r3, r3, #2
 800de88:	4413      	add	r3, r2
 800de8a:	881b      	ldrh	r3, [r3, #0]
 800de8c:	b29b      	uxth	r3, r3
 800de8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800de92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800de96:	853b      	strh	r3, [r7, #40]	@ 0x28
 800de98:	687a      	ldr	r2, [r7, #4]
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	781b      	ldrb	r3, [r3, #0]
 800de9e:	009b      	lsls	r3, r3, #2
 800dea0:	441a      	add	r2, r3
 800dea2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800dea4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dea8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800deac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800deb0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800deb4:	b29b      	uxth	r3, r3
 800deb6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800deb8:	687a      	ldr	r2, [r7, #4]
 800deba:	683b      	ldr	r3, [r7, #0]
 800debc:	781b      	ldrb	r3, [r3, #0]
 800debe:	009b      	lsls	r3, r3, #2
 800dec0:	4413      	add	r3, r2
 800dec2:	881b      	ldrh	r3, [r3, #0]
 800dec4:	b29b      	uxth	r3, r3
 800dec6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800deca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800dece:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800ded0:	687a      	ldr	r2, [r7, #4]
 800ded2:	683b      	ldr	r3, [r7, #0]
 800ded4:	781b      	ldrb	r3, [r3, #0]
 800ded6:	009b      	lsls	r3, r3, #2
 800ded8:	441a      	add	r2, r3
 800deda:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800dedc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800dee0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800dee4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800dee8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800deec:	b29b      	uxth	r3, r3
 800deee:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800def0:	687a      	ldr	r2, [r7, #4]
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	781b      	ldrb	r3, [r3, #0]
 800def6:	009b      	lsls	r3, r3, #2
 800def8:	4413      	add	r3, r2
 800defa:	881b      	ldrh	r3, [r3, #0]
 800defc:	b29b      	uxth	r3, r3
 800defe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df06:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800df08:	687a      	ldr	r2, [r7, #4]
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	781b      	ldrb	r3, [r3, #0]
 800df0e:	009b      	lsls	r3, r3, #2
 800df10:	441a      	add	r2, r3
 800df12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800df14:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df18:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df24:	b29b      	uxth	r3, r3
 800df26:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800df28:	687a      	ldr	r2, [r7, #4]
 800df2a:	683b      	ldr	r3, [r7, #0]
 800df2c:	781b      	ldrb	r3, [r3, #0]
 800df2e:	009b      	lsls	r3, r3, #2
 800df30:	4413      	add	r3, r2
 800df32:	881b      	ldrh	r3, [r3, #0]
 800df34:	b29b      	uxth	r3, r3
 800df36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800df3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800df3e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800df40:	687a      	ldr	r2, [r7, #4]
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	781b      	ldrb	r3, [r3, #0]
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	441a      	add	r2, r3
 800df4a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800df4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800df58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800df5c:	b29b      	uxth	r3, r3
 800df5e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800df60:	2300      	movs	r3, #0
}
 800df62:	4618      	mov	r0, r3
 800df64:	3734      	adds	r7, #52	@ 0x34
 800df66:	46bd      	mov	sp, r7
 800df68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6c:	4770      	bx	lr

0800df6e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800df6e:	b580      	push	{r7, lr}
 800df70:	b0ac      	sub	sp, #176	@ 0xb0
 800df72:	af00      	add	r7, sp, #0
 800df74:	6078      	str	r0, [r7, #4]
 800df76:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800df78:	683b      	ldr	r3, [r7, #0]
 800df7a:	785b      	ldrb	r3, [r3, #1]
 800df7c:	2b01      	cmp	r3, #1
 800df7e:	f040 84ca 	bne.w	800e916 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	699a      	ldr	r2, [r3, #24]
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	691b      	ldr	r3, [r3, #16]
 800df8a:	429a      	cmp	r2, r3
 800df8c:	d904      	bls.n	800df98 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800df8e:	683b      	ldr	r3, [r7, #0]
 800df90:	691b      	ldr	r3, [r3, #16]
 800df92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800df96:	e003      	b.n	800dfa0 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	699b      	ldr	r3, [r3, #24]
 800df9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800dfa0:	683b      	ldr	r3, [r7, #0]
 800dfa2:	7b1b      	ldrb	r3, [r3, #12]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d122      	bne.n	800dfee <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	6959      	ldr	r1, [r3, #20]
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	88da      	ldrh	r2, [r3, #6]
 800dfb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfb4:	b29b      	uxth	r3, r3
 800dfb6:	6878      	ldr	r0, [r7, #4]
 800dfb8:	f000 febd 	bl	800ed36 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	613b      	str	r3, [r7, #16]
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dfc6:	b29b      	uxth	r3, r3
 800dfc8:	461a      	mov	r2, r3
 800dfca:	693b      	ldr	r3, [r7, #16]
 800dfcc:	4413      	add	r3, r2
 800dfce:	613b      	str	r3, [r7, #16]
 800dfd0:	683b      	ldr	r3, [r7, #0]
 800dfd2:	781b      	ldrb	r3, [r3, #0]
 800dfd4:	00da      	lsls	r2, r3, #3
 800dfd6:	693b      	ldr	r3, [r7, #16]
 800dfd8:	4413      	add	r3, r2
 800dfda:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800dfde:	60fb      	str	r3, [r7, #12]
 800dfe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfe4:	b29a      	uxth	r2, r3
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	801a      	strh	r2, [r3, #0]
 800dfea:	f000 bc6f 	b.w	800e8cc <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800dfee:	683b      	ldr	r3, [r7, #0]
 800dff0:	78db      	ldrb	r3, [r3, #3]
 800dff2:	2b02      	cmp	r3, #2
 800dff4:	f040 831e 	bne.w	800e634 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800dff8:	683b      	ldr	r3, [r7, #0]
 800dffa:	6a1a      	ldr	r2, [r3, #32]
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	691b      	ldr	r3, [r3, #16]
 800e000:	429a      	cmp	r2, r3
 800e002:	f240 82cf 	bls.w	800e5a4 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e006:	687a      	ldr	r2, [r7, #4]
 800e008:	683b      	ldr	r3, [r7, #0]
 800e00a:	781b      	ldrb	r3, [r3, #0]
 800e00c:	009b      	lsls	r3, r3, #2
 800e00e:	4413      	add	r3, r2
 800e010:	881b      	ldrh	r3, [r3, #0]
 800e012:	b29b      	uxth	r3, r3
 800e014:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e018:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e01c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800e020:	687a      	ldr	r2, [r7, #4]
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	781b      	ldrb	r3, [r3, #0]
 800e026:	009b      	lsls	r3, r3, #2
 800e028:	441a      	add	r2, r3
 800e02a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800e02e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e032:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e036:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e03a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e03e:	b29b      	uxth	r3, r3
 800e040:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	6a1a      	ldr	r2, [r3, #32]
 800e046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e04a:	1ad2      	subs	r2, r2, r3
 800e04c:	683b      	ldr	r3, [r7, #0]
 800e04e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e050:	687a      	ldr	r2, [r7, #4]
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	781b      	ldrb	r3, [r3, #0]
 800e056:	009b      	lsls	r3, r3, #2
 800e058:	4413      	add	r3, r2
 800e05a:	881b      	ldrh	r3, [r3, #0]
 800e05c:	b29b      	uxth	r3, r3
 800e05e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e062:	2b00      	cmp	r3, #0
 800e064:	f000 814f 	beq.w	800e306 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	633b      	str	r3, [r7, #48]	@ 0x30
 800e06c:	683b      	ldr	r3, [r7, #0]
 800e06e:	785b      	ldrb	r3, [r3, #1]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d16b      	bne.n	800e14c <USB_EPStartXfer+0x1de>
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e07e:	b29b      	uxth	r3, r3
 800e080:	461a      	mov	r2, r3
 800e082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e084:	4413      	add	r3, r2
 800e086:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e088:	683b      	ldr	r3, [r7, #0]
 800e08a:	781b      	ldrb	r3, [r3, #0]
 800e08c:	00da      	lsls	r2, r3, #3
 800e08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e090:	4413      	add	r3, r2
 800e092:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e096:	627b      	str	r3, [r7, #36]	@ 0x24
 800e098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e09a:	881b      	ldrh	r3, [r3, #0]
 800e09c:	b29b      	uxth	r3, r3
 800e09e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e0a2:	b29a      	uxth	r2, r3
 800e0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0a6:	801a      	strh	r2, [r3, #0]
 800e0a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d10a      	bne.n	800e0c6 <USB_EPStartXfer+0x158>
 800e0b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0b2:	881b      	ldrh	r3, [r3, #0]
 800e0b4:	b29b      	uxth	r3, r3
 800e0b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e0ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e0be:	b29a      	uxth	r2, r3
 800e0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0c2:	801a      	strh	r2, [r3, #0]
 800e0c4:	e05b      	b.n	800e17e <USB_EPStartXfer+0x210>
 800e0c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0ca:	2b3e      	cmp	r3, #62	@ 0x3e
 800e0cc:	d81c      	bhi.n	800e108 <USB_EPStartXfer+0x19a>
 800e0ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0d2:	085b      	lsrs	r3, r3, #1
 800e0d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e0d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e0dc:	f003 0301 	and.w	r3, r3, #1
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d004      	beq.n	800e0ee <USB_EPStartXfer+0x180>
 800e0e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e0e8:	3301      	adds	r3, #1
 800e0ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0f0:	881b      	ldrh	r3, [r3, #0]
 800e0f2:	b29a      	uxth	r2, r3
 800e0f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e0f8:	b29b      	uxth	r3, r3
 800e0fa:	029b      	lsls	r3, r3, #10
 800e0fc:	b29b      	uxth	r3, r3
 800e0fe:	4313      	orrs	r3, r2
 800e100:	b29a      	uxth	r2, r3
 800e102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e104:	801a      	strh	r2, [r3, #0]
 800e106:	e03a      	b.n	800e17e <USB_EPStartXfer+0x210>
 800e108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e10c:	095b      	lsrs	r3, r3, #5
 800e10e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e112:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e116:	f003 031f 	and.w	r3, r3, #31
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d104      	bne.n	800e128 <USB_EPStartXfer+0x1ba>
 800e11e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e122:	3b01      	subs	r3, #1
 800e124:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e12a:	881b      	ldrh	r3, [r3, #0]
 800e12c:	b29a      	uxth	r2, r3
 800e12e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e132:	b29b      	uxth	r3, r3
 800e134:	029b      	lsls	r3, r3, #10
 800e136:	b29b      	uxth	r3, r3
 800e138:	4313      	orrs	r3, r2
 800e13a:	b29b      	uxth	r3, r3
 800e13c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e140:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e144:	b29a      	uxth	r2, r3
 800e146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e148:	801a      	strh	r2, [r3, #0]
 800e14a:	e018      	b.n	800e17e <USB_EPStartXfer+0x210>
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	785b      	ldrb	r3, [r3, #1]
 800e150:	2b01      	cmp	r3, #1
 800e152:	d114      	bne.n	800e17e <USB_EPStartXfer+0x210>
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e15a:	b29b      	uxth	r3, r3
 800e15c:	461a      	mov	r2, r3
 800e15e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e160:	4413      	add	r3, r2
 800e162:	633b      	str	r3, [r7, #48]	@ 0x30
 800e164:	683b      	ldr	r3, [r7, #0]
 800e166:	781b      	ldrb	r3, [r3, #0]
 800e168:	00da      	lsls	r2, r3, #3
 800e16a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e16c:	4413      	add	r3, r2
 800e16e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e172:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e174:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e178:	b29a      	uxth	r2, r3
 800e17a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e17c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e17e:	683b      	ldr	r3, [r7, #0]
 800e180:	895b      	ldrh	r3, [r3, #10]
 800e182:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	6959      	ldr	r1, [r3, #20]
 800e18a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e18e:	b29b      	uxth	r3, r3
 800e190:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e194:	6878      	ldr	r0, [r7, #4]
 800e196:	f000 fdce 	bl	800ed36 <USB_WritePMA>
            ep->xfer_buff += len;
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	695a      	ldr	r2, [r3, #20]
 800e19e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1a2:	441a      	add	r2, r3
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e1a8:	683b      	ldr	r3, [r7, #0]
 800e1aa:	6a1a      	ldr	r2, [r3, #32]
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	691b      	ldr	r3, [r3, #16]
 800e1b0:	429a      	cmp	r2, r3
 800e1b2:	d907      	bls.n	800e1c4 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	6a1a      	ldr	r2, [r3, #32]
 800e1b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e1bc:	1ad2      	subs	r2, r2, r3
 800e1be:	683b      	ldr	r3, [r7, #0]
 800e1c0:	621a      	str	r2, [r3, #32]
 800e1c2:	e006      	b.n	800e1d2 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800e1c4:	683b      	ldr	r3, [r7, #0]
 800e1c6:	6a1b      	ldr	r3, [r3, #32]
 800e1c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	2200      	movs	r2, #0
 800e1d0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e1d2:	683b      	ldr	r3, [r7, #0]
 800e1d4:	785b      	ldrb	r3, [r3, #1]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d16b      	bne.n	800e2b2 <USB_EPStartXfer+0x344>
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	61bb      	str	r3, [r7, #24]
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e1e4:	b29b      	uxth	r3, r3
 800e1e6:	461a      	mov	r2, r3
 800e1e8:	69bb      	ldr	r3, [r7, #24]
 800e1ea:	4413      	add	r3, r2
 800e1ec:	61bb      	str	r3, [r7, #24]
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	781b      	ldrb	r3, [r3, #0]
 800e1f2:	00da      	lsls	r2, r3, #3
 800e1f4:	69bb      	ldr	r3, [r7, #24]
 800e1f6:	4413      	add	r3, r2
 800e1f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e1fc:	617b      	str	r3, [r7, #20]
 800e1fe:	697b      	ldr	r3, [r7, #20]
 800e200:	881b      	ldrh	r3, [r3, #0]
 800e202:	b29b      	uxth	r3, r3
 800e204:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e208:	b29a      	uxth	r2, r3
 800e20a:	697b      	ldr	r3, [r7, #20]
 800e20c:	801a      	strh	r2, [r3, #0]
 800e20e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e212:	2b00      	cmp	r3, #0
 800e214:	d10a      	bne.n	800e22c <USB_EPStartXfer+0x2be>
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	881b      	ldrh	r3, [r3, #0]
 800e21a:	b29b      	uxth	r3, r3
 800e21c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e220:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e224:	b29a      	uxth	r2, r3
 800e226:	697b      	ldr	r3, [r7, #20]
 800e228:	801a      	strh	r2, [r3, #0]
 800e22a:	e05d      	b.n	800e2e8 <USB_EPStartXfer+0x37a>
 800e22c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e230:	2b3e      	cmp	r3, #62	@ 0x3e
 800e232:	d81c      	bhi.n	800e26e <USB_EPStartXfer+0x300>
 800e234:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e238:	085b      	lsrs	r3, r3, #1
 800e23a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e23e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e242:	f003 0301 	and.w	r3, r3, #1
 800e246:	2b00      	cmp	r3, #0
 800e248:	d004      	beq.n	800e254 <USB_EPStartXfer+0x2e6>
 800e24a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e24e:	3301      	adds	r3, #1
 800e250:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e254:	697b      	ldr	r3, [r7, #20]
 800e256:	881b      	ldrh	r3, [r3, #0]
 800e258:	b29a      	uxth	r2, r3
 800e25a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e25e:	b29b      	uxth	r3, r3
 800e260:	029b      	lsls	r3, r3, #10
 800e262:	b29b      	uxth	r3, r3
 800e264:	4313      	orrs	r3, r2
 800e266:	b29a      	uxth	r2, r3
 800e268:	697b      	ldr	r3, [r7, #20]
 800e26a:	801a      	strh	r2, [r3, #0]
 800e26c:	e03c      	b.n	800e2e8 <USB_EPStartXfer+0x37a>
 800e26e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e272:	095b      	lsrs	r3, r3, #5
 800e274:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e278:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e27c:	f003 031f 	and.w	r3, r3, #31
 800e280:	2b00      	cmp	r3, #0
 800e282:	d104      	bne.n	800e28e <USB_EPStartXfer+0x320>
 800e284:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e288:	3b01      	subs	r3, #1
 800e28a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e28e:	697b      	ldr	r3, [r7, #20]
 800e290:	881b      	ldrh	r3, [r3, #0]
 800e292:	b29a      	uxth	r2, r3
 800e294:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e298:	b29b      	uxth	r3, r3
 800e29a:	029b      	lsls	r3, r3, #10
 800e29c:	b29b      	uxth	r3, r3
 800e29e:	4313      	orrs	r3, r2
 800e2a0:	b29b      	uxth	r3, r3
 800e2a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e2a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e2aa:	b29a      	uxth	r2, r3
 800e2ac:	697b      	ldr	r3, [r7, #20]
 800e2ae:	801a      	strh	r2, [r3, #0]
 800e2b0:	e01a      	b.n	800e2e8 <USB_EPStartXfer+0x37a>
 800e2b2:	683b      	ldr	r3, [r7, #0]
 800e2b4:	785b      	ldrb	r3, [r3, #1]
 800e2b6:	2b01      	cmp	r3, #1
 800e2b8:	d116      	bne.n	800e2e8 <USB_EPStartXfer+0x37a>
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	623b      	str	r3, [r7, #32]
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e2c4:	b29b      	uxth	r3, r3
 800e2c6:	461a      	mov	r2, r3
 800e2c8:	6a3b      	ldr	r3, [r7, #32]
 800e2ca:	4413      	add	r3, r2
 800e2cc:	623b      	str	r3, [r7, #32]
 800e2ce:	683b      	ldr	r3, [r7, #0]
 800e2d0:	781b      	ldrb	r3, [r3, #0]
 800e2d2:	00da      	lsls	r2, r3, #3
 800e2d4:	6a3b      	ldr	r3, [r7, #32]
 800e2d6:	4413      	add	r3, r2
 800e2d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e2dc:	61fb      	str	r3, [r7, #28]
 800e2de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2e2:	b29a      	uxth	r2, r3
 800e2e4:	69fb      	ldr	r3, [r7, #28]
 800e2e6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e2e8:	683b      	ldr	r3, [r7, #0]
 800e2ea:	891b      	ldrh	r3, [r3, #8]
 800e2ec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	6959      	ldr	r1, [r3, #20]
 800e2f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e2f8:	b29b      	uxth	r3, r3
 800e2fa:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e2fe:	6878      	ldr	r0, [r7, #4]
 800e300:	f000 fd19 	bl	800ed36 <USB_WritePMA>
 800e304:	e2e2      	b.n	800e8cc <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e306:	683b      	ldr	r3, [r7, #0]
 800e308:	785b      	ldrb	r3, [r3, #1]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d16b      	bne.n	800e3e6 <USB_EPStartXfer+0x478>
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e318:	b29b      	uxth	r3, r3
 800e31a:	461a      	mov	r2, r3
 800e31c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e31e:	4413      	add	r3, r2
 800e320:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e322:	683b      	ldr	r3, [r7, #0]
 800e324:	781b      	ldrb	r3, [r3, #0]
 800e326:	00da      	lsls	r2, r3, #3
 800e328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e32a:	4413      	add	r3, r2
 800e32c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e330:	647b      	str	r3, [r7, #68]	@ 0x44
 800e332:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e334:	881b      	ldrh	r3, [r3, #0]
 800e336:	b29b      	uxth	r3, r3
 800e338:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e33c:	b29a      	uxth	r2, r3
 800e33e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e340:	801a      	strh	r2, [r3, #0]
 800e342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e346:	2b00      	cmp	r3, #0
 800e348:	d10a      	bne.n	800e360 <USB_EPStartXfer+0x3f2>
 800e34a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e34c:	881b      	ldrh	r3, [r3, #0]
 800e34e:	b29b      	uxth	r3, r3
 800e350:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e354:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e358:	b29a      	uxth	r2, r3
 800e35a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e35c:	801a      	strh	r2, [r3, #0]
 800e35e:	e05d      	b.n	800e41c <USB_EPStartXfer+0x4ae>
 800e360:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e364:	2b3e      	cmp	r3, #62	@ 0x3e
 800e366:	d81c      	bhi.n	800e3a2 <USB_EPStartXfer+0x434>
 800e368:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e36c:	085b      	lsrs	r3, r3, #1
 800e36e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e372:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e376:	f003 0301 	and.w	r3, r3, #1
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d004      	beq.n	800e388 <USB_EPStartXfer+0x41a>
 800e37e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e382:	3301      	adds	r3, #1
 800e384:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e388:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e38a:	881b      	ldrh	r3, [r3, #0]
 800e38c:	b29a      	uxth	r2, r3
 800e38e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e392:	b29b      	uxth	r3, r3
 800e394:	029b      	lsls	r3, r3, #10
 800e396:	b29b      	uxth	r3, r3
 800e398:	4313      	orrs	r3, r2
 800e39a:	b29a      	uxth	r2, r3
 800e39c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e39e:	801a      	strh	r2, [r3, #0]
 800e3a0:	e03c      	b.n	800e41c <USB_EPStartXfer+0x4ae>
 800e3a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3a6:	095b      	lsrs	r3, r3, #5
 800e3a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e3ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e3b0:	f003 031f 	and.w	r3, r3, #31
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d104      	bne.n	800e3c2 <USB_EPStartXfer+0x454>
 800e3b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e3bc:	3b01      	subs	r3, #1
 800e3be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e3c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3c4:	881b      	ldrh	r3, [r3, #0]
 800e3c6:	b29a      	uxth	r2, r3
 800e3c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e3cc:	b29b      	uxth	r3, r3
 800e3ce:	029b      	lsls	r3, r3, #10
 800e3d0:	b29b      	uxth	r3, r3
 800e3d2:	4313      	orrs	r3, r2
 800e3d4:	b29b      	uxth	r3, r3
 800e3d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e3da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e3de:	b29a      	uxth	r2, r3
 800e3e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e3e2:	801a      	strh	r2, [r3, #0]
 800e3e4:	e01a      	b.n	800e41c <USB_EPStartXfer+0x4ae>
 800e3e6:	683b      	ldr	r3, [r7, #0]
 800e3e8:	785b      	ldrb	r3, [r3, #1]
 800e3ea:	2b01      	cmp	r3, #1
 800e3ec:	d116      	bne.n	800e41c <USB_EPStartXfer+0x4ae>
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	653b      	str	r3, [r7, #80]	@ 0x50
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e3f8:	b29b      	uxth	r3, r3
 800e3fa:	461a      	mov	r2, r3
 800e3fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e3fe:	4413      	add	r3, r2
 800e400:	653b      	str	r3, [r7, #80]	@ 0x50
 800e402:	683b      	ldr	r3, [r7, #0]
 800e404:	781b      	ldrb	r3, [r3, #0]
 800e406:	00da      	lsls	r2, r3, #3
 800e408:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e40a:	4413      	add	r3, r2
 800e40c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e410:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e412:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e416:	b29a      	uxth	r2, r3
 800e418:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e41a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	891b      	ldrh	r3, [r3, #8]
 800e420:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e424:	683b      	ldr	r3, [r7, #0]
 800e426:	6959      	ldr	r1, [r3, #20]
 800e428:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e42c:	b29b      	uxth	r3, r3
 800e42e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e432:	6878      	ldr	r0, [r7, #4]
 800e434:	f000 fc7f 	bl	800ed36 <USB_WritePMA>
            ep->xfer_buff += len;
 800e438:	683b      	ldr	r3, [r7, #0]
 800e43a:	695a      	ldr	r2, [r3, #20]
 800e43c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e440:	441a      	add	r2, r3
 800e442:	683b      	ldr	r3, [r7, #0]
 800e444:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	6a1a      	ldr	r2, [r3, #32]
 800e44a:	683b      	ldr	r3, [r7, #0]
 800e44c:	691b      	ldr	r3, [r3, #16]
 800e44e:	429a      	cmp	r2, r3
 800e450:	d907      	bls.n	800e462 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800e452:	683b      	ldr	r3, [r7, #0]
 800e454:	6a1a      	ldr	r2, [r3, #32]
 800e456:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e45a:	1ad2      	subs	r2, r2, r3
 800e45c:	683b      	ldr	r3, [r7, #0]
 800e45e:	621a      	str	r2, [r3, #32]
 800e460:	e006      	b.n	800e470 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	6a1b      	ldr	r3, [r3, #32]
 800e466:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800e46a:	683b      	ldr	r3, [r7, #0]
 800e46c:	2200      	movs	r2, #0
 800e46e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	643b      	str	r3, [r7, #64]	@ 0x40
 800e474:	683b      	ldr	r3, [r7, #0]
 800e476:	785b      	ldrb	r3, [r3, #1]
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d16b      	bne.n	800e554 <USB_EPStartXfer+0x5e6>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e486:	b29b      	uxth	r3, r3
 800e488:	461a      	mov	r2, r3
 800e48a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e48c:	4413      	add	r3, r2
 800e48e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e490:	683b      	ldr	r3, [r7, #0]
 800e492:	781b      	ldrb	r3, [r3, #0]
 800e494:	00da      	lsls	r2, r3, #3
 800e496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e498:	4413      	add	r3, r2
 800e49a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e49e:	637b      	str	r3, [r7, #52]	@ 0x34
 800e4a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4a2:	881b      	ldrh	r3, [r3, #0]
 800e4a4:	b29b      	uxth	r3, r3
 800e4a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e4aa:	b29a      	uxth	r2, r3
 800e4ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4ae:	801a      	strh	r2, [r3, #0]
 800e4b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d10a      	bne.n	800e4ce <USB_EPStartXfer+0x560>
 800e4b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4ba:	881b      	ldrh	r3, [r3, #0]
 800e4bc:	b29b      	uxth	r3, r3
 800e4be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e4c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e4c6:	b29a      	uxth	r2, r3
 800e4c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4ca:	801a      	strh	r2, [r3, #0]
 800e4cc:	e05b      	b.n	800e586 <USB_EPStartXfer+0x618>
 800e4ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4d2:	2b3e      	cmp	r3, #62	@ 0x3e
 800e4d4:	d81c      	bhi.n	800e510 <USB_EPStartXfer+0x5a2>
 800e4d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4da:	085b      	lsrs	r3, r3, #1
 800e4dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e4e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e4e4:	f003 0301 	and.w	r3, r3, #1
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d004      	beq.n	800e4f6 <USB_EPStartXfer+0x588>
 800e4ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e4f0:	3301      	adds	r3, #1
 800e4f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e4f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e4f8:	881b      	ldrh	r3, [r3, #0]
 800e4fa:	b29a      	uxth	r2, r3
 800e4fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e500:	b29b      	uxth	r3, r3
 800e502:	029b      	lsls	r3, r3, #10
 800e504:	b29b      	uxth	r3, r3
 800e506:	4313      	orrs	r3, r2
 800e508:	b29a      	uxth	r2, r3
 800e50a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e50c:	801a      	strh	r2, [r3, #0]
 800e50e:	e03a      	b.n	800e586 <USB_EPStartXfer+0x618>
 800e510:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e514:	095b      	lsrs	r3, r3, #5
 800e516:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e51a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e51e:	f003 031f 	and.w	r3, r3, #31
 800e522:	2b00      	cmp	r3, #0
 800e524:	d104      	bne.n	800e530 <USB_EPStartXfer+0x5c2>
 800e526:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e52a:	3b01      	subs	r3, #1
 800e52c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e532:	881b      	ldrh	r3, [r3, #0]
 800e534:	b29a      	uxth	r2, r3
 800e536:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e53a:	b29b      	uxth	r3, r3
 800e53c:	029b      	lsls	r3, r3, #10
 800e53e:	b29b      	uxth	r3, r3
 800e540:	4313      	orrs	r3, r2
 800e542:	b29b      	uxth	r3, r3
 800e544:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e548:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e54c:	b29a      	uxth	r2, r3
 800e54e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e550:	801a      	strh	r2, [r3, #0]
 800e552:	e018      	b.n	800e586 <USB_EPStartXfer+0x618>
 800e554:	683b      	ldr	r3, [r7, #0]
 800e556:	785b      	ldrb	r3, [r3, #1]
 800e558:	2b01      	cmp	r3, #1
 800e55a:	d114      	bne.n	800e586 <USB_EPStartXfer+0x618>
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e562:	b29b      	uxth	r3, r3
 800e564:	461a      	mov	r2, r3
 800e566:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e568:	4413      	add	r3, r2
 800e56a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	781b      	ldrb	r3, [r3, #0]
 800e570:	00da      	lsls	r2, r3, #3
 800e572:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e574:	4413      	add	r3, r2
 800e576:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e57a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e57c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e580:	b29a      	uxth	r2, r3
 800e582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e584:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e586:	683b      	ldr	r3, [r7, #0]
 800e588:	895b      	ldrh	r3, [r3, #10]
 800e58a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e58e:	683b      	ldr	r3, [r7, #0]
 800e590:	6959      	ldr	r1, [r3, #20]
 800e592:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e596:	b29b      	uxth	r3, r3
 800e598:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e59c:	6878      	ldr	r0, [r7, #4]
 800e59e:	f000 fbca 	bl	800ed36 <USB_WritePMA>
 800e5a2:	e193      	b.n	800e8cc <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800e5a4:	683b      	ldr	r3, [r7, #0]
 800e5a6:	6a1b      	ldr	r3, [r3, #32]
 800e5a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800e5ac:	687a      	ldr	r2, [r7, #4]
 800e5ae:	683b      	ldr	r3, [r7, #0]
 800e5b0:	781b      	ldrb	r3, [r3, #0]
 800e5b2:	009b      	lsls	r3, r3, #2
 800e5b4:	4413      	add	r3, r2
 800e5b6:	881b      	ldrh	r3, [r3, #0]
 800e5b8:	b29b      	uxth	r3, r3
 800e5ba:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e5be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e5c2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800e5c6:	687a      	ldr	r2, [r7, #4]
 800e5c8:	683b      	ldr	r3, [r7, #0]
 800e5ca:	781b      	ldrb	r3, [r3, #0]
 800e5cc:	009b      	lsls	r3, r3, #2
 800e5ce:	441a      	add	r2, r3
 800e5d0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800e5d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e5d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e5dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e5e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5e4:	b29b      	uxth	r3, r3
 800e5e6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e5f2:	b29b      	uxth	r3, r3
 800e5f4:	461a      	mov	r2, r3
 800e5f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e5f8:	4413      	add	r3, r2
 800e5fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e5fc:	683b      	ldr	r3, [r7, #0]
 800e5fe:	781b      	ldrb	r3, [r3, #0]
 800e600:	00da      	lsls	r2, r3, #3
 800e602:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e604:	4413      	add	r3, r2
 800e606:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e60a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e60c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e610:	b29a      	uxth	r2, r3
 800e612:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e614:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e616:	683b      	ldr	r3, [r7, #0]
 800e618:	891b      	ldrh	r3, [r3, #8]
 800e61a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e61e:	683b      	ldr	r3, [r7, #0]
 800e620:	6959      	ldr	r1, [r3, #20]
 800e622:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e626:	b29b      	uxth	r3, r3
 800e628:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e62c:	6878      	ldr	r0, [r7, #4]
 800e62e:	f000 fb82 	bl	800ed36 <USB_WritePMA>
 800e632:	e14b      	b.n	800e8cc <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800e634:	683b      	ldr	r3, [r7, #0]
 800e636:	6a1a      	ldr	r2, [r3, #32]
 800e638:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e63c:	1ad2      	subs	r2, r2, r3
 800e63e:	683b      	ldr	r3, [r7, #0]
 800e640:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e642:	687a      	ldr	r2, [r7, #4]
 800e644:	683b      	ldr	r3, [r7, #0]
 800e646:	781b      	ldrb	r3, [r3, #0]
 800e648:	009b      	lsls	r3, r3, #2
 800e64a:	4413      	add	r3, r2
 800e64c:	881b      	ldrh	r3, [r3, #0]
 800e64e:	b29b      	uxth	r3, r3
 800e650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e654:	2b00      	cmp	r3, #0
 800e656:	f000 809a 	beq.w	800e78e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	673b      	str	r3, [r7, #112]	@ 0x70
 800e65e:	683b      	ldr	r3, [r7, #0]
 800e660:	785b      	ldrb	r3, [r3, #1]
 800e662:	2b00      	cmp	r3, #0
 800e664:	d16b      	bne.n	800e73e <USB_EPStartXfer+0x7d0>
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e670:	b29b      	uxth	r3, r3
 800e672:	461a      	mov	r2, r3
 800e674:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e676:	4413      	add	r3, r2
 800e678:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e67a:	683b      	ldr	r3, [r7, #0]
 800e67c:	781b      	ldrb	r3, [r3, #0]
 800e67e:	00da      	lsls	r2, r3, #3
 800e680:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e682:	4413      	add	r3, r2
 800e684:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e688:	667b      	str	r3, [r7, #100]	@ 0x64
 800e68a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e68c:	881b      	ldrh	r3, [r3, #0]
 800e68e:	b29b      	uxth	r3, r3
 800e690:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e694:	b29a      	uxth	r2, r3
 800e696:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e698:	801a      	strh	r2, [r3, #0]
 800e69a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d10a      	bne.n	800e6b8 <USB_EPStartXfer+0x74a>
 800e6a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6a4:	881b      	ldrh	r3, [r3, #0]
 800e6a6:	b29b      	uxth	r3, r3
 800e6a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e6ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e6b0:	b29a      	uxth	r2, r3
 800e6b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6b4:	801a      	strh	r2, [r3, #0]
 800e6b6:	e05b      	b.n	800e770 <USB_EPStartXfer+0x802>
 800e6b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6bc:	2b3e      	cmp	r3, #62	@ 0x3e
 800e6be:	d81c      	bhi.n	800e6fa <USB_EPStartXfer+0x78c>
 800e6c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6c4:	085b      	lsrs	r3, r3, #1
 800e6c6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e6ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6ce:	f003 0301 	and.w	r3, r3, #1
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d004      	beq.n	800e6e0 <USB_EPStartXfer+0x772>
 800e6d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e6da:	3301      	adds	r3, #1
 800e6dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e6e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6e2:	881b      	ldrh	r3, [r3, #0]
 800e6e4:	b29a      	uxth	r2, r3
 800e6e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e6ea:	b29b      	uxth	r3, r3
 800e6ec:	029b      	lsls	r3, r3, #10
 800e6ee:	b29b      	uxth	r3, r3
 800e6f0:	4313      	orrs	r3, r2
 800e6f2:	b29a      	uxth	r2, r3
 800e6f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e6f6:	801a      	strh	r2, [r3, #0]
 800e6f8:	e03a      	b.n	800e770 <USB_EPStartXfer+0x802>
 800e6fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6fe:	095b      	lsrs	r3, r3, #5
 800e700:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e704:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e708:	f003 031f 	and.w	r3, r3, #31
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d104      	bne.n	800e71a <USB_EPStartXfer+0x7ac>
 800e710:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e714:	3b01      	subs	r3, #1
 800e716:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e71a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e71c:	881b      	ldrh	r3, [r3, #0]
 800e71e:	b29a      	uxth	r2, r3
 800e720:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e724:	b29b      	uxth	r3, r3
 800e726:	029b      	lsls	r3, r3, #10
 800e728:	b29b      	uxth	r3, r3
 800e72a:	4313      	orrs	r3, r2
 800e72c:	b29b      	uxth	r3, r3
 800e72e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e732:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e736:	b29a      	uxth	r2, r3
 800e738:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e73a:	801a      	strh	r2, [r3, #0]
 800e73c:	e018      	b.n	800e770 <USB_EPStartXfer+0x802>
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	785b      	ldrb	r3, [r3, #1]
 800e742:	2b01      	cmp	r3, #1
 800e744:	d114      	bne.n	800e770 <USB_EPStartXfer+0x802>
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e74c:	b29b      	uxth	r3, r3
 800e74e:	461a      	mov	r2, r3
 800e750:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e752:	4413      	add	r3, r2
 800e754:	673b      	str	r3, [r7, #112]	@ 0x70
 800e756:	683b      	ldr	r3, [r7, #0]
 800e758:	781b      	ldrb	r3, [r3, #0]
 800e75a:	00da      	lsls	r2, r3, #3
 800e75c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e75e:	4413      	add	r3, r2
 800e760:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e764:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800e766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e76a:	b29a      	uxth	r2, r3
 800e76c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e76e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800e770:	683b      	ldr	r3, [r7, #0]
 800e772:	895b      	ldrh	r3, [r3, #10]
 800e774:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e778:	683b      	ldr	r3, [r7, #0]
 800e77a:	6959      	ldr	r1, [r3, #20]
 800e77c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e780:	b29b      	uxth	r3, r3
 800e782:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e786:	6878      	ldr	r0, [r7, #4]
 800e788:	f000 fad5 	bl	800ed36 <USB_WritePMA>
 800e78c:	e09e      	b.n	800e8cc <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e78e:	683b      	ldr	r3, [r7, #0]
 800e790:	785b      	ldrb	r3, [r3, #1]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d16b      	bne.n	800e86e <USB_EPStartXfer+0x900>
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e7a0:	b29b      	uxth	r3, r3
 800e7a2:	461a      	mov	r2, r3
 800e7a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e7a6:	4413      	add	r3, r2
 800e7a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e7aa:	683b      	ldr	r3, [r7, #0]
 800e7ac:	781b      	ldrb	r3, [r3, #0]
 800e7ae:	00da      	lsls	r2, r3, #3
 800e7b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e7b2:	4413      	add	r3, r2
 800e7b4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e7b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e7ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e7bc:	881b      	ldrh	r3, [r3, #0]
 800e7be:	b29b      	uxth	r3, r3
 800e7c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e7c4:	b29a      	uxth	r2, r3
 800e7c6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e7c8:	801a      	strh	r2, [r3, #0]
 800e7ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d10a      	bne.n	800e7e8 <USB_EPStartXfer+0x87a>
 800e7d2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e7d4:	881b      	ldrh	r3, [r3, #0]
 800e7d6:	b29b      	uxth	r3, r3
 800e7d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e7dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e7e0:	b29a      	uxth	r2, r3
 800e7e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e7e4:	801a      	strh	r2, [r3, #0]
 800e7e6:	e063      	b.n	800e8b0 <USB_EPStartXfer+0x942>
 800e7e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7ec:	2b3e      	cmp	r3, #62	@ 0x3e
 800e7ee:	d81c      	bhi.n	800e82a <USB_EPStartXfer+0x8bc>
 800e7f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7f4:	085b      	lsrs	r3, r3, #1
 800e7f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e7fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e7fe:	f003 0301 	and.w	r3, r3, #1
 800e802:	2b00      	cmp	r3, #0
 800e804:	d004      	beq.n	800e810 <USB_EPStartXfer+0x8a2>
 800e806:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e80a:	3301      	adds	r3, #1
 800e80c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e810:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e812:	881b      	ldrh	r3, [r3, #0]
 800e814:	b29a      	uxth	r2, r3
 800e816:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e81a:	b29b      	uxth	r3, r3
 800e81c:	029b      	lsls	r3, r3, #10
 800e81e:	b29b      	uxth	r3, r3
 800e820:	4313      	orrs	r3, r2
 800e822:	b29a      	uxth	r2, r3
 800e824:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e826:	801a      	strh	r2, [r3, #0]
 800e828:	e042      	b.n	800e8b0 <USB_EPStartXfer+0x942>
 800e82a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e82e:	095b      	lsrs	r3, r3, #5
 800e830:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e834:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e838:	f003 031f 	and.w	r3, r3, #31
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d104      	bne.n	800e84a <USB_EPStartXfer+0x8dc>
 800e840:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e844:	3b01      	subs	r3, #1
 800e846:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e84a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e84c:	881b      	ldrh	r3, [r3, #0]
 800e84e:	b29a      	uxth	r2, r3
 800e850:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e854:	b29b      	uxth	r3, r3
 800e856:	029b      	lsls	r3, r3, #10
 800e858:	b29b      	uxth	r3, r3
 800e85a:	4313      	orrs	r3, r2
 800e85c:	b29b      	uxth	r3, r3
 800e85e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e862:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e866:	b29a      	uxth	r2, r3
 800e868:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e86a:	801a      	strh	r2, [r3, #0]
 800e86c:	e020      	b.n	800e8b0 <USB_EPStartXfer+0x942>
 800e86e:	683b      	ldr	r3, [r7, #0]
 800e870:	785b      	ldrb	r3, [r3, #1]
 800e872:	2b01      	cmp	r3, #1
 800e874:	d11c      	bne.n	800e8b0 <USB_EPStartXfer+0x942>
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e882:	b29b      	uxth	r3, r3
 800e884:	461a      	mov	r2, r3
 800e886:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e88a:	4413      	add	r3, r2
 800e88c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e890:	683b      	ldr	r3, [r7, #0]
 800e892:	781b      	ldrb	r3, [r3, #0]
 800e894:	00da      	lsls	r2, r3, #3
 800e896:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e89a:	4413      	add	r3, r2
 800e89c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e8a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e8a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8a8:	b29a      	uxth	r2, r3
 800e8aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e8ae:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e8b0:	683b      	ldr	r3, [r7, #0]
 800e8b2:	891b      	ldrh	r3, [r3, #8]
 800e8b4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e8b8:	683b      	ldr	r3, [r7, #0]
 800e8ba:	6959      	ldr	r1, [r3, #20]
 800e8bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e8c0:	b29b      	uxth	r3, r3
 800e8c2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800e8c6:	6878      	ldr	r0, [r7, #4]
 800e8c8:	f000 fa35 	bl	800ed36 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800e8cc:	687a      	ldr	r2, [r7, #4]
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	781b      	ldrb	r3, [r3, #0]
 800e8d2:	009b      	lsls	r3, r3, #2
 800e8d4:	4413      	add	r3, r2
 800e8d6:	881b      	ldrh	r3, [r3, #0]
 800e8d8:	b29b      	uxth	r3, r3
 800e8da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e8de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8e2:	817b      	strh	r3, [r7, #10]
 800e8e4:	897b      	ldrh	r3, [r7, #10]
 800e8e6:	f083 0310 	eor.w	r3, r3, #16
 800e8ea:	817b      	strh	r3, [r7, #10]
 800e8ec:	897b      	ldrh	r3, [r7, #10]
 800e8ee:	f083 0320 	eor.w	r3, r3, #32
 800e8f2:	817b      	strh	r3, [r7, #10]
 800e8f4:	687a      	ldr	r2, [r7, #4]
 800e8f6:	683b      	ldr	r3, [r7, #0]
 800e8f8:	781b      	ldrb	r3, [r3, #0]
 800e8fa:	009b      	lsls	r3, r3, #2
 800e8fc:	441a      	add	r2, r3
 800e8fe:	897b      	ldrh	r3, [r7, #10]
 800e900:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e904:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e908:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e90c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e910:	b29b      	uxth	r3, r3
 800e912:	8013      	strh	r3, [r2, #0]
 800e914:	e0d5      	b.n	800eac2 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800e916:	683b      	ldr	r3, [r7, #0]
 800e918:	7b1b      	ldrb	r3, [r3, #12]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d156      	bne.n	800e9cc <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800e91e:	683b      	ldr	r3, [r7, #0]
 800e920:	699b      	ldr	r3, [r3, #24]
 800e922:	2b00      	cmp	r3, #0
 800e924:	d122      	bne.n	800e96c <USB_EPStartXfer+0x9fe>
 800e926:	683b      	ldr	r3, [r7, #0]
 800e928:	78db      	ldrb	r3, [r3, #3]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d11e      	bne.n	800e96c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800e92e:	687a      	ldr	r2, [r7, #4]
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	781b      	ldrb	r3, [r3, #0]
 800e934:	009b      	lsls	r3, r3, #2
 800e936:	4413      	add	r3, r2
 800e938:	881b      	ldrh	r3, [r3, #0]
 800e93a:	b29b      	uxth	r3, r3
 800e93c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e940:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e944:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800e948:	687a      	ldr	r2, [r7, #4]
 800e94a:	683b      	ldr	r3, [r7, #0]
 800e94c:	781b      	ldrb	r3, [r3, #0]
 800e94e:	009b      	lsls	r3, r3, #2
 800e950:	441a      	add	r2, r3
 800e952:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e956:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e95a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e95e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800e962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e966:	b29b      	uxth	r3, r3
 800e968:	8013      	strh	r3, [r2, #0]
 800e96a:	e01d      	b.n	800e9a8 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800e96c:	687a      	ldr	r2, [r7, #4]
 800e96e:	683b      	ldr	r3, [r7, #0]
 800e970:	781b      	ldrb	r3, [r3, #0]
 800e972:	009b      	lsls	r3, r3, #2
 800e974:	4413      	add	r3, r2
 800e976:	881b      	ldrh	r3, [r3, #0]
 800e978:	b29b      	uxth	r3, r3
 800e97a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800e97e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e982:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800e986:	687a      	ldr	r2, [r7, #4]
 800e988:	683b      	ldr	r3, [r7, #0]
 800e98a:	781b      	ldrb	r3, [r3, #0]
 800e98c:	009b      	lsls	r3, r3, #2
 800e98e:	441a      	add	r2, r3
 800e990:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800e994:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e998:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e99c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e9a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9a4:	b29b      	uxth	r3, r3
 800e9a6:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800e9a8:	683b      	ldr	r3, [r7, #0]
 800e9aa:	699a      	ldr	r2, [r3, #24]
 800e9ac:	683b      	ldr	r3, [r7, #0]
 800e9ae:	691b      	ldr	r3, [r3, #16]
 800e9b0:	429a      	cmp	r2, r3
 800e9b2:	d907      	bls.n	800e9c4 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800e9b4:	683b      	ldr	r3, [r7, #0]
 800e9b6:	699a      	ldr	r2, [r3, #24]
 800e9b8:	683b      	ldr	r3, [r7, #0]
 800e9ba:	691b      	ldr	r3, [r3, #16]
 800e9bc:	1ad2      	subs	r2, r2, r3
 800e9be:	683b      	ldr	r3, [r7, #0]
 800e9c0:	619a      	str	r2, [r3, #24]
 800e9c2:	e054      	b.n	800ea6e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	2200      	movs	r2, #0
 800e9c8:	619a      	str	r2, [r3, #24]
 800e9ca:	e050      	b.n	800ea6e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e9cc:	683b      	ldr	r3, [r7, #0]
 800e9ce:	78db      	ldrb	r3, [r3, #3]
 800e9d0:	2b02      	cmp	r3, #2
 800e9d2:	d142      	bne.n	800ea5a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e9d4:	683b      	ldr	r3, [r7, #0]
 800e9d6:	69db      	ldr	r3, [r3, #28]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d048      	beq.n	800ea6e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e9dc:	687a      	ldr	r2, [r7, #4]
 800e9de:	683b      	ldr	r3, [r7, #0]
 800e9e0:	781b      	ldrb	r3, [r3, #0]
 800e9e2:	009b      	lsls	r3, r3, #2
 800e9e4:	4413      	add	r3, r2
 800e9e6:	881b      	ldrh	r3, [r3, #0]
 800e9e8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e9ec:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e9f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d005      	beq.n	800ea04 <USB_EPStartXfer+0xa96>
 800e9f8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800e9fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d10b      	bne.n	800ea1c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ea04:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ea08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d12e      	bne.n	800ea6e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ea10:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ea14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d128      	bne.n	800ea6e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800ea1c:	687a      	ldr	r2, [r7, #4]
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	781b      	ldrb	r3, [r3, #0]
 800ea22:	009b      	lsls	r3, r3, #2
 800ea24:	4413      	add	r3, r2
 800ea26:	881b      	ldrh	r3, [r3, #0]
 800ea28:	b29b      	uxth	r3, r3
 800ea2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea32:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800ea36:	687a      	ldr	r2, [r7, #4]
 800ea38:	683b      	ldr	r3, [r7, #0]
 800ea3a:	781b      	ldrb	r3, [r3, #0]
 800ea3c:	009b      	lsls	r3, r3, #2
 800ea3e:	441a      	add	r2, r3
 800ea40:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800ea44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea50:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ea54:	b29b      	uxth	r3, r3
 800ea56:	8013      	strh	r3, [r2, #0]
 800ea58:	e009      	b.n	800ea6e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	78db      	ldrb	r3, [r3, #3]
 800ea5e:	2b01      	cmp	r3, #1
 800ea60:	d103      	bne.n	800ea6a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800ea62:	683b      	ldr	r3, [r7, #0]
 800ea64:	2200      	movs	r2, #0
 800ea66:	619a      	str	r2, [r3, #24]
 800ea68:	e001      	b.n	800ea6e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	e02a      	b.n	800eac4 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ea6e:	687a      	ldr	r2, [r7, #4]
 800ea70:	683b      	ldr	r3, [r7, #0]
 800ea72:	781b      	ldrb	r3, [r3, #0]
 800ea74:	009b      	lsls	r3, r3, #2
 800ea76:	4413      	add	r3, r2
 800ea78:	881b      	ldrh	r3, [r3, #0]
 800ea7a:	b29b      	uxth	r3, r3
 800ea7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ea80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea84:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800ea88:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ea8c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ea90:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800ea94:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ea98:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ea9c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800eaa0:	687a      	ldr	r2, [r7, #4]
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	781b      	ldrb	r3, [r3, #0]
 800eaa6:	009b      	lsls	r3, r3, #2
 800eaa8:	441a      	add	r2, r3
 800eaaa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800eaae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eab2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eab6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eaba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eabe:	b29b      	uxth	r3, r3
 800eac0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800eac2:	2300      	movs	r3, #0
}
 800eac4:	4618      	mov	r0, r3
 800eac6:	37b0      	adds	r7, #176	@ 0xb0
 800eac8:	46bd      	mov	sp, r7
 800eaca:	bd80      	pop	{r7, pc}

0800eacc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800eacc:	b480      	push	{r7}
 800eace:	b085      	sub	sp, #20
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
 800ead4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800ead6:	683b      	ldr	r3, [r7, #0]
 800ead8:	785b      	ldrb	r3, [r3, #1]
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d020      	beq.n	800eb20 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800eade:	687a      	ldr	r2, [r7, #4]
 800eae0:	683b      	ldr	r3, [r7, #0]
 800eae2:	781b      	ldrb	r3, [r3, #0]
 800eae4:	009b      	lsls	r3, r3, #2
 800eae6:	4413      	add	r3, r2
 800eae8:	881b      	ldrh	r3, [r3, #0]
 800eaea:	b29b      	uxth	r3, r3
 800eaec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eaf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eaf4:	81bb      	strh	r3, [r7, #12]
 800eaf6:	89bb      	ldrh	r3, [r7, #12]
 800eaf8:	f083 0310 	eor.w	r3, r3, #16
 800eafc:	81bb      	strh	r3, [r7, #12]
 800eafe:	687a      	ldr	r2, [r7, #4]
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	781b      	ldrb	r3, [r3, #0]
 800eb04:	009b      	lsls	r3, r3, #2
 800eb06:	441a      	add	r2, r3
 800eb08:	89bb      	ldrh	r3, [r7, #12]
 800eb0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb1a:	b29b      	uxth	r3, r3
 800eb1c:	8013      	strh	r3, [r2, #0]
 800eb1e:	e01f      	b.n	800eb60 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800eb20:	687a      	ldr	r2, [r7, #4]
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	781b      	ldrb	r3, [r3, #0]
 800eb26:	009b      	lsls	r3, r3, #2
 800eb28:	4413      	add	r3, r2
 800eb2a:	881b      	ldrh	r3, [r3, #0]
 800eb2c:	b29b      	uxth	r3, r3
 800eb2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eb32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb36:	81fb      	strh	r3, [r7, #14]
 800eb38:	89fb      	ldrh	r3, [r7, #14]
 800eb3a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800eb3e:	81fb      	strh	r3, [r7, #14]
 800eb40:	687a      	ldr	r2, [r7, #4]
 800eb42:	683b      	ldr	r3, [r7, #0]
 800eb44:	781b      	ldrb	r3, [r3, #0]
 800eb46:	009b      	lsls	r3, r3, #2
 800eb48:	441a      	add	r2, r3
 800eb4a:	89fb      	ldrh	r3, [r7, #14]
 800eb4c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb50:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb54:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb5c:	b29b      	uxth	r3, r3
 800eb5e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800eb60:	2300      	movs	r3, #0
}
 800eb62:	4618      	mov	r0, r3
 800eb64:	3714      	adds	r7, #20
 800eb66:	46bd      	mov	sp, r7
 800eb68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb6c:	4770      	bx	lr

0800eb6e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800eb6e:	b480      	push	{r7}
 800eb70:	b087      	sub	sp, #28
 800eb72:	af00      	add	r7, sp, #0
 800eb74:	6078      	str	r0, [r7, #4]
 800eb76:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	785b      	ldrb	r3, [r3, #1]
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d04c      	beq.n	800ec1a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800eb80:	687a      	ldr	r2, [r7, #4]
 800eb82:	683b      	ldr	r3, [r7, #0]
 800eb84:	781b      	ldrb	r3, [r3, #0]
 800eb86:	009b      	lsls	r3, r3, #2
 800eb88:	4413      	add	r3, r2
 800eb8a:	881b      	ldrh	r3, [r3, #0]
 800eb8c:	823b      	strh	r3, [r7, #16]
 800eb8e:	8a3b      	ldrh	r3, [r7, #16]
 800eb90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d01b      	beq.n	800ebd0 <USB_EPClearStall+0x62>
 800eb98:	687a      	ldr	r2, [r7, #4]
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	781b      	ldrb	r3, [r3, #0]
 800eb9e:	009b      	lsls	r3, r3, #2
 800eba0:	4413      	add	r3, r2
 800eba2:	881b      	ldrh	r3, [r3, #0]
 800eba4:	b29b      	uxth	r3, r3
 800eba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ebaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebae:	81fb      	strh	r3, [r7, #14]
 800ebb0:	687a      	ldr	r2, [r7, #4]
 800ebb2:	683b      	ldr	r3, [r7, #0]
 800ebb4:	781b      	ldrb	r3, [r3, #0]
 800ebb6:	009b      	lsls	r3, r3, #2
 800ebb8:	441a      	add	r2, r3
 800ebba:	89fb      	ldrh	r3, [r7, #14]
 800ebbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ebc8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ebcc:	b29b      	uxth	r3, r3
 800ebce:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800ebd0:	683b      	ldr	r3, [r7, #0]
 800ebd2:	78db      	ldrb	r3, [r3, #3]
 800ebd4:	2b01      	cmp	r3, #1
 800ebd6:	d06c      	beq.n	800ecb2 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ebd8:	687a      	ldr	r2, [r7, #4]
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	781b      	ldrb	r3, [r3, #0]
 800ebde:	009b      	lsls	r3, r3, #2
 800ebe0:	4413      	add	r3, r2
 800ebe2:	881b      	ldrh	r3, [r3, #0]
 800ebe4:	b29b      	uxth	r3, r3
 800ebe6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ebea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ebee:	81bb      	strh	r3, [r7, #12]
 800ebf0:	89bb      	ldrh	r3, [r7, #12]
 800ebf2:	f083 0320 	eor.w	r3, r3, #32
 800ebf6:	81bb      	strh	r3, [r7, #12]
 800ebf8:	687a      	ldr	r2, [r7, #4]
 800ebfa:	683b      	ldr	r3, [r7, #0]
 800ebfc:	781b      	ldrb	r3, [r3, #0]
 800ebfe:	009b      	lsls	r3, r3, #2
 800ec00:	441a      	add	r2, r3
 800ec02:	89bb      	ldrh	r3, [r7, #12]
 800ec04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec14:	b29b      	uxth	r3, r3
 800ec16:	8013      	strh	r3, [r2, #0]
 800ec18:	e04b      	b.n	800ecb2 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ec1a:	687a      	ldr	r2, [r7, #4]
 800ec1c:	683b      	ldr	r3, [r7, #0]
 800ec1e:	781b      	ldrb	r3, [r3, #0]
 800ec20:	009b      	lsls	r3, r3, #2
 800ec22:	4413      	add	r3, r2
 800ec24:	881b      	ldrh	r3, [r3, #0]
 800ec26:	82fb      	strh	r3, [r7, #22]
 800ec28:	8afb      	ldrh	r3, [r7, #22]
 800ec2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	d01b      	beq.n	800ec6a <USB_EPClearStall+0xfc>
 800ec32:	687a      	ldr	r2, [r7, #4]
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	781b      	ldrb	r3, [r3, #0]
 800ec38:	009b      	lsls	r3, r3, #2
 800ec3a:	4413      	add	r3, r2
 800ec3c:	881b      	ldrh	r3, [r3, #0]
 800ec3e:	b29b      	uxth	r3, r3
 800ec40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec48:	82bb      	strh	r3, [r7, #20]
 800ec4a:	687a      	ldr	r2, [r7, #4]
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	781b      	ldrb	r3, [r3, #0]
 800ec50:	009b      	lsls	r3, r3, #2
 800ec52:	441a      	add	r2, r3
 800ec54:	8abb      	ldrh	r3, [r7, #20]
 800ec56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ec62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec66:	b29b      	uxth	r3, r3
 800ec68:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ec6a:	687a      	ldr	r2, [r7, #4]
 800ec6c:	683b      	ldr	r3, [r7, #0]
 800ec6e:	781b      	ldrb	r3, [r3, #0]
 800ec70:	009b      	lsls	r3, r3, #2
 800ec72:	4413      	add	r3, r2
 800ec74:	881b      	ldrh	r3, [r3, #0]
 800ec76:	b29b      	uxth	r3, r3
 800ec78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ec7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec80:	827b      	strh	r3, [r7, #18]
 800ec82:	8a7b      	ldrh	r3, [r7, #18]
 800ec84:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ec88:	827b      	strh	r3, [r7, #18]
 800ec8a:	8a7b      	ldrh	r3, [r7, #18]
 800ec8c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ec90:	827b      	strh	r3, [r7, #18]
 800ec92:	687a      	ldr	r2, [r7, #4]
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	781b      	ldrb	r3, [r3, #0]
 800ec98:	009b      	lsls	r3, r3, #2
 800ec9a:	441a      	add	r2, r3
 800ec9c:	8a7b      	ldrh	r3, [r7, #18]
 800ec9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eca2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ecaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecae:	b29b      	uxth	r3, r3
 800ecb0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ecb2:	2300      	movs	r3, #0
}
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	371c      	adds	r7, #28
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecbe:	4770      	bx	lr

0800ecc0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800ecc0:	b480      	push	{r7}
 800ecc2:	b083      	sub	sp, #12
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
 800ecc8:	460b      	mov	r3, r1
 800ecca:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800eccc:	78fb      	ldrb	r3, [r7, #3]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d103      	bne.n	800ecda <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	2280      	movs	r2, #128	@ 0x80
 800ecd6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800ecda:	2300      	movs	r3, #0
}
 800ecdc:	4618      	mov	r0, r3
 800ecde:	370c      	adds	r7, #12
 800ece0:	46bd      	mov	sp, r7
 800ece2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece6:	4770      	bx	lr

0800ece8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800ece8:	b480      	push	{r7}
 800ecea:	b083      	sub	sp, #12
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ecf6:	b29b      	uxth	r3, r3
 800ecf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ecfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ed00:	b29a      	uxth	r2, r3
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800ed08:	2300      	movs	r3, #0
}
 800ed0a:	4618      	mov	r0, r3
 800ed0c:	370c      	adds	r7, #12
 800ed0e:	46bd      	mov	sp, r7
 800ed10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed14:	4770      	bx	lr

0800ed16 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800ed16:	b480      	push	{r7}
 800ed18:	b085      	sub	sp, #20
 800ed1a:	af00      	add	r7, sp, #0
 800ed1c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ed24:	b29b      	uxth	r3, r3
 800ed26:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ed28:	68fb      	ldr	r3, [r7, #12]
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3714      	adds	r7, #20
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed34:	4770      	bx	lr

0800ed36 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ed36:	b480      	push	{r7}
 800ed38:	b08b      	sub	sp, #44	@ 0x2c
 800ed3a:	af00      	add	r7, sp, #0
 800ed3c:	60f8      	str	r0, [r7, #12]
 800ed3e:	60b9      	str	r1, [r7, #8]
 800ed40:	4611      	mov	r1, r2
 800ed42:	461a      	mov	r2, r3
 800ed44:	460b      	mov	r3, r1
 800ed46:	80fb      	strh	r3, [r7, #6]
 800ed48:	4613      	mov	r3, r2
 800ed4a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ed4c:	88bb      	ldrh	r3, [r7, #4]
 800ed4e:	3301      	adds	r3, #1
 800ed50:	085b      	lsrs	r3, r3, #1
 800ed52:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ed58:	68bb      	ldr	r3, [r7, #8]
 800ed5a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ed5c:	88fa      	ldrh	r2, [r7, #6]
 800ed5e:	697b      	ldr	r3, [r7, #20]
 800ed60:	4413      	add	r3, r2
 800ed62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ed66:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ed68:	69bb      	ldr	r3, [r7, #24]
 800ed6a:	627b      	str	r3, [r7, #36]	@ 0x24
 800ed6c:	e01c      	b.n	800eda8 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800ed6e:	69fb      	ldr	r3, [r7, #28]
 800ed70:	781b      	ldrb	r3, [r3, #0]
 800ed72:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800ed74:	69fb      	ldr	r3, [r7, #28]
 800ed76:	3301      	adds	r3, #1
 800ed78:	781b      	ldrb	r3, [r3, #0]
 800ed7a:	b21b      	sxth	r3, r3
 800ed7c:	021b      	lsls	r3, r3, #8
 800ed7e:	b21a      	sxth	r2, r3
 800ed80:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ed84:	4313      	orrs	r3, r2
 800ed86:	b21b      	sxth	r3, r3
 800ed88:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800ed8a:	6a3b      	ldr	r3, [r7, #32]
 800ed8c:	8a7a      	ldrh	r2, [r7, #18]
 800ed8e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800ed90:	6a3b      	ldr	r3, [r7, #32]
 800ed92:	3302      	adds	r3, #2
 800ed94:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800ed96:	69fb      	ldr	r3, [r7, #28]
 800ed98:	3301      	adds	r3, #1
 800ed9a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800ed9c:	69fb      	ldr	r3, [r7, #28]
 800ed9e:	3301      	adds	r3, #1
 800eda0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800eda2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eda4:	3b01      	subs	r3, #1
 800eda6:	627b      	str	r3, [r7, #36]	@ 0x24
 800eda8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d1df      	bne.n	800ed6e <USB_WritePMA+0x38>
  }
}
 800edae:	bf00      	nop
 800edb0:	bf00      	nop
 800edb2:	372c      	adds	r7, #44	@ 0x2c
 800edb4:	46bd      	mov	sp, r7
 800edb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edba:	4770      	bx	lr

0800edbc <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800edbc:	b480      	push	{r7}
 800edbe:	b08b      	sub	sp, #44	@ 0x2c
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	60f8      	str	r0, [r7, #12]
 800edc4:	60b9      	str	r1, [r7, #8]
 800edc6:	4611      	mov	r1, r2
 800edc8:	461a      	mov	r2, r3
 800edca:	460b      	mov	r3, r1
 800edcc:	80fb      	strh	r3, [r7, #6]
 800edce:	4613      	mov	r3, r2
 800edd0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800edd2:	88bb      	ldrh	r3, [r7, #4]
 800edd4:	085b      	lsrs	r3, r3, #1
 800edd6:	b29b      	uxth	r3, r3
 800edd8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800edde:	68bb      	ldr	r3, [r7, #8]
 800ede0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ede2:	88fa      	ldrh	r2, [r7, #6]
 800ede4:	697b      	ldr	r3, [r7, #20]
 800ede6:	4413      	add	r3, r2
 800ede8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800edec:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800edee:	69bb      	ldr	r3, [r7, #24]
 800edf0:	627b      	str	r3, [r7, #36]	@ 0x24
 800edf2:	e018      	b.n	800ee26 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800edf4:	6a3b      	ldr	r3, [r7, #32]
 800edf6:	881b      	ldrh	r3, [r3, #0]
 800edf8:	b29b      	uxth	r3, r3
 800edfa:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800edfc:	6a3b      	ldr	r3, [r7, #32]
 800edfe:	3302      	adds	r3, #2
 800ee00:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ee02:	693b      	ldr	r3, [r7, #16]
 800ee04:	b2da      	uxtb	r2, r3
 800ee06:	69fb      	ldr	r3, [r7, #28]
 800ee08:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ee0a:	69fb      	ldr	r3, [r7, #28]
 800ee0c:	3301      	adds	r3, #1
 800ee0e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800ee10:	693b      	ldr	r3, [r7, #16]
 800ee12:	0a1b      	lsrs	r3, r3, #8
 800ee14:	b2da      	uxtb	r2, r3
 800ee16:	69fb      	ldr	r3, [r7, #28]
 800ee18:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ee1a:	69fb      	ldr	r3, [r7, #28]
 800ee1c:	3301      	adds	r3, #1
 800ee1e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ee20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee22:	3b01      	subs	r3, #1
 800ee24:	627b      	str	r3, [r7, #36]	@ 0x24
 800ee26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d1e3      	bne.n	800edf4 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800ee2c:	88bb      	ldrh	r3, [r7, #4]
 800ee2e:	f003 0301 	and.w	r3, r3, #1
 800ee32:	b29b      	uxth	r3, r3
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d007      	beq.n	800ee48 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800ee38:	6a3b      	ldr	r3, [r7, #32]
 800ee3a:	881b      	ldrh	r3, [r3, #0]
 800ee3c:	b29b      	uxth	r3, r3
 800ee3e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ee40:	693b      	ldr	r3, [r7, #16]
 800ee42:	b2da      	uxtb	r2, r3
 800ee44:	69fb      	ldr	r3, [r7, #28]
 800ee46:	701a      	strb	r2, [r3, #0]
  }
}
 800ee48:	bf00      	nop
 800ee4a:	372c      	adds	r7, #44	@ 0x2c
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee52:	4770      	bx	lr

0800ee54 <__NVIC_EnableIRQ>:
{
 800ee54:	b480      	push	{r7}
 800ee56:	b083      	sub	sp, #12
 800ee58:	af00      	add	r7, sp, #0
 800ee5a:	4603      	mov	r3, r0
 800ee5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ee5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	db0b      	blt.n	800ee7e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ee66:	79fb      	ldrb	r3, [r7, #7]
 800ee68:	f003 021f 	and.w	r2, r3, #31
 800ee6c:	4907      	ldr	r1, [pc, #28]	@ (800ee8c <__NVIC_EnableIRQ+0x38>)
 800ee6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ee72:	095b      	lsrs	r3, r3, #5
 800ee74:	2001      	movs	r0, #1
 800ee76:	fa00 f202 	lsl.w	r2, r0, r2
 800ee7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800ee7e:	bf00      	nop
 800ee80:	370c      	adds	r7, #12
 800ee82:	46bd      	mov	sp, r7
 800ee84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee88:	4770      	bx	lr
 800ee8a:	bf00      	nop
 800ee8c:	e000e100 	.word	0xe000e100

0800ee90 <__NVIC_SetPriority>:
{
 800ee90:	b480      	push	{r7}
 800ee92:	b083      	sub	sp, #12
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	4603      	mov	r3, r0
 800ee98:	6039      	str	r1, [r7, #0]
 800ee9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ee9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	db0a      	blt.n	800eeba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800eea4:	683b      	ldr	r3, [r7, #0]
 800eea6:	b2da      	uxtb	r2, r3
 800eea8:	490c      	ldr	r1, [pc, #48]	@ (800eedc <__NVIC_SetPriority+0x4c>)
 800eeaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eeae:	0112      	lsls	r2, r2, #4
 800eeb0:	b2d2      	uxtb	r2, r2
 800eeb2:	440b      	add	r3, r1
 800eeb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800eeb8:	e00a      	b.n	800eed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800eeba:	683b      	ldr	r3, [r7, #0]
 800eebc:	b2da      	uxtb	r2, r3
 800eebe:	4908      	ldr	r1, [pc, #32]	@ (800eee0 <__NVIC_SetPriority+0x50>)
 800eec0:	79fb      	ldrb	r3, [r7, #7]
 800eec2:	f003 030f 	and.w	r3, r3, #15
 800eec6:	3b04      	subs	r3, #4
 800eec8:	0112      	lsls	r2, r2, #4
 800eeca:	b2d2      	uxtb	r2, r2
 800eecc:	440b      	add	r3, r1
 800eece:	761a      	strb	r2, [r3, #24]
}
 800eed0:	bf00      	nop
 800eed2:	370c      	adds	r7, #12
 800eed4:	46bd      	mov	sp, r7
 800eed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeda:	4770      	bx	lr
 800eedc:	e000e100 	.word	0xe000e100
 800eee0:	e000ed00 	.word	0xe000ed00

0800eee4 <LL_AHB2_GRP1_EnableClock>:
{
 800eee4:	b480      	push	{r7}
 800eee6:	b085      	sub	sp, #20
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800eeec:	4b08      	ldr	r3, [pc, #32]	@ (800ef10 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800eeee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800eef0:	4907      	ldr	r1, [pc, #28]	@ (800ef10 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	4313      	orrs	r3, r2
 800eef6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800eef8:	4b05      	ldr	r3, [pc, #20]	@ (800ef10 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800eefa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	4013      	ands	r3, r2
 800ef00:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800ef02:	68fb      	ldr	r3, [r7, #12]
}
 800ef04:	bf00      	nop
 800ef06:	3714      	adds	r7, #20
 800ef08:	46bd      	mov	sp, r7
 800ef0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef0e:	4770      	bx	lr
 800ef10:	40021000 	.word	0x40021000

0800ef14 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800ef14:	b480      	push	{r7}
 800ef16:	b08b      	sub	sp, #44	@ 0x2c
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	60f8      	str	r0, [r7, #12]
 800ef1c:	60b9      	str	r1, [r7, #8]
 800ef1e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	681a      	ldr	r2, [r3, #0]
 800ef24:	68bb      	ldr	r3, [r7, #8]
 800ef26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ef28:	697b      	ldr	r3, [r7, #20]
 800ef2a:	fa93 f3a3 	rbit	r3, r3
 800ef2e:	613b      	str	r3, [r7, #16]
  return result;
 800ef30:	693b      	ldr	r3, [r7, #16]
 800ef32:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800ef34:	69bb      	ldr	r3, [r7, #24]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d101      	bne.n	800ef3e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800ef3a:	2320      	movs	r3, #32
 800ef3c:	e003      	b.n	800ef46 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800ef3e:	69bb      	ldr	r3, [r7, #24]
 800ef40:	fab3 f383 	clz	r3, r3
 800ef44:	b2db      	uxtb	r3, r3
 800ef46:	005b      	lsls	r3, r3, #1
 800ef48:	2103      	movs	r1, #3
 800ef4a:	fa01 f303 	lsl.w	r3, r1, r3
 800ef4e:	43db      	mvns	r3, r3
 800ef50:	401a      	ands	r2, r3
 800ef52:	68bb      	ldr	r3, [r7, #8]
 800ef54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ef56:	6a3b      	ldr	r3, [r7, #32]
 800ef58:	fa93 f3a3 	rbit	r3, r3
 800ef5c:	61fb      	str	r3, [r7, #28]
  return result;
 800ef5e:	69fb      	ldr	r3, [r7, #28]
 800ef60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800ef62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d101      	bne.n	800ef6c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 800ef68:	2320      	movs	r3, #32
 800ef6a:	e003      	b.n	800ef74 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800ef6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef6e:	fab3 f383 	clz	r3, r3
 800ef72:	b2db      	uxtb	r3, r3
 800ef74:	005b      	lsls	r3, r3, #1
 800ef76:	6879      	ldr	r1, [r7, #4]
 800ef78:	fa01 f303 	lsl.w	r3, r1, r3
 800ef7c:	431a      	orrs	r2, r3
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	601a      	str	r2, [r3, #0]
}
 800ef82:	bf00      	nop
 800ef84:	372c      	adds	r7, #44	@ 0x2c
 800ef86:	46bd      	mov	sp, r7
 800ef88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8c:	4770      	bx	lr

0800ef8e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800ef8e:	b480      	push	{r7}
 800ef90:	b08b      	sub	sp, #44	@ 0x2c
 800ef92:	af00      	add	r7, sp, #0
 800ef94:	60f8      	str	r0, [r7, #12]
 800ef96:	60b9      	str	r1, [r7, #8]
 800ef98:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	68da      	ldr	r2, [r3, #12]
 800ef9e:	68bb      	ldr	r3, [r7, #8]
 800efa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800efa2:	697b      	ldr	r3, [r7, #20]
 800efa4:	fa93 f3a3 	rbit	r3, r3
 800efa8:	613b      	str	r3, [r7, #16]
  return result;
 800efaa:	693b      	ldr	r3, [r7, #16]
 800efac:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800efae:	69bb      	ldr	r3, [r7, #24]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d101      	bne.n	800efb8 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800efb4:	2320      	movs	r3, #32
 800efb6:	e003      	b.n	800efc0 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800efb8:	69bb      	ldr	r3, [r7, #24]
 800efba:	fab3 f383 	clz	r3, r3
 800efbe:	b2db      	uxtb	r3, r3
 800efc0:	005b      	lsls	r3, r3, #1
 800efc2:	2103      	movs	r1, #3
 800efc4:	fa01 f303 	lsl.w	r3, r1, r3
 800efc8:	43db      	mvns	r3, r3
 800efca:	401a      	ands	r2, r3
 800efcc:	68bb      	ldr	r3, [r7, #8]
 800efce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800efd0:	6a3b      	ldr	r3, [r7, #32]
 800efd2:	fa93 f3a3 	rbit	r3, r3
 800efd6:	61fb      	str	r3, [r7, #28]
  return result;
 800efd8:	69fb      	ldr	r3, [r7, #28]
 800efda:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800efdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d101      	bne.n	800efe6 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800efe2:	2320      	movs	r3, #32
 800efe4:	e003      	b.n	800efee <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800efe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efe8:	fab3 f383 	clz	r3, r3
 800efec:	b2db      	uxtb	r3, r3
 800efee:	005b      	lsls	r3, r3, #1
 800eff0:	6879      	ldr	r1, [r7, #4]
 800eff2:	fa01 f303 	lsl.w	r3, r1, r3
 800eff6:	431a      	orrs	r2, r3
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	60da      	str	r2, [r3, #12]
}
 800effc:	bf00      	nop
 800effe:	372c      	adds	r7, #44	@ 0x2c
 800f000:	46bd      	mov	sp, r7
 800f002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f006:	4770      	bx	lr

0800f008 <LL_UCPD_Enable>:
{
 800f008:	b480      	push	{r7}
 800f00a:	b083      	sub	sp, #12
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	601a      	str	r2, [r3, #0]
}
 800f01c:	bf00      	nop
 800f01e:	370c      	adds	r7, #12
 800f020:	46bd      	mov	sp, r7
 800f022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f026:	4770      	bx	lr

0800f028 <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 800f028:	b480      	push	{r7}
 800f02a:	b083      	sub	sp, #12
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	6078      	str	r0, [r7, #4]
 800f030:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800f03a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f03e:	683a      	ldr	r2, [r7, #0]
 800f040:	431a      	orrs	r2, r3
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	601a      	str	r2, [r3, #0]
}
 800f046:	bf00      	nop
 800f048:	370c      	adds	r7, #12
 800f04a:	46bd      	mov	sp, r7
 800f04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f050:	4770      	bx	lr

0800f052 <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 800f052:	b480      	push	{r7}
 800f054:	b083      	sub	sp, #12
 800f056:	af00      	add	r7, sp, #0
 800f058:	6078      	str	r0, [r7, #4]
 800f05a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	68db      	ldr	r3, [r3, #12]
 800f060:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	431a      	orrs	r2, r3
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	60da      	str	r2, [r3, #12]
}
 800f06c:	bf00      	nop
 800f06e:	370c      	adds	r7, #12
 800f070:	46bd      	mov	sp, r7
 800f072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f076:	4770      	bx	lr

0800f078 <LL_UCPD_RxDisable>:
  * @rmtoll CR        PHYRXEN          LL_UCPD_RxDisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDisable(UCPD_TypeDef *UCPDx)
{
 800f078:	b480      	push	{r7}
 800f07a:	b083      	sub	sp, #12
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	68db      	ldr	r3, [r3, #12]
 800f084:	f023 0220 	bic.w	r2, r3, #32
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	60da      	str	r2, [r3, #12]
}
 800f08c:	bf00      	nop
 800f08e:	370c      	adds	r7, #12
 800f090:	46bd      	mov	sp, r7
 800f092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f096:	4770      	bx	lr

0800f098 <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 800f098:	b480      	push	{r7}
 800f09a:	b083      	sub	sp, #12
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	691b      	ldr	r3, [r3, #16]
 800f0a4:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	611a      	str	r2, [r3, #16]
}
 800f0ac:	bf00      	nop
 800f0ae:	370c      	adds	r7, #12
 800f0b0:	46bd      	mov	sp, r7
 800f0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b6:	4770      	bx	lr

0800f0b8 <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 800f0b8:	b480      	push	{r7}
 800f0ba:	b083      	sub	sp, #12
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	691b      	ldr	r3, [r3, #16]
 800f0c4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	611a      	str	r2, [r3, #16]
}
 800f0cc:	bf00      	nop
 800f0ce:	370c      	adds	r7, #12
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d6:	4770      	bx	lr

0800f0d8 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 800f0d8:	b480      	push	{r7}
 800f0da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800f0dc:	4b05      	ldr	r3, [pc, #20]	@ (800f0f4 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800f0de:	689b      	ldr	r3, [r3, #8]
 800f0e0:	4a04      	ldr	r2, [pc, #16]	@ (800f0f4 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800f0e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f0e6:	6093      	str	r3, [r2, #8]
}
 800f0e8:	bf00      	nop
 800f0ea:	46bd      	mov	sp, r7
 800f0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f0:	4770      	bx	lr
 800f0f2:	bf00      	nop
 800f0f4:	40007000 	.word	0x40007000

0800f0f8 <CAD_Init>:
  * @param  pParams       Pointer on PD parameters based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 800f0f8:	b590      	push	{r4, r7, lr}
 800f0fa:	b08b      	sub	sp, #44	@ 0x2c
 800f0fc:	af00      	add	r7, sp, #0
 800f0fe:	60b9      	str	r1, [r7, #8]
 800f100:	607a      	str	r2, [r7, #4]
 800f102:	603b      	str	r3, [r7, #0]
 800f104:	4603      	mov	r3, r0
 800f106:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f108:	7bfb      	ldrb	r3, [r7, #15]
 800f10a:	011b      	lsls	r3, r3, #4
 800f10c:	4a77      	ldr	r2, [pc, #476]	@ (800f2ec <CAD_Init+0x1f4>)
 800f10e:	4413      	add	r3, r2
 800f110:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 800f112:	7bfa      	ldrb	r2, [r7, #15]
 800f114:	4976      	ldr	r1, [pc, #472]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f116:	4613      	mov	r3, r2
 800f118:	011b      	lsls	r3, r3, #4
 800f11a:	1a9b      	subs	r3, r3, r2
 800f11c:	009b      	lsls	r3, r3, #2
 800f11e:	440b      	add	r3, r1
 800f120:	3310      	adds	r3, #16
 800f122:	687a      	ldr	r2, [r7, #4]
 800f124:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 800f126:	7bfa      	ldrb	r2, [r7, #15]
 800f128:	4971      	ldr	r1, [pc, #452]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f12a:	4613      	mov	r3, r2
 800f12c:	011b      	lsls	r3, r3, #4
 800f12e:	1a9b      	subs	r3, r3, r2
 800f130:	009b      	lsls	r3, r3, #2
 800f132:	440b      	add	r3, r1
 800f134:	330c      	adds	r3, #12
 800f136:	68ba      	ldr	r2, [r7, #8]
 800f138:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 800f13a:	7bfa      	ldrb	r2, [r7, #15]
 800f13c:	496c      	ldr	r1, [pc, #432]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f13e:	4613      	mov	r3, r2
 800f140:	011b      	lsls	r3, r3, #4
 800f142:	1a9b      	subs	r3, r3, r2
 800f144:	009b      	lsls	r3, r3, #2
 800f146:	440b      	add	r3, r1
 800f148:	330c      	adds	r3, #12
 800f14a:	6819      	ldr	r1, [r3, #0]
 800f14c:	7bfa      	ldrb	r2, [r7, #15]
 800f14e:	4868      	ldr	r0, [pc, #416]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f150:	4613      	mov	r3, r2
 800f152:	011b      	lsls	r3, r3, #4
 800f154:	1a9b      	subs	r3, r3, r2
 800f156:	009b      	lsls	r3, r3, #2
 800f158:	4403      	add	r3, r0
 800f15a:	3310      	adds	r3, #16
 800f15c:	681a      	ldr	r2, [r3, #0]
 800f15e:	794b      	ldrb	r3, [r1, #5]
 800f160:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800f164:	b2d9      	uxtb	r1, r3
 800f166:	7893      	ldrb	r3, [r2, #2]
 800f168:	f361 0301 	bfi	r3, r1, #0, #2
 800f16c:	7093      	strb	r3, [r2, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 800f16e:	7bfa      	ldrb	r2, [r7, #15]
 800f170:	495f      	ldr	r1, [pc, #380]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f172:	4613      	mov	r3, r2
 800f174:	011b      	lsls	r3, r3, #4
 800f176:	1a9b      	subs	r3, r3, r2
 800f178:	009b      	lsls	r3, r3, #2
 800f17a:	440b      	add	r3, r1
 800f17c:	3310      	adds	r3, #16
 800f17e:	681a      	ldr	r2, [r3, #0]
 800f180:	7893      	ldrb	r3, [r2, #2]
 800f182:	f023 030c 	bic.w	r3, r3, #12
 800f186:	7093      	strb	r3, [r2, #2]

  /* Reset handle */
  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 800f188:	2210      	movs	r2, #16
 800f18a:	2100      	movs	r1, #0
 800f18c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f18e:	f008 ff1d 	bl	8017fcc <memset>

  /* Register CAD wake up callback */
  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 800f192:	7bfa      	ldrb	r2, [r7, #15]
 800f194:	4956      	ldr	r1, [pc, #344]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f196:	4613      	mov	r3, r2
 800f198:	011b      	lsls	r3, r3, #4
 800f19a:	1a9b      	subs	r3, r3, r2
 800f19c:	009b      	lsls	r3, r3, #2
 800f19e:	440b      	add	r3, r1
 800f1a0:	332c      	adds	r3, #44	@ 0x2c
 800f1a2:	683a      	ldr	r2, [r7, #0]
 800f1a4:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 800f1a6:	7bfc      	ldrb	r4, [r7, #15]
 800f1a8:	7bfb      	ldrb	r3, [r7, #15]
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	f001 f860 	bl	8010270 <USBPD_HW_GetUSPDInstance>
 800f1b0:	4602      	mov	r2, r0
 800f1b2:	494f      	ldr	r1, [pc, #316]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f1b4:	4623      	mov	r3, r4
 800f1b6:	011b      	lsls	r3, r3, #4
 800f1b8:	1b1b      	subs	r3, r3, r4
 800f1ba:	009b      	lsls	r3, r3, #2
 800f1bc:	440b      	add	r3, r1
 800f1be:	601a      	str	r2, [r3, #0]

  /* Initialize UCPD */
  LL_UCPD_StructInit(&settings);
 800f1c0:	f107 0314 	add.w	r3, r7, #20
 800f1c4:	4618      	mov	r0, r3
 800f1c6:	f7fd ff95 	bl	800d0f4 <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 800f1ca:	7bfa      	ldrb	r2, [r7, #15]
 800f1cc:	4948      	ldr	r1, [pc, #288]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f1ce:	4613      	mov	r3, r2
 800f1d0:	011b      	lsls	r3, r3, #4
 800f1d2:	1a9b      	subs	r3, r3, r2
 800f1d4:	009b      	lsls	r3, r3, #2
 800f1d6:	440b      	add	r3, r1
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	f107 0214 	add.w	r2, r7, #20
 800f1de:	4611      	mov	r1, r2
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	f7fd ff59 	bl	800d098 <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 800f1e6:	7bfa      	ldrb	r2, [r7, #15]
 800f1e8:	4941      	ldr	r1, [pc, #260]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f1ea:	4613      	mov	r3, r2
 800f1ec:	011b      	lsls	r3, r3, #4
 800f1ee:	1a9b      	subs	r3, r3, r2
 800f1f0:	009b      	lsls	r3, r3, #2
 800f1f2:	440b      	add	r3, r1
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	f04f 71f8 	mov.w	r1, #32505856	@ 0x1f00000
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	f7ff ff14 	bl	800f028 <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 800f200:	7bfa      	ldrb	r2, [r7, #15]
 800f202:	493b      	ldr	r1, [pc, #236]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f204:	4613      	mov	r3, r2
 800f206:	011b      	lsls	r3, r3, #4
 800f208:	1a9b      	subs	r3, r3, r2
 800f20a:	009b      	lsls	r3, r3, #2
 800f20c:	440b      	add	r3, r1
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 800f214:	4618      	mov	r0, r3
 800f216:	f7ff ff1c 	bl	800f052 <LL_UCPD_SetccEnable>
#ifdef _LOW_POWER
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */

  /* Disable dead battery */
  LL_PWR_DisableUCPDDeadBattery(); /* PWR->CR3 |= (1 << 14); */
 800f21a:	f7ff ff5d 	bl	800f0d8 <LL_PWR_DisableUCPDDeadBattery>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB); /* GPIOB enable RCC->AHB2ENR |= 2; */
 800f21e:	2002      	movs	r0, #2
 800f220:	f7ff fe60 	bl	800eee4 <LL_AHB2_GRP1_EnableClock>

  /* Set by default UCPD1_CC1 & UCPD1_CC2 in analog mode */
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_6, LL_GPIO_MODE_ANALOG); /* PB6 mode = GP analog => CC1 */
 800f224:	2203      	movs	r2, #3
 800f226:	2140      	movs	r1, #64	@ 0x40
 800f228:	4832      	ldr	r0, [pc, #200]	@ (800f2f4 <CAD_Init+0x1fc>)
 800f22a:	f7ff fe73 	bl	800ef14 <LL_GPIO_SetPinMode>
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_4, LL_GPIO_MODE_ANALOG); /* PB4 mode = GP analog => CC2 */
 800f22e:	2203      	movs	r2, #3
 800f230:	2110      	movs	r1, #16
 800f232:	4830      	ldr	r0, [pc, #192]	@ (800f2f4 <CAD_Init+0x1fc>)
 800f234:	f7ff fe6e 	bl	800ef14 <LL_GPIO_SetPinMode>

  LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_6, LL_GPIO_PULL_NO);
 800f238:	2200      	movs	r2, #0
 800f23a:	2140      	movs	r1, #64	@ 0x40
 800f23c:	482d      	ldr	r0, [pc, #180]	@ (800f2f4 <CAD_Init+0x1fc>)
 800f23e:	f7ff fea6 	bl	800ef8e <LL_GPIO_SetPinPull>
  LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_4, LL_GPIO_PULL_NO);
 800f242:	2200      	movs	r2, #0
 800f244:	2110      	movs	r1, #16
 800f246:	482b      	ldr	r0, [pc, #172]	@ (800f2f4 <CAD_Init+0x1fc>)
 800f248:	f7ff fea1 	bl	800ef8e <LL_GPIO_SetPinPull>

  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 800f24c:	7bfb      	ldrb	r3, [r7, #15]
 800f24e:	4618      	mov	r0, r3
 800f250:	f008 f8be 	bl	80173d0 <BSP_USBPD_PWR_Init>
  /* Register VBUS detect callback */
  BSP_USBPD_PWR_RegisterVBUSDetectCallback(PortNum, CAD_HW_IF_VBUSDetectCallback);
#endif /* TCPP0203_SUPPORT */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 800f254:	7bfa      	ldrb	r2, [r7, #15]
 800f256:	4926      	ldr	r1, [pc, #152]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f258:	4613      	mov	r3, r2
 800f25a:	011b      	lsls	r3, r3, #4
 800f25c:	1a9b      	subs	r3, r3, r2
 800f25e:	009b      	lsls	r3, r3, #2
 800f260:	440b      	add	r3, r1
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	4618      	mov	r0, r3
 800f266:	f7ff fecf 	bl	800f008 <LL_UCPD_Enable>

#if defined(_SRC) || defined(_DRP)
  /* Initialize usbpd interrupt */
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800f26a:	7bfa      	ldrb	r2, [r7, #15]
 800f26c:	4920      	ldr	r1, [pc, #128]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f26e:	4613      	mov	r3, r2
 800f270:	011b      	lsls	r3, r3, #4
 800f272:	1a9b      	subs	r3, r3, r2
 800f274:	009b      	lsls	r3, r3, #2
 800f276:	440b      	add	r3, r1
 800f278:	3310      	adds	r3, #16
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	781b      	ldrb	r3, [r3, #0]
 800f27e:	f003 0304 	and.w	r3, r3, #4
 800f282:	b2db      	uxtb	r3, r3
 800f284:	2b00      	cmp	r3, #0
 800f286:	d004      	beq.n	800f292 <CAD_Init+0x19a>
  {
    USBPDM1_AssertRp(PortNum);
 800f288:	7bfb      	ldrb	r3, [r7, #15]
 800f28a:	4618      	mov	r0, r3
 800f28c:	f002 f862 	bl	8011354 <USBPDM1_AssertRp>
 800f290:	e003      	b.n	800f29a <CAD_Init+0x1a2>
#if defined(_DRP)
  else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
  {
    USBPDM1_AssertRd(PortNum);
 800f292:	7bfb      	ldrb	r3, [r7, #15]
 800f294:	4618      	mov	r0, r3
 800f296:	f002 f8ff 	bl	8011498 <USBPDM1_AssertRd>
#endif /* _SNK || _DRP */

  /* Set the state machine according the SW configuration */
#if !defined(USBPDCORE_LIB_NO_PD)
#if defined(_DRP)
  if (Ports[PortNum].settings->CAD_RoleToggle == USBPD_TRUE)
 800f29a:	7bfa      	ldrb	r2, [r7, #15]
 800f29c:	4914      	ldr	r1, [pc, #80]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f29e:	4613      	mov	r3, r2
 800f2a0:	011b      	lsls	r3, r3, #4
 800f2a2:	1a9b      	subs	r3, r3, r2
 800f2a4:	009b      	lsls	r3, r3, #2
 800f2a6:	440b      	add	r3, r1
 800f2a8:	330c      	adds	r3, #12
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	795b      	ldrb	r3, [r3, #5]
 800f2ae:	f003 0320 	and.w	r3, r3, #32
 800f2b2:	b2db      	uxtb	r3, r3
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	d014      	beq.n	800f2e2 <CAD_Init+0x1ea>
  {
    /* Set current state machine to DRP state machine */
    _handle->CAD_PtrStateMachine = CAD_StateMachine_DRP;
 800f2b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2ba:	4a0f      	ldr	r2, [pc, #60]	@ (800f2f8 <CAD_Init+0x200>)
 800f2bc:	60da      	str	r2, [r3, #12]
    _handle->CAD_Accessory_SRC = Ports[PortNum].settings->CAD_AccesorySupport;
 800f2be:	7bfa      	ldrb	r2, [r7, #15]
 800f2c0:	490b      	ldr	r1, [pc, #44]	@ (800f2f0 <CAD_Init+0x1f8>)
 800f2c2:	4613      	mov	r3, r2
 800f2c4:	011b      	lsls	r3, r3, #4
 800f2c6:	1a9b      	subs	r3, r3, r2
 800f2c8:	009b      	lsls	r3, r3, #2
 800f2ca:	440b      	add	r3, r1
 800f2cc:	330c      	adds	r3, #12
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	795b      	ldrb	r3, [r3, #5]
 800f2d2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f2d6:	b2d9      	uxtb	r1, r3
 800f2d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2da:	7853      	ldrb	r3, [r2, #1]
 800f2dc:	f361 1386 	bfi	r3, r1, #6, #1
 800f2e0:	7053      	strb	r3, [r2, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 800f2e2:	bf00      	nop
 800f2e4:	372c      	adds	r7, #44	@ 0x2c
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	bd90      	pop	{r4, r7, pc}
 800f2ea:	bf00      	nop
 800f2ec:	2000050c 	.word	0x2000050c
 800f2f0:	20000528 	.word	0x20000528
 800f2f4:	48000400 	.word	0x48000400
 800f2f8:	0800f3c9 	.word	0x0800f3c9

0800f2fc <CAD_Enter_ErrorRecovery>:
  * @brief  Function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 800f2fc:	b580      	push	{r7, lr}
 800f2fe:	b082      	sub	sp, #8
 800f300:	af00      	add	r7, sp, #0
 800f302:	4603      	mov	r3, r0
 800f304:	71fb      	strb	r3, [r7, #7]
  /* Remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 800f306:	79fb      	ldrb	r3, [r7, #7]
 800f308:	4618      	mov	r0, r3
 800f30a:	f002 f957 	bl	80115bc <USBPDM1_EnterErrorRecovery>
  /* Set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 800f30e:	79fb      	ldrb	r3, [r7, #7]
 800f310:	4a0a      	ldr	r2, [pc, #40]	@ (800f33c <CAD_Enter_ErrorRecovery+0x40>)
 800f312:	011b      	lsls	r3, r3, #4
 800f314:	441a      	add	r2, r3
 800f316:	7813      	ldrb	r3, [r2, #0]
 800f318:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f31c:	7013      	strb	r3, [r2, #0]
  /* Wake up CAD task */
  Ports[PortNum].USBPD_CAD_WakeUp();
 800f31e:	79fa      	ldrb	r2, [r7, #7]
 800f320:	4907      	ldr	r1, [pc, #28]	@ (800f340 <CAD_Enter_ErrorRecovery+0x44>)
 800f322:	4613      	mov	r3, r2
 800f324:	011b      	lsls	r3, r3, #4
 800f326:	1a9b      	subs	r3, r3, r2
 800f328:	009b      	lsls	r3, r3, #2
 800f32a:	440b      	add	r3, r1
 800f32c:	332c      	adds	r3, #44	@ 0x2c
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	4798      	blx	r3
}
 800f332:	bf00      	nop
 800f334:	3708      	adds	r7, #8
 800f336:	46bd      	mov	sp, r7
 800f338:	bd80      	pop	{r7, pc}
 800f33a:	bf00      	nop
 800f33c:	2000050c 	.word	0x2000050c
 800f340:	20000528 	.word	0x20000528

0800f344 <CAD_SRC_Set_ResistorRp>:
  * @param  PortNum Index of current used port
  * @param  RpValue RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
  * @retval 0 success else error
  */
uint32_t CAD_SRC_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 800f344:	b580      	push	{r7, lr}
 800f346:	b082      	sub	sp, #8
 800f348:	af00      	add	r7, sp, #0
 800f34a:	4603      	mov	r3, r0
 800f34c:	6039      	str	r1, [r7, #0]
 800f34e:	71fb      	strb	r3, [r7, #7]
  /* Update the information about the default resistor value presented in detach mode */
  Ports[PortNum].params->RpResistor = RpValue;
 800f350:	79fa      	ldrb	r2, [r7, #7]
 800f352:	4913      	ldr	r1, [pc, #76]	@ (800f3a0 <CAD_SRC_Set_ResistorRp+0x5c>)
 800f354:	4613      	mov	r3, r2
 800f356:	011b      	lsls	r3, r3, #4
 800f358:	1a9b      	subs	r3, r3, r2
 800f35a:	009b      	lsls	r3, r3, #2
 800f35c:	440b      	add	r3, r1
 800f35e:	3310      	adds	r3, #16
 800f360:	681a      	ldr	r2, [r3, #0]
 800f362:	683b      	ldr	r3, [r7, #0]
 800f364:	f003 0303 	and.w	r3, r3, #3
 800f368:	b2d9      	uxtb	r1, r3
 800f36a:	7893      	ldrb	r3, [r2, #2]
 800f36c:	f361 0301 	bfi	r3, r1, #0, #2
 800f370:	7093      	strb	r3, [r2, #2]

  /* Inform state machine about a resistor update */
  CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 800f372:	79fb      	ldrb	r3, [r7, #7]
 800f374:	4a0b      	ldr	r2, [pc, #44]	@ (800f3a4 <CAD_SRC_Set_ResistorRp+0x60>)
 800f376:	011b      	lsls	r3, r3, #4
 800f378:	441a      	add	r2, r3
 800f37a:	7853      	ldrb	r3, [r2, #1]
 800f37c:	f043 0301 	orr.w	r3, r3, #1
 800f380:	7053      	strb	r3, [r2, #1]
  /* Wake up CAD task */
  Ports[PortNum].USBPD_CAD_WakeUp();
 800f382:	79fa      	ldrb	r2, [r7, #7]
 800f384:	4906      	ldr	r1, [pc, #24]	@ (800f3a0 <CAD_SRC_Set_ResistorRp+0x5c>)
 800f386:	4613      	mov	r3, r2
 800f388:	011b      	lsls	r3, r3, #4
 800f38a:	1a9b      	subs	r3, r3, r2
 800f38c:	009b      	lsls	r3, r3, #2
 800f38e:	440b      	add	r3, r1
 800f390:	332c      	adds	r3, #44	@ 0x2c
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	4798      	blx	r3
  return 0;
 800f396:	2300      	movs	r3, #0
}
 800f398:	4618      	mov	r0, r3
 800f39a:	3708      	adds	r7, #8
 800f39c:	46bd      	mov	sp, r7
 800f39e:	bd80      	pop	{r7, pc}
 800f3a0:	20000528 	.word	0x20000528
 800f3a4:	2000050c 	.word	0x2000050c

0800f3a8 <CAD_Set_ResistorRp>:

/* Keep for legacy */
uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 800f3a8:	b580      	push	{r7, lr}
 800f3aa:	b082      	sub	sp, #8
 800f3ac:	af00      	add	r7, sp, #0
 800f3ae:	4603      	mov	r3, r0
 800f3b0:	6039      	str	r1, [r7, #0]
 800f3b2:	71fb      	strb	r3, [r7, #7]
  return CAD_SRC_Set_ResistorRp(PortNum, RpValue);
 800f3b4:	79fb      	ldrb	r3, [r7, #7]
 800f3b6:	6839      	ldr	r1, [r7, #0]
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	f7ff ffc3 	bl	800f344 <CAD_SRC_Set_ResistorRp>
 800f3be:	4603      	mov	r3, r0
}
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	3708      	adds	r7, #8
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	bd80      	pop	{r7, pc}

0800f3c8 <CAD_StateMachine_DRP>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
uint32_t CAD_StateMachine_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f3c8:	b580      	push	{r7, lr}
 800f3ca:	b086      	sub	sp, #24
 800f3cc:	af00      	add	r7, sp, #0
 800f3ce:	4603      	mov	r3, r0
 800f3d0:	60b9      	str	r1, [r7, #8]
 800f3d2:	607a      	str	r2, [r7, #4]
 800f3d4:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f3d6:	7bfb      	ldrb	r3, [r7, #15]
 800f3d8:	011b      	lsls	r3, r3, #4
 800f3da:	4a67      	ldr	r2, [pc, #412]	@ (800f578 <CAD_StateMachine_DRP+0x1b0>)
 800f3dc:	4413      	add	r3, r2
 800f3de:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f3e0:	2302      	movs	r3, #2
 800f3e2:	617b      	str	r3, [r7, #20]

  /*Check CAD STATE*/
  switch (_handle->cstate)
 800f3e4:	693b      	ldr	r3, [r7, #16]
 800f3e6:	785b      	ldrb	r3, [r3, #1]
 800f3e8:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800f3ec:	b2db      	uxtb	r3, r3
 800f3ee:	3b01      	subs	r3, #1
 800f3f0:	2b0a      	cmp	r3, #10
 800f3f2:	f200 80bb 	bhi.w	800f56c <CAD_StateMachine_DRP+0x1a4>
 800f3f6:	a201      	add	r2, pc, #4	@ (adr r2, 800f3fc <CAD_StateMachine_DRP+0x34>)
 800f3f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f3fc:	0800f531 	.word	0x0800f531
 800f400:	0800f53d 	.word	0x0800f53d
 800f404:	0800f55d 	.word	0x0800f55d
 800f408:	0800f54d 	.word	0x0800f54d
 800f40c:	0800f55d 	.word	0x0800f55d
 800f410:	0800f56d 	.word	0x0800f56d
 800f414:	0800f56d 	.word	0x0800f56d
 800f418:	0800f443 	.word	0x0800f443
 800f41c:	0800f443 	.word	0x0800f443
 800f420:	0800f56d 	.word	0x0800f56d
 800f424:	0800f429 	.word	0x0800f429
#if defined(_VCONN_SUPPORT)
      /* DeInitialize Vconn management */
      (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
      /* DeInitialise VBUS power */
      (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 800f428:	7bfb      	ldrb	r3, [r7, #15]
 800f42a:	4618      	mov	r0, r3
 800f42c:	f007 fff6 	bl	801741c <BSP_USBPD_PWR_VBUSDeInit>
      _timing = 0;
 800f430:	2300      	movs	r3, #0
 800f432:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 800f434:	693a      	ldr	r2, [r7, #16]
 800f436:	7853      	ldrb	r3, [r2, #1]
 800f438:	2109      	movs	r1, #9
 800f43a:	f361 0345 	bfi	r3, r1, #1, #5
 800f43e:	7053      	strb	r3, [r2, #1]
      break;
 800f440:	e095      	b.n	800f56e <CAD_StateMachine_DRP+0x1a6>
    }

    case USBPD_CAD_STATE_SWITCH_TO_SRC:
    case USBPD_CAD_STATE_SWITCH_TO_SNK:
    {
      LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 800f442:	7bfa      	ldrb	r2, [r7, #15]
 800f444:	494d      	ldr	r1, [pc, #308]	@ (800f57c <CAD_StateMachine_DRP+0x1b4>)
 800f446:	4613      	mov	r3, r2
 800f448:	011b      	lsls	r3, r3, #4
 800f44a:	1a9b      	subs	r3, r3, r2
 800f44c:	009b      	lsls	r3, r3, #2
 800f44e:	440b      	add	r3, r1
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	4618      	mov	r0, r3
 800f454:	f7ff fe10 	bl	800f078 <LL_UCPD_RxDisable>
      if (USBPD_CAD_STATE_SWITCH_TO_SRC == _handle->cstate)
 800f458:	693b      	ldr	r3, [r7, #16]
 800f45a:	785b      	ldrb	r3, [r3, #1]
 800f45c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800f460:	b2db      	uxtb	r3, r3
 800f462:	2b10      	cmp	r3, #16
 800f464:	d128      	bne.n	800f4b8 <CAD_StateMachine_DRP+0xf0>
      {
        USBPDM1_AssertRp(PortNum);
 800f466:	7bfb      	ldrb	r3, [r7, #15]
 800f468:	4618      	mov	r0, r3
 800f46a:	f001 ff73 	bl	8011354 <USBPDM1_AssertRp>
        Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 800f46e:	7bfa      	ldrb	r2, [r7, #15]
 800f470:	4942      	ldr	r1, [pc, #264]	@ (800f57c <CAD_StateMachine_DRP+0x1b4>)
 800f472:	4613      	mov	r3, r2
 800f474:	011b      	lsls	r3, r3, #4
 800f476:	1a9b      	subs	r3, r3, r2
 800f478:	009b      	lsls	r3, r3, #2
 800f47a:	440b      	add	r3, r1
 800f47c:	3310      	adds	r3, #16
 800f47e:	681a      	ldr	r2, [r3, #0]
 800f480:	7813      	ldrb	r3, [r2, #0]
 800f482:	f043 0304 	orr.w	r3, r3, #4
 800f486:	7013      	strb	r3, [r2, #0]
        Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_DFP;
 800f488:	7bfa      	ldrb	r2, [r7, #15]
 800f48a:	493c      	ldr	r1, [pc, #240]	@ (800f57c <CAD_StateMachine_DRP+0x1b4>)
 800f48c:	4613      	mov	r3, r2
 800f48e:	011b      	lsls	r3, r3, #4
 800f490:	1a9b      	subs	r3, r3, r2
 800f492:	009b      	lsls	r3, r3, #2
 800f494:	440b      	add	r3, r1
 800f496:	3310      	adds	r3, #16
 800f498:	681a      	ldr	r2, [r3, #0]
 800f49a:	7813      	ldrb	r3, [r2, #0]
 800f49c:	f043 0308 	orr.w	r3, r3, #8
 800f4a0:	7013      	strb	r3, [r2, #0]
        _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 800f4a2:	7bfa      	ldrb	r2, [r7, #15]
 800f4a4:	4935      	ldr	r1, [pc, #212]	@ (800f57c <CAD_StateMachine_DRP+0x1b4>)
 800f4a6:	4613      	mov	r3, r2
 800f4a8:	011b      	lsls	r3, r3, #4
 800f4aa:	1a9b      	subs	r3, r3, r2
 800f4ac:	009b      	lsls	r3, r3, #2
 800f4ae:	440b      	add	r3, r1
 800f4b0:	330c      	adds	r3, #12
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	79db      	ldrb	r3, [r3, #7]
 800f4b6:	617b      	str	r3, [r7, #20]
      }
      if (USBPD_CAD_STATE_SWITCH_TO_SNK == _handle->cstate)
 800f4b8:	693b      	ldr	r3, [r7, #16]
 800f4ba:	785b      	ldrb	r3, [r3, #1]
 800f4bc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800f4c0:	b2db      	uxtb	r3, r3
 800f4c2:	2b12      	cmp	r3, #18
 800f4c4:	d128      	bne.n	800f518 <CAD_StateMachine_DRP+0x150>
      {
        USBPDM1_AssertRd(PortNum);
 800f4c6:	7bfb      	ldrb	r3, [r7, #15]
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	f001 ffe5 	bl	8011498 <USBPDM1_AssertRd>
        Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 800f4ce:	7bfa      	ldrb	r2, [r7, #15]
 800f4d0:	492a      	ldr	r1, [pc, #168]	@ (800f57c <CAD_StateMachine_DRP+0x1b4>)
 800f4d2:	4613      	mov	r3, r2
 800f4d4:	011b      	lsls	r3, r3, #4
 800f4d6:	1a9b      	subs	r3, r3, r2
 800f4d8:	009b      	lsls	r3, r3, #2
 800f4da:	440b      	add	r3, r1
 800f4dc:	3310      	adds	r3, #16
 800f4de:	681a      	ldr	r2, [r3, #0]
 800f4e0:	7813      	ldrb	r3, [r2, #0]
 800f4e2:	f023 0304 	bic.w	r3, r3, #4
 800f4e6:	7013      	strb	r3, [r2, #0]
        Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_UFP;
 800f4e8:	7bfa      	ldrb	r2, [r7, #15]
 800f4ea:	4924      	ldr	r1, [pc, #144]	@ (800f57c <CAD_StateMachine_DRP+0x1b4>)
 800f4ec:	4613      	mov	r3, r2
 800f4ee:	011b      	lsls	r3, r3, #4
 800f4f0:	1a9b      	subs	r3, r3, r2
 800f4f2:	009b      	lsls	r3, r3, #2
 800f4f4:	440b      	add	r3, r1
 800f4f6:	3310      	adds	r3, #16
 800f4f8:	681a      	ldr	r2, [r3, #0]
 800f4fa:	7813      	ldrb	r3, [r2, #0]
 800f4fc:	f023 0308 	bic.w	r3, r3, #8
 800f500:	7013      	strb	r3, [r2, #0]
        _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 800f502:	7bfa      	ldrb	r2, [r7, #15]
 800f504:	491d      	ldr	r1, [pc, #116]	@ (800f57c <CAD_StateMachine_DRP+0x1b4>)
 800f506:	4613      	mov	r3, r2
 800f508:	011b      	lsls	r3, r3, #4
 800f50a:	1a9b      	subs	r3, r3, r2
 800f50c:	009b      	lsls	r3, r3, #2
 800f50e:	440b      	add	r3, r1
 800f510:	330c      	adds	r3, #12
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	799b      	ldrb	r3, [r3, #6]
 800f516:	617b      	str	r3, [r7, #20]
      }
      _handle->CAD_tToggle_start = HAL_GetTick();
 800f518:	f7f7 fb66 	bl	8006be8 <HAL_GetTick>
 800f51c:	4602      	mov	r2, r0
 800f51e:	693b      	ldr	r3, [r7, #16]
 800f520:	605a      	str	r2, [r3, #4]
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f522:	693a      	ldr	r2, [r7, #16]
 800f524:	7853      	ldrb	r3, [r2, #1]
 800f526:	2101      	movs	r1, #1
 800f528:	f361 0345 	bfi	r3, r1, #1, #5
 800f52c:	7053      	strb	r3, [r2, #1]
    }
    break;
 800f52e:	e01e      	b.n	800f56e <CAD_StateMachine_DRP+0x1a6>

    case USBPD_CAD_STATE_DETACHED:
      _timing = ManageStateDetached_DRP(PortNum);
 800f530:	7bfb      	ldrb	r3, [r7, #15]
 800f532:	4618      	mov	r0, r3
 800f534:	f000 fa7c 	bl	800fa30 <ManageStateDetached_DRP>
 800f538:	6178      	str	r0, [r7, #20]
      break;
 800f53a:	e018      	b.n	800f56e <CAD_StateMachine_DRP+0x1a6>

    /*CAD STATE ATTACHED WAIT*/
    case USBPD_CAD_STATE_ATTACHED_WAIT:
      _timing = ManageStateAttachedWait_DRP(PortNum, pEvent, pCCXX);
 800f53c:	7bfb      	ldrb	r3, [r7, #15]
 800f53e:	687a      	ldr	r2, [r7, #4]
 800f540:	68b9      	ldr	r1, [r7, #8]
 800f542:	4618      	mov	r0, r3
 800f544:	f000 fcce 	bl	800fee4 <ManageStateAttachedWait_DRP>
 800f548:	6178      	str	r0, [r7, #20]
      break;
 800f54a:	e010      	b.n	800f56e <CAD_StateMachine_DRP+0x1a6>
    }
#endif /* _ACCESSORY_SRC */

    /* CAD ELECTRONIC CABLE ATTACHED */
    case USBPD_CAD_STATE_EMC :
      _timing = ManageStateEMC(PortNum, pEvent, pCCXX);
 800f54c:	7bfb      	ldrb	r3, [r7, #15]
 800f54e:	687a      	ldr	r2, [r7, #4]
 800f550:	68b9      	ldr	r1, [r7, #8]
 800f552:	4618      	mov	r0, r3
 800f554:	f000 fc14 	bl	800fd80 <ManageStateEMC>
 800f558:	6178      	str	r0, [r7, #20]
      break;
 800f55a:	e008      	b.n	800f56e <CAD_StateMachine_DRP+0x1a6>

    /*CAD electronic cable with Sink ATTACHED*/
    case USBPD_CAD_STATE_ATTEMC:
    case USBPD_CAD_STATE_ATTACHED:
      _timing = ManageStateAttached_DRP(PortNum, pEvent, pCCXX);
 800f55c:	7bfb      	ldrb	r3, [r7, #15]
 800f55e:	687a      	ldr	r2, [r7, #4]
 800f560:	68b9      	ldr	r1, [r7, #8]
 800f562:	4618      	mov	r0, r3
 800f564:	f000 fc7c 	bl	800fe60 <ManageStateAttached_DRP>
 800f568:	6178      	str	r0, [r7, #20]
      break;
 800f56a:	e000      	b.n	800f56e <CAD_StateMachine_DRP+0x1a6>

    default :
      break;
 800f56c:	bf00      	nop
  }

  return _timing;
 800f56e:	697b      	ldr	r3, [r7, #20]
}
 800f570:	4618      	mov	r0, r3
 800f572:	3718      	adds	r7, #24
 800f574:	46bd      	mov	sp, r7
 800f576:	bd80      	pop	{r7, pc}
 800f578:	2000050c 	.word	0x2000050c
 800f57c:	20000528 	.word	0x20000528

0800f580 <CAD_StateMachine>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800f580:	b580      	push	{r7, lr}
 800f582:	b086      	sub	sp, #24
 800f584:	af00      	add	r7, sp, #0
 800f586:	4603      	mov	r3, r0
 800f588:	60b9      	str	r1, [r7, #8]
 800f58a:	607a      	str	r2, [r7, #4]
 800f58c:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f58e:	7bfb      	ldrb	r3, [r7, #15]
 800f590:	011b      	lsls	r3, r3, #4
 800f592:	4a62      	ldr	r2, [pc, #392]	@ (800f71c <CAD_StateMachine+0x19c>)
 800f594:	4413      	add	r3, r2
 800f596:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f598:	2302      	movs	r3, #2
 800f59a:	617b      	str	r3, [r7, #20]

  /* Set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 800f59c:	68bb      	ldr	r3, [r7, #8]
 800f59e:	2200      	movs	r2, #0
 800f5a0:	701a      	strb	r2, [r3, #0]

  /* If a swap is on going, return default timing */
  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 800f5a2:	7bfa      	ldrb	r2, [r7, #15]
 800f5a4:	495e      	ldr	r1, [pc, #376]	@ (800f720 <CAD_StateMachine+0x1a0>)
 800f5a6:	4613      	mov	r3, r2
 800f5a8:	011b      	lsls	r3, r3, #4
 800f5aa:	1a9b      	subs	r3, r3, r2
 800f5ac:	009b      	lsls	r3, r3, #2
 800f5ae:	440b      	add	r3, r1
 800f5b0:	3310      	adds	r3, #16
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	781b      	ldrb	r3, [r3, #0]
 800f5b6:	f003 0310 	and.w	r3, r3, #16
 800f5ba:	b2db      	uxtb	r3, r3
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d001      	beq.n	800f5c4 <CAD_StateMachine+0x44>
  {
    return _timing;
 800f5c0:	697b      	ldr	r3, [r7, #20]
 800f5c2:	e0a6      	b.n	800f712 <CAD_StateMachine+0x192>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 800f5c4:	693b      	ldr	r3, [r7, #16]
 800f5c6:	781b      	ldrb	r3, [r3, #0]
 800f5c8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f5cc:	b2db      	uxtb	r3, r3
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d00a      	beq.n	800f5e8 <CAD_StateMachine+0x68>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 800f5d2:	693a      	ldr	r2, [r7, #16]
 800f5d4:	7813      	ldrb	r3, [r2, #0]
 800f5d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f5da:	7013      	strb	r3, [r2, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 800f5dc:	693a      	ldr	r2, [r7, #16]
 800f5de:	7853      	ldrb	r3, [r2, #1]
 800f5e0:	210c      	movs	r1, #12
 800f5e2:	f361 0345 	bfi	r3, r1, #1, #5
 800f5e6:	7053      	strb	r3, [r2, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 800f5e8:	693b      	ldr	r3, [r7, #16]
 800f5ea:	785b      	ldrb	r3, [r3, #1]
 800f5ec:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800f5f0:	b2db      	uxtb	r3, r3
 800f5f2:	2b0d      	cmp	r3, #13
 800f5f4:	d057      	beq.n	800f6a6 <CAD_StateMachine+0x126>
 800f5f6:	2b0d      	cmp	r3, #13
 800f5f8:	f300 8081 	bgt.w	800f6fe <CAD_StateMachine+0x17e>
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d002      	beq.n	800f606 <CAD_StateMachine+0x86>
 800f600:	2b0c      	cmp	r3, #12
 800f602:	d029      	beq.n	800f658 <CAD_StateMachine+0xd8>
 800f604:	e07b      	b.n	800f6fe <CAD_StateMachine+0x17e>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      /* Enable TypeCEvents Interrupts */
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 800f606:	7bfa      	ldrb	r2, [r7, #15]
 800f608:	4945      	ldr	r1, [pc, #276]	@ (800f720 <CAD_StateMachine+0x1a0>)
 800f60a:	4613      	mov	r3, r2
 800f60c:	011b      	lsls	r3, r3, #4
 800f60e:	1a9b      	subs	r3, r3, r2
 800f610:	009b      	lsls	r3, r3, #2
 800f612:	440b      	add	r3, r1
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	4618      	mov	r0, r3
 800f618:	f7ff fd3e 	bl	800f098 <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 800f61c:	7bfa      	ldrb	r2, [r7, #15]
 800f61e:	4940      	ldr	r1, [pc, #256]	@ (800f720 <CAD_StateMachine+0x1a0>)
 800f620:	4613      	mov	r3, r2
 800f622:	011b      	lsls	r3, r3, #4
 800f624:	1a9b      	subs	r3, r3, r2
 800f626:	009b      	lsls	r3, r3, #2
 800f628:	440b      	add	r3, r1
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	4618      	mov	r0, r3
 800f62e:	f7ff fd43 	bl	800f0b8 <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      /* Enable IRQ */
      UCPD_INSTANCE0_ENABLEIRQ;
 800f632:	2104      	movs	r1, #4
 800f634:	203f      	movs	r0, #63	@ 0x3f
 800f636:	f7ff fc2b 	bl	800ee90 <__NVIC_SetPriority>
 800f63a:	203f      	movs	r0, #63	@ 0x3f
 800f63c:	f7ff fc0a 	bl	800ee54 <__NVIC_EnableIRQ>
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
 800f640:	f7f7 fad2 	bl	8006be8 <HAL_GetTick>
 800f644:	4602      	mov	r2, r0
 800f646:	693b      	ldr	r3, [r7, #16]
 800f648:	605a      	str	r2, [r3, #4]
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f64a:	693a      	ldr	r2, [r7, #16]
 800f64c:	7853      	ldrb	r3, [r2, #1]
 800f64e:	2101      	movs	r1, #1
 800f650:	f361 0345 	bfi	r3, r1, #1, #5
 800f654:	7053      	strb	r3, [r2, #1]
      break;
 800f656:	e05b      	b.n	800f710 <CAD_StateMachine+0x190>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 800f658:	7bfb      	ldrb	r3, [r7, #15]
 800f65a:	4618      	mov	r0, r3
 800f65c:	f001 ffae 	bl	80115bc <USBPDM1_EnterErrorRecovery>

      /* Forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 800f660:	7bfa      	ldrb	r2, [r7, #15]
 800f662:	492f      	ldr	r1, [pc, #188]	@ (800f720 <CAD_StateMachine+0x1a0>)
 800f664:	4613      	mov	r3, r2
 800f666:	011b      	lsls	r3, r3, #4
 800f668:	1a9b      	subs	r3, r3, r2
 800f66a:	009b      	lsls	r3, r3, #2
 800f66c:	440b      	add	r3, r1
 800f66e:	3334      	adds	r3, #52	@ 0x34
 800f670:	2200      	movs	r2, #0
 800f672:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	2200      	movs	r2, #0
 800f678:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 800f67a:	693a      	ldr	r2, [r7, #16]
 800f67c:	7813      	ldrb	r3, [r2, #0]
 800f67e:	f023 0303 	bic.w	r3, r3, #3
 800f682:	7013      	strb	r3, [r2, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 800f684:	68bb      	ldr	r3, [r7, #8]
 800f686:	2201      	movs	r2, #1
 800f688:	701a      	strb	r2, [r3, #0]

      /* Start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800f68a:	f7f7 faad 	bl	8006be8 <HAL_GetTick>
 800f68e:	4602      	mov	r2, r0
 800f690:	693b      	ldr	r3, [r7, #16]
 800f692:	609a      	str	r2, [r3, #8]
      _timing = CAD_TERROR_RECOVERY_TIME;
 800f694:	231a      	movs	r3, #26
 800f696:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 800f698:	693a      	ldr	r2, [r7, #16]
 800f69a:	7853      	ldrb	r3, [r2, #1]
 800f69c:	210d      	movs	r1, #13
 800f69e:	f361 0345 	bfi	r3, r1, #1, #5
 800f6a2:	7053      	strb	r3, [r2, #1]
      break;
 800f6a4:	e034      	b.n	800f710 <CAD_StateMachine+0x190>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 800f6a6:	f7f7 fa9f 	bl	8006be8 <HAL_GetTick>
 800f6aa:	4602      	mov	r2, r0
 800f6ac:	693b      	ldr	r3, [r7, #16]
 800f6ae:	689b      	ldr	r3, [r3, #8]
 800f6b0:	1ad3      	subs	r3, r2, r3
 800f6b2:	2b1a      	cmp	r3, #26
 800f6b4:	d92b      	bls.n	800f70e <CAD_StateMachine+0x18e>
        port source  to src
        port snk     to snk
        port drp     to src   */

#if defined(_SRC) || defined(_DRP)
        if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800f6b6:	7bfa      	ldrb	r2, [r7, #15]
 800f6b8:	4919      	ldr	r1, [pc, #100]	@ (800f720 <CAD_StateMachine+0x1a0>)
 800f6ba:	4613      	mov	r3, r2
 800f6bc:	011b      	lsls	r3, r3, #4
 800f6be:	1a9b      	subs	r3, r3, r2
 800f6c0:	009b      	lsls	r3, r3, #2
 800f6c2:	440b      	add	r3, r1
 800f6c4:	3310      	adds	r3, #16
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	781b      	ldrb	r3, [r3, #0]
 800f6ca:	f003 0304 	and.w	r3, r3, #4
 800f6ce:	b2db      	uxtb	r3, r3
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	d004      	beq.n	800f6de <CAD_StateMachine+0x15e>
        {
          USBPDM1_AssertRp(PortNum);
 800f6d4:	7bfb      	ldrb	r3, [r7, #15]
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f001 fe3c 	bl	8011354 <USBPDM1_AssertRp>
 800f6dc:	e003      	b.n	800f6e6 <CAD_StateMachine+0x166>
#if defined(_DRP)
        else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
        {
          USBPDM1_AssertRd(PortNum);
 800f6de:	7bfb      	ldrb	r3, [r7, #15]
 800f6e0:	4618      	mov	r0, r3
 800f6e2:	f001 fed9 	bl	8011498 <USBPDM1_AssertRd>
        }
#endif /* _SNK || _DRP */
        /* Switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
 800f6e6:	f7f7 fa7f 	bl	8006be8 <HAL_GetTick>
 800f6ea:	4602      	mov	r2, r0
 800f6ec:	693b      	ldr	r3, [r7, #16]
 800f6ee:	605a      	str	r2, [r3, #4]
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f6f0:	693a      	ldr	r2, [r7, #16]
 800f6f2:	7853      	ldrb	r3, [r2, #1]
 800f6f4:	2101      	movs	r1, #1
 800f6f6:	f361 0345 	bfi	r3, r1, #1, #5
 800f6fa:	7053      	strb	r3, [r2, #1]
      }
      break;
 800f6fc:	e007      	b.n	800f70e <CAD_StateMachine+0x18e>
    }

    default:
    {
      /* Call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 800f6fe:	693b      	ldr	r3, [r7, #16]
 800f700:	68db      	ldr	r3, [r3, #12]
 800f702:	7bf8      	ldrb	r0, [r7, #15]
 800f704:	687a      	ldr	r2, [r7, #4]
 800f706:	68b9      	ldr	r1, [r7, #8]
 800f708:	4798      	blx	r3
 800f70a:	6178      	str	r0, [r7, #20]
      break;
 800f70c:	e000      	b.n	800f710 <CAD_StateMachine+0x190>
      break;
 800f70e:	bf00      	nop
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 800f710:	697b      	ldr	r3, [r7, #20]
}
 800f712:	4618      	mov	r0, r3
 800f714:	3718      	adds	r7, #24
 800f716:	46bd      	mov	sp, r7
 800f718:	bd80      	pop	{r7, pc}
 800f71a:	bf00      	nop
 800f71c:	2000050c 	.word	0x2000050c
 800f720:	20000528 	.word	0x20000528

0800f724 <CAD_Check_HW_SNK>:
  * @brief  Check CCx HW condition
  * @param  PortNum Port
  * @retval none
  */
void CAD_Check_HW_SNK(uint8_t PortNum)
{
 800f724:	b480      	push	{r7}
 800f726:	b087      	sub	sp, #28
 800f728:	af00      	add	r7, sp, #0
 800f72a:	4603      	mov	r3, r0
 800f72c:	71fb      	strb	r3, [r7, #7]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f72e:	79fb      	ldrb	r3, [r7, #7]
 800f730:	011b      	lsls	r3, r3, #4
 800f732:	4a3a      	ldr	r2, [pc, #232]	@ (800f81c <CAD_Check_HW_SNK+0xf8>)
 800f734:	4413      	add	r3, r2
 800f736:	617b      	str	r3, [r7, #20]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1;
 800f738:	79fa      	ldrb	r2, [r7, #7]
 800f73a:	4939      	ldr	r1, [pc, #228]	@ (800f820 <CAD_Check_HW_SNK+0xfc>)
 800f73c:	4613      	mov	r3, r2
 800f73e:	011b      	lsls	r3, r3, #4
 800f740:	1a9b      	subs	r3, r3, r2
 800f742:	009b      	lsls	r3, r3, #2
 800f744:	440b      	add	r3, r1
 800f746:	681b      	ldr	r3, [r3, #0]
 800f748:	695b      	ldr	r3, [r3, #20]
 800f74a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800f74e:	613b      	str	r3, [r7, #16]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;
 800f750:	79fa      	ldrb	r2, [r7, #7]
 800f752:	4933      	ldr	r1, [pc, #204]	@ (800f820 <CAD_Check_HW_SNK+0xfc>)
 800f754:	4613      	mov	r3, r2
 800f756:	011b      	lsls	r3, r3, #4
 800f758:	1a9b      	subs	r3, r3, r2
 800f75a:	009b      	lsls	r3, r3, #2
 800f75c:	440b      	add	r3, r1
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	695b      	ldr	r3, [r3, #20]
 800f762:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800f766:	60fb      	str	r3, [r7, #12]
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  _handle->cc  = CCNONE;
 800f768:	697a      	ldr	r2, [r7, #20]
 800f76a:	7813      	ldrb	r3, [r2, #0]
 800f76c:	f023 0303 	bic.w	r3, r3, #3
 800f770:	7013      	strb	r3, [r2, #0]
  _handle->CurrentHWcondition     = HW_Detachment;
 800f772:	697a      	ldr	r2, [r7, #20]
 800f774:	7813      	ldrb	r3, [r2, #0]
 800f776:	f023 031c 	bic.w	r3, r3, #28
 800f77a:	7013      	strb	r3, [r2, #0]

  if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
 800f77c:	693b      	ldr	r3, [r7, #16]
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d021      	beq.n	800f7c6 <CAD_Check_HW_SNK+0xa2>
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	2b00      	cmp	r3, #0
 800f786:	d11e      	bne.n	800f7c6 <CAD_Check_HW_SNK+0xa2>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 800f788:	697a      	ldr	r2, [r7, #20]
 800f78a:	7813      	ldrb	r3, [r2, #0]
 800f78c:	2101      	movs	r1, #1
 800f78e:	f361 0384 	bfi	r3, r1, #2, #3
 800f792:	7013      	strb	r3, [r2, #0]
    _handle->cc = CC1;
 800f794:	697a      	ldr	r2, [r7, #20]
 800f796:	7813      	ldrb	r3, [r2, #0]
 800f798:	2101      	movs	r1, #1
 800f79a:	f361 0301 	bfi	r3, r1, #0, #2
 800f79e:	7013      	strb	r3, [r2, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC1_value >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 800f7a0:	693b      	ldr	r3, [r7, #16]
 800f7a2:	0c18      	lsrs	r0, r3, #16
 800f7a4:	79fa      	ldrb	r2, [r7, #7]
 800f7a6:	491e      	ldr	r1, [pc, #120]	@ (800f820 <CAD_Check_HW_SNK+0xfc>)
 800f7a8:	4613      	mov	r3, r2
 800f7aa:	011b      	lsls	r3, r3, #4
 800f7ac:	1a9b      	subs	r3, r3, r2
 800f7ae:	009b      	lsls	r3, r3, #2
 800f7b0:	440b      	add	r3, r1
 800f7b2:	3310      	adds	r3, #16
 800f7b4:	681a      	ldr	r2, [r3, #0]
 800f7b6:	4603      	mov	r3, r0
 800f7b8:	f003 0303 	and.w	r3, r3, #3
 800f7bc:	b2d9      	uxtb	r1, r3
 800f7be:	7893      	ldrb	r3, [r2, #2]
 800f7c0:	f361 0383 	bfi	r3, r1, #2, #2
 800f7c4:	7093      	strb	r3, [r2, #2]
  }

  if ((CC1_value == LL_UCPD_SNK_CC1_VOPEN) && (CC2_value != LL_UCPD_SNK_CC2_VOPEN))
 800f7c6:	693b      	ldr	r3, [r7, #16]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d121      	bne.n	800f810 <CAD_Check_HW_SNK+0xec>
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d01e      	beq.n	800f810 <CAD_Check_HW_SNK+0xec>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 800f7d2:	697a      	ldr	r2, [r7, #20]
 800f7d4:	7813      	ldrb	r3, [r2, #0]
 800f7d6:	2101      	movs	r1, #1
 800f7d8:	f361 0384 	bfi	r3, r1, #2, #3
 800f7dc:	7013      	strb	r3, [r2, #0]
    _handle->cc = CC2;
 800f7de:	697a      	ldr	r2, [r7, #20]
 800f7e0:	7813      	ldrb	r3, [r2, #0]
 800f7e2:	2102      	movs	r1, #2
 800f7e4:	f361 0301 	bfi	r3, r1, #0, #2
 800f7e8:	7013      	strb	r3, [r2, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;;
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	0c98      	lsrs	r0, r3, #18
 800f7ee:	79fa      	ldrb	r2, [r7, #7]
 800f7f0:	490b      	ldr	r1, [pc, #44]	@ (800f820 <CAD_Check_HW_SNK+0xfc>)
 800f7f2:	4613      	mov	r3, r2
 800f7f4:	011b      	lsls	r3, r3, #4
 800f7f6:	1a9b      	subs	r3, r3, r2
 800f7f8:	009b      	lsls	r3, r3, #2
 800f7fa:	440b      	add	r3, r1
 800f7fc:	3310      	adds	r3, #16
 800f7fe:	681a      	ldr	r2, [r3, #0]
 800f800:	4603      	mov	r3, r0
 800f802:	f003 0303 	and.w	r3, r3, #3
 800f806:	b2d9      	uxtb	r1, r3
 800f808:	7893      	ldrb	r3, [r2, #2]
 800f80a:	f361 0383 	bfi	r3, r1, #2, #2
 800f80e:	7093      	strb	r3, [r2, #2]
  }
}
 800f810:	bf00      	nop
 800f812:	371c      	adds	r7, #28
 800f814:	46bd      	mov	sp, r7
 800f816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f81a:	4770      	bx	lr
 800f81c:	2000050c 	.word	0x2000050c
 800f820:	20000528 	.word	0x20000528

0800f824 <CAD_Check_HW_SRC>:
  * @brief  Check CCx HW condition
  * @param  PortNum Port
  * @retval none
  */
void CAD_Check_HW_SRC(uint8_t PortNum)
{
 800f824:	b4b0      	push	{r4, r5, r7}
 800f826:	b093      	sub	sp, #76	@ 0x4c
 800f828:	af00      	add	r7, sp, #0
 800f82a:	4603      	mov	r3, r0
 800f82c:	71fb      	strb	r3, [r7, #7]
#if !defined(_RTOS)
  uint32_t CC1_value_temp;
  uint32_t CC2_value_temp;
#endif /* !_RTOS */
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f82e:	79fb      	ldrb	r3, [r7, #7]
 800f830:	011b      	lsls	r3, r3, #4
 800f832:	4a2f      	ldr	r2, [pc, #188]	@ (800f8f0 <CAD_Check_HW_SRC+0xcc>)
 800f834:	4413      	add	r3, r2
 800f836:	647b      	str	r3, [r7, #68]	@ 0x44
  CC2_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 800f838:	79fa      	ldrb	r2, [r7, #7]
 800f83a:	492e      	ldr	r1, [pc, #184]	@ (800f8f4 <CAD_Check_HW_SRC+0xd0>)
 800f83c:	4613      	mov	r3, r2
 800f83e:	011b      	lsls	r3, r3, #4
 800f840:	1a9b      	subs	r3, r3, r2
 800f842:	009b      	lsls	r3, r3, #2
 800f844:	440b      	add	r3, r1
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	695b      	ldr	r3, [r3, #20]
 800f84a:	0c1b      	lsrs	r3, r3, #16
 800f84c:	f003 0303 	and.w	r3, r3, #3
 800f850:	643b      	str	r3, [r7, #64]	@ 0x40
  CC2_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;
 800f852:	79fa      	ldrb	r2, [r7, #7]
 800f854:	4927      	ldr	r1, [pc, #156]	@ (800f8f4 <CAD_Check_HW_SRC+0xd0>)
 800f856:	4613      	mov	r3, r2
 800f858:	011b      	lsls	r3, r3, #4
 800f85a:	1a9b      	subs	r3, r3, r2
 800f85c:	009b      	lsls	r3, r3, #2
 800f85e:	440b      	add	r3, r1
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	695b      	ldr	r3, [r3, #20]
 800f864:	0c9b      	lsrs	r3, r3, #18
 800f866:	f003 0303 	and.w	r3, r3, #3
 800f86a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  {
    return;
  }
#endif /* !_RTOS */

  const CCxPin_TypeDef table_cc[] =
 800f86c:	4b22      	ldr	r3, [pc, #136]	@ (800f8f8 <CAD_Check_HW_SRC+0xd4>)
 800f86e:	f107 0418 	add.w	r4, r7, #24
 800f872:	461d      	mov	r5, r3
 800f874:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f876:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f878:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f87a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f87c:	682b      	ldr	r3, [r5, #0]
 800f87e:	6023      	str	r3, [r4, #0]
    CCNONE,  CC2,       CC2,
    CC1,     CCNONE,   CC1,
    CC1,     CC2,       CCNONE
  };

  const CAD_HW_Condition_TypeDef table_CurrentHWcondition[] =
 800f880:	4a1e      	ldr	r2, [pc, #120]	@ (800f8fc <CAD_Check_HW_SRC+0xd8>)
 800f882:	f107 030c 	add.w	r3, r7, #12
 800f886:	ca07      	ldmia	r2, {r0, r1, r2}
 800f888:	c303      	stmia	r3!, {r0, r1}
 800f88a:	701a      	strb	r2, [r3, #0]
    HW_AudioAdapter_Attachment,  HW_PwrCable_Sink_Attachment, HW_PwrCable_NoSink_Attachment,
    HW_PwrCable_Sink_Attachment,         HW_Debug_Attachment,                 HW_Attachment,
    HW_PwrCable_NoSink_Attachment,             HW_Attachment,                 HW_Detachment
  };

  if (CC1_value * 3 + CC2_value < 9)
 800f88c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f88e:	4613      	mov	r3, r2
 800f890:	005b      	lsls	r3, r3, #1
 800f892:	441a      	add	r2, r3
 800f894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f896:	4413      	add	r3, r2
 800f898:	2b08      	cmp	r3, #8
 800f89a:	d824      	bhi.n	800f8e6 <CAD_Check_HW_SRC+0xc2>
  {
    _handle->cc  = table_cc[CC1_value * 3 + CC2_value];
 800f89c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f89e:	4613      	mov	r3, r2
 800f8a0:	005b      	lsls	r3, r3, #1
 800f8a2:	441a      	add	r2, r3
 800f8a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8a6:	4413      	add	r3, r2
 800f8a8:	009b      	lsls	r3, r3, #2
 800f8aa:	3348      	adds	r3, #72	@ 0x48
 800f8ac:	443b      	add	r3, r7
 800f8ae:	f853 3c30 	ldr.w	r3, [r3, #-48]
 800f8b2:	f003 0303 	and.w	r3, r3, #3
 800f8b6:	b2d9      	uxtb	r1, r3
 800f8b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f8ba:	7813      	ldrb	r3, [r2, #0]
 800f8bc:	f361 0301 	bfi	r3, r1, #0, #2
 800f8c0:	7013      	strb	r3, [r2, #0]
    _handle->CurrentHWcondition     = table_CurrentHWcondition[CC1_value * 3 + CC2_value];
 800f8c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f8c4:	4613      	mov	r3, r2
 800f8c6:	005b      	lsls	r3, r3, #1
 800f8c8:	441a      	add	r2, r3
 800f8ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8cc:	4413      	add	r3, r2
 800f8ce:	3348      	adds	r3, #72	@ 0x48
 800f8d0:	443b      	add	r3, r7
 800f8d2:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 800f8d6:	f003 0307 	and.w	r3, r3, #7
 800f8da:	b2d9      	uxtb	r1, r3
 800f8dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f8de:	7813      	ldrb	r3, [r2, #0]
 800f8e0:	f361 0384 	bfi	r3, r1, #2, #3
 800f8e4:	7013      	strb	r3, [r2, #0]
  }
}
 800f8e6:	bf00      	nop
 800f8e8:	374c      	adds	r7, #76	@ 0x4c
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	bcb0      	pop	{r4, r5, r7}
 800f8ee:	4770      	bx	lr
 800f8f0:	2000050c 	.word	0x2000050c
 800f8f4:	20000528 	.word	0x20000528
 800f8f8:	080181f0 	.word	0x080181f0
 800f8fc:	08018214 	.word	0x08018214

0800f900 <ManageStateDetached_SNK>:
  * @brief  Manage the detached state for sink role
  * @param  PortNum Port
  * @retval Timeout value
  */
static uint32_t ManageStateDetached_SNK(uint8_t PortNum)
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b084      	sub	sp, #16
 800f904:	af00      	add	r7, sp, #0
 800f906:	4603      	mov	r3, r0
 800f908:	71fb      	strb	r3, [r7, #7]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f90a:	79fb      	ldrb	r3, [r7, #7]
 800f90c:	011b      	lsls	r3, r3, #4
 800f90e:	4a1e      	ldr	r2, [pc, #120]	@ (800f988 <ManageStateDetached_SNK+0x88>)
 800f910:	4413      	add	r3, r2
 800f912:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f914:	2302      	movs	r3, #2
 800f916:	60fb      	str	r3, [r7, #12]

  CAD_Check_HW_SNK(PortNum);
 800f918:	79fb      	ldrb	r3, [r7, #7]
 800f91a:	4618      	mov	r0, r3
 800f91c:	f7ff ff02 	bl	800f724 <CAD_Check_HW_SNK>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800f920:	68bb      	ldr	r3, [r7, #8]
 800f922:	781b      	ldrb	r3, [r3, #0]
 800f924:	f003 031c 	and.w	r3, r3, #28
 800f928:	b2db      	uxtb	r3, r3
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d103      	bne.n	800f936 <ManageStateDetached_SNK+0x36>
    /* Value returned by a SRC or a SINK */
    _timing = CAD_DETACH_POLLING; /* 100ms in the sink cases */
#elif defined(USBPDM1_VCC_FEATURE_ENABLED)
    _timing = CAD_DEFAULT_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 800f92e:	f04f 33ff 	mov.w	r3, #4294967295
 800f932:	60fb      	str	r3, [r7, #12]
 800f934:	e023      	b.n	800f97e <ManageStateDetached_SNK+0x7e>
#endif /* _ACCESSORY_SNK */
  }
  else
  {
    /* Get the time of this event */
    _handle->CAD_tDebounce_start = HAL_GetTick();
 800f936:	f7f7 f957 	bl	8006be8 <HAL_GetTick>
 800f93a:	4602      	mov	r2, r0
 800f93c:	68bb      	ldr	r3, [r7, #8]
 800f93e:	609a      	str	r2, [r3, #8]
    _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 800f940:	68ba      	ldr	r2, [r7, #8]
 800f942:	7853      	ldrb	r3, [r2, #1]
 800f944:	2102      	movs	r1, #2
 800f946:	f361 0345 	bfi	r3, r1, #1, #5
 800f94a:	7053      	strb	r3, [r2, #1]

    /* Temporary patch for test TD.PD 4.5.2 + rework for Patch TP.PD.C.E5 */
    HAL_Delay(1);
 800f94c:	2001      	movs	r0, #1
 800f94e:	f7f7 f957 	bl	8006c00 <HAL_Delay>
    CAD_Check_HW_SNK(PortNum);
 800f952:	79fb      	ldrb	r3, [r7, #7]
 800f954:	4618      	mov	r0, r3
 800f956:	f7ff fee5 	bl	800f724 <CAD_Check_HW_SNK>

    if (_handle->CurrentHWcondition == HW_Detachment)
 800f95a:	68bb      	ldr	r3, [r7, #8]
 800f95c:	781b      	ldrb	r3, [r3, #0]
 800f95e:	f003 031c 	and.w	r3, r3, #28
 800f962:	b2db      	uxtb	r3, r3
 800f964:	2b00      	cmp	r3, #0
 800f966:	d106      	bne.n	800f976 <ManageStateDetached_SNK+0x76>
    {
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 800f968:	68ba      	ldr	r2, [r7, #8]
 800f96a:	7853      	ldrb	r3, [r2, #1]
 800f96c:	2101      	movs	r1, #1
 800f96e:	f361 0345 	bfi	r3, r1, #1, #5
 800f972:	7053      	strb	r3, [r2, #1]
 800f974:	e003      	b.n	800f97e <ManageStateDetached_SNK+0x7e>
    }
    else
    {
      BSP_USBPD_PWR_VBUSInit(PortNum);
 800f976:	79fb      	ldrb	r3, [r7, #7]
 800f978:	4618      	mov	r0, r3
 800f97a:	f007 fd3c 	bl	80173f6 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 800f97e:	68fb      	ldr	r3, [r7, #12]
}
 800f980:	4618      	mov	r0, r3
 800f982:	3710      	adds	r7, #16
 800f984:	46bd      	mov	sp, r7
 800f986:	bd80      	pop	{r7, pc}
 800f988:	2000050c 	.word	0x2000050c

0800f98c <ManageStateDetached_SRC>:
  * @brief  Manage the detached state for source role
  * @param  PortNum Port
  * @retval Timeout value
  */
static uint32_t ManageStateDetached_SRC(uint8_t PortNum)
{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b084      	sub	sp, #16
 800f990:	af00      	add	r7, sp, #0
 800f992:	4603      	mov	r3, r0
 800f994:	71fb      	strb	r3, [r7, #7]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800f996:	79fb      	ldrb	r3, [r7, #7]
 800f998:	011b      	lsls	r3, r3, #4
 800f99a:	4a24      	ldr	r2, [pc, #144]	@ (800fa2c <ManageStateDetached_SRC+0xa0>)
 800f99c:	4413      	add	r3, r2
 800f99e:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800f9a0:	2302      	movs	r3, #2
 800f9a2:	60fb      	str	r3, [r7, #12]

  if (_handle->CAD_ResistorUpdateflag == USBPD_TRUE)
 800f9a4:	68bb      	ldr	r3, [r7, #8]
 800f9a6:	785b      	ldrb	r3, [r3, #1]
 800f9a8:	f003 0301 	and.w	r3, r3, #1
 800f9ac:	b2db      	uxtb	r3, r3
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d00b      	beq.n	800f9ca <ManageStateDetached_SRC+0x3e>
  {
    /* Update the resistor value */
    USBPDM1_AssertRp(PortNum);
 800f9b2:	79fb      	ldrb	r3, [r7, #7]
 800f9b4:	4618      	mov	r0, r3
 800f9b6:	f001 fccd 	bl	8011354 <USBPDM1_AssertRp>
    _handle->CAD_ResistorUpdateflag = USBPD_FALSE;
 800f9ba:	68ba      	ldr	r2, [r7, #8]
 800f9bc:	7853      	ldrb	r3, [r2, #1]
 800f9be:	f023 0301 	bic.w	r3, r3, #1
 800f9c2:	7053      	strb	r3, [r2, #1]

    /* Let time to internal state machine update */
    HAL_Delay(1);
 800f9c4:	2001      	movs	r0, #1
 800f9c6:	f7f7 f91b 	bl	8006c00 <HAL_Delay>
  }

  CAD_Check_HW_SRC(PortNum);
 800f9ca:	79fb      	ldrb	r3, [r7, #7]
 800f9cc:	4618      	mov	r0, r3
 800f9ce:	f7ff ff29 	bl	800f824 <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800f9d2:	68bb      	ldr	r3, [r7, #8]
 800f9d4:	781b      	ldrb	r3, [r3, #0]
 800f9d6:	f003 031c 	and.w	r3, r3, #28
 800f9da:	b2db      	uxtb	r3, r3
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d103      	bne.n	800f9e8 <ManageStateDetached_SRC+0x5c>
  {
#if defined(_LOW_POWER)
    /* Value returned for a SRC */
    _timing = CAD_DETACH_POLLING;
#else
    _timing = CAD_INFINITE_TIME;
 800f9e0:	f04f 33ff 	mov.w	r3, #4294967295
 800f9e4:	60fb      	str	r3, [r7, #12]
 800f9e6:	e01c      	b.n	800fa22 <ManageStateDetached_SRC+0x96>
#endif /* _LOW_POWER */
  }
  else
  {
    if (_handle->CurrentHWcondition == HW_PwrCable_NoSink_Attachment)
 800f9e8:	68bb      	ldr	r3, [r7, #8]
 800f9ea:	781b      	ldrb	r3, [r3, #0]
 800f9ec:	f003 031c 	and.w	r3, r3, #28
 800f9f0:	b2db      	uxtb	r3, r3
 800f9f2:	2b08      	cmp	r3, #8
 800f9f4:	d106      	bne.n	800fa04 <ManageStateDetached_SRC+0x78>
    {
      _handle->cstate = USBPD_CAD_STATE_EMC;
 800f9f6:	68ba      	ldr	r2, [r7, #8]
 800f9f8:	7853      	ldrb	r3, [r2, #1]
 800f9fa:	2104      	movs	r1, #4
 800f9fc:	f361 0345 	bfi	r3, r1, #1, #5
 800fa00:	7053      	strb	r3, [r2, #1]
 800fa02:	e00e      	b.n	800fa22 <ManageStateDetached_SRC+0x96>
    }
    else
    {
      /* Get the time of this event */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800fa04:	f7f7 f8f0 	bl	8006be8 <HAL_GetTick>
 800fa08:	4602      	mov	r2, r0
 800fa0a:	68bb      	ldr	r3, [r7, #8]
 800fa0c:	609a      	str	r2, [r3, #8]
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 800fa0e:	68ba      	ldr	r2, [r7, #8]
 800fa10:	7853      	ldrb	r3, [r2, #1]
 800fa12:	2102      	movs	r1, #2
 800fa14:	f361 0345 	bfi	r3, r1, #1, #5
 800fa18:	7053      	strb	r3, [r2, #1]

      BSP_USBPD_PWR_VBUSInit(PortNum);
 800fa1a:	79fb      	ldrb	r3, [r7, #7]
 800fa1c:	4618      	mov	r0, r3
 800fa1e:	f007 fcea 	bl	80173f6 <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 800fa22:	68fb      	ldr	r3, [r7, #12]
}
 800fa24:	4618      	mov	r0, r3
 800fa26:	3710      	adds	r7, #16
 800fa28:	46bd      	mov	sp, r7
 800fa2a:	bd80      	pop	{r7, pc}
 800fa2c:	2000050c 	.word	0x2000050c

0800fa30 <ManageStateDetached_DRP>:
  * @brief  Manage the detached state for dual role
  * @param  PortNum Port
  * @retval Timeout value
  */
static uint32_t ManageStateDetached_DRP(uint8_t PortNum)
{
 800fa30:	b580      	push	{r7, lr}
 800fa32:	b084      	sub	sp, #16
 800fa34:	af00      	add	r7, sp, #0
 800fa36:	4603      	mov	r3, r0
 800fa38:	71fb      	strb	r3, [r7, #7]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800fa3a:	79fb      	ldrb	r3, [r7, #7]
 800fa3c:	011b      	lsls	r3, r3, #4
 800fa3e:	4a61      	ldr	r2, [pc, #388]	@ (800fbc4 <ManageStateDetached_DRP+0x194>)
 800fa40:	4413      	add	r3, r2
 800fa42:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800fa44:	2302      	movs	r3, #2
 800fa46:	60fb      	str	r3, [r7, #12]

  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800fa48:	79fa      	ldrb	r2, [r7, #7]
 800fa4a:	495f      	ldr	r1, [pc, #380]	@ (800fbc8 <ManageStateDetached_DRP+0x198>)
 800fa4c:	4613      	mov	r3, r2
 800fa4e:	011b      	lsls	r3, r3, #4
 800fa50:	1a9b      	subs	r3, r3, r2
 800fa52:	009b      	lsls	r3, r3, #2
 800fa54:	440b      	add	r3, r1
 800fa56:	3310      	adds	r3, #16
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	781b      	ldrb	r3, [r3, #0]
 800fa5c:	f003 0304 	and.w	r3, r3, #4
 800fa60:	b2db      	uxtb	r3, r3
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d004      	beq.n	800fa70 <ManageStateDetached_DRP+0x40>
  {
    ManageStateDetached_SRC(PortNum);
 800fa66:	79fb      	ldrb	r3, [r7, #7]
 800fa68:	4618      	mov	r0, r3
 800fa6a:	f7ff ff8f 	bl	800f98c <ManageStateDetached_SRC>
 800fa6e:	e003      	b.n	800fa78 <ManageStateDetached_DRP+0x48>
  }
  else
  {
    ManageStateDetached_SNK(PortNum);
 800fa70:	79fb      	ldrb	r3, [r7, #7]
 800fa72:	4618      	mov	r0, r3
 800fa74:	f7ff ff44 	bl	800f900 <ManageStateDetached_SNK>
  }

  /* Manage the toggle */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	781b      	ldrb	r3, [r3, #0]
 800fa7c:	f003 031c 	and.w	r3, r3, #28
 800fa80:	b2db      	uxtb	r3, r3
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	f040 8099 	bne.w	800fbba <ManageStateDetached_DRP+0x18a>
  {
    switch (Ports[PortNum].params->PE_PowerRole)
 800fa88:	79fa      	ldrb	r2, [r7, #7]
 800fa8a:	494f      	ldr	r1, [pc, #316]	@ (800fbc8 <ManageStateDetached_DRP+0x198>)
 800fa8c:	4613      	mov	r3, r2
 800fa8e:	011b      	lsls	r3, r3, #4
 800fa90:	1a9b      	subs	r3, r3, r2
 800fa92:	009b      	lsls	r3, r3, #2
 800fa94:	440b      	add	r3, r1
 800fa96:	3310      	adds	r3, #16
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	781b      	ldrb	r3, [r3, #0]
 800fa9c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800faa0:	b2db      	uxtb	r3, r3
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d043      	beq.n	800fb2e <ManageStateDetached_DRP+0xfe>
 800faa6:	2b01      	cmp	r3, #1
 800faa8:	f040 8082 	bne.w	800fbb0 <ManageStateDetached_DRP+0x180>
    {
      case USBPD_PORTPOWERROLE_SRC :
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 800faac:	f7f7 f89c 	bl	8006be8 <HAL_GetTick>
 800fab0:	4602      	mov	r2, r0
 800fab2:	68bb      	ldr	r3, [r7, #8]
 800fab4:	685b      	ldr	r3, [r3, #4]
 800fab6:	1ad1      	subs	r1, r2, r3
 800fab8:	79fa      	ldrb	r2, [r7, #7]
 800faba:	4843      	ldr	r0, [pc, #268]	@ (800fbc8 <ManageStateDetached_DRP+0x198>)
 800fabc:	4613      	mov	r3, r2
 800fabe:	011b      	lsls	r3, r3, #4
 800fac0:	1a9b      	subs	r3, r3, r2
 800fac2:	009b      	lsls	r3, r3, #2
 800fac4:	4403      	add	r3, r0
 800fac6:	330c      	adds	r3, #12
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	79db      	ldrb	r3, [r3, #7]
 800facc:	4299      	cmp	r1, r3
 800face:	d971      	bls.n	800fbb4 <ManageStateDetached_DRP+0x184>
        {
          _handle->CAD_tToggle_start = HAL_GetTick();
 800fad0:	f7f7 f88a 	bl	8006be8 <HAL_GetTick>
 800fad4:	4602      	mov	r2, r0
 800fad6:	68bb      	ldr	r3, [r7, #8]
 800fad8:	605a      	str	r2, [r3, #4]
          Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 800fada:	79fa      	ldrb	r2, [r7, #7]
 800fadc:	493a      	ldr	r1, [pc, #232]	@ (800fbc8 <ManageStateDetached_DRP+0x198>)
 800fade:	4613      	mov	r3, r2
 800fae0:	011b      	lsls	r3, r3, #4
 800fae2:	1a9b      	subs	r3, r3, r2
 800fae4:	009b      	lsls	r3, r3, #2
 800fae6:	440b      	add	r3, r1
 800fae8:	3310      	adds	r3, #16
 800faea:	681a      	ldr	r2, [r3, #0]
 800faec:	7813      	ldrb	r3, [r2, #0]
 800faee:	f023 0304 	bic.w	r3, r3, #4
 800faf2:	7013      	strb	r3, [r2, #0]
          Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_UFP;
 800faf4:	79fa      	ldrb	r2, [r7, #7]
 800faf6:	4934      	ldr	r1, [pc, #208]	@ (800fbc8 <ManageStateDetached_DRP+0x198>)
 800faf8:	4613      	mov	r3, r2
 800fafa:	011b      	lsls	r3, r3, #4
 800fafc:	1a9b      	subs	r3, r3, r2
 800fafe:	009b      	lsls	r3, r3, #2
 800fb00:	440b      	add	r3, r1
 800fb02:	3310      	adds	r3, #16
 800fb04:	681a      	ldr	r2, [r3, #0]
 800fb06:	7813      	ldrb	r3, [r2, #0]
 800fb08:	f023 0308 	bic.w	r3, r3, #8
 800fb0c:	7013      	strb	r3, [r2, #0]
          _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 800fb0e:	79fa      	ldrb	r2, [r7, #7]
 800fb10:	492d      	ldr	r1, [pc, #180]	@ (800fbc8 <ManageStateDetached_DRP+0x198>)
 800fb12:	4613      	mov	r3, r2
 800fb14:	011b      	lsls	r3, r3, #4
 800fb16:	1a9b      	subs	r3, r3, r2
 800fb18:	009b      	lsls	r3, r3, #2
 800fb1a:	440b      	add	r3, r1
 800fb1c:	330c      	adds	r3, #12
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	799b      	ldrb	r3, [r3, #6]
 800fb22:	60fb      	str	r3, [r7, #12]
          USBPDM1_AssertRd(PortNum);
 800fb24:	79fb      	ldrb	r3, [r7, #7]
 800fb26:	4618      	mov	r0, r3
 800fb28:	f001 fcb6 	bl	8011498 <USBPDM1_AssertRd>
        }
        break;
 800fb2c:	e042      	b.n	800fbb4 <ManageStateDetached_DRP+0x184>
      case USBPD_PORTPOWERROLE_SNK :
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SNKToggleTime)
 800fb2e:	f7f7 f85b 	bl	8006be8 <HAL_GetTick>
 800fb32:	4602      	mov	r2, r0
 800fb34:	68bb      	ldr	r3, [r7, #8]
 800fb36:	685b      	ldr	r3, [r3, #4]
 800fb38:	1ad1      	subs	r1, r2, r3
 800fb3a:	79fa      	ldrb	r2, [r7, #7]
 800fb3c:	4822      	ldr	r0, [pc, #136]	@ (800fbc8 <ManageStateDetached_DRP+0x198>)
 800fb3e:	4613      	mov	r3, r2
 800fb40:	011b      	lsls	r3, r3, #4
 800fb42:	1a9b      	subs	r3, r3, r2
 800fb44:	009b      	lsls	r3, r3, #2
 800fb46:	4403      	add	r3, r0
 800fb48:	330c      	adds	r3, #12
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	799b      	ldrb	r3, [r3, #6]
 800fb4e:	4299      	cmp	r1, r3
 800fb50:	d932      	bls.n	800fbb8 <ManageStateDetached_DRP+0x188>
        {
          _handle->CAD_tToggle_start = HAL_GetTick();
 800fb52:	f7f7 f849 	bl	8006be8 <HAL_GetTick>
 800fb56:	4602      	mov	r2, r0
 800fb58:	68bb      	ldr	r3, [r7, #8]
 800fb5a:	605a      	str	r2, [r3, #4]
          Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 800fb5c:	79fa      	ldrb	r2, [r7, #7]
 800fb5e:	491a      	ldr	r1, [pc, #104]	@ (800fbc8 <ManageStateDetached_DRP+0x198>)
 800fb60:	4613      	mov	r3, r2
 800fb62:	011b      	lsls	r3, r3, #4
 800fb64:	1a9b      	subs	r3, r3, r2
 800fb66:	009b      	lsls	r3, r3, #2
 800fb68:	440b      	add	r3, r1
 800fb6a:	3310      	adds	r3, #16
 800fb6c:	681a      	ldr	r2, [r3, #0]
 800fb6e:	7813      	ldrb	r3, [r2, #0]
 800fb70:	f043 0304 	orr.w	r3, r3, #4
 800fb74:	7013      	strb	r3, [r2, #0]
          Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_DFP;
 800fb76:	79fa      	ldrb	r2, [r7, #7]
 800fb78:	4913      	ldr	r1, [pc, #76]	@ (800fbc8 <ManageStateDetached_DRP+0x198>)
 800fb7a:	4613      	mov	r3, r2
 800fb7c:	011b      	lsls	r3, r3, #4
 800fb7e:	1a9b      	subs	r3, r3, r2
 800fb80:	009b      	lsls	r3, r3, #2
 800fb82:	440b      	add	r3, r1
 800fb84:	3310      	adds	r3, #16
 800fb86:	681a      	ldr	r2, [r3, #0]
 800fb88:	7813      	ldrb	r3, [r2, #0]
 800fb8a:	f043 0308 	orr.w	r3, r3, #8
 800fb8e:	7013      	strb	r3, [r2, #0]
          _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 800fb90:	79fa      	ldrb	r2, [r7, #7]
 800fb92:	490d      	ldr	r1, [pc, #52]	@ (800fbc8 <ManageStateDetached_DRP+0x198>)
 800fb94:	4613      	mov	r3, r2
 800fb96:	011b      	lsls	r3, r3, #4
 800fb98:	1a9b      	subs	r3, r3, r2
 800fb9a:	009b      	lsls	r3, r3, #2
 800fb9c:	440b      	add	r3, r1
 800fb9e:	330c      	adds	r3, #12
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	79db      	ldrb	r3, [r3, #7]
 800fba4:	60fb      	str	r3, [r7, #12]
          USBPDM1_AssertRp(PortNum);
 800fba6:	79fb      	ldrb	r3, [r7, #7]
 800fba8:	4618      	mov	r0, r3
 800fbaa:	f001 fbd3 	bl	8011354 <USBPDM1_AssertRp>
        }
        break;
 800fbae:	e003      	b.n	800fbb8 <ManageStateDetached_DRP+0x188>
      default:
        break;
 800fbb0:	bf00      	nop
 800fbb2:	e002      	b.n	800fbba <ManageStateDetached_DRP+0x18a>
        break;
 800fbb4:	bf00      	nop
 800fbb6:	e000      	b.n	800fbba <ManageStateDetached_DRP+0x18a>
        break;
 800fbb8:	bf00      	nop
    }
  }

  return _timing;
 800fbba:	68fb      	ldr	r3, [r7, #12]
}
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	3710      	adds	r7, #16
 800fbc0:	46bd      	mov	sp, r7
 800fbc2:	bd80      	pop	{r7, pc}
 800fbc4:	2000050c 	.word	0x2000050c
 800fbc8:	20000528 	.word	0x20000528

0800fbcc <ManageStateAttachedWait_SRC>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
static uint32_t ManageStateAttachedWait_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800fbcc:	b580      	push	{r7, lr}
 800fbce:	b088      	sub	sp, #32
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	4603      	mov	r3, r0
 800fbd4:	60b9      	str	r1, [r7, #8]
 800fbd6:	607a      	str	r2, [r7, #4]
 800fbd8:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800fbda:	7bfb      	ldrb	r3, [r7, #15]
 800fbdc:	011b      	lsls	r3, r3, #4
 800fbde:	4a67      	ldr	r2, [pc, #412]	@ (800fd7c <ManageStateAttachedWait_SRC+0x1b0>)
 800fbe0:	4413      	add	r3, r2
 800fbe2:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800fbe4:	2302      	movs	r3, #2
 800fbe6:	61fb      	str	r3, [r7, #28]

  /* Evaluate elapsed time in Attach_Wait state */
  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800fbe8:	f7f6 fffe 	bl	8006be8 <HAL_GetTick>
 800fbec:	4602      	mov	r2, r0
 800fbee:	69bb      	ldr	r3, [r7, #24]
 800fbf0:	689b      	ldr	r3, [r3, #8]
 800fbf2:	1ad3      	subs	r3, r2, r3
 800fbf4:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SRC(PortNum);
 800fbf6:	7bfb      	ldrb	r3, [r7, #15]
 800fbf8:	4618      	mov	r0, r3
 800fbfa:	f7ff fe13 	bl	800f824 <CAD_Check_HW_SRC>

  if ((_handle->CurrentHWcondition != HW_Detachment) && (_handle->CurrentHWcondition != HW_PwrCable_NoSink_Attachment))
 800fbfe:	69bb      	ldr	r3, [r7, #24]
 800fc00:	781b      	ldrb	r3, [r3, #0]
 800fc02:	f003 031c 	and.w	r3, r3, #28
 800fc06:	b2db      	uxtb	r3, r3
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	f000 8086 	beq.w	800fd1a <ManageStateAttachedWait_SRC+0x14e>
 800fc0e:	69bb      	ldr	r3, [r7, #24]
 800fc10:	781b      	ldrb	r3, [r3, #0]
 800fc12:	f003 031c 	and.w	r3, r3, #28
 800fc16:	b2db      	uxtb	r3, r3
 800fc18:	2b08      	cmp	r3, #8
 800fc1a:	d07e      	beq.n	800fd1a <ManageStateAttachedWait_SRC+0x14e>
  {
    if (USBPD_FALSE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_BELOWVSAFE0V))
 800fc1c:	7bfb      	ldrb	r3, [r7, #15]
 800fc1e:	2100      	movs	r1, #0
 800fc20:	4618      	mov	r0, r3
 800fc22:	f007 fa65 	bl	80170f0 <USBPD_PWR_IF_GetVBUSStatus>
 800fc26:	4603      	mov	r3, r0
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d106      	bne.n	800fc3a <ManageStateAttachedWait_SRC+0x6e>
    {
      /* Reset the timing because VBUS threshold not yet reach */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 800fc2c:	f7f6 ffdc 	bl	8006be8 <HAL_GetTick>
 800fc30:	4602      	mov	r2, r0
 800fc32:	69bb      	ldr	r3, [r7, #24]
 800fc34:	609a      	str	r2, [r3, #8]
      return CAD_TCCDEBOUNCE_THRESHOLD;
 800fc36:	2378      	movs	r3, #120	@ 0x78
 800fc38:	e09b      	b.n	800fd72 <ManageStateAttachedWait_SRC+0x1a6>
    }

    /* Check tCCDebounce */
    if (CAD_tDebounce > CAD_TCCDEBOUNCE_THRESHOLD)
 800fc3a:	697b      	ldr	r3, [r7, #20]
 800fc3c:	2b78      	cmp	r3, #120	@ 0x78
 800fc3e:	d966      	bls.n	800fd0e <ManageStateAttachedWait_SRC+0x142>
    {
      switch (_handle->CurrentHWcondition)
 800fc40:	69bb      	ldr	r3, [r7, #24]
 800fc42:	781b      	ldrb	r3, [r3, #0]
 800fc44:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800fc48:	b2db      	uxtb	r3, r3
 800fc4a:	2b03      	cmp	r3, #3
 800fc4c:	d023      	beq.n	800fc96 <ManageStateAttachedWait_SRC+0xca>
 800fc4e:	2b03      	cmp	r3, #3
 800fc50:	dc4c      	bgt.n	800fcec <ManageStateAttachedWait_SRC+0x120>
 800fc52:	2b01      	cmp	r3, #1
 800fc54:	d002      	beq.n	800fc5c <ManageStateAttachedWait_SRC+0x90>
 800fc56:	2b02      	cmp	r3, #2
 800fc58:	d032      	beq.n	800fcc0 <ManageStateAttachedWait_SRC+0xf4>
 800fc5a:	e047      	b.n	800fcec <ManageStateAttachedWait_SRC+0x120>
      {
        case HW_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 800fc5c:	69bb      	ldr	r3, [r7, #24]
 800fc5e:	781b      	ldrb	r3, [r3, #0]
 800fc60:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800fc64:	b2db      	uxtb	r3, r3
 800fc66:	461a      	mov	r2, r3
 800fc68:	7bfb      	ldrb	r3, [r7, #15]
 800fc6a:	4611      	mov	r1, r2
 800fc6c:	4618      	mov	r0, r3
 800fc6e:	f001 fd19 	bl	80116a4 <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 800fc72:	69ba      	ldr	r2, [r7, #24]
 800fc74:	7853      	ldrb	r3, [r2, #1]
 800fc76:	2103      	movs	r1, #3
 800fc78:	f361 0345 	bfi	r3, r1, #1, #5
 800fc7c:	7053      	strb	r3, [r2, #1]
          *pEvent = USBPD_CAD_EVENT_ATTACHED;
 800fc7e:	68bb      	ldr	r3, [r7, #8]
 800fc80:	2202      	movs	r2, #2
 800fc82:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 800fc84:	69bb      	ldr	r3, [r7, #24]
 800fc86:	781b      	ldrb	r3, [r3, #0]
 800fc88:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800fc8c:	b2db      	uxtb	r3, r3
 800fc8e:	461a      	mov	r2, r3
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	601a      	str	r2, [r3, #0]
          break;
 800fc94:	e031      	b.n	800fcfa <ManageStateAttachedWait_SRC+0x12e>

        case HW_PwrCable_Sink_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 800fc96:	69bb      	ldr	r3, [r7, #24]
 800fc98:	781b      	ldrb	r3, [r3, #0]
 800fc9a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800fc9e:	b2db      	uxtb	r3, r3
 800fca0:	461a      	mov	r2, r3
 800fca2:	7bfb      	ldrb	r3, [r7, #15]
 800fca4:	4611      	mov	r1, r2
 800fca6:	4618      	mov	r0, r3
 800fca8:	f001 fcfc 	bl	80116a4 <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTEMC;
 800fcac:	69ba      	ldr	r2, [r7, #24]
 800fcae:	7853      	ldrb	r3, [r2, #1]
 800fcb0:	2105      	movs	r1, #5
 800fcb2:	f361 0345 	bfi	r3, r1, #1, #5
 800fcb6:	7053      	strb	r3, [r2, #1]
          *pEvent = USBPD_CAD_EVENT_ATTEMC;
 800fcb8:	68bb      	ldr	r3, [r7, #8]
 800fcba:	2204      	movs	r2, #4
 800fcbc:	701a      	strb	r2, [r3, #0]
          break;
 800fcbe:	e01c      	b.n	800fcfa <ManageStateAttachedWait_SRC+0x12e>

        case HW_PwrCable_NoSink_Attachment:
          BSP_USBPD_PWR_VBUSDeInit(PortNum);
 800fcc0:	7bfb      	ldrb	r3, [r7, #15]
 800fcc2:	4618      	mov	r0, r3
 800fcc4:	f007 fbaa 	bl	801741c <BSP_USBPD_PWR_VBUSDeInit>
          _handle->cstate = USBPD_CAD_STATE_EMC;
 800fcc8:	69ba      	ldr	r2, [r7, #24]
 800fcca:	7853      	ldrb	r3, [r2, #1]
 800fccc:	2104      	movs	r1, #4
 800fcce:	f361 0345 	bfi	r3, r1, #1, #5
 800fcd2:	7053      	strb	r3, [r2, #1]
          *pEvent = USBPD_CAD_EVENT_EMC;
 800fcd4:	68bb      	ldr	r3, [r7, #8]
 800fcd6:	2203      	movs	r2, #3
 800fcd8:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 800fcda:	69bb      	ldr	r3, [r7, #24]
 800fcdc:	781b      	ldrb	r3, [r3, #0]
 800fcde:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800fce2:	b2db      	uxtb	r3, r3
 800fce4:	461a      	mov	r2, r3
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	601a      	str	r2, [r3, #0]
          break;
 800fcea:	e006      	b.n	800fcfa <ManageStateAttachedWait_SRC+0x12e>
#endif /* _ACCESSORY_SRC */

        case HW_Detachment:
        default:
#if !defined(_ACCESSORY_SRC)
          _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 800fcec:	69ba      	ldr	r2, [r7, #24]
 800fcee:	7853      	ldrb	r3, [r2, #1]
 800fcf0:	210b      	movs	r1, #11
 800fcf2:	f361 0345 	bfi	r3, r1, #1, #5
 800fcf6:	7053      	strb	r3, [r2, #1]
#endif /* _ACCESSORY_SRC */
          break;
 800fcf8:	bf00      	nop
      } /* End of switch */
      *pCCXX = _handle->cc;
 800fcfa:	69bb      	ldr	r3, [r7, #24]
 800fcfc:	781b      	ldrb	r3, [r3, #0]
 800fcfe:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800fd02:	b2db      	uxtb	r3, r3
 800fd04:	461a      	mov	r2, r3
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	601a      	str	r2, [r3, #0]
      _timing = CAD_DEFAULT_TIME;
 800fd0a:	2302      	movs	r3, #2
 800fd0c:	61fb      	str	r3, [r7, #28]
    }
    /* Reset the flag for CAD_tDebounce */
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800fd0e:	69ba      	ldr	r2, [r7, #24]
 800fd10:	7813      	ldrb	r3, [r2, #0]
 800fd12:	f023 0320 	bic.w	r3, r3, #32
 800fd16:	7013      	strb	r3, [r2, #0]
 800fd18:	e02a      	b.n	800fd70 <ManageStateAttachedWait_SRC+0x1a4>
  }
  else /* CAD_HW_Condition[PortNum] = HW_Detachment */
  {
    /* Start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 800fd1a:	69bb      	ldr	r3, [r7, #24]
 800fd1c:	781b      	ldrb	r3, [r3, #0]
 800fd1e:	f003 0320 	and.w	r3, r3, #32
 800fd22:	b2db      	uxtb	r3, r3
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d10c      	bne.n	800fd42 <ManageStateAttachedWait_SRC+0x176>
    {
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 800fd28:	f7f6 ff5e 	bl	8006be8 <HAL_GetTick>
 800fd2c:	4602      	mov	r2, r0
 800fd2e:	69bb      	ldr	r3, [r7, #24]
 800fd30:	609a      	str	r2, [r3, #8]
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 800fd32:	69ba      	ldr	r2, [r7, #24]
 800fd34:	7813      	ldrb	r3, [r2, #0]
 800fd36:	f043 0320 	orr.w	r3, r3, #32
 800fd3a:	7013      	strb	r3, [r2, #0]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 800fd3c:	2302      	movs	r3, #2
 800fd3e:	61fb      	str	r3, [r7, #28]
 800fd40:	e016      	b.n	800fd70 <ManageStateAttachedWait_SRC+0x1a4>
    }
    else /* CAD_tDebounce already running */
    {
      /* Evaluate CAD_tDebounce */
      CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800fd42:	f7f6 ff51 	bl	8006be8 <HAL_GetTick>
 800fd46:	4602      	mov	r2, r0
 800fd48:	69bb      	ldr	r3, [r7, #24]
 800fd4a:	689b      	ldr	r3, [r3, #8]
 800fd4c:	1ad3      	subs	r3, r2, r3
 800fd4e:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 800fd50:	697b      	ldr	r3, [r7, #20]
 800fd52:	2b02      	cmp	r3, #2
 800fd54:	d90c      	bls.n	800fd70 <ManageStateAttachedWait_SRC+0x1a4>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 800fd56:	69ba      	ldr	r2, [r7, #24]
 800fd58:	7813      	ldrb	r3, [r2, #0]
 800fd5a:	f023 0320 	bic.w	r3, r3, #32
 800fd5e:	7013      	strb	r3, [r2, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 800fd60:	69ba      	ldr	r2, [r7, #24]
 800fd62:	7853      	ldrb	r3, [r2, #1]
 800fd64:	210b      	movs	r1, #11
 800fd66:	f361 0345 	bfi	r3, r1, #1, #5
 800fd6a:	7053      	strb	r3, [r2, #1]
        _timing = 0;
 800fd6c:	2300      	movs	r3, #0
 800fd6e:	61fb      	str	r3, [r7, #28]
      }
    }
  }
  return _timing;
 800fd70:	69fb      	ldr	r3, [r7, #28]
}
 800fd72:	4618      	mov	r0, r3
 800fd74:	3720      	adds	r7, #32
 800fd76:	46bd      	mov	sp, r7
 800fd78:	bd80      	pop	{r7, pc}
 800fd7a:	bf00      	nop
 800fd7c:	2000050c 	.word	0x2000050c

0800fd80 <ManageStateEMC>:
#endif /* _DRP || _SRC || (_ACCESSORY && _SNK) */

#if defined(_DRP) || defined(_SRC)
static uint32_t ManageStateEMC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800fd80:	b580      	push	{r7, lr}
 800fd82:	b086      	sub	sp, #24
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	4603      	mov	r3, r0
 800fd88:	60b9      	str	r1, [r7, #8]
 800fd8a:	607a      	str	r2, [r7, #4]
 800fd8c:	73fb      	strb	r3, [r7, #15]
  uint32_t _timing = CAD_INFINITE_TIME;
 800fd8e:	f04f 33ff 	mov.w	r3, #4294967295
 800fd92:	617b      	str	r3, [r7, #20]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800fd94:	7bfb      	ldrb	r3, [r7, #15]
 800fd96:	011b      	lsls	r3, r3, #4
 800fd98:	4a2f      	ldr	r2, [pc, #188]	@ (800fe58 <ManageStateEMC+0xd8>)
 800fd9a:	4413      	add	r3, r2
 800fd9c:	613b      	str	r3, [r7, #16]

  CAD_Check_HW_SRC(PortNum);
 800fd9e:	7bfb      	ldrb	r3, [r7, #15]
 800fda0:	4618      	mov	r0, r3
 800fda2:	f7ff fd3f 	bl	800f824 <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  switch (_handle->CurrentHWcondition)
 800fda6:	693b      	ldr	r3, [r7, #16]
 800fda8:	781b      	ldrb	r3, [r3, #0]
 800fdaa:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800fdae:	b2db      	uxtb	r3, r3
 800fdb0:	2b03      	cmp	r3, #3
 800fdb2:	d00f      	beq.n	800fdd4 <ManageStateEMC+0x54>
 800fdb4:	2b03      	cmp	r3, #3
 800fdb6:	dc20      	bgt.n	800fdfa <ManageStateEMC+0x7a>
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d002      	beq.n	800fdc2 <ManageStateEMC+0x42>
 800fdbc:	2b01      	cmp	r3, #1
 800fdbe:	d009      	beq.n	800fdd4 <ManageStateEMC+0x54>
 800fdc0:	e01b      	b.n	800fdfa <ManageStateEMC+0x7a>
  {
    case HW_Detachment :
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 800fdc2:	693a      	ldr	r2, [r7, #16]
 800fdc4:	7853      	ldrb	r3, [r2, #1]
 800fdc6:	2109      	movs	r1, #9
 800fdc8:	f361 0345 	bfi	r3, r1, #1, #5
 800fdcc:	7053      	strb	r3, [r2, #1]
      _timing = 1;
 800fdce:	2301      	movs	r3, #1
 800fdd0:	617b      	str	r3, [r7, #20]
      break;
 800fdd2:	e03c      	b.n	800fe4e <ManageStateEMC+0xce>
    case HW_PwrCable_Sink_Attachment:
    case HW_Attachment :
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 800fdd4:	693a      	ldr	r2, [r7, #16]
 800fdd6:	7853      	ldrb	r3, [r2, #1]
 800fdd8:	2102      	movs	r1, #2
 800fdda:	f361 0345 	bfi	r3, r1, #1, #5
 800fdde:	7053      	strb	r3, [r2, #1]
      _handle->CAD_tDebounce_start = HAL_GetTick() - 5u;  /* This is only to check cable presence */
 800fde0:	f7f6 ff02 	bl	8006be8 <HAL_GetTick>
 800fde4:	4603      	mov	r3, r0
 800fde6:	1f5a      	subs	r2, r3, #5
 800fde8:	693b      	ldr	r3, [r7, #16]
 800fdea:	609a      	str	r2, [r3, #8]
      BSP_USBPD_PWR_VBUSInit(PortNum);
 800fdec:	7bfb      	ldrb	r3, [r7, #15]
 800fdee:	4618      	mov	r0, r3
 800fdf0:	f007 fb01 	bl	80173f6 <BSP_USBPD_PWR_VBUSInit>
      _timing = CAD_DEFAULT_TIME;
 800fdf4:	2302      	movs	r3, #2
 800fdf6:	617b      	str	r3, [r7, #20]
      break;
 800fdf8:	e029      	b.n	800fe4e <ManageStateEMC+0xce>
    case HW_PwrCable_NoSink_Attachment:
    default :
      /* Nothing to do still the same status */
#if defined(_DRP)
      if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 800fdfa:	7bfa      	ldrb	r2, [r7, #15]
 800fdfc:	4917      	ldr	r1, [pc, #92]	@ (800fe5c <ManageStateEMC+0xdc>)
 800fdfe:	4613      	mov	r3, r2
 800fe00:	011b      	lsls	r3, r3, #4
 800fe02:	1a9b      	subs	r3, r3, r2
 800fe04:	009b      	lsls	r3, r3, #2
 800fe06:	440b      	add	r3, r1
 800fe08:	330c      	adds	r3, #12
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	795b      	ldrb	r3, [r3, #5]
 800fe0e:	f003 0320 	and.w	r3, r3, #32
 800fe12:	b2db      	uxtb	r3, r3
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d019      	beq.n	800fe4c <ManageStateEMC+0xcc>
      {
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 800fe18:	f7f6 fee6 	bl	8006be8 <HAL_GetTick>
 800fe1c:	4602      	mov	r2, r0
 800fe1e:	693b      	ldr	r3, [r7, #16]
 800fe20:	685b      	ldr	r3, [r3, #4]
 800fe22:	1ad1      	subs	r1, r2, r3
 800fe24:	7bfa      	ldrb	r2, [r7, #15]
 800fe26:	480d      	ldr	r0, [pc, #52]	@ (800fe5c <ManageStateEMC+0xdc>)
 800fe28:	4613      	mov	r3, r2
 800fe2a:	011b      	lsls	r3, r3, #4
 800fe2c:	1a9b      	subs	r3, r3, r2
 800fe2e:	009b      	lsls	r3, r3, #2
 800fe30:	4403      	add	r3, r0
 800fe32:	330c      	adds	r3, #12
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	79db      	ldrb	r3, [r3, #7]
 800fe38:	4299      	cmp	r1, r3
 800fe3a:	d905      	bls.n	800fe48 <ManageStateEMC+0xc8>
        {
          _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 800fe3c:	693a      	ldr	r2, [r7, #16]
 800fe3e:	7853      	ldrb	r3, [r2, #1]
 800fe40:	2109      	movs	r1, #9
 800fe42:	f361 0345 	bfi	r3, r1, #1, #5
 800fe46:	7053      	strb	r3, [r2, #1]
        }
        _timing = 0;
 800fe48:	2300      	movs	r3, #0
 800fe4a:	617b      	str	r3, [r7, #20]
      }
#else
      _timing = CAD_DEFAULT_TIME;
#endif /* _DRP */
      break;
 800fe4c:	bf00      	nop
  }
  return _timing;
 800fe4e:	697b      	ldr	r3, [r7, #20]
}
 800fe50:	4618      	mov	r0, r3
 800fe52:	3718      	adds	r7, #24
 800fe54:	46bd      	mov	sp, r7
 800fe56:	bd80      	pop	{r7, pc}
 800fe58:	2000050c 	.word	0x2000050c
 800fe5c:	20000528 	.word	0x20000528

0800fe60 <ManageStateAttached_DRP>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
static uint32_t ManageStateAttached_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b086      	sub	sp, #24
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	4603      	mov	r3, r0
 800fe68:	60b9      	str	r1, [r7, #8]
 800fe6a:	607a      	str	r2, [r7, #4]
 800fe6c:	73fb      	strb	r3, [r7, #15]
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800fe6e:	7bfa      	ldrb	r2, [r7, #15]
 800fe70:	491a      	ldr	r1, [pc, #104]	@ (800fedc <ManageStateAttached_DRP+0x7c>)
 800fe72:	4613      	mov	r3, r2
 800fe74:	011b      	lsls	r3, r3, #4
 800fe76:	1a9b      	subs	r3, r3, r2
 800fe78:	009b      	lsls	r3, r3, #2
 800fe7a:	440b      	add	r3, r1
 800fe7c:	3310      	adds	r3, #16
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	781b      	ldrb	r3, [r3, #0]
 800fe82:	f003 0304 	and.w	r3, r3, #4
 800fe86:	b2db      	uxtb	r3, r3
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d007      	beq.n	800fe9c <ManageStateAttached_DRP+0x3c>
  {
    return ManageStateAttached_SRC(PortNum, pEvent, pCCXX);
 800fe8c:	7bfb      	ldrb	r3, [r7, #15]
 800fe8e:	687a      	ldr	r2, [r7, #4]
 800fe90:	68b9      	ldr	r1, [r7, #8]
 800fe92:	4618      	mov	r0, r3
 800fe94:	f000 f852 	bl	800ff3c <ManageStateAttached_SRC>
 800fe98:	4603      	mov	r3, r0
 800fe9a:	e01b      	b.n	800fed4 <ManageStateAttached_DRP+0x74>
  }
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800fe9c:	7bfb      	ldrb	r3, [r7, #15]
 800fe9e:	011b      	lsls	r3, r3, #4
 800fea0:	4a0f      	ldr	r2, [pc, #60]	@ (800fee0 <ManageStateAttached_DRP+0x80>)
 800fea2:	4413      	add	r3, r2
 800fea4:	613b      	str	r3, [r7, #16]
  uint32_t _timing = ManageStateAttached_SNK(PortNum, pEvent, pCCXX);
 800fea6:	7bfb      	ldrb	r3, [r7, #15]
 800fea8:	687a      	ldr	r2, [r7, #4]
 800feaa:	68b9      	ldr	r1, [r7, #8]
 800feac:	4618      	mov	r0, r3
 800feae:	f000 f965 	bl	801017c <ManageStateAttached_SNK>
 800feb2:	6178      	str	r0, [r7, #20]

  /* Toggle management */
  if (_handle->CurrentHWcondition == HW_Detachment)
 800feb4:	693b      	ldr	r3, [r7, #16]
 800feb6:	781b      	ldrb	r3, [r3, #0]
 800feb8:	f003 031c 	and.w	r3, r3, #28
 800febc:	b2db      	uxtb	r3, r3
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d107      	bne.n	800fed2 <ManageStateAttached_DRP+0x72>
  {
    _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SRC;
 800fec2:	693a      	ldr	r2, [r7, #16]
 800fec4:	7853      	ldrb	r3, [r2, #1]
 800fec6:	2108      	movs	r1, #8
 800fec8:	f361 0345 	bfi	r3, r1, #1, #5
 800fecc:	7053      	strb	r3, [r2, #1]
    _timing = 0;
 800fece:	2300      	movs	r3, #0
 800fed0:	617b      	str	r3, [r7, #20]
  }
  return _timing;
 800fed2:	697b      	ldr	r3, [r7, #20]
}
 800fed4:	4618      	mov	r0, r3
 800fed6:	3718      	adds	r7, #24
 800fed8:	46bd      	mov	sp, r7
 800feda:	bd80      	pop	{r7, pc}
 800fedc:	20000528 	.word	0x20000528
 800fee0:	2000050c 	.word	0x2000050c

0800fee4 <ManageStateAttachedWait_DRP>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
static uint32_t ManageStateAttachedWait_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800fee4:	b580      	push	{r7, lr}
 800fee6:	b084      	sub	sp, #16
 800fee8:	af00      	add	r7, sp, #0
 800feea:	4603      	mov	r3, r0
 800feec:	60b9      	str	r1, [r7, #8]
 800feee:	607a      	str	r2, [r7, #4]
 800fef0:	73fb      	strb	r3, [r7, #15]
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 800fef2:	7bfa      	ldrb	r2, [r7, #15]
 800fef4:	4910      	ldr	r1, [pc, #64]	@ (800ff38 <ManageStateAttachedWait_DRP+0x54>)
 800fef6:	4613      	mov	r3, r2
 800fef8:	011b      	lsls	r3, r3, #4
 800fefa:	1a9b      	subs	r3, r3, r2
 800fefc:	009b      	lsls	r3, r3, #2
 800fefe:	440b      	add	r3, r1
 800ff00:	3310      	adds	r3, #16
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	781b      	ldrb	r3, [r3, #0]
 800ff06:	f003 0304 	and.w	r3, r3, #4
 800ff0a:	b2db      	uxtb	r3, r3
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d007      	beq.n	800ff20 <ManageStateAttachedWait_DRP+0x3c>
  {
    return ManageStateAttachedWait_SRC(PortNum, pEvent, pCCXX);
 800ff10:	7bfb      	ldrb	r3, [r7, #15]
 800ff12:	687a      	ldr	r2, [r7, #4]
 800ff14:	68b9      	ldr	r1, [r7, #8]
 800ff16:	4618      	mov	r0, r3
 800ff18:	f7ff fe58 	bl	800fbcc <ManageStateAttachedWait_SRC>
 800ff1c:	4603      	mov	r3, r0
 800ff1e:	e006      	b.n	800ff2e <ManageStateAttachedWait_DRP+0x4a>
  }
  return ManageStateAttachedWait_SNK(PortNum, pEvent, pCCXX);
 800ff20:	7bfb      	ldrb	r3, [r7, #15]
 800ff22:	687a      	ldr	r2, [r7, #4]
 800ff24:	68b9      	ldr	r1, [r7, #8]
 800ff26:	4618      	mov	r0, r3
 800ff28:	f000 f8a8 	bl	801007c <ManageStateAttachedWait_SNK>
 800ff2c:	4603      	mov	r3, r0
}
 800ff2e:	4618      	mov	r0, r3
 800ff30:	3710      	adds	r7, #16
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bd80      	pop	{r7, pc}
 800ff36:	bf00      	nop
 800ff38:	20000528 	.word	0x20000528

0800ff3c <ManageStateAttached_SRC>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
static uint32_t ManageStateAttached_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	b08a      	sub	sp, #40	@ 0x28
 800ff40:	af00      	add	r7, sp, #0
 800ff42:	4603      	mov	r3, r0
 800ff44:	60b9      	str	r1, [r7, #8]
 800ff46:	607a      	str	r2, [r7, #4]
 800ff48:	73fb      	strb	r3, [r7, #15]
  for (int32_t index = 0; index < CAD_DELAY_READ_CC_STATUS; index++)
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 800ff4a:	7bfb      	ldrb	r3, [r7, #15]
 800ff4c:	011b      	lsls	r3, r3, #4
 800ff4e:	4a49      	ldr	r2, [pc, #292]	@ (8010074 <ManageStateAttached_SRC+0x138>)
 800ff50:	4413      	add	r3, r2
 800ff52:	623b      	str	r3, [r7, #32]
  uint32_t _timing = CAD_DEFAULT_TIME;
 800ff54:	2302      	movs	r3, #2
 800ff56:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 800ff58:	7bfa      	ldrb	r2, [r7, #15]
 800ff5a:	4947      	ldr	r1, [pc, #284]	@ (8010078 <ManageStateAttached_SRC+0x13c>)
 800ff5c:	4613      	mov	r3, r2
 800ff5e:	011b      	lsls	r3, r3, #4
 800ff60:	1a9b      	subs	r3, r3, r2
 800ff62:	009b      	lsls	r3, r3, #2
 800ff64:	440b      	add	r3, r1
 800ff66:	3334      	adds	r3, #52	@ 0x34
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	2b01      	cmp	r3, #1
 800ff6c:	d10b      	bne.n	800ff86 <ManageStateAttached_SRC+0x4a>
 800ff6e:	7bfa      	ldrb	r2, [r7, #15]
 800ff70:	4941      	ldr	r1, [pc, #260]	@ (8010078 <ManageStateAttached_SRC+0x13c>)
 800ff72:	4613      	mov	r3, r2
 800ff74:	011b      	lsls	r3, r3, #4
 800ff76:	1a9b      	subs	r3, r3, r2
 800ff78:	009b      	lsls	r3, r3, #2
 800ff7a:	440b      	add	r3, r1
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	695b      	ldr	r3, [r3, #20]
 800ff80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ff84:	e00a      	b.n	800ff9c <ManageStateAttached_SRC+0x60>
                  (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 800ff86:	7bfa      	ldrb	r2, [r7, #15]
 800ff88:	493b      	ldr	r1, [pc, #236]	@ (8010078 <ManageStateAttached_SRC+0x13c>)
 800ff8a:	4613      	mov	r3, r2
 800ff8c:	011b      	lsls	r3, r3, #4
 800ff8e:	1a9b      	subs	r3, r3, r2
 800ff90:	009b      	lsls	r3, r3, #2
 800ff92:	440b      	add	r3, r1
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	695b      	ldr	r3, [r3, #20]
  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 800ff98:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800ff9c:	61fb      	str	r3, [r7, #28]
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SRC_CC1_VRD : LL_UCPD_SRC_CC2_VRD;
 800ff9e:	7bfa      	ldrb	r2, [r7, #15]
 800ffa0:	4935      	ldr	r1, [pc, #212]	@ (8010078 <ManageStateAttached_SRC+0x13c>)
 800ffa2:	4613      	mov	r3, r2
 800ffa4:	011b      	lsls	r3, r3, #4
 800ffa6:	1a9b      	subs	r3, r3, r2
 800ffa8:	009b      	lsls	r3, r3, #2
 800ffaa:	440b      	add	r3, r1
 800ffac:	3334      	adds	r3, #52	@ 0x34
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	2b01      	cmp	r3, #1
 800ffb2:	d102      	bne.n	800ffba <ManageStateAttached_SRC+0x7e>
 800ffb4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800ffb8:	e001      	b.n	800ffbe <ManageStateAttached_SRC+0x82>
 800ffba:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800ffbe:	61bb      	str	r3, [r7, #24]

  /* Check if CC lines is opened or switch to debug accessory */
  if (comp != ccx)
 800ffc0:	69ba      	ldr	r2, [r7, #24]
 800ffc2:	69fb      	ldr	r3, [r7, #28]
 800ffc4:	429a      	cmp	r2, r3
 800ffc6:	d048      	beq.n	801005a <ManageStateAttached_SRC+0x11e>
  {
    /* Start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 800ffc8:	6a3b      	ldr	r3, [r7, #32]
 800ffca:	781b      	ldrb	r3, [r3, #0]
 800ffcc:	f003 0320 	and.w	r3, r3, #32
 800ffd0:	b2db      	uxtb	r3, r3
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d10c      	bne.n	800fff0 <ManageStateAttached_SRC+0xb4>
    {
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 800ffd6:	6a3a      	ldr	r2, [r7, #32]
 800ffd8:	7813      	ldrb	r3, [r2, #0]
 800ffda:	f043 0320 	orr.w	r3, r3, #32
 800ffde:	7013      	strb	r3, [r2, #0]
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 800ffe0:	f7f6 fe02 	bl	8006be8 <HAL_GetTick>
 800ffe4:	4602      	mov	r2, r0
 800ffe6:	6a3b      	ldr	r3, [r7, #32]
 800ffe8:	609a      	str	r2, [r3, #8]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 800ffea:	2302      	movs	r3, #2
 800ffec:	627b      	str	r3, [r7, #36]	@ 0x24
 800ffee:	e03c      	b.n	801006a <ManageStateAttached_SRC+0x12e>
    }
    else /* CAD_tDebounce already running */
    {
      /* Evaluate CAD_tDebounce */
      uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 800fff0:	f7f6 fdfa 	bl	8006be8 <HAL_GetTick>
 800fff4:	4602      	mov	r2, r0
 800fff6:	6a3b      	ldr	r3, [r7, #32]
 800fff8:	689b      	ldr	r3, [r3, #8]
 800fffa:	1ad3      	subs	r3, r2, r3
 800fffc:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 800fffe:	697b      	ldr	r3, [r7, #20]
 8010000:	2b02      	cmp	r3, #2
 8010002:	d932      	bls.n	801006a <ManageStateAttached_SRC+0x12e>
      {
        HW_SignalDetachment(PortNum);
 8010004:	7bfb      	ldrb	r3, [r7, #15]
 8010006:	4618      	mov	r0, r3
 8010008:	f001 fc98 	bl	801193c <HW_SignalDetachment>
#ifdef _DRP
        if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 801000c:	7bfa      	ldrb	r2, [r7, #15]
 801000e:	491a      	ldr	r1, [pc, #104]	@ (8010078 <ManageStateAttached_SRC+0x13c>)
 8010010:	4613      	mov	r3, r2
 8010012:	011b      	lsls	r3, r3, #4
 8010014:	1a9b      	subs	r3, r3, r2
 8010016:	009b      	lsls	r3, r3, #2
 8010018:	440b      	add	r3, r1
 801001a:	330c      	adds	r3, #12
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	795b      	ldrb	r3, [r3, #5]
 8010020:	f003 0320 	and.w	r3, r3, #32
 8010024:	b2db      	uxtb	r3, r3
 8010026:	2b00      	cmp	r3, #0
 8010028:	d003      	beq.n	8010032 <ManageStateAttached_SRC+0xf6>
        {
          USBPDM1_AssertRd(PortNum);
 801002a:	7bfb      	ldrb	r3, [r7, #15]
 801002c:	4618      	mov	r0, r3
 801002e:	f001 fa33 	bl	8011498 <USBPDM1_AssertRd>
        }
#endif /* _DRP */
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8010032:	6a3a      	ldr	r2, [r7, #32]
 8010034:	7813      	ldrb	r3, [r2, #0]
 8010036:	f023 0320 	bic.w	r3, r3, #32
 801003a:	7013      	strb	r3, [r2, #0]
        /* Move inside state DETACH to avoid wrong VCONN level*/
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 801003c:	6a3a      	ldr	r2, [r7, #32]
 801003e:	7853      	ldrb	r3, [r2, #1]
 8010040:	210b      	movs	r1, #11
 8010042:	f361 0345 	bfi	r3, r1, #1, #5
 8010046:	7053      	strb	r3, [r2, #1]
        *pEvent                     = USBPD_CAD_EVENT_DETACHED;
 8010048:	68bb      	ldr	r3, [r7, #8]
 801004a:	2201      	movs	r2, #1
 801004c:	701a      	strb	r2, [r3, #0]
        *pCCXX                      = CCNONE;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	2200      	movs	r2, #0
 8010052:	601a      	str	r2, [r3, #0]
        _timing                     = 0;
 8010054:	2300      	movs	r3, #0
 8010056:	627b      	str	r3, [r7, #36]	@ 0x24
 8010058:	e007      	b.n	801006a <ManageStateAttached_SRC+0x12e>
    }
  }
  else
  {
    /* Reset tPDDebounce flag*/
    _handle->CAD_tDebounce_flag   = USBPD_FALSE;
 801005a:	6a3a      	ldr	r2, [r7, #32]
 801005c:	7813      	ldrb	r3, [r2, #0]
 801005e:	f023 0320 	bic.w	r3, r3, #32
 8010062:	7013      	strb	r3, [r2, #0]
#if  defined(_LOW_POWER)
    _timing = CAD_VBUS_POLLING_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 8010064:	f04f 33ff 	mov.w	r3, #4294967295
 8010068:	627b      	str	r3, [r7, #36]	@ 0x24
#endif /* _LOW_POWER */
  }

  return _timing;
 801006a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801006c:	4618      	mov	r0, r3
 801006e:	3728      	adds	r7, #40	@ 0x28
 8010070:	46bd      	mov	sp, r7
 8010072:	bd80      	pop	{r7, pc}
 8010074:	2000050c 	.word	0x2000050c
 8010078:	20000528 	.word	0x20000528

0801007c <ManageStateAttachedWait_SNK>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
static uint32_t ManageStateAttachedWait_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 801007c:	b580      	push	{r7, lr}
 801007e:	b088      	sub	sp, #32
 8010080:	af00      	add	r7, sp, #0
 8010082:	4603      	mov	r3, r0
 8010084:	60b9      	str	r1, [r7, #8]
 8010086:	607a      	str	r2, [r7, #4]
 8010088:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801008a:	7bfb      	ldrb	r3, [r7, #15]
 801008c:	011b      	lsls	r3, r3, #4
 801008e:	4a3a      	ldr	r2, [pc, #232]	@ (8010178 <ManageStateAttachedWait_SNK+0xfc>)
 8010090:	4413      	add	r3, r2
 8010092:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8010094:	2302      	movs	r3, #2
 8010096:	61fb      	str	r3, [r7, #28]

  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 8010098:	f7f6 fda6 	bl	8006be8 <HAL_GetTick>
 801009c:	4602      	mov	r2, r0
 801009e:	69bb      	ldr	r3, [r7, #24]
 80100a0:	689b      	ldr	r3, [r3, #8]
 80100a2:	1ad3      	subs	r3, r2, r3
 80100a4:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SNK(PortNum);
 80100a6:	7bfb      	ldrb	r3, [r7, #15]
 80100a8:	4618      	mov	r0, r3
 80100aa:	f7ff fb3b 	bl	800f724 <CAD_Check_HW_SNK>
  if (_handle->CurrentHWcondition == HW_Attachment)
 80100ae:	69bb      	ldr	r3, [r7, #24]
 80100b0:	781b      	ldrb	r3, [r3, #0]
 80100b2:	f003 031c 	and.w	r3, r3, #28
 80100b6:	b2db      	uxtb	r3, r3
 80100b8:	2b04      	cmp	r3, #4
 80100ba:	d12c      	bne.n	8010116 <ManageStateAttachedWait_SNK+0x9a>
  {
    if (CAD_tDebounce > CAD_TCCDEBOUNCE_THRESHOLD)
 80100bc:	697b      	ldr	r3, [r7, #20]
 80100be:	2b78      	cmp	r3, #120	@ 0x78
 80100c0:	d923      	bls.n	801010a <ManageStateAttachedWait_SNK+0x8e>
    {
      if (USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_VSAFE5V)) /* Check if Vbus is on */
 80100c2:	7bfb      	ldrb	r3, [r7, #15]
 80100c4:	2101      	movs	r1, #1
 80100c6:	4618      	mov	r0, r3
 80100c8:	f007 f812 	bl	80170f0 <USBPD_PWR_IF_GetVBUSStatus>
 80100cc:	4603      	mov	r3, r0
 80100ce:	2b01      	cmp	r3, #1
 80100d0:	d11b      	bne.n	801010a <ManageStateAttachedWait_SNK+0x8e>
      {
        HW_SignalAttachement(PortNum, _handle->cc);
 80100d2:	69bb      	ldr	r3, [r7, #24]
 80100d4:	781b      	ldrb	r3, [r3, #0]
 80100d6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80100da:	b2db      	uxtb	r3, r3
 80100dc:	461a      	mov	r2, r3
 80100de:	7bfb      	ldrb	r3, [r7, #15]
 80100e0:	4611      	mov	r1, r2
 80100e2:	4618      	mov	r0, r3
 80100e4:	f001 fade 	bl	80116a4 <HW_SignalAttachement>
        /* Go to attached state */
        _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 80100e8:	69ba      	ldr	r2, [r7, #24]
 80100ea:	7853      	ldrb	r3, [r2, #1]
 80100ec:	2103      	movs	r1, #3
 80100ee:	f361 0345 	bfi	r3, r1, #1, #5
 80100f2:	7053      	strb	r3, [r2, #1]
        *pEvent = USBPD_CAD_EVENT_ATTACHED;
 80100f4:	68bb      	ldr	r3, [r7, #8]
 80100f6:	2202      	movs	r2, #2
 80100f8:	701a      	strb	r2, [r3, #0]
        *pCCXX = _handle->cc;
 80100fa:	69bb      	ldr	r3, [r7, #24]
 80100fc:	781b      	ldrb	r3, [r3, #0]
 80100fe:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8010102:	b2db      	uxtb	r3, r3
 8010104:	461a      	mov	r2, r3
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	601a      	str	r2, [r3, #0]
      }
    }
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 801010a:	69ba      	ldr	r2, [r7, #24]
 801010c:	7813      	ldrb	r3, [r2, #0]
 801010e:	f023 0320 	bic.w	r3, r3, #32
 8010112:	7013      	strb	r3, [r2, #0]
 8010114:	e02a      	b.n	801016c <ManageStateAttachedWait_SNK+0xf0>
  }
  else
  {
    /* Start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 8010116:	69bb      	ldr	r3, [r7, #24]
 8010118:	781b      	ldrb	r3, [r3, #0]
 801011a:	f003 0320 	and.w	r3, r3, #32
 801011e:	b2db      	uxtb	r3, r3
 8010120:	2b00      	cmp	r3, #0
 8010122:	d10c      	bne.n	801013e <ManageStateAttachedWait_SNK+0xc2>
    {
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8010124:	f7f6 fd60 	bl	8006be8 <HAL_GetTick>
 8010128:	4602      	mov	r2, r0
 801012a:	69bb      	ldr	r3, [r7, #24]
 801012c:	609a      	str	r2, [r3, #8]
      _handle->CAD_tDebounce_flag = USBPD_TRUE;
 801012e:	69ba      	ldr	r2, [r7, #24]
 8010130:	7813      	ldrb	r3, [r2, #0]
 8010132:	f043 0320 	orr.w	r3, r3, #32
 8010136:	7013      	strb	r3, [r2, #0]
      _timing = CAD_TPDDEBOUNCE_THRESHOLD;
 8010138:	230c      	movs	r3, #12
 801013a:	61fb      	str	r3, [r7, #28]
 801013c:	e016      	b.n	801016c <ManageStateAttachedWait_SNK+0xf0>
    }
    else /* CAD_tDebounce already running */
    {
      /* Evaluate CAD_tDebounce */
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start > CAD_TPDDEBOUNCE_THRESHOLD))
 801013e:	f7f6 fd53 	bl	8006be8 <HAL_GetTick>
 8010142:	4602      	mov	r2, r0
 8010144:	69bb      	ldr	r3, [r7, #24]
 8010146:	689b      	ldr	r3, [r3, #8]
 8010148:	1ad3      	subs	r3, r2, r3
 801014a:	2b0c      	cmp	r3, #12
 801014c:	d90e      	bls.n	801016c <ManageStateAttachedWait_SNK+0xf0>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 801014e:	69ba      	ldr	r2, [r7, #24]
 8010150:	7813      	ldrb	r3, [r2, #0]
 8010152:	f023 0320 	bic.w	r3, r3, #32
 8010156:	7013      	strb	r3, [r2, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 8010158:	69ba      	ldr	r2, [r7, #24]
 801015a:	7853      	ldrb	r3, [r2, #1]
 801015c:	2101      	movs	r1, #1
 801015e:	f361 0345 	bfi	r3, r1, #1, #5
 8010162:	7053      	strb	r3, [r2, #1]
        BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8010164:	7bfb      	ldrb	r3, [r7, #15]
 8010166:	4618      	mov	r0, r3
 8010168:	f007 f958 	bl	801741c <BSP_USBPD_PWR_VBUSDeInit>
        }
#endif /* _ACCESSORY_SNK */
      }
    }
  }
  return _timing;
 801016c:	69fb      	ldr	r3, [r7, #28]
}
 801016e:	4618      	mov	r0, r3
 8010170:	3720      	adds	r7, #32
 8010172:	46bd      	mov	sp, r7
 8010174:	bd80      	pop	{r7, pc}
 8010176:	bf00      	nop
 8010178:	2000050c 	.word	0x2000050c

0801017c <ManageStateAttached_SNK>:
  * @param  pEvent  Pointer on CAD event based on @ref USBPD_CAD_EVENT
  * @param  pCCXX   Pointer on CC Pin based on @ref CCxPin_TypeDef
  * @retval Timeout value
  */
static uint32_t ManageStateAttached_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 801017c:	b580      	push	{r7, lr}
 801017e:	b088      	sub	sp, #32
 8010180:	af00      	add	r7, sp, #0
 8010182:	4603      	mov	r3, r0
 8010184:	60b9      	str	r1, [r7, #8]
 8010186:	607a      	str	r2, [r7, #4]
 8010188:	73fb      	strb	r3, [r7, #15]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801018a:	7bfb      	ldrb	r3, [r7, #15]
 801018c:	011b      	lsls	r3, r3, #4
 801018e:	4a2a      	ldr	r2, [pc, #168]	@ (8010238 <ManageStateAttached_SNK+0xbc>)
 8010190:	4413      	add	r3, r2
 8010192:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8010194:	2302      	movs	r3, #2
 8010196:	61fb      	str	r3, [r7, #28]

  uint32_t ccx;
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SNK_CC1_VOPEN : LL_UCPD_SNK_CC2_VOPEN;
 8010198:	2300      	movs	r3, #0
 801019a:	617b      	str	r3, [r7, #20]
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 801019c:	7bfa      	ldrb	r2, [r7, #15]
 801019e:	4927      	ldr	r1, [pc, #156]	@ (801023c <ManageStateAttached_SNK+0xc0>)
 80101a0:	4613      	mov	r3, r2
 80101a2:	011b      	lsls	r3, r3, #4
 80101a4:	1a9b      	subs	r3, r3, r2
 80101a6:	009b      	lsls	r3, r3, #2
 80101a8:	440b      	add	r3, r1
 80101aa:	3334      	adds	r3, #52	@ 0x34
 80101ac:	681b      	ldr	r3, [r3, #0]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 80101ae:	2b01      	cmp	r3, #1
 80101b0:	d10b      	bne.n	80101ca <ManageStateAttached_SNK+0x4e>
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 80101b2:	7bfa      	ldrb	r2, [r7, #15]
 80101b4:	4921      	ldr	r1, [pc, #132]	@ (801023c <ManageStateAttached_SNK+0xc0>)
 80101b6:	4613      	mov	r3, r2
 80101b8:	011b      	lsls	r3, r3, #4
 80101ba:	1a9b      	subs	r3, r3, r2
 80101bc:	009b      	lsls	r3, r3, #2
 80101be:	440b      	add	r3, r1
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	695b      	ldr	r3, [r3, #20]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 80101c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80101c8:	e00a      	b.n	80101e0 <ManageStateAttached_SNK+0x64>
 80101ca:	7bfa      	ldrb	r2, [r7, #15]
 80101cc:	491b      	ldr	r1, [pc, #108]	@ (801023c <ManageStateAttached_SNK+0xc0>)
 80101ce:	4613      	mov	r3, r2
 80101d0:	011b      	lsls	r3, r3, #4
 80101d2:	1a9b      	subs	r3, r3, r2
 80101d4:	009b      	lsls	r3, r3, #2
 80101d6:	440b      	add	r3, r1
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	695b      	ldr	r3, [r3, #20]
 80101dc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 80101e0:	613b      	str	r3, [r7, #16]
  if ((USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum,
 80101e2:	7bfb      	ldrb	r3, [r7, #15]
 80101e4:	2102      	movs	r1, #2
 80101e6:	4618      	mov	r0, r3
 80101e8:	f006 ff82 	bl	80170f0 <USBPD_PWR_IF_GetVBUSStatus>
 80101ec:	4603      	mov	r3, r0
 80101ee:	2b01      	cmp	r3, #1
 80101f0:	d11b      	bne.n	801022a <ManageStateAttached_SNK+0xae>
                                                USBPD_PWR_SNKDETACH)) /* Check if Vbus is below disconnect threshold */
      &&
 80101f2:	697a      	ldr	r2, [r7, #20]
 80101f4:	693b      	ldr	r3, [r7, #16]
 80101f6:	429a      	cmp	r2, r3
 80101f8:	d117      	bne.n	801022a <ManageStateAttached_SNK+0xae>
      (comp == ccx)                                                   /* Confirm that there is no RP */
     )
  {
    HW_SignalDetachment(PortNum);
 80101fa:	7bfb      	ldrb	r3, [r7, #15]
 80101fc:	4618      	mov	r0, r3
 80101fe:	f001 fb9d 	bl	801193c <HW_SignalDetachment>
    /* Restart the toggle time */
    _handle->CurrentHWcondition = HW_Detachment;
 8010202:	69ba      	ldr	r2, [r7, #24]
 8010204:	7813      	ldrb	r3, [r2, #0]
 8010206:	f023 031c 	bic.w	r3, r3, #28
 801020a:	7013      	strb	r3, [r2, #0]
    _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 801020c:	69ba      	ldr	r2, [r7, #24]
 801020e:	7853      	ldrb	r3, [r2, #1]
 8010210:	2101      	movs	r1, #1
 8010212:	f361 0345 	bfi	r3, r1, #1, #5
 8010216:	7053      	strb	r3, [r2, #1]
    if (USBPD_TRUE ==  _handle->CAD_Accessory_SNK)
    {
      _handle->CAD_tToggle_start = HAL_GetTick();
    }
#endif /* _ACCESSORY_SNK */
    *pEvent = USBPD_CAD_EVENT_DETACHED;
 8010218:	68bb      	ldr	r3, [r7, #8]
 801021a:	2201      	movs	r2, #1
 801021c:	701a      	strb	r2, [r3, #0]
    *pCCXX = CCNONE;
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	2200      	movs	r2, #0
 8010222:	601a      	str	r2, [r3, #0]
    _timing = 0;
 8010224:	2300      	movs	r3, #0
 8010226:	61fb      	str	r3, [r7, #28]
 8010228:	e001      	b.n	801022e <ManageStateAttached_SNK+0xb2>
  }
  else
  {
    _timing = CAD_VBUS_POLLING_TIME;
 801022a:	230a      	movs	r3, #10
 801022c:	61fb      	str	r3, [r7, #28]
#if defined(_LOW_POWER) || defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 801022e:	69fb      	ldr	r3, [r7, #28]
}
 8010230:	4618      	mov	r0, r3
 8010232:	3720      	adds	r7, #32
 8010234:	46bd      	mov	sp, r7
 8010236:	bd80      	pop	{r7, pc}
 8010238:	2000050c 	.word	0x2000050c
 801023c:	20000528 	.word	0x20000528

08010240 <LL_AHB1_GRP1_EnableClock>:
{
 8010240:	b480      	push	{r7}
 8010242:	b085      	sub	sp, #20
 8010244:	af00      	add	r7, sp, #0
 8010246:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8010248:	4b08      	ldr	r3, [pc, #32]	@ (801026c <LL_AHB1_GRP1_EnableClock+0x2c>)
 801024a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801024c:	4907      	ldr	r1, [pc, #28]	@ (801026c <LL_AHB1_GRP1_EnableClock+0x2c>)
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	4313      	orrs	r3, r2
 8010252:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8010254:	4b05      	ldr	r3, [pc, #20]	@ (801026c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8010256:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	4013      	ands	r3, r2
 801025c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801025e:	68fb      	ldr	r3, [r7, #12]
}
 8010260:	bf00      	nop
 8010262:	3714      	adds	r7, #20
 8010264:	46bd      	mov	sp, r7
 8010266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801026a:	4770      	bx	lr
 801026c:	40021000 	.word	0x40021000

08010270 <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 8010270:	b480      	push	{r7}
 8010272:	b083      	sub	sp, #12
 8010274:	af00      	add	r7, sp, #0
 8010276:	4603      	mov	r3, r0
 8010278:	71fb      	strb	r3, [r7, #7]
  return UCPD_INSTANCE0;
 801027a:	4b03      	ldr	r3, [pc, #12]	@ (8010288 <USBPD_HW_GetUSPDInstance+0x18>)
}
 801027c:	4618      	mov	r0, r3
 801027e:	370c      	adds	r7, #12
 8010280:	46bd      	mov	sp, r7
 8010282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010286:	4770      	bx	lr
 8010288:	4000a000 	.word	0x4000a000

0801028c <USBPD_HW_Init_DMARxInstance>:

#if !defined(USBPDCORE_LIB_NO_PD)
DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 801028c:	b580      	push	{r7, lr}
 801028e:	b08e      	sub	sp, #56	@ 0x38
 8010290:	af00      	add	r7, sp, #0
 8010292:	4603      	mov	r3, r0
 8010294:	71fb      	strb	r3, [r7, #7]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 8010296:	f107 030c 	add.w	r3, r7, #12
 801029a:	4618      	mov	r0, r3
 801029c:	f7fc fea8 	bl	800cff0 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 80102a0:	2300      	movs	r3, #0
 80102a2:	617b      	str	r3, [r7, #20]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 80102a4:	2300      	movs	r3, #0
 80102a6:	61bb      	str	r3, [r7, #24]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 80102a8:	2300      	movs	r3, #0
 80102aa:	61fb      	str	r3, [r7, #28]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 80102ac:	2380      	movs	r3, #128	@ 0x80
 80102ae:	623b      	str	r3, [r7, #32]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 80102b0:	2300      	movs	r3, #0
 80102b2:	627b      	str	r3, [r7, #36]	@ 0x24
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80102b4:	2300      	movs	r3, #0
 80102b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  DMA_InitStruct.NbData = 0;
 80102b8:	2300      	movs	r3, #0
 80102ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 80102bc:	2300      	movs	r3, #0
 80102be:	613b      	str	r3, [r7, #16]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 80102c0:	2300      	movs	r3, #0
 80102c2:	60fb      	str	r3, [r7, #12]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 80102c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80102c8:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Enable the clock */
  UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 80102ca:	2001      	movs	r0, #1
 80102cc:	f7ff ffb8 	bl	8010240 <LL_AHB1_GRP1_EnableClock>

  /* Initialise the DMA */
  DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 80102d0:	2372      	movs	r3, #114	@ 0x72
 80102d2:	633b      	str	r3, [r7, #48]	@ 0x30

  (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 80102d4:	f107 030c 	add.w	r3, r7, #12
 80102d8:	461a      	mov	r2, r3
 80102da:	2100      	movs	r1, #0
 80102dc:	4803      	ldr	r0, [pc, #12]	@ (80102ec <USBPD_HW_Init_DMARxInstance+0x60>)
 80102de:	f7fc fe47 	bl	800cf70 <LL_DMA_Init>
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
 80102e2:	4b03      	ldr	r3, [pc, #12]	@ (80102f0 <USBPD_HW_Init_DMARxInstance+0x64>)
}
 80102e4:	4618      	mov	r0, r3
 80102e6:	3738      	adds	r7, #56	@ 0x38
 80102e8:	46bd      	mov	sp, r7
 80102ea:	bd80      	pop	{r7, pc}
 80102ec:	40020000 	.word	0x40020000
 80102f0:	40020008 	.word	0x40020008

080102f4 <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 80102f4:	b480      	push	{r7}
 80102f6:	b083      	sub	sp, #12
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	4603      	mov	r3, r0
 80102fc:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
}
 80102fe:	bf00      	nop
 8010300:	370c      	adds	r7, #12
 8010302:	46bd      	mov	sp, r7
 8010304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010308:	4770      	bx	lr
	...

0801030c <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 801030c:	b580      	push	{r7, lr}
 801030e:	b08e      	sub	sp, #56	@ 0x38
 8010310:	af00      	add	r7, sp, #0
 8010312:	4603      	mov	r3, r0
 8010314:	71fb      	strb	r3, [r7, #7]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 8010316:	f107 030c 	add.w	r3, r7, #12
 801031a:	4618      	mov	r0, r3
 801031c:	f7fc fe68 	bl	800cff0 <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 8010320:	2310      	movs	r3, #16
 8010322:	617b      	str	r3, [r7, #20]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 8010324:	2300      	movs	r3, #0
 8010326:	61bb      	str	r3, [r7, #24]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8010328:	2300      	movs	r3, #0
 801032a:	61fb      	str	r3, [r7, #28]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 801032c:	2380      	movs	r3, #128	@ 0x80
 801032e:	623b      	str	r3, [r7, #32]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 8010330:	2300      	movs	r3, #0
 8010332:	627b      	str	r3, [r7, #36]	@ 0x24
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8010334:	2300      	movs	r3, #0
 8010336:	62bb      	str	r3, [r7, #40]	@ 0x28
  DMA_InitStruct.NbData = 0;
 8010338:	2300      	movs	r3, #0
 801033a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 801033c:	2300      	movs	r3, #0
 801033e:	613b      	str	r3, [r7, #16]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 8010340:	2300      	movs	r3, #0
 8010342:	60fb      	str	r3, [r7, #12]

  /* Enable the clock */
  UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 8010344:	2001      	movs	r0, #1
 8010346:	f7ff ff7b 	bl	8010240 <LL_AHB1_GRP1_EnableClock>

  DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 801034a:	2373      	movs	r3, #115	@ 0x73
 801034c:	633b      	str	r3, [r7, #48]	@ 0x30
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 801034e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010352:	637b      	str	r3, [r7, #52]	@ 0x34
  (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 8010354:	f107 030c 	add.w	r3, r7, #12
 8010358:	461a      	mov	r2, r3
 801035a:	2101      	movs	r1, #1
 801035c:	4803      	ldr	r0, [pc, #12]	@ (801036c <USBPD_HW_Init_DMATxInstance+0x60>)
 801035e:	f7fc fe07 	bl	800cf70 <LL_DMA_Init>
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
 8010362:	4b03      	ldr	r3, [pc, #12]	@ (8010370 <USBPD_HW_Init_DMATxInstance+0x64>)
}
 8010364:	4618      	mov	r0, r3
 8010366:	3738      	adds	r7, #56	@ 0x38
 8010368:	46bd      	mov	sp, r7
 801036a:	bd80      	pop	{r7, pc}
 801036c:	40020000 	.word	0x40020000
 8010370:	4002001c 	.word	0x4002001c

08010374 <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 8010374:	b480      	push	{r7}
 8010376:	b083      	sub	sp, #12
 8010378:	af00      	add	r7, sp, #0
 801037a:	4603      	mov	r3, r0
 801037c:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
}
 801037e:	bf00      	nop
 8010380:	370c      	adds	r7, #12
 8010382:	46bd      	mov	sp, r7
 8010384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010388:	4770      	bx	lr

0801038a <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 801038a:	b480      	push	{r7}
 801038c:	b083      	sub	sp, #12
 801038e:	af00      	add	r7, sp, #0
 8010390:	4603      	mov	r3, r0
 8010392:	460a      	mov	r2, r1
 8010394:	71fb      	strb	r3, [r7, #7]
 8010396:	4613      	mov	r3, r2
 8010398:	71bb      	strb	r3, [r7, #6]
  else
  {
    /* FRS_TX common */
    UCPDFRS_INSTANCE0_FRSCC2;
  }
}
 801039a:	bf00      	nop
 801039c:	370c      	adds	r7, #12
 801039e:	46bd      	mov	sp, r7
 80103a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103a4:	4770      	bx	lr

080103a6 <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 80103a6:	b480      	push	{r7}
 80103a8:	b083      	sub	sp, #12
 80103aa:	af00      	add	r7, sp, #0
 80103ac:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	699b      	ldr	r3, [r3, #24]
 80103b2:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	619a      	str	r2, [r3, #24]
}
 80103ba:	bf00      	nop
 80103bc:	370c      	adds	r7, #12
 80103be:	46bd      	mov	sp, r7
 80103c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c4:	4770      	bx	lr

080103c6 <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 80103c6:	b480      	push	{r7}
 80103c8:	b083      	sub	sp, #12
 80103ca:	af00      	add	r7, sp, #0
 80103cc:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	699b      	ldr	r3, [r3, #24]
 80103d2:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	619a      	str	r2, [r3, #24]
}
 80103da:	bf00      	nop
 80103dc:	370c      	adds	r7, #12
 80103de:	46bd      	mov	sp, r7
 80103e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103e4:	4770      	bx	lr

080103e6 <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 80103e6:	b480      	push	{r7}
 80103e8:	b083      	sub	sp, #12
 80103ea:	af00      	add	r7, sp, #0
 80103ec:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	699b      	ldr	r3, [r3, #24]
 80103f2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	619a      	str	r2, [r3, #24]
}
 80103fa:	bf00      	nop
 80103fc:	370c      	adds	r7, #12
 80103fe:	46bd      	mov	sp, r7
 8010400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010404:	4770      	bx	lr

08010406 <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 8010406:	b480      	push	{r7}
 8010408:	b083      	sub	sp, #12
 801040a:	af00      	add	r7, sp, #0
 801040c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	699b      	ldr	r3, [r3, #24]
 8010412:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	619a      	str	r2, [r3, #24]
}
 801041a:	bf00      	nop
 801041c:	370c      	adds	r7, #12
 801041e:	46bd      	mov	sp, r7
 8010420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010424:	4770      	bx	lr

08010426 <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 8010426:	b480      	push	{r7}
 8010428:	b083      	sub	sp, #12
 801042a:	af00      	add	r7, sp, #0
 801042c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	699b      	ldr	r3, [r3, #24]
 8010432:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	619a      	str	r2, [r3, #24]
}
 801043a:	bf00      	nop
 801043c:	370c      	adds	r7, #12
 801043e:	46bd      	mov	sp, r7
 8010440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010444:	4770      	bx	lr

08010446 <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 8010446:	b480      	push	{r7}
 8010448:	b083      	sub	sp, #12
 801044a:	af00      	add	r7, sp, #0
 801044c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	699b      	ldr	r3, [r3, #24]
 8010452:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	619a      	str	r2, [r3, #24]
}
 801045a:	bf00      	nop
 801045c:	370c      	adds	r7, #12
 801045e:	46bd      	mov	sp, r7
 8010460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010464:	4770      	bx	lr

08010466 <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 8010466:	b480      	push	{r7}
 8010468:	b083      	sub	sp, #12
 801046a:	af00      	add	r7, sp, #0
 801046c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	699b      	ldr	r3, [r3, #24]
 8010472:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	619a      	str	r2, [r3, #24]
}
 801047a:	bf00      	nop
 801047c:	370c      	adds	r7, #12
 801047e:	46bd      	mov	sp, r7
 8010480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010484:	4770      	bx	lr

08010486 <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 8010486:	b480      	push	{r7}
 8010488:	b083      	sub	sp, #12
 801048a:	af00      	add	r7, sp, #0
 801048c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	699b      	ldr	r3, [r3, #24]
 8010492:	f043 0220 	orr.w	r2, r3, #32
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	619a      	str	r2, [r3, #24]
}
 801049a:	bf00      	nop
 801049c:	370c      	adds	r7, #12
 801049e:	46bd      	mov	sp, r7
 80104a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104a4:	4770      	bx	lr

080104a6 <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 80104a6:	b480      	push	{r7}
 80104a8:	b083      	sub	sp, #12
 80104aa:	af00      	add	r7, sp, #0
 80104ac:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	699b      	ldr	r3, [r3, #24]
 80104b2:	f043 0210 	orr.w	r2, r3, #16
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	619a      	str	r2, [r3, #24]
}
 80104ba:	bf00      	nop
 80104bc:	370c      	adds	r7, #12
 80104be:	46bd      	mov	sp, r7
 80104c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c4:	4770      	bx	lr

080104c6 <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 80104c6:	b480      	push	{r7}
 80104c8:	b083      	sub	sp, #12
 80104ca:	af00      	add	r7, sp, #0
 80104cc:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	699b      	ldr	r3, [r3, #24]
 80104d2:	f043 0208 	orr.w	r2, r3, #8
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	619a      	str	r2, [r3, #24]
}
 80104da:	bf00      	nop
 80104dc:	370c      	adds	r7, #12
 80104de:	46bd      	mov	sp, r7
 80104e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e4:	4770      	bx	lr

080104e6 <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 80104e6:	b480      	push	{r7}
 80104e8:	b083      	sub	sp, #12
 80104ea:	af00      	add	r7, sp, #0
 80104ec:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	699b      	ldr	r3, [r3, #24]
 80104f2:	f043 0204 	orr.w	r2, r3, #4
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	619a      	str	r2, [r3, #24]
}
 80104fa:	bf00      	nop
 80104fc:	370c      	adds	r7, #12
 80104fe:	46bd      	mov	sp, r7
 8010500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010504:	4770      	bx	lr

08010506 <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 8010506:	b480      	push	{r7}
 8010508:	b083      	sub	sp, #12
 801050a:	af00      	add	r7, sp, #0
 801050c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	699b      	ldr	r3, [r3, #24]
 8010512:	f043 0202 	orr.w	r2, r3, #2
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	619a      	str	r2, [r3, #24]
}
 801051a:	bf00      	nop
 801051c:	370c      	adds	r7, #12
 801051e:	46bd      	mov	sp, r7
 8010520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010524:	4770      	bx	lr

08010526 <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 8010526:	b580      	push	{r7, lr}
 8010528:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 801052a:	2000      	movs	r0, #0
 801052c:	f000 f802 	bl	8010534 <PORTx_IRQHandler>
}
 8010530:	bf00      	nop
 8010532:	bd80      	pop	{r7, pc}

08010534 <PORTx_IRQHandler>:

void PORTx_IRQHandler(uint8_t PortNum)
{
 8010534:	b580      	push	{r7, lr}
 8010536:	b084      	sub	sp, #16
 8010538:	af00      	add	r7, sp, #0
 801053a:	4603      	mov	r3, r0
 801053c:	71fb      	strb	r3, [r7, #7]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 801053e:	79fa      	ldrb	r2, [r7, #7]
 8010540:	4998      	ldr	r1, [pc, #608]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 8010542:	4613      	mov	r3, r2
 8010544:	011b      	lsls	r3, r3, #4
 8010546:	1a9b      	subs	r3, r3, r2
 8010548:	009b      	lsls	r3, r3, #2
 801054a:	440b      	add	r3, r1
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	695b      	ldr	r3, [r3, #20]
 8010554:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag = 0;

  if ((hucpd->IMR & _interrupt) != 0u)
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	691a      	ldr	r2, [r3, #16]
 801055a:	68bb      	ldr	r3, [r7, #8]
 801055c:	4013      	ands	r3, r2
 801055e:	2b00      	cmp	r3, #0
 8010560:	f000 81ca 	beq.w	80108f8 <PORTx_IRQHandler+0x3c4>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 8010564:	68bb      	ldr	r3, [r7, #8]
 8010566:	f003 0302 	and.w	r3, r3, #2
 801056a:	2b00      	cmp	r3, #0
 801056c:	d035      	beq.n	80105da <PORTx_IRQHandler+0xa6>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 801056e:	68f8      	ldr	r0, [r7, #12]
 8010570:	f7ff ffc9 	bl	8010506 <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8010574:	79fa      	ldrb	r2, [r7, #7]
 8010576:	498b      	ldr	r1, [pc, #556]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 8010578:	4613      	mov	r3, r2
 801057a:	011b      	lsls	r3, r3, #4
 801057c:	1a9b      	subs	r3, r3, r2
 801057e:	009b      	lsls	r3, r3, #2
 8010580:	440b      	add	r3, r1
 8010582:	3304      	adds	r3, #4
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	6819      	ldr	r1, [r3, #0]
 8010588:	79fa      	ldrb	r2, [r7, #7]
 801058a:	4886      	ldr	r0, [pc, #536]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 801058c:	4613      	mov	r3, r2
 801058e:	011b      	lsls	r3, r3, #4
 8010590:	1a9b      	subs	r3, r3, r2
 8010592:	009b      	lsls	r3, r3, #2
 8010594:	4403      	add	r3, r0
 8010596:	3304      	adds	r3, #4
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	f021 0201 	bic.w	r2, r1, #1
 801059e:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 80105a0:	bf00      	nop
 80105a2:	79fa      	ldrb	r2, [r7, #7]
 80105a4:	497f      	ldr	r1, [pc, #508]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 80105a6:	4613      	mov	r3, r2
 80105a8:	011b      	lsls	r3, r3, #4
 80105aa:	1a9b      	subs	r3, r3, r2
 80105ac:	009b      	lsls	r3, r3, #2
 80105ae:	440b      	add	r3, r1
 80105b0:	3304      	adds	r3, #4
 80105b2:	681b      	ldr	r3, [r3, #0]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	f003 0301 	and.w	r3, r3, #1
 80105ba:	2b01      	cmp	r3, #1
 80105bc:	d0f1      	beq.n	80105a2 <PORTx_IRQHandler+0x6e>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 80105be:	79fa      	ldrb	r2, [r7, #7]
 80105c0:	4978      	ldr	r1, [pc, #480]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 80105c2:	4613      	mov	r3, r2
 80105c4:	011b      	lsls	r3, r3, #4
 80105c6:	1a9b      	subs	r3, r3, r2
 80105c8:	009b      	lsls	r3, r3, #2
 80105ca:	440b      	add	r3, r1
 80105cc:	3314      	adds	r3, #20
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	79fa      	ldrb	r2, [r7, #7]
 80105d2:	2101      	movs	r1, #1
 80105d4:	4610      	mov	r0, r2
 80105d6:	4798      	blx	r3
      return;
 80105d8:	e18e      	b.n	80108f8 <PORTx_IRQHandler+0x3c4>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 80105da:	68bb      	ldr	r3, [r7, #8]
 80105dc:	f003 0304 	and.w	r3, r3, #4
 80105e0:	2b00      	cmp	r3, #0
 80105e2:	d035      	beq.n	8010650 <PORTx_IRQHandler+0x11c>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 80105e4:	68f8      	ldr	r0, [r7, #12]
 80105e6:	f7ff ff7e 	bl	80104e6 <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80105ea:	79fa      	ldrb	r2, [r7, #7]
 80105ec:	496d      	ldr	r1, [pc, #436]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 80105ee:	4613      	mov	r3, r2
 80105f0:	011b      	lsls	r3, r3, #4
 80105f2:	1a9b      	subs	r3, r3, r2
 80105f4:	009b      	lsls	r3, r3, #2
 80105f6:	440b      	add	r3, r1
 80105f8:	3304      	adds	r3, #4
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	6819      	ldr	r1, [r3, #0]
 80105fe:	79fa      	ldrb	r2, [r7, #7]
 8010600:	4868      	ldr	r0, [pc, #416]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 8010602:	4613      	mov	r3, r2
 8010604:	011b      	lsls	r3, r3, #4
 8010606:	1a9b      	subs	r3, r3, r2
 8010608:	009b      	lsls	r3, r3, #2
 801060a:	4403      	add	r3, r0
 801060c:	3304      	adds	r3, #4
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	f021 0201 	bic.w	r2, r1, #1
 8010614:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8010616:	bf00      	nop
 8010618:	79fa      	ldrb	r2, [r7, #7]
 801061a:	4962      	ldr	r1, [pc, #392]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 801061c:	4613      	mov	r3, r2
 801061e:	011b      	lsls	r3, r3, #4
 8010620:	1a9b      	subs	r3, r3, r2
 8010622:	009b      	lsls	r3, r3, #2
 8010624:	440b      	add	r3, r1
 8010626:	3304      	adds	r3, #4
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	f003 0301 	and.w	r3, r3, #1
 8010630:	2b01      	cmp	r3, #1
 8010632:	d0f1      	beq.n	8010618 <PORTx_IRQHandler+0xe4>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 8010634:	79fa      	ldrb	r2, [r7, #7]
 8010636:	495b      	ldr	r1, [pc, #364]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 8010638:	4613      	mov	r3, r2
 801063a:	011b      	lsls	r3, r3, #4
 801063c:	1a9b      	subs	r3, r3, r2
 801063e:	009b      	lsls	r3, r3, #2
 8010640:	440b      	add	r3, r1
 8010642:	3314      	adds	r3, #20
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	79fa      	ldrb	r2, [r7, #7]
 8010648:	2100      	movs	r1, #0
 801064a:	4610      	mov	r0, r2
 801064c:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 801064e:	e153      	b.n	80108f8 <PORTx_IRQHandler+0x3c4>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 8010650:	68bb      	ldr	r3, [r7, #8]
 8010652:	f003 0308 	and.w	r3, r3, #8
 8010656:	2b00      	cmp	r3, #0
 8010658:	d035      	beq.n	80106c6 <PORTx_IRQHandler+0x192>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 801065a:	68f8      	ldr	r0, [r7, #12]
 801065c:	f7ff ff33 	bl	80104c6 <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8010660:	79fa      	ldrb	r2, [r7, #7]
 8010662:	4950      	ldr	r1, [pc, #320]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 8010664:	4613      	mov	r3, r2
 8010666:	011b      	lsls	r3, r3, #4
 8010668:	1a9b      	subs	r3, r3, r2
 801066a:	009b      	lsls	r3, r3, #2
 801066c:	440b      	add	r3, r1
 801066e:	3304      	adds	r3, #4
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	6819      	ldr	r1, [r3, #0]
 8010674:	79fa      	ldrb	r2, [r7, #7]
 8010676:	484b      	ldr	r0, [pc, #300]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 8010678:	4613      	mov	r3, r2
 801067a:	011b      	lsls	r3, r3, #4
 801067c:	1a9b      	subs	r3, r3, r2
 801067e:	009b      	lsls	r3, r3, #2
 8010680:	4403      	add	r3, r0
 8010682:	3304      	adds	r3, #4
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	f021 0201 	bic.w	r2, r1, #1
 801068a:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 801068c:	bf00      	nop
 801068e:	79fa      	ldrb	r2, [r7, #7]
 8010690:	4944      	ldr	r1, [pc, #272]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 8010692:	4613      	mov	r3, r2
 8010694:	011b      	lsls	r3, r3, #4
 8010696:	1a9b      	subs	r3, r3, r2
 8010698:	009b      	lsls	r3, r3, #2
 801069a:	440b      	add	r3, r1
 801069c:	3304      	adds	r3, #4
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	f003 0301 	and.w	r3, r3, #1
 80106a6:	2b01      	cmp	r3, #1
 80106a8:	d0f1      	beq.n	801068e <PORTx_IRQHandler+0x15a>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 80106aa:	79fa      	ldrb	r2, [r7, #7]
 80106ac:	493d      	ldr	r1, [pc, #244]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 80106ae:	4613      	mov	r3, r2
 80106b0:	011b      	lsls	r3, r3, #4
 80106b2:	1a9b      	subs	r3, r3, r2
 80106b4:	009b      	lsls	r3, r3, #2
 80106b6:	440b      	add	r3, r1
 80106b8:	3314      	adds	r3, #20
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	79fa      	ldrb	r2, [r7, #7]
 80106be:	2102      	movs	r1, #2
 80106c0:	4610      	mov	r0, r2
 80106c2:	4798      	blx	r3
      return;
 80106c4:	e118      	b.n	80108f8 <PORTx_IRQHandler+0x3c4>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 80106c6:	68bb      	ldr	r3, [r7, #8]
 80106c8:	f003 0310 	and.w	r3, r3, #16
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d003      	beq.n	80106d8 <PORTx_IRQHandler+0x1a4>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 80106d0:	68f8      	ldr	r0, [r7, #12]
 80106d2:	f7ff fee8 	bl	80104a6 <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 80106d6:	e10f      	b.n	80108f8 <PORTx_IRQHandler+0x3c4>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 80106d8:	68bb      	ldr	r3, [r7, #8]
 80106da:	f003 0320 	and.w	r3, r3, #32
 80106de:	2b00      	cmp	r3, #0
 80106e0:	d010      	beq.n	8010704 <PORTx_IRQHandler+0x1d0>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 80106e2:	68f8      	ldr	r0, [r7, #12]
 80106e4:	f7ff fecf 	bl	8010486 <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 80106e8:	79fa      	ldrb	r2, [r7, #7]
 80106ea:	492e      	ldr	r1, [pc, #184]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 80106ec:	4613      	mov	r3, r2
 80106ee:	011b      	lsls	r3, r3, #4
 80106f0:	1a9b      	subs	r3, r3, r2
 80106f2:	009b      	lsls	r3, r3, #2
 80106f4:	440b      	add	r3, r1
 80106f6:	3324      	adds	r3, #36	@ 0x24
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	79fa      	ldrb	r2, [r7, #7]
 80106fc:	2105      	movs	r1, #5
 80106fe:	4610      	mov	r0, r2
 8010700:	4798      	blx	r3
      return;
 8010702:	e0f9      	b.n	80108f8 <PORTx_IRQHandler+0x3c4>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 8010704:	68bb      	ldr	r3, [r7, #8]
 8010706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801070a:	2b00      	cmp	r3, #0
 801070c:	d003      	beq.n	8010716 <PORTx_IRQHandler+0x1e2>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 801070e:	68f8      	ldr	r0, [r7, #12]
 8010710:	f7ff fea9 	bl	8010466 <LL_UCPD_ClearFlag_TxUND>
      return;
 8010714:	e0f0      	b.n	80108f8 <PORTx_IRQHandler+0x3c4>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 8010716:	68bb      	ldr	r3, [r7, #8]
 8010718:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801071c:	2b00      	cmp	r3, #0
 801071e:	d01e      	beq.n	801075e <PORTx_IRQHandler+0x22a>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010724:	2b05      	cmp	r3, #5
 8010726:	d10c      	bne.n	8010742 <PORTx_IRQHandler+0x20e>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 8010728:	79fa      	ldrb	r2, [r7, #7]
 801072a:	491e      	ldr	r1, [pc, #120]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 801072c:	4613      	mov	r3, r2
 801072e:	011b      	lsls	r3, r3, #4
 8010730:	1a9b      	subs	r3, r3, r2
 8010732:	009b      	lsls	r3, r3, #2
 8010734:	440b      	add	r3, r1
 8010736:	331c      	adds	r3, #28
 8010738:	681b      	ldr	r3, [r3, #0]
 801073a:	79fa      	ldrb	r2, [r7, #7]
 801073c:	2106      	movs	r1, #6
 801073e:	4610      	mov	r0, r2
 8010740:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 8010742:	68f8      	ldr	r0, [r7, #12]
 8010744:	f7ff fe7f 	bl	8010446 <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 8010748:	79fa      	ldrb	r2, [r7, #7]
 801074a:	4916      	ldr	r1, [pc, #88]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 801074c:	4613      	mov	r3, r2
 801074e:	011b      	lsls	r3, r3, #4
 8010750:	1a9b      	subs	r3, r3, r2
 8010752:	009b      	lsls	r3, r3, #2
 8010754:	440b      	add	r3, r1
 8010756:	3338      	adds	r3, #56	@ 0x38
 8010758:	2201      	movs	r2, #1
 801075a:	701a      	strb	r2, [r3, #0]
      return;
 801075c:	e0cc      	b.n	80108f8 <PORTx_IRQHandler+0x3c4>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 801075e:	68bb      	ldr	r3, [r7, #8]
 8010760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8010764:	2b00      	cmp	r3, #0
 8010766:	d010      	beq.n	801078a <PORTx_IRQHandler+0x256>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 8010768:	79fa      	ldrb	r2, [r7, #7]
 801076a:	490e      	ldr	r1, [pc, #56]	@ (80107a4 <PORTx_IRQHandler+0x270>)
 801076c:	4613      	mov	r3, r2
 801076e:	011b      	lsls	r3, r3, #4
 8010770:	1a9b      	subs	r3, r3, r2
 8010772:	009b      	lsls	r3, r3, #2
 8010774:	440b      	add	r3, r1
 8010776:	331c      	adds	r3, #28
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	79fa      	ldrb	r2, [r7, #7]
 801077c:	2105      	movs	r1, #5
 801077e:	4610      	mov	r0, r2
 8010780:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 8010782:	68f8      	ldr	r0, [r7, #12]
 8010784:	f7ff fe4f 	bl	8010426 <LL_UCPD_ClearFlag_RxHRST>
      return;
 8010788:	e0b6      	b.n	80108f8 <PORTx_IRQHandler+0x3c4>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 801078a:	68bb      	ldr	r3, [r7, #8]
 801078c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010790:	2b00      	cmp	r3, #0
 8010792:	d00b      	beq.n	80107ac <PORTx_IRQHandler+0x278>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag = 1;
 8010794:	4b04      	ldr	r3, [pc, #16]	@ (80107a8 <PORTx_IRQHandler+0x274>)
 8010796:	2201      	movs	r2, #1
 8010798:	701a      	strb	r2, [r3, #0]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 801079a:	68f8      	ldr	r0, [r7, #12]
 801079c:	f7ff fe33 	bl	8010406 <LL_UCPD_ClearFlag_RxOvr>
      return;
 80107a0:	e0aa      	b.n	80108f8 <PORTx_IRQHandler+0x3c4>
 80107a2:	bf00      	nop
 80107a4:	20000528 	.word	0x20000528
 80107a8:	2000051c 	.word	0x2000051c
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 80107ac:	68bb      	ldr	r3, [r7, #8]
 80107ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	f000 8085 	beq.w	80108c2 <PORTx_IRQHandler+0x38e>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 80107b8:	79fa      	ldrb	r2, [r7, #7]
 80107ba:	4951      	ldr	r1, [pc, #324]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 80107bc:	4613      	mov	r3, r2
 80107be:	011b      	lsls	r3, r3, #4
 80107c0:	1a9b      	subs	r3, r3, r2
 80107c2:	009b      	lsls	r3, r3, #2
 80107c4:	440b      	add	r3, r1
 80107c6:	3338      	adds	r3, #56	@ 0x38
 80107c8:	2200      	movs	r2, #0
 80107ca:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 80107cc:	68f8      	ldr	r0, [r7, #12]
 80107ce:	f7ff fe0a 	bl	80103e6 <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 80107d2:	79fa      	ldrb	r2, [r7, #7]
 80107d4:	494a      	ldr	r1, [pc, #296]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 80107d6:	4613      	mov	r3, r2
 80107d8:	011b      	lsls	r3, r3, #4
 80107da:	1a9b      	subs	r3, r3, r2
 80107dc:	009b      	lsls	r3, r3, #2
 80107de:	440b      	add	r3, r1
 80107e0:	3308      	adds	r3, #8
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	6819      	ldr	r1, [r3, #0]
 80107e6:	79fa      	ldrb	r2, [r7, #7]
 80107e8:	4845      	ldr	r0, [pc, #276]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 80107ea:	4613      	mov	r3, r2
 80107ec:	011b      	lsls	r3, r3, #4
 80107ee:	1a9b      	subs	r3, r3, r2
 80107f0:	009b      	lsls	r3, r3, #2
 80107f2:	4403      	add	r3, r0
 80107f4:	3308      	adds	r3, #8
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	f021 0201 	bic.w	r2, r1, #1
 80107fc:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 80107fe:	bf00      	nop
 8010800:	79fa      	ldrb	r2, [r7, #7]
 8010802:	493f      	ldr	r1, [pc, #252]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 8010804:	4613      	mov	r3, r2
 8010806:	011b      	lsls	r3, r3, #4
 8010808:	1a9b      	subs	r3, r3, r2
 801080a:	009b      	lsls	r3, r3, #2
 801080c:	440b      	add	r3, r1
 801080e:	3308      	adds	r3, #8
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	f003 0301 	and.w	r3, r3, #1
 8010818:	2b01      	cmp	r3, #1
 801081a:	d0f1      	beq.n	8010800 <PORTx_IRQHandler+0x2cc>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 801081c:	79fa      	ldrb	r2, [r7, #7]
 801081e:	4938      	ldr	r1, [pc, #224]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 8010820:	4613      	mov	r3, r2
 8010822:	011b      	lsls	r3, r3, #4
 8010824:	1a9b      	subs	r3, r3, r2
 8010826:	009b      	lsls	r3, r3, #2
 8010828:	440b      	add	r3, r1
 801082a:	3330      	adds	r3, #48	@ 0x30
 801082c:	6818      	ldr	r0, [r3, #0]
 801082e:	79fa      	ldrb	r2, [r7, #7]
 8010830:	4933      	ldr	r1, [pc, #204]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 8010832:	4613      	mov	r3, r2
 8010834:	011b      	lsls	r3, r3, #4
 8010836:	1a9b      	subs	r3, r3, r2
 8010838:	009b      	lsls	r3, r3, #2
 801083a:	440b      	add	r3, r1
 801083c:	3308      	adds	r3, #8
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	4602      	mov	r2, r0
 8010842:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 8010844:	79fa      	ldrb	r2, [r7, #7]
 8010846:	492e      	ldr	r1, [pc, #184]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 8010848:	4613      	mov	r3, r2
 801084a:	011b      	lsls	r3, r3, #4
 801084c:	1a9b      	subs	r3, r3, r2
 801084e:	009b      	lsls	r3, r3, #2
 8010850:	440b      	add	r3, r1
 8010852:	3308      	adds	r3, #8
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	f44f 7284 	mov.w	r2, #264	@ 0x108
 801085a:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 801085c:	79fa      	ldrb	r2, [r7, #7]
 801085e:	4928      	ldr	r1, [pc, #160]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 8010860:	4613      	mov	r3, r2
 8010862:	011b      	lsls	r3, r3, #4
 8010864:	1a9b      	subs	r3, r3, r2
 8010866:	009b      	lsls	r3, r3, #2
 8010868:	440b      	add	r3, r1
 801086a:	3308      	adds	r3, #8
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	6819      	ldr	r1, [r3, #0]
 8010870:	79fa      	ldrb	r2, [r7, #7]
 8010872:	4823      	ldr	r0, [pc, #140]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 8010874:	4613      	mov	r3, r2
 8010876:	011b      	lsls	r3, r3, #4
 8010878:	1a9b      	subs	r3, r3, r2
 801087a:	009b      	lsls	r3, r3, #2
 801087c:	4403      	add	r3, r0
 801087e:	3308      	adds	r3, #8
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	f041 0201 	orr.w	r2, r1, #1
 8010886:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag == 0u))
 8010888:	68bb      	ldr	r3, [r7, #8]
 801088a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801088e:	2b00      	cmp	r3, #0
 8010890:	d113      	bne.n	80108ba <PORTx_IRQHandler+0x386>
 8010892:	4b1c      	ldr	r3, [pc, #112]	@ (8010904 <PORTx_IRQHandler+0x3d0>)
 8010894:	781b      	ldrb	r3, [r3, #0]
 8010896:	2b00      	cmp	r3, #0
 8010898:	d10f      	bne.n	80108ba <PORTx_IRQHandler+0x386>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 801089a:	79fa      	ldrb	r2, [r7, #7]
 801089c:	4918      	ldr	r1, [pc, #96]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 801089e:	4613      	mov	r3, r2
 80108a0:	011b      	lsls	r3, r3, #4
 80108a2:	1a9b      	subs	r3, r3, r2
 80108a4:	009b      	lsls	r3, r3, #2
 80108a6:	440b      	add	r3, r1
 80108a8:	3320      	adds	r3, #32
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	68fa      	ldr	r2, [r7, #12]
 80108ae:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80108b0:	f002 0107 	and.w	r1, r2, #7
 80108b4:	79fa      	ldrb	r2, [r7, #7]
 80108b6:	4610      	mov	r0, r2
 80108b8:	4798      	blx	r3
      }
      ovrflag = 0;
 80108ba:	4b12      	ldr	r3, [pc, #72]	@ (8010904 <PORTx_IRQHandler+0x3d0>)
 80108bc:	2200      	movs	r2, #0
 80108be:	701a      	strb	r2, [r3, #0]
      return;
 80108c0:	e01a      	b.n	80108f8 <PORTx_IRQHandler+0x3c4>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 80108c2:	68bb      	ldr	r3, [r7, #8]
 80108c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d104      	bne.n	80108d6 <PORTx_IRQHandler+0x3a2>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 80108cc:	68bb      	ldr	r3, [r7, #8]
 80108ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d010      	beq.n	80108f8 <PORTx_IRQHandler+0x3c4>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 80108d6:	68f8      	ldr	r0, [r7, #12]
 80108d8:	f7ff fd75 	bl	80103c6 <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 80108dc:	68f8      	ldr	r0, [r7, #12]
 80108de:	f7ff fd62 	bl	80103a6 <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 80108e2:	79fa      	ldrb	r2, [r7, #7]
 80108e4:	4906      	ldr	r1, [pc, #24]	@ (8010900 <PORTx_IRQHandler+0x3cc>)
 80108e6:	4613      	mov	r3, r2
 80108e8:	011b      	lsls	r3, r3, #4
 80108ea:	1a9b      	subs	r3, r3, r2
 80108ec:	009b      	lsls	r3, r3, #2
 80108ee:	440b      	add	r3, r1
 80108f0:	332c      	adds	r3, #44	@ 0x2c
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 80108f6:	bf00      	nop
        }
      }
    }
#endif /* _FRS */
  }
}
 80108f8:	3710      	adds	r7, #16
 80108fa:	46bd      	mov	sp, r7
 80108fc:	bd80      	pop	{r7, pc}
 80108fe:	bf00      	nop
 8010900:	20000528 	.word	0x20000528
 8010904:	2000051c 	.word	0x2000051c

08010908 <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 8010908:	b480      	push	{r7}
 801090a:	b085      	sub	sp, #20
 801090c:	af00      	add	r7, sp, #0
 801090e:	60b9      	str	r1, [r7, #8]
 8010910:	607a      	str	r2, [r7, #4]
 8010912:	603b      	str	r3, [r7, #0]
 8010914:	4603      	mov	r3, r0
 8010916:	73fb      	strb	r3, [r7, #15]
  (void)PowerRole;

  /* Set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 8010918:	7bfa      	ldrb	r2, [r7, #15]
 801091a:	68bb      	ldr	r3, [r7, #8]
 801091c:	6919      	ldr	r1, [r3, #16]
 801091e:	482d      	ldr	r0, [pc, #180]	@ (80109d4 <USBPD_PHY_Init+0xcc>)
 8010920:	4613      	mov	r3, r2
 8010922:	011b      	lsls	r3, r3, #4
 8010924:	1a9b      	subs	r3, r3, r2
 8010926:	009b      	lsls	r3, r3, #2
 8010928:	4403      	add	r3, r0
 801092a:	3314      	adds	r3, #20
 801092c:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 801092e:	7bfa      	ldrb	r2, [r7, #15]
 8010930:	68bb      	ldr	r3, [r7, #8]
 8010932:	68d9      	ldr	r1, [r3, #12]
 8010934:	4827      	ldr	r0, [pc, #156]	@ (80109d4 <USBPD_PHY_Init+0xcc>)
 8010936:	4613      	mov	r3, r2
 8010938:	011b      	lsls	r3, r3, #4
 801093a:	1a9b      	subs	r3, r3, r2
 801093c:	009b      	lsls	r3, r3, #2
 801093e:	4403      	add	r3, r0
 8010940:	3318      	adds	r3, #24
 8010942:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 8010944:	7bfa      	ldrb	r2, [r7, #15]
 8010946:	68bb      	ldr	r3, [r7, #8]
 8010948:	6859      	ldr	r1, [r3, #4]
 801094a:	4822      	ldr	r0, [pc, #136]	@ (80109d4 <USBPD_PHY_Init+0xcc>)
 801094c:	4613      	mov	r3, r2
 801094e:	011b      	lsls	r3, r3, #4
 8010950:	1a9b      	subs	r3, r3, r2
 8010952:	009b      	lsls	r3, r3, #2
 8010954:	4403      	add	r3, r0
 8010956:	331c      	adds	r3, #28
 8010958:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 801095a:	7bfa      	ldrb	r2, [r7, #15]
 801095c:	491d      	ldr	r1, [pc, #116]	@ (80109d4 <USBPD_PHY_Init+0xcc>)
 801095e:	4613      	mov	r3, r2
 8010960:	011b      	lsls	r3, r3, #4
 8010962:	1a9b      	subs	r3, r3, r2
 8010964:	009b      	lsls	r3, r3, #2
 8010966:	440b      	add	r3, r1
 8010968:	3320      	adds	r3, #32
 801096a:	4a1b      	ldr	r2, [pc, #108]	@ (80109d8 <USBPD_PHY_Init+0xd0>)
 801096c:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 801096e:	7bfa      	ldrb	r2, [r7, #15]
 8010970:	68bb      	ldr	r3, [r7, #8]
 8010972:	6899      	ldr	r1, [r3, #8]
 8010974:	4817      	ldr	r0, [pc, #92]	@ (80109d4 <USBPD_PHY_Init+0xcc>)
 8010976:	4613      	mov	r3, r2
 8010978:	011b      	lsls	r3, r3, #4
 801097a:	1a9b      	subs	r3, r3, r2
 801097c:	009b      	lsls	r3, r3, #2
 801097e:	4403      	add	r3, r0
 8010980:	3324      	adds	r3, #36	@ 0x24
 8010982:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 8010984:	7bfa      	ldrb	r2, [r7, #15]
 8010986:	68bb      	ldr	r3, [r7, #8]
 8010988:	6959      	ldr	r1, [r3, #20]
 801098a:	4812      	ldr	r0, [pc, #72]	@ (80109d4 <USBPD_PHY_Init+0xcc>)
 801098c:	4613      	mov	r3, r2
 801098e:	011b      	lsls	r3, r3, #4
 8010990:	1a9b      	subs	r3, r3, r2
 8010992:	009b      	lsls	r3, r3, #2
 8010994:	4403      	add	r3, r0
 8010996:	3328      	adds	r3, #40	@ 0x28
 8010998:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 801099a:	7bfa      	ldrb	r2, [r7, #15]
 801099c:	490d      	ldr	r1, [pc, #52]	@ (80109d4 <USBPD_PHY_Init+0xcc>)
 801099e:	4613      	mov	r3, r2
 80109a0:	011b      	lsls	r3, r3, #4
 80109a2:	1a9b      	subs	r3, r3, r2
 80109a4:	009b      	lsls	r3, r3, #2
 80109a6:	440b      	add	r3, r1
 80109a8:	3330      	adds	r3, #48	@ 0x30
 80109aa:	687a      	ldr	r2, [r7, #4]
 80109ac:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 80109ae:	7bfb      	ldrb	r3, [r7, #15]
 80109b0:	4a0a      	ldr	r2, [pc, #40]	@ (80109dc <USBPD_PHY_Init+0xd4>)
 80109b2:	00db      	lsls	r3, r3, #3
 80109b4:	4413      	add	r3, r2
 80109b6:	69ba      	ldr	r2, [r7, #24]
 80109b8:	605a      	str	r2, [r3, #4]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 80109ba:	7bfb      	ldrb	r3, [r7, #15]
 80109bc:	68ba      	ldr	r2, [r7, #8]
 80109be:	6812      	ldr	r2, [r2, #0]
 80109c0:	4906      	ldr	r1, [pc, #24]	@ (80109dc <USBPD_PHY_Init+0xd4>)
 80109c2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]

  return USBPD_OK;
 80109c6:	2300      	movs	r3, #0
}
 80109c8:	4618      	mov	r0, r3
 80109ca:	3714      	adds	r7, #20
 80109cc:	46bd      	mov	sp, r7
 80109ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d2:	4770      	bx	lr
 80109d4:	20000528 	.word	0x20000528
 80109d8:	08010b89 	.word	0x08010b89
 80109dc:	20000520 	.word	0x20000520

080109e0 <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 80109e0:	b480      	push	{r7}
 80109e2:	b083      	sub	sp, #12
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	4603      	mov	r3, r0
 80109e8:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
  return 905u;
 80109ea:	f240 3389 	movw	r3, #905	@ 0x389
}
 80109ee:	4618      	mov	r0, r3
 80109f0:	370c      	adds	r7, #12
 80109f2:	46bd      	mov	sp, r7
 80109f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109f8:	4770      	bx	lr

080109fa <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 80109fa:	b480      	push	{r7}
 80109fc:	b083      	sub	sp, #12
 80109fe:	af00      	add	r7, sp, #0
 8010a00:	4603      	mov	r3, r0
 8010a02:	71fb      	strb	r3, [r7, #7]
  return 30u;
 8010a04:	231e      	movs	r3, #30
}
 8010a06:	4618      	mov	r0, r3
 8010a08:	370c      	adds	r7, #12
 8010a0a:	46bd      	mov	sp, r7
 8010a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a10:	4770      	bx	lr

08010a12 <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 8010a12:	b480      	push	{r7}
 8010a14:	b083      	sub	sp, #12
 8010a16:	af00      	add	r7, sp, #0
 8010a18:	4603      	mov	r3, r0
 8010a1a:	71fb      	strb	r3, [r7, #7]
  (void)PortNum;
  /* Reset PHY layer   */
  /* Reset HW_IF layer */
}
 8010a1c:	bf00      	nop
 8010a1e:	370c      	adds	r7, #12
 8010a20:	46bd      	mov	sp, r7
 8010a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a26:	4770      	bx	lr

08010a28 <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b082      	sub	sp, #8
 8010a2c:	af00      	add	r7, sp, #0
 8010a2e:	4603      	mov	r3, r0
 8010a30:	460a      	mov	r2, r1
 8010a32:	71fb      	strb	r3, [r7, #7]
 8010a34:	4613      	mov	r3, r2
 8010a36:	71bb      	strb	r3, [r7, #6]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 8010a38:	79b9      	ldrb	r1, [r7, #6]
 8010a3a:	79f8      	ldrb	r0, [r7, #7]
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	2200      	movs	r2, #0
 8010a40:	f000 f805 	bl	8010a4e <USBPD_PHY_SendMessage>
 8010a44:	4603      	mov	r3, r0
}
 8010a46:	4618      	mov	r0, r3
 8010a48:	3708      	adds	r7, #8
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	bd80      	pop	{r7, pc}

08010a4e <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 8010a4e:	b580      	push	{r7, lr}
 8010a50:	b082      	sub	sp, #8
 8010a52:	af00      	add	r7, sp, #0
 8010a54:	603a      	str	r2, [r7, #0]
 8010a56:	461a      	mov	r2, r3
 8010a58:	4603      	mov	r3, r0
 8010a5a:	71fb      	strb	r3, [r7, #7]
 8010a5c:	460b      	mov	r3, r1
 8010a5e:	71bb      	strb	r3, [r7, #6]
 8010a60:	4613      	mov	r3, r2
 8010a62:	80bb      	strh	r3, [r7, #4]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 8010a64:	88bb      	ldrh	r3, [r7, #4]
 8010a66:	79b9      	ldrb	r1, [r7, #6]
 8010a68:	79f8      	ldrb	r0, [r7, #7]
 8010a6a:	683a      	ldr	r2, [r7, #0]
 8010a6c:	f000 fb0a 	bl	8011084 <USBPD_HW_IF_SendBuffer>
 8010a70:	4603      	mov	r3, r0
}
 8010a72:	4618      	mov	r0, r3
 8010a74:	3708      	adds	r7, #8
 8010a76:	46bd      	mov	sp, r7
 8010a78:	bd80      	pop	{r7, pc}

08010a7a <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 8010a7a:	b580      	push	{r7, lr}
 8010a7c:	b082      	sub	sp, #8
 8010a7e:	af00      	add	r7, sp, #0
 8010a80:	4603      	mov	r3, r0
 8010a82:	71fb      	strb	r3, [r7, #7]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 8010a84:	79fb      	ldrb	r3, [r7, #7]
 8010a86:	4618      	mov	r0, r3
 8010a88:	f000 fc42 	bl	8011310 <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 8010a8c:	2300      	movs	r3, #0
}
 8010a8e:	4618      	mov	r0, r3
 8010a90:	3708      	adds	r7, #8
 8010a92:	46bd      	mov	sp, r7
 8010a94:	bd80      	pop	{r7, pc}

08010a96 <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 8010a96:	b580      	push	{r7, lr}
 8010a98:	b082      	sub	sp, #8
 8010a9a:	af00      	add	r7, sp, #0
 8010a9c:	4603      	mov	r3, r0
 8010a9e:	460a      	mov	r2, r1
 8010aa0:	71fb      	strb	r3, [r7, #7]
 8010aa2:	4613      	mov	r3, r2
 8010aa4:	71bb      	strb	r3, [r7, #6]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 8010aa6:	79bb      	ldrb	r3, [r7, #6]
 8010aa8:	2b07      	cmp	r3, #7
 8010aaa:	d103      	bne.n	8010ab4 <USBPD_PHY_ExitTransmit+0x1e>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 8010aac:	79fb      	ldrb	r3, [r7, #7]
 8010aae:	4618      	mov	r0, r3
 8010ab0:	f000 fab0 	bl	8011014 <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 8010ab4:	2300      	movs	r3, #0
}
 8010ab6:	4618      	mov	r0, r3
 8010ab8:	3708      	adds	r7, #8
 8010aba:	46bd      	mov	sp, r7
 8010abc:	bd80      	pop	{r7, pc}

08010abe <USBPD_PHY_SetResistor_SinkTxNG>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port
  * @retval None
  */
void USBPD_PHY_SetResistor_SinkTxNG(uint8_t PortNum)
{
 8010abe:	b580      	push	{r7, lr}
 8010ac0:	b082      	sub	sp, #8
 8010ac2:	af00      	add	r7, sp, #0
 8010ac4:	4603      	mov	r3, r0
 8010ac6:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_SetResistor_SinkTxNG(PortNum);
 8010ac8:	79fb      	ldrb	r3, [r7, #7]
 8010aca:	4618      	mov	r0, r3
 8010acc:	f000 ffbc 	bl	8011a48 <USBPD_HW_IF_SetResistor_SinkTxNG>
}
 8010ad0:	bf00      	nop
 8010ad2:	3708      	adds	r7, #8
 8010ad4:	46bd      	mov	sp, r7
 8010ad6:	bd80      	pop	{r7, pc}

08010ad8 <USBPD_PHY_SetResistor_SinkTxOK>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval none.
  */
void USBPD_PHY_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b082      	sub	sp, #8
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	4603      	mov	r3, r0
 8010ae0:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_SetResistor_SinkTxOK(PortNum);
 8010ae2:	79fb      	ldrb	r3, [r7, #7]
 8010ae4:	4618      	mov	r0, r3
 8010ae6:	f000 ffc7 	bl	8011a78 <USBPD_HW_IF_SetResistor_SinkTxOK>
}
 8010aea:	bf00      	nop
 8010aec:	3708      	adds	r7, #8
 8010aee:	46bd      	mov	sp, r7
 8010af0:	bd80      	pop	{r7, pc}
	...

08010af4 <USBPD_PHY_SOPSupported>:
  * @param  PortNum  Number of the port.
  * @param  SOPSupported  List of the supported SOP
  * @retval None.
  */
void USBPD_PHY_SOPSupported(uint8_t PortNum, uint32_t SOPSupported)
{
 8010af4:	b480      	push	{r7}
 8010af6:	b083      	sub	sp, #12
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	4603      	mov	r3, r0
 8010afc:	6039      	str	r1, [r7, #0]
 8010afe:	71fb      	strb	r3, [r7, #7]
  PHY_Ports[PortNum].SupportedSOP = SOPSupported;
 8010b00:	79fb      	ldrb	r3, [r7, #7]
 8010b02:	4a05      	ldr	r2, [pc, #20]	@ (8010b18 <USBPD_PHY_SOPSupported+0x24>)
 8010b04:	00db      	lsls	r3, r3, #3
 8010b06:	4413      	add	r3, r2
 8010b08:	683a      	ldr	r2, [r7, #0]
 8010b0a:	605a      	str	r2, [r3, #4]
}
 8010b0c:	bf00      	nop
 8010b0e:	370c      	adds	r7, #12
 8010b10:	46bd      	mov	sp, r7
 8010b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b16:	4770      	bx	lr
 8010b18:	20000520 	.word	0x20000520

08010b1c <USBPD_PHY_IsResistor_SinkTxOk>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval USBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PHY_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8010b1c:	b580      	push	{r7, lr}
 8010b1e:	b082      	sub	sp, #8
 8010b20:	af00      	add	r7, sp, #0
 8010b22:	4603      	mov	r3, r0
 8010b24:	71fb      	strb	r3, [r7, #7]
  return USBPD_HW_IF_IsResistor_SinkTxOk(PortNum);
 8010b26:	79fb      	ldrb	r3, [r7, #7]
 8010b28:	4618      	mov	r0, r3
 8010b2a:	f000 ffbd 	bl	8011aa8 <USBPD_HW_IF_IsResistor_SinkTxOk>
 8010b2e:	4603      	mov	r3, r0
}
 8010b30:	4618      	mov	r0, r3
 8010b32:	3708      	adds	r7, #8
 8010b34:	46bd      	mov	sp, r7
 8010b36:	bd80      	pop	{r7, pc}

08010b38 <USBPD_PHY_FastRoleSwapSignalling>:
  * @brief  function to generate an FRS signalling
  * @param  PortNum  Number of the port.
  * @retval None.
  */
void USBPD_PHY_FastRoleSwapSignalling(uint8_t PortNum)
{
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	b082      	sub	sp, #8
 8010b3c:	af00      	add	r7, sp, #0
 8010b3e:	4603      	mov	r3, r0
 8010b40:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_FastRoleSwapSignalling(PortNum);
 8010b42:	79fb      	ldrb	r3, [r7, #7]
 8010b44:	4618      	mov	r0, r3
 8010b46:	f000 ffef 	bl	8011b28 <USBPD_HW_IF_FastRoleSwapSignalling>
}
 8010b4a:	bf00      	nop
 8010b4c:	3708      	adds	r7, #8
 8010b4e:	46bd      	mov	sp, r7
 8010b50:	bd80      	pop	{r7, pc}

08010b52 <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 8010b52:	b580      	push	{r7, lr}
 8010b54:	b082      	sub	sp, #8
 8010b56:	af00      	add	r7, sp, #0
 8010b58:	4603      	mov	r3, r0
 8010b5a:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_EnableRX(PortNum);
 8010b5c:	79fb      	ldrb	r3, [r7, #7]
 8010b5e:	4618      	mov	r0, r3
 8010b60:	f000 fd74 	bl	801164c <USBPD_HW_IF_EnableRX>
}
 8010b64:	bf00      	nop
 8010b66:	3708      	adds	r7, #8
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	bd80      	pop	{r7, pc}

08010b6c <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 8010b6c:	b580      	push	{r7, lr}
 8010b6e:	b082      	sub	sp, #8
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	4603      	mov	r3, r0
 8010b74:	71fb      	strb	r3, [r7, #7]
  USBPD_HW_IF_DisableRX(PortNum);
 8010b76:	79fb      	ldrb	r3, [r7, #7]
 8010b78:	4618      	mov	r0, r3
 8010b7a:	f000 fd7d 	bl	8011678 <USBPD_HW_IF_DisableRX>
}
 8010b7e:	bf00      	nop
 8010b80:	3708      	adds	r7, #8
 8010b82:	46bd      	mov	sp, r7
 8010b84:	bd80      	pop	{r7, pc}
	...

08010b88 <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	b084      	sub	sp, #16
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	4603      	mov	r3, r0
 8010b90:	6039      	str	r1, [r7, #0]
 8010b92:	71fb      	strb	r3, [r7, #7]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 8010b94:	4a28      	ldr	r2, [pc, #160]	@ (8010c38 <PHY_Rx_Completed+0xb0>)
 8010b96:	f107 0308 	add.w	r3, r7, #8
 8010b9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010b9e:	6018      	str	r0, [r3, #0]
 8010ba0:	3304      	adds	r3, #4
 8010ba2:	8019      	strh	r1, [r3, #0]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 8010ba4:	f107 0208 	add.w	r2, r7, #8
 8010ba8:	683b      	ldr	r3, [r7, #0]
 8010baa:	4413      	add	r3, r2
 8010bac:	781b      	ldrb	r3, [r3, #0]
 8010bae:	73fb      	strb	r3, [r7, #15]

  /* Check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 8010bb0:	7bfb      	ldrb	r3, [r7, #15]
 8010bb2:	2b04      	cmp	r3, #4
 8010bb4:	dc02      	bgt.n	8010bbc <PHY_Rx_Completed+0x34>
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	da19      	bge.n	8010bee <PHY_Rx_Completed+0x66>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 8010bba:	e034      	b.n	8010c26 <PHY_Rx_Completed+0x9e>
  switch (_msgtype)
 8010bbc:	2b06      	cmp	r3, #6
 8010bbe:	d132      	bne.n	8010c26 <PHY_Rx_Completed+0x9e>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 8010bc0:	79fb      	ldrb	r3, [r7, #7]
 8010bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8010c3c <PHY_Rx_Completed+0xb4>)
 8010bc4:	00db      	lsls	r3, r3, #3
 8010bc6:	4413      	add	r3, r2
 8010bc8:	685b      	ldr	r3, [r3, #4]
 8010bca:	f003 031e 	and.w	r3, r3, #30
 8010bce:	2b1e      	cmp	r3, #30
 8010bd0:	d12b      	bne.n	8010c2a <PHY_Rx_Completed+0xa2>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 8010bd2:	79fa      	ldrb	r2, [r7, #7]
 8010bd4:	491a      	ldr	r1, [pc, #104]	@ (8010c40 <PHY_Rx_Completed+0xb8>)
 8010bd6:	4613      	mov	r3, r2
 8010bd8:	011b      	lsls	r3, r3, #4
 8010bda:	1a9b      	subs	r3, r3, r2
 8010bdc:	009b      	lsls	r3, r3, #2
 8010bde:	440b      	add	r3, r1
 8010be0:	331c      	adds	r3, #28
 8010be2:	681b      	ldr	r3, [r3, #0]
 8010be4:	79fa      	ldrb	r2, [r7, #7]
 8010be6:	2106      	movs	r1, #6
 8010be8:	4610      	mov	r0, r2
 8010bea:	4798      	blx	r3
      break;
 8010bec:	e01d      	b.n	8010c2a <PHY_Rx_Completed+0xa2>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 8010bee:	7bfb      	ldrb	r3, [r7, #15]
 8010bf0:	2201      	movs	r2, #1
 8010bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8010bf6:	b2db      	uxtb	r3, r3
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	79fb      	ldrb	r3, [r7, #7]
 8010bfc:	4a0f      	ldr	r2, [pc, #60]	@ (8010c3c <PHY_Rx_Completed+0xb4>)
 8010bfe:	00db      	lsls	r3, r3, #3
 8010c00:	4413      	add	r3, r2
 8010c02:	685b      	ldr	r3, [r3, #4]
 8010c04:	7bfa      	ldrb	r2, [r7, #15]
 8010c06:	2101      	movs	r1, #1
 8010c08:	fa01 f202 	lsl.w	r2, r1, r2
 8010c0c:	b2d2      	uxtb	r2, r2
 8010c0e:	4013      	ands	r3, r2
 8010c10:	4298      	cmp	r0, r3
 8010c12:	d10c      	bne.n	8010c2e <PHY_Rx_Completed+0xa6>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 8010c14:	79fb      	ldrb	r3, [r7, #7]
 8010c16:	4a09      	ldr	r2, [pc, #36]	@ (8010c3c <PHY_Rx_Completed+0xb4>)
 8010c18:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010c1c:	7bf9      	ldrb	r1, [r7, #15]
 8010c1e:	79fa      	ldrb	r2, [r7, #7]
 8010c20:	4610      	mov	r0, r2
 8010c22:	4798      	blx	r3
      break;
 8010c24:	e003      	b.n	8010c2e <PHY_Rx_Completed+0xa6>
      break;
 8010c26:	bf00      	nop
 8010c28:	e002      	b.n	8010c30 <PHY_Rx_Completed+0xa8>
      break;
 8010c2a:	bf00      	nop
 8010c2c:	e000      	b.n	8010c30 <PHY_Rx_Completed+0xa8>
      break;
 8010c2e:	bf00      	nop
  }
}
 8010c30:	bf00      	nop
 8010c32:	3710      	adds	r7, #16
 8010c34:	46bd      	mov	sp, r7
 8010c36:	bd80      	pop	{r7, pc}
 8010c38:	08018220 	.word	0x08018220
 8010c3c:	20000520 	.word	0x20000520
 8010c40:	20000528 	.word	0x20000528

08010c44 <LL_AHB1_GRP1_EnableClock>:
{
 8010c44:	b480      	push	{r7}
 8010c46:	b085      	sub	sp, #20
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8010c4c:	4b08      	ldr	r3, [pc, #32]	@ (8010c70 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8010c4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010c50:	4907      	ldr	r1, [pc, #28]	@ (8010c70 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	4313      	orrs	r3, r2
 8010c56:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8010c58:	4b05      	ldr	r3, [pc, #20]	@ (8010c70 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8010c5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	4013      	ands	r3, r2
 8010c60:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8010c62:	68fb      	ldr	r3, [r7, #12]
}
 8010c64:	bf00      	nop
 8010c66:	3714      	adds	r7, #20
 8010c68:	46bd      	mov	sp, r7
 8010c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c6e:	4770      	bx	lr
 8010c70:	40021000 	.word	0x40021000

08010c74 <LL_APB1_GRP1_EnableClock>:
{
 8010c74:	b480      	push	{r7}
 8010c76:	b085      	sub	sp, #20
 8010c78:	af00      	add	r7, sp, #0
 8010c7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8010c7c:	4b08      	ldr	r3, [pc, #32]	@ (8010ca0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8010c7e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010c80:	4907      	ldr	r1, [pc, #28]	@ (8010ca0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	4313      	orrs	r3, r2
 8010c86:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8010c88:	4b05      	ldr	r3, [pc, #20]	@ (8010ca0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8010c8a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	4013      	ands	r3, r2
 8010c90:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8010c92:	68fb      	ldr	r3, [r7, #12]
}
 8010c94:	bf00      	nop
 8010c96:	3714      	adds	r7, #20
 8010c98:	46bd      	mov	sp, r7
 8010c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c9e:	4770      	bx	lr
 8010ca0:	40021000 	.word	0x40021000

08010ca4 <LL_UCPD_Enable>:
{
 8010ca4:	b480      	push	{r7}
 8010ca6:	b083      	sub	sp, #12
 8010ca8:	af00      	add	r7, sp, #0
 8010caa:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	601a      	str	r2, [r3, #0]
}
 8010cb8:	bf00      	nop
 8010cba:	370c      	adds	r7, #12
 8010cbc:	46bd      	mov	sp, r7
 8010cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc2:	4770      	bx	lr

08010cc4 <LL_UCPD_Disable>:
{
 8010cc4:	b480      	push	{r7}
 8010cc6:	b083      	sub	sp, #12
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	601a      	str	r2, [r3, #0]
}
 8010cd8:	bf00      	nop
 8010cda:	370c      	adds	r7, #12
 8010cdc:	46bd      	mov	sp, r7
 8010cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce2:	4770      	bx	lr

08010ce4 <LL_UCPD_TypeCDetectionCC2Enable>:
{
 8010ce4:	b480      	push	{r7}
 8010ce6:	b083      	sub	sp, #12
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	68db      	ldr	r3, [r3, #12]
 8010cf0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	60da      	str	r2, [r3, #12]
}
 8010cf8:	bf00      	nop
 8010cfa:	370c      	adds	r7, #12
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d02:	4770      	bx	lr

08010d04 <LL_UCPD_TypeCDetectionCC2Disable>:
{
 8010d04:	b480      	push	{r7}
 8010d06:	b083      	sub	sp, #12
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	68db      	ldr	r3, [r3, #12]
 8010d10:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	60da      	str	r2, [r3, #12]
}
 8010d18:	bf00      	nop
 8010d1a:	370c      	adds	r7, #12
 8010d1c:	46bd      	mov	sp, r7
 8010d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d22:	4770      	bx	lr

08010d24 <LL_UCPD_TypeCDetectionCC1Enable>:
{
 8010d24:	b480      	push	{r7}
 8010d26:	b083      	sub	sp, #12
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	68db      	ldr	r3, [r3, #12]
 8010d30:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	60da      	str	r2, [r3, #12]
}
 8010d38:	bf00      	nop
 8010d3a:	370c      	adds	r7, #12
 8010d3c:	46bd      	mov	sp, r7
 8010d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d42:	4770      	bx	lr

08010d44 <LL_UCPD_TypeCDetectionCC1Disable>:
{
 8010d44:	b480      	push	{r7}
 8010d46:	b083      	sub	sp, #12
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 8010d4c:	687b      	ldr	r3, [r7, #4]
 8010d4e:	68db      	ldr	r3, [r3, #12]
 8010d50:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	60da      	str	r2, [r3, #12]
}
 8010d58:	bf00      	nop
 8010d5a:	370c      	adds	r7, #12
 8010d5c:	46bd      	mov	sp, r7
 8010d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d62:	4770      	bx	lr

08010d64 <LL_UCPD_SignalFRSTX>:
{
 8010d64:	b480      	push	{r7}
 8010d66:	b083      	sub	sp, #12
 8010d68:	af00      	add	r7, sp, #0
 8010d6a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	68db      	ldr	r3, [r3, #12]
 8010d70:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	60da      	str	r2, [r3, #12]
}
 8010d78:	bf00      	nop
 8010d7a:	370c      	adds	r7, #12
 8010d7c:	46bd      	mov	sp, r7
 8010d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d82:	4770      	bx	lr

08010d84 <LL_UCPD_FRSDetectionEnable>:
{
 8010d84:	b480      	push	{r7}
 8010d86:	b083      	sub	sp, #12
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	68db      	ldr	r3, [r3, #12]
 8010d90:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	60da      	str	r2, [r3, #12]
}
 8010d98:	bf00      	nop
 8010d9a:	370c      	adds	r7, #12
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da2:	4770      	bx	lr

08010da4 <LL_UCPD_FRSDetectionDisable>:
{
 8010da4:	b480      	push	{r7}
 8010da6:	b083      	sub	sp, #12
 8010da8:	af00      	add	r7, sp, #0
 8010daa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	68db      	ldr	r3, [r3, #12]
 8010db0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	60da      	str	r2, [r3, #12]
}
 8010db8:	bf00      	nop
 8010dba:	370c      	adds	r7, #12
 8010dbc:	46bd      	mov	sp, r7
 8010dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc2:	4770      	bx	lr

08010dc4 <LL_UCPD_SetccEnable>:
{
 8010dc4:	b480      	push	{r7}
 8010dc6:	b083      	sub	sp, #12
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	6078      	str	r0, [r7, #4]
 8010dcc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	68db      	ldr	r3, [r3, #12]
 8010dd2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8010dd6:	683b      	ldr	r3, [r7, #0]
 8010dd8:	431a      	orrs	r2, r3
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	60da      	str	r2, [r3, #12]
}
 8010dde:	bf00      	nop
 8010de0:	370c      	adds	r7, #12
 8010de2:	46bd      	mov	sp, r7
 8010de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de8:	4770      	bx	lr

08010dea <LL_UCPD_SetSNKRole>:
{
 8010dea:	b480      	push	{r7}
 8010dec:	b083      	sub	sp, #12
 8010dee:	af00      	add	r7, sp, #0
 8010df0:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	68db      	ldr	r3, [r3, #12]
 8010df6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	60da      	str	r2, [r3, #12]
}
 8010dfe:	bf00      	nop
 8010e00:	370c      	adds	r7, #12
 8010e02:	46bd      	mov	sp, r7
 8010e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e08:	4770      	bx	lr

08010e0a <LL_UCPD_SetSRCRole>:
{
 8010e0a:	b480      	push	{r7}
 8010e0c:	b083      	sub	sp, #12
 8010e0e:	af00      	add	r7, sp, #0
 8010e10:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	68db      	ldr	r3, [r3, #12]
 8010e16:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	60da      	str	r2, [r3, #12]
}
 8010e1e:	bf00      	nop
 8010e20:	370c      	adds	r7, #12
 8010e22:	46bd      	mov	sp, r7
 8010e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e28:	4770      	bx	lr

08010e2a <LL_UCPD_SetRpResistor>:
{
 8010e2a:	b480      	push	{r7}
 8010e2c:	b083      	sub	sp, #12
 8010e2e:	af00      	add	r7, sp, #0
 8010e30:	6078      	str	r0, [r7, #4]
 8010e32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	68db      	ldr	r3, [r3, #12]
 8010e38:	f423 72c0 	bic.w	r2, r3, #384	@ 0x180
 8010e3c:	683b      	ldr	r3, [r7, #0]
 8010e3e:	431a      	orrs	r2, r3
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	60da      	str	r2, [r3, #12]
}
 8010e44:	bf00      	nop
 8010e46:	370c      	adds	r7, #12
 8010e48:	46bd      	mov	sp, r7
 8010e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e4e:	4770      	bx	lr

08010e50 <LL_UCPD_SetCCPin>:
{
 8010e50:	b480      	push	{r7}
 8010e52:	b083      	sub	sp, #12
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
 8010e58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	68db      	ldr	r3, [r3, #12]
 8010e5e:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8010e62:	683b      	ldr	r3, [r7, #0]
 8010e64:	431a      	orrs	r2, r3
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	60da      	str	r2, [r3, #12]
}
 8010e6a:	bf00      	nop
 8010e6c:	370c      	adds	r7, #12
 8010e6e:	46bd      	mov	sp, r7
 8010e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e74:	4770      	bx	lr

08010e76 <LL_UCPD_RxEnable>:
{
 8010e76:	b480      	push	{r7}
 8010e78:	b083      	sub	sp, #12
 8010e7a:	af00      	add	r7, sp, #0
 8010e7c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	68db      	ldr	r3, [r3, #12]
 8010e82:	f043 0220 	orr.w	r2, r3, #32
 8010e86:	687b      	ldr	r3, [r7, #4]
 8010e88:	60da      	str	r2, [r3, #12]
}
 8010e8a:	bf00      	nop
 8010e8c:	370c      	adds	r7, #12
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e94:	4770      	bx	lr

08010e96 <LL_UCPD_RxDisable>:
{
 8010e96:	b480      	push	{r7}
 8010e98:	b083      	sub	sp, #12
 8010e9a:	af00      	add	r7, sp, #0
 8010e9c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	68db      	ldr	r3, [r3, #12]
 8010ea2:	f023 0220 	bic.w	r2, r3, #32
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	60da      	str	r2, [r3, #12]
}
 8010eaa:	bf00      	nop
 8010eac:	370c      	adds	r7, #12
 8010eae:	46bd      	mov	sp, r7
 8010eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eb4:	4770      	bx	lr

08010eb6 <LL_UCPD_SetRxMode>:
{
 8010eb6:	b480      	push	{r7}
 8010eb8:	b083      	sub	sp, #12
 8010eba:	af00      	add	r7, sp, #0
 8010ebc:	6078      	str	r0, [r7, #4]
 8010ebe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	68db      	ldr	r3, [r3, #12]
 8010ec4:	f023 0210 	bic.w	r2, r3, #16
 8010ec8:	683b      	ldr	r3, [r7, #0]
 8010eca:	431a      	orrs	r2, r3
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	60da      	str	r2, [r3, #12]
}
 8010ed0:	bf00      	nop
 8010ed2:	370c      	adds	r7, #12
 8010ed4:	46bd      	mov	sp, r7
 8010ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eda:	4770      	bx	lr

08010edc <LL_UCPD_SendHardReset>:
{
 8010edc:	b480      	push	{r7}
 8010ede:	b083      	sub	sp, #12
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	68db      	ldr	r3, [r3, #12]
 8010ee8:	f043 0208 	orr.w	r2, r3, #8
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	60da      	str	r2, [r3, #12]
}
 8010ef0:	bf00      	nop
 8010ef2:	370c      	adds	r7, #12
 8010ef4:	46bd      	mov	sp, r7
 8010ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efa:	4770      	bx	lr

08010efc <LL_UCPD_SendMessage>:
{
 8010efc:	b480      	push	{r7}
 8010efe:	b083      	sub	sp, #12
 8010f00:	af00      	add	r7, sp, #0
 8010f02:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	68db      	ldr	r3, [r3, #12]
 8010f08:	f043 0204 	orr.w	r2, r3, #4
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	60da      	str	r2, [r3, #12]
}
 8010f10:	bf00      	nop
 8010f12:	370c      	adds	r7, #12
 8010f14:	46bd      	mov	sp, r7
 8010f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f1a:	4770      	bx	lr

08010f1c <LL_UCPD_SetTxMode>:
{
 8010f1c:	b480      	push	{r7}
 8010f1e:	b083      	sub	sp, #12
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
 8010f24:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	68db      	ldr	r3, [r3, #12]
 8010f2a:	f023 0203 	bic.w	r2, r3, #3
 8010f2e:	683b      	ldr	r3, [r7, #0]
 8010f30:	431a      	orrs	r2, r3
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	60da      	str	r2, [r3, #12]
}
 8010f36:	bf00      	nop
 8010f38:	370c      	adds	r7, #12
 8010f3a:	46bd      	mov	sp, r7
 8010f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f40:	4770      	bx	lr

08010f42 <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8010f42:	b480      	push	{r7}
 8010f44:	b083      	sub	sp, #12
 8010f46:	af00      	add	r7, sp, #0
 8010f48:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	601a      	str	r2, [r3, #0]
}
 8010f56:	bf00      	nop
 8010f58:	370c      	adds	r7, #12
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f60:	4770      	bx	lr

08010f62 <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 8010f62:	b480      	push	{r7}
 8010f64:	b083      	sub	sp, #12
 8010f66:	af00      	add	r7, sp, #0
 8010f68:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	601a      	str	r2, [r3, #0]
}
 8010f76:	bf00      	nop
 8010f78:	370c      	adds	r7, #12
 8010f7a:	46bd      	mov	sp, r7
 8010f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f80:	4770      	bx	lr

08010f82 <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 8010f82:	b480      	push	{r7}
 8010f84:	b083      	sub	sp, #12
 8010f86:	af00      	add	r7, sp, #0
 8010f88:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	601a      	str	r2, [r3, #0]
}
 8010f96:	bf00      	nop
 8010f98:	370c      	adds	r7, #12
 8010f9a:	46bd      	mov	sp, r7
 8010f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa0:	4770      	bx	lr

08010fa2 <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 8010fa2:	b480      	push	{r7}
 8010fa4:	b083      	sub	sp, #12
 8010fa6:	af00      	add	r7, sp, #0
 8010fa8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	601a      	str	r2, [r3, #0]
}
 8010fb6:	bf00      	nop
 8010fb8:	370c      	adds	r7, #12
 8010fba:	46bd      	mov	sp, r7
 8010fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc0:	4770      	bx	lr

08010fc2 <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 8010fc2:	b480      	push	{r7}
 8010fc4:	b083      	sub	sp, #12
 8010fc6:	af00      	add	r7, sp, #0
 8010fc8:	6078      	str	r0, [r7, #4]
 8010fca:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	683a      	ldr	r2, [r7, #0]
 8010fd0:	61da      	str	r2, [r3, #28]
}
 8010fd2:	bf00      	nop
 8010fd4:	370c      	adds	r7, #12
 8010fd6:	46bd      	mov	sp, r7
 8010fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fdc:	4770      	bx	lr

08010fde <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 8010fde:	b480      	push	{r7}
 8010fe0:	b083      	sub	sp, #12
 8010fe2:	af00      	add	r7, sp, #0
 8010fe4:	6078      	str	r0, [r7, #4]
 8010fe6:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	683a      	ldr	r2, [r7, #0]
 8010fec:	621a      	str	r2, [r3, #32]
}
 8010fee:	bf00      	nop
 8010ff0:	370c      	adds	r7, #12
 8010ff2:	46bd      	mov	sp, r7
 8010ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff8:	4770      	bx	lr

08010ffa <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 8010ffa:	b580      	push	{r7, lr}
 8010ffc:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8010ffe:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8011002:	f7ff fe37 	bl	8010c74 <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 8011006:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 801100a:	f7ff fe1b 	bl	8010c44 <LL_AHB1_GRP1_EnableClock>

}
 801100e:	bf00      	nop
 8011010:	bd80      	pop	{r7, pc}
	...

08011014 <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 8011014:	b580      	push	{r7, lr}
 8011016:	b084      	sub	sp, #16
 8011018:	af00      	add	r7, sp, #0
 801101a:	4603      	mov	r3, r0
 801101c:	71fb      	strb	r3, [r7, #7]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 801101e:	79fa      	ldrb	r2, [r7, #7]
 8011020:	4917      	ldr	r1, [pc, #92]	@ (8011080 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8011022:	4613      	mov	r3, r2
 8011024:	011b      	lsls	r3, r3, #4
 8011026:	1a9b      	subs	r3, r3, r2
 8011028:	009b      	lsls	r3, r3, #2
 801102a:	440b      	add	r3, r1
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	68db      	ldr	r3, [r3, #12]
 8011030:	f023 0307 	bic.w	r3, r3, #7
 8011034:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 8011036:	79fa      	ldrb	r2, [r7, #7]
 8011038:	4911      	ldr	r1, [pc, #68]	@ (8011080 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 801103a:	4613      	mov	r3, r2
 801103c:	011b      	lsls	r3, r3, #4
 801103e:	1a9b      	subs	r3, r3, r2
 8011040:	009b      	lsls	r3, r3, #2
 8011042:	440b      	add	r3, r1
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	4618      	mov	r0, r3
 8011048:	f7ff fe3c 	bl	8010cc4 <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 801104c:	79fa      	ldrb	r2, [r7, #7]
 801104e:	490c      	ldr	r1, [pc, #48]	@ (8011080 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8011050:	4613      	mov	r3, r2
 8011052:	011b      	lsls	r3, r3, #4
 8011054:	1a9b      	subs	r3, r3, r2
 8011056:	009b      	lsls	r3, r3, #2
 8011058:	440b      	add	r3, r1
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	4618      	mov	r0, r3
 801105e:	f7ff fe21 	bl	8010ca4 <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 8011062:	79fa      	ldrb	r2, [r7, #7]
 8011064:	4906      	ldr	r1, [pc, #24]	@ (8011080 <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8011066:	4613      	mov	r3, r2
 8011068:	011b      	lsls	r3, r3, #4
 801106a:	1a9b      	subs	r3, r3, r2
 801106c:	009b      	lsls	r3, r3, #2
 801106e:	440b      	add	r3, r1
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	68fa      	ldr	r2, [r7, #12]
 8011074:	60da      	str	r2, [r3, #12]
}
 8011076:	bf00      	nop
 8011078:	3710      	adds	r7, #16
 801107a:	46bd      	mov	sp, r7
 801107c:	bd80      	pop	{r7, pc}
 801107e:	bf00      	nop
 8011080:	20000528 	.word	0x20000528

08011084 <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 8011084:	b580      	push	{r7, lr}
 8011086:	b08a      	sub	sp, #40	@ 0x28
 8011088:	af00      	add	r7, sp, #0
 801108a:	60ba      	str	r2, [r7, #8]
 801108c:	607b      	str	r3, [r7, #4]
 801108e:	4603      	mov	r3, r0
 8011090:	73fb      	strb	r3, [r7, #15]
 8011092:	460b      	mov	r3, r1
 8011094:	73bb      	strb	r3, [r7, #14]
  USBPD_StatusTypeDef _status = USBPD_OK;
 8011096:	2300      	movs	r3, #0
 8011098:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 801109c:	7bbb      	ldrb	r3, [r7, #14]
 801109e:	2b05      	cmp	r3, #5
 80110a0:	d10b      	bne.n	80110ba <USBPD_HW_IF_SendBuffer+0x36>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 80110a2:	7bfa      	ldrb	r2, [r7, #15]
 80110a4:	4996      	ldr	r1, [pc, #600]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 80110a6:	4613      	mov	r3, r2
 80110a8:	011b      	lsls	r3, r3, #4
 80110aa:	1a9b      	subs	r3, r3, r2
 80110ac:	009b      	lsls	r3, r3, #2
 80110ae:	440b      	add	r3, r1
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	4618      	mov	r0, r3
 80110b4:	f7ff ff12 	bl	8010edc <LL_UCPD_SendHardReset>
 80110b8:	e11b      	b.n	80112f2 <USBPD_HW_IF_SendBuffer+0x26e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80110ba:	f3ef 8310 	mrs	r3, PRIMASK
 80110be:	61fb      	str	r3, [r7, #28]
  return(result);
 80110c0:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 80110c2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80110c4:	b672      	cpsid	i
}
 80110c6:	bf00      	nop

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 80110c8:	7bfa      	ldrb	r2, [r7, #15]
 80110ca:	498d      	ldr	r1, [pc, #564]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 80110cc:	4613      	mov	r3, r2
 80110ce:	011b      	lsls	r3, r3, #4
 80110d0:	1a9b      	subs	r3, r3, r2
 80110d2:	009b      	lsls	r3, r3, #2
 80110d4:	440b      	add	r3, r1
 80110d6:	3338      	adds	r3, #56	@ 0x38
 80110d8:	781b      	ldrb	r3, [r3, #0]
 80110da:	b2db      	uxtb	r3, r3
 80110dc:	2b01      	cmp	r3, #1
 80110de:	d00d      	beq.n	80110fc <USBPD_HW_IF_SendBuffer+0x78>
 80110e0:	7bfa      	ldrb	r2, [r7, #15]
 80110e2:	4987      	ldr	r1, [pc, #540]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 80110e4:	4613      	mov	r3, r2
 80110e6:	011b      	lsls	r3, r3, #4
 80110e8:	1a9b      	subs	r3, r3, r2
 80110ea:	009b      	lsls	r3, r3, #2
 80110ec:	440b      	add	r3, r1
 80110ee:	3304      	adds	r3, #4
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	f003 0301 	and.w	r3, r3, #1
 80110f8:	2b01      	cmp	r3, #1
 80110fa:	d109      	bne.n	8011110 <USBPD_HW_IF_SendBuffer+0x8c>
 80110fc:	6a3b      	ldr	r3, [r7, #32]
 80110fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011100:	69bb      	ldr	r3, [r7, #24]
 8011102:	f383 8810 	msr	PRIMASK, r3
}
 8011106:	bf00      	nop
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 8011108:	2302      	movs	r3, #2
 801110a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801110e:	e0f0      	b.n	80112f2 <USBPD_HW_IF_SendBuffer+0x26e>
 8011110:	6a3b      	ldr	r3, [r7, #32]
 8011112:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011114:	697b      	ldr	r3, [r7, #20]
 8011116:	f383 8810 	msr	PRIMASK, r3
}
 801111a:	bf00      	nop
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 801111c:	7bbb      	ldrb	r3, [r7, #14]
 801111e:	2b07      	cmp	r3, #7
 8011120:	d877      	bhi.n	8011212 <USBPD_HW_IF_SendBuffer+0x18e>
 8011122:	a201      	add	r2, pc, #4	@ (adr r2, 8011128 <USBPD_HW_IF_SendBuffer+0xa4>)
 8011124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011128:	08011149 	.word	0x08011149
 801112c:	0801117b 	.word	0x0801117b
 8011130:	080111ad 	.word	0x080111ad
 8011134:	08011213 	.word	0x08011213
 8011138:	08011213 	.word	0x08011213
 801113c:	08011213 	.word	0x08011213
 8011140:	080111df 	.word	0x080111df
 8011144:	080111f9 	.word	0x080111f9
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 8011148:	7bfa      	ldrb	r2, [r7, #15]
 801114a:	496d      	ldr	r1, [pc, #436]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 801114c:	4613      	mov	r3, r2
 801114e:	011b      	lsls	r3, r3, #4
 8011150:	1a9b      	subs	r3, r3, r2
 8011152:	009b      	lsls	r3, r3, #2
 8011154:	440b      	add	r3, r1
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	496a      	ldr	r1, [pc, #424]	@ (8011304 <USBPD_HW_IF_SendBuffer+0x280>)
 801115a:	4618      	mov	r0, r3
 801115c:	f7ff ff31 	bl	8010fc2 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8011160:	7bfa      	ldrb	r2, [r7, #15]
 8011162:	4967      	ldr	r1, [pc, #412]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 8011164:	4613      	mov	r3, r2
 8011166:	011b      	lsls	r3, r3, #4
 8011168:	1a9b      	subs	r3, r3, r2
 801116a:	009b      	lsls	r3, r3, #2
 801116c:	440b      	add	r3, r1
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	2100      	movs	r1, #0
 8011172:	4618      	mov	r0, r3
 8011174:	f7ff fed2 	bl	8010f1c <LL_UCPD_SetTxMode>
          break;
 8011178:	e04f      	b.n	801121a <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 801117a:	7bfa      	ldrb	r2, [r7, #15]
 801117c:	4960      	ldr	r1, [pc, #384]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 801117e:	4613      	mov	r3, r2
 8011180:	011b      	lsls	r3, r3, #4
 8011182:	1a9b      	subs	r3, r3, r2
 8011184:	009b      	lsls	r3, r3, #2
 8011186:	440b      	add	r3, r1
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	495f      	ldr	r1, [pc, #380]	@ (8011308 <USBPD_HW_IF_SendBuffer+0x284>)
 801118c:	4618      	mov	r0, r3
 801118e:	f7ff ff18 	bl	8010fc2 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8011192:	7bfa      	ldrb	r2, [r7, #15]
 8011194:	495a      	ldr	r1, [pc, #360]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 8011196:	4613      	mov	r3, r2
 8011198:	011b      	lsls	r3, r3, #4
 801119a:	1a9b      	subs	r3, r3, r2
 801119c:	009b      	lsls	r3, r3, #2
 801119e:	440b      	add	r3, r1
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	2100      	movs	r1, #0
 80111a4:	4618      	mov	r0, r3
 80111a6:	f7ff feb9 	bl	8010f1c <LL_UCPD_SetTxMode>
          break;
 80111aa:	e036      	b.n	801121a <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 80111ac:	7bfa      	ldrb	r2, [r7, #15]
 80111ae:	4954      	ldr	r1, [pc, #336]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 80111b0:	4613      	mov	r3, r2
 80111b2:	011b      	lsls	r3, r3, #4
 80111b4:	1a9b      	subs	r3, r3, r2
 80111b6:	009b      	lsls	r3, r3, #2
 80111b8:	440b      	add	r3, r1
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	4953      	ldr	r1, [pc, #332]	@ (801130c <USBPD_HW_IF_SendBuffer+0x288>)
 80111be:	4618      	mov	r0, r3
 80111c0:	f7ff feff 	bl	8010fc2 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 80111c4:	7bfa      	ldrb	r2, [r7, #15]
 80111c6:	494e      	ldr	r1, [pc, #312]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 80111c8:	4613      	mov	r3, r2
 80111ca:	011b      	lsls	r3, r3, #4
 80111cc:	1a9b      	subs	r3, r3, r2
 80111ce:	009b      	lsls	r3, r3, #2
 80111d0:	440b      	add	r3, r1
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	2100      	movs	r1, #0
 80111d6:	4618      	mov	r0, r3
 80111d8:	f7ff fea0 	bl	8010f1c <LL_UCPD_SetTxMode>
          break;
 80111dc:	e01d      	b.n	801121a <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 80111de:	7bfa      	ldrb	r2, [r7, #15]
 80111e0:	4947      	ldr	r1, [pc, #284]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 80111e2:	4613      	mov	r3, r2
 80111e4:	011b      	lsls	r3, r3, #4
 80111e6:	1a9b      	subs	r3, r3, r2
 80111e8:	009b      	lsls	r3, r3, #2
 80111ea:	440b      	add	r3, r1
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	2101      	movs	r1, #1
 80111f0:	4618      	mov	r0, r3
 80111f2:	f7ff fe93 	bl	8010f1c <LL_UCPD_SetTxMode>
          break;
 80111f6:	e010      	b.n	801121a <USBPD_HW_IF_SendBuffer+0x196>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 80111f8:	7bfa      	ldrb	r2, [r7, #15]
 80111fa:	4941      	ldr	r1, [pc, #260]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 80111fc:	4613      	mov	r3, r2
 80111fe:	011b      	lsls	r3, r3, #4
 8011200:	1a9b      	subs	r3, r3, r2
 8011202:	009b      	lsls	r3, r3, #2
 8011204:	440b      	add	r3, r1
 8011206:	681b      	ldr	r3, [r3, #0]
 8011208:	2102      	movs	r1, #2
 801120a:	4618      	mov	r0, r3
 801120c:	f7ff fe86 	bl	8010f1c <LL_UCPD_SetTxMode>
          break;
 8011210:	e003      	b.n	801121a <USBPD_HW_IF_SendBuffer+0x196>
        }
        default :
          _status = USBPD_ERROR;
 8011212:	2302      	movs	r3, #2
 8011214:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          break;
 8011218:	bf00      	nop
      }

      if (USBPD_OK == _status)
 801121a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801121e:	2b00      	cmp	r3, #0
 8011220:	d167      	bne.n	80112f2 <USBPD_HW_IF_SendBuffer+0x26e>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8011222:	7bfa      	ldrb	r2, [r7, #15]
 8011224:	4936      	ldr	r1, [pc, #216]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 8011226:	4613      	mov	r3, r2
 8011228:	011b      	lsls	r3, r3, #4
 801122a:	1a9b      	subs	r3, r3, r2
 801122c:	009b      	lsls	r3, r3, #2
 801122e:	440b      	add	r3, r1
 8011230:	3304      	adds	r3, #4
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	6819      	ldr	r1, [r3, #0]
 8011236:	7bfa      	ldrb	r2, [r7, #15]
 8011238:	4831      	ldr	r0, [pc, #196]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 801123a:	4613      	mov	r3, r2
 801123c:	011b      	lsls	r3, r3, #4
 801123e:	1a9b      	subs	r3, r3, r2
 8011240:	009b      	lsls	r3, r3, #2
 8011242:	4403      	add	r3, r0
 8011244:	3304      	adds	r3, #4
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	f021 0201 	bic.w	r2, r1, #1
 801124c:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 801124e:	bf00      	nop
 8011250:	7bfa      	ldrb	r2, [r7, #15]
 8011252:	492b      	ldr	r1, [pc, #172]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 8011254:	4613      	mov	r3, r2
 8011256:	011b      	lsls	r3, r3, #4
 8011258:	1a9b      	subs	r3, r3, r2
 801125a:	009b      	lsls	r3, r3, #2
 801125c:	440b      	add	r3, r1
 801125e:	3304      	adds	r3, #4
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	f003 0301 	and.w	r3, r3, #1
 8011268:	2b01      	cmp	r3, #1
 801126a:	d0f1      	beq.n	8011250 <USBPD_HW_IF_SendBuffer+0x1cc>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 801126c:	7bfa      	ldrb	r2, [r7, #15]
 801126e:	4924      	ldr	r1, [pc, #144]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 8011270:	4613      	mov	r3, r2
 8011272:	011b      	lsls	r3, r3, #4
 8011274:	1a9b      	subs	r3, r3, r2
 8011276:	009b      	lsls	r3, r3, #2
 8011278:	440b      	add	r3, r1
 801127a:	3304      	adds	r3, #4
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	68ba      	ldr	r2, [r7, #8]
 8011280:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 8011282:	7bfa      	ldrb	r2, [r7, #15]
 8011284:	491e      	ldr	r1, [pc, #120]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 8011286:	4613      	mov	r3, r2
 8011288:	011b      	lsls	r3, r3, #4
 801128a:	1a9b      	subs	r3, r3, r2
 801128c:	009b      	lsls	r3, r3, #2
 801128e:	440b      	add	r3, r1
 8011290:	3304      	adds	r3, #4
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	687a      	ldr	r2, [r7, #4]
 8011296:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8011298:	7bfa      	ldrb	r2, [r7, #15]
 801129a:	4919      	ldr	r1, [pc, #100]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 801129c:	4613      	mov	r3, r2
 801129e:	011b      	lsls	r3, r3, #4
 80112a0:	1a9b      	subs	r3, r3, r2
 80112a2:	009b      	lsls	r3, r3, #2
 80112a4:	440b      	add	r3, r1
 80112a6:	3304      	adds	r3, #4
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	6819      	ldr	r1, [r3, #0]
 80112ac:	7bfa      	ldrb	r2, [r7, #15]
 80112ae:	4814      	ldr	r0, [pc, #80]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 80112b0:	4613      	mov	r3, r2
 80112b2:	011b      	lsls	r3, r3, #4
 80112b4:	1a9b      	subs	r3, r3, r2
 80112b6:	009b      	lsls	r3, r3, #2
 80112b8:	4403      	add	r3, r0
 80112ba:	3304      	adds	r3, #4
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	f041 0201 	orr.w	r2, r1, #1
 80112c2:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 80112c4:	7bfa      	ldrb	r2, [r7, #15]
 80112c6:	490e      	ldr	r1, [pc, #56]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 80112c8:	4613      	mov	r3, r2
 80112ca:	011b      	lsls	r3, r3, #4
 80112cc:	1a9b      	subs	r3, r3, r2
 80112ce:	009b      	lsls	r3, r3, #2
 80112d0:	440b      	add	r3, r1
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	6879      	ldr	r1, [r7, #4]
 80112d6:	4618      	mov	r0, r3
 80112d8:	f7ff fe81 	bl	8010fde <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 80112dc:	7bfa      	ldrb	r2, [r7, #15]
 80112de:	4908      	ldr	r1, [pc, #32]	@ (8011300 <USBPD_HW_IF_SendBuffer+0x27c>)
 80112e0:	4613      	mov	r3, r2
 80112e2:	011b      	lsls	r3, r3, #4
 80112e4:	1a9b      	subs	r3, r3, r2
 80112e6:	009b      	lsls	r3, r3, #2
 80112e8:	440b      	add	r3, r1
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	4618      	mov	r0, r3
 80112ee:	f7ff fe05 	bl	8010efc <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 80112f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80112f6:	4618      	mov	r0, r3
 80112f8:	3728      	adds	r7, #40	@ 0x28
 80112fa:	46bd      	mov	sp, r7
 80112fc:	bd80      	pop	{r7, pc}
 80112fe:	bf00      	nop
 8011300:	20000528 	.word	0x20000528
 8011304:	0008e318 	.word	0x0008e318
 8011308:	00031b18 	.word	0x00031b18
 801130c:	000360d8 	.word	0x000360d8

08011310 <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 8011310:	b580      	push	{r7, lr}
 8011312:	b082      	sub	sp, #8
 8011314:	af00      	add	r7, sp, #0
 8011316:	4603      	mov	r3, r0
 8011318:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 801131a:	79fa      	ldrb	r2, [r7, #7]
 801131c:	490c      	ldr	r1, [pc, #48]	@ (8011350 <USBPD_HW_IF_Send_BIST_Pattern+0x40>)
 801131e:	4613      	mov	r3, r2
 8011320:	011b      	lsls	r3, r3, #4
 8011322:	1a9b      	subs	r3, r3, r2
 8011324:	009b      	lsls	r3, r3, #2
 8011326:	440b      	add	r3, r1
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	2102      	movs	r1, #2
 801132c:	4618      	mov	r0, r3
 801132e:	f7ff fdf5 	bl	8010f1c <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8011332:	79fa      	ldrb	r2, [r7, #7]
 8011334:	4906      	ldr	r1, [pc, #24]	@ (8011350 <USBPD_HW_IF_Send_BIST_Pattern+0x40>)
 8011336:	4613      	mov	r3, r2
 8011338:	011b      	lsls	r3, r3, #4
 801133a:	1a9b      	subs	r3, r3, r2
 801133c:	009b      	lsls	r3, r3, #2
 801133e:	440b      	add	r3, r1
 8011340:	681b      	ldr	r3, [r3, #0]
 8011342:	4618      	mov	r0, r3
 8011344:	f7ff fdda 	bl	8010efc <LL_UCPD_SendMessage>
}
 8011348:	bf00      	nop
 801134a:	3708      	adds	r7, #8
 801134c:	46bd      	mov	sp, r7
 801134e:	bd80      	pop	{r7, pc}
 8011350:	20000528 	.word	0x20000528

08011354 <USBPDM1_AssertRp>:
  * @brief  Assert Rp resistors
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_AssertRp(uint8_t PortNum)
{
 8011354:	b580      	push	{r7, lr}
 8011356:	b082      	sub	sp, #8
 8011358:	af00      	add	r7, sp, #0
 801135a:	4603      	mov	r3, r0
 801135c:	71fb      	strb	r3, [r7, #7]
  switch (Ports[PortNum].params->RpResistor)
 801135e:	79fa      	ldrb	r2, [r7, #7]
 8011360:	4946      	ldr	r1, [pc, #280]	@ (801147c <USBPDM1_AssertRp+0x128>)
 8011362:	4613      	mov	r3, r2
 8011364:	011b      	lsls	r3, r3, #4
 8011366:	1a9b      	subs	r3, r3, r2
 8011368:	009b      	lsls	r3, r3, #2
 801136a:	440b      	add	r3, r1
 801136c:	3310      	adds	r3, #16
 801136e:	681b      	ldr	r3, [r3, #0]
 8011370:	789b      	ldrb	r3, [r3, #2]
 8011372:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8011376:	b2db      	uxtb	r3, r3
 8011378:	2b02      	cmp	r3, #2
 801137a:	d021      	beq.n	80113c0 <USBPDM1_AssertRp+0x6c>
 801137c:	2b02      	cmp	r3, #2
 801137e:	dc2d      	bgt.n	80113dc <USBPDM1_AssertRp+0x88>
 8011380:	2b00      	cmp	r3, #0
 8011382:	d002      	beq.n	801138a <USBPDM1_AssertRp+0x36>
 8011384:	2b01      	cmp	r3, #1
 8011386:	d00d      	beq.n	80113a4 <USBPDM1_AssertRp+0x50>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 8011388:	e028      	b.n	80113dc <USBPDM1_AssertRp+0x88>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 801138a:	79fa      	ldrb	r2, [r7, #7]
 801138c:	493b      	ldr	r1, [pc, #236]	@ (801147c <USBPDM1_AssertRp+0x128>)
 801138e:	4613      	mov	r3, r2
 8011390:	011b      	lsls	r3, r3, #4
 8011392:	1a9b      	subs	r3, r3, r2
 8011394:	009b      	lsls	r3, r3, #2
 8011396:	440b      	add	r3, r1
 8011398:	681b      	ldr	r3, [r3, #0]
 801139a:	2180      	movs	r1, #128	@ 0x80
 801139c:	4618      	mov	r0, r3
 801139e:	f7ff fd44 	bl	8010e2a <LL_UCPD_SetRpResistor>
      break;
 80113a2:	e01c      	b.n	80113de <USBPDM1_AssertRp+0x8a>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 80113a4:	79fa      	ldrb	r2, [r7, #7]
 80113a6:	4935      	ldr	r1, [pc, #212]	@ (801147c <USBPDM1_AssertRp+0x128>)
 80113a8:	4613      	mov	r3, r2
 80113aa:	011b      	lsls	r3, r3, #4
 80113ac:	1a9b      	subs	r3, r3, r2
 80113ae:	009b      	lsls	r3, r3, #2
 80113b0:	440b      	add	r3, r1
 80113b2:	681b      	ldr	r3, [r3, #0]
 80113b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80113b8:	4618      	mov	r0, r3
 80113ba:	f7ff fd36 	bl	8010e2a <LL_UCPD_SetRpResistor>
      break;
 80113be:	e00e      	b.n	80113de <USBPDM1_AssertRp+0x8a>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 80113c0:	79fa      	ldrb	r2, [r7, #7]
 80113c2:	492e      	ldr	r1, [pc, #184]	@ (801147c <USBPDM1_AssertRp+0x128>)
 80113c4:	4613      	mov	r3, r2
 80113c6:	011b      	lsls	r3, r3, #4
 80113c8:	1a9b      	subs	r3, r3, r2
 80113ca:	009b      	lsls	r3, r3, #2
 80113cc:	440b      	add	r3, r1
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80113d4:	4618      	mov	r0, r3
 80113d6:	f7ff fd28 	bl	8010e2a <LL_UCPD_SetRpResistor>
      break;
 80113da:	e000      	b.n	80113de <USBPDM1_AssertRp+0x8a>
      break;
 80113dc:	bf00      	nop
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 80113de:	79fa      	ldrb	r2, [r7, #7]
 80113e0:	4926      	ldr	r1, [pc, #152]	@ (801147c <USBPDM1_AssertRp+0x128>)
 80113e2:	4613      	mov	r3, r2
 80113e4:	011b      	lsls	r3, r3, #4
 80113e6:	1a9b      	subs	r3, r3, r2
 80113e8:	009b      	lsls	r3, r3, #2
 80113ea:	440b      	add	r3, r1
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	2100      	movs	r1, #0
 80113f0:	4618      	mov	r0, r3
 80113f2:	f7ff fce7 	bl	8010dc4 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 80113f6:	79fa      	ldrb	r2, [r7, #7]
 80113f8:	4920      	ldr	r1, [pc, #128]	@ (801147c <USBPDM1_AssertRp+0x128>)
 80113fa:	4613      	mov	r3, r2
 80113fc:	011b      	lsls	r3, r3, #4
 80113fe:	1a9b      	subs	r3, r3, r2
 8011400:	009b      	lsls	r3, r3, #2
 8011402:	440b      	add	r3, r1
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	4618      	mov	r0, r3
 8011408:	f7ff fcff 	bl	8010e0a <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 801140c:	79fa      	ldrb	r2, [r7, #7]
 801140e:	491b      	ldr	r1, [pc, #108]	@ (801147c <USBPDM1_AssertRp+0x128>)
 8011410:	4613      	mov	r3, r2
 8011412:	011b      	lsls	r3, r3, #4
 8011414:	1a9b      	subs	r3, r3, r2
 8011416:	009b      	lsls	r3, r3, #2
 8011418:	440b      	add	r3, r1
 801141a:	3334      	adds	r3, #52	@ 0x34
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	2b00      	cmp	r3, #0
 8011420:	d10d      	bne.n	801143e <USBPDM1_AssertRp+0xea>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8011422:	79fa      	ldrb	r2, [r7, #7]
 8011424:	4915      	ldr	r1, [pc, #84]	@ (801147c <USBPDM1_AssertRp+0x128>)
 8011426:	4613      	mov	r3, r2
 8011428:	011b      	lsls	r3, r3, #4
 801142a:	1a9b      	subs	r3, r3, r2
 801142c:	009b      	lsls	r3, r3, #2
 801142e:	440b      	add	r3, r1
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8011436:	4618      	mov	r0, r3
 8011438:	f7ff fcc4 	bl	8010dc4 <LL_UCPD_SetccEnable>
  }

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 801143c:	e01a      	b.n	8011474 <USBPDM1_AssertRp+0x120>
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 801143e:	79fa      	ldrb	r2, [r7, #7]
 8011440:	490e      	ldr	r1, [pc, #56]	@ (801147c <USBPDM1_AssertRp+0x128>)
 8011442:	4613      	mov	r3, r2
 8011444:	011b      	lsls	r3, r3, #4
 8011446:	1a9b      	subs	r3, r3, r2
 8011448:	009b      	lsls	r3, r3, #2
 801144a:	440b      	add	r3, r1
 801144c:	6818      	ldr	r0, [r3, #0]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 801144e:	79fa      	ldrb	r2, [r7, #7]
 8011450:	490a      	ldr	r1, [pc, #40]	@ (801147c <USBPDM1_AssertRp+0x128>)
 8011452:	4613      	mov	r3, r2
 8011454:	011b      	lsls	r3, r3, #4
 8011456:	1a9b      	subs	r3, r3, r2
 8011458:	009b      	lsls	r3, r3, #2
 801145a:	440b      	add	r3, r1
 801145c:	3334      	adds	r3, #52	@ 0x34
 801145e:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8011460:	2b01      	cmp	r3, #1
 8011462:	d102      	bne.n	801146a <USBPDM1_AssertRp+0x116>
 8011464:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011468:	e001      	b.n	801146e <USBPDM1_AssertRp+0x11a>
 801146a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801146e:	4619      	mov	r1, r3
 8011470:	f7ff fca8 	bl	8010dc4 <LL_UCPD_SetccEnable>
}
 8011474:	bf00      	nop
 8011476:	3708      	adds	r7, #8
 8011478:	46bd      	mov	sp, r7
 801147a:	bd80      	pop	{r7, pc}
 801147c:	20000528 	.word	0x20000528

08011480 <USBPDM1_DeAssertRp>:
  * @brief  De-assert Rp resistors
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 8011480:	b480      	push	{r7}
 8011482:	b083      	sub	sp, #12
 8011484:	af00      	add	r7, sp, #0
 8011486:	4603      	mov	r3, r0
 8011488:	71fb      	strb	r3, [r7, #7]
  /* Not needed on STM32G4xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 801148a:	bf00      	nop
 801148c:	370c      	adds	r7, #12
 801148e:	46bd      	mov	sp, r7
 8011490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011494:	4770      	bx	lr
	...

08011498 <USBPDM1_AssertRd>:
  * @brief  Assert Rd resistors
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_AssertRd(uint8_t PortNum)
{
 8011498:	b580      	push	{r7, lr}
 801149a:	b082      	sub	sp, #8
 801149c:	af00      	add	r7, sp, #0
 801149e:	4603      	mov	r3, r0
 80114a0:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 80114a2:	79fa      	ldrb	r2, [r7, #7]
 80114a4:	493e      	ldr	r1, [pc, #248]	@ (80115a0 <USBPDM1_AssertRd+0x108>)
 80114a6:	4613      	mov	r3, r2
 80114a8:	011b      	lsls	r3, r3, #4
 80114aa:	1a9b      	subs	r3, r3, r2
 80114ac:	009b      	lsls	r3, r3, #2
 80114ae:	440b      	add	r3, r1
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	4618      	mov	r0, r3
 80114b4:	f7ff fc26 	bl	8010d04 <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 80114b8:	79fa      	ldrb	r2, [r7, #7]
 80114ba:	4939      	ldr	r1, [pc, #228]	@ (80115a0 <USBPDM1_AssertRd+0x108>)
 80114bc:	4613      	mov	r3, r2
 80114be:	011b      	lsls	r3, r3, #4
 80114c0:	1a9b      	subs	r3, r3, r2
 80114c2:	009b      	lsls	r3, r3, #2
 80114c4:	440b      	add	r3, r1
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	4618      	mov	r0, r3
 80114ca:	f7ff fc3b 	bl	8010d44 <LL_UCPD_TypeCDetectionCC1Disable>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 80114ce:	79fa      	ldrb	r2, [r7, #7]
 80114d0:	4933      	ldr	r1, [pc, #204]	@ (80115a0 <USBPDM1_AssertRd+0x108>)
 80114d2:	4613      	mov	r3, r2
 80114d4:	011b      	lsls	r3, r3, #4
 80114d6:	1a9b      	subs	r3, r3, r2
 80114d8:	009b      	lsls	r3, r3, #2
 80114da:	440b      	add	r3, r1
 80114dc:	681b      	ldr	r3, [r3, #0]
 80114de:	2100      	movs	r1, #0
 80114e0:	4618      	mov	r0, r3
 80114e2:	f7ff fc6f 	bl	8010dc4 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 80114e6:	79fa      	ldrb	r2, [r7, #7]
 80114e8:	492d      	ldr	r1, [pc, #180]	@ (80115a0 <USBPDM1_AssertRd+0x108>)
 80114ea:	4613      	mov	r3, r2
 80114ec:	011b      	lsls	r3, r3, #4
 80114ee:	1a9b      	subs	r3, r3, r2
 80114f0:	009b      	lsls	r3, r3, #2
 80114f2:	440b      	add	r3, r1
 80114f4:	681b      	ldr	r3, [r3, #0]
 80114f6:	4618      	mov	r0, r3
 80114f8:	f7ff fc77 	bl	8010dea <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 80114fc:	79fa      	ldrb	r2, [r7, #7]
 80114fe:	4928      	ldr	r1, [pc, #160]	@ (80115a0 <USBPDM1_AssertRd+0x108>)
 8011500:	4613      	mov	r3, r2
 8011502:	011b      	lsls	r3, r3, #4
 8011504:	1a9b      	subs	r3, r3, r2
 8011506:	009b      	lsls	r3, r3, #2
 8011508:	440b      	add	r3, r1
 801150a:	3334      	adds	r3, #52	@ 0x34
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	2b00      	cmp	r3, #0
 8011510:	d10d      	bne.n	801152e <USBPDM1_AssertRd+0x96>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8011512:	79fa      	ldrb	r2, [r7, #7]
 8011514:	4922      	ldr	r1, [pc, #136]	@ (80115a0 <USBPDM1_AssertRd+0x108>)
 8011516:	4613      	mov	r3, r2
 8011518:	011b      	lsls	r3, r3, #4
 801151a:	1a9b      	subs	r3, r3, r2
 801151c:	009b      	lsls	r3, r3, #2
 801151e:	440b      	add	r3, r1
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8011526:	4618      	mov	r0, r3
 8011528:	f7ff fc4c 	bl	8010dc4 <LL_UCPD_SetccEnable>
 801152c:	e01a      	b.n	8011564 <USBPDM1_AssertRd+0xcc>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 801152e:	79fa      	ldrb	r2, [r7, #7]
 8011530:	491b      	ldr	r1, [pc, #108]	@ (80115a0 <USBPDM1_AssertRd+0x108>)
 8011532:	4613      	mov	r3, r2
 8011534:	011b      	lsls	r3, r3, #4
 8011536:	1a9b      	subs	r3, r3, r2
 8011538:	009b      	lsls	r3, r3, #2
 801153a:	440b      	add	r3, r1
 801153c:	6818      	ldr	r0, [r3, #0]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 801153e:	79fa      	ldrb	r2, [r7, #7]
 8011540:	4917      	ldr	r1, [pc, #92]	@ (80115a0 <USBPDM1_AssertRd+0x108>)
 8011542:	4613      	mov	r3, r2
 8011544:	011b      	lsls	r3, r3, #4
 8011546:	1a9b      	subs	r3, r3, r2
 8011548:	009b      	lsls	r3, r3, #2
 801154a:	440b      	add	r3, r1
 801154c:	3334      	adds	r3, #52	@ 0x34
 801154e:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8011550:	2b01      	cmp	r3, #1
 8011552:	d102      	bne.n	801155a <USBPDM1_AssertRd+0xc2>
 8011554:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011558:	e001      	b.n	801155e <USBPDM1_AssertRd+0xc6>
 801155a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801155e:	4619      	mov	r1, r3
 8011560:	f7ff fc30 	bl	8010dc4 <LL_UCPD_SetccEnable>
  }

  HAL_Delay(1);
 8011564:	2001      	movs	r0, #1
 8011566:	f7f5 fb4b 	bl	8006c00 <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 801156a:	79fa      	ldrb	r2, [r7, #7]
 801156c:	490c      	ldr	r1, [pc, #48]	@ (80115a0 <USBPDM1_AssertRd+0x108>)
 801156e:	4613      	mov	r3, r2
 8011570:	011b      	lsls	r3, r3, #4
 8011572:	1a9b      	subs	r3, r3, r2
 8011574:	009b      	lsls	r3, r3, #2
 8011576:	440b      	add	r3, r1
 8011578:	681b      	ldr	r3, [r3, #0]
 801157a:	4618      	mov	r0, r3
 801157c:	f7ff fbb2 	bl	8010ce4 <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 8011580:	79fa      	ldrb	r2, [r7, #7]
 8011582:	4907      	ldr	r1, [pc, #28]	@ (80115a0 <USBPDM1_AssertRd+0x108>)
 8011584:	4613      	mov	r3, r2
 8011586:	011b      	lsls	r3, r3, #4
 8011588:	1a9b      	subs	r3, r3, r2
 801158a:	009b      	lsls	r3, r3, #2
 801158c:	440b      	add	r3, r1
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	4618      	mov	r0, r3
 8011592:	f7ff fbc7 	bl	8010d24 <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 8011596:	bf00      	nop
 8011598:	3708      	adds	r7, #8
 801159a:	46bd      	mov	sp, r7
 801159c:	bd80      	pop	{r7, pc}
 801159e:	bf00      	nop
 80115a0:	20000528 	.word	0x20000528

080115a4 <USBPDM1_DeAssertRd>:
  * @brief  Assert Rd resistors
  * @param  PortNum Port
  * @retval none
  */
void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 80115a4:	b480      	push	{r7}
 80115a6:	b083      	sub	sp, #12
 80115a8:	af00      	add	r7, sp, #0
 80115aa:	4603      	mov	r3, r0
 80115ac:	71fb      	strb	r3, [r7, #7]
  /* Not needed on STM32G4xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 80115ae:	bf00      	nop
 80115b0:	370c      	adds	r7, #12
 80115b2:	46bd      	mov	sp, r7
 80115b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b8:	4770      	bx	lr
	...

080115bc <USBPDM1_EnterErrorRecovery>:
  * @brief  Enter error recovery
  * @param  PortNum Port
  * @retval None
  */
void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 80115bc:	b580      	push	{r7, lr}
 80115be:	b082      	sub	sp, #8
 80115c0:	af00      	add	r7, sp, #0
 80115c2:	4603      	mov	r3, r0
 80115c4:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 80115c6:	79fa      	ldrb	r2, [r7, #7]
 80115c8:	491f      	ldr	r1, [pc, #124]	@ (8011648 <USBPDM1_EnterErrorRecovery+0x8c>)
 80115ca:	4613      	mov	r3, r2
 80115cc:	011b      	lsls	r3, r3, #4
 80115ce:	1a9b      	subs	r3, r3, r2
 80115d0:	009b      	lsls	r3, r3, #2
 80115d2:	440b      	add	r3, r1
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	4618      	mov	r0, r3
 80115d8:	f7ff fc17 	bl	8010e0a <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 80115dc:	79fa      	ldrb	r2, [r7, #7]
 80115de:	491a      	ldr	r1, [pc, #104]	@ (8011648 <USBPDM1_EnterErrorRecovery+0x8c>)
 80115e0:	4613      	mov	r3, r2
 80115e2:	011b      	lsls	r3, r3, #4
 80115e4:	1a9b      	subs	r3, r3, r2
 80115e6:	009b      	lsls	r3, r3, #2
 80115e8:	440b      	add	r3, r1
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	2100      	movs	r1, #0
 80115ee:	4618      	mov	r0, r3
 80115f0:	f7ff fc1b 	bl	8010e2a <LL_UCPD_SetRpResistor>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 80115f4:	79fa      	ldrb	r2, [r7, #7]
 80115f6:	4914      	ldr	r1, [pc, #80]	@ (8011648 <USBPDM1_EnterErrorRecovery+0x8c>)
 80115f8:	4613      	mov	r3, r2
 80115fa:	011b      	lsls	r3, r3, #4
 80115fc:	1a9b      	subs	r3, r3, r2
 80115fe:	009b      	lsls	r3, r3, #2
 8011600:	440b      	add	r3, r1
 8011602:	681b      	ldr	r3, [r3, #0]
 8011604:	4618      	mov	r0, r3
 8011606:	f7ff fc46 	bl	8010e96 <LL_UCPD_RxDisable>

#if !defined(USBPDCORE_LIB_NO_PD)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 801160a:	79fa      	ldrb	r2, [r7, #7]
 801160c:	490e      	ldr	r1, [pc, #56]	@ (8011648 <USBPDM1_EnterErrorRecovery+0x8c>)
 801160e:	4613      	mov	r3, r2
 8011610:	011b      	lsls	r3, r3, #4
 8011612:	1a9b      	subs	r3, r3, r2
 8011614:	009b      	lsls	r3, r3, #2
 8011616:	440b      	add	r3, r1
 8011618:	330c      	adds	r3, #12
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	7a1b      	ldrb	r3, [r3, #8]
 801161e:	f003 0302 	and.w	r3, r3, #2
 8011622:	b2db      	uxtb	r3, r3
 8011624:	2b00      	cmp	r3, #0
 8011626:	d00a      	beq.n	801163e <USBPDM1_EnterErrorRecovery+0x82>
  {
    /* Set GPIO to disallow the FRS RX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8011628:	79fa      	ldrb	r2, [r7, #7]
 801162a:	4907      	ldr	r1, [pc, #28]	@ (8011648 <USBPDM1_EnterErrorRecovery+0x8c>)
 801162c:	4613      	mov	r3, r2
 801162e:	011b      	lsls	r3, r3, #4
 8011630:	1a9b      	subs	r3, r3, r2
 8011632:	009b      	lsls	r3, r3, #2
 8011634:	440b      	add	r3, r1
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	4618      	mov	r0, r3
 801163a:	f7ff fbb3 	bl	8010da4 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPDCORE_LIB_NO_PD */
}
 801163e:	bf00      	nop
 8011640:	3708      	adds	r7, #8
 8011642:	46bd      	mov	sp, r7
 8011644:	bd80      	pop	{r7, pc}
 8011646:	bf00      	nop
 8011648:	20000528 	.word	0x20000528

0801164c <USBPD_HW_IF_EnableRX>:
  * @brief  Enable RX
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 801164c:	b580      	push	{r7, lr}
 801164e:	b082      	sub	sp, #8
 8011650:	af00      	add	r7, sp, #0
 8011652:	4603      	mov	r3, r0
 8011654:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 8011656:	79fa      	ldrb	r2, [r7, #7]
 8011658:	4906      	ldr	r1, [pc, #24]	@ (8011674 <USBPD_HW_IF_EnableRX+0x28>)
 801165a:	4613      	mov	r3, r2
 801165c:	011b      	lsls	r3, r3, #4
 801165e:	1a9b      	subs	r3, r3, r2
 8011660:	009b      	lsls	r3, r3, #2
 8011662:	440b      	add	r3, r1
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	4618      	mov	r0, r3
 8011668:	f7ff fc05 	bl	8010e76 <LL_UCPD_RxEnable>
}
 801166c:	bf00      	nop
 801166e:	3708      	adds	r7, #8
 8011670:	46bd      	mov	sp, r7
 8011672:	bd80      	pop	{r7, pc}
 8011674:	20000528 	.word	0x20000528

08011678 <USBPD_HW_IF_DisableRX>:
  * @brief  Disable RX
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 8011678:	b580      	push	{r7, lr}
 801167a:	b082      	sub	sp, #8
 801167c:	af00      	add	r7, sp, #0
 801167e:	4603      	mov	r3, r0
 8011680:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8011682:	79fa      	ldrb	r2, [r7, #7]
 8011684:	4906      	ldr	r1, [pc, #24]	@ (80116a0 <USBPD_HW_IF_DisableRX+0x28>)
 8011686:	4613      	mov	r3, r2
 8011688:	011b      	lsls	r3, r3, #4
 801168a:	1a9b      	subs	r3, r3, r2
 801168c:	009b      	lsls	r3, r3, #2
 801168e:	440b      	add	r3, r1
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	4618      	mov	r0, r3
 8011694:	f7ff fbff 	bl	8010e96 <LL_UCPD_RxDisable>
}
 8011698:	bf00      	nop
 801169a:	3708      	adds	r7, #8
 801169c:	46bd      	mov	sp, r7
 801169e:	bd80      	pop	{r7, pc}
 80116a0:	20000528 	.word	0x20000528

080116a4 <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 80116a4:	b590      	push	{r4, r7, lr}
 80116a6:	b085      	sub	sp, #20
 80116a8:	af00      	add	r7, sp, #0
 80116aa:	4603      	mov	r3, r0
 80116ac:	6039      	str	r1, [r7, #0]
 80116ae:	71fb      	strb	r3, [r7, #7]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 80116b0:	f000 fc4e 	bl	8011f50 <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 80116b4:	79fc      	ldrb	r4, [r7, #7]
 80116b6:	79fb      	ldrb	r3, [r7, #7]
 80116b8:	4618      	mov	r0, r3
 80116ba:	f7fe fe27 	bl	801030c <USBPD_HW_Init_DMATxInstance>
 80116be:	4602      	mov	r2, r0
 80116c0:	499d      	ldr	r1, [pc, #628]	@ (8011938 <HW_SignalAttachement+0x294>)
 80116c2:	4623      	mov	r3, r4
 80116c4:	011b      	lsls	r3, r3, #4
 80116c6:	1b1b      	subs	r3, r3, r4
 80116c8:	009b      	lsls	r3, r3, #2
 80116ca:	440b      	add	r3, r1
 80116cc:	3304      	adds	r3, #4
 80116ce:	601a      	str	r2, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 80116d0:	79fc      	ldrb	r4, [r7, #7]
 80116d2:	79fb      	ldrb	r3, [r7, #7]
 80116d4:	4618      	mov	r0, r3
 80116d6:	f7fe fdd9 	bl	801028c <USBPD_HW_Init_DMARxInstance>
 80116da:	4602      	mov	r2, r0
 80116dc:	4996      	ldr	r1, [pc, #600]	@ (8011938 <HW_SignalAttachement+0x294>)
 80116de:	4623      	mov	r3, r4
 80116e0:	011b      	lsls	r3, r3, #4
 80116e2:	1b1b      	subs	r3, r3, r4
 80116e4:	009b      	lsls	r3, r3, #2
 80116e6:	440b      	add	r3, r1
 80116e8:	3308      	adds	r3, #8
 80116ea:	601a      	str	r2, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 80116ec:	79fa      	ldrb	r2, [r7, #7]
 80116ee:	4992      	ldr	r1, [pc, #584]	@ (8011938 <HW_SignalAttachement+0x294>)
 80116f0:	4613      	mov	r3, r2
 80116f2:	011b      	lsls	r3, r3, #4
 80116f4:	1a9b      	subs	r3, r3, r2
 80116f6:	009b      	lsls	r3, r3, #2
 80116f8:	440b      	add	r3, r1
 80116fa:	681b      	ldr	r3, [r3, #0]
 80116fc:	3330      	adds	r3, #48	@ 0x30
 80116fe:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 8011700:	79fa      	ldrb	r2, [r7, #7]
 8011702:	498d      	ldr	r1, [pc, #564]	@ (8011938 <HW_SignalAttachement+0x294>)
 8011704:	4613      	mov	r3, r2
 8011706:	011b      	lsls	r3, r3, #4
 8011708:	1a9b      	subs	r3, r3, r2
 801170a:	009b      	lsls	r3, r3, #2
 801170c:	440b      	add	r3, r1
 801170e:	3308      	adds	r3, #8
 8011710:	681b      	ldr	r3, [r3, #0]
 8011712:	68fa      	ldr	r2, [r7, #12]
 8011714:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8011716:	79fa      	ldrb	r2, [r7, #7]
 8011718:	4987      	ldr	r1, [pc, #540]	@ (8011938 <HW_SignalAttachement+0x294>)
 801171a:	4613      	mov	r3, r2
 801171c:	011b      	lsls	r3, r3, #4
 801171e:	1a9b      	subs	r3, r3, r2
 8011720:	009b      	lsls	r3, r3, #2
 8011722:	440b      	add	r3, r1
 8011724:	3330      	adds	r3, #48	@ 0x30
 8011726:	6818      	ldr	r0, [r3, #0]
 8011728:	79fa      	ldrb	r2, [r7, #7]
 801172a:	4983      	ldr	r1, [pc, #524]	@ (8011938 <HW_SignalAttachement+0x294>)
 801172c:	4613      	mov	r3, r2
 801172e:	011b      	lsls	r3, r3, #4
 8011730:	1a9b      	subs	r3, r3, r2
 8011732:	009b      	lsls	r3, r3, #2
 8011734:	440b      	add	r3, r1
 8011736:	3308      	adds	r3, #8
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	4602      	mov	r2, r0
 801173c:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 801173e:	79fa      	ldrb	r2, [r7, #7]
 8011740:	497d      	ldr	r1, [pc, #500]	@ (8011938 <HW_SignalAttachement+0x294>)
 8011742:	4613      	mov	r3, r2
 8011744:	011b      	lsls	r3, r3, #4
 8011746:	1a9b      	subs	r3, r3, r2
 8011748:	009b      	lsls	r3, r3, #2
 801174a:	440b      	add	r3, r1
 801174c:	3308      	adds	r3, #8
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8011754:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 8011756:	79fa      	ldrb	r2, [r7, #7]
 8011758:	4977      	ldr	r1, [pc, #476]	@ (8011938 <HW_SignalAttachement+0x294>)
 801175a:	4613      	mov	r3, r2
 801175c:	011b      	lsls	r3, r3, #4
 801175e:	1a9b      	subs	r3, r3, r2
 8011760:	009b      	lsls	r3, r3, #2
 8011762:	440b      	add	r3, r1
 8011764:	3308      	adds	r3, #8
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	6819      	ldr	r1, [r3, #0]
 801176a:	79fa      	ldrb	r2, [r7, #7]
 801176c:	4872      	ldr	r0, [pc, #456]	@ (8011938 <HW_SignalAttachement+0x294>)
 801176e:	4613      	mov	r3, r2
 8011770:	011b      	lsls	r3, r3, #4
 8011772:	1a9b      	subs	r3, r3, r2
 8011774:	009b      	lsls	r3, r3, #2
 8011776:	4403      	add	r3, r0
 8011778:	3308      	adds	r3, #8
 801177a:	681b      	ldr	r3, [r3, #0]
 801177c:	f041 0201 	orr.w	r2, r1, #1
 8011780:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 8011782:	79fa      	ldrb	r2, [r7, #7]
 8011784:	496c      	ldr	r1, [pc, #432]	@ (8011938 <HW_SignalAttachement+0x294>)
 8011786:	4613      	mov	r3, r2
 8011788:	011b      	lsls	r3, r3, #4
 801178a:	1a9b      	subs	r3, r3, r2
 801178c:	009b      	lsls	r3, r3, #2
 801178e:	440b      	add	r3, r1
 8011790:	681b      	ldr	r3, [r3, #0]
 8011792:	3324      	adds	r3, #36	@ 0x24
 8011794:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 8011796:	79fa      	ldrb	r2, [r7, #7]
 8011798:	4967      	ldr	r1, [pc, #412]	@ (8011938 <HW_SignalAttachement+0x294>)
 801179a:	4613      	mov	r3, r2
 801179c:	011b      	lsls	r3, r3, #4
 801179e:	1a9b      	subs	r3, r3, r2
 80117a0:	009b      	lsls	r3, r3, #2
 80117a2:	440b      	add	r3, r1
 80117a4:	3304      	adds	r3, #4
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	68fa      	ldr	r2, [r7, #12]
 80117aa:	609a      	str	r2, [r3, #8]
  /* Disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 80117ac:	79fa      	ldrb	r2, [r7, #7]
 80117ae:	4962      	ldr	r1, [pc, #392]	@ (8011938 <HW_SignalAttachement+0x294>)
 80117b0:	4613      	mov	r3, r2
 80117b2:	011b      	lsls	r3, r3, #4
 80117b4:	1a9b      	subs	r3, r3, r2
 80117b6:	009b      	lsls	r3, r3, #2
 80117b8:	440b      	add	r3, r1
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	6919      	ldr	r1, [r3, #16]
 80117be:	79fa      	ldrb	r2, [r7, #7]
 80117c0:	485d      	ldr	r0, [pc, #372]	@ (8011938 <HW_SignalAttachement+0x294>)
 80117c2:	4613      	mov	r3, r2
 80117c4:	011b      	lsls	r3, r3, #4
 80117c6:	1a9b      	subs	r3, r3, r2
 80117c8:	009b      	lsls	r3, r3, #2
 80117ca:	4403      	add	r3, r0
 80117cc:	681a      	ldr	r2, [r3, #0]
 80117ce:	f441 53f3 	orr.w	r3, r1, #7776	@ 0x1e60
 80117d2:	f043 031e 	orr.w	r3, r3, #30
 80117d6:	6113      	str	r3, [r2, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 80117d8:	79fa      	ldrb	r2, [r7, #7]
 80117da:	4957      	ldr	r1, [pc, #348]	@ (8011938 <HW_SignalAttachement+0x294>)
 80117dc:	4613      	mov	r3, r2
 80117de:	011b      	lsls	r3, r3, #4
 80117e0:	1a9b      	subs	r3, r3, r2
 80117e2:	009b      	lsls	r3, r3, #2
 80117e4:	440b      	add	r3, r1
 80117e6:	3334      	adds	r3, #52	@ 0x34
 80117e8:	683a      	ldr	r2, [r7, #0]
 80117ea:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 80117ec:	79fa      	ldrb	r2, [r7, #7]
 80117ee:	4952      	ldr	r1, [pc, #328]	@ (8011938 <HW_SignalAttachement+0x294>)
 80117f0:	4613      	mov	r3, r2
 80117f2:	011b      	lsls	r3, r3, #4
 80117f4:	1a9b      	subs	r3, r3, r2
 80117f6:	009b      	lsls	r3, r3, #2
 80117f8:	440b      	add	r3, r1
 80117fa:	6818      	ldr	r0, [r3, #0]
 80117fc:	79fa      	ldrb	r2, [r7, #7]
 80117fe:	494e      	ldr	r1, [pc, #312]	@ (8011938 <HW_SignalAttachement+0x294>)
 8011800:	4613      	mov	r3, r2
 8011802:	011b      	lsls	r3, r3, #4
 8011804:	1a9b      	subs	r3, r3, r2
 8011806:	009b      	lsls	r3, r3, #2
 8011808:	440b      	add	r3, r1
 801180a:	3334      	adds	r3, #52	@ 0x34
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	2b01      	cmp	r3, #1
 8011810:	d101      	bne.n	8011816 <HW_SignalAttachement+0x172>
 8011812:	2300      	movs	r3, #0
 8011814:	e000      	b.n	8011818 <HW_SignalAttachement+0x174>
 8011816:	2340      	movs	r3, #64	@ 0x40
 8011818:	4619      	mov	r1, r3
 801181a:	f7ff fb19 	bl	8010e50 <LL_UCPD_SetCCPin>
#if defined(_VCONN_SUPPORT)
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 801181e:	79fa      	ldrb	r2, [r7, #7]
 8011820:	4945      	ldr	r1, [pc, #276]	@ (8011938 <HW_SignalAttachement+0x294>)
 8011822:	4613      	mov	r3, r2
 8011824:	011b      	lsls	r3, r3, #4
 8011826:	1a9b      	subs	r3, r3, r2
 8011828:	009b      	lsls	r3, r3, #2
 801182a:	440b      	add	r3, r1
 801182c:	330c      	adds	r3, #12
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	7a1b      	ldrb	r3, [r3, #8]
 8011832:	f003 0302 	and.w	r3, r3, #2
 8011836:	b2db      	uxtb	r3, r3
 8011838:	2b00      	cmp	r3, #0
 801183a:	d031      	beq.n	80118a0 <HW_SignalAttachement+0x1fc>
  {
    /* Set GPIO to allow the FRS TX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 801183c:	79fa      	ldrb	r2, [r7, #7]
 801183e:	493e      	ldr	r1, [pc, #248]	@ (8011938 <HW_SignalAttachement+0x294>)
 8011840:	4613      	mov	r3, r2
 8011842:	011b      	lsls	r3, r3, #4
 8011844:	1a9b      	subs	r3, r3, r2
 8011846:	009b      	lsls	r3, r3, #2
 8011848:	440b      	add	r3, r1
 801184a:	3334      	adds	r3, #52	@ 0x34
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	2b01      	cmp	r3, #1
 8011850:	d101      	bne.n	8011856 <HW_SignalAttachement+0x1b2>
 8011852:	2201      	movs	r2, #1
 8011854:	e000      	b.n	8011858 <HW_SignalAttachement+0x1b4>
 8011856:	2202      	movs	r2, #2
 8011858:	79fb      	ldrb	r3, [r7, #7]
 801185a:	4611      	mov	r1, r2
 801185c:	4618      	mov	r0, r3
 801185e:	f7fe fd94 	bl	801038a <USBPD_HW_SetFRSSignalling>
    /* Enable FRS RX */
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 8011862:	79fa      	ldrb	r2, [r7, #7]
 8011864:	4934      	ldr	r1, [pc, #208]	@ (8011938 <HW_SignalAttachement+0x294>)
 8011866:	4613      	mov	r3, r2
 8011868:	011b      	lsls	r3, r3, #4
 801186a:	1a9b      	subs	r3, r3, r2
 801186c:	009b      	lsls	r3, r3, #2
 801186e:	440b      	add	r3, r1
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	4618      	mov	r0, r3
 8011874:	f7ff fa86 	bl	8010d84 <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 8011878:	79fa      	ldrb	r2, [r7, #7]
 801187a:	492f      	ldr	r1, [pc, #188]	@ (8011938 <HW_SignalAttachement+0x294>)
 801187c:	4613      	mov	r3, r2
 801187e:	011b      	lsls	r3, r3, #4
 8011880:	1a9b      	subs	r3, r3, r2
 8011882:	009b      	lsls	r3, r3, #2
 8011884:	440b      	add	r3, r1
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	6919      	ldr	r1, [r3, #16]
 801188a:	79fa      	ldrb	r2, [r7, #7]
 801188c:	482a      	ldr	r0, [pc, #168]	@ (8011938 <HW_SignalAttachement+0x294>)
 801188e:	4613      	mov	r3, r2
 8011890:	011b      	lsls	r3, r3, #4
 8011892:	1a9b      	subs	r3, r3, r2
 8011894:	009b      	lsls	r3, r3, #2
 8011896:	4403      	add	r3, r0
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	f441 1280 	orr.w	r2, r1, #1048576	@ 0x100000
 801189e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 80118a0:	79fa      	ldrb	r2, [r7, #7]
 80118a2:	4925      	ldr	r1, [pc, #148]	@ (8011938 <HW_SignalAttachement+0x294>)
 80118a4:	4613      	mov	r3, r2
 80118a6:	011b      	lsls	r3, r3, #4
 80118a8:	1a9b      	subs	r3, r3, r2
 80118aa:	009b      	lsls	r3, r3, #2
 80118ac:	440b      	add	r3, r1
 80118ae:	3334      	adds	r3, #52	@ 0x34
 80118b0:	681b      	ldr	r3, [r3, #0]
 80118b2:	2b01      	cmp	r3, #1
 80118b4:	d10d      	bne.n	80118d2 <HW_SignalAttachement+0x22e>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 80118b6:	79fa      	ldrb	r2, [r7, #7]
 80118b8:	491f      	ldr	r1, [pc, #124]	@ (8011938 <HW_SignalAttachement+0x294>)
 80118ba:	4613      	mov	r3, r2
 80118bc:	011b      	lsls	r3, r3, #4
 80118be:	1a9b      	subs	r3, r3, r2
 80118c0:	009b      	lsls	r3, r3, #2
 80118c2:	440b      	add	r3, r1
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80118ca:	4618      	mov	r0, r3
 80118cc:	f7ff fa7a 	bl	8010dc4 <LL_UCPD_SetccEnable>
 80118d0:	e00c      	b.n	80118ec <HW_SignalAttachement+0x248>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 80118d2:	79fa      	ldrb	r2, [r7, #7]
 80118d4:	4918      	ldr	r1, [pc, #96]	@ (8011938 <HW_SignalAttachement+0x294>)
 80118d6:	4613      	mov	r3, r2
 80118d8:	011b      	lsls	r3, r3, #4
 80118da:	1a9b      	subs	r3, r3, r2
 80118dc:	009b      	lsls	r3, r3, #2
 80118de:	440b      	add	r3, r1
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80118e6:	4618      	mov	r0, r3
 80118e8:	f7ff fa6c 	bl	8010dc4 <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 80118ec:	79fa      	ldrb	r2, [r7, #7]
 80118ee:	4912      	ldr	r1, [pc, #72]	@ (8011938 <HW_SignalAttachement+0x294>)
 80118f0:	4613      	mov	r3, r2
 80118f2:	011b      	lsls	r3, r3, #4
 80118f4:	1a9b      	subs	r3, r3, r2
 80118f6:	009b      	lsls	r3, r3, #2
 80118f8:	440b      	add	r3, r1
 80118fa:	681b      	ldr	r3, [r3, #0]
 80118fc:	2100      	movs	r1, #0
 80118fe:	4618      	mov	r0, r3
 8011900:	f7ff fad9 	bl	8010eb6 <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 8011904:	79fa      	ldrb	r2, [r7, #7]
 8011906:	490c      	ldr	r1, [pc, #48]	@ (8011938 <HW_SignalAttachement+0x294>)
 8011908:	4613      	mov	r3, r2
 801190a:	011b      	lsls	r3, r3, #4
 801190c:	1a9b      	subs	r3, r3, r2
 801190e:	009b      	lsls	r3, r3, #2
 8011910:	440b      	add	r3, r1
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	4618      	mov	r0, r3
 8011916:	f7ff fb14 	bl	8010f42 <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 801191a:	79fa      	ldrb	r2, [r7, #7]
 801191c:	4906      	ldr	r1, [pc, #24]	@ (8011938 <HW_SignalAttachement+0x294>)
 801191e:	4613      	mov	r3, r2
 8011920:	011b      	lsls	r3, r3, #4
 8011922:	1a9b      	subs	r3, r3, r2
 8011924:	009b      	lsls	r3, r3, #2
 8011926:	440b      	add	r3, r1
 8011928:	681b      	ldr	r3, [r3, #0]
 801192a:	4618      	mov	r0, r3
 801192c:	f7ff fb29 	bl	8010f82 <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 8011930:	bf00      	nop
 8011932:	3714      	adds	r7, #20
 8011934:	46bd      	mov	sp, r7
 8011936:	bd90      	pop	{r4, r7, pc}
 8011938:	20000528 	.word	0x20000528

0801193c <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 801193c:	b580      	push	{r7, lr}
 801193e:	b082      	sub	sp, #8
 8011940:	af00      	add	r7, sp, #0
 8011942:	4603      	mov	r3, r0
 8011944:	71fb      	strb	r3, [r7, #7]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* Stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 8011946:	79fa      	ldrb	r2, [r7, #7]
 8011948:	493e      	ldr	r1, [pc, #248]	@ (8011a44 <HW_SignalDetachment+0x108>)
 801194a:	4613      	mov	r3, r2
 801194c:	011b      	lsls	r3, r3, #4
 801194e:	1a9b      	subs	r3, r3, r2
 8011950:	009b      	lsls	r3, r3, #2
 8011952:	440b      	add	r3, r1
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	4618      	mov	r0, r3
 8011958:	f7ff fb03 	bl	8010f62 <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 801195c:	79fa      	ldrb	r2, [r7, #7]
 801195e:	4939      	ldr	r1, [pc, #228]	@ (8011a44 <HW_SignalDetachment+0x108>)
 8011960:	4613      	mov	r3, r2
 8011962:	011b      	lsls	r3, r3, #4
 8011964:	1a9b      	subs	r3, r3, r2
 8011966:	009b      	lsls	r3, r3, #2
 8011968:	440b      	add	r3, r1
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	4618      	mov	r0, r3
 801196e:	f7ff fb18 	bl	8010fa2 <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8011972:	79fa      	ldrb	r2, [r7, #7]
 8011974:	4933      	ldr	r1, [pc, #204]	@ (8011a44 <HW_SignalDetachment+0x108>)
 8011976:	4613      	mov	r3, r2
 8011978:	011b      	lsls	r3, r3, #4
 801197a:	1a9b      	subs	r3, r3, r2
 801197c:	009b      	lsls	r3, r3, #2
 801197e:	440b      	add	r3, r1
 8011980:	681b      	ldr	r3, [r3, #0]
 8011982:	4618      	mov	r0, r3
 8011984:	f7ff fa87 	bl	8010e96 <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 8011988:	79fa      	ldrb	r2, [r7, #7]
 801198a:	492e      	ldr	r1, [pc, #184]	@ (8011a44 <HW_SignalDetachment+0x108>)
 801198c:	4613      	mov	r3, r2
 801198e:	011b      	lsls	r3, r3, #4
 8011990:	1a9b      	subs	r3, r3, r2
 8011992:	009b      	lsls	r3, r3, #2
 8011994:	440b      	add	r3, r1
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801199c:	611a      	str	r2, [r3, #16]
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_DRP */
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 801199e:	79fb      	ldrb	r3, [r7, #7]
 80119a0:	4618      	mov	r0, r3
 80119a2:	f7fe fce7 	bl	8010374 <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 80119a6:	79fb      	ldrb	r3, [r7, #7]
 80119a8:	4618      	mov	r0, r3
 80119aa:	f7fe fca3 	bl	80102f4 <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80119ae:	79fa      	ldrb	r2, [r7, #7]
 80119b0:	4924      	ldr	r1, [pc, #144]	@ (8011a44 <HW_SignalDetachment+0x108>)
 80119b2:	4613      	mov	r3, r2
 80119b4:	011b      	lsls	r3, r3, #4
 80119b6:	1a9b      	subs	r3, r3, r2
 80119b8:	009b      	lsls	r3, r3, #2
 80119ba:	440b      	add	r3, r1
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 80119c2:	4618      	mov	r0, r3
 80119c4:	f7ff f9fe 	bl	8010dc4 <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 80119c8:	79fa      	ldrb	r2, [r7, #7]
 80119ca:	491e      	ldr	r1, [pc, #120]	@ (8011a44 <HW_SignalDetachment+0x108>)
 80119cc:	4613      	mov	r3, r2
 80119ce:	011b      	lsls	r3, r3, #4
 80119d0:	1a9b      	subs	r3, r3, r2
 80119d2:	009b      	lsls	r3, r3, #2
 80119d4:	440b      	add	r3, r1
 80119d6:	3310      	adds	r3, #16
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	781b      	ldrb	r3, [r3, #0]
 80119dc:	f003 0304 	and.w	r3, r3, #4
 80119e0:	b2db      	uxtb	r3, r3
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d103      	bne.n	80119ee <HW_SignalDetachment+0xb2>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 80119e6:	79fb      	ldrb	r3, [r7, #7]
 80119e8:	4618      	mov	r0, r3
 80119ea:	f005 fd17 	bl	801741c <BSP_USBPD_PWR_VBUSDeInit>
  }

  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 80119ee:	79fa      	ldrb	r2, [r7, #7]
 80119f0:	4914      	ldr	r1, [pc, #80]	@ (8011a44 <HW_SignalDetachment+0x108>)
 80119f2:	4613      	mov	r3, r2
 80119f4:	011b      	lsls	r3, r3, #4
 80119f6:	1a9b      	subs	r3, r3, r2
 80119f8:	009b      	lsls	r3, r3, #2
 80119fa:	440b      	add	r3, r1
 80119fc:	330c      	adds	r3, #12
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	7a1b      	ldrb	r3, [r3, #8]
 8011a02:	f003 0302 	and.w	r3, r3, #2
 8011a06:	b2db      	uxtb	r3, r3
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d00a      	beq.n	8011a22 <HW_SignalDetachment+0xe6>
  {
    /* Set GPIO to disallow the FRS RX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8011a0c:	79fa      	ldrb	r2, [r7, #7]
 8011a0e:	490d      	ldr	r1, [pc, #52]	@ (8011a44 <HW_SignalDetachment+0x108>)
 8011a10:	4613      	mov	r3, r2
 8011a12:	011b      	lsls	r3, r3, #4
 8011a14:	1a9b      	subs	r3, r3, r2
 8011a16:	009b      	lsls	r3, r3, #2
 8011a18:	440b      	add	r3, r1
 8011a1a:	681b      	ldr	r3, [r3, #0]
 8011a1c:	4618      	mov	r0, r3
 8011a1e:	f7ff f9c1 	bl	8010da4 <LL_UCPD_FRSDetectionDisable>
  }

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 8011a22:	79fa      	ldrb	r2, [r7, #7]
 8011a24:	4907      	ldr	r1, [pc, #28]	@ (8011a44 <HW_SignalDetachment+0x108>)
 8011a26:	4613      	mov	r3, r2
 8011a28:	011b      	lsls	r3, r3, #4
 8011a2a:	1a9b      	subs	r3, r3, r2
 8011a2c:	009b      	lsls	r3, r3, #2
 8011a2e:	440b      	add	r3, r1
 8011a30:	3334      	adds	r3, #52	@ 0x34
 8011a32:	2200      	movs	r2, #0
 8011a34:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 8011a36:	f000 fb1d 	bl	8012074 <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 8011a3a:	bf00      	nop
 8011a3c:	3708      	adds	r7, #8
 8011a3e:	46bd      	mov	sp, r7
 8011a40:	bd80      	pop	{r7, pc}
 8011a42:	bf00      	nop
 8011a44:	20000528 	.word	0x20000528

08011a48 <USBPD_HW_IF_SetResistor_SinkTxNG>:
  * @brief  Set resistors to SinkTxNG
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_SetResistor_SinkTxNG(uint8_t PortNum)
{
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	b082      	sub	sp, #8
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	4603      	mov	r3, r0
 8011a50:	71fb      	strb	r3, [r7, #7]
  /* Set the resistor SinkTxNG 1.5A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8011a52:	79fa      	ldrb	r2, [r7, #7]
 8011a54:	4907      	ldr	r1, [pc, #28]	@ (8011a74 <USBPD_HW_IF_SetResistor_SinkTxNG+0x2c>)
 8011a56:	4613      	mov	r3, r2
 8011a58:	011b      	lsls	r3, r3, #4
 8011a5a:	1a9b      	subs	r3, r3, r2
 8011a5c:	009b      	lsls	r3, r3, #2
 8011a5e:	440b      	add	r3, r1
 8011a60:	681b      	ldr	r3, [r3, #0]
 8011a62:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8011a66:	4618      	mov	r0, r3
 8011a68:	f7ff f9df 	bl	8010e2a <LL_UCPD_SetRpResistor>
}
 8011a6c:	bf00      	nop
 8011a6e:	3708      	adds	r7, #8
 8011a70:	46bd      	mov	sp, r7
 8011a72:	bd80      	pop	{r7, pc}
 8011a74:	20000528 	.word	0x20000528

08011a78 <USBPD_HW_IF_SetResistor_SinkTxOK>:
  * @brief  Set resistors to SinkTxOk
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8011a78:	b580      	push	{r7, lr}
 8011a7a:	b082      	sub	sp, #8
 8011a7c:	af00      	add	r7, sp, #0
 8011a7e:	4603      	mov	r3, r0
 8011a80:	71fb      	strb	r3, [r7, #7]
  /* Set the resistor SinkTxNG 3.0A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8011a82:	79fa      	ldrb	r2, [r7, #7]
 8011a84:	4907      	ldr	r1, [pc, #28]	@ (8011aa4 <USBPD_HW_IF_SetResistor_SinkTxOK+0x2c>)
 8011a86:	4613      	mov	r3, r2
 8011a88:	011b      	lsls	r3, r3, #4
 8011a8a:	1a9b      	subs	r3, r3, r2
 8011a8c:	009b      	lsls	r3, r3, #2
 8011a8e:	440b      	add	r3, r1
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8011a96:	4618      	mov	r0, r3
 8011a98:	f7ff f9c7 	bl	8010e2a <LL_UCPD_SetRpResistor>
}
 8011a9c:	bf00      	nop
 8011a9e:	3708      	adds	r7, #8
 8011aa0:	46bd      	mov	sp, r7
 8011aa2:	bd80      	pop	{r7, pc}
 8011aa4:	20000528 	.word	0x20000528

08011aa8 <USBPD_HW_IF_IsResistor_SinkTxOk>:
  * @brief  Check if resistors are set to SinkTxOk
  * @param  PortNum Port
  * @retval USBPD_TRUE if resistor is set to SinkTxOk, else USBPD_FALSE
  */
uint8_t USBPD_HW_IF_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8011aa8:	b480      	push	{r7}
 8011aaa:	b083      	sub	sp, #12
 8011aac:	af00      	add	r7, sp, #0
 8011aae:	4603      	mov	r3, r0
 8011ab0:	71fb      	strb	r3, [r7, #7]

  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, (UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS));
#endif /* _LOW_POWER */

  switch (Ports[PortNum].CCx)
 8011ab2:	79fa      	ldrb	r2, [r7, #7]
 8011ab4:	491b      	ldr	r1, [pc, #108]	@ (8011b24 <USBPD_HW_IF_IsResistor_SinkTxOk+0x7c>)
 8011ab6:	4613      	mov	r3, r2
 8011ab8:	011b      	lsls	r3, r3, #4
 8011aba:	1a9b      	subs	r3, r3, r2
 8011abc:	009b      	lsls	r3, r3, #2
 8011abe:	440b      	add	r3, r1
 8011ac0:	3334      	adds	r3, #52	@ 0x34
 8011ac2:	681b      	ldr	r3, [r3, #0]
 8011ac4:	2b01      	cmp	r3, #1
 8011ac6:	d002      	beq.n	8011ace <USBPD_HW_IF_IsResistor_SinkTxOk+0x26>
 8011ac8:	2b02      	cmp	r3, #2
 8011aca:	d010      	beq.n	8011aee <USBPD_HW_IF_IsResistor_SinkTxOk+0x46>
      {
        return USBPD_TRUE;
      }
      break;
    default:
      break;
 8011acc:	e022      	b.n	8011b14 <USBPD_HW_IF_IsResistor_SinkTxOk+0x6c>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) == LL_UCPD_SNK_CC1_VRP30A)
 8011ace:	79fa      	ldrb	r2, [r7, #7]
 8011ad0:	4914      	ldr	r1, [pc, #80]	@ (8011b24 <USBPD_HW_IF_IsResistor_SinkTxOk+0x7c>)
 8011ad2:	4613      	mov	r3, r2
 8011ad4:	011b      	lsls	r3, r3, #4
 8011ad6:	1a9b      	subs	r3, r3, r2
 8011ad8:	009b      	lsls	r3, r3, #2
 8011ada:	440b      	add	r3, r1
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	695b      	ldr	r3, [r3, #20]
 8011ae0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8011ae4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8011ae8:	d111      	bne.n	8011b0e <USBPD_HW_IF_IsResistor_SinkTxOk+0x66>
        return USBPD_TRUE;
 8011aea:	2301      	movs	r3, #1
 8011aec:	e013      	b.n	8011b16 <USBPD_HW_IF_IsResistor_SinkTxOk+0x6e>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) == LL_UCPD_SNK_CC2_VRP30A)
 8011aee:	79fa      	ldrb	r2, [r7, #7]
 8011af0:	490c      	ldr	r1, [pc, #48]	@ (8011b24 <USBPD_HW_IF_IsResistor_SinkTxOk+0x7c>)
 8011af2:	4613      	mov	r3, r2
 8011af4:	011b      	lsls	r3, r3, #4
 8011af6:	1a9b      	subs	r3, r3, r2
 8011af8:	009b      	lsls	r3, r3, #2
 8011afa:	440b      	add	r3, r1
 8011afc:	681b      	ldr	r3, [r3, #0]
 8011afe:	695b      	ldr	r3, [r3, #20]
 8011b00:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8011b04:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8011b08:	d103      	bne.n	8011b12 <USBPD_HW_IF_IsResistor_SinkTxOk+0x6a>
        return USBPD_TRUE;
 8011b0a:	2301      	movs	r3, #1
 8011b0c:	e003      	b.n	8011b16 <USBPD_HW_IF_IsResistor_SinkTxOk+0x6e>
      break;
 8011b0e:	bf00      	nop
 8011b10:	e000      	b.n	8011b14 <USBPD_HW_IF_IsResistor_SinkTxOk+0x6c>
      break;
 8011b12:	bf00      	nop
  }

  return USBPD_FALSE;
 8011b14:	2300      	movs	r3, #0
}
 8011b16:	4618      	mov	r0, r3
 8011b18:	370c      	adds	r7, #12
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b20:	4770      	bx	lr
 8011b22:	bf00      	nop
 8011b24:	20000528 	.word	0x20000528

08011b28 <USBPD_HW_IF_FastRoleSwapSignalling>:
  * @brief  Signal a Fast Role Swap
  * @param  PortNum Port
  * @retval None
  */
void USBPD_HW_IF_FastRoleSwapSignalling(uint8_t PortNum)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b082      	sub	sp, #8
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	4603      	mov	r3, r0
 8011b30:	71fb      	strb	r3, [r7, #7]
  LL_UCPD_SignalFRSTX(Ports[PortNum].husbpd);
 8011b32:	79fa      	ldrb	r2, [r7, #7]
 8011b34:	4906      	ldr	r1, [pc, #24]	@ (8011b50 <USBPD_HW_IF_FastRoleSwapSignalling+0x28>)
 8011b36:	4613      	mov	r3, r2
 8011b38:	011b      	lsls	r3, r3, #4
 8011b3a:	1a9b      	subs	r3, r3, r2
 8011b3c:	009b      	lsls	r3, r3, #2
 8011b3e:	440b      	add	r3, r1
 8011b40:	681b      	ldr	r3, [r3, #0]
 8011b42:	4618      	mov	r0, r3
 8011b44:	f7ff f90e 	bl	8010d64 <LL_UCPD_SignalFRSTX>
}
 8011b48:	bf00      	nop
 8011b4a:	3708      	adds	r7, #8
 8011b4c:	46bd      	mov	sp, r7
 8011b4e:	bd80      	pop	{r7, pc}
 8011b50:	20000528 	.word	0x20000528

08011b54 <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 8011b54:	b580      	push	{r7, lr}
 8011b56:	b084      	sub	sp, #16
 8011b58:	af00      	add	r7, sp, #0
 8011b5a:	4603      	mov	r3, r0
 8011b5c:	71fb      	strb	r3, [r7, #7]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 8011b5e:	79fb      	ldrb	r3, [r7, #7]
 8011b60:	f107 020c 	add.w	r2, r7, #12
 8011b64:	4611      	mov	r1, r2
 8011b66:	4618      	mov	r0, r3
 8011b68:	f005 fc6c 	bl	8017444 <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	b29b      	uxth	r3, r3
}
 8011b70:	4618      	mov	r0, r3
 8011b72:	3710      	adds	r7, #16
 8011b74:	46bd      	mov	sp, r7
 8011b76:	bd80      	pop	{r7, pc}

08011b78 <LL_APB1_GRP1_EnableClock>:
{
 8011b78:	b480      	push	{r7}
 8011b7a:	b085      	sub	sp, #20
 8011b7c:	af00      	add	r7, sp, #0
 8011b7e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8011b80:	4b08      	ldr	r3, [pc, #32]	@ (8011ba4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8011b82:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8011b84:	4907      	ldr	r1, [pc, #28]	@ (8011ba4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	4313      	orrs	r3, r2
 8011b8a:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8011b8c:	4b05      	ldr	r3, [pc, #20]	@ (8011ba4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8011b8e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	4013      	ands	r3, r2
 8011b94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8011b96:	68fb      	ldr	r3, [r7, #12]
}
 8011b98:	bf00      	nop
 8011b9a:	3714      	adds	r7, #20
 8011b9c:	46bd      	mov	sp, r7
 8011b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba2:	4770      	bx	lr
 8011ba4:	40021000 	.word	0x40021000

08011ba8 <LL_APB1_GRP1_DisableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 8011ba8:	b480      	push	{r7}
 8011baa:	b083      	sub	sp, #12
 8011bac:	af00      	add	r7, sp, #0
 8011bae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8011bb0:	4b06      	ldr	r3, [pc, #24]	@ (8011bcc <LL_APB1_GRP1_DisableClock+0x24>)
 8011bb2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	43db      	mvns	r3, r3
 8011bb8:	4904      	ldr	r1, [pc, #16]	@ (8011bcc <LL_APB1_GRP1_DisableClock+0x24>)
 8011bba:	4013      	ands	r3, r2
 8011bbc:	658b      	str	r3, [r1, #88]	@ 0x58
}
 8011bbe:	bf00      	nop
 8011bc0:	370c      	adds	r7, #12
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc8:	4770      	bx	lr
 8011bca:	bf00      	nop
 8011bcc:	40021000 	.word	0x40021000

08011bd0 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8011bd0:	b480      	push	{r7}
 8011bd2:	b083      	sub	sp, #12
 8011bd4:	af00      	add	r7, sp, #0
 8011bd6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	f043 0201 	orr.w	r2, r3, #1
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	601a      	str	r2, [r3, #0]
}
 8011be4:	bf00      	nop
 8011be6:	370c      	adds	r7, #12
 8011be8:	46bd      	mov	sp, r7
 8011bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bee:	4770      	bx	lr

08011bf0 <LL_TIM_SetCounterMode>:
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
{
 8011bf0:	b480      	push	{r7}
 8011bf2:	b083      	sub	sp, #12
 8011bf4:	af00      	add	r7, sp, #0
 8011bf6:	6078      	str	r0, [r7, #4]
 8011bf8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8011c02:	683b      	ldr	r3, [r7, #0]
 8011c04:	431a      	orrs	r2, r3
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	601a      	str	r2, [r3, #0]
}
 8011c0a:	bf00      	nop
 8011c0c:	370c      	adds	r7, #12
 8011c0e:	46bd      	mov	sp, r7
 8011c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c14:	4770      	bx	lr

08011c16 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8011c16:	b480      	push	{r7}
 8011c18:	b083      	sub	sp, #12
 8011c1a:	af00      	add	r7, sp, #0
 8011c1c:	6078      	str	r0, [r7, #4]
 8011c1e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	683a      	ldr	r2, [r7, #0]
 8011c24:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8011c26:	bf00      	nop
 8011c28:	370c      	adds	r7, #12
 8011c2a:	46bd      	mov	sp, r7
 8011c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c30:	4770      	bx	lr

08011c32 <LL_TIM_GetPrescaler>:
  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
  * @param  TIMx Timer instance
  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
  */
__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
{
 8011c32:	b480      	push	{r7}
 8011c34:	b083      	sub	sp, #12
 8011c36:	af00      	add	r7, sp, #0
 8011c38:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 8011c3e:	4618      	mov	r0, r3
 8011c40:	370c      	adds	r7, #12
 8011c42:	46bd      	mov	sp, r7
 8011c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c48:	4770      	bx	lr

08011c4a <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8011c4a:	b480      	push	{r7}
 8011c4c:	b083      	sub	sp, #12
 8011c4e:	af00      	add	r7, sp, #0
 8011c50:	6078      	str	r0, [r7, #4]
 8011c52:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	683a      	ldr	r2, [r7, #0]
 8011c58:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8011c5a:	bf00      	nop
 8011c5c:	370c      	adds	r7, #12
 8011c5e:	46bd      	mov	sp, r7
 8011c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c64:	4770      	bx	lr
	...

08011c68 <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_PULSE_ON_COMPARE   (for channel 3 or channel 4 only)
  *         @arg @ref LL_TIM_OCMODE_DIRECTION_OUTPUT   (for channel 3 or channel 4 only)
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8011c68:	b480      	push	{r7}
 8011c6a:	b087      	sub	sp, #28
 8011c6c:	af00      	add	r7, sp, #0
 8011c6e:	60f8      	str	r0, [r7, #12]
 8011c70:	60b9      	str	r1, [r7, #8]
 8011c72:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8011c74:	68bb      	ldr	r3, [r7, #8]
 8011c76:	2b01      	cmp	r3, #1
 8011c78:	d02e      	beq.n	8011cd8 <LL_TIM_OC_SetMode+0x70>
 8011c7a:	68bb      	ldr	r3, [r7, #8]
 8011c7c:	2b04      	cmp	r3, #4
 8011c7e:	d029      	beq.n	8011cd4 <LL_TIM_OC_SetMode+0x6c>
 8011c80:	68bb      	ldr	r3, [r7, #8]
 8011c82:	2b10      	cmp	r3, #16
 8011c84:	d024      	beq.n	8011cd0 <LL_TIM_OC_SetMode+0x68>
 8011c86:	68bb      	ldr	r3, [r7, #8]
 8011c88:	2b40      	cmp	r3, #64	@ 0x40
 8011c8a:	d01f      	beq.n	8011ccc <LL_TIM_OC_SetMode+0x64>
 8011c8c:	68bb      	ldr	r3, [r7, #8]
 8011c8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011c92:	d019      	beq.n	8011cc8 <LL_TIM_OC_SetMode+0x60>
 8011c94:	68bb      	ldr	r3, [r7, #8]
 8011c96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011c9a:	d013      	beq.n	8011cc4 <LL_TIM_OC_SetMode+0x5c>
 8011c9c:	68bb      	ldr	r3, [r7, #8]
 8011c9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011ca2:	d00d      	beq.n	8011cc0 <LL_TIM_OC_SetMode+0x58>
 8011ca4:	68bb      	ldr	r3, [r7, #8]
 8011ca6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011caa:	d007      	beq.n	8011cbc <LL_TIM_OC_SetMode+0x54>
 8011cac:	68bb      	ldr	r3, [r7, #8]
 8011cae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011cb2:	d101      	bne.n	8011cb8 <LL_TIM_OC_SetMode+0x50>
 8011cb4:	2308      	movs	r3, #8
 8011cb6:	e010      	b.n	8011cda <LL_TIM_OC_SetMode+0x72>
 8011cb8:	2309      	movs	r3, #9
 8011cba:	e00e      	b.n	8011cda <LL_TIM_OC_SetMode+0x72>
 8011cbc:	2307      	movs	r3, #7
 8011cbe:	e00c      	b.n	8011cda <LL_TIM_OC_SetMode+0x72>
 8011cc0:	2306      	movs	r3, #6
 8011cc2:	e00a      	b.n	8011cda <LL_TIM_OC_SetMode+0x72>
 8011cc4:	2305      	movs	r3, #5
 8011cc6:	e008      	b.n	8011cda <LL_TIM_OC_SetMode+0x72>
 8011cc8:	2304      	movs	r3, #4
 8011cca:	e006      	b.n	8011cda <LL_TIM_OC_SetMode+0x72>
 8011ccc:	2303      	movs	r3, #3
 8011cce:	e004      	b.n	8011cda <LL_TIM_OC_SetMode+0x72>
 8011cd0:	2302      	movs	r3, #2
 8011cd2:	e002      	b.n	8011cda <LL_TIM_OC_SetMode+0x72>
 8011cd4:	2301      	movs	r3, #1
 8011cd6:	e000      	b.n	8011cda <LL_TIM_OC_SetMode+0x72>
 8011cd8:	2300      	movs	r3, #0
 8011cda:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	3318      	adds	r3, #24
 8011ce0:	4619      	mov	r1, r3
 8011ce2:	7dfb      	ldrb	r3, [r7, #23]
 8011ce4:	4a0e      	ldr	r2, [pc, #56]	@ (8011d20 <LL_TIM_OC_SetMode+0xb8>)
 8011ce6:	5cd3      	ldrb	r3, [r2, r3]
 8011ce8:	440b      	add	r3, r1
 8011cea:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8011cec:	693b      	ldr	r3, [r7, #16]
 8011cee:	681a      	ldr	r2, [r3, #0]
 8011cf0:	7dfb      	ldrb	r3, [r7, #23]
 8011cf2:	490c      	ldr	r1, [pc, #48]	@ (8011d24 <LL_TIM_OC_SetMode+0xbc>)
 8011cf4:	5ccb      	ldrb	r3, [r1, r3]
 8011cf6:	4619      	mov	r1, r3
 8011cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8011d28 <LL_TIM_OC_SetMode+0xc0>)
 8011cfa:	408b      	lsls	r3, r1
 8011cfc:	43db      	mvns	r3, r3
 8011cfe:	401a      	ands	r2, r3
 8011d00:	7dfb      	ldrb	r3, [r7, #23]
 8011d02:	4908      	ldr	r1, [pc, #32]	@ (8011d24 <LL_TIM_OC_SetMode+0xbc>)
 8011d04:	5ccb      	ldrb	r3, [r1, r3]
 8011d06:	4619      	mov	r1, r3
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	408b      	lsls	r3, r1
 8011d0c:	431a      	orrs	r2, r3
 8011d0e:	693b      	ldr	r3, [r7, #16]
 8011d10:	601a      	str	r2, [r3, #0]
}
 8011d12:	bf00      	nop
 8011d14:	371c      	adds	r7, #28
 8011d16:	46bd      	mov	sp, r7
 8011d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d1c:	4770      	bx	lr
 8011d1e:	bf00      	nop
 8011d20:	08018364 	.word	0x08018364
 8011d24:	08018370 	.word	0x08018370
 8011d28:	00010073 	.word	0x00010073

08011d2c <LL_TIM_OC_SetPolarity>:
  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
  *         @arg @ref LL_TIM_OCPOLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
{
 8011d2c:	b480      	push	{r7}
 8011d2e:	b087      	sub	sp, #28
 8011d30:	af00      	add	r7, sp, #0
 8011d32:	60f8      	str	r0, [r7, #12]
 8011d34:	60b9      	str	r1, [r7, #8]
 8011d36:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8011d38:	68bb      	ldr	r3, [r7, #8]
 8011d3a:	2b01      	cmp	r3, #1
 8011d3c:	d02e      	beq.n	8011d9c <LL_TIM_OC_SetPolarity+0x70>
 8011d3e:	68bb      	ldr	r3, [r7, #8]
 8011d40:	2b04      	cmp	r3, #4
 8011d42:	d029      	beq.n	8011d98 <LL_TIM_OC_SetPolarity+0x6c>
 8011d44:	68bb      	ldr	r3, [r7, #8]
 8011d46:	2b10      	cmp	r3, #16
 8011d48:	d024      	beq.n	8011d94 <LL_TIM_OC_SetPolarity+0x68>
 8011d4a:	68bb      	ldr	r3, [r7, #8]
 8011d4c:	2b40      	cmp	r3, #64	@ 0x40
 8011d4e:	d01f      	beq.n	8011d90 <LL_TIM_OC_SetPolarity+0x64>
 8011d50:	68bb      	ldr	r3, [r7, #8]
 8011d52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011d56:	d019      	beq.n	8011d8c <LL_TIM_OC_SetPolarity+0x60>
 8011d58:	68bb      	ldr	r3, [r7, #8]
 8011d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011d5e:	d013      	beq.n	8011d88 <LL_TIM_OC_SetPolarity+0x5c>
 8011d60:	68bb      	ldr	r3, [r7, #8]
 8011d62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011d66:	d00d      	beq.n	8011d84 <LL_TIM_OC_SetPolarity+0x58>
 8011d68:	68bb      	ldr	r3, [r7, #8]
 8011d6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8011d6e:	d007      	beq.n	8011d80 <LL_TIM_OC_SetPolarity+0x54>
 8011d70:	68bb      	ldr	r3, [r7, #8]
 8011d72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011d76:	d101      	bne.n	8011d7c <LL_TIM_OC_SetPolarity+0x50>
 8011d78:	2308      	movs	r3, #8
 8011d7a:	e010      	b.n	8011d9e <LL_TIM_OC_SetPolarity+0x72>
 8011d7c:	2309      	movs	r3, #9
 8011d7e:	e00e      	b.n	8011d9e <LL_TIM_OC_SetPolarity+0x72>
 8011d80:	2307      	movs	r3, #7
 8011d82:	e00c      	b.n	8011d9e <LL_TIM_OC_SetPolarity+0x72>
 8011d84:	2306      	movs	r3, #6
 8011d86:	e00a      	b.n	8011d9e <LL_TIM_OC_SetPolarity+0x72>
 8011d88:	2305      	movs	r3, #5
 8011d8a:	e008      	b.n	8011d9e <LL_TIM_OC_SetPolarity+0x72>
 8011d8c:	2304      	movs	r3, #4
 8011d8e:	e006      	b.n	8011d9e <LL_TIM_OC_SetPolarity+0x72>
 8011d90:	2303      	movs	r3, #3
 8011d92:	e004      	b.n	8011d9e <LL_TIM_OC_SetPolarity+0x72>
 8011d94:	2302      	movs	r3, #2
 8011d96:	e002      	b.n	8011d9e <LL_TIM_OC_SetPolarity+0x72>
 8011d98:	2301      	movs	r3, #1
 8011d9a:	e000      	b.n	8011d9e <LL_TIM_OC_SetPolarity+0x72>
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8011da0:	68fb      	ldr	r3, [r7, #12]
 8011da2:	6a1a      	ldr	r2, [r3, #32]
 8011da4:	7dfb      	ldrb	r3, [r7, #23]
 8011da6:	490b      	ldr	r1, [pc, #44]	@ (8011dd4 <LL_TIM_OC_SetPolarity+0xa8>)
 8011da8:	5ccb      	ldrb	r3, [r1, r3]
 8011daa:	4619      	mov	r1, r3
 8011dac:	2302      	movs	r3, #2
 8011dae:	408b      	lsls	r3, r1
 8011db0:	43db      	mvns	r3, r3
 8011db2:	401a      	ands	r2, r3
 8011db4:	7dfb      	ldrb	r3, [r7, #23]
 8011db6:	4907      	ldr	r1, [pc, #28]	@ (8011dd4 <LL_TIM_OC_SetPolarity+0xa8>)
 8011db8:	5ccb      	ldrb	r3, [r1, r3]
 8011dba:	4619      	mov	r1, r3
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	408b      	lsls	r3, r1
 8011dc0:	431a      	orrs	r2, r3
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	621a      	str	r2, [r3, #32]
}
 8011dc6:	bf00      	nop
 8011dc8:	371c      	adds	r7, #28
 8011dca:	46bd      	mov	sp, r7
 8011dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dd0:	4770      	bx	lr
 8011dd2:	bf00      	nop
 8011dd4:	0801837c 	.word	0x0801837c

08011dd8 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8011dd8:	b480      	push	{r7}
 8011dda:	b083      	sub	sp, #12
 8011ddc:	af00      	add	r7, sp, #0
 8011dde:	6078      	str	r0, [r7, #4]
 8011de0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	683a      	ldr	r2, [r7, #0]
 8011de6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8011de8:	bf00      	nop
 8011dea:	370c      	adds	r7, #12
 8011dec:	46bd      	mov	sp, r7
 8011dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011df2:	4770      	bx	lr

08011df4 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8011df4:	b480      	push	{r7}
 8011df6:	b083      	sub	sp, #12
 8011df8:	af00      	add	r7, sp, #0
 8011dfa:	6078      	str	r0, [r7, #4]
 8011dfc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	683a      	ldr	r2, [r7, #0]
 8011e02:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8011e04:	bf00      	nop
 8011e06:	370c      	adds	r7, #12
 8011e08:	46bd      	mov	sp, r7
 8011e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e0e:	4770      	bx	lr

08011e10 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8011e10:	b480      	push	{r7}
 8011e12:	b083      	sub	sp, #12
 8011e14:	af00      	add	r7, sp, #0
 8011e16:	6078      	str	r0, [r7, #4]
 8011e18:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	683a      	ldr	r2, [r7, #0]
 8011e1e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8011e20:	bf00      	nop
 8011e22:	370c      	adds	r7, #12
 8011e24:	46bd      	mov	sp, r7
 8011e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e2a:	4770      	bx	lr

08011e2c <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8011e2c:	b480      	push	{r7}
 8011e2e:	b083      	sub	sp, #12
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	6078      	str	r0, [r7, #4]
 8011e34:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8011e36:	687b      	ldr	r3, [r7, #4]
 8011e38:	683a      	ldr	r2, [r7, #0]
 8011e3a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8011e3c:	bf00      	nop
 8011e3e:	370c      	adds	r7, #12
 8011e40:	46bd      	mov	sp, r7
 8011e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e46:	4770      	bx	lr

08011e48 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 8011e48:	b480      	push	{r7}
 8011e4a:	b083      	sub	sp, #12
 8011e4c:	af00      	add	r7, sp, #0
 8011e4e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	f06f 0202 	mvn.w	r2, #2
 8011e56:	611a      	str	r2, [r3, #16]
}
 8011e58:	bf00      	nop
 8011e5a:	370c      	adds	r7, #12
 8011e5c:	46bd      	mov	sp, r7
 8011e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e62:	4770      	bx	lr

08011e64 <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 8011e64:	b480      	push	{r7}
 8011e66:	b083      	sub	sp, #12
 8011e68:	af00      	add	r7, sp, #0
 8011e6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	691b      	ldr	r3, [r3, #16]
 8011e70:	f003 0302 	and.w	r3, r3, #2
 8011e74:	2b02      	cmp	r3, #2
 8011e76:	d101      	bne.n	8011e7c <LL_TIM_IsActiveFlag_CC1+0x18>
 8011e78:	2301      	movs	r3, #1
 8011e7a:	e000      	b.n	8011e7e <LL_TIM_IsActiveFlag_CC1+0x1a>
 8011e7c:	2300      	movs	r3, #0
}
 8011e7e:	4618      	mov	r0, r3
 8011e80:	370c      	adds	r7, #12
 8011e82:	46bd      	mov	sp, r7
 8011e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e88:	4770      	bx	lr

08011e8a <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 8011e8a:	b480      	push	{r7}
 8011e8c:	b083      	sub	sp, #12
 8011e8e:	af00      	add	r7, sp, #0
 8011e90:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	f06f 0204 	mvn.w	r2, #4
 8011e98:	611a      	str	r2, [r3, #16]
}
 8011e9a:	bf00      	nop
 8011e9c:	370c      	adds	r7, #12
 8011e9e:	46bd      	mov	sp, r7
 8011ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea4:	4770      	bx	lr

08011ea6 <LL_TIM_IsActiveFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
{
 8011ea6:	b480      	push	{r7}
 8011ea8:	b083      	sub	sp, #12
 8011eaa:	af00      	add	r7, sp, #0
 8011eac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	691b      	ldr	r3, [r3, #16]
 8011eb2:	f003 0304 	and.w	r3, r3, #4
 8011eb6:	2b04      	cmp	r3, #4
 8011eb8:	d101      	bne.n	8011ebe <LL_TIM_IsActiveFlag_CC2+0x18>
 8011eba:	2301      	movs	r3, #1
 8011ebc:	e000      	b.n	8011ec0 <LL_TIM_IsActiveFlag_CC2+0x1a>
 8011ebe:	2300      	movs	r3, #0
}
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	370c      	adds	r7, #12
 8011ec4:	46bd      	mov	sp, r7
 8011ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eca:	4770      	bx	lr

08011ecc <LL_TIM_ClearFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
{
 8011ecc:	b480      	push	{r7}
 8011ece:	b083      	sub	sp, #12
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	f06f 0208 	mvn.w	r2, #8
 8011eda:	611a      	str	r2, [r3, #16]
}
 8011edc:	bf00      	nop
 8011ede:	370c      	adds	r7, #12
 8011ee0:	46bd      	mov	sp, r7
 8011ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ee6:	4770      	bx	lr

08011ee8 <LL_TIM_IsActiveFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
{
 8011ee8:	b480      	push	{r7}
 8011eea:	b083      	sub	sp, #12
 8011eec:	af00      	add	r7, sp, #0
 8011eee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	691b      	ldr	r3, [r3, #16]
 8011ef4:	f003 0308 	and.w	r3, r3, #8
 8011ef8:	2b08      	cmp	r3, #8
 8011efa:	d101      	bne.n	8011f00 <LL_TIM_IsActiveFlag_CC3+0x18>
 8011efc:	2301      	movs	r3, #1
 8011efe:	e000      	b.n	8011f02 <LL_TIM_IsActiveFlag_CC3+0x1a>
 8011f00:	2300      	movs	r3, #0
}
 8011f02:	4618      	mov	r0, r3
 8011f04:	370c      	adds	r7, #12
 8011f06:	46bd      	mov	sp, r7
 8011f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0c:	4770      	bx	lr

08011f0e <LL_TIM_ClearFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
{
 8011f0e:	b480      	push	{r7}
 8011f10:	b083      	sub	sp, #12
 8011f12:	af00      	add	r7, sp, #0
 8011f14:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	f06f 0210 	mvn.w	r2, #16
 8011f1c:	611a      	str	r2, [r3, #16]
}
 8011f1e:	bf00      	nop
 8011f20:	370c      	adds	r7, #12
 8011f22:	46bd      	mov	sp, r7
 8011f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f28:	4770      	bx	lr

08011f2a <LL_TIM_IsActiveFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
{
 8011f2a:	b480      	push	{r7}
 8011f2c:	b083      	sub	sp, #12
 8011f2e:	af00      	add	r7, sp, #0
 8011f30:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	691b      	ldr	r3, [r3, #16]
 8011f36:	f003 0310 	and.w	r3, r3, #16
 8011f3a:	2b10      	cmp	r3, #16
 8011f3c:	d101      	bne.n	8011f42 <LL_TIM_IsActiveFlag_CC4+0x18>
 8011f3e:	2301      	movs	r3, #1
 8011f40:	e000      	b.n	8011f44 <LL_TIM_IsActiveFlag_CC4+0x1a>
 8011f42:	2300      	movs	r3, #0
}
 8011f44:	4618      	mov	r0, r3
 8011f46:	370c      	adds	r7, #12
 8011f48:	46bd      	mov	sp, r7
 8011f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f4e:	4770      	bx	lr

08011f50 <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 8011f50:	b598      	push	{r3, r4, r7, lr}
 8011f52:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 8011f54:	4b43      	ldr	r3, [pc, #268]	@ (8012064 <USBPD_TIM_Init+0x114>)
 8011f56:	f993 3000 	ldrsb.w	r3, [r3]
 8011f5a:	2b00      	cmp	r3, #0
 8011f5c:	d177      	bne.n	801204e <USBPD_TIM_Init+0xfe>
  {
    TIMX_CLK_ENABLE;
 8011f5e:	2001      	movs	r0, #1
 8011f60:	f7ff fe0a 	bl	8011b78 <LL_APB1_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 8011f64:	2100      	movs	r1, #0
 8011f66:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8011f6a:	f7ff fe41 	bl	8011bf0 <LL_TIM_SetCounterMode>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(TIMX_CLK_FREQ, LL_TIM_GetPrescaler(TIMX), 100u));
#else
    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 8011f6e:	4b3e      	ldr	r3, [pc, #248]	@ (8012068 <USBPD_TIM_Init+0x118>)
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	4a3e      	ldr	r2, [pc, #248]	@ (801206c <USBPD_TIM_Init+0x11c>)
 8011f74:	4293      	cmp	r3, r2
 8011f76:	d90b      	bls.n	8011f90 <USBPD_TIM_Init+0x40>
 8011f78:	4b3b      	ldr	r3, [pc, #236]	@ (8012068 <USBPD_TIM_Init+0x118>)
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	f503 23f4 	add.w	r3, r3, #499712	@ 0x7a000
 8011f80:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8011f84:	4a3a      	ldr	r2, [pc, #232]	@ (8012070 <USBPD_TIM_Init+0x120>)
 8011f86:	fba2 2303 	umull	r2, r3, r2, r3
 8011f8a:	0c9b      	lsrs	r3, r3, #18
 8011f8c:	3b01      	subs	r3, #1
 8011f8e:	e000      	b.n	8011f92 <USBPD_TIM_Init+0x42>
 8011f90:	2300      	movs	r3, #0
 8011f92:	4619      	mov	r1, r3
 8011f94:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8011f98:	f7ff fe3d 	bl	8011c16 <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 8011f9c:	4b32      	ldr	r3, [pc, #200]	@ (8012068 <USBPD_TIM_Init+0x118>)
 8011f9e:	681c      	ldr	r4, [r3, #0]
 8011fa0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8011fa4:	f7ff fe45 	bl	8011c32 <LL_TIM_GetPrescaler>
 8011fa8:	4603      	mov	r3, r0
 8011faa:	3301      	adds	r3, #1
 8011fac:	fbb4 f3f3 	udiv	r3, r4, r3
 8011fb0:	2b63      	cmp	r3, #99	@ 0x63
 8011fb2:	d90e      	bls.n	8011fd2 <USBPD_TIM_Init+0x82>
 8011fb4:	4b2c      	ldr	r3, [pc, #176]	@ (8012068 <USBPD_TIM_Init+0x118>)
 8011fb6:	681c      	ldr	r4, [r3, #0]
 8011fb8:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8011fbc:	f7ff fe39 	bl	8011c32 <LL_TIM_GetPrescaler>
 8011fc0:	4603      	mov	r3, r0
 8011fc2:	3301      	adds	r3, #1
 8011fc4:	2264      	movs	r2, #100	@ 0x64
 8011fc6:	fb02 f303 	mul.w	r3, r2, r3
 8011fca:	fbb4 f3f3 	udiv	r3, r4, r3
 8011fce:	3b01      	subs	r3, #1
 8011fd0:	e000      	b.n	8011fd4 <USBPD_TIM_Init+0x84>
 8011fd2:	2300      	movs	r3, #0
 8011fd4:	4619      	mov	r1, r3
 8011fd6:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8011fda:	f7ff fe36 	bl	8011c4a <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 8011fde:	2230      	movs	r2, #48	@ 0x30
 8011fe0:	2101      	movs	r1, #1
 8011fe2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8011fe6:	f7ff fe3f 	bl	8011c68 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 8011fea:	2230      	movs	r2, #48	@ 0x30
 8011fec:	2110      	movs	r1, #16
 8011fee:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8011ff2:	f7ff fe39 	bl	8011c68 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 8011ff6:	2230      	movs	r2, #48	@ 0x30
 8011ff8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8011ffc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8012000:	f7ff fe32 	bl	8011c68 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 8012004:	2230      	movs	r2, #48	@ 0x30
 8012006:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801200a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 801200e:	f7ff fe2b 	bl	8011c68 <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 8012012:	2200      	movs	r2, #0
 8012014:	2101      	movs	r1, #1
 8012016:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 801201a:	f7ff fe87 	bl	8011d2c <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 801201e:	2200      	movs	r2, #0
 8012020:	2110      	movs	r1, #16
 8012022:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8012026:	f7ff fe81 	bl	8011d2c <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 801202a:	2200      	movs	r2, #0
 801202c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8012030:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8012034:	f7ff fe7a 	bl	8011d2c <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 8012038:	2200      	movs	r2, #0
 801203a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801203e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8012042:	f7ff fe73 	bl	8011d2c <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 8012046:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 801204a:	f7ff fdc1 	bl	8011bd0 <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 801204e:	4b05      	ldr	r3, [pc, #20]	@ (8012064 <USBPD_TIM_Init+0x114>)
 8012050:	f993 3000 	ldrsb.w	r3, [r3]
 8012054:	b2db      	uxtb	r3, r3
 8012056:	3301      	adds	r3, #1
 8012058:	b2db      	uxtb	r3, r3
 801205a:	b25a      	sxtb	r2, r3
 801205c:	4b01      	ldr	r3, [pc, #4]	@ (8012064 <USBPD_TIM_Init+0x114>)
 801205e:	701a      	strb	r2, [r3, #0]
}
 8012060:	bf00      	nop
 8012062:	bd98      	pop	{r3, r4, r7, pc}
 8012064:	20000564 	.word	0x20000564
 8012068:	20000004 	.word	0x20000004
 801206c:	000f423f 	.word	0x000f423f
 8012070:	431bde83 	.word	0x431bde83

08012074 <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 8012074:	b580      	push	{r7, lr}
 8012076:	af00      	add	r7, sp, #0
  timer_initcounter--;
 8012078:	4b09      	ldr	r3, [pc, #36]	@ (80120a0 <USBPD_TIM_DeInit+0x2c>)
 801207a:	f993 3000 	ldrsb.w	r3, [r3]
 801207e:	b2db      	uxtb	r3, r3
 8012080:	3b01      	subs	r3, #1
 8012082:	b2db      	uxtb	r3, r3
 8012084:	b25a      	sxtb	r2, r3
 8012086:	4b06      	ldr	r3, [pc, #24]	@ (80120a0 <USBPD_TIM_DeInit+0x2c>)
 8012088:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 801208a:	4b05      	ldr	r3, [pc, #20]	@ (80120a0 <USBPD_TIM_DeInit+0x2c>)
 801208c:	f993 3000 	ldrsb.w	r3, [r3]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d102      	bne.n	801209a <USBPD_TIM_DeInit+0x26>
  {
    TIMX_CLK_DISABLE;
 8012094:	2001      	movs	r0, #1
 8012096:	f7ff fd87 	bl	8011ba8 <LL_APB1_GRP1_DisableClock>
  }
}
 801209a:	bf00      	nop
 801209c:	bd80      	pop	{r7, pc}
 801209e:	bf00      	nop
 80120a0:	20000564 	.word	0x20000564

080120a4 <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 80120a4:	b580      	push	{r7, lr}
 80120a6:	b082      	sub	sp, #8
 80120a8:	af00      	add	r7, sp, #0
 80120aa:	4603      	mov	r3, r0
 80120ac:	6039      	str	r1, [r7, #0]
 80120ae:	71fb      	strb	r3, [r7, #7]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 80120b0:	79fb      	ldrb	r3, [r7, #7]
 80120b2:	2b03      	cmp	r3, #3
 80120b4:	d86a      	bhi.n	801218c <USBPD_TIM_Start+0xe8>
 80120b6:	a201      	add	r2, pc, #4	@ (adr r2, 80120bc <USBPD_TIM_Start+0x18>)
 80120b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120bc:	080120cd 	.word	0x080120cd
 80120c0:	080120fd 	.word	0x080120fd
 80120c4:	0801212d 	.word	0x0801212d
 80120c8:	0801215d 	.word	0x0801215d
  {
    case TIM_PORT0_CRC:
      TIMX_CHANNEL1_SETEVENT;
 80120cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80120d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80120d2:	683b      	ldr	r3, [r7, #0]
 80120d4:	441a      	add	r2, r3
 80120d6:	4b30      	ldr	r3, [pc, #192]	@ (8012198 <USBPD_TIM_Start+0xf4>)
 80120d8:	fba3 1302 	umull	r1, r3, r3, r2
 80120dc:	0b5b      	lsrs	r3, r3, #13
 80120de:	f242 7110 	movw	r1, #10000	@ 0x2710
 80120e2:	fb01 f303 	mul.w	r3, r1, r3
 80120e6:	1ad3      	subs	r3, r2, r3
 80120e8:	4619      	mov	r1, r3
 80120ea:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80120ee:	f7ff fe73 	bl	8011dd8 <LL_TIM_OC_SetCompareCH1>
 80120f2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80120f6:	f7ff fea7 	bl	8011e48 <LL_TIM_ClearFlag_CC1>
      break;
 80120fa:	e048      	b.n	801218e <USBPD_TIM_Start+0xea>
    case TIM_PORT0_RETRY:
      TIMX_CHANNEL2_SETEVENT;
 80120fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012100:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012102:	683b      	ldr	r3, [r7, #0]
 8012104:	441a      	add	r2, r3
 8012106:	4b24      	ldr	r3, [pc, #144]	@ (8012198 <USBPD_TIM_Start+0xf4>)
 8012108:	fba3 1302 	umull	r1, r3, r3, r2
 801210c:	0b5b      	lsrs	r3, r3, #13
 801210e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8012112:	fb01 f303 	mul.w	r3, r1, r3
 8012116:	1ad3      	subs	r3, r2, r3
 8012118:	4619      	mov	r1, r3
 801211a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 801211e:	f7ff fe69 	bl	8011df4 <LL_TIM_OC_SetCompareCH2>
 8012122:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8012126:	f7ff feb0 	bl	8011e8a <LL_TIM_ClearFlag_CC2>
      break;
 801212a:	e030      	b.n	801218e <USBPD_TIM_Start+0xea>
    case TIM_PORT1_CRC:
      TIMX_CHANNEL3_SETEVENT;
 801212c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012130:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012132:	683b      	ldr	r3, [r7, #0]
 8012134:	441a      	add	r2, r3
 8012136:	4b18      	ldr	r3, [pc, #96]	@ (8012198 <USBPD_TIM_Start+0xf4>)
 8012138:	fba3 1302 	umull	r1, r3, r3, r2
 801213c:	0b5b      	lsrs	r3, r3, #13
 801213e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8012142:	fb01 f303 	mul.w	r3, r1, r3
 8012146:	1ad3      	subs	r3, r2, r3
 8012148:	4619      	mov	r1, r3
 801214a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 801214e:	f7ff fe5f 	bl	8011e10 <LL_TIM_OC_SetCompareCH3>
 8012152:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8012156:	f7ff feb9 	bl	8011ecc <LL_TIM_ClearFlag_CC3>
      break;
 801215a:	e018      	b.n	801218e <USBPD_TIM_Start+0xea>
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
 801215c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8012160:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012162:	683b      	ldr	r3, [r7, #0]
 8012164:	441a      	add	r2, r3
 8012166:	4b0c      	ldr	r3, [pc, #48]	@ (8012198 <USBPD_TIM_Start+0xf4>)
 8012168:	fba3 1302 	umull	r1, r3, r3, r2
 801216c:	0b5b      	lsrs	r3, r3, #13
 801216e:	f242 7110 	movw	r1, #10000	@ 0x2710
 8012172:	fb01 f303 	mul.w	r3, r1, r3
 8012176:	1ad3      	subs	r3, r2, r3
 8012178:	4619      	mov	r1, r3
 801217a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 801217e:	f7ff fe55 	bl	8011e2c <LL_TIM_OC_SetCompareCH4>
 8012182:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8012186:	f7ff fec2 	bl	8011f0e <LL_TIM_ClearFlag_CC4>
      break;
 801218a:	e000      	b.n	801218e <USBPD_TIM_Start+0xea>
    default:
      break;
 801218c:	bf00      	nop
  }
}
 801218e:	bf00      	nop
 8012190:	3708      	adds	r7, #8
 8012192:	46bd      	mov	sp, r7
 8012194:	bd80      	pop	{r7, pc}
 8012196:	bf00      	nop
 8012198:	d1b71759 	.word	0xd1b71759

0801219c <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 801219c:	b580      	push	{r7, lr}
 801219e:	b084      	sub	sp, #16
 80121a0:	af00      	add	r7, sp, #0
 80121a2:	4603      	mov	r3, r0
 80121a4:	71fb      	strb	r3, [r7, #7]
  uint32_t _expired = 1u;
 80121a6:	2301      	movs	r3, #1
 80121a8:	60fb      	str	r3, [r7, #12]
  switch (Id)
 80121aa:	79fb      	ldrb	r3, [r7, #7]
 80121ac:	2b03      	cmp	r3, #3
 80121ae:	d823      	bhi.n	80121f8 <USBPD_TIM_IsExpired+0x5c>
 80121b0:	a201      	add	r2, pc, #4	@ (adr r2, 80121b8 <USBPD_TIM_IsExpired+0x1c>)
 80121b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121b6:	bf00      	nop
 80121b8:	080121c9 	.word	0x080121c9
 80121bc:	080121d5 	.word	0x080121d5
 80121c0:	080121e1 	.word	0x080121e1
 80121c4:	080121ed 	.word	0x080121ed
  {
    case TIM_PORT0_CRC:
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 80121c8:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80121cc:	f7ff fe4a 	bl	8011e64 <LL_TIM_IsActiveFlag_CC1>
 80121d0:	60f8      	str	r0, [r7, #12]
      break;
 80121d2:	e012      	b.n	80121fa <USBPD_TIM_IsExpired+0x5e>
    case TIM_PORT0_RETRY:
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 80121d4:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80121d8:	f7ff fe65 	bl	8011ea6 <LL_TIM_IsActiveFlag_CC2>
 80121dc:	60f8      	str	r0, [r7, #12]
      break;
 80121de:	e00c      	b.n	80121fa <USBPD_TIM_IsExpired+0x5e>
    case TIM_PORT1_CRC:
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 80121e0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80121e4:	f7ff fe80 	bl	8011ee8 <LL_TIM_IsActiveFlag_CC3>
 80121e8:	60f8      	str	r0, [r7, #12]
      break;
 80121ea:	e006      	b.n	80121fa <USBPD_TIM_IsExpired+0x5e>
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 80121ec:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80121f0:	f7ff fe9b 	bl	8011f2a <LL_TIM_IsActiveFlag_CC4>
 80121f4:	60f8      	str	r0, [r7, #12]
      break;
 80121f6:	e000      	b.n	80121fa <USBPD_TIM_IsExpired+0x5e>
    default:
      break;
 80121f8:	bf00      	nop
  }
  return _expired;
 80121fa:	68fb      	ldr	r3, [r7, #12]
}
 80121fc:	4618      	mov	r0, r3
 80121fe:	3710      	adds	r7, #16
 8012200:	46bd      	mov	sp, r7
 8012202:	bd80      	pop	{r7, pc}

08012204 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012204:	b580      	push	{r7, lr}
 8012206:	b084      	sub	sp, #16
 8012208:	af00      	add	r7, sp, #0
 801220a:	6078      	str	r0, [r7, #4]
 801220c:	460b      	mov	r3, r1
 801220e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012210:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8012214:	f005 fdce 	bl	8017db4 <USBD_static_malloc>
 8012218:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801221a:	68fb      	ldr	r3, [r7, #12]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d105      	bne.n	801222c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	2200      	movs	r2, #0
 8012224:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 8012228:	2302      	movs	r3, #2
 801222a:	e066      	b.n	80122fa <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	68fa      	ldr	r2, [r7, #12]
 8012230:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012234:	687b      	ldr	r3, [r7, #4]
 8012236:	7c1b      	ldrb	r3, [r3, #16]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d119      	bne.n	8012270 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 801223c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012240:	2202      	movs	r2, #2
 8012242:	2181      	movs	r1, #129	@ 0x81
 8012244:	6878      	ldr	r0, [r7, #4]
 8012246:	f005 fc5c 	bl	8017b02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	2201      	movs	r2, #1
 801224e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012250:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012254:	2202      	movs	r2, #2
 8012256:	2101      	movs	r1, #1
 8012258:	6878      	ldr	r0, [r7, #4]
 801225a:	f005 fc52 	bl	8017b02 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	2201      	movs	r2, #1
 8012262:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	2210      	movs	r2, #16
 801226a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 801226e:	e016      	b.n	801229e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012270:	2340      	movs	r3, #64	@ 0x40
 8012272:	2202      	movs	r2, #2
 8012274:	2181      	movs	r1, #129	@ 0x81
 8012276:	6878      	ldr	r0, [r7, #4]
 8012278:	f005 fc43 	bl	8017b02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	2201      	movs	r2, #1
 8012280:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012282:	2340      	movs	r3, #64	@ 0x40
 8012284:	2202      	movs	r2, #2
 8012286:	2101      	movs	r1, #1
 8012288:	6878      	ldr	r0, [r7, #4]
 801228a:	f005 fc3a 	bl	8017b02 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	2201      	movs	r2, #1
 8012292:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	2210      	movs	r2, #16
 801229a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801229e:	2308      	movs	r3, #8
 80122a0:	2203      	movs	r2, #3
 80122a2:	2182      	movs	r1, #130	@ 0x82
 80122a4:	6878      	ldr	r0, [r7, #4]
 80122a6:	f005 fc2c 	bl	8017b02 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	2201      	movs	r2, #1
 80122ae:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80122b8:	681b      	ldr	r3, [r3, #0]
 80122ba:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80122bc:	68fb      	ldr	r3, [r7, #12]
 80122be:	2200      	movs	r2, #0
 80122c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80122c4:	68fb      	ldr	r3, [r7, #12]
 80122c6:	2200      	movs	r2, #0
 80122c8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	7c1b      	ldrb	r3, [r3, #16]
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d109      	bne.n	80122e8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80122da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80122de:	2101      	movs	r1, #1
 80122e0:	6878      	ldr	r0, [r7, #4]
 80122e2:	f005 fcfd 	bl	8017ce0 <USBD_LL_PrepareReceive>
 80122e6:	e007      	b.n	80122f8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80122e8:	68fb      	ldr	r3, [r7, #12]
 80122ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80122ee:	2340      	movs	r3, #64	@ 0x40
 80122f0:	2101      	movs	r1, #1
 80122f2:	6878      	ldr	r0, [r7, #4]
 80122f4:	f005 fcf4 	bl	8017ce0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80122f8:	2300      	movs	r3, #0
}
 80122fa:	4618      	mov	r0, r3
 80122fc:	3710      	adds	r7, #16
 80122fe:	46bd      	mov	sp, r7
 8012300:	bd80      	pop	{r7, pc}

08012302 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012302:	b580      	push	{r7, lr}
 8012304:	b082      	sub	sp, #8
 8012306:	af00      	add	r7, sp, #0
 8012308:	6078      	str	r0, [r7, #4]
 801230a:	460b      	mov	r3, r1
 801230c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 801230e:	2181      	movs	r1, #129	@ 0x81
 8012310:	6878      	ldr	r0, [r7, #4]
 8012312:	f005 fc1c 	bl	8017b4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	2200      	movs	r2, #0
 801231a:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 801231c:	2101      	movs	r1, #1
 801231e:	6878      	ldr	r0, [r7, #4]
 8012320:	f005 fc15 	bl	8017b4e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	2200      	movs	r2, #0
 8012328:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 801232c:	2182      	movs	r1, #130	@ 0x82
 801232e:	6878      	ldr	r0, [r7, #4]
 8012330:	f005 fc0d 	bl	8017b4e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	2200      	movs	r2, #0
 8012338:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	2200      	movs	r2, #0
 8012340:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801234a:	2b00      	cmp	r3, #0
 801234c:	d00e      	beq.n	801236c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012354:	685b      	ldr	r3, [r3, #4]
 8012356:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801235e:	4618      	mov	r0, r3
 8012360:	f005 fd36 	bl	8017dd0 <USBD_static_free>
    pdev->pClassData = NULL;
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	2200      	movs	r2, #0
 8012368:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801236c:	2300      	movs	r3, #0
}
 801236e:	4618      	mov	r0, r3
 8012370:	3708      	adds	r7, #8
 8012372:	46bd      	mov	sp, r7
 8012374:	bd80      	pop	{r7, pc}
	...

08012378 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8012378:	b580      	push	{r7, lr}
 801237a:	b086      	sub	sp, #24
 801237c:	af00      	add	r7, sp, #0
 801237e:	6078      	str	r0, [r7, #4]
 8012380:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012388:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801238a:	2300      	movs	r3, #0
 801238c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801238e:	2300      	movs	r3, #0
 8012390:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8012392:	2300      	movs	r3, #0
 8012394:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8012396:	693b      	ldr	r3, [r7, #16]
 8012398:	2b00      	cmp	r3, #0
 801239a:	d101      	bne.n	80123a0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 801239c:	2303      	movs	r3, #3
 801239e:	e0af      	b.n	8012500 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80123a0:	683b      	ldr	r3, [r7, #0]
 80123a2:	781b      	ldrb	r3, [r3, #0]
 80123a4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d03f      	beq.n	801242c <USBD_CDC_Setup+0xb4>
 80123ac:	2b20      	cmp	r3, #32
 80123ae:	f040 809f 	bne.w	80124f0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80123b2:	683b      	ldr	r3, [r7, #0]
 80123b4:	88db      	ldrh	r3, [r3, #6]
 80123b6:	2b00      	cmp	r3, #0
 80123b8:	d02e      	beq.n	8012418 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80123ba:	683b      	ldr	r3, [r7, #0]
 80123bc:	781b      	ldrb	r3, [r3, #0]
 80123be:	b25b      	sxtb	r3, r3
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	da16      	bge.n	80123f2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80123c4:	687b      	ldr	r3, [r7, #4]
 80123c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80123ca:	689b      	ldr	r3, [r3, #8]
 80123cc:	683a      	ldr	r2, [r7, #0]
 80123ce:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80123d0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80123d2:	683a      	ldr	r2, [r7, #0]
 80123d4:	88d2      	ldrh	r2, [r2, #6]
 80123d6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80123d8:	683b      	ldr	r3, [r7, #0]
 80123da:	88db      	ldrh	r3, [r3, #6]
 80123dc:	2b07      	cmp	r3, #7
 80123de:	bf28      	it	cs
 80123e0:	2307      	movcs	r3, #7
 80123e2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80123e4:	693b      	ldr	r3, [r7, #16]
 80123e6:	89fa      	ldrh	r2, [r7, #14]
 80123e8:	4619      	mov	r1, r3
 80123ea:	6878      	ldr	r0, [r7, #4]
 80123ec:	f001 fa9f 	bl	801392e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80123f0:	e085      	b.n	80124fe <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80123f2:	683b      	ldr	r3, [r7, #0]
 80123f4:	785a      	ldrb	r2, [r3, #1]
 80123f6:	693b      	ldr	r3, [r7, #16]
 80123f8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80123fc:	683b      	ldr	r3, [r7, #0]
 80123fe:	88db      	ldrh	r3, [r3, #6]
 8012400:	b2da      	uxtb	r2, r3
 8012402:	693b      	ldr	r3, [r7, #16]
 8012404:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8012408:	6939      	ldr	r1, [r7, #16]
 801240a:	683b      	ldr	r3, [r7, #0]
 801240c:	88db      	ldrh	r3, [r3, #6]
 801240e:	461a      	mov	r2, r3
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f001 fab8 	bl	8013986 <USBD_CtlPrepareRx>
      break;
 8012416:	e072      	b.n	80124fe <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801241e:	689b      	ldr	r3, [r3, #8]
 8012420:	683a      	ldr	r2, [r7, #0]
 8012422:	7850      	ldrb	r0, [r2, #1]
 8012424:	2200      	movs	r2, #0
 8012426:	6839      	ldr	r1, [r7, #0]
 8012428:	4798      	blx	r3
      break;
 801242a:	e068      	b.n	80124fe <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801242c:	683b      	ldr	r3, [r7, #0]
 801242e:	785b      	ldrb	r3, [r3, #1]
 8012430:	2b0b      	cmp	r3, #11
 8012432:	d852      	bhi.n	80124da <USBD_CDC_Setup+0x162>
 8012434:	a201      	add	r2, pc, #4	@ (adr r2, 801243c <USBD_CDC_Setup+0xc4>)
 8012436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801243a:	bf00      	nop
 801243c:	0801246d 	.word	0x0801246d
 8012440:	080124e9 	.word	0x080124e9
 8012444:	080124db 	.word	0x080124db
 8012448:	080124db 	.word	0x080124db
 801244c:	080124db 	.word	0x080124db
 8012450:	080124db 	.word	0x080124db
 8012454:	080124db 	.word	0x080124db
 8012458:	080124db 	.word	0x080124db
 801245c:	080124db 	.word	0x080124db
 8012460:	080124db 	.word	0x080124db
 8012464:	08012497 	.word	0x08012497
 8012468:	080124c1 	.word	0x080124c1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012472:	b2db      	uxtb	r3, r3
 8012474:	2b03      	cmp	r3, #3
 8012476:	d107      	bne.n	8012488 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012478:	f107 030a 	add.w	r3, r7, #10
 801247c:	2202      	movs	r2, #2
 801247e:	4619      	mov	r1, r3
 8012480:	6878      	ldr	r0, [r7, #4]
 8012482:	f001 fa54 	bl	801392e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012486:	e032      	b.n	80124ee <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8012488:	6839      	ldr	r1, [r7, #0]
 801248a:	6878      	ldr	r0, [r7, #4]
 801248c:	f001 f9de 	bl	801384c <USBD_CtlError>
            ret = USBD_FAIL;
 8012490:	2303      	movs	r3, #3
 8012492:	75fb      	strb	r3, [r7, #23]
          break;
 8012494:	e02b      	b.n	80124ee <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801249c:	b2db      	uxtb	r3, r3
 801249e:	2b03      	cmp	r3, #3
 80124a0:	d107      	bne.n	80124b2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80124a2:	f107 030d 	add.w	r3, r7, #13
 80124a6:	2201      	movs	r2, #1
 80124a8:	4619      	mov	r1, r3
 80124aa:	6878      	ldr	r0, [r7, #4]
 80124ac:	f001 fa3f 	bl	801392e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80124b0:	e01d      	b.n	80124ee <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80124b2:	6839      	ldr	r1, [r7, #0]
 80124b4:	6878      	ldr	r0, [r7, #4]
 80124b6:	f001 f9c9 	bl	801384c <USBD_CtlError>
            ret = USBD_FAIL;
 80124ba:	2303      	movs	r3, #3
 80124bc:	75fb      	strb	r3, [r7, #23]
          break;
 80124be:	e016      	b.n	80124ee <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80124c6:	b2db      	uxtb	r3, r3
 80124c8:	2b03      	cmp	r3, #3
 80124ca:	d00f      	beq.n	80124ec <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 80124cc:	6839      	ldr	r1, [r7, #0]
 80124ce:	6878      	ldr	r0, [r7, #4]
 80124d0:	f001 f9bc 	bl	801384c <USBD_CtlError>
            ret = USBD_FAIL;
 80124d4:	2303      	movs	r3, #3
 80124d6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80124d8:	e008      	b.n	80124ec <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80124da:	6839      	ldr	r1, [r7, #0]
 80124dc:	6878      	ldr	r0, [r7, #4]
 80124de:	f001 f9b5 	bl	801384c <USBD_CtlError>
          ret = USBD_FAIL;
 80124e2:	2303      	movs	r3, #3
 80124e4:	75fb      	strb	r3, [r7, #23]
          break;
 80124e6:	e002      	b.n	80124ee <USBD_CDC_Setup+0x176>
          break;
 80124e8:	bf00      	nop
 80124ea:	e008      	b.n	80124fe <USBD_CDC_Setup+0x186>
          break;
 80124ec:	bf00      	nop
      }
      break;
 80124ee:	e006      	b.n	80124fe <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80124f0:	6839      	ldr	r1, [r7, #0]
 80124f2:	6878      	ldr	r0, [r7, #4]
 80124f4:	f001 f9aa 	bl	801384c <USBD_CtlError>
      ret = USBD_FAIL;
 80124f8:	2303      	movs	r3, #3
 80124fa:	75fb      	strb	r3, [r7, #23]
      break;
 80124fc:	bf00      	nop
  }

  return (uint8_t)ret;
 80124fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8012500:	4618      	mov	r0, r3
 8012502:	3718      	adds	r7, #24
 8012504:	46bd      	mov	sp, r7
 8012506:	bd80      	pop	{r7, pc}

08012508 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012508:	b580      	push	{r7, lr}
 801250a:	b084      	sub	sp, #16
 801250c:	af00      	add	r7, sp, #0
 801250e:	6078      	str	r0, [r7, #4]
 8012510:	460b      	mov	r3, r1
 8012512:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801251a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012522:	2b00      	cmp	r3, #0
 8012524:	d101      	bne.n	801252a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012526:	2303      	movs	r3, #3
 8012528:	e04f      	b.n	80125ca <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012530:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012532:	78fa      	ldrb	r2, [r7, #3]
 8012534:	6879      	ldr	r1, [r7, #4]
 8012536:	4613      	mov	r3, r2
 8012538:	009b      	lsls	r3, r3, #2
 801253a:	4413      	add	r3, r2
 801253c:	009b      	lsls	r3, r3, #2
 801253e:	440b      	add	r3, r1
 8012540:	3318      	adds	r3, #24
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d029      	beq.n	801259c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8012548:	78fa      	ldrb	r2, [r7, #3]
 801254a:	6879      	ldr	r1, [r7, #4]
 801254c:	4613      	mov	r3, r2
 801254e:	009b      	lsls	r3, r3, #2
 8012550:	4413      	add	r3, r2
 8012552:	009b      	lsls	r3, r3, #2
 8012554:	440b      	add	r3, r1
 8012556:	3318      	adds	r3, #24
 8012558:	681a      	ldr	r2, [r3, #0]
 801255a:	78f9      	ldrb	r1, [r7, #3]
 801255c:	68f8      	ldr	r0, [r7, #12]
 801255e:	460b      	mov	r3, r1
 8012560:	009b      	lsls	r3, r3, #2
 8012562:	440b      	add	r3, r1
 8012564:	00db      	lsls	r3, r3, #3
 8012566:	4403      	add	r3, r0
 8012568:	3320      	adds	r3, #32
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	fbb2 f1f3 	udiv	r1, r2, r3
 8012570:	fb01 f303 	mul.w	r3, r1, r3
 8012574:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012576:	2b00      	cmp	r3, #0
 8012578:	d110      	bne.n	801259c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 801257a:	78fa      	ldrb	r2, [r7, #3]
 801257c:	6879      	ldr	r1, [r7, #4]
 801257e:	4613      	mov	r3, r2
 8012580:	009b      	lsls	r3, r3, #2
 8012582:	4413      	add	r3, r2
 8012584:	009b      	lsls	r3, r3, #2
 8012586:	440b      	add	r3, r1
 8012588:	3318      	adds	r3, #24
 801258a:	2200      	movs	r2, #0
 801258c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801258e:	78f9      	ldrb	r1, [r7, #3]
 8012590:	2300      	movs	r3, #0
 8012592:	2200      	movs	r2, #0
 8012594:	6878      	ldr	r0, [r7, #4]
 8012596:	f005 fb82 	bl	8017c9e <USBD_LL_Transmit>
 801259a:	e015      	b.n	80125c8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 801259c:	68bb      	ldr	r3, [r7, #8]
 801259e:	2200      	movs	r2, #0
 80125a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80125aa:	691b      	ldr	r3, [r3, #16]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	d00b      	beq.n	80125c8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80125b6:	691b      	ldr	r3, [r3, #16]
 80125b8:	68ba      	ldr	r2, [r7, #8]
 80125ba:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80125be:	68ba      	ldr	r2, [r7, #8]
 80125c0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80125c4:	78fa      	ldrb	r2, [r7, #3]
 80125c6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80125c8:	2300      	movs	r3, #0
}
 80125ca:	4618      	mov	r0, r3
 80125cc:	3710      	adds	r7, #16
 80125ce:	46bd      	mov	sp, r7
 80125d0:	bd80      	pop	{r7, pc}

080125d2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80125d2:	b580      	push	{r7, lr}
 80125d4:	b084      	sub	sp, #16
 80125d6:	af00      	add	r7, sp, #0
 80125d8:	6078      	str	r0, [r7, #4]
 80125da:	460b      	mov	r3, r1
 80125dc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80125e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d101      	bne.n	80125f4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80125f0:	2303      	movs	r3, #3
 80125f2:	e015      	b.n	8012620 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80125f4:	78fb      	ldrb	r3, [r7, #3]
 80125f6:	4619      	mov	r1, r3
 80125f8:	6878      	ldr	r0, [r7, #4]
 80125fa:	f005 fb92 	bl	8017d22 <USBD_LL_GetRxDataSize>
 80125fe:	4602      	mov	r2, r0
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801260c:	68db      	ldr	r3, [r3, #12]
 801260e:	68fa      	ldr	r2, [r7, #12]
 8012610:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8012614:	68fa      	ldr	r2, [r7, #12]
 8012616:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 801261a:	4611      	mov	r1, r2
 801261c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801261e:	2300      	movs	r3, #0
}
 8012620:	4618      	mov	r0, r3
 8012622:	3710      	adds	r7, #16
 8012624:	46bd      	mov	sp, r7
 8012626:	bd80      	pop	{r7, pc}

08012628 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8012628:	b580      	push	{r7, lr}
 801262a:	b084      	sub	sp, #16
 801262c:	af00      	add	r7, sp, #0
 801262e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012636:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012638:	68fb      	ldr	r3, [r7, #12]
 801263a:	2b00      	cmp	r3, #0
 801263c:	d101      	bne.n	8012642 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 801263e:	2303      	movs	r3, #3
 8012640:	e01a      	b.n	8012678 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012648:	2b00      	cmp	r3, #0
 801264a:	d014      	beq.n	8012676 <USBD_CDC_EP0_RxReady+0x4e>
 801264c:	68fb      	ldr	r3, [r7, #12]
 801264e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8012652:	2bff      	cmp	r3, #255	@ 0xff
 8012654:	d00f      	beq.n	8012676 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 801265c:	689b      	ldr	r3, [r3, #8]
 801265e:	68fa      	ldr	r2, [r7, #12]
 8012660:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8012664:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8012666:	68fa      	ldr	r2, [r7, #12]
 8012668:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801266c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801266e:	68fb      	ldr	r3, [r7, #12]
 8012670:	22ff      	movs	r2, #255	@ 0xff
 8012672:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8012676:	2300      	movs	r3, #0
}
 8012678:	4618      	mov	r0, r3
 801267a:	3710      	adds	r7, #16
 801267c:	46bd      	mov	sp, r7
 801267e:	bd80      	pop	{r7, pc}

08012680 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012680:	b480      	push	{r7}
 8012682:	b083      	sub	sp, #12
 8012684:	af00      	add	r7, sp, #0
 8012686:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	2243      	movs	r2, #67	@ 0x43
 801268c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801268e:	4b03      	ldr	r3, [pc, #12]	@ (801269c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8012690:	4618      	mov	r0, r3
 8012692:	370c      	adds	r7, #12
 8012694:	46bd      	mov	sp, r7
 8012696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801269a:	4770      	bx	lr
 801269c:	20000098 	.word	0x20000098

080126a0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80126a0:	b480      	push	{r7}
 80126a2:	b083      	sub	sp, #12
 80126a4:	af00      	add	r7, sp, #0
 80126a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	2243      	movs	r2, #67	@ 0x43
 80126ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80126ae:	4b03      	ldr	r3, [pc, #12]	@ (80126bc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80126b0:	4618      	mov	r0, r3
 80126b2:	370c      	adds	r7, #12
 80126b4:	46bd      	mov	sp, r7
 80126b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126ba:	4770      	bx	lr
 80126bc:	20000054 	.word	0x20000054

080126c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80126c0:	b480      	push	{r7}
 80126c2:	b083      	sub	sp, #12
 80126c4:	af00      	add	r7, sp, #0
 80126c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	2243      	movs	r2, #67	@ 0x43
 80126cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80126ce:	4b03      	ldr	r3, [pc, #12]	@ (80126dc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80126d0:	4618      	mov	r0, r3
 80126d2:	370c      	adds	r7, #12
 80126d4:	46bd      	mov	sp, r7
 80126d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126da:	4770      	bx	lr
 80126dc:	200000dc 	.word	0x200000dc

080126e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80126e0:	b480      	push	{r7}
 80126e2:	b083      	sub	sp, #12
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	220a      	movs	r2, #10
 80126ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80126ee:	4b03      	ldr	r3, [pc, #12]	@ (80126fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80126f0:	4618      	mov	r0, r3
 80126f2:	370c      	adds	r7, #12
 80126f4:	46bd      	mov	sp, r7
 80126f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126fa:	4770      	bx	lr
 80126fc:	20000010 	.word	0x20000010

08012700 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012700:	b480      	push	{r7}
 8012702:	b083      	sub	sp, #12
 8012704:	af00      	add	r7, sp, #0
 8012706:	6078      	str	r0, [r7, #4]
 8012708:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801270a:	683b      	ldr	r3, [r7, #0]
 801270c:	2b00      	cmp	r3, #0
 801270e:	d101      	bne.n	8012714 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012710:	2303      	movs	r3, #3
 8012712:	e004      	b.n	801271e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	683a      	ldr	r2, [r7, #0]
 8012718:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 801271c:	2300      	movs	r3, #0
}
 801271e:	4618      	mov	r0, r3
 8012720:	370c      	adds	r7, #12
 8012722:	46bd      	mov	sp, r7
 8012724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012728:	4770      	bx	lr

0801272a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801272a:	b480      	push	{r7}
 801272c:	b087      	sub	sp, #28
 801272e:	af00      	add	r7, sp, #0
 8012730:	60f8      	str	r0, [r7, #12]
 8012732:	60b9      	str	r1, [r7, #8]
 8012734:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012736:	68fb      	ldr	r3, [r7, #12]
 8012738:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801273c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 801273e:	697b      	ldr	r3, [r7, #20]
 8012740:	2b00      	cmp	r3, #0
 8012742:	d101      	bne.n	8012748 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012744:	2303      	movs	r3, #3
 8012746:	e008      	b.n	801275a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8012748:	697b      	ldr	r3, [r7, #20]
 801274a:	68ba      	ldr	r2, [r7, #8]
 801274c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8012750:	697b      	ldr	r3, [r7, #20]
 8012752:	687a      	ldr	r2, [r7, #4]
 8012754:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8012758:	2300      	movs	r3, #0
}
 801275a:	4618      	mov	r0, r3
 801275c:	371c      	adds	r7, #28
 801275e:	46bd      	mov	sp, r7
 8012760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012764:	4770      	bx	lr

08012766 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012766:	b480      	push	{r7}
 8012768:	b085      	sub	sp, #20
 801276a:	af00      	add	r7, sp, #0
 801276c:	6078      	str	r0, [r7, #4]
 801276e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012776:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012778:	68fb      	ldr	r3, [r7, #12]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d101      	bne.n	8012782 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801277e:	2303      	movs	r3, #3
 8012780:	e004      	b.n	801278c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8012782:	68fb      	ldr	r3, [r7, #12]
 8012784:	683a      	ldr	r2, [r7, #0]
 8012786:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801278a:	2300      	movs	r3, #0
}
 801278c:	4618      	mov	r0, r3
 801278e:	3714      	adds	r7, #20
 8012790:	46bd      	mov	sp, r7
 8012792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012796:	4770      	bx	lr

08012798 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012798:	b580      	push	{r7, lr}
 801279a:	b084      	sub	sp, #16
 801279c:	af00      	add	r7, sp, #0
 801279e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80127a0:	687b      	ldr	r3, [r7, #4]
 80127a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80127a6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d101      	bne.n	80127b6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80127b2:	2303      	movs	r3, #3
 80127b4:	e016      	b.n	80127e4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	7c1b      	ldrb	r3, [r3, #16]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d109      	bne.n	80127d2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80127be:	68fb      	ldr	r3, [r7, #12]
 80127c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80127c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80127c8:	2101      	movs	r1, #1
 80127ca:	6878      	ldr	r0, [r7, #4]
 80127cc:	f005 fa88 	bl	8017ce0 <USBD_LL_PrepareReceive>
 80127d0:	e007      	b.n	80127e2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80127d2:	68fb      	ldr	r3, [r7, #12]
 80127d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80127d8:	2340      	movs	r3, #64	@ 0x40
 80127da:	2101      	movs	r1, #1
 80127dc:	6878      	ldr	r0, [r7, #4]
 80127de:	f005 fa7f 	bl	8017ce0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80127e2:	2300      	movs	r3, #0
}
 80127e4:	4618      	mov	r0, r3
 80127e6:	3710      	adds	r7, #16
 80127e8:	46bd      	mov	sp, r7
 80127ea:	bd80      	pop	{r7, pc}

080127ec <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80127ec:	b580      	push	{r7, lr}
 80127ee:	b086      	sub	sp, #24
 80127f0:	af00      	add	r7, sp, #0
 80127f2:	60f8      	str	r0, [r7, #12]
 80127f4:	60b9      	str	r1, [r7, #8]
 80127f6:	4613      	mov	r3, r2
 80127f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80127fa:	68fb      	ldr	r3, [r7, #12]
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d101      	bne.n	8012804 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8012800:	2303      	movs	r3, #3
 8012802:	e01f      	b.n	8012844 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8012804:	68fb      	ldr	r3, [r7, #12]
 8012806:	2200      	movs	r2, #0
 8012808:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 801280c:	68fb      	ldr	r3, [r7, #12]
 801280e:	2200      	movs	r2, #0
 8012810:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8012814:	68fb      	ldr	r3, [r7, #12]
 8012816:	2200      	movs	r2, #0
 8012818:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801281c:	68bb      	ldr	r3, [r7, #8]
 801281e:	2b00      	cmp	r3, #0
 8012820:	d003      	beq.n	801282a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	68ba      	ldr	r2, [r7, #8]
 8012826:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	2201      	movs	r2, #1
 801282e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	79fa      	ldrb	r2, [r7, #7]
 8012836:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012838:	68f8      	ldr	r0, [r7, #12]
 801283a:	f005 f8e7 	bl	8017a0c <USBD_LL_Init>
 801283e:	4603      	mov	r3, r0
 8012840:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012842:	7dfb      	ldrb	r3, [r7, #23]
}
 8012844:	4618      	mov	r0, r3
 8012846:	3718      	adds	r7, #24
 8012848:	46bd      	mov	sp, r7
 801284a:	bd80      	pop	{r7, pc}

0801284c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801284c:	b580      	push	{r7, lr}
 801284e:	b084      	sub	sp, #16
 8012850:	af00      	add	r7, sp, #0
 8012852:	6078      	str	r0, [r7, #4]
 8012854:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012856:	2300      	movs	r3, #0
 8012858:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801285a:	683b      	ldr	r3, [r7, #0]
 801285c:	2b00      	cmp	r3, #0
 801285e:	d101      	bne.n	8012864 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8012860:	2303      	movs	r3, #3
 8012862:	e016      	b.n	8012892 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	683a      	ldr	r2, [r7, #0]
 8012868:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012874:	2b00      	cmp	r3, #0
 8012876:	d00b      	beq.n	8012890 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801287e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012880:	f107 020e 	add.w	r2, r7, #14
 8012884:	4610      	mov	r0, r2
 8012886:	4798      	blx	r3
 8012888:	4602      	mov	r2, r0
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8012890:	2300      	movs	r3, #0
}
 8012892:	4618      	mov	r0, r3
 8012894:	3710      	adds	r7, #16
 8012896:	46bd      	mov	sp, r7
 8012898:	bd80      	pop	{r7, pc}

0801289a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801289a:	b580      	push	{r7, lr}
 801289c:	b082      	sub	sp, #8
 801289e:	af00      	add	r7, sp, #0
 80128a0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80128a2:	6878      	ldr	r0, [r7, #4]
 80128a4:	f005 f912 	bl	8017acc <USBD_LL_Start>
 80128a8:	4603      	mov	r3, r0
}
 80128aa:	4618      	mov	r0, r3
 80128ac:	3708      	adds	r7, #8
 80128ae:	46bd      	mov	sp, r7
 80128b0:	bd80      	pop	{r7, pc}

080128b2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80128b2:	b480      	push	{r7}
 80128b4:	b083      	sub	sp, #12
 80128b6:	af00      	add	r7, sp, #0
 80128b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80128ba:	2300      	movs	r3, #0
}
 80128bc:	4618      	mov	r0, r3
 80128be:	370c      	adds	r7, #12
 80128c0:	46bd      	mov	sp, r7
 80128c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128c6:	4770      	bx	lr

080128c8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80128c8:	b580      	push	{r7, lr}
 80128ca:	b084      	sub	sp, #16
 80128cc:	af00      	add	r7, sp, #0
 80128ce:	6078      	str	r0, [r7, #4]
 80128d0:	460b      	mov	r3, r1
 80128d2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80128d4:	2303      	movs	r3, #3
 80128d6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d009      	beq.n	80128f6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	78fa      	ldrb	r2, [r7, #3]
 80128ec:	4611      	mov	r1, r2
 80128ee:	6878      	ldr	r0, [r7, #4]
 80128f0:	4798      	blx	r3
 80128f2:	4603      	mov	r3, r0
 80128f4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80128f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80128f8:	4618      	mov	r0, r3
 80128fa:	3710      	adds	r7, #16
 80128fc:	46bd      	mov	sp, r7
 80128fe:	bd80      	pop	{r7, pc}

08012900 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012900:	b580      	push	{r7, lr}
 8012902:	b082      	sub	sp, #8
 8012904:	af00      	add	r7, sp, #0
 8012906:	6078      	str	r0, [r7, #4]
 8012908:	460b      	mov	r3, r1
 801290a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 801290c:	687b      	ldr	r3, [r7, #4]
 801290e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012912:	2b00      	cmp	r3, #0
 8012914:	d007      	beq.n	8012926 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801291c:	685b      	ldr	r3, [r3, #4]
 801291e:	78fa      	ldrb	r2, [r7, #3]
 8012920:	4611      	mov	r1, r2
 8012922:	6878      	ldr	r0, [r7, #4]
 8012924:	4798      	blx	r3
  }

  return USBD_OK;
 8012926:	2300      	movs	r3, #0
}
 8012928:	4618      	mov	r0, r3
 801292a:	3708      	adds	r7, #8
 801292c:	46bd      	mov	sp, r7
 801292e:	bd80      	pop	{r7, pc}

08012930 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012930:	b580      	push	{r7, lr}
 8012932:	b084      	sub	sp, #16
 8012934:	af00      	add	r7, sp, #0
 8012936:	6078      	str	r0, [r7, #4]
 8012938:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012940:	6839      	ldr	r1, [r7, #0]
 8012942:	4618      	mov	r0, r3
 8012944:	f000 ff48 	bl	80137d8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	2201      	movs	r2, #1
 801294c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8012956:	461a      	mov	r2, r3
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012964:	f003 031f 	and.w	r3, r3, #31
 8012968:	2b02      	cmp	r3, #2
 801296a:	d01a      	beq.n	80129a2 <USBD_LL_SetupStage+0x72>
 801296c:	2b02      	cmp	r3, #2
 801296e:	d822      	bhi.n	80129b6 <USBD_LL_SetupStage+0x86>
 8012970:	2b00      	cmp	r3, #0
 8012972:	d002      	beq.n	801297a <USBD_LL_SetupStage+0x4a>
 8012974:	2b01      	cmp	r3, #1
 8012976:	d00a      	beq.n	801298e <USBD_LL_SetupStage+0x5e>
 8012978:	e01d      	b.n	80129b6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801297a:	687b      	ldr	r3, [r7, #4]
 801297c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012980:	4619      	mov	r1, r3
 8012982:	6878      	ldr	r0, [r7, #4]
 8012984:	f000 f9f0 	bl	8012d68 <USBD_StdDevReq>
 8012988:	4603      	mov	r3, r0
 801298a:	73fb      	strb	r3, [r7, #15]
      break;
 801298c:	e020      	b.n	80129d0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012994:	4619      	mov	r1, r3
 8012996:	6878      	ldr	r0, [r7, #4]
 8012998:	f000 fa54 	bl	8012e44 <USBD_StdItfReq>
 801299c:	4603      	mov	r3, r0
 801299e:	73fb      	strb	r3, [r7, #15]
      break;
 80129a0:	e016      	b.n	80129d0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80129a8:	4619      	mov	r1, r3
 80129aa:	6878      	ldr	r0, [r7, #4]
 80129ac:	f000 fa93 	bl	8012ed6 <USBD_StdEPReq>
 80129b0:	4603      	mov	r3, r0
 80129b2:	73fb      	strb	r3, [r7, #15]
      break;
 80129b4:	e00c      	b.n	80129d0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80129bc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80129c0:	b2db      	uxtb	r3, r3
 80129c2:	4619      	mov	r1, r3
 80129c4:	6878      	ldr	r0, [r7, #4]
 80129c6:	f005 f8e1 	bl	8017b8c <USBD_LL_StallEP>
 80129ca:	4603      	mov	r3, r0
 80129cc:	73fb      	strb	r3, [r7, #15]
      break;
 80129ce:	bf00      	nop
  }

  return ret;
 80129d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80129d2:	4618      	mov	r0, r3
 80129d4:	3710      	adds	r7, #16
 80129d6:	46bd      	mov	sp, r7
 80129d8:	bd80      	pop	{r7, pc}

080129da <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80129da:	b580      	push	{r7, lr}
 80129dc:	b086      	sub	sp, #24
 80129de:	af00      	add	r7, sp, #0
 80129e0:	60f8      	str	r0, [r7, #12]
 80129e2:	460b      	mov	r3, r1
 80129e4:	607a      	str	r2, [r7, #4]
 80129e6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80129e8:	7afb      	ldrb	r3, [r7, #11]
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d138      	bne.n	8012a60 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80129f4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80129fc:	2b03      	cmp	r3, #3
 80129fe:	d14a      	bne.n	8012a96 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8012a00:	693b      	ldr	r3, [r7, #16]
 8012a02:	689a      	ldr	r2, [r3, #8]
 8012a04:	693b      	ldr	r3, [r7, #16]
 8012a06:	68db      	ldr	r3, [r3, #12]
 8012a08:	429a      	cmp	r2, r3
 8012a0a:	d913      	bls.n	8012a34 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012a0c:	693b      	ldr	r3, [r7, #16]
 8012a0e:	689a      	ldr	r2, [r3, #8]
 8012a10:	693b      	ldr	r3, [r7, #16]
 8012a12:	68db      	ldr	r3, [r3, #12]
 8012a14:	1ad2      	subs	r2, r2, r3
 8012a16:	693b      	ldr	r3, [r7, #16]
 8012a18:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012a1a:	693b      	ldr	r3, [r7, #16]
 8012a1c:	68da      	ldr	r2, [r3, #12]
 8012a1e:	693b      	ldr	r3, [r7, #16]
 8012a20:	689b      	ldr	r3, [r3, #8]
 8012a22:	4293      	cmp	r3, r2
 8012a24:	bf28      	it	cs
 8012a26:	4613      	movcs	r3, r2
 8012a28:	461a      	mov	r2, r3
 8012a2a:	6879      	ldr	r1, [r7, #4]
 8012a2c:	68f8      	ldr	r0, [r7, #12]
 8012a2e:	f000 ffc7 	bl	80139c0 <USBD_CtlContinueRx>
 8012a32:	e030      	b.n	8012a96 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a3a:	b2db      	uxtb	r3, r3
 8012a3c:	2b03      	cmp	r3, #3
 8012a3e:	d10b      	bne.n	8012a58 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8012a40:	68fb      	ldr	r3, [r7, #12]
 8012a42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a46:	691b      	ldr	r3, [r3, #16]
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	d005      	beq.n	8012a58 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8012a4c:	68fb      	ldr	r3, [r7, #12]
 8012a4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a52:	691b      	ldr	r3, [r3, #16]
 8012a54:	68f8      	ldr	r0, [r7, #12]
 8012a56:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012a58:	68f8      	ldr	r0, [r7, #12]
 8012a5a:	f000 ffc2 	bl	80139e2 <USBD_CtlSendStatus>
 8012a5e:	e01a      	b.n	8012a96 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a60:	68fb      	ldr	r3, [r7, #12]
 8012a62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a66:	b2db      	uxtb	r3, r3
 8012a68:	2b03      	cmp	r3, #3
 8012a6a:	d114      	bne.n	8012a96 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8012a6c:	68fb      	ldr	r3, [r7, #12]
 8012a6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a72:	699b      	ldr	r3, [r3, #24]
 8012a74:	2b00      	cmp	r3, #0
 8012a76:	d00e      	beq.n	8012a96 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a7e:	699b      	ldr	r3, [r3, #24]
 8012a80:	7afa      	ldrb	r2, [r7, #11]
 8012a82:	4611      	mov	r1, r2
 8012a84:	68f8      	ldr	r0, [r7, #12]
 8012a86:	4798      	blx	r3
 8012a88:	4603      	mov	r3, r0
 8012a8a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012a8c:	7dfb      	ldrb	r3, [r7, #23]
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d001      	beq.n	8012a96 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8012a92:	7dfb      	ldrb	r3, [r7, #23]
 8012a94:	e000      	b.n	8012a98 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8012a96:	2300      	movs	r3, #0
}
 8012a98:	4618      	mov	r0, r3
 8012a9a:	3718      	adds	r7, #24
 8012a9c:	46bd      	mov	sp, r7
 8012a9e:	bd80      	pop	{r7, pc}

08012aa0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012aa0:	b580      	push	{r7, lr}
 8012aa2:	b086      	sub	sp, #24
 8012aa4:	af00      	add	r7, sp, #0
 8012aa6:	60f8      	str	r0, [r7, #12]
 8012aa8:	460b      	mov	r3, r1
 8012aaa:	607a      	str	r2, [r7, #4]
 8012aac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012aae:	7afb      	ldrb	r3, [r7, #11]
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d16b      	bne.n	8012b8c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	3314      	adds	r3, #20
 8012ab8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012ac0:	2b02      	cmp	r3, #2
 8012ac2:	d156      	bne.n	8012b72 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8012ac4:	693b      	ldr	r3, [r7, #16]
 8012ac6:	689a      	ldr	r2, [r3, #8]
 8012ac8:	693b      	ldr	r3, [r7, #16]
 8012aca:	68db      	ldr	r3, [r3, #12]
 8012acc:	429a      	cmp	r2, r3
 8012ace:	d914      	bls.n	8012afa <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012ad0:	693b      	ldr	r3, [r7, #16]
 8012ad2:	689a      	ldr	r2, [r3, #8]
 8012ad4:	693b      	ldr	r3, [r7, #16]
 8012ad6:	68db      	ldr	r3, [r3, #12]
 8012ad8:	1ad2      	subs	r2, r2, r3
 8012ada:	693b      	ldr	r3, [r7, #16]
 8012adc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8012ade:	693b      	ldr	r3, [r7, #16]
 8012ae0:	689b      	ldr	r3, [r3, #8]
 8012ae2:	461a      	mov	r2, r3
 8012ae4:	6879      	ldr	r1, [r7, #4]
 8012ae6:	68f8      	ldr	r0, [r7, #12]
 8012ae8:	f000 ff3c 	bl	8013964 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012aec:	2300      	movs	r3, #0
 8012aee:	2200      	movs	r2, #0
 8012af0:	2100      	movs	r1, #0
 8012af2:	68f8      	ldr	r0, [r7, #12]
 8012af4:	f005 f8f4 	bl	8017ce0 <USBD_LL_PrepareReceive>
 8012af8:	e03b      	b.n	8012b72 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012afa:	693b      	ldr	r3, [r7, #16]
 8012afc:	68da      	ldr	r2, [r3, #12]
 8012afe:	693b      	ldr	r3, [r7, #16]
 8012b00:	689b      	ldr	r3, [r3, #8]
 8012b02:	429a      	cmp	r2, r3
 8012b04:	d11c      	bne.n	8012b40 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8012b06:	693b      	ldr	r3, [r7, #16]
 8012b08:	685a      	ldr	r2, [r3, #4]
 8012b0a:	693b      	ldr	r3, [r7, #16]
 8012b0c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012b0e:	429a      	cmp	r2, r3
 8012b10:	d316      	bcc.n	8012b40 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8012b12:	693b      	ldr	r3, [r7, #16]
 8012b14:	685a      	ldr	r2, [r3, #4]
 8012b16:	68fb      	ldr	r3, [r7, #12]
 8012b18:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012b1c:	429a      	cmp	r2, r3
 8012b1e:	d20f      	bcs.n	8012b40 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012b20:	2200      	movs	r2, #0
 8012b22:	2100      	movs	r1, #0
 8012b24:	68f8      	ldr	r0, [r7, #12]
 8012b26:	f000 ff1d 	bl	8013964 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012b2a:	68fb      	ldr	r3, [r7, #12]
 8012b2c:	2200      	movs	r2, #0
 8012b2e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012b32:	2300      	movs	r3, #0
 8012b34:	2200      	movs	r2, #0
 8012b36:	2100      	movs	r1, #0
 8012b38:	68f8      	ldr	r0, [r7, #12]
 8012b3a:	f005 f8d1 	bl	8017ce0 <USBD_LL_PrepareReceive>
 8012b3e:	e018      	b.n	8012b72 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b40:	68fb      	ldr	r3, [r7, #12]
 8012b42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b46:	b2db      	uxtb	r3, r3
 8012b48:	2b03      	cmp	r3, #3
 8012b4a:	d10b      	bne.n	8012b64 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8012b4c:	68fb      	ldr	r3, [r7, #12]
 8012b4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b52:	68db      	ldr	r3, [r3, #12]
 8012b54:	2b00      	cmp	r3, #0
 8012b56:	d005      	beq.n	8012b64 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8012b58:	68fb      	ldr	r3, [r7, #12]
 8012b5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b5e:	68db      	ldr	r3, [r3, #12]
 8012b60:	68f8      	ldr	r0, [r7, #12]
 8012b62:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012b64:	2180      	movs	r1, #128	@ 0x80
 8012b66:	68f8      	ldr	r0, [r7, #12]
 8012b68:	f005 f810 	bl	8017b8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012b6c:	68f8      	ldr	r0, [r7, #12]
 8012b6e:	f000 ff4b 	bl	8013a08 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8012b78:	2b01      	cmp	r3, #1
 8012b7a:	d122      	bne.n	8012bc2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8012b7c:	68f8      	ldr	r0, [r7, #12]
 8012b7e:	f7ff fe98 	bl	80128b2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012b82:	68fb      	ldr	r3, [r7, #12]
 8012b84:	2200      	movs	r2, #0
 8012b86:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8012b8a:	e01a      	b.n	8012bc2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b8c:	68fb      	ldr	r3, [r7, #12]
 8012b8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b92:	b2db      	uxtb	r3, r3
 8012b94:	2b03      	cmp	r3, #3
 8012b96:	d114      	bne.n	8012bc2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b9e:	695b      	ldr	r3, [r3, #20]
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	d00e      	beq.n	8012bc2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8012ba4:	68fb      	ldr	r3, [r7, #12]
 8012ba6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012baa:	695b      	ldr	r3, [r3, #20]
 8012bac:	7afa      	ldrb	r2, [r7, #11]
 8012bae:	4611      	mov	r1, r2
 8012bb0:	68f8      	ldr	r0, [r7, #12]
 8012bb2:	4798      	blx	r3
 8012bb4:	4603      	mov	r3, r0
 8012bb6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012bb8:	7dfb      	ldrb	r3, [r7, #23]
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	d001      	beq.n	8012bc2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8012bbe:	7dfb      	ldrb	r3, [r7, #23]
 8012bc0:	e000      	b.n	8012bc4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8012bc2:	2300      	movs	r3, #0
}
 8012bc4:	4618      	mov	r0, r3
 8012bc6:	3718      	adds	r7, #24
 8012bc8:	46bd      	mov	sp, r7
 8012bca:	bd80      	pop	{r7, pc}

08012bcc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012bcc:	b580      	push	{r7, lr}
 8012bce:	b082      	sub	sp, #8
 8012bd0:	af00      	add	r7, sp, #0
 8012bd2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	2201      	movs	r2, #1
 8012bd8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	2200      	movs	r2, #0
 8012be0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	2200      	movs	r2, #0
 8012be8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	2200      	movs	r2, #0
 8012bee:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d101      	bne.n	8012c00 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8012bfc:	2303      	movs	r3, #3
 8012bfe:	e02f      	b.n	8012c60 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	d00f      	beq.n	8012c2a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8012c0a:	687b      	ldr	r3, [r7, #4]
 8012c0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c10:	685b      	ldr	r3, [r3, #4]
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	d009      	beq.n	8012c2a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c1c:	685b      	ldr	r3, [r3, #4]
 8012c1e:	687a      	ldr	r2, [r7, #4]
 8012c20:	6852      	ldr	r2, [r2, #4]
 8012c22:	b2d2      	uxtb	r2, r2
 8012c24:	4611      	mov	r1, r2
 8012c26:	6878      	ldr	r0, [r7, #4]
 8012c28:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012c2a:	2340      	movs	r3, #64	@ 0x40
 8012c2c:	2200      	movs	r2, #0
 8012c2e:	2100      	movs	r1, #0
 8012c30:	6878      	ldr	r0, [r7, #4]
 8012c32:	f004 ff66 	bl	8017b02 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	2201      	movs	r2, #1
 8012c3a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	2240      	movs	r2, #64	@ 0x40
 8012c42:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012c46:	2340      	movs	r3, #64	@ 0x40
 8012c48:	2200      	movs	r2, #0
 8012c4a:	2180      	movs	r1, #128	@ 0x80
 8012c4c:	6878      	ldr	r0, [r7, #4]
 8012c4e:	f004 ff58 	bl	8017b02 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012c52:	687b      	ldr	r3, [r7, #4]
 8012c54:	2201      	movs	r2, #1
 8012c56:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	2240      	movs	r2, #64	@ 0x40
 8012c5c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8012c5e:	2300      	movs	r3, #0
}
 8012c60:	4618      	mov	r0, r3
 8012c62:	3708      	adds	r7, #8
 8012c64:	46bd      	mov	sp, r7
 8012c66:	bd80      	pop	{r7, pc}

08012c68 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012c68:	b480      	push	{r7}
 8012c6a:	b083      	sub	sp, #12
 8012c6c:	af00      	add	r7, sp, #0
 8012c6e:	6078      	str	r0, [r7, #4]
 8012c70:	460b      	mov	r3, r1
 8012c72:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	78fa      	ldrb	r2, [r7, #3]
 8012c78:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012c7a:	2300      	movs	r3, #0
}
 8012c7c:	4618      	mov	r0, r3
 8012c7e:	370c      	adds	r7, #12
 8012c80:	46bd      	mov	sp, r7
 8012c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c86:	4770      	bx	lr

08012c88 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012c88:	b480      	push	{r7}
 8012c8a:	b083      	sub	sp, #12
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c96:	b2da      	uxtb	r2, r3
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	2204      	movs	r2, #4
 8012ca2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012ca6:	2300      	movs	r3, #0
}
 8012ca8:	4618      	mov	r0, r3
 8012caa:	370c      	adds	r7, #12
 8012cac:	46bd      	mov	sp, r7
 8012cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cb2:	4770      	bx	lr

08012cb4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012cb4:	b480      	push	{r7}
 8012cb6:	b083      	sub	sp, #12
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012cc2:	b2db      	uxtb	r3, r3
 8012cc4:	2b04      	cmp	r3, #4
 8012cc6:	d106      	bne.n	8012cd6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012cc8:	687b      	ldr	r3, [r7, #4]
 8012cca:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012cce:	b2da      	uxtb	r2, r3
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8012cd6:	2300      	movs	r3, #0
}
 8012cd8:	4618      	mov	r0, r3
 8012cda:	370c      	adds	r7, #12
 8012cdc:	46bd      	mov	sp, r7
 8012cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ce2:	4770      	bx	lr

08012ce4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012ce4:	b580      	push	{r7, lr}
 8012ce6:	b082      	sub	sp, #8
 8012ce8:	af00      	add	r7, sp, #0
 8012cea:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8012cec:	687b      	ldr	r3, [r7, #4]
 8012cee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d101      	bne.n	8012cfa <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8012cf6:	2303      	movs	r3, #3
 8012cf8:	e012      	b.n	8012d20 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012d00:	b2db      	uxtb	r3, r3
 8012d02:	2b03      	cmp	r3, #3
 8012d04:	d10b      	bne.n	8012d1e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d0c:	69db      	ldr	r3, [r3, #28]
 8012d0e:	2b00      	cmp	r3, #0
 8012d10:	d005      	beq.n	8012d1e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d18:	69db      	ldr	r3, [r3, #28]
 8012d1a:	6878      	ldr	r0, [r7, #4]
 8012d1c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012d1e:	2300      	movs	r3, #0
}
 8012d20:	4618      	mov	r0, r3
 8012d22:	3708      	adds	r7, #8
 8012d24:	46bd      	mov	sp, r7
 8012d26:	bd80      	pop	{r7, pc}

08012d28 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012d28:	b480      	push	{r7}
 8012d2a:	b087      	sub	sp, #28
 8012d2c:	af00      	add	r7, sp, #0
 8012d2e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012d34:	697b      	ldr	r3, [r7, #20]
 8012d36:	781b      	ldrb	r3, [r3, #0]
 8012d38:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012d3a:	697b      	ldr	r3, [r7, #20]
 8012d3c:	3301      	adds	r3, #1
 8012d3e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012d40:	697b      	ldr	r3, [r7, #20]
 8012d42:	781b      	ldrb	r3, [r3, #0]
 8012d44:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012d46:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8012d4a:	021b      	lsls	r3, r3, #8
 8012d4c:	b21a      	sxth	r2, r3
 8012d4e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012d52:	4313      	orrs	r3, r2
 8012d54:	b21b      	sxth	r3, r3
 8012d56:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012d58:	89fb      	ldrh	r3, [r7, #14]
}
 8012d5a:	4618      	mov	r0, r3
 8012d5c:	371c      	adds	r7, #28
 8012d5e:	46bd      	mov	sp, r7
 8012d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d64:	4770      	bx	lr
	...

08012d68 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012d68:	b580      	push	{r7, lr}
 8012d6a:	b084      	sub	sp, #16
 8012d6c:	af00      	add	r7, sp, #0
 8012d6e:	6078      	str	r0, [r7, #4]
 8012d70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012d72:	2300      	movs	r3, #0
 8012d74:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012d76:	683b      	ldr	r3, [r7, #0]
 8012d78:	781b      	ldrb	r3, [r3, #0]
 8012d7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012d7e:	2b40      	cmp	r3, #64	@ 0x40
 8012d80:	d005      	beq.n	8012d8e <USBD_StdDevReq+0x26>
 8012d82:	2b40      	cmp	r3, #64	@ 0x40
 8012d84:	d853      	bhi.n	8012e2e <USBD_StdDevReq+0xc6>
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d00b      	beq.n	8012da2 <USBD_StdDevReq+0x3a>
 8012d8a:	2b20      	cmp	r3, #32
 8012d8c:	d14f      	bne.n	8012e2e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012d94:	689b      	ldr	r3, [r3, #8]
 8012d96:	6839      	ldr	r1, [r7, #0]
 8012d98:	6878      	ldr	r0, [r7, #4]
 8012d9a:	4798      	blx	r3
 8012d9c:	4603      	mov	r3, r0
 8012d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8012da0:	e04a      	b.n	8012e38 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012da2:	683b      	ldr	r3, [r7, #0]
 8012da4:	785b      	ldrb	r3, [r3, #1]
 8012da6:	2b09      	cmp	r3, #9
 8012da8:	d83b      	bhi.n	8012e22 <USBD_StdDevReq+0xba>
 8012daa:	a201      	add	r2, pc, #4	@ (adr r2, 8012db0 <USBD_StdDevReq+0x48>)
 8012dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012db0:	08012e05 	.word	0x08012e05
 8012db4:	08012e19 	.word	0x08012e19
 8012db8:	08012e23 	.word	0x08012e23
 8012dbc:	08012e0f 	.word	0x08012e0f
 8012dc0:	08012e23 	.word	0x08012e23
 8012dc4:	08012de3 	.word	0x08012de3
 8012dc8:	08012dd9 	.word	0x08012dd9
 8012dcc:	08012e23 	.word	0x08012e23
 8012dd0:	08012dfb 	.word	0x08012dfb
 8012dd4:	08012ded 	.word	0x08012ded
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012dd8:	6839      	ldr	r1, [r7, #0]
 8012dda:	6878      	ldr	r0, [r7, #4]
 8012ddc:	f000 f9de 	bl	801319c <USBD_GetDescriptor>
          break;
 8012de0:	e024      	b.n	8012e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012de2:	6839      	ldr	r1, [r7, #0]
 8012de4:	6878      	ldr	r0, [r7, #4]
 8012de6:	f000 fb6d 	bl	80134c4 <USBD_SetAddress>
          break;
 8012dea:	e01f      	b.n	8012e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012dec:	6839      	ldr	r1, [r7, #0]
 8012dee:	6878      	ldr	r0, [r7, #4]
 8012df0:	f000 fbac 	bl	801354c <USBD_SetConfig>
 8012df4:	4603      	mov	r3, r0
 8012df6:	73fb      	strb	r3, [r7, #15]
          break;
 8012df8:	e018      	b.n	8012e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012dfa:	6839      	ldr	r1, [r7, #0]
 8012dfc:	6878      	ldr	r0, [r7, #4]
 8012dfe:	f000 fc4b 	bl	8013698 <USBD_GetConfig>
          break;
 8012e02:	e013      	b.n	8012e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012e04:	6839      	ldr	r1, [r7, #0]
 8012e06:	6878      	ldr	r0, [r7, #4]
 8012e08:	f000 fc7c 	bl	8013704 <USBD_GetStatus>
          break;
 8012e0c:	e00e      	b.n	8012e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012e0e:	6839      	ldr	r1, [r7, #0]
 8012e10:	6878      	ldr	r0, [r7, #4]
 8012e12:	f000 fcab 	bl	801376c <USBD_SetFeature>
          break;
 8012e16:	e009      	b.n	8012e2c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012e18:	6839      	ldr	r1, [r7, #0]
 8012e1a:	6878      	ldr	r0, [r7, #4]
 8012e1c:	f000 fcba 	bl	8013794 <USBD_ClrFeature>
          break;
 8012e20:	e004      	b.n	8012e2c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8012e22:	6839      	ldr	r1, [r7, #0]
 8012e24:	6878      	ldr	r0, [r7, #4]
 8012e26:	f000 fd11 	bl	801384c <USBD_CtlError>
          break;
 8012e2a:	bf00      	nop
      }
      break;
 8012e2c:	e004      	b.n	8012e38 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8012e2e:	6839      	ldr	r1, [r7, #0]
 8012e30:	6878      	ldr	r0, [r7, #4]
 8012e32:	f000 fd0b 	bl	801384c <USBD_CtlError>
      break;
 8012e36:	bf00      	nop
  }

  return ret;
 8012e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e3a:	4618      	mov	r0, r3
 8012e3c:	3710      	adds	r7, #16
 8012e3e:	46bd      	mov	sp, r7
 8012e40:	bd80      	pop	{r7, pc}
 8012e42:	bf00      	nop

08012e44 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012e44:	b580      	push	{r7, lr}
 8012e46:	b084      	sub	sp, #16
 8012e48:	af00      	add	r7, sp, #0
 8012e4a:	6078      	str	r0, [r7, #4]
 8012e4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012e4e:	2300      	movs	r3, #0
 8012e50:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012e52:	683b      	ldr	r3, [r7, #0]
 8012e54:	781b      	ldrb	r3, [r3, #0]
 8012e56:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012e5a:	2b40      	cmp	r3, #64	@ 0x40
 8012e5c:	d005      	beq.n	8012e6a <USBD_StdItfReq+0x26>
 8012e5e:	2b40      	cmp	r3, #64	@ 0x40
 8012e60:	d82f      	bhi.n	8012ec2 <USBD_StdItfReq+0x7e>
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d001      	beq.n	8012e6a <USBD_StdItfReq+0x26>
 8012e66:	2b20      	cmp	r3, #32
 8012e68:	d12b      	bne.n	8012ec2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e70:	b2db      	uxtb	r3, r3
 8012e72:	3b01      	subs	r3, #1
 8012e74:	2b02      	cmp	r3, #2
 8012e76:	d81d      	bhi.n	8012eb4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012e78:	683b      	ldr	r3, [r7, #0]
 8012e7a:	889b      	ldrh	r3, [r3, #4]
 8012e7c:	b2db      	uxtb	r3, r3
 8012e7e:	2b01      	cmp	r3, #1
 8012e80:	d813      	bhi.n	8012eaa <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e88:	689b      	ldr	r3, [r3, #8]
 8012e8a:	6839      	ldr	r1, [r7, #0]
 8012e8c:	6878      	ldr	r0, [r7, #4]
 8012e8e:	4798      	blx	r3
 8012e90:	4603      	mov	r3, r0
 8012e92:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012e94:	683b      	ldr	r3, [r7, #0]
 8012e96:	88db      	ldrh	r3, [r3, #6]
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d110      	bne.n	8012ebe <USBD_StdItfReq+0x7a>
 8012e9c:	7bfb      	ldrb	r3, [r7, #15]
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d10d      	bne.n	8012ebe <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012ea2:	6878      	ldr	r0, [r7, #4]
 8012ea4:	f000 fd9d 	bl	80139e2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012ea8:	e009      	b.n	8012ebe <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8012eaa:	6839      	ldr	r1, [r7, #0]
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	f000 fccd 	bl	801384c <USBD_CtlError>
          break;
 8012eb2:	e004      	b.n	8012ebe <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8012eb4:	6839      	ldr	r1, [r7, #0]
 8012eb6:	6878      	ldr	r0, [r7, #4]
 8012eb8:	f000 fcc8 	bl	801384c <USBD_CtlError>
          break;
 8012ebc:	e000      	b.n	8012ec0 <USBD_StdItfReq+0x7c>
          break;
 8012ebe:	bf00      	nop
      }
      break;
 8012ec0:	e004      	b.n	8012ecc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8012ec2:	6839      	ldr	r1, [r7, #0]
 8012ec4:	6878      	ldr	r0, [r7, #4]
 8012ec6:	f000 fcc1 	bl	801384c <USBD_CtlError>
      break;
 8012eca:	bf00      	nop
  }

  return ret;
 8012ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ece:	4618      	mov	r0, r3
 8012ed0:	3710      	adds	r7, #16
 8012ed2:	46bd      	mov	sp, r7
 8012ed4:	bd80      	pop	{r7, pc}

08012ed6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ed6:	b580      	push	{r7, lr}
 8012ed8:	b084      	sub	sp, #16
 8012eda:	af00      	add	r7, sp, #0
 8012edc:	6078      	str	r0, [r7, #4]
 8012ede:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8012ee0:	2300      	movs	r3, #0
 8012ee2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8012ee4:	683b      	ldr	r3, [r7, #0]
 8012ee6:	889b      	ldrh	r3, [r3, #4]
 8012ee8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012eea:	683b      	ldr	r3, [r7, #0]
 8012eec:	781b      	ldrb	r3, [r3, #0]
 8012eee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012ef2:	2b40      	cmp	r3, #64	@ 0x40
 8012ef4:	d007      	beq.n	8012f06 <USBD_StdEPReq+0x30>
 8012ef6:	2b40      	cmp	r3, #64	@ 0x40
 8012ef8:	f200 8145 	bhi.w	8013186 <USBD_StdEPReq+0x2b0>
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	d00c      	beq.n	8012f1a <USBD_StdEPReq+0x44>
 8012f00:	2b20      	cmp	r3, #32
 8012f02:	f040 8140 	bne.w	8013186 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012f0c:	689b      	ldr	r3, [r3, #8]
 8012f0e:	6839      	ldr	r1, [r7, #0]
 8012f10:	6878      	ldr	r0, [r7, #4]
 8012f12:	4798      	blx	r3
 8012f14:	4603      	mov	r3, r0
 8012f16:	73fb      	strb	r3, [r7, #15]
      break;
 8012f18:	e13a      	b.n	8013190 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012f1a:	683b      	ldr	r3, [r7, #0]
 8012f1c:	785b      	ldrb	r3, [r3, #1]
 8012f1e:	2b03      	cmp	r3, #3
 8012f20:	d007      	beq.n	8012f32 <USBD_StdEPReq+0x5c>
 8012f22:	2b03      	cmp	r3, #3
 8012f24:	f300 8129 	bgt.w	801317a <USBD_StdEPReq+0x2a4>
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d07f      	beq.n	801302c <USBD_StdEPReq+0x156>
 8012f2c:	2b01      	cmp	r3, #1
 8012f2e:	d03c      	beq.n	8012faa <USBD_StdEPReq+0xd4>
 8012f30:	e123      	b.n	801317a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f38:	b2db      	uxtb	r3, r3
 8012f3a:	2b02      	cmp	r3, #2
 8012f3c:	d002      	beq.n	8012f44 <USBD_StdEPReq+0x6e>
 8012f3e:	2b03      	cmp	r3, #3
 8012f40:	d016      	beq.n	8012f70 <USBD_StdEPReq+0x9a>
 8012f42:	e02c      	b.n	8012f9e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012f44:	7bbb      	ldrb	r3, [r7, #14]
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	d00d      	beq.n	8012f66 <USBD_StdEPReq+0x90>
 8012f4a:	7bbb      	ldrb	r3, [r7, #14]
 8012f4c:	2b80      	cmp	r3, #128	@ 0x80
 8012f4e:	d00a      	beq.n	8012f66 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012f50:	7bbb      	ldrb	r3, [r7, #14]
 8012f52:	4619      	mov	r1, r3
 8012f54:	6878      	ldr	r0, [r7, #4]
 8012f56:	f004 fe19 	bl	8017b8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012f5a:	2180      	movs	r1, #128	@ 0x80
 8012f5c:	6878      	ldr	r0, [r7, #4]
 8012f5e:	f004 fe15 	bl	8017b8c <USBD_LL_StallEP>
 8012f62:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012f64:	e020      	b.n	8012fa8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8012f66:	6839      	ldr	r1, [r7, #0]
 8012f68:	6878      	ldr	r0, [r7, #4]
 8012f6a:	f000 fc6f 	bl	801384c <USBD_CtlError>
              break;
 8012f6e:	e01b      	b.n	8012fa8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012f70:	683b      	ldr	r3, [r7, #0]
 8012f72:	885b      	ldrh	r3, [r3, #2]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d10e      	bne.n	8012f96 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012f78:	7bbb      	ldrb	r3, [r7, #14]
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d00b      	beq.n	8012f96 <USBD_StdEPReq+0xc0>
 8012f7e:	7bbb      	ldrb	r3, [r7, #14]
 8012f80:	2b80      	cmp	r3, #128	@ 0x80
 8012f82:	d008      	beq.n	8012f96 <USBD_StdEPReq+0xc0>
 8012f84:	683b      	ldr	r3, [r7, #0]
 8012f86:	88db      	ldrh	r3, [r3, #6]
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d104      	bne.n	8012f96 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012f8c:	7bbb      	ldrb	r3, [r7, #14]
 8012f8e:	4619      	mov	r1, r3
 8012f90:	6878      	ldr	r0, [r7, #4]
 8012f92:	f004 fdfb 	bl	8017b8c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012f96:	6878      	ldr	r0, [r7, #4]
 8012f98:	f000 fd23 	bl	80139e2 <USBD_CtlSendStatus>

              break;
 8012f9c:	e004      	b.n	8012fa8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8012f9e:	6839      	ldr	r1, [r7, #0]
 8012fa0:	6878      	ldr	r0, [r7, #4]
 8012fa2:	f000 fc53 	bl	801384c <USBD_CtlError>
              break;
 8012fa6:	bf00      	nop
          }
          break;
 8012fa8:	e0ec      	b.n	8013184 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012fb0:	b2db      	uxtb	r3, r3
 8012fb2:	2b02      	cmp	r3, #2
 8012fb4:	d002      	beq.n	8012fbc <USBD_StdEPReq+0xe6>
 8012fb6:	2b03      	cmp	r3, #3
 8012fb8:	d016      	beq.n	8012fe8 <USBD_StdEPReq+0x112>
 8012fba:	e030      	b.n	801301e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012fbc:	7bbb      	ldrb	r3, [r7, #14]
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d00d      	beq.n	8012fde <USBD_StdEPReq+0x108>
 8012fc2:	7bbb      	ldrb	r3, [r7, #14]
 8012fc4:	2b80      	cmp	r3, #128	@ 0x80
 8012fc6:	d00a      	beq.n	8012fde <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012fc8:	7bbb      	ldrb	r3, [r7, #14]
 8012fca:	4619      	mov	r1, r3
 8012fcc:	6878      	ldr	r0, [r7, #4]
 8012fce:	f004 fddd 	bl	8017b8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012fd2:	2180      	movs	r1, #128	@ 0x80
 8012fd4:	6878      	ldr	r0, [r7, #4]
 8012fd6:	f004 fdd9 	bl	8017b8c <USBD_LL_StallEP>
 8012fda:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012fdc:	e025      	b.n	801302a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8012fde:	6839      	ldr	r1, [r7, #0]
 8012fe0:	6878      	ldr	r0, [r7, #4]
 8012fe2:	f000 fc33 	bl	801384c <USBD_CtlError>
              break;
 8012fe6:	e020      	b.n	801302a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012fe8:	683b      	ldr	r3, [r7, #0]
 8012fea:	885b      	ldrh	r3, [r3, #2]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d11b      	bne.n	8013028 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012ff0:	7bbb      	ldrb	r3, [r7, #14]
 8012ff2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d004      	beq.n	8013004 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8012ffa:	7bbb      	ldrb	r3, [r7, #14]
 8012ffc:	4619      	mov	r1, r3
 8012ffe:	6878      	ldr	r0, [r7, #4]
 8013000:	f004 fde3 	bl	8017bca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013004:	6878      	ldr	r0, [r7, #4]
 8013006:	f000 fcec 	bl	80139e2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801300a:	687b      	ldr	r3, [r7, #4]
 801300c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013010:	689b      	ldr	r3, [r3, #8]
 8013012:	6839      	ldr	r1, [r7, #0]
 8013014:	6878      	ldr	r0, [r7, #4]
 8013016:	4798      	blx	r3
 8013018:	4603      	mov	r3, r0
 801301a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 801301c:	e004      	b.n	8013028 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 801301e:	6839      	ldr	r1, [r7, #0]
 8013020:	6878      	ldr	r0, [r7, #4]
 8013022:	f000 fc13 	bl	801384c <USBD_CtlError>
              break;
 8013026:	e000      	b.n	801302a <USBD_StdEPReq+0x154>
              break;
 8013028:	bf00      	nop
          }
          break;
 801302a:	e0ab      	b.n	8013184 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801302c:	687b      	ldr	r3, [r7, #4]
 801302e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013032:	b2db      	uxtb	r3, r3
 8013034:	2b02      	cmp	r3, #2
 8013036:	d002      	beq.n	801303e <USBD_StdEPReq+0x168>
 8013038:	2b03      	cmp	r3, #3
 801303a:	d032      	beq.n	80130a2 <USBD_StdEPReq+0x1cc>
 801303c:	e097      	b.n	801316e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801303e:	7bbb      	ldrb	r3, [r7, #14]
 8013040:	2b00      	cmp	r3, #0
 8013042:	d007      	beq.n	8013054 <USBD_StdEPReq+0x17e>
 8013044:	7bbb      	ldrb	r3, [r7, #14]
 8013046:	2b80      	cmp	r3, #128	@ 0x80
 8013048:	d004      	beq.n	8013054 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801304a:	6839      	ldr	r1, [r7, #0]
 801304c:	6878      	ldr	r0, [r7, #4]
 801304e:	f000 fbfd 	bl	801384c <USBD_CtlError>
                break;
 8013052:	e091      	b.n	8013178 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013054:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013058:	2b00      	cmp	r3, #0
 801305a:	da0b      	bge.n	8013074 <USBD_StdEPReq+0x19e>
 801305c:	7bbb      	ldrb	r3, [r7, #14]
 801305e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013062:	4613      	mov	r3, r2
 8013064:	009b      	lsls	r3, r3, #2
 8013066:	4413      	add	r3, r2
 8013068:	009b      	lsls	r3, r3, #2
 801306a:	3310      	adds	r3, #16
 801306c:	687a      	ldr	r2, [r7, #4]
 801306e:	4413      	add	r3, r2
 8013070:	3304      	adds	r3, #4
 8013072:	e00b      	b.n	801308c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013074:	7bbb      	ldrb	r3, [r7, #14]
 8013076:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801307a:	4613      	mov	r3, r2
 801307c:	009b      	lsls	r3, r3, #2
 801307e:	4413      	add	r3, r2
 8013080:	009b      	lsls	r3, r3, #2
 8013082:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013086:	687a      	ldr	r2, [r7, #4]
 8013088:	4413      	add	r3, r2
 801308a:	3304      	adds	r3, #4
 801308c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801308e:	68bb      	ldr	r3, [r7, #8]
 8013090:	2200      	movs	r2, #0
 8013092:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013094:	68bb      	ldr	r3, [r7, #8]
 8013096:	2202      	movs	r2, #2
 8013098:	4619      	mov	r1, r3
 801309a:	6878      	ldr	r0, [r7, #4]
 801309c:	f000 fc47 	bl	801392e <USBD_CtlSendData>
              break;
 80130a0:	e06a      	b.n	8013178 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80130a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80130a6:	2b00      	cmp	r3, #0
 80130a8:	da11      	bge.n	80130ce <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80130aa:	7bbb      	ldrb	r3, [r7, #14]
 80130ac:	f003 020f 	and.w	r2, r3, #15
 80130b0:	6879      	ldr	r1, [r7, #4]
 80130b2:	4613      	mov	r3, r2
 80130b4:	009b      	lsls	r3, r3, #2
 80130b6:	4413      	add	r3, r2
 80130b8:	009b      	lsls	r3, r3, #2
 80130ba:	440b      	add	r3, r1
 80130bc:	3324      	adds	r3, #36	@ 0x24
 80130be:	881b      	ldrh	r3, [r3, #0]
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d117      	bne.n	80130f4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80130c4:	6839      	ldr	r1, [r7, #0]
 80130c6:	6878      	ldr	r0, [r7, #4]
 80130c8:	f000 fbc0 	bl	801384c <USBD_CtlError>
                  break;
 80130cc:	e054      	b.n	8013178 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80130ce:	7bbb      	ldrb	r3, [r7, #14]
 80130d0:	f003 020f 	and.w	r2, r3, #15
 80130d4:	6879      	ldr	r1, [r7, #4]
 80130d6:	4613      	mov	r3, r2
 80130d8:	009b      	lsls	r3, r3, #2
 80130da:	4413      	add	r3, r2
 80130dc:	009b      	lsls	r3, r3, #2
 80130de:	440b      	add	r3, r1
 80130e0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80130e4:	881b      	ldrh	r3, [r3, #0]
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d104      	bne.n	80130f4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80130ea:	6839      	ldr	r1, [r7, #0]
 80130ec:	6878      	ldr	r0, [r7, #4]
 80130ee:	f000 fbad 	bl	801384c <USBD_CtlError>
                  break;
 80130f2:	e041      	b.n	8013178 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80130f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	da0b      	bge.n	8013114 <USBD_StdEPReq+0x23e>
 80130fc:	7bbb      	ldrb	r3, [r7, #14]
 80130fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013102:	4613      	mov	r3, r2
 8013104:	009b      	lsls	r3, r3, #2
 8013106:	4413      	add	r3, r2
 8013108:	009b      	lsls	r3, r3, #2
 801310a:	3310      	adds	r3, #16
 801310c:	687a      	ldr	r2, [r7, #4]
 801310e:	4413      	add	r3, r2
 8013110:	3304      	adds	r3, #4
 8013112:	e00b      	b.n	801312c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013114:	7bbb      	ldrb	r3, [r7, #14]
 8013116:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801311a:	4613      	mov	r3, r2
 801311c:	009b      	lsls	r3, r3, #2
 801311e:	4413      	add	r3, r2
 8013120:	009b      	lsls	r3, r3, #2
 8013122:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013126:	687a      	ldr	r2, [r7, #4]
 8013128:	4413      	add	r3, r2
 801312a:	3304      	adds	r3, #4
 801312c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801312e:	7bbb      	ldrb	r3, [r7, #14]
 8013130:	2b00      	cmp	r3, #0
 8013132:	d002      	beq.n	801313a <USBD_StdEPReq+0x264>
 8013134:	7bbb      	ldrb	r3, [r7, #14]
 8013136:	2b80      	cmp	r3, #128	@ 0x80
 8013138:	d103      	bne.n	8013142 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801313a:	68bb      	ldr	r3, [r7, #8]
 801313c:	2200      	movs	r2, #0
 801313e:	601a      	str	r2, [r3, #0]
 8013140:	e00e      	b.n	8013160 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013142:	7bbb      	ldrb	r3, [r7, #14]
 8013144:	4619      	mov	r1, r3
 8013146:	6878      	ldr	r0, [r7, #4]
 8013148:	f004 fd5e 	bl	8017c08 <USBD_LL_IsStallEP>
 801314c:	4603      	mov	r3, r0
 801314e:	2b00      	cmp	r3, #0
 8013150:	d003      	beq.n	801315a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8013152:	68bb      	ldr	r3, [r7, #8]
 8013154:	2201      	movs	r2, #1
 8013156:	601a      	str	r2, [r3, #0]
 8013158:	e002      	b.n	8013160 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801315a:	68bb      	ldr	r3, [r7, #8]
 801315c:	2200      	movs	r2, #0
 801315e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013160:	68bb      	ldr	r3, [r7, #8]
 8013162:	2202      	movs	r2, #2
 8013164:	4619      	mov	r1, r3
 8013166:	6878      	ldr	r0, [r7, #4]
 8013168:	f000 fbe1 	bl	801392e <USBD_CtlSendData>
              break;
 801316c:	e004      	b.n	8013178 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 801316e:	6839      	ldr	r1, [r7, #0]
 8013170:	6878      	ldr	r0, [r7, #4]
 8013172:	f000 fb6b 	bl	801384c <USBD_CtlError>
              break;
 8013176:	bf00      	nop
          }
          break;
 8013178:	e004      	b.n	8013184 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801317a:	6839      	ldr	r1, [r7, #0]
 801317c:	6878      	ldr	r0, [r7, #4]
 801317e:	f000 fb65 	bl	801384c <USBD_CtlError>
          break;
 8013182:	bf00      	nop
      }
      break;
 8013184:	e004      	b.n	8013190 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8013186:	6839      	ldr	r1, [r7, #0]
 8013188:	6878      	ldr	r0, [r7, #4]
 801318a:	f000 fb5f 	bl	801384c <USBD_CtlError>
      break;
 801318e:	bf00      	nop
  }

  return ret;
 8013190:	7bfb      	ldrb	r3, [r7, #15]
}
 8013192:	4618      	mov	r0, r3
 8013194:	3710      	adds	r7, #16
 8013196:	46bd      	mov	sp, r7
 8013198:	bd80      	pop	{r7, pc}
	...

0801319c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801319c:	b580      	push	{r7, lr}
 801319e:	b084      	sub	sp, #16
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	6078      	str	r0, [r7, #4]
 80131a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80131a6:	2300      	movs	r3, #0
 80131a8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80131aa:	2300      	movs	r3, #0
 80131ac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80131ae:	2300      	movs	r3, #0
 80131b0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80131b2:	683b      	ldr	r3, [r7, #0]
 80131b4:	885b      	ldrh	r3, [r3, #2]
 80131b6:	0a1b      	lsrs	r3, r3, #8
 80131b8:	b29b      	uxth	r3, r3
 80131ba:	3b01      	subs	r3, #1
 80131bc:	2b0e      	cmp	r3, #14
 80131be:	f200 8152 	bhi.w	8013466 <USBD_GetDescriptor+0x2ca>
 80131c2:	a201      	add	r2, pc, #4	@ (adr r2, 80131c8 <USBD_GetDescriptor+0x2c>)
 80131c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131c8:	08013239 	.word	0x08013239
 80131cc:	08013251 	.word	0x08013251
 80131d0:	08013291 	.word	0x08013291
 80131d4:	08013467 	.word	0x08013467
 80131d8:	08013467 	.word	0x08013467
 80131dc:	08013407 	.word	0x08013407
 80131e0:	08013433 	.word	0x08013433
 80131e4:	08013467 	.word	0x08013467
 80131e8:	08013467 	.word	0x08013467
 80131ec:	08013467 	.word	0x08013467
 80131f0:	08013467 	.word	0x08013467
 80131f4:	08013467 	.word	0x08013467
 80131f8:	08013467 	.word	0x08013467
 80131fc:	08013467 	.word	0x08013467
 8013200:	08013205 	.word	0x08013205
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801320a:	69db      	ldr	r3, [r3, #28]
 801320c:	2b00      	cmp	r3, #0
 801320e:	d00b      	beq.n	8013228 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013216:	69db      	ldr	r3, [r3, #28]
 8013218:	687a      	ldr	r2, [r7, #4]
 801321a:	7c12      	ldrb	r2, [r2, #16]
 801321c:	f107 0108 	add.w	r1, r7, #8
 8013220:	4610      	mov	r0, r2
 8013222:	4798      	blx	r3
 8013224:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013226:	e126      	b.n	8013476 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013228:	6839      	ldr	r1, [r7, #0]
 801322a:	6878      	ldr	r0, [r7, #4]
 801322c:	f000 fb0e 	bl	801384c <USBD_CtlError>
        err++;
 8013230:	7afb      	ldrb	r3, [r7, #11]
 8013232:	3301      	adds	r3, #1
 8013234:	72fb      	strb	r3, [r7, #11]
      break;
 8013236:	e11e      	b.n	8013476 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	687a      	ldr	r2, [r7, #4]
 8013242:	7c12      	ldrb	r2, [r2, #16]
 8013244:	f107 0108 	add.w	r1, r7, #8
 8013248:	4610      	mov	r0, r2
 801324a:	4798      	blx	r3
 801324c:	60f8      	str	r0, [r7, #12]
      break;
 801324e:	e112      	b.n	8013476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	7c1b      	ldrb	r3, [r3, #16]
 8013254:	2b00      	cmp	r3, #0
 8013256:	d10d      	bne.n	8013274 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801325e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013260:	f107 0208 	add.w	r2, r7, #8
 8013264:	4610      	mov	r0, r2
 8013266:	4798      	blx	r3
 8013268:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801326a:	68fb      	ldr	r3, [r7, #12]
 801326c:	3301      	adds	r3, #1
 801326e:	2202      	movs	r2, #2
 8013270:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8013272:	e100      	b.n	8013476 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801327a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801327c:	f107 0208 	add.w	r2, r7, #8
 8013280:	4610      	mov	r0, r2
 8013282:	4798      	blx	r3
 8013284:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	3301      	adds	r3, #1
 801328a:	2202      	movs	r2, #2
 801328c:	701a      	strb	r2, [r3, #0]
      break;
 801328e:	e0f2      	b.n	8013476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8013290:	683b      	ldr	r3, [r7, #0]
 8013292:	885b      	ldrh	r3, [r3, #2]
 8013294:	b2db      	uxtb	r3, r3
 8013296:	2b05      	cmp	r3, #5
 8013298:	f200 80ac 	bhi.w	80133f4 <USBD_GetDescriptor+0x258>
 801329c:	a201      	add	r2, pc, #4	@ (adr r2, 80132a4 <USBD_GetDescriptor+0x108>)
 801329e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80132a2:	bf00      	nop
 80132a4:	080132bd 	.word	0x080132bd
 80132a8:	080132f1 	.word	0x080132f1
 80132ac:	08013325 	.word	0x08013325
 80132b0:	08013359 	.word	0x08013359
 80132b4:	0801338d 	.word	0x0801338d
 80132b8:	080133c1 	.word	0x080133c1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80132bc:	687b      	ldr	r3, [r7, #4]
 80132be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132c2:	685b      	ldr	r3, [r3, #4]
 80132c4:	2b00      	cmp	r3, #0
 80132c6:	d00b      	beq.n	80132e0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80132c8:	687b      	ldr	r3, [r7, #4]
 80132ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132ce:	685b      	ldr	r3, [r3, #4]
 80132d0:	687a      	ldr	r2, [r7, #4]
 80132d2:	7c12      	ldrb	r2, [r2, #16]
 80132d4:	f107 0108 	add.w	r1, r7, #8
 80132d8:	4610      	mov	r0, r2
 80132da:	4798      	blx	r3
 80132dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80132de:	e091      	b.n	8013404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80132e0:	6839      	ldr	r1, [r7, #0]
 80132e2:	6878      	ldr	r0, [r7, #4]
 80132e4:	f000 fab2 	bl	801384c <USBD_CtlError>
            err++;
 80132e8:	7afb      	ldrb	r3, [r7, #11]
 80132ea:	3301      	adds	r3, #1
 80132ec:	72fb      	strb	r3, [r7, #11]
          break;
 80132ee:	e089      	b.n	8013404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132f6:	689b      	ldr	r3, [r3, #8]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d00b      	beq.n	8013314 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013302:	689b      	ldr	r3, [r3, #8]
 8013304:	687a      	ldr	r2, [r7, #4]
 8013306:	7c12      	ldrb	r2, [r2, #16]
 8013308:	f107 0108 	add.w	r1, r7, #8
 801330c:	4610      	mov	r0, r2
 801330e:	4798      	blx	r3
 8013310:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013312:	e077      	b.n	8013404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013314:	6839      	ldr	r1, [r7, #0]
 8013316:	6878      	ldr	r0, [r7, #4]
 8013318:	f000 fa98 	bl	801384c <USBD_CtlError>
            err++;
 801331c:	7afb      	ldrb	r3, [r7, #11]
 801331e:	3301      	adds	r3, #1
 8013320:	72fb      	strb	r3, [r7, #11]
          break;
 8013322:	e06f      	b.n	8013404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801332a:	68db      	ldr	r3, [r3, #12]
 801332c:	2b00      	cmp	r3, #0
 801332e:	d00b      	beq.n	8013348 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013336:	68db      	ldr	r3, [r3, #12]
 8013338:	687a      	ldr	r2, [r7, #4]
 801333a:	7c12      	ldrb	r2, [r2, #16]
 801333c:	f107 0108 	add.w	r1, r7, #8
 8013340:	4610      	mov	r0, r2
 8013342:	4798      	blx	r3
 8013344:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013346:	e05d      	b.n	8013404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013348:	6839      	ldr	r1, [r7, #0]
 801334a:	6878      	ldr	r0, [r7, #4]
 801334c:	f000 fa7e 	bl	801384c <USBD_CtlError>
            err++;
 8013350:	7afb      	ldrb	r3, [r7, #11]
 8013352:	3301      	adds	r3, #1
 8013354:	72fb      	strb	r3, [r7, #11]
          break;
 8013356:	e055      	b.n	8013404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801335e:	691b      	ldr	r3, [r3, #16]
 8013360:	2b00      	cmp	r3, #0
 8013362:	d00b      	beq.n	801337c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801336a:	691b      	ldr	r3, [r3, #16]
 801336c:	687a      	ldr	r2, [r7, #4]
 801336e:	7c12      	ldrb	r2, [r2, #16]
 8013370:	f107 0108 	add.w	r1, r7, #8
 8013374:	4610      	mov	r0, r2
 8013376:	4798      	blx	r3
 8013378:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801337a:	e043      	b.n	8013404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801337c:	6839      	ldr	r1, [r7, #0]
 801337e:	6878      	ldr	r0, [r7, #4]
 8013380:	f000 fa64 	bl	801384c <USBD_CtlError>
            err++;
 8013384:	7afb      	ldrb	r3, [r7, #11]
 8013386:	3301      	adds	r3, #1
 8013388:	72fb      	strb	r3, [r7, #11]
          break;
 801338a:	e03b      	b.n	8013404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801338c:	687b      	ldr	r3, [r7, #4]
 801338e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013392:	695b      	ldr	r3, [r3, #20]
 8013394:	2b00      	cmp	r3, #0
 8013396:	d00b      	beq.n	80133b0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801339e:	695b      	ldr	r3, [r3, #20]
 80133a0:	687a      	ldr	r2, [r7, #4]
 80133a2:	7c12      	ldrb	r2, [r2, #16]
 80133a4:	f107 0108 	add.w	r1, r7, #8
 80133a8:	4610      	mov	r0, r2
 80133aa:	4798      	blx	r3
 80133ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80133ae:	e029      	b.n	8013404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80133b0:	6839      	ldr	r1, [r7, #0]
 80133b2:	6878      	ldr	r0, [r7, #4]
 80133b4:	f000 fa4a 	bl	801384c <USBD_CtlError>
            err++;
 80133b8:	7afb      	ldrb	r3, [r7, #11]
 80133ba:	3301      	adds	r3, #1
 80133bc:	72fb      	strb	r3, [r7, #11]
          break;
 80133be:	e021      	b.n	8013404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80133c6:	699b      	ldr	r3, [r3, #24]
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	d00b      	beq.n	80133e4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80133d2:	699b      	ldr	r3, [r3, #24]
 80133d4:	687a      	ldr	r2, [r7, #4]
 80133d6:	7c12      	ldrb	r2, [r2, #16]
 80133d8:	f107 0108 	add.w	r1, r7, #8
 80133dc:	4610      	mov	r0, r2
 80133de:	4798      	blx	r3
 80133e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80133e2:	e00f      	b.n	8013404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80133e4:	6839      	ldr	r1, [r7, #0]
 80133e6:	6878      	ldr	r0, [r7, #4]
 80133e8:	f000 fa30 	bl	801384c <USBD_CtlError>
            err++;
 80133ec:	7afb      	ldrb	r3, [r7, #11]
 80133ee:	3301      	adds	r3, #1
 80133f0:	72fb      	strb	r3, [r7, #11]
          break;
 80133f2:	e007      	b.n	8013404 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80133f4:	6839      	ldr	r1, [r7, #0]
 80133f6:	6878      	ldr	r0, [r7, #4]
 80133f8:	f000 fa28 	bl	801384c <USBD_CtlError>
          err++;
 80133fc:	7afb      	ldrb	r3, [r7, #11]
 80133fe:	3301      	adds	r3, #1
 8013400:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8013402:	bf00      	nop
      }
      break;
 8013404:	e037      	b.n	8013476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	7c1b      	ldrb	r3, [r3, #16]
 801340a:	2b00      	cmp	r3, #0
 801340c:	d109      	bne.n	8013422 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013414:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013416:	f107 0208 	add.w	r2, r7, #8
 801341a:	4610      	mov	r0, r2
 801341c:	4798      	blx	r3
 801341e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013420:	e029      	b.n	8013476 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013422:	6839      	ldr	r1, [r7, #0]
 8013424:	6878      	ldr	r0, [r7, #4]
 8013426:	f000 fa11 	bl	801384c <USBD_CtlError>
        err++;
 801342a:	7afb      	ldrb	r3, [r7, #11]
 801342c:	3301      	adds	r3, #1
 801342e:	72fb      	strb	r3, [r7, #11]
      break;
 8013430:	e021      	b.n	8013476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	7c1b      	ldrb	r3, [r3, #16]
 8013436:	2b00      	cmp	r3, #0
 8013438:	d10d      	bne.n	8013456 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013442:	f107 0208 	add.w	r2, r7, #8
 8013446:	4610      	mov	r0, r2
 8013448:	4798      	blx	r3
 801344a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	3301      	adds	r3, #1
 8013450:	2207      	movs	r2, #7
 8013452:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013454:	e00f      	b.n	8013476 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013456:	6839      	ldr	r1, [r7, #0]
 8013458:	6878      	ldr	r0, [r7, #4]
 801345a:	f000 f9f7 	bl	801384c <USBD_CtlError>
        err++;
 801345e:	7afb      	ldrb	r3, [r7, #11]
 8013460:	3301      	adds	r3, #1
 8013462:	72fb      	strb	r3, [r7, #11]
      break;
 8013464:	e007      	b.n	8013476 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8013466:	6839      	ldr	r1, [r7, #0]
 8013468:	6878      	ldr	r0, [r7, #4]
 801346a:	f000 f9ef 	bl	801384c <USBD_CtlError>
      err++;
 801346e:	7afb      	ldrb	r3, [r7, #11]
 8013470:	3301      	adds	r3, #1
 8013472:	72fb      	strb	r3, [r7, #11]
      break;
 8013474:	bf00      	nop
  }

  if (err != 0U)
 8013476:	7afb      	ldrb	r3, [r7, #11]
 8013478:	2b00      	cmp	r3, #0
 801347a:	d11e      	bne.n	80134ba <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801347c:	683b      	ldr	r3, [r7, #0]
 801347e:	88db      	ldrh	r3, [r3, #6]
 8013480:	2b00      	cmp	r3, #0
 8013482:	d016      	beq.n	80134b2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8013484:	893b      	ldrh	r3, [r7, #8]
 8013486:	2b00      	cmp	r3, #0
 8013488:	d00e      	beq.n	80134a8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801348a:	683b      	ldr	r3, [r7, #0]
 801348c:	88da      	ldrh	r2, [r3, #6]
 801348e:	893b      	ldrh	r3, [r7, #8]
 8013490:	4293      	cmp	r3, r2
 8013492:	bf28      	it	cs
 8013494:	4613      	movcs	r3, r2
 8013496:	b29b      	uxth	r3, r3
 8013498:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801349a:	893b      	ldrh	r3, [r7, #8]
 801349c:	461a      	mov	r2, r3
 801349e:	68f9      	ldr	r1, [r7, #12]
 80134a0:	6878      	ldr	r0, [r7, #4]
 80134a2:	f000 fa44 	bl	801392e <USBD_CtlSendData>
 80134a6:	e009      	b.n	80134bc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80134a8:	6839      	ldr	r1, [r7, #0]
 80134aa:	6878      	ldr	r0, [r7, #4]
 80134ac:	f000 f9ce 	bl	801384c <USBD_CtlError>
 80134b0:	e004      	b.n	80134bc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80134b2:	6878      	ldr	r0, [r7, #4]
 80134b4:	f000 fa95 	bl	80139e2 <USBD_CtlSendStatus>
 80134b8:	e000      	b.n	80134bc <USBD_GetDescriptor+0x320>
    return;
 80134ba:	bf00      	nop
  }
}
 80134bc:	3710      	adds	r7, #16
 80134be:	46bd      	mov	sp, r7
 80134c0:	bd80      	pop	{r7, pc}
 80134c2:	bf00      	nop

080134c4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80134c4:	b580      	push	{r7, lr}
 80134c6:	b084      	sub	sp, #16
 80134c8:	af00      	add	r7, sp, #0
 80134ca:	6078      	str	r0, [r7, #4]
 80134cc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80134ce:	683b      	ldr	r3, [r7, #0]
 80134d0:	889b      	ldrh	r3, [r3, #4]
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d131      	bne.n	801353a <USBD_SetAddress+0x76>
 80134d6:	683b      	ldr	r3, [r7, #0]
 80134d8:	88db      	ldrh	r3, [r3, #6]
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d12d      	bne.n	801353a <USBD_SetAddress+0x76>
 80134de:	683b      	ldr	r3, [r7, #0]
 80134e0:	885b      	ldrh	r3, [r3, #2]
 80134e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80134e4:	d829      	bhi.n	801353a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80134e6:	683b      	ldr	r3, [r7, #0]
 80134e8:	885b      	ldrh	r3, [r3, #2]
 80134ea:	b2db      	uxtb	r3, r3
 80134ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80134f0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80134f8:	b2db      	uxtb	r3, r3
 80134fa:	2b03      	cmp	r3, #3
 80134fc:	d104      	bne.n	8013508 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80134fe:	6839      	ldr	r1, [r7, #0]
 8013500:	6878      	ldr	r0, [r7, #4]
 8013502:	f000 f9a3 	bl	801384c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013506:	e01d      	b.n	8013544 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	7bfa      	ldrb	r2, [r7, #15]
 801350c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013510:	7bfb      	ldrb	r3, [r7, #15]
 8013512:	4619      	mov	r1, r3
 8013514:	6878      	ldr	r0, [r7, #4]
 8013516:	f004 fba3 	bl	8017c60 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801351a:	6878      	ldr	r0, [r7, #4]
 801351c:	f000 fa61 	bl	80139e2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013520:	7bfb      	ldrb	r3, [r7, #15]
 8013522:	2b00      	cmp	r3, #0
 8013524:	d004      	beq.n	8013530 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	2202      	movs	r2, #2
 801352a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801352e:	e009      	b.n	8013544 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	2201      	movs	r2, #1
 8013534:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013538:	e004      	b.n	8013544 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801353a:	6839      	ldr	r1, [r7, #0]
 801353c:	6878      	ldr	r0, [r7, #4]
 801353e:	f000 f985 	bl	801384c <USBD_CtlError>
  }
}
 8013542:	bf00      	nop
 8013544:	bf00      	nop
 8013546:	3710      	adds	r7, #16
 8013548:	46bd      	mov	sp, r7
 801354a:	bd80      	pop	{r7, pc}

0801354c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801354c:	b580      	push	{r7, lr}
 801354e:	b084      	sub	sp, #16
 8013550:	af00      	add	r7, sp, #0
 8013552:	6078      	str	r0, [r7, #4]
 8013554:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013556:	2300      	movs	r3, #0
 8013558:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801355a:	683b      	ldr	r3, [r7, #0]
 801355c:	885b      	ldrh	r3, [r3, #2]
 801355e:	b2da      	uxtb	r2, r3
 8013560:	4b4c      	ldr	r3, [pc, #304]	@ (8013694 <USBD_SetConfig+0x148>)
 8013562:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013564:	4b4b      	ldr	r3, [pc, #300]	@ (8013694 <USBD_SetConfig+0x148>)
 8013566:	781b      	ldrb	r3, [r3, #0]
 8013568:	2b01      	cmp	r3, #1
 801356a:	d905      	bls.n	8013578 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801356c:	6839      	ldr	r1, [r7, #0]
 801356e:	6878      	ldr	r0, [r7, #4]
 8013570:	f000 f96c 	bl	801384c <USBD_CtlError>
    return USBD_FAIL;
 8013574:	2303      	movs	r3, #3
 8013576:	e088      	b.n	801368a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801357e:	b2db      	uxtb	r3, r3
 8013580:	2b02      	cmp	r3, #2
 8013582:	d002      	beq.n	801358a <USBD_SetConfig+0x3e>
 8013584:	2b03      	cmp	r3, #3
 8013586:	d025      	beq.n	80135d4 <USBD_SetConfig+0x88>
 8013588:	e071      	b.n	801366e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801358a:	4b42      	ldr	r3, [pc, #264]	@ (8013694 <USBD_SetConfig+0x148>)
 801358c:	781b      	ldrb	r3, [r3, #0]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d01c      	beq.n	80135cc <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8013592:	4b40      	ldr	r3, [pc, #256]	@ (8013694 <USBD_SetConfig+0x148>)
 8013594:	781b      	ldrb	r3, [r3, #0]
 8013596:	461a      	mov	r2, r3
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801359c:	4b3d      	ldr	r3, [pc, #244]	@ (8013694 <USBD_SetConfig+0x148>)
 801359e:	781b      	ldrb	r3, [r3, #0]
 80135a0:	4619      	mov	r1, r3
 80135a2:	6878      	ldr	r0, [r7, #4]
 80135a4:	f7ff f990 	bl	80128c8 <USBD_SetClassConfig>
 80135a8:	4603      	mov	r3, r0
 80135aa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80135ac:	7bfb      	ldrb	r3, [r7, #15]
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d004      	beq.n	80135bc <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80135b2:	6839      	ldr	r1, [r7, #0]
 80135b4:	6878      	ldr	r0, [r7, #4]
 80135b6:	f000 f949 	bl	801384c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80135ba:	e065      	b.n	8013688 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80135bc:	6878      	ldr	r0, [r7, #4]
 80135be:	f000 fa10 	bl	80139e2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	2203      	movs	r2, #3
 80135c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80135ca:	e05d      	b.n	8013688 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80135cc:	6878      	ldr	r0, [r7, #4]
 80135ce:	f000 fa08 	bl	80139e2 <USBD_CtlSendStatus>
      break;
 80135d2:	e059      	b.n	8013688 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80135d4:	4b2f      	ldr	r3, [pc, #188]	@ (8013694 <USBD_SetConfig+0x148>)
 80135d6:	781b      	ldrb	r3, [r3, #0]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d112      	bne.n	8013602 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	2202      	movs	r2, #2
 80135e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80135e4:	4b2b      	ldr	r3, [pc, #172]	@ (8013694 <USBD_SetConfig+0x148>)
 80135e6:	781b      	ldrb	r3, [r3, #0]
 80135e8:	461a      	mov	r2, r3
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80135ee:	4b29      	ldr	r3, [pc, #164]	@ (8013694 <USBD_SetConfig+0x148>)
 80135f0:	781b      	ldrb	r3, [r3, #0]
 80135f2:	4619      	mov	r1, r3
 80135f4:	6878      	ldr	r0, [r7, #4]
 80135f6:	f7ff f983 	bl	8012900 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80135fa:	6878      	ldr	r0, [r7, #4]
 80135fc:	f000 f9f1 	bl	80139e2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013600:	e042      	b.n	8013688 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8013602:	4b24      	ldr	r3, [pc, #144]	@ (8013694 <USBD_SetConfig+0x148>)
 8013604:	781b      	ldrb	r3, [r3, #0]
 8013606:	461a      	mov	r2, r3
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	685b      	ldr	r3, [r3, #4]
 801360c:	429a      	cmp	r2, r3
 801360e:	d02a      	beq.n	8013666 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	685b      	ldr	r3, [r3, #4]
 8013614:	b2db      	uxtb	r3, r3
 8013616:	4619      	mov	r1, r3
 8013618:	6878      	ldr	r0, [r7, #4]
 801361a:	f7ff f971 	bl	8012900 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801361e:	4b1d      	ldr	r3, [pc, #116]	@ (8013694 <USBD_SetConfig+0x148>)
 8013620:	781b      	ldrb	r3, [r3, #0]
 8013622:	461a      	mov	r2, r3
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013628:	4b1a      	ldr	r3, [pc, #104]	@ (8013694 <USBD_SetConfig+0x148>)
 801362a:	781b      	ldrb	r3, [r3, #0]
 801362c:	4619      	mov	r1, r3
 801362e:	6878      	ldr	r0, [r7, #4]
 8013630:	f7ff f94a 	bl	80128c8 <USBD_SetClassConfig>
 8013634:	4603      	mov	r3, r0
 8013636:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013638:	7bfb      	ldrb	r3, [r7, #15]
 801363a:	2b00      	cmp	r3, #0
 801363c:	d00f      	beq.n	801365e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801363e:	6839      	ldr	r1, [r7, #0]
 8013640:	6878      	ldr	r0, [r7, #4]
 8013642:	f000 f903 	bl	801384c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013646:	687b      	ldr	r3, [r7, #4]
 8013648:	685b      	ldr	r3, [r3, #4]
 801364a:	b2db      	uxtb	r3, r3
 801364c:	4619      	mov	r1, r3
 801364e:	6878      	ldr	r0, [r7, #4]
 8013650:	f7ff f956 	bl	8012900 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	2202      	movs	r2, #2
 8013658:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801365c:	e014      	b.n	8013688 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801365e:	6878      	ldr	r0, [r7, #4]
 8013660:	f000 f9bf 	bl	80139e2 <USBD_CtlSendStatus>
      break;
 8013664:	e010      	b.n	8013688 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013666:	6878      	ldr	r0, [r7, #4]
 8013668:	f000 f9bb 	bl	80139e2 <USBD_CtlSendStatus>
      break;
 801366c:	e00c      	b.n	8013688 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801366e:	6839      	ldr	r1, [r7, #0]
 8013670:	6878      	ldr	r0, [r7, #4]
 8013672:	f000 f8eb 	bl	801384c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013676:	4b07      	ldr	r3, [pc, #28]	@ (8013694 <USBD_SetConfig+0x148>)
 8013678:	781b      	ldrb	r3, [r3, #0]
 801367a:	4619      	mov	r1, r3
 801367c:	6878      	ldr	r0, [r7, #4]
 801367e:	f7ff f93f 	bl	8012900 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8013682:	2303      	movs	r3, #3
 8013684:	73fb      	strb	r3, [r7, #15]
      break;
 8013686:	bf00      	nop
  }

  return ret;
 8013688:	7bfb      	ldrb	r3, [r7, #15]
}
 801368a:	4618      	mov	r0, r3
 801368c:	3710      	adds	r7, #16
 801368e:	46bd      	mov	sp, r7
 8013690:	bd80      	pop	{r7, pc}
 8013692:	bf00      	nop
 8013694:	20000565 	.word	0x20000565

08013698 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013698:	b580      	push	{r7, lr}
 801369a:	b082      	sub	sp, #8
 801369c:	af00      	add	r7, sp, #0
 801369e:	6078      	str	r0, [r7, #4]
 80136a0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80136a2:	683b      	ldr	r3, [r7, #0]
 80136a4:	88db      	ldrh	r3, [r3, #6]
 80136a6:	2b01      	cmp	r3, #1
 80136a8:	d004      	beq.n	80136b4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80136aa:	6839      	ldr	r1, [r7, #0]
 80136ac:	6878      	ldr	r0, [r7, #4]
 80136ae:	f000 f8cd 	bl	801384c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80136b2:	e023      	b.n	80136fc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80136ba:	b2db      	uxtb	r3, r3
 80136bc:	2b02      	cmp	r3, #2
 80136be:	dc02      	bgt.n	80136c6 <USBD_GetConfig+0x2e>
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	dc03      	bgt.n	80136cc <USBD_GetConfig+0x34>
 80136c4:	e015      	b.n	80136f2 <USBD_GetConfig+0x5a>
 80136c6:	2b03      	cmp	r3, #3
 80136c8:	d00b      	beq.n	80136e2 <USBD_GetConfig+0x4a>
 80136ca:	e012      	b.n	80136f2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	2200      	movs	r2, #0
 80136d0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	3308      	adds	r3, #8
 80136d6:	2201      	movs	r2, #1
 80136d8:	4619      	mov	r1, r3
 80136da:	6878      	ldr	r0, [r7, #4]
 80136dc:	f000 f927 	bl	801392e <USBD_CtlSendData>
        break;
 80136e0:	e00c      	b.n	80136fc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	3304      	adds	r3, #4
 80136e6:	2201      	movs	r2, #1
 80136e8:	4619      	mov	r1, r3
 80136ea:	6878      	ldr	r0, [r7, #4]
 80136ec:	f000 f91f 	bl	801392e <USBD_CtlSendData>
        break;
 80136f0:	e004      	b.n	80136fc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80136f2:	6839      	ldr	r1, [r7, #0]
 80136f4:	6878      	ldr	r0, [r7, #4]
 80136f6:	f000 f8a9 	bl	801384c <USBD_CtlError>
        break;
 80136fa:	bf00      	nop
}
 80136fc:	bf00      	nop
 80136fe:	3708      	adds	r7, #8
 8013700:	46bd      	mov	sp, r7
 8013702:	bd80      	pop	{r7, pc}

08013704 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013704:	b580      	push	{r7, lr}
 8013706:	b082      	sub	sp, #8
 8013708:	af00      	add	r7, sp, #0
 801370a:	6078      	str	r0, [r7, #4]
 801370c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013714:	b2db      	uxtb	r3, r3
 8013716:	3b01      	subs	r3, #1
 8013718:	2b02      	cmp	r3, #2
 801371a:	d81e      	bhi.n	801375a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801371c:	683b      	ldr	r3, [r7, #0]
 801371e:	88db      	ldrh	r3, [r3, #6]
 8013720:	2b02      	cmp	r3, #2
 8013722:	d004      	beq.n	801372e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013724:	6839      	ldr	r1, [r7, #0]
 8013726:	6878      	ldr	r0, [r7, #4]
 8013728:	f000 f890 	bl	801384c <USBD_CtlError>
        break;
 801372c:	e01a      	b.n	8013764 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	2201      	movs	r2, #1
 8013732:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8013734:	687b      	ldr	r3, [r7, #4]
 8013736:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801373a:	2b00      	cmp	r3, #0
 801373c:	d005      	beq.n	801374a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	68db      	ldr	r3, [r3, #12]
 8013742:	f043 0202 	orr.w	r2, r3, #2
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	330c      	adds	r3, #12
 801374e:	2202      	movs	r2, #2
 8013750:	4619      	mov	r1, r3
 8013752:	6878      	ldr	r0, [r7, #4]
 8013754:	f000 f8eb 	bl	801392e <USBD_CtlSendData>
      break;
 8013758:	e004      	b.n	8013764 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801375a:	6839      	ldr	r1, [r7, #0]
 801375c:	6878      	ldr	r0, [r7, #4]
 801375e:	f000 f875 	bl	801384c <USBD_CtlError>
      break;
 8013762:	bf00      	nop
  }
}
 8013764:	bf00      	nop
 8013766:	3708      	adds	r7, #8
 8013768:	46bd      	mov	sp, r7
 801376a:	bd80      	pop	{r7, pc}

0801376c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801376c:	b580      	push	{r7, lr}
 801376e:	b082      	sub	sp, #8
 8013770:	af00      	add	r7, sp, #0
 8013772:	6078      	str	r0, [r7, #4]
 8013774:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013776:	683b      	ldr	r3, [r7, #0]
 8013778:	885b      	ldrh	r3, [r3, #2]
 801377a:	2b01      	cmp	r3, #1
 801377c:	d106      	bne.n	801378c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	2201      	movs	r2, #1
 8013782:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013786:	6878      	ldr	r0, [r7, #4]
 8013788:	f000 f92b 	bl	80139e2 <USBD_CtlSendStatus>
  }
}
 801378c:	bf00      	nop
 801378e:	3708      	adds	r7, #8
 8013790:	46bd      	mov	sp, r7
 8013792:	bd80      	pop	{r7, pc}

08013794 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013794:	b580      	push	{r7, lr}
 8013796:	b082      	sub	sp, #8
 8013798:	af00      	add	r7, sp, #0
 801379a:	6078      	str	r0, [r7, #4]
 801379c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80137a4:	b2db      	uxtb	r3, r3
 80137a6:	3b01      	subs	r3, #1
 80137a8:	2b02      	cmp	r3, #2
 80137aa:	d80b      	bhi.n	80137c4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80137ac:	683b      	ldr	r3, [r7, #0]
 80137ae:	885b      	ldrh	r3, [r3, #2]
 80137b0:	2b01      	cmp	r3, #1
 80137b2:	d10c      	bne.n	80137ce <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	2200      	movs	r2, #0
 80137b8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80137bc:	6878      	ldr	r0, [r7, #4]
 80137be:	f000 f910 	bl	80139e2 <USBD_CtlSendStatus>
      }
      break;
 80137c2:	e004      	b.n	80137ce <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80137c4:	6839      	ldr	r1, [r7, #0]
 80137c6:	6878      	ldr	r0, [r7, #4]
 80137c8:	f000 f840 	bl	801384c <USBD_CtlError>
      break;
 80137cc:	e000      	b.n	80137d0 <USBD_ClrFeature+0x3c>
      break;
 80137ce:	bf00      	nop
  }
}
 80137d0:	bf00      	nop
 80137d2:	3708      	adds	r7, #8
 80137d4:	46bd      	mov	sp, r7
 80137d6:	bd80      	pop	{r7, pc}

080137d8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80137d8:	b580      	push	{r7, lr}
 80137da:	b084      	sub	sp, #16
 80137dc:	af00      	add	r7, sp, #0
 80137de:	6078      	str	r0, [r7, #4]
 80137e0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80137e2:	683b      	ldr	r3, [r7, #0]
 80137e4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	781a      	ldrb	r2, [r3, #0]
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80137ee:	68fb      	ldr	r3, [r7, #12]
 80137f0:	3301      	adds	r3, #1
 80137f2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80137f4:	68fb      	ldr	r3, [r7, #12]
 80137f6:	781a      	ldrb	r2, [r3, #0]
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80137fc:	68fb      	ldr	r3, [r7, #12]
 80137fe:	3301      	adds	r3, #1
 8013800:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013802:	68f8      	ldr	r0, [r7, #12]
 8013804:	f7ff fa90 	bl	8012d28 <SWAPBYTE>
 8013808:	4603      	mov	r3, r0
 801380a:	461a      	mov	r2, r3
 801380c:	687b      	ldr	r3, [r7, #4]
 801380e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013810:	68fb      	ldr	r3, [r7, #12]
 8013812:	3301      	adds	r3, #1
 8013814:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013816:	68fb      	ldr	r3, [r7, #12]
 8013818:	3301      	adds	r3, #1
 801381a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801381c:	68f8      	ldr	r0, [r7, #12]
 801381e:	f7ff fa83 	bl	8012d28 <SWAPBYTE>
 8013822:	4603      	mov	r3, r0
 8013824:	461a      	mov	r2, r3
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	3301      	adds	r3, #1
 801382e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013830:	68fb      	ldr	r3, [r7, #12]
 8013832:	3301      	adds	r3, #1
 8013834:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013836:	68f8      	ldr	r0, [r7, #12]
 8013838:	f7ff fa76 	bl	8012d28 <SWAPBYTE>
 801383c:	4603      	mov	r3, r0
 801383e:	461a      	mov	r2, r3
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	80da      	strh	r2, [r3, #6]
}
 8013844:	bf00      	nop
 8013846:	3710      	adds	r7, #16
 8013848:	46bd      	mov	sp, r7
 801384a:	bd80      	pop	{r7, pc}

0801384c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801384c:	b580      	push	{r7, lr}
 801384e:	b082      	sub	sp, #8
 8013850:	af00      	add	r7, sp, #0
 8013852:	6078      	str	r0, [r7, #4]
 8013854:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013856:	2180      	movs	r1, #128	@ 0x80
 8013858:	6878      	ldr	r0, [r7, #4]
 801385a:	f004 f997 	bl	8017b8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801385e:	2100      	movs	r1, #0
 8013860:	6878      	ldr	r0, [r7, #4]
 8013862:	f004 f993 	bl	8017b8c <USBD_LL_StallEP>
}
 8013866:	bf00      	nop
 8013868:	3708      	adds	r7, #8
 801386a:	46bd      	mov	sp, r7
 801386c:	bd80      	pop	{r7, pc}

0801386e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801386e:	b580      	push	{r7, lr}
 8013870:	b086      	sub	sp, #24
 8013872:	af00      	add	r7, sp, #0
 8013874:	60f8      	str	r0, [r7, #12]
 8013876:	60b9      	str	r1, [r7, #8]
 8013878:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801387a:	2300      	movs	r3, #0
 801387c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801387e:	68fb      	ldr	r3, [r7, #12]
 8013880:	2b00      	cmp	r3, #0
 8013882:	d036      	beq.n	80138f2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8013888:	6938      	ldr	r0, [r7, #16]
 801388a:	f000 f836 	bl	80138fa <USBD_GetLen>
 801388e:	4603      	mov	r3, r0
 8013890:	3301      	adds	r3, #1
 8013892:	b29b      	uxth	r3, r3
 8013894:	005b      	lsls	r3, r3, #1
 8013896:	b29a      	uxth	r2, r3
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801389c:	7dfb      	ldrb	r3, [r7, #23]
 801389e:	68ba      	ldr	r2, [r7, #8]
 80138a0:	4413      	add	r3, r2
 80138a2:	687a      	ldr	r2, [r7, #4]
 80138a4:	7812      	ldrb	r2, [r2, #0]
 80138a6:	701a      	strb	r2, [r3, #0]
  idx++;
 80138a8:	7dfb      	ldrb	r3, [r7, #23]
 80138aa:	3301      	adds	r3, #1
 80138ac:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80138ae:	7dfb      	ldrb	r3, [r7, #23]
 80138b0:	68ba      	ldr	r2, [r7, #8]
 80138b2:	4413      	add	r3, r2
 80138b4:	2203      	movs	r2, #3
 80138b6:	701a      	strb	r2, [r3, #0]
  idx++;
 80138b8:	7dfb      	ldrb	r3, [r7, #23]
 80138ba:	3301      	adds	r3, #1
 80138bc:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80138be:	e013      	b.n	80138e8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80138c0:	7dfb      	ldrb	r3, [r7, #23]
 80138c2:	68ba      	ldr	r2, [r7, #8]
 80138c4:	4413      	add	r3, r2
 80138c6:	693a      	ldr	r2, [r7, #16]
 80138c8:	7812      	ldrb	r2, [r2, #0]
 80138ca:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80138cc:	693b      	ldr	r3, [r7, #16]
 80138ce:	3301      	adds	r3, #1
 80138d0:	613b      	str	r3, [r7, #16]
    idx++;
 80138d2:	7dfb      	ldrb	r3, [r7, #23]
 80138d4:	3301      	adds	r3, #1
 80138d6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80138d8:	7dfb      	ldrb	r3, [r7, #23]
 80138da:	68ba      	ldr	r2, [r7, #8]
 80138dc:	4413      	add	r3, r2
 80138de:	2200      	movs	r2, #0
 80138e0:	701a      	strb	r2, [r3, #0]
    idx++;
 80138e2:	7dfb      	ldrb	r3, [r7, #23]
 80138e4:	3301      	adds	r3, #1
 80138e6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80138e8:	693b      	ldr	r3, [r7, #16]
 80138ea:	781b      	ldrb	r3, [r3, #0]
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d1e7      	bne.n	80138c0 <USBD_GetString+0x52>
 80138f0:	e000      	b.n	80138f4 <USBD_GetString+0x86>
    return;
 80138f2:	bf00      	nop
  }
}
 80138f4:	3718      	adds	r7, #24
 80138f6:	46bd      	mov	sp, r7
 80138f8:	bd80      	pop	{r7, pc}

080138fa <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80138fa:	b480      	push	{r7}
 80138fc:	b085      	sub	sp, #20
 80138fe:	af00      	add	r7, sp, #0
 8013900:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013902:	2300      	movs	r3, #0
 8013904:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801390a:	e005      	b.n	8013918 <USBD_GetLen+0x1e>
  {
    len++;
 801390c:	7bfb      	ldrb	r3, [r7, #15]
 801390e:	3301      	adds	r3, #1
 8013910:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013912:	68bb      	ldr	r3, [r7, #8]
 8013914:	3301      	adds	r3, #1
 8013916:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013918:	68bb      	ldr	r3, [r7, #8]
 801391a:	781b      	ldrb	r3, [r3, #0]
 801391c:	2b00      	cmp	r3, #0
 801391e:	d1f5      	bne.n	801390c <USBD_GetLen+0x12>
  }

  return len;
 8013920:	7bfb      	ldrb	r3, [r7, #15]
}
 8013922:	4618      	mov	r0, r3
 8013924:	3714      	adds	r7, #20
 8013926:	46bd      	mov	sp, r7
 8013928:	f85d 7b04 	ldr.w	r7, [sp], #4
 801392c:	4770      	bx	lr

0801392e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801392e:	b580      	push	{r7, lr}
 8013930:	b084      	sub	sp, #16
 8013932:	af00      	add	r7, sp, #0
 8013934:	60f8      	str	r0, [r7, #12]
 8013936:	60b9      	str	r1, [r7, #8]
 8013938:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	2202      	movs	r2, #2
 801393e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	687a      	ldr	r2, [r7, #4]
 8013946:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	687a      	ldr	r2, [r7, #4]
 801394c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	68ba      	ldr	r2, [r7, #8]
 8013952:	2100      	movs	r1, #0
 8013954:	68f8      	ldr	r0, [r7, #12]
 8013956:	f004 f9a2 	bl	8017c9e <USBD_LL_Transmit>

  return USBD_OK;
 801395a:	2300      	movs	r3, #0
}
 801395c:	4618      	mov	r0, r3
 801395e:	3710      	adds	r7, #16
 8013960:	46bd      	mov	sp, r7
 8013962:	bd80      	pop	{r7, pc}

08013964 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013964:	b580      	push	{r7, lr}
 8013966:	b084      	sub	sp, #16
 8013968:	af00      	add	r7, sp, #0
 801396a:	60f8      	str	r0, [r7, #12]
 801396c:	60b9      	str	r1, [r7, #8]
 801396e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	68ba      	ldr	r2, [r7, #8]
 8013974:	2100      	movs	r1, #0
 8013976:	68f8      	ldr	r0, [r7, #12]
 8013978:	f004 f991 	bl	8017c9e <USBD_LL_Transmit>

  return USBD_OK;
 801397c:	2300      	movs	r3, #0
}
 801397e:	4618      	mov	r0, r3
 8013980:	3710      	adds	r7, #16
 8013982:	46bd      	mov	sp, r7
 8013984:	bd80      	pop	{r7, pc}

08013986 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013986:	b580      	push	{r7, lr}
 8013988:	b084      	sub	sp, #16
 801398a:	af00      	add	r7, sp, #0
 801398c:	60f8      	str	r0, [r7, #12]
 801398e:	60b9      	str	r1, [r7, #8]
 8013990:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013992:	68fb      	ldr	r3, [r7, #12]
 8013994:	2203      	movs	r2, #3
 8013996:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801399a:	68fb      	ldr	r3, [r7, #12]
 801399c:	687a      	ldr	r2, [r7, #4]
 801399e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	687a      	ldr	r2, [r7, #4]
 80139a6:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	68ba      	ldr	r2, [r7, #8]
 80139ae:	2100      	movs	r1, #0
 80139b0:	68f8      	ldr	r0, [r7, #12]
 80139b2:	f004 f995 	bl	8017ce0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80139b6:	2300      	movs	r3, #0
}
 80139b8:	4618      	mov	r0, r3
 80139ba:	3710      	adds	r7, #16
 80139bc:	46bd      	mov	sp, r7
 80139be:	bd80      	pop	{r7, pc}

080139c0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	b084      	sub	sp, #16
 80139c4:	af00      	add	r7, sp, #0
 80139c6:	60f8      	str	r0, [r7, #12]
 80139c8:	60b9      	str	r1, [r7, #8]
 80139ca:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	68ba      	ldr	r2, [r7, #8]
 80139d0:	2100      	movs	r1, #0
 80139d2:	68f8      	ldr	r0, [r7, #12]
 80139d4:	f004 f984 	bl	8017ce0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80139d8:	2300      	movs	r3, #0
}
 80139da:	4618      	mov	r0, r3
 80139dc:	3710      	adds	r7, #16
 80139de:	46bd      	mov	sp, r7
 80139e0:	bd80      	pop	{r7, pc}

080139e2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80139e2:	b580      	push	{r7, lr}
 80139e4:	b082      	sub	sp, #8
 80139e6:	af00      	add	r7, sp, #0
 80139e8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	2204      	movs	r2, #4
 80139ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80139f2:	2300      	movs	r3, #0
 80139f4:	2200      	movs	r2, #0
 80139f6:	2100      	movs	r1, #0
 80139f8:	6878      	ldr	r0, [r7, #4]
 80139fa:	f004 f950 	bl	8017c9e <USBD_LL_Transmit>

  return USBD_OK;
 80139fe:	2300      	movs	r3, #0
}
 8013a00:	4618      	mov	r0, r3
 8013a02:	3708      	adds	r7, #8
 8013a04:	46bd      	mov	sp, r7
 8013a06:	bd80      	pop	{r7, pc}

08013a08 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013a08:	b580      	push	{r7, lr}
 8013a0a:	b082      	sub	sp, #8
 8013a0c:	af00      	add	r7, sp, #0
 8013a0e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	2205      	movs	r2, #5
 8013a14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013a18:	2300      	movs	r3, #0
 8013a1a:	2200      	movs	r2, #0
 8013a1c:	2100      	movs	r1, #0
 8013a1e:	6878      	ldr	r0, [r7, #4]
 8013a20:	f004 f95e 	bl	8017ce0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013a24:	2300      	movs	r3, #0
}
 8013a26:	4618      	mov	r0, r3
 8013a28:	3708      	adds	r7, #8
 8013a2a:	46bd      	mov	sp, r7
 8013a2c:	bd80      	pop	{r7, pc}
	...

08013a30 <__NVIC_SetPriority>:
{
 8013a30:	b480      	push	{r7}
 8013a32:	b083      	sub	sp, #12
 8013a34:	af00      	add	r7, sp, #0
 8013a36:	4603      	mov	r3, r0
 8013a38:	6039      	str	r1, [r7, #0]
 8013a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	db0a      	blt.n	8013a5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013a44:	683b      	ldr	r3, [r7, #0]
 8013a46:	b2da      	uxtb	r2, r3
 8013a48:	490c      	ldr	r1, [pc, #48]	@ (8013a7c <__NVIC_SetPriority+0x4c>)
 8013a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a4e:	0112      	lsls	r2, r2, #4
 8013a50:	b2d2      	uxtb	r2, r2
 8013a52:	440b      	add	r3, r1
 8013a54:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8013a58:	e00a      	b.n	8013a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013a5a:	683b      	ldr	r3, [r7, #0]
 8013a5c:	b2da      	uxtb	r2, r3
 8013a5e:	4908      	ldr	r1, [pc, #32]	@ (8013a80 <__NVIC_SetPriority+0x50>)
 8013a60:	79fb      	ldrb	r3, [r7, #7]
 8013a62:	f003 030f 	and.w	r3, r3, #15
 8013a66:	3b04      	subs	r3, #4
 8013a68:	0112      	lsls	r2, r2, #4
 8013a6a:	b2d2      	uxtb	r2, r2
 8013a6c:	440b      	add	r3, r1
 8013a6e:	761a      	strb	r2, [r3, #24]
}
 8013a70:	bf00      	nop
 8013a72:	370c      	adds	r7, #12
 8013a74:	46bd      	mov	sp, r7
 8013a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a7a:	4770      	bx	lr
 8013a7c:	e000e100 	.word	0xe000e100
 8013a80:	e000ed00 	.word	0xe000ed00

08013a84 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8013a84:	b580      	push	{r7, lr}
 8013a86:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8013a88:	4b05      	ldr	r3, [pc, #20]	@ (8013aa0 <SysTick_Handler+0x1c>)
 8013a8a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8013a8c:	f002 f83e 	bl	8015b0c <xTaskGetSchedulerState>
 8013a90:	4603      	mov	r3, r0
 8013a92:	2b01      	cmp	r3, #1
 8013a94:	d001      	beq.n	8013a9a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8013a96:	f002 fe37 	bl	8016708 <xPortSysTickHandler>
  }
}
 8013a9a:	bf00      	nop
 8013a9c:	bd80      	pop	{r7, pc}
 8013a9e:	bf00      	nop
 8013aa0:	e000e010 	.word	0xe000e010

08013aa4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8013aa4:	b580      	push	{r7, lr}
 8013aa6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8013aa8:	2100      	movs	r1, #0
 8013aaa:	f06f 0004 	mvn.w	r0, #4
 8013aae:	f7ff ffbf 	bl	8013a30 <__NVIC_SetPriority>
#endif
}
 8013ab2:	bf00      	nop
 8013ab4:	bd80      	pop	{r7, pc}
	...

08013ab8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8013ab8:	b480      	push	{r7}
 8013aba:	b083      	sub	sp, #12
 8013abc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013abe:	f3ef 8305 	mrs	r3, IPSR
 8013ac2:	603b      	str	r3, [r7, #0]
  return(result);
 8013ac4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	d003      	beq.n	8013ad2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8013aca:	f06f 0305 	mvn.w	r3, #5
 8013ace:	607b      	str	r3, [r7, #4]
 8013ad0:	e00c      	b.n	8013aec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8013ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8013afc <osKernelInitialize+0x44>)
 8013ad4:	681b      	ldr	r3, [r3, #0]
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d105      	bne.n	8013ae6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8013ada:	4b08      	ldr	r3, [pc, #32]	@ (8013afc <osKernelInitialize+0x44>)
 8013adc:	2201      	movs	r2, #1
 8013ade:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8013ae0:	2300      	movs	r3, #0
 8013ae2:	607b      	str	r3, [r7, #4]
 8013ae4:	e002      	b.n	8013aec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8013ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8013aea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8013aec:	687b      	ldr	r3, [r7, #4]
}
 8013aee:	4618      	mov	r0, r3
 8013af0:	370c      	adds	r7, #12
 8013af2:	46bd      	mov	sp, r7
 8013af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013af8:	4770      	bx	lr
 8013afa:	bf00      	nop
 8013afc:	20000568 	.word	0x20000568

08013b00 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8013b00:	b580      	push	{r7, lr}
 8013b02:	b082      	sub	sp, #8
 8013b04:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013b06:	f3ef 8305 	mrs	r3, IPSR
 8013b0a:	603b      	str	r3, [r7, #0]
  return(result);
 8013b0c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	d003      	beq.n	8013b1a <osKernelStart+0x1a>
    stat = osErrorISR;
 8013b12:	f06f 0305 	mvn.w	r3, #5
 8013b16:	607b      	str	r3, [r7, #4]
 8013b18:	e010      	b.n	8013b3c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8013b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8013b48 <osKernelStart+0x48>)
 8013b1c:	681b      	ldr	r3, [r3, #0]
 8013b1e:	2b01      	cmp	r3, #1
 8013b20:	d109      	bne.n	8013b36 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8013b22:	f7ff ffbf 	bl	8013aa4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8013b26:	4b08      	ldr	r3, [pc, #32]	@ (8013b48 <osKernelStart+0x48>)
 8013b28:	2202      	movs	r2, #2
 8013b2a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8013b2c:	f001 fb8a 	bl	8015244 <vTaskStartScheduler>
      stat = osOK;
 8013b30:	2300      	movs	r3, #0
 8013b32:	607b      	str	r3, [r7, #4]
 8013b34:	e002      	b.n	8013b3c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8013b36:	f04f 33ff 	mov.w	r3, #4294967295
 8013b3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8013b3c:	687b      	ldr	r3, [r7, #4]
}
 8013b3e:	4618      	mov	r0, r3
 8013b40:	3708      	adds	r7, #8
 8013b42:	46bd      	mov	sp, r7
 8013b44:	bd80      	pop	{r7, pc}
 8013b46:	bf00      	nop
 8013b48:	20000568 	.word	0x20000568

08013b4c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8013b4c:	b580      	push	{r7, lr}
 8013b4e:	b08e      	sub	sp, #56	@ 0x38
 8013b50:	af04      	add	r7, sp, #16
 8013b52:	60f8      	str	r0, [r7, #12]
 8013b54:	60b9      	str	r1, [r7, #8]
 8013b56:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8013b58:	2300      	movs	r3, #0
 8013b5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013b5c:	f3ef 8305 	mrs	r3, IPSR
 8013b60:	617b      	str	r3, [r7, #20]
  return(result);
 8013b62:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8013b64:	2b00      	cmp	r3, #0
 8013b66:	d17e      	bne.n	8013c66 <osThreadNew+0x11a>
 8013b68:	68fb      	ldr	r3, [r7, #12]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d07b      	beq.n	8013c66 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8013b6e:	2380      	movs	r3, #128	@ 0x80
 8013b70:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8013b72:	2318      	movs	r3, #24
 8013b74:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8013b76:	2300      	movs	r3, #0
 8013b78:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8013b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8013b7e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8013b80:	687b      	ldr	r3, [r7, #4]
 8013b82:	2b00      	cmp	r3, #0
 8013b84:	d045      	beq.n	8013c12 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d002      	beq.n	8013b94 <osThreadNew+0x48>
        name = attr->name;
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	681b      	ldr	r3, [r3, #0]
 8013b92:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8013b94:	687b      	ldr	r3, [r7, #4]
 8013b96:	699b      	ldr	r3, [r3, #24]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d002      	beq.n	8013ba2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	699b      	ldr	r3, [r3, #24]
 8013ba0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8013ba2:	69fb      	ldr	r3, [r7, #28]
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d008      	beq.n	8013bba <osThreadNew+0x6e>
 8013ba8:	69fb      	ldr	r3, [r7, #28]
 8013baa:	2b38      	cmp	r3, #56	@ 0x38
 8013bac:	d805      	bhi.n	8013bba <osThreadNew+0x6e>
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	685b      	ldr	r3, [r3, #4]
 8013bb2:	f003 0301 	and.w	r3, r3, #1
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d001      	beq.n	8013bbe <osThreadNew+0x72>
        return (NULL);
 8013bba:	2300      	movs	r3, #0
 8013bbc:	e054      	b.n	8013c68 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	695b      	ldr	r3, [r3, #20]
 8013bc2:	2b00      	cmp	r3, #0
 8013bc4:	d003      	beq.n	8013bce <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8013bc6:	687b      	ldr	r3, [r7, #4]
 8013bc8:	695b      	ldr	r3, [r3, #20]
 8013bca:	089b      	lsrs	r3, r3, #2
 8013bcc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	689b      	ldr	r3, [r3, #8]
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d00e      	beq.n	8013bf4 <osThreadNew+0xa8>
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	68db      	ldr	r3, [r3, #12]
 8013bda:	2ba7      	cmp	r3, #167	@ 0xa7
 8013bdc:	d90a      	bls.n	8013bf4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013bde:	687b      	ldr	r3, [r7, #4]
 8013be0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d006      	beq.n	8013bf4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	695b      	ldr	r3, [r3, #20]
 8013bea:	2b00      	cmp	r3, #0
 8013bec:	d002      	beq.n	8013bf4 <osThreadNew+0xa8>
        mem = 1;
 8013bee:	2301      	movs	r3, #1
 8013bf0:	61bb      	str	r3, [r7, #24]
 8013bf2:	e010      	b.n	8013c16 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	689b      	ldr	r3, [r3, #8]
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d10c      	bne.n	8013c16 <osThreadNew+0xca>
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	68db      	ldr	r3, [r3, #12]
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d108      	bne.n	8013c16 <osThreadNew+0xca>
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	691b      	ldr	r3, [r3, #16]
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d104      	bne.n	8013c16 <osThreadNew+0xca>
          mem = 0;
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	61bb      	str	r3, [r7, #24]
 8013c10:	e001      	b.n	8013c16 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8013c12:	2300      	movs	r3, #0
 8013c14:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8013c16:	69bb      	ldr	r3, [r7, #24]
 8013c18:	2b01      	cmp	r3, #1
 8013c1a:	d110      	bne.n	8013c3e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8013c20:	687a      	ldr	r2, [r7, #4]
 8013c22:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8013c24:	9202      	str	r2, [sp, #8]
 8013c26:	9301      	str	r3, [sp, #4]
 8013c28:	69fb      	ldr	r3, [r7, #28]
 8013c2a:	9300      	str	r3, [sp, #0]
 8013c2c:	68bb      	ldr	r3, [r7, #8]
 8013c2e:	6a3a      	ldr	r2, [r7, #32]
 8013c30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013c32:	68f8      	ldr	r0, [r7, #12]
 8013c34:	f001 f836 	bl	8014ca4 <xTaskCreateStatic>
 8013c38:	4603      	mov	r3, r0
 8013c3a:	613b      	str	r3, [r7, #16]
 8013c3c:	e013      	b.n	8013c66 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8013c3e:	69bb      	ldr	r3, [r7, #24]
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d110      	bne.n	8013c66 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8013c44:	6a3b      	ldr	r3, [r7, #32]
 8013c46:	b29a      	uxth	r2, r3
 8013c48:	f107 0310 	add.w	r3, r7, #16
 8013c4c:	9301      	str	r3, [sp, #4]
 8013c4e:	69fb      	ldr	r3, [r7, #28]
 8013c50:	9300      	str	r3, [sp, #0]
 8013c52:	68bb      	ldr	r3, [r7, #8]
 8013c54:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013c56:	68f8      	ldr	r0, [r7, #12]
 8013c58:	f001 f884 	bl	8014d64 <xTaskCreate>
 8013c5c:	4603      	mov	r3, r0
 8013c5e:	2b01      	cmp	r3, #1
 8013c60:	d001      	beq.n	8013c66 <osThreadNew+0x11a>
            hTask = NULL;
 8013c62:	2300      	movs	r3, #0
 8013c64:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8013c66:	693b      	ldr	r3, [r7, #16]
}
 8013c68:	4618      	mov	r0, r3
 8013c6a:	3728      	adds	r7, #40	@ 0x28
 8013c6c:	46bd      	mov	sp, r7
 8013c6e:	bd80      	pop	{r7, pc}

08013c70 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8013c70:	b580      	push	{r7, lr}
 8013c72:	b086      	sub	sp, #24
 8013c74:	af00      	add	r7, sp, #0
 8013c76:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013c7c:	f3ef 8305 	mrs	r3, IPSR
 8013c80:	60bb      	str	r3, [r7, #8]
  return(result);
 8013c82:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d003      	beq.n	8013c90 <osThreadTerminate+0x20>
    stat = osErrorISR;
 8013c88:	f06f 0305 	mvn.w	r3, #5
 8013c8c:	617b      	str	r3, [r7, #20]
 8013c8e:	e017      	b.n	8013cc0 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8013c90:	693b      	ldr	r3, [r7, #16]
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	d103      	bne.n	8013c9e <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8013c96:	f06f 0303 	mvn.w	r3, #3
 8013c9a:	617b      	str	r3, [r7, #20]
 8013c9c:	e010      	b.n	8013cc0 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8013c9e:	6938      	ldr	r0, [r7, #16]
 8013ca0:	f001 fa68 	bl	8015174 <eTaskGetState>
 8013ca4:	4603      	mov	r3, r0
 8013ca6:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8013ca8:	7bfb      	ldrb	r3, [r7, #15]
 8013caa:	2b04      	cmp	r3, #4
 8013cac:	d005      	beq.n	8013cba <osThreadTerminate+0x4a>
      stat = osOK;
 8013cae:	2300      	movs	r3, #0
 8013cb0:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8013cb2:	6938      	ldr	r0, [r7, #16]
 8013cb4:	f001 f9b4 	bl	8015020 <vTaskDelete>
 8013cb8:	e002      	b.n	8013cc0 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8013cba:	f06f 0302 	mvn.w	r3, #2
 8013cbe:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8013cc0:	697b      	ldr	r3, [r7, #20]
}
 8013cc2:	4618      	mov	r0, r3
 8013cc4:	3718      	adds	r7, #24
 8013cc6:	46bd      	mov	sp, r7
 8013cc8:	bd80      	pop	{r7, pc}

08013cca <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8013cca:	b580      	push	{r7, lr}
 8013ccc:	b084      	sub	sp, #16
 8013cce:	af00      	add	r7, sp, #0
 8013cd0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013cd2:	f3ef 8305 	mrs	r3, IPSR
 8013cd6:	60bb      	str	r3, [r7, #8]
  return(result);
 8013cd8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013cda:	2b00      	cmp	r3, #0
 8013cdc:	d003      	beq.n	8013ce6 <osDelay+0x1c>
    stat = osErrorISR;
 8013cde:	f06f 0305 	mvn.w	r3, #5
 8013ce2:	60fb      	str	r3, [r7, #12]
 8013ce4:	e007      	b.n	8013cf6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8013ce6:	2300      	movs	r3, #0
 8013ce8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8013cea:	687b      	ldr	r3, [r7, #4]
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d002      	beq.n	8013cf6 <osDelay+0x2c>
      vTaskDelay(ticks);
 8013cf0:	6878      	ldr	r0, [r7, #4]
 8013cf2:	f001 fa09 	bl	8015108 <vTaskDelay>
    }
  }

  return (stat);
 8013cf6:	68fb      	ldr	r3, [r7, #12]
}
 8013cf8:	4618      	mov	r0, r3
 8013cfa:	3710      	adds	r7, #16
 8013cfc:	46bd      	mov	sp, r7
 8013cfe:	bd80      	pop	{r7, pc}

08013d00 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8013d00:	b580      	push	{r7, lr}
 8013d02:	b08a      	sub	sp, #40	@ 0x28
 8013d04:	af02      	add	r7, sp, #8
 8013d06:	60f8      	str	r0, [r7, #12]
 8013d08:	60b9      	str	r1, [r7, #8]
 8013d0a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8013d0c:	2300      	movs	r3, #0
 8013d0e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013d10:	f3ef 8305 	mrs	r3, IPSR
 8013d14:	613b      	str	r3, [r7, #16]
  return(result);
 8013d16:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d15f      	bne.n	8013ddc <osMessageQueueNew+0xdc>
 8013d1c:	68fb      	ldr	r3, [r7, #12]
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d05c      	beq.n	8013ddc <osMessageQueueNew+0xdc>
 8013d22:	68bb      	ldr	r3, [r7, #8]
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d059      	beq.n	8013ddc <osMessageQueueNew+0xdc>
    mem = -1;
 8013d28:	f04f 33ff 	mov.w	r3, #4294967295
 8013d2c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d029      	beq.n	8013d88 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	689b      	ldr	r3, [r3, #8]
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d012      	beq.n	8013d62 <osMessageQueueNew+0x62>
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	68db      	ldr	r3, [r3, #12]
 8013d40:	2b4f      	cmp	r3, #79	@ 0x4f
 8013d42:	d90e      	bls.n	8013d62 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d00a      	beq.n	8013d62 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	695a      	ldr	r2, [r3, #20]
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	68b9      	ldr	r1, [r7, #8]
 8013d54:	fb01 f303 	mul.w	r3, r1, r3
 8013d58:	429a      	cmp	r2, r3
 8013d5a:	d302      	bcc.n	8013d62 <osMessageQueueNew+0x62>
        mem = 1;
 8013d5c:	2301      	movs	r3, #1
 8013d5e:	61bb      	str	r3, [r7, #24]
 8013d60:	e014      	b.n	8013d8c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	689b      	ldr	r3, [r3, #8]
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d110      	bne.n	8013d8c <osMessageQueueNew+0x8c>
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	68db      	ldr	r3, [r3, #12]
 8013d6e:	2b00      	cmp	r3, #0
 8013d70:	d10c      	bne.n	8013d8c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d108      	bne.n	8013d8c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	695b      	ldr	r3, [r3, #20]
 8013d7e:	2b00      	cmp	r3, #0
 8013d80:	d104      	bne.n	8013d8c <osMessageQueueNew+0x8c>
          mem = 0;
 8013d82:	2300      	movs	r3, #0
 8013d84:	61bb      	str	r3, [r7, #24]
 8013d86:	e001      	b.n	8013d8c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8013d88:	2300      	movs	r3, #0
 8013d8a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8013d8c:	69bb      	ldr	r3, [r7, #24]
 8013d8e:	2b01      	cmp	r3, #1
 8013d90:	d10b      	bne.n	8013daa <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	691a      	ldr	r2, [r3, #16]
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	689b      	ldr	r3, [r3, #8]
 8013d9a:	2100      	movs	r1, #0
 8013d9c:	9100      	str	r1, [sp, #0]
 8013d9e:	68b9      	ldr	r1, [r7, #8]
 8013da0:	68f8      	ldr	r0, [r7, #12]
 8013da2:	f000 fa31 	bl	8014208 <xQueueGenericCreateStatic>
 8013da6:	61f8      	str	r0, [r7, #28]
 8013da8:	e008      	b.n	8013dbc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8013daa:	69bb      	ldr	r3, [r7, #24]
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	d105      	bne.n	8013dbc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8013db0:	2200      	movs	r2, #0
 8013db2:	68b9      	ldr	r1, [r7, #8]
 8013db4:	68f8      	ldr	r0, [r7, #12]
 8013db6:	f000 faa4 	bl	8014302 <xQueueGenericCreate>
 8013dba:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8013dbc:	69fb      	ldr	r3, [r7, #28]
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d00c      	beq.n	8013ddc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	2b00      	cmp	r3, #0
 8013dc6:	d003      	beq.n	8013dd0 <osMessageQueueNew+0xd0>
        name = attr->name;
 8013dc8:	687b      	ldr	r3, [r7, #4]
 8013dca:	681b      	ldr	r3, [r3, #0]
 8013dcc:	617b      	str	r3, [r7, #20]
 8013dce:	e001      	b.n	8013dd4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8013dd0:	2300      	movs	r3, #0
 8013dd2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8013dd4:	6979      	ldr	r1, [r7, #20]
 8013dd6:	69f8      	ldr	r0, [r7, #28]
 8013dd8:	f000 ff06 	bl	8014be8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8013ddc:	69fb      	ldr	r3, [r7, #28]
}
 8013dde:	4618      	mov	r0, r3
 8013de0:	3720      	adds	r7, #32
 8013de2:	46bd      	mov	sp, r7
 8013de4:	bd80      	pop	{r7, pc}
	...

08013de8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8013de8:	b580      	push	{r7, lr}
 8013dea:	b088      	sub	sp, #32
 8013dec:	af00      	add	r7, sp, #0
 8013dee:	60f8      	str	r0, [r7, #12]
 8013df0:	60b9      	str	r1, [r7, #8]
 8013df2:	603b      	str	r3, [r7, #0]
 8013df4:	4613      	mov	r3, r2
 8013df6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8013df8:	68fb      	ldr	r3, [r7, #12]
 8013dfa:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8013dfc:	2300      	movs	r3, #0
 8013dfe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013e00:	f3ef 8305 	mrs	r3, IPSR
 8013e04:	617b      	str	r3, [r7, #20]
  return(result);
 8013e06:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d028      	beq.n	8013e5e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8013e0c:	69bb      	ldr	r3, [r7, #24]
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d005      	beq.n	8013e1e <osMessageQueuePut+0x36>
 8013e12:	68bb      	ldr	r3, [r7, #8]
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d002      	beq.n	8013e1e <osMessageQueuePut+0x36>
 8013e18:	683b      	ldr	r3, [r7, #0]
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d003      	beq.n	8013e26 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8013e1e:	f06f 0303 	mvn.w	r3, #3
 8013e22:	61fb      	str	r3, [r7, #28]
 8013e24:	e038      	b.n	8013e98 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8013e26:	2300      	movs	r3, #0
 8013e28:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8013e2a:	f107 0210 	add.w	r2, r7, #16
 8013e2e:	2300      	movs	r3, #0
 8013e30:	68b9      	ldr	r1, [r7, #8]
 8013e32:	69b8      	ldr	r0, [r7, #24]
 8013e34:	f000 fbc6 	bl	80145c4 <xQueueGenericSendFromISR>
 8013e38:	4603      	mov	r3, r0
 8013e3a:	2b01      	cmp	r3, #1
 8013e3c:	d003      	beq.n	8013e46 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8013e3e:	f06f 0302 	mvn.w	r3, #2
 8013e42:	61fb      	str	r3, [r7, #28]
 8013e44:	e028      	b.n	8013e98 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8013e46:	693b      	ldr	r3, [r7, #16]
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	d025      	beq.n	8013e98 <osMessageQueuePut+0xb0>
 8013e4c:	4b15      	ldr	r3, [pc, #84]	@ (8013ea4 <osMessageQueuePut+0xbc>)
 8013e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013e52:	601a      	str	r2, [r3, #0]
 8013e54:	f3bf 8f4f 	dsb	sy
 8013e58:	f3bf 8f6f 	isb	sy
 8013e5c:	e01c      	b.n	8013e98 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8013e5e:	69bb      	ldr	r3, [r7, #24]
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d002      	beq.n	8013e6a <osMessageQueuePut+0x82>
 8013e64:	68bb      	ldr	r3, [r7, #8]
 8013e66:	2b00      	cmp	r3, #0
 8013e68:	d103      	bne.n	8013e72 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8013e6a:	f06f 0303 	mvn.w	r3, #3
 8013e6e:	61fb      	str	r3, [r7, #28]
 8013e70:	e012      	b.n	8013e98 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8013e72:	2300      	movs	r3, #0
 8013e74:	683a      	ldr	r2, [r7, #0]
 8013e76:	68b9      	ldr	r1, [r7, #8]
 8013e78:	69b8      	ldr	r0, [r7, #24]
 8013e7a:	f000 faa1 	bl	80143c0 <xQueueGenericSend>
 8013e7e:	4603      	mov	r3, r0
 8013e80:	2b01      	cmp	r3, #1
 8013e82:	d009      	beq.n	8013e98 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8013e84:	683b      	ldr	r3, [r7, #0]
 8013e86:	2b00      	cmp	r3, #0
 8013e88:	d003      	beq.n	8013e92 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8013e8a:	f06f 0301 	mvn.w	r3, #1
 8013e8e:	61fb      	str	r3, [r7, #28]
 8013e90:	e002      	b.n	8013e98 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8013e92:	f06f 0302 	mvn.w	r3, #2
 8013e96:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8013e98:	69fb      	ldr	r3, [r7, #28]
}
 8013e9a:	4618      	mov	r0, r3
 8013e9c:	3720      	adds	r7, #32
 8013e9e:	46bd      	mov	sp, r7
 8013ea0:	bd80      	pop	{r7, pc}
 8013ea2:	bf00      	nop
 8013ea4:	e000ed04 	.word	0xe000ed04

08013ea8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8013ea8:	b580      	push	{r7, lr}
 8013eaa:	b088      	sub	sp, #32
 8013eac:	af00      	add	r7, sp, #0
 8013eae:	60f8      	str	r0, [r7, #12]
 8013eb0:	60b9      	str	r1, [r7, #8]
 8013eb2:	607a      	str	r2, [r7, #4]
 8013eb4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8013eb6:	68fb      	ldr	r3, [r7, #12]
 8013eb8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8013eba:	2300      	movs	r3, #0
 8013ebc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013ebe:	f3ef 8305 	mrs	r3, IPSR
 8013ec2:	617b      	str	r3, [r7, #20]
  return(result);
 8013ec4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8013ec6:	2b00      	cmp	r3, #0
 8013ec8:	d028      	beq.n	8013f1c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8013eca:	69bb      	ldr	r3, [r7, #24]
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	d005      	beq.n	8013edc <osMessageQueueGet+0x34>
 8013ed0:	68bb      	ldr	r3, [r7, #8]
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	d002      	beq.n	8013edc <osMessageQueueGet+0x34>
 8013ed6:	683b      	ldr	r3, [r7, #0]
 8013ed8:	2b00      	cmp	r3, #0
 8013eda:	d003      	beq.n	8013ee4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8013edc:	f06f 0303 	mvn.w	r3, #3
 8013ee0:	61fb      	str	r3, [r7, #28]
 8013ee2:	e037      	b.n	8013f54 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8013ee4:	2300      	movs	r3, #0
 8013ee6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8013ee8:	f107 0310 	add.w	r3, r7, #16
 8013eec:	461a      	mov	r2, r3
 8013eee:	68b9      	ldr	r1, [r7, #8]
 8013ef0:	69b8      	ldr	r0, [r7, #24]
 8013ef2:	f000 fce7 	bl	80148c4 <xQueueReceiveFromISR>
 8013ef6:	4603      	mov	r3, r0
 8013ef8:	2b01      	cmp	r3, #1
 8013efa:	d003      	beq.n	8013f04 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8013efc:	f06f 0302 	mvn.w	r3, #2
 8013f00:	61fb      	str	r3, [r7, #28]
 8013f02:	e027      	b.n	8013f54 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8013f04:	693b      	ldr	r3, [r7, #16]
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d024      	beq.n	8013f54 <osMessageQueueGet+0xac>
 8013f0a:	4b15      	ldr	r3, [pc, #84]	@ (8013f60 <osMessageQueueGet+0xb8>)
 8013f0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013f10:	601a      	str	r2, [r3, #0]
 8013f12:	f3bf 8f4f 	dsb	sy
 8013f16:	f3bf 8f6f 	isb	sy
 8013f1a:	e01b      	b.n	8013f54 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8013f1c:	69bb      	ldr	r3, [r7, #24]
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d002      	beq.n	8013f28 <osMessageQueueGet+0x80>
 8013f22:	68bb      	ldr	r3, [r7, #8]
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d103      	bne.n	8013f30 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8013f28:	f06f 0303 	mvn.w	r3, #3
 8013f2c:	61fb      	str	r3, [r7, #28]
 8013f2e:	e011      	b.n	8013f54 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8013f30:	683a      	ldr	r2, [r7, #0]
 8013f32:	68b9      	ldr	r1, [r7, #8]
 8013f34:	69b8      	ldr	r0, [r7, #24]
 8013f36:	f000 fbe3 	bl	8014700 <xQueueReceive>
 8013f3a:	4603      	mov	r3, r0
 8013f3c:	2b01      	cmp	r3, #1
 8013f3e:	d009      	beq.n	8013f54 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8013f40:	683b      	ldr	r3, [r7, #0]
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d003      	beq.n	8013f4e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8013f46:	f06f 0301 	mvn.w	r3, #1
 8013f4a:	61fb      	str	r3, [r7, #28]
 8013f4c:	e002      	b.n	8013f54 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8013f4e:	f06f 0302 	mvn.w	r3, #2
 8013f52:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8013f54:	69fb      	ldr	r3, [r7, #28]
}
 8013f56:	4618      	mov	r0, r3
 8013f58:	3720      	adds	r7, #32
 8013f5a:	46bd      	mov	sp, r7
 8013f5c:	bd80      	pop	{r7, pc}
 8013f5e:	bf00      	nop
 8013f60:	e000ed04 	.word	0xe000ed04

08013f64 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8013f64:	b480      	push	{r7}
 8013f66:	b085      	sub	sp, #20
 8013f68:	af00      	add	r7, sp, #0
 8013f6a:	60f8      	str	r0, [r7, #12]
 8013f6c:	60b9      	str	r1, [r7, #8]
 8013f6e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8013f70:	68fb      	ldr	r3, [r7, #12]
 8013f72:	4a07      	ldr	r2, [pc, #28]	@ (8013f90 <vApplicationGetIdleTaskMemory+0x2c>)
 8013f74:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8013f76:	68bb      	ldr	r3, [r7, #8]
 8013f78:	4a06      	ldr	r2, [pc, #24]	@ (8013f94 <vApplicationGetIdleTaskMemory+0x30>)
 8013f7a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8013f7c:	687b      	ldr	r3, [r7, #4]
 8013f7e:	2280      	movs	r2, #128	@ 0x80
 8013f80:	601a      	str	r2, [r3, #0]
}
 8013f82:	bf00      	nop
 8013f84:	3714      	adds	r7, #20
 8013f86:	46bd      	mov	sp, r7
 8013f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f8c:	4770      	bx	lr
 8013f8e:	bf00      	nop
 8013f90:	2000056c 	.word	0x2000056c
 8013f94:	20000614 	.word	0x20000614

08013f98 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8013f98:	b480      	push	{r7}
 8013f9a:	b085      	sub	sp, #20
 8013f9c:	af00      	add	r7, sp, #0
 8013f9e:	60f8      	str	r0, [r7, #12]
 8013fa0:	60b9      	str	r1, [r7, #8]
 8013fa2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8013fa4:	68fb      	ldr	r3, [r7, #12]
 8013fa6:	4a07      	ldr	r2, [pc, #28]	@ (8013fc4 <vApplicationGetTimerTaskMemory+0x2c>)
 8013fa8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8013faa:	68bb      	ldr	r3, [r7, #8]
 8013fac:	4a06      	ldr	r2, [pc, #24]	@ (8013fc8 <vApplicationGetTimerTaskMemory+0x30>)
 8013fae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013fb6:	601a      	str	r2, [r3, #0]
}
 8013fb8:	bf00      	nop
 8013fba:	3714      	adds	r7, #20
 8013fbc:	46bd      	mov	sp, r7
 8013fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fc2:	4770      	bx	lr
 8013fc4:	20000814 	.word	0x20000814
 8013fc8:	200008bc 	.word	0x200008bc

08013fcc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013fcc:	b480      	push	{r7}
 8013fce:	b083      	sub	sp, #12
 8013fd0:	af00      	add	r7, sp, #0
 8013fd2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	f103 0208 	add.w	r2, r3, #8
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8013fe4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	f103 0208 	add.w	r2, r3, #8
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	f103 0208 	add.w	r2, r3, #8
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	2200      	movs	r2, #0
 8013ffe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014000:	bf00      	nop
 8014002:	370c      	adds	r7, #12
 8014004:	46bd      	mov	sp, r7
 8014006:	f85d 7b04 	ldr.w	r7, [sp], #4
 801400a:	4770      	bx	lr

0801400c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801400c:	b480      	push	{r7}
 801400e:	b083      	sub	sp, #12
 8014010:	af00      	add	r7, sp, #0
 8014012:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	2200      	movs	r2, #0
 8014018:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801401a:	bf00      	nop
 801401c:	370c      	adds	r7, #12
 801401e:	46bd      	mov	sp, r7
 8014020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014024:	4770      	bx	lr

08014026 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014026:	b480      	push	{r7}
 8014028:	b085      	sub	sp, #20
 801402a:	af00      	add	r7, sp, #0
 801402c:	6078      	str	r0, [r7, #4]
 801402e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	685b      	ldr	r3, [r3, #4]
 8014034:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8014036:	683b      	ldr	r3, [r7, #0]
 8014038:	68fa      	ldr	r2, [r7, #12]
 801403a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801403c:	68fb      	ldr	r3, [r7, #12]
 801403e:	689a      	ldr	r2, [r3, #8]
 8014040:	683b      	ldr	r3, [r7, #0]
 8014042:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8014044:	68fb      	ldr	r3, [r7, #12]
 8014046:	689b      	ldr	r3, [r3, #8]
 8014048:	683a      	ldr	r2, [r7, #0]
 801404a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	683a      	ldr	r2, [r7, #0]
 8014050:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8014052:	683b      	ldr	r3, [r7, #0]
 8014054:	687a      	ldr	r2, [r7, #4]
 8014056:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014058:	687b      	ldr	r3, [r7, #4]
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	1c5a      	adds	r2, r3, #1
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	601a      	str	r2, [r3, #0]
}
 8014062:	bf00      	nop
 8014064:	3714      	adds	r7, #20
 8014066:	46bd      	mov	sp, r7
 8014068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801406c:	4770      	bx	lr

0801406e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801406e:	b480      	push	{r7}
 8014070:	b085      	sub	sp, #20
 8014072:	af00      	add	r7, sp, #0
 8014074:	6078      	str	r0, [r7, #4]
 8014076:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014078:	683b      	ldr	r3, [r7, #0]
 801407a:	681b      	ldr	r3, [r3, #0]
 801407c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801407e:	68bb      	ldr	r3, [r7, #8]
 8014080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014084:	d103      	bne.n	801408e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	691b      	ldr	r3, [r3, #16]
 801408a:	60fb      	str	r3, [r7, #12]
 801408c:	e00c      	b.n	80140a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801408e:	687b      	ldr	r3, [r7, #4]
 8014090:	3308      	adds	r3, #8
 8014092:	60fb      	str	r3, [r7, #12]
 8014094:	e002      	b.n	801409c <vListInsert+0x2e>
 8014096:	68fb      	ldr	r3, [r7, #12]
 8014098:	685b      	ldr	r3, [r3, #4]
 801409a:	60fb      	str	r3, [r7, #12]
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	685b      	ldr	r3, [r3, #4]
 80140a0:	681b      	ldr	r3, [r3, #0]
 80140a2:	68ba      	ldr	r2, [r7, #8]
 80140a4:	429a      	cmp	r2, r3
 80140a6:	d2f6      	bcs.n	8014096 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	685a      	ldr	r2, [r3, #4]
 80140ac:	683b      	ldr	r3, [r7, #0]
 80140ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80140b0:	683b      	ldr	r3, [r7, #0]
 80140b2:	685b      	ldr	r3, [r3, #4]
 80140b4:	683a      	ldr	r2, [r7, #0]
 80140b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80140b8:	683b      	ldr	r3, [r7, #0]
 80140ba:	68fa      	ldr	r2, [r7, #12]
 80140bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80140be:	68fb      	ldr	r3, [r7, #12]
 80140c0:	683a      	ldr	r2, [r7, #0]
 80140c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80140c4:	683b      	ldr	r3, [r7, #0]
 80140c6:	687a      	ldr	r2, [r7, #4]
 80140c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	681b      	ldr	r3, [r3, #0]
 80140ce:	1c5a      	adds	r2, r3, #1
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	601a      	str	r2, [r3, #0]
}
 80140d4:	bf00      	nop
 80140d6:	3714      	adds	r7, #20
 80140d8:	46bd      	mov	sp, r7
 80140da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140de:	4770      	bx	lr

080140e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80140e0:	b480      	push	{r7}
 80140e2:	b085      	sub	sp, #20
 80140e4:	af00      	add	r7, sp, #0
 80140e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	691b      	ldr	r3, [r3, #16]
 80140ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	685b      	ldr	r3, [r3, #4]
 80140f2:	687a      	ldr	r2, [r7, #4]
 80140f4:	6892      	ldr	r2, [r2, #8]
 80140f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	689b      	ldr	r3, [r3, #8]
 80140fc:	687a      	ldr	r2, [r7, #4]
 80140fe:	6852      	ldr	r2, [r2, #4]
 8014100:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8014102:	68fb      	ldr	r3, [r7, #12]
 8014104:	685b      	ldr	r3, [r3, #4]
 8014106:	687a      	ldr	r2, [r7, #4]
 8014108:	429a      	cmp	r2, r3
 801410a:	d103      	bne.n	8014114 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	689a      	ldr	r2, [r3, #8]
 8014110:	68fb      	ldr	r3, [r7, #12]
 8014112:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	2200      	movs	r2, #0
 8014118:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801411a:	68fb      	ldr	r3, [r7, #12]
 801411c:	681b      	ldr	r3, [r3, #0]
 801411e:	1e5a      	subs	r2, r3, #1
 8014120:	68fb      	ldr	r3, [r7, #12]
 8014122:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014124:	68fb      	ldr	r3, [r7, #12]
 8014126:	681b      	ldr	r3, [r3, #0]
}
 8014128:	4618      	mov	r0, r3
 801412a:	3714      	adds	r7, #20
 801412c:	46bd      	mov	sp, r7
 801412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014132:	4770      	bx	lr

08014134 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8014134:	b580      	push	{r7, lr}
 8014136:	b084      	sub	sp, #16
 8014138:	af00      	add	r7, sp, #0
 801413a:	6078      	str	r0, [r7, #4]
 801413c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014142:	68fb      	ldr	r3, [r7, #12]
 8014144:	2b00      	cmp	r3, #0
 8014146:	d10b      	bne.n	8014160 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801414c:	f383 8811 	msr	BASEPRI, r3
 8014150:	f3bf 8f6f 	isb	sy
 8014154:	f3bf 8f4f 	dsb	sy
 8014158:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801415a:	bf00      	nop
 801415c:	bf00      	nop
 801415e:	e7fd      	b.n	801415c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8014160:	f002 fa42 	bl	80165e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014164:	68fb      	ldr	r3, [r7, #12]
 8014166:	681a      	ldr	r2, [r3, #0]
 8014168:	68fb      	ldr	r3, [r7, #12]
 801416a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801416c:	68f9      	ldr	r1, [r7, #12]
 801416e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014170:	fb01 f303 	mul.w	r3, r1, r3
 8014174:	441a      	add	r2, r3
 8014176:	68fb      	ldr	r3, [r7, #12]
 8014178:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	2200      	movs	r2, #0
 801417e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014180:	68fb      	ldr	r3, [r7, #12]
 8014182:	681a      	ldr	r2, [r3, #0]
 8014184:	68fb      	ldr	r3, [r7, #12]
 8014186:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014188:	68fb      	ldr	r3, [r7, #12]
 801418a:	681a      	ldr	r2, [r3, #0]
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014190:	3b01      	subs	r3, #1
 8014192:	68f9      	ldr	r1, [r7, #12]
 8014194:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014196:	fb01 f303 	mul.w	r3, r1, r3
 801419a:	441a      	add	r2, r3
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80141a0:	68fb      	ldr	r3, [r7, #12]
 80141a2:	22ff      	movs	r2, #255	@ 0xff
 80141a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80141a8:	68fb      	ldr	r3, [r7, #12]
 80141aa:	22ff      	movs	r2, #255	@ 0xff
 80141ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80141b0:	683b      	ldr	r3, [r7, #0]
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d114      	bne.n	80141e0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80141b6:	68fb      	ldr	r3, [r7, #12]
 80141b8:	691b      	ldr	r3, [r3, #16]
 80141ba:	2b00      	cmp	r3, #0
 80141bc:	d01a      	beq.n	80141f4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80141be:	68fb      	ldr	r3, [r7, #12]
 80141c0:	3310      	adds	r3, #16
 80141c2:	4618      	mov	r0, r3
 80141c4:	f001 fadc 	bl	8015780 <xTaskRemoveFromEventList>
 80141c8:	4603      	mov	r3, r0
 80141ca:	2b00      	cmp	r3, #0
 80141cc:	d012      	beq.n	80141f4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80141ce:	4b0d      	ldr	r3, [pc, #52]	@ (8014204 <xQueueGenericReset+0xd0>)
 80141d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80141d4:	601a      	str	r2, [r3, #0]
 80141d6:	f3bf 8f4f 	dsb	sy
 80141da:	f3bf 8f6f 	isb	sy
 80141de:	e009      	b.n	80141f4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80141e0:	68fb      	ldr	r3, [r7, #12]
 80141e2:	3310      	adds	r3, #16
 80141e4:	4618      	mov	r0, r3
 80141e6:	f7ff fef1 	bl	8013fcc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80141ea:	68fb      	ldr	r3, [r7, #12]
 80141ec:	3324      	adds	r3, #36	@ 0x24
 80141ee:	4618      	mov	r0, r3
 80141f0:	f7ff feec 	bl	8013fcc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80141f4:	f002 fa2a 	bl	801664c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80141f8:	2301      	movs	r3, #1
}
 80141fa:	4618      	mov	r0, r3
 80141fc:	3710      	adds	r7, #16
 80141fe:	46bd      	mov	sp, r7
 8014200:	bd80      	pop	{r7, pc}
 8014202:	bf00      	nop
 8014204:	e000ed04 	.word	0xe000ed04

08014208 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8014208:	b580      	push	{r7, lr}
 801420a:	b08e      	sub	sp, #56	@ 0x38
 801420c:	af02      	add	r7, sp, #8
 801420e:	60f8      	str	r0, [r7, #12]
 8014210:	60b9      	str	r1, [r7, #8]
 8014212:	607a      	str	r2, [r7, #4]
 8014214:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014216:	68fb      	ldr	r3, [r7, #12]
 8014218:	2b00      	cmp	r3, #0
 801421a:	d10b      	bne.n	8014234 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 801421c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014220:	f383 8811 	msr	BASEPRI, r3
 8014224:	f3bf 8f6f 	isb	sy
 8014228:	f3bf 8f4f 	dsb	sy
 801422c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801422e:	bf00      	nop
 8014230:	bf00      	nop
 8014232:	e7fd      	b.n	8014230 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8014234:	683b      	ldr	r3, [r7, #0]
 8014236:	2b00      	cmp	r3, #0
 8014238:	d10b      	bne.n	8014252 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801423a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801423e:	f383 8811 	msr	BASEPRI, r3
 8014242:	f3bf 8f6f 	isb	sy
 8014246:	f3bf 8f4f 	dsb	sy
 801424a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801424c:	bf00      	nop
 801424e:	bf00      	nop
 8014250:	e7fd      	b.n	801424e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	2b00      	cmp	r3, #0
 8014256:	d002      	beq.n	801425e <xQueueGenericCreateStatic+0x56>
 8014258:	68bb      	ldr	r3, [r7, #8]
 801425a:	2b00      	cmp	r3, #0
 801425c:	d001      	beq.n	8014262 <xQueueGenericCreateStatic+0x5a>
 801425e:	2301      	movs	r3, #1
 8014260:	e000      	b.n	8014264 <xQueueGenericCreateStatic+0x5c>
 8014262:	2300      	movs	r3, #0
 8014264:	2b00      	cmp	r3, #0
 8014266:	d10b      	bne.n	8014280 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8014268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801426c:	f383 8811 	msr	BASEPRI, r3
 8014270:	f3bf 8f6f 	isb	sy
 8014274:	f3bf 8f4f 	dsb	sy
 8014278:	623b      	str	r3, [r7, #32]
}
 801427a:	bf00      	nop
 801427c:	bf00      	nop
 801427e:	e7fd      	b.n	801427c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	2b00      	cmp	r3, #0
 8014284:	d102      	bne.n	801428c <xQueueGenericCreateStatic+0x84>
 8014286:	68bb      	ldr	r3, [r7, #8]
 8014288:	2b00      	cmp	r3, #0
 801428a:	d101      	bne.n	8014290 <xQueueGenericCreateStatic+0x88>
 801428c:	2301      	movs	r3, #1
 801428e:	e000      	b.n	8014292 <xQueueGenericCreateStatic+0x8a>
 8014290:	2300      	movs	r3, #0
 8014292:	2b00      	cmp	r3, #0
 8014294:	d10b      	bne.n	80142ae <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8014296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801429a:	f383 8811 	msr	BASEPRI, r3
 801429e:	f3bf 8f6f 	isb	sy
 80142a2:	f3bf 8f4f 	dsb	sy
 80142a6:	61fb      	str	r3, [r7, #28]
}
 80142a8:	bf00      	nop
 80142aa:	bf00      	nop
 80142ac:	e7fd      	b.n	80142aa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80142ae:	2350      	movs	r3, #80	@ 0x50
 80142b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80142b2:	697b      	ldr	r3, [r7, #20]
 80142b4:	2b50      	cmp	r3, #80	@ 0x50
 80142b6:	d00b      	beq.n	80142d0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80142b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142bc:	f383 8811 	msr	BASEPRI, r3
 80142c0:	f3bf 8f6f 	isb	sy
 80142c4:	f3bf 8f4f 	dsb	sy
 80142c8:	61bb      	str	r3, [r7, #24]
}
 80142ca:	bf00      	nop
 80142cc:	bf00      	nop
 80142ce:	e7fd      	b.n	80142cc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80142d0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80142d2:	683b      	ldr	r3, [r7, #0]
 80142d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80142d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142d8:	2b00      	cmp	r3, #0
 80142da:	d00d      	beq.n	80142f8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80142dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142de:	2201      	movs	r2, #1
 80142e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80142e4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80142e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80142ea:	9300      	str	r3, [sp, #0]
 80142ec:	4613      	mov	r3, r2
 80142ee:	687a      	ldr	r2, [r7, #4]
 80142f0:	68b9      	ldr	r1, [r7, #8]
 80142f2:	68f8      	ldr	r0, [r7, #12]
 80142f4:	f000 f840 	bl	8014378 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80142f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80142fa:	4618      	mov	r0, r3
 80142fc:	3730      	adds	r7, #48	@ 0x30
 80142fe:	46bd      	mov	sp, r7
 8014300:	bd80      	pop	{r7, pc}

08014302 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8014302:	b580      	push	{r7, lr}
 8014304:	b08a      	sub	sp, #40	@ 0x28
 8014306:	af02      	add	r7, sp, #8
 8014308:	60f8      	str	r0, [r7, #12]
 801430a:	60b9      	str	r1, [r7, #8]
 801430c:	4613      	mov	r3, r2
 801430e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014310:	68fb      	ldr	r3, [r7, #12]
 8014312:	2b00      	cmp	r3, #0
 8014314:	d10b      	bne.n	801432e <xQueueGenericCreate+0x2c>
	__asm volatile
 8014316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801431a:	f383 8811 	msr	BASEPRI, r3
 801431e:	f3bf 8f6f 	isb	sy
 8014322:	f3bf 8f4f 	dsb	sy
 8014326:	613b      	str	r3, [r7, #16]
}
 8014328:	bf00      	nop
 801432a:	bf00      	nop
 801432c:	e7fd      	b.n	801432a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	68ba      	ldr	r2, [r7, #8]
 8014332:	fb02 f303 	mul.w	r3, r2, r3
 8014336:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8014338:	69fb      	ldr	r3, [r7, #28]
 801433a:	3350      	adds	r3, #80	@ 0x50
 801433c:	4618      	mov	r0, r3
 801433e:	f002 fa75 	bl	801682c <pvPortMalloc>
 8014342:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8014344:	69bb      	ldr	r3, [r7, #24]
 8014346:	2b00      	cmp	r3, #0
 8014348:	d011      	beq.n	801436e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801434a:	69bb      	ldr	r3, [r7, #24]
 801434c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801434e:	697b      	ldr	r3, [r7, #20]
 8014350:	3350      	adds	r3, #80	@ 0x50
 8014352:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8014354:	69bb      	ldr	r3, [r7, #24]
 8014356:	2200      	movs	r2, #0
 8014358:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801435c:	79fa      	ldrb	r2, [r7, #7]
 801435e:	69bb      	ldr	r3, [r7, #24]
 8014360:	9300      	str	r3, [sp, #0]
 8014362:	4613      	mov	r3, r2
 8014364:	697a      	ldr	r2, [r7, #20]
 8014366:	68b9      	ldr	r1, [r7, #8]
 8014368:	68f8      	ldr	r0, [r7, #12]
 801436a:	f000 f805 	bl	8014378 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801436e:	69bb      	ldr	r3, [r7, #24]
	}
 8014370:	4618      	mov	r0, r3
 8014372:	3720      	adds	r7, #32
 8014374:	46bd      	mov	sp, r7
 8014376:	bd80      	pop	{r7, pc}

08014378 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014378:	b580      	push	{r7, lr}
 801437a:	b084      	sub	sp, #16
 801437c:	af00      	add	r7, sp, #0
 801437e:	60f8      	str	r0, [r7, #12]
 8014380:	60b9      	str	r1, [r7, #8]
 8014382:	607a      	str	r2, [r7, #4]
 8014384:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014386:	68bb      	ldr	r3, [r7, #8]
 8014388:	2b00      	cmp	r3, #0
 801438a:	d103      	bne.n	8014394 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801438c:	69bb      	ldr	r3, [r7, #24]
 801438e:	69ba      	ldr	r2, [r7, #24]
 8014390:	601a      	str	r2, [r3, #0]
 8014392:	e002      	b.n	801439a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014394:	69bb      	ldr	r3, [r7, #24]
 8014396:	687a      	ldr	r2, [r7, #4]
 8014398:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801439a:	69bb      	ldr	r3, [r7, #24]
 801439c:	68fa      	ldr	r2, [r7, #12]
 801439e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80143a0:	69bb      	ldr	r3, [r7, #24]
 80143a2:	68ba      	ldr	r2, [r7, #8]
 80143a4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80143a6:	2101      	movs	r1, #1
 80143a8:	69b8      	ldr	r0, [r7, #24]
 80143aa:	f7ff fec3 	bl	8014134 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80143ae:	69bb      	ldr	r3, [r7, #24]
 80143b0:	78fa      	ldrb	r2, [r7, #3]
 80143b2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80143b6:	bf00      	nop
 80143b8:	3710      	adds	r7, #16
 80143ba:	46bd      	mov	sp, r7
 80143bc:	bd80      	pop	{r7, pc}
	...

080143c0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80143c0:	b580      	push	{r7, lr}
 80143c2:	b08e      	sub	sp, #56	@ 0x38
 80143c4:	af00      	add	r7, sp, #0
 80143c6:	60f8      	str	r0, [r7, #12]
 80143c8:	60b9      	str	r1, [r7, #8]
 80143ca:	607a      	str	r2, [r7, #4]
 80143cc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80143ce:	2300      	movs	r3, #0
 80143d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80143d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143d8:	2b00      	cmp	r3, #0
 80143da:	d10b      	bne.n	80143f4 <xQueueGenericSend+0x34>
	__asm volatile
 80143dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143e0:	f383 8811 	msr	BASEPRI, r3
 80143e4:	f3bf 8f6f 	isb	sy
 80143e8:	f3bf 8f4f 	dsb	sy
 80143ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80143ee:	bf00      	nop
 80143f0:	bf00      	nop
 80143f2:	e7fd      	b.n	80143f0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80143f4:	68bb      	ldr	r3, [r7, #8]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d103      	bne.n	8014402 <xQueueGenericSend+0x42>
 80143fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80143fe:	2b00      	cmp	r3, #0
 8014400:	d101      	bne.n	8014406 <xQueueGenericSend+0x46>
 8014402:	2301      	movs	r3, #1
 8014404:	e000      	b.n	8014408 <xQueueGenericSend+0x48>
 8014406:	2300      	movs	r3, #0
 8014408:	2b00      	cmp	r3, #0
 801440a:	d10b      	bne.n	8014424 <xQueueGenericSend+0x64>
	__asm volatile
 801440c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014410:	f383 8811 	msr	BASEPRI, r3
 8014414:	f3bf 8f6f 	isb	sy
 8014418:	f3bf 8f4f 	dsb	sy
 801441c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801441e:	bf00      	nop
 8014420:	bf00      	nop
 8014422:	e7fd      	b.n	8014420 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014424:	683b      	ldr	r3, [r7, #0]
 8014426:	2b02      	cmp	r3, #2
 8014428:	d103      	bne.n	8014432 <xQueueGenericSend+0x72>
 801442a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801442c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801442e:	2b01      	cmp	r3, #1
 8014430:	d101      	bne.n	8014436 <xQueueGenericSend+0x76>
 8014432:	2301      	movs	r3, #1
 8014434:	e000      	b.n	8014438 <xQueueGenericSend+0x78>
 8014436:	2300      	movs	r3, #0
 8014438:	2b00      	cmp	r3, #0
 801443a:	d10b      	bne.n	8014454 <xQueueGenericSend+0x94>
	__asm volatile
 801443c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014440:	f383 8811 	msr	BASEPRI, r3
 8014444:	f3bf 8f6f 	isb	sy
 8014448:	f3bf 8f4f 	dsb	sy
 801444c:	623b      	str	r3, [r7, #32]
}
 801444e:	bf00      	nop
 8014450:	bf00      	nop
 8014452:	e7fd      	b.n	8014450 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014454:	f001 fb5a 	bl	8015b0c <xTaskGetSchedulerState>
 8014458:	4603      	mov	r3, r0
 801445a:	2b00      	cmp	r3, #0
 801445c:	d102      	bne.n	8014464 <xQueueGenericSend+0xa4>
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	2b00      	cmp	r3, #0
 8014462:	d101      	bne.n	8014468 <xQueueGenericSend+0xa8>
 8014464:	2301      	movs	r3, #1
 8014466:	e000      	b.n	801446a <xQueueGenericSend+0xaa>
 8014468:	2300      	movs	r3, #0
 801446a:	2b00      	cmp	r3, #0
 801446c:	d10b      	bne.n	8014486 <xQueueGenericSend+0xc6>
	__asm volatile
 801446e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014472:	f383 8811 	msr	BASEPRI, r3
 8014476:	f3bf 8f6f 	isb	sy
 801447a:	f3bf 8f4f 	dsb	sy
 801447e:	61fb      	str	r3, [r7, #28]
}
 8014480:	bf00      	nop
 8014482:	bf00      	nop
 8014484:	e7fd      	b.n	8014482 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014486:	f002 f8af 	bl	80165e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801448a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801448c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801448e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014492:	429a      	cmp	r2, r3
 8014494:	d302      	bcc.n	801449c <xQueueGenericSend+0xdc>
 8014496:	683b      	ldr	r3, [r7, #0]
 8014498:	2b02      	cmp	r3, #2
 801449a:	d129      	bne.n	80144f0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801449c:	683a      	ldr	r2, [r7, #0]
 801449e:	68b9      	ldr	r1, [r7, #8]
 80144a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80144a2:	f000 fa91 	bl	80149c8 <prvCopyDataToQueue>
 80144a6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80144a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144ac:	2b00      	cmp	r3, #0
 80144ae:	d010      	beq.n	80144d2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80144b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80144b2:	3324      	adds	r3, #36	@ 0x24
 80144b4:	4618      	mov	r0, r3
 80144b6:	f001 f963 	bl	8015780 <xTaskRemoveFromEventList>
 80144ba:	4603      	mov	r3, r0
 80144bc:	2b00      	cmp	r3, #0
 80144be:	d013      	beq.n	80144e8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80144c0:	4b3f      	ldr	r3, [pc, #252]	@ (80145c0 <xQueueGenericSend+0x200>)
 80144c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80144c6:	601a      	str	r2, [r3, #0]
 80144c8:	f3bf 8f4f 	dsb	sy
 80144cc:	f3bf 8f6f 	isb	sy
 80144d0:	e00a      	b.n	80144e8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80144d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d007      	beq.n	80144e8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80144d8:	4b39      	ldr	r3, [pc, #228]	@ (80145c0 <xQueueGenericSend+0x200>)
 80144da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80144de:	601a      	str	r2, [r3, #0]
 80144e0:	f3bf 8f4f 	dsb	sy
 80144e4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80144e8:	f002 f8b0 	bl	801664c <vPortExitCritical>
				return pdPASS;
 80144ec:	2301      	movs	r3, #1
 80144ee:	e063      	b.n	80145b8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	2b00      	cmp	r3, #0
 80144f4:	d103      	bne.n	80144fe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80144f6:	f002 f8a9 	bl	801664c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80144fa:	2300      	movs	r3, #0
 80144fc:	e05c      	b.n	80145b8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80144fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014500:	2b00      	cmp	r3, #0
 8014502:	d106      	bne.n	8014512 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014504:	f107 0314 	add.w	r3, r7, #20
 8014508:	4618      	mov	r0, r3
 801450a:	f001 f99d 	bl	8015848 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801450e:	2301      	movs	r3, #1
 8014510:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014512:	f002 f89b 	bl	801664c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014516:	f000 ff05 	bl	8015324 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801451a:	f002 f865 	bl	80165e8 <vPortEnterCritical>
 801451e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014520:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014524:	b25b      	sxtb	r3, r3
 8014526:	f1b3 3fff 	cmp.w	r3, #4294967295
 801452a:	d103      	bne.n	8014534 <xQueueGenericSend+0x174>
 801452c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801452e:	2200      	movs	r2, #0
 8014530:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014536:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801453a:	b25b      	sxtb	r3, r3
 801453c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014540:	d103      	bne.n	801454a <xQueueGenericSend+0x18a>
 8014542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014544:	2200      	movs	r2, #0
 8014546:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801454a:	f002 f87f 	bl	801664c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801454e:	1d3a      	adds	r2, r7, #4
 8014550:	f107 0314 	add.w	r3, r7, #20
 8014554:	4611      	mov	r1, r2
 8014556:	4618      	mov	r0, r3
 8014558:	f001 f98c 	bl	8015874 <xTaskCheckForTimeOut>
 801455c:	4603      	mov	r3, r0
 801455e:	2b00      	cmp	r3, #0
 8014560:	d124      	bne.n	80145ac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014562:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014564:	f000 fb28 	bl	8014bb8 <prvIsQueueFull>
 8014568:	4603      	mov	r3, r0
 801456a:	2b00      	cmp	r3, #0
 801456c:	d018      	beq.n	80145a0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801456e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014570:	3310      	adds	r3, #16
 8014572:	687a      	ldr	r2, [r7, #4]
 8014574:	4611      	mov	r1, r2
 8014576:	4618      	mov	r0, r3
 8014578:	f001 f8b0 	bl	80156dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801457c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801457e:	f000 fab3 	bl	8014ae8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014582:	f000 fedd 	bl	8015340 <xTaskResumeAll>
 8014586:	4603      	mov	r3, r0
 8014588:	2b00      	cmp	r3, #0
 801458a:	f47f af7c 	bne.w	8014486 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 801458e:	4b0c      	ldr	r3, [pc, #48]	@ (80145c0 <xQueueGenericSend+0x200>)
 8014590:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014594:	601a      	str	r2, [r3, #0]
 8014596:	f3bf 8f4f 	dsb	sy
 801459a:	f3bf 8f6f 	isb	sy
 801459e:	e772      	b.n	8014486 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80145a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80145a2:	f000 faa1 	bl	8014ae8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80145a6:	f000 fecb 	bl	8015340 <xTaskResumeAll>
 80145aa:	e76c      	b.n	8014486 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80145ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80145ae:	f000 fa9b 	bl	8014ae8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80145b2:	f000 fec5 	bl	8015340 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80145b6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80145b8:	4618      	mov	r0, r3
 80145ba:	3738      	adds	r7, #56	@ 0x38
 80145bc:	46bd      	mov	sp, r7
 80145be:	bd80      	pop	{r7, pc}
 80145c0:	e000ed04 	.word	0xe000ed04

080145c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80145c4:	b580      	push	{r7, lr}
 80145c6:	b090      	sub	sp, #64	@ 0x40
 80145c8:	af00      	add	r7, sp, #0
 80145ca:	60f8      	str	r0, [r7, #12]
 80145cc:	60b9      	str	r1, [r7, #8]
 80145ce:	607a      	str	r2, [r7, #4]
 80145d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80145d2:	68fb      	ldr	r3, [r7, #12]
 80145d4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80145d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d10b      	bne.n	80145f4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80145dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145e0:	f383 8811 	msr	BASEPRI, r3
 80145e4:	f3bf 8f6f 	isb	sy
 80145e8:	f3bf 8f4f 	dsb	sy
 80145ec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80145ee:	bf00      	nop
 80145f0:	bf00      	nop
 80145f2:	e7fd      	b.n	80145f0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80145f4:	68bb      	ldr	r3, [r7, #8]
 80145f6:	2b00      	cmp	r3, #0
 80145f8:	d103      	bne.n	8014602 <xQueueGenericSendFromISR+0x3e>
 80145fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80145fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80145fe:	2b00      	cmp	r3, #0
 8014600:	d101      	bne.n	8014606 <xQueueGenericSendFromISR+0x42>
 8014602:	2301      	movs	r3, #1
 8014604:	e000      	b.n	8014608 <xQueueGenericSendFromISR+0x44>
 8014606:	2300      	movs	r3, #0
 8014608:	2b00      	cmp	r3, #0
 801460a:	d10b      	bne.n	8014624 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 801460c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014610:	f383 8811 	msr	BASEPRI, r3
 8014614:	f3bf 8f6f 	isb	sy
 8014618:	f3bf 8f4f 	dsb	sy
 801461c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801461e:	bf00      	nop
 8014620:	bf00      	nop
 8014622:	e7fd      	b.n	8014620 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014624:	683b      	ldr	r3, [r7, #0]
 8014626:	2b02      	cmp	r3, #2
 8014628:	d103      	bne.n	8014632 <xQueueGenericSendFromISR+0x6e>
 801462a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801462c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801462e:	2b01      	cmp	r3, #1
 8014630:	d101      	bne.n	8014636 <xQueueGenericSendFromISR+0x72>
 8014632:	2301      	movs	r3, #1
 8014634:	e000      	b.n	8014638 <xQueueGenericSendFromISR+0x74>
 8014636:	2300      	movs	r3, #0
 8014638:	2b00      	cmp	r3, #0
 801463a:	d10b      	bne.n	8014654 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 801463c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014640:	f383 8811 	msr	BASEPRI, r3
 8014644:	f3bf 8f6f 	isb	sy
 8014648:	f3bf 8f4f 	dsb	sy
 801464c:	623b      	str	r3, [r7, #32]
}
 801464e:	bf00      	nop
 8014650:	bf00      	nop
 8014652:	e7fd      	b.n	8014650 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014654:	f002 f8a8 	bl	80167a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8014658:	f3ef 8211 	mrs	r2, BASEPRI
 801465c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014660:	f383 8811 	msr	BASEPRI, r3
 8014664:	f3bf 8f6f 	isb	sy
 8014668:	f3bf 8f4f 	dsb	sy
 801466c:	61fa      	str	r2, [r7, #28]
 801466e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014670:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014672:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014676:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801467a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801467c:	429a      	cmp	r2, r3
 801467e:	d302      	bcc.n	8014686 <xQueueGenericSendFromISR+0xc2>
 8014680:	683b      	ldr	r3, [r7, #0]
 8014682:	2b02      	cmp	r3, #2
 8014684:	d12f      	bne.n	80146e6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014688:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801468c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014694:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014696:	683a      	ldr	r2, [r7, #0]
 8014698:	68b9      	ldr	r1, [r7, #8]
 801469a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801469c:	f000 f994 	bl	80149c8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80146a0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80146a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146a8:	d112      	bne.n	80146d0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80146aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80146ae:	2b00      	cmp	r3, #0
 80146b0:	d016      	beq.n	80146e0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80146b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146b4:	3324      	adds	r3, #36	@ 0x24
 80146b6:	4618      	mov	r0, r3
 80146b8:	f001 f862 	bl	8015780 <xTaskRemoveFromEventList>
 80146bc:	4603      	mov	r3, r0
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d00e      	beq.n	80146e0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d00b      	beq.n	80146e0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80146c8:	687b      	ldr	r3, [r7, #4]
 80146ca:	2201      	movs	r2, #1
 80146cc:	601a      	str	r2, [r3, #0]
 80146ce:	e007      	b.n	80146e0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80146d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80146d4:	3301      	adds	r3, #1
 80146d6:	b2db      	uxtb	r3, r3
 80146d8:	b25a      	sxtb	r2, r3
 80146da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80146dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80146e0:	2301      	movs	r3, #1
 80146e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80146e4:	e001      	b.n	80146ea <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80146e6:	2300      	movs	r3, #0
 80146e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80146ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80146ec:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80146ee:	697b      	ldr	r3, [r7, #20]
 80146f0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80146f4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80146f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80146f8:	4618      	mov	r0, r3
 80146fa:	3740      	adds	r7, #64	@ 0x40
 80146fc:	46bd      	mov	sp, r7
 80146fe:	bd80      	pop	{r7, pc}

08014700 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8014700:	b580      	push	{r7, lr}
 8014702:	b08c      	sub	sp, #48	@ 0x30
 8014704:	af00      	add	r7, sp, #0
 8014706:	60f8      	str	r0, [r7, #12]
 8014708:	60b9      	str	r1, [r7, #8]
 801470a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801470c:	2300      	movs	r3, #0
 801470e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014710:	68fb      	ldr	r3, [r7, #12]
 8014712:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8014714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014716:	2b00      	cmp	r3, #0
 8014718:	d10b      	bne.n	8014732 <xQueueReceive+0x32>
	__asm volatile
 801471a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801471e:	f383 8811 	msr	BASEPRI, r3
 8014722:	f3bf 8f6f 	isb	sy
 8014726:	f3bf 8f4f 	dsb	sy
 801472a:	623b      	str	r3, [r7, #32]
}
 801472c:	bf00      	nop
 801472e:	bf00      	nop
 8014730:	e7fd      	b.n	801472e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014732:	68bb      	ldr	r3, [r7, #8]
 8014734:	2b00      	cmp	r3, #0
 8014736:	d103      	bne.n	8014740 <xQueueReceive+0x40>
 8014738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801473a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801473c:	2b00      	cmp	r3, #0
 801473e:	d101      	bne.n	8014744 <xQueueReceive+0x44>
 8014740:	2301      	movs	r3, #1
 8014742:	e000      	b.n	8014746 <xQueueReceive+0x46>
 8014744:	2300      	movs	r3, #0
 8014746:	2b00      	cmp	r3, #0
 8014748:	d10b      	bne.n	8014762 <xQueueReceive+0x62>
	__asm volatile
 801474a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801474e:	f383 8811 	msr	BASEPRI, r3
 8014752:	f3bf 8f6f 	isb	sy
 8014756:	f3bf 8f4f 	dsb	sy
 801475a:	61fb      	str	r3, [r7, #28]
}
 801475c:	bf00      	nop
 801475e:	bf00      	nop
 8014760:	e7fd      	b.n	801475e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014762:	f001 f9d3 	bl	8015b0c <xTaskGetSchedulerState>
 8014766:	4603      	mov	r3, r0
 8014768:	2b00      	cmp	r3, #0
 801476a:	d102      	bne.n	8014772 <xQueueReceive+0x72>
 801476c:	687b      	ldr	r3, [r7, #4]
 801476e:	2b00      	cmp	r3, #0
 8014770:	d101      	bne.n	8014776 <xQueueReceive+0x76>
 8014772:	2301      	movs	r3, #1
 8014774:	e000      	b.n	8014778 <xQueueReceive+0x78>
 8014776:	2300      	movs	r3, #0
 8014778:	2b00      	cmp	r3, #0
 801477a:	d10b      	bne.n	8014794 <xQueueReceive+0x94>
	__asm volatile
 801477c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014780:	f383 8811 	msr	BASEPRI, r3
 8014784:	f3bf 8f6f 	isb	sy
 8014788:	f3bf 8f4f 	dsb	sy
 801478c:	61bb      	str	r3, [r7, #24]
}
 801478e:	bf00      	nop
 8014790:	bf00      	nop
 8014792:	e7fd      	b.n	8014790 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014794:	f001 ff28 	bl	80165e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801479a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801479c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801479e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147a0:	2b00      	cmp	r3, #0
 80147a2:	d01f      	beq.n	80147e4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80147a4:	68b9      	ldr	r1, [r7, #8]
 80147a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80147a8:	f000 f978 	bl	8014a9c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80147ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147ae:	1e5a      	subs	r2, r3, #1
 80147b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147b2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80147b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147b6:	691b      	ldr	r3, [r3, #16]
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	d00f      	beq.n	80147dc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80147bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80147be:	3310      	adds	r3, #16
 80147c0:	4618      	mov	r0, r3
 80147c2:	f000 ffdd 	bl	8015780 <xTaskRemoveFromEventList>
 80147c6:	4603      	mov	r3, r0
 80147c8:	2b00      	cmp	r3, #0
 80147ca:	d007      	beq.n	80147dc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80147cc:	4b3c      	ldr	r3, [pc, #240]	@ (80148c0 <xQueueReceive+0x1c0>)
 80147ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80147d2:	601a      	str	r2, [r3, #0]
 80147d4:	f3bf 8f4f 	dsb	sy
 80147d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80147dc:	f001 ff36 	bl	801664c <vPortExitCritical>
				return pdPASS;
 80147e0:	2301      	movs	r3, #1
 80147e2:	e069      	b.n	80148b8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	d103      	bne.n	80147f2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80147ea:	f001 ff2f 	bl	801664c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80147ee:	2300      	movs	r3, #0
 80147f0:	e062      	b.n	80148b8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80147f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	d106      	bne.n	8014806 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80147f8:	f107 0310 	add.w	r3, r7, #16
 80147fc:	4618      	mov	r0, r3
 80147fe:	f001 f823 	bl	8015848 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014802:	2301      	movs	r3, #1
 8014804:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014806:	f001 ff21 	bl	801664c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801480a:	f000 fd8b 	bl	8015324 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801480e:	f001 feeb 	bl	80165e8 <vPortEnterCritical>
 8014812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014814:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014818:	b25b      	sxtb	r3, r3
 801481a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801481e:	d103      	bne.n	8014828 <xQueueReceive+0x128>
 8014820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014822:	2200      	movs	r2, #0
 8014824:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801482a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801482e:	b25b      	sxtb	r3, r3
 8014830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014834:	d103      	bne.n	801483e <xQueueReceive+0x13e>
 8014836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014838:	2200      	movs	r2, #0
 801483a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801483e:	f001 ff05 	bl	801664c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014842:	1d3a      	adds	r2, r7, #4
 8014844:	f107 0310 	add.w	r3, r7, #16
 8014848:	4611      	mov	r1, r2
 801484a:	4618      	mov	r0, r3
 801484c:	f001 f812 	bl	8015874 <xTaskCheckForTimeOut>
 8014850:	4603      	mov	r3, r0
 8014852:	2b00      	cmp	r3, #0
 8014854:	d123      	bne.n	801489e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014858:	f000 f998 	bl	8014b8c <prvIsQueueEmpty>
 801485c:	4603      	mov	r3, r0
 801485e:	2b00      	cmp	r3, #0
 8014860:	d017      	beq.n	8014892 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8014862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014864:	3324      	adds	r3, #36	@ 0x24
 8014866:	687a      	ldr	r2, [r7, #4]
 8014868:	4611      	mov	r1, r2
 801486a:	4618      	mov	r0, r3
 801486c:	f000 ff36 	bl	80156dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8014870:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014872:	f000 f939 	bl	8014ae8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8014876:	f000 fd63 	bl	8015340 <xTaskResumeAll>
 801487a:	4603      	mov	r3, r0
 801487c:	2b00      	cmp	r3, #0
 801487e:	d189      	bne.n	8014794 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8014880:	4b0f      	ldr	r3, [pc, #60]	@ (80148c0 <xQueueReceive+0x1c0>)
 8014882:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014886:	601a      	str	r2, [r3, #0]
 8014888:	f3bf 8f4f 	dsb	sy
 801488c:	f3bf 8f6f 	isb	sy
 8014890:	e780      	b.n	8014794 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8014892:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014894:	f000 f928 	bl	8014ae8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014898:	f000 fd52 	bl	8015340 <xTaskResumeAll>
 801489c:	e77a      	b.n	8014794 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801489e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80148a0:	f000 f922 	bl	8014ae8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80148a4:	f000 fd4c 	bl	8015340 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80148a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80148aa:	f000 f96f 	bl	8014b8c <prvIsQueueEmpty>
 80148ae:	4603      	mov	r3, r0
 80148b0:	2b00      	cmp	r3, #0
 80148b2:	f43f af6f 	beq.w	8014794 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80148b6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80148b8:	4618      	mov	r0, r3
 80148ba:	3730      	adds	r7, #48	@ 0x30
 80148bc:	46bd      	mov	sp, r7
 80148be:	bd80      	pop	{r7, pc}
 80148c0:	e000ed04 	.word	0xe000ed04

080148c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80148c4:	b580      	push	{r7, lr}
 80148c6:	b08e      	sub	sp, #56	@ 0x38
 80148c8:	af00      	add	r7, sp, #0
 80148ca:	60f8      	str	r0, [r7, #12]
 80148cc:	60b9      	str	r1, [r7, #8]
 80148ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80148d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d10b      	bne.n	80148f2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80148da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148de:	f383 8811 	msr	BASEPRI, r3
 80148e2:	f3bf 8f6f 	isb	sy
 80148e6:	f3bf 8f4f 	dsb	sy
 80148ea:	623b      	str	r3, [r7, #32]
}
 80148ec:	bf00      	nop
 80148ee:	bf00      	nop
 80148f0:	e7fd      	b.n	80148ee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80148f2:	68bb      	ldr	r3, [r7, #8]
 80148f4:	2b00      	cmp	r3, #0
 80148f6:	d103      	bne.n	8014900 <xQueueReceiveFromISR+0x3c>
 80148f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	d101      	bne.n	8014904 <xQueueReceiveFromISR+0x40>
 8014900:	2301      	movs	r3, #1
 8014902:	e000      	b.n	8014906 <xQueueReceiveFromISR+0x42>
 8014904:	2300      	movs	r3, #0
 8014906:	2b00      	cmp	r3, #0
 8014908:	d10b      	bne.n	8014922 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801490a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801490e:	f383 8811 	msr	BASEPRI, r3
 8014912:	f3bf 8f6f 	isb	sy
 8014916:	f3bf 8f4f 	dsb	sy
 801491a:	61fb      	str	r3, [r7, #28]
}
 801491c:	bf00      	nop
 801491e:	bf00      	nop
 8014920:	e7fd      	b.n	801491e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014922:	f001 ff41 	bl	80167a8 <vPortValidateInterruptPriority>
	__asm volatile
 8014926:	f3ef 8211 	mrs	r2, BASEPRI
 801492a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801492e:	f383 8811 	msr	BASEPRI, r3
 8014932:	f3bf 8f6f 	isb	sy
 8014936:	f3bf 8f4f 	dsb	sy
 801493a:	61ba      	str	r2, [r7, #24]
 801493c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801493e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014940:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014946:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801494a:	2b00      	cmp	r3, #0
 801494c:	d02f      	beq.n	80149ae <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801494e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014950:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014954:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8014958:	68b9      	ldr	r1, [r7, #8]
 801495a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801495c:	f000 f89e 	bl	8014a9c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014962:	1e5a      	subs	r2, r3, #1
 8014964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014966:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8014968:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801496c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014970:	d112      	bne.n	8014998 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014974:	691b      	ldr	r3, [r3, #16]
 8014976:	2b00      	cmp	r3, #0
 8014978:	d016      	beq.n	80149a8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801497a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801497c:	3310      	adds	r3, #16
 801497e:	4618      	mov	r0, r3
 8014980:	f000 fefe 	bl	8015780 <xTaskRemoveFromEventList>
 8014984:	4603      	mov	r3, r0
 8014986:	2b00      	cmp	r3, #0
 8014988:	d00e      	beq.n	80149a8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	2b00      	cmp	r3, #0
 801498e:	d00b      	beq.n	80149a8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	2201      	movs	r2, #1
 8014994:	601a      	str	r2, [r3, #0]
 8014996:	e007      	b.n	80149a8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8014998:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801499c:	3301      	adds	r3, #1
 801499e:	b2db      	uxtb	r3, r3
 80149a0:	b25a      	sxtb	r2, r3
 80149a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80149a8:	2301      	movs	r3, #1
 80149aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80149ac:	e001      	b.n	80149b2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80149ae:	2300      	movs	r3, #0
 80149b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80149b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149b4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80149b6:	693b      	ldr	r3, [r7, #16]
 80149b8:	f383 8811 	msr	BASEPRI, r3
}
 80149bc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80149be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80149c0:	4618      	mov	r0, r3
 80149c2:	3738      	adds	r7, #56	@ 0x38
 80149c4:	46bd      	mov	sp, r7
 80149c6:	bd80      	pop	{r7, pc}

080149c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80149c8:	b580      	push	{r7, lr}
 80149ca:	b086      	sub	sp, #24
 80149cc:	af00      	add	r7, sp, #0
 80149ce:	60f8      	str	r0, [r7, #12]
 80149d0:	60b9      	str	r1, [r7, #8]
 80149d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80149d4:	2300      	movs	r3, #0
 80149d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80149d8:	68fb      	ldr	r3, [r7, #12]
 80149da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80149dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80149de:	68fb      	ldr	r3, [r7, #12]
 80149e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80149e2:	2b00      	cmp	r3, #0
 80149e4:	d10d      	bne.n	8014a02 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80149e6:	68fb      	ldr	r3, [r7, #12]
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	d14d      	bne.n	8014a8a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80149ee:	68fb      	ldr	r3, [r7, #12]
 80149f0:	689b      	ldr	r3, [r3, #8]
 80149f2:	4618      	mov	r0, r3
 80149f4:	f001 f8a8 	bl	8015b48 <xTaskPriorityDisinherit>
 80149f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80149fa:	68fb      	ldr	r3, [r7, #12]
 80149fc:	2200      	movs	r2, #0
 80149fe:	609a      	str	r2, [r3, #8]
 8014a00:	e043      	b.n	8014a8a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	2b00      	cmp	r3, #0
 8014a06:	d119      	bne.n	8014a3c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014a08:	68fb      	ldr	r3, [r7, #12]
 8014a0a:	6858      	ldr	r0, [r3, #4]
 8014a0c:	68fb      	ldr	r3, [r7, #12]
 8014a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a10:	461a      	mov	r2, r3
 8014a12:	68b9      	ldr	r1, [r7, #8]
 8014a14:	f003 fb81 	bl	801811a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014a18:	68fb      	ldr	r3, [r7, #12]
 8014a1a:	685a      	ldr	r2, [r3, #4]
 8014a1c:	68fb      	ldr	r3, [r7, #12]
 8014a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a20:	441a      	add	r2, r3
 8014a22:	68fb      	ldr	r3, [r7, #12]
 8014a24:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014a26:	68fb      	ldr	r3, [r7, #12]
 8014a28:	685a      	ldr	r2, [r3, #4]
 8014a2a:	68fb      	ldr	r3, [r7, #12]
 8014a2c:	689b      	ldr	r3, [r3, #8]
 8014a2e:	429a      	cmp	r2, r3
 8014a30:	d32b      	bcc.n	8014a8a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8014a32:	68fb      	ldr	r3, [r7, #12]
 8014a34:	681a      	ldr	r2, [r3, #0]
 8014a36:	68fb      	ldr	r3, [r7, #12]
 8014a38:	605a      	str	r2, [r3, #4]
 8014a3a:	e026      	b.n	8014a8a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8014a3c:	68fb      	ldr	r3, [r7, #12]
 8014a3e:	68d8      	ldr	r0, [r3, #12]
 8014a40:	68fb      	ldr	r3, [r7, #12]
 8014a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a44:	461a      	mov	r2, r3
 8014a46:	68b9      	ldr	r1, [r7, #8]
 8014a48:	f003 fb67 	bl	801811a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8014a4c:	68fb      	ldr	r3, [r7, #12]
 8014a4e:	68da      	ldr	r2, [r3, #12]
 8014a50:	68fb      	ldr	r3, [r7, #12]
 8014a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a54:	425b      	negs	r3, r3
 8014a56:	441a      	add	r2, r3
 8014a58:	68fb      	ldr	r3, [r7, #12]
 8014a5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8014a5c:	68fb      	ldr	r3, [r7, #12]
 8014a5e:	68da      	ldr	r2, [r3, #12]
 8014a60:	68fb      	ldr	r3, [r7, #12]
 8014a62:	681b      	ldr	r3, [r3, #0]
 8014a64:	429a      	cmp	r2, r3
 8014a66:	d207      	bcs.n	8014a78 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8014a68:	68fb      	ldr	r3, [r7, #12]
 8014a6a:	689a      	ldr	r2, [r3, #8]
 8014a6c:	68fb      	ldr	r3, [r7, #12]
 8014a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014a70:	425b      	negs	r3, r3
 8014a72:	441a      	add	r2, r3
 8014a74:	68fb      	ldr	r3, [r7, #12]
 8014a76:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	2b02      	cmp	r3, #2
 8014a7c:	d105      	bne.n	8014a8a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014a7e:	693b      	ldr	r3, [r7, #16]
 8014a80:	2b00      	cmp	r3, #0
 8014a82:	d002      	beq.n	8014a8a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8014a84:	693b      	ldr	r3, [r7, #16]
 8014a86:	3b01      	subs	r3, #1
 8014a88:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8014a8a:	693b      	ldr	r3, [r7, #16]
 8014a8c:	1c5a      	adds	r2, r3, #1
 8014a8e:	68fb      	ldr	r3, [r7, #12]
 8014a90:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8014a92:	697b      	ldr	r3, [r7, #20]
}
 8014a94:	4618      	mov	r0, r3
 8014a96:	3718      	adds	r7, #24
 8014a98:	46bd      	mov	sp, r7
 8014a9a:	bd80      	pop	{r7, pc}

08014a9c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8014a9c:	b580      	push	{r7, lr}
 8014a9e:	b082      	sub	sp, #8
 8014aa0:	af00      	add	r7, sp, #0
 8014aa2:	6078      	str	r0, [r7, #4]
 8014aa4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014aaa:	2b00      	cmp	r3, #0
 8014aac:	d018      	beq.n	8014ae0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	68da      	ldr	r2, [r3, #12]
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014ab6:	441a      	add	r2, r3
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8014abc:	687b      	ldr	r3, [r7, #4]
 8014abe:	68da      	ldr	r2, [r3, #12]
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	689b      	ldr	r3, [r3, #8]
 8014ac4:	429a      	cmp	r2, r3
 8014ac6:	d303      	bcc.n	8014ad0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	681a      	ldr	r2, [r3, #0]
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014ad0:	687b      	ldr	r3, [r7, #4]
 8014ad2:	68d9      	ldr	r1, [r3, #12]
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014ad8:	461a      	mov	r2, r3
 8014ada:	6838      	ldr	r0, [r7, #0]
 8014adc:	f003 fb1d 	bl	801811a <memcpy>
	}
}
 8014ae0:	bf00      	nop
 8014ae2:	3708      	adds	r7, #8
 8014ae4:	46bd      	mov	sp, r7
 8014ae6:	bd80      	pop	{r7, pc}

08014ae8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8014ae8:	b580      	push	{r7, lr}
 8014aea:	b084      	sub	sp, #16
 8014aec:	af00      	add	r7, sp, #0
 8014aee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8014af0:	f001 fd7a 	bl	80165e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014afa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014afc:	e011      	b.n	8014b22 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d012      	beq.n	8014b2c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	3324      	adds	r3, #36	@ 0x24
 8014b0a:	4618      	mov	r0, r3
 8014b0c:	f000 fe38 	bl	8015780 <xTaskRemoveFromEventList>
 8014b10:	4603      	mov	r3, r0
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d001      	beq.n	8014b1a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8014b16:	f000 ff11 	bl	801593c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8014b1a:	7bfb      	ldrb	r3, [r7, #15]
 8014b1c:	3b01      	subs	r3, #1
 8014b1e:	b2db      	uxtb	r3, r3
 8014b20:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	dce9      	bgt.n	8014afe <prvUnlockQueue+0x16>
 8014b2a:	e000      	b.n	8014b2e <prvUnlockQueue+0x46>
					break;
 8014b2c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8014b2e:	687b      	ldr	r3, [r7, #4]
 8014b30:	22ff      	movs	r2, #255	@ 0xff
 8014b32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8014b36:	f001 fd89 	bl	801664c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8014b3a:	f001 fd55 	bl	80165e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014b44:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014b46:	e011      	b.n	8014b6c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	691b      	ldr	r3, [r3, #16]
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d012      	beq.n	8014b76 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	3310      	adds	r3, #16
 8014b54:	4618      	mov	r0, r3
 8014b56:	f000 fe13 	bl	8015780 <xTaskRemoveFromEventList>
 8014b5a:	4603      	mov	r3, r0
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d001      	beq.n	8014b64 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8014b60:	f000 feec 	bl	801593c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8014b64:	7bbb      	ldrb	r3, [r7, #14]
 8014b66:	3b01      	subs	r3, #1
 8014b68:	b2db      	uxtb	r3, r3
 8014b6a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014b6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	dce9      	bgt.n	8014b48 <prvUnlockQueue+0x60>
 8014b74:	e000      	b.n	8014b78 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8014b76:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	22ff      	movs	r2, #255	@ 0xff
 8014b7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8014b80:	f001 fd64 	bl	801664c <vPortExitCritical>
}
 8014b84:	bf00      	nop
 8014b86:	3710      	adds	r7, #16
 8014b88:	46bd      	mov	sp, r7
 8014b8a:	bd80      	pop	{r7, pc}

08014b8c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8014b8c:	b580      	push	{r7, lr}
 8014b8e:	b084      	sub	sp, #16
 8014b90:	af00      	add	r7, sp, #0
 8014b92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014b94:	f001 fd28 	bl	80165e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	d102      	bne.n	8014ba6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8014ba0:	2301      	movs	r3, #1
 8014ba2:	60fb      	str	r3, [r7, #12]
 8014ba4:	e001      	b.n	8014baa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8014ba6:	2300      	movs	r3, #0
 8014ba8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014baa:	f001 fd4f 	bl	801664c <vPortExitCritical>

	return xReturn;
 8014bae:	68fb      	ldr	r3, [r7, #12]
}
 8014bb0:	4618      	mov	r0, r3
 8014bb2:	3710      	adds	r7, #16
 8014bb4:	46bd      	mov	sp, r7
 8014bb6:	bd80      	pop	{r7, pc}

08014bb8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8014bb8:	b580      	push	{r7, lr}
 8014bba:	b084      	sub	sp, #16
 8014bbc:	af00      	add	r7, sp, #0
 8014bbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014bc0:	f001 fd12 	bl	80165e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014bcc:	429a      	cmp	r2, r3
 8014bce:	d102      	bne.n	8014bd6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014bd0:	2301      	movs	r3, #1
 8014bd2:	60fb      	str	r3, [r7, #12]
 8014bd4:	e001      	b.n	8014bda <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8014bd6:	2300      	movs	r3, #0
 8014bd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014bda:	f001 fd37 	bl	801664c <vPortExitCritical>

	return xReturn;
 8014bde:	68fb      	ldr	r3, [r7, #12]
}
 8014be0:	4618      	mov	r0, r3
 8014be2:	3710      	adds	r7, #16
 8014be4:	46bd      	mov	sp, r7
 8014be6:	bd80      	pop	{r7, pc}

08014be8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8014be8:	b480      	push	{r7}
 8014bea:	b085      	sub	sp, #20
 8014bec:	af00      	add	r7, sp, #0
 8014bee:	6078      	str	r0, [r7, #4]
 8014bf0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014bf2:	2300      	movs	r3, #0
 8014bf4:	60fb      	str	r3, [r7, #12]
 8014bf6:	e014      	b.n	8014c22 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8014bf8:	4a0f      	ldr	r2, [pc, #60]	@ (8014c38 <vQueueAddToRegistry+0x50>)
 8014bfa:	68fb      	ldr	r3, [r7, #12]
 8014bfc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	d10b      	bne.n	8014c1c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8014c04:	490c      	ldr	r1, [pc, #48]	@ (8014c38 <vQueueAddToRegistry+0x50>)
 8014c06:	68fb      	ldr	r3, [r7, #12]
 8014c08:	683a      	ldr	r2, [r7, #0]
 8014c0a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8014c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8014c38 <vQueueAddToRegistry+0x50>)
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	00db      	lsls	r3, r3, #3
 8014c14:	4413      	add	r3, r2
 8014c16:	687a      	ldr	r2, [r7, #4]
 8014c18:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8014c1a:	e006      	b.n	8014c2a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014c1c:	68fb      	ldr	r3, [r7, #12]
 8014c1e:	3301      	adds	r3, #1
 8014c20:	60fb      	str	r3, [r7, #12]
 8014c22:	68fb      	ldr	r3, [r7, #12]
 8014c24:	2b07      	cmp	r3, #7
 8014c26:	d9e7      	bls.n	8014bf8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014c28:	bf00      	nop
 8014c2a:	bf00      	nop
 8014c2c:	3714      	adds	r7, #20
 8014c2e:	46bd      	mov	sp, r7
 8014c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c34:	4770      	bx	lr
 8014c36:	bf00      	nop
 8014c38:	20000cbc 	.word	0x20000cbc

08014c3c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014c3c:	b580      	push	{r7, lr}
 8014c3e:	b086      	sub	sp, #24
 8014c40:	af00      	add	r7, sp, #0
 8014c42:	60f8      	str	r0, [r7, #12]
 8014c44:	60b9      	str	r1, [r7, #8]
 8014c46:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8014c48:	68fb      	ldr	r3, [r7, #12]
 8014c4a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8014c4c:	f001 fccc 	bl	80165e8 <vPortEnterCritical>
 8014c50:	697b      	ldr	r3, [r7, #20]
 8014c52:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014c56:	b25b      	sxtb	r3, r3
 8014c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c5c:	d103      	bne.n	8014c66 <vQueueWaitForMessageRestricted+0x2a>
 8014c5e:	697b      	ldr	r3, [r7, #20]
 8014c60:	2200      	movs	r2, #0
 8014c62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014c66:	697b      	ldr	r3, [r7, #20]
 8014c68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014c6c:	b25b      	sxtb	r3, r3
 8014c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c72:	d103      	bne.n	8014c7c <vQueueWaitForMessageRestricted+0x40>
 8014c74:	697b      	ldr	r3, [r7, #20]
 8014c76:	2200      	movs	r2, #0
 8014c78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014c7c:	f001 fce6 	bl	801664c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8014c80:	697b      	ldr	r3, [r7, #20]
 8014c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	d106      	bne.n	8014c96 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8014c88:	697b      	ldr	r3, [r7, #20]
 8014c8a:	3324      	adds	r3, #36	@ 0x24
 8014c8c:	687a      	ldr	r2, [r7, #4]
 8014c8e:	68b9      	ldr	r1, [r7, #8]
 8014c90:	4618      	mov	r0, r3
 8014c92:	f000 fd49 	bl	8015728 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8014c96:	6978      	ldr	r0, [r7, #20]
 8014c98:	f7ff ff26 	bl	8014ae8 <prvUnlockQueue>
	}
 8014c9c:	bf00      	nop
 8014c9e:	3718      	adds	r7, #24
 8014ca0:	46bd      	mov	sp, r7
 8014ca2:	bd80      	pop	{r7, pc}

08014ca4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8014ca4:	b580      	push	{r7, lr}
 8014ca6:	b08e      	sub	sp, #56	@ 0x38
 8014ca8:	af04      	add	r7, sp, #16
 8014caa:	60f8      	str	r0, [r7, #12]
 8014cac:	60b9      	str	r1, [r7, #8]
 8014cae:	607a      	str	r2, [r7, #4]
 8014cb0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8014cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014cb4:	2b00      	cmp	r3, #0
 8014cb6:	d10b      	bne.n	8014cd0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8014cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cbc:	f383 8811 	msr	BASEPRI, r3
 8014cc0:	f3bf 8f6f 	isb	sy
 8014cc4:	f3bf 8f4f 	dsb	sy
 8014cc8:	623b      	str	r3, [r7, #32]
}
 8014cca:	bf00      	nop
 8014ccc:	bf00      	nop
 8014cce:	e7fd      	b.n	8014ccc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8014cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d10b      	bne.n	8014cee <xTaskCreateStatic+0x4a>
	__asm volatile
 8014cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cda:	f383 8811 	msr	BASEPRI, r3
 8014cde:	f3bf 8f6f 	isb	sy
 8014ce2:	f3bf 8f4f 	dsb	sy
 8014ce6:	61fb      	str	r3, [r7, #28]
}
 8014ce8:	bf00      	nop
 8014cea:	bf00      	nop
 8014cec:	e7fd      	b.n	8014cea <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8014cee:	23a8      	movs	r3, #168	@ 0xa8
 8014cf0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8014cf2:	693b      	ldr	r3, [r7, #16]
 8014cf4:	2ba8      	cmp	r3, #168	@ 0xa8
 8014cf6:	d00b      	beq.n	8014d10 <xTaskCreateStatic+0x6c>
	__asm volatile
 8014cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cfc:	f383 8811 	msr	BASEPRI, r3
 8014d00:	f3bf 8f6f 	isb	sy
 8014d04:	f3bf 8f4f 	dsb	sy
 8014d08:	61bb      	str	r3, [r7, #24]
}
 8014d0a:	bf00      	nop
 8014d0c:	bf00      	nop
 8014d0e:	e7fd      	b.n	8014d0c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8014d10:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8014d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d14:	2b00      	cmp	r3, #0
 8014d16:	d01e      	beq.n	8014d56 <xTaskCreateStatic+0xb2>
 8014d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d01b      	beq.n	8014d56 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014d20:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8014d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014d26:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d2a:	2202      	movs	r2, #2
 8014d2c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014d30:	2300      	movs	r3, #0
 8014d32:	9303      	str	r3, [sp, #12]
 8014d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d36:	9302      	str	r3, [sp, #8]
 8014d38:	f107 0314 	add.w	r3, r7, #20
 8014d3c:	9301      	str	r3, [sp, #4]
 8014d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d40:	9300      	str	r3, [sp, #0]
 8014d42:	683b      	ldr	r3, [r7, #0]
 8014d44:	687a      	ldr	r2, [r7, #4]
 8014d46:	68b9      	ldr	r1, [r7, #8]
 8014d48:	68f8      	ldr	r0, [r7, #12]
 8014d4a:	f000 f851 	bl	8014df0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014d4e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014d50:	f000 f8f6 	bl	8014f40 <prvAddNewTaskToReadyList>
 8014d54:	e001      	b.n	8014d5a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8014d56:	2300      	movs	r3, #0
 8014d58:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014d5a:	697b      	ldr	r3, [r7, #20]
	}
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	3728      	adds	r7, #40	@ 0x28
 8014d60:	46bd      	mov	sp, r7
 8014d62:	bd80      	pop	{r7, pc}

08014d64 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014d64:	b580      	push	{r7, lr}
 8014d66:	b08c      	sub	sp, #48	@ 0x30
 8014d68:	af04      	add	r7, sp, #16
 8014d6a:	60f8      	str	r0, [r7, #12]
 8014d6c:	60b9      	str	r1, [r7, #8]
 8014d6e:	603b      	str	r3, [r7, #0]
 8014d70:	4613      	mov	r3, r2
 8014d72:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014d74:	88fb      	ldrh	r3, [r7, #6]
 8014d76:	009b      	lsls	r3, r3, #2
 8014d78:	4618      	mov	r0, r3
 8014d7a:	f001 fd57 	bl	801682c <pvPortMalloc>
 8014d7e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8014d80:	697b      	ldr	r3, [r7, #20]
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	d00e      	beq.n	8014da4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014d86:	20a8      	movs	r0, #168	@ 0xa8
 8014d88:	f001 fd50 	bl	801682c <pvPortMalloc>
 8014d8c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014d8e:	69fb      	ldr	r3, [r7, #28]
 8014d90:	2b00      	cmp	r3, #0
 8014d92:	d003      	beq.n	8014d9c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8014d94:	69fb      	ldr	r3, [r7, #28]
 8014d96:	697a      	ldr	r2, [r7, #20]
 8014d98:	631a      	str	r2, [r3, #48]	@ 0x30
 8014d9a:	e005      	b.n	8014da8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014d9c:	6978      	ldr	r0, [r7, #20]
 8014d9e:	f001 fe13 	bl	80169c8 <vPortFree>
 8014da2:	e001      	b.n	8014da8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8014da4:	2300      	movs	r3, #0
 8014da6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014da8:	69fb      	ldr	r3, [r7, #28]
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	d017      	beq.n	8014dde <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014dae:	69fb      	ldr	r3, [r7, #28]
 8014db0:	2200      	movs	r2, #0
 8014db2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014db6:	88fa      	ldrh	r2, [r7, #6]
 8014db8:	2300      	movs	r3, #0
 8014dba:	9303      	str	r3, [sp, #12]
 8014dbc:	69fb      	ldr	r3, [r7, #28]
 8014dbe:	9302      	str	r3, [sp, #8]
 8014dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dc2:	9301      	str	r3, [sp, #4]
 8014dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dc6:	9300      	str	r3, [sp, #0]
 8014dc8:	683b      	ldr	r3, [r7, #0]
 8014dca:	68b9      	ldr	r1, [r7, #8]
 8014dcc:	68f8      	ldr	r0, [r7, #12]
 8014dce:	f000 f80f 	bl	8014df0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014dd2:	69f8      	ldr	r0, [r7, #28]
 8014dd4:	f000 f8b4 	bl	8014f40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014dd8:	2301      	movs	r3, #1
 8014dda:	61bb      	str	r3, [r7, #24]
 8014ddc:	e002      	b.n	8014de4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014dde:	f04f 33ff 	mov.w	r3, #4294967295
 8014de2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8014de4:	69bb      	ldr	r3, [r7, #24]
	}
 8014de6:	4618      	mov	r0, r3
 8014de8:	3720      	adds	r7, #32
 8014dea:	46bd      	mov	sp, r7
 8014dec:	bd80      	pop	{r7, pc}
	...

08014df0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014df0:	b580      	push	{r7, lr}
 8014df2:	b088      	sub	sp, #32
 8014df4:	af00      	add	r7, sp, #0
 8014df6:	60f8      	str	r0, [r7, #12]
 8014df8:	60b9      	str	r1, [r7, #8]
 8014dfa:	607a      	str	r2, [r7, #4]
 8014dfc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8014dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e00:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	009b      	lsls	r3, r3, #2
 8014e06:	461a      	mov	r2, r3
 8014e08:	21a5      	movs	r1, #165	@ 0xa5
 8014e0a:	f003 f8df 	bl	8017fcc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8014e18:	3b01      	subs	r3, #1
 8014e1a:	009b      	lsls	r3, r3, #2
 8014e1c:	4413      	add	r3, r2
 8014e1e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014e20:	69bb      	ldr	r3, [r7, #24]
 8014e22:	f023 0307 	bic.w	r3, r3, #7
 8014e26:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014e28:	69bb      	ldr	r3, [r7, #24]
 8014e2a:	f003 0307 	and.w	r3, r3, #7
 8014e2e:	2b00      	cmp	r3, #0
 8014e30:	d00b      	beq.n	8014e4a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8014e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e36:	f383 8811 	msr	BASEPRI, r3
 8014e3a:	f3bf 8f6f 	isb	sy
 8014e3e:	f3bf 8f4f 	dsb	sy
 8014e42:	617b      	str	r3, [r7, #20]
}
 8014e44:	bf00      	nop
 8014e46:	bf00      	nop
 8014e48:	e7fd      	b.n	8014e46 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014e4a:	68bb      	ldr	r3, [r7, #8]
 8014e4c:	2b00      	cmp	r3, #0
 8014e4e:	d01f      	beq.n	8014e90 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014e50:	2300      	movs	r3, #0
 8014e52:	61fb      	str	r3, [r7, #28]
 8014e54:	e012      	b.n	8014e7c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014e56:	68ba      	ldr	r2, [r7, #8]
 8014e58:	69fb      	ldr	r3, [r7, #28]
 8014e5a:	4413      	add	r3, r2
 8014e5c:	7819      	ldrb	r1, [r3, #0]
 8014e5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014e60:	69fb      	ldr	r3, [r7, #28]
 8014e62:	4413      	add	r3, r2
 8014e64:	3334      	adds	r3, #52	@ 0x34
 8014e66:	460a      	mov	r2, r1
 8014e68:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8014e6a:	68ba      	ldr	r2, [r7, #8]
 8014e6c:	69fb      	ldr	r3, [r7, #28]
 8014e6e:	4413      	add	r3, r2
 8014e70:	781b      	ldrb	r3, [r3, #0]
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d006      	beq.n	8014e84 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014e76:	69fb      	ldr	r3, [r7, #28]
 8014e78:	3301      	adds	r3, #1
 8014e7a:	61fb      	str	r3, [r7, #28]
 8014e7c:	69fb      	ldr	r3, [r7, #28]
 8014e7e:	2b0f      	cmp	r3, #15
 8014e80:	d9e9      	bls.n	8014e56 <prvInitialiseNewTask+0x66>
 8014e82:	e000      	b.n	8014e86 <prvInitialiseNewTask+0x96>
			{
				break;
 8014e84:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e88:	2200      	movs	r2, #0
 8014e8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8014e8e:	e003      	b.n	8014e98 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e92:	2200      	movs	r2, #0
 8014e94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e9a:	2b37      	cmp	r3, #55	@ 0x37
 8014e9c:	d901      	bls.n	8014ea2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014e9e:	2337      	movs	r3, #55	@ 0x37
 8014ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014ea6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8014ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014eaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014eac:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8014eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014eb0:	2200      	movs	r2, #0
 8014eb2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014eb6:	3304      	adds	r3, #4
 8014eb8:	4618      	mov	r0, r3
 8014eba:	f7ff f8a7 	bl	801400c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ec0:	3318      	adds	r3, #24
 8014ec2:	4618      	mov	r0, r3
 8014ec4:	f7ff f8a2 	bl	801400c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8014ec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014eca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014ecc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ed0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ed6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8014ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014eda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014edc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ee0:	2200      	movs	r2, #0
 8014ee2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ee8:	2200      	movs	r2, #0
 8014eea:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8014eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ef0:	3354      	adds	r3, #84	@ 0x54
 8014ef2:	224c      	movs	r2, #76	@ 0x4c
 8014ef4:	2100      	movs	r1, #0
 8014ef6:	4618      	mov	r0, r3
 8014ef8:	f003 f868 	bl	8017fcc <memset>
 8014efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014efe:	4a0d      	ldr	r2, [pc, #52]	@ (8014f34 <prvInitialiseNewTask+0x144>)
 8014f00:	659a      	str	r2, [r3, #88]	@ 0x58
 8014f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f04:	4a0c      	ldr	r2, [pc, #48]	@ (8014f38 <prvInitialiseNewTask+0x148>)
 8014f06:	65da      	str	r2, [r3, #92]	@ 0x5c
 8014f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f0a:	4a0c      	ldr	r2, [pc, #48]	@ (8014f3c <prvInitialiseNewTask+0x14c>)
 8014f0c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014f0e:	683a      	ldr	r2, [r7, #0]
 8014f10:	68f9      	ldr	r1, [r7, #12]
 8014f12:	69b8      	ldr	r0, [r7, #24]
 8014f14:	f001 fa36 	bl	8016384 <pxPortInitialiseStack>
 8014f18:	4602      	mov	r2, r0
 8014f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014f1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f20:	2b00      	cmp	r3, #0
 8014f22:	d002      	beq.n	8014f2a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014f28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014f2a:	bf00      	nop
 8014f2c:	3720      	adds	r7, #32
 8014f2e:	46bd      	mov	sp, r7
 8014f30:	bd80      	pop	{r7, pc}
 8014f32:	bf00      	nop
 8014f34:	20004474 	.word	0x20004474
 8014f38:	200044dc 	.word	0x200044dc
 8014f3c:	20004544 	.word	0x20004544

08014f40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014f40:	b580      	push	{r7, lr}
 8014f42:	b082      	sub	sp, #8
 8014f44:	af00      	add	r7, sp, #0
 8014f46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014f48:	f001 fb4e 	bl	80165e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014f4c:	4b2d      	ldr	r3, [pc, #180]	@ (8015004 <prvAddNewTaskToReadyList+0xc4>)
 8014f4e:	681b      	ldr	r3, [r3, #0]
 8014f50:	3301      	adds	r3, #1
 8014f52:	4a2c      	ldr	r2, [pc, #176]	@ (8015004 <prvAddNewTaskToReadyList+0xc4>)
 8014f54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014f56:	4b2c      	ldr	r3, [pc, #176]	@ (8015008 <prvAddNewTaskToReadyList+0xc8>)
 8014f58:	681b      	ldr	r3, [r3, #0]
 8014f5a:	2b00      	cmp	r3, #0
 8014f5c:	d109      	bne.n	8014f72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014f5e:	4a2a      	ldr	r2, [pc, #168]	@ (8015008 <prvAddNewTaskToReadyList+0xc8>)
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014f64:	4b27      	ldr	r3, [pc, #156]	@ (8015004 <prvAddNewTaskToReadyList+0xc4>)
 8014f66:	681b      	ldr	r3, [r3, #0]
 8014f68:	2b01      	cmp	r3, #1
 8014f6a:	d110      	bne.n	8014f8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014f6c:	f000 fd0a 	bl	8015984 <prvInitialiseTaskLists>
 8014f70:	e00d      	b.n	8014f8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014f72:	4b26      	ldr	r3, [pc, #152]	@ (801500c <prvAddNewTaskToReadyList+0xcc>)
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d109      	bne.n	8014f8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014f7a:	4b23      	ldr	r3, [pc, #140]	@ (8015008 <prvAddNewTaskToReadyList+0xc8>)
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f84:	429a      	cmp	r2, r3
 8014f86:	d802      	bhi.n	8014f8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014f88:	4a1f      	ldr	r2, [pc, #124]	@ (8015008 <prvAddNewTaskToReadyList+0xc8>)
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014f8e:	4b20      	ldr	r3, [pc, #128]	@ (8015010 <prvAddNewTaskToReadyList+0xd0>)
 8014f90:	681b      	ldr	r3, [r3, #0]
 8014f92:	3301      	adds	r3, #1
 8014f94:	4a1e      	ldr	r2, [pc, #120]	@ (8015010 <prvAddNewTaskToReadyList+0xd0>)
 8014f96:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8014f98:	4b1d      	ldr	r3, [pc, #116]	@ (8015010 <prvAddNewTaskToReadyList+0xd0>)
 8014f9a:	681a      	ldr	r2, [r3, #0]
 8014f9c:	687b      	ldr	r3, [r7, #4]
 8014f9e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8015014 <prvAddNewTaskToReadyList+0xd4>)
 8014fa6:	681b      	ldr	r3, [r3, #0]
 8014fa8:	429a      	cmp	r2, r3
 8014faa:	d903      	bls.n	8014fb4 <prvAddNewTaskToReadyList+0x74>
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014fb0:	4a18      	ldr	r2, [pc, #96]	@ (8015014 <prvAddNewTaskToReadyList+0xd4>)
 8014fb2:	6013      	str	r3, [r2, #0]
 8014fb4:	687b      	ldr	r3, [r7, #4]
 8014fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014fb8:	4613      	mov	r3, r2
 8014fba:	009b      	lsls	r3, r3, #2
 8014fbc:	4413      	add	r3, r2
 8014fbe:	009b      	lsls	r3, r3, #2
 8014fc0:	4a15      	ldr	r2, [pc, #84]	@ (8015018 <prvAddNewTaskToReadyList+0xd8>)
 8014fc2:	441a      	add	r2, r3
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	3304      	adds	r3, #4
 8014fc8:	4619      	mov	r1, r3
 8014fca:	4610      	mov	r0, r2
 8014fcc:	f7ff f82b 	bl	8014026 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8014fd0:	f001 fb3c 	bl	801664c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8014fd4:	4b0d      	ldr	r3, [pc, #52]	@ (801500c <prvAddNewTaskToReadyList+0xcc>)
 8014fd6:	681b      	ldr	r3, [r3, #0]
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d00e      	beq.n	8014ffa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8015008 <prvAddNewTaskToReadyList+0xc8>)
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014fe2:	687b      	ldr	r3, [r7, #4]
 8014fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014fe6:	429a      	cmp	r2, r3
 8014fe8:	d207      	bcs.n	8014ffa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014fea:	4b0c      	ldr	r3, [pc, #48]	@ (801501c <prvAddNewTaskToReadyList+0xdc>)
 8014fec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014ff0:	601a      	str	r2, [r3, #0]
 8014ff2:	f3bf 8f4f 	dsb	sy
 8014ff6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014ffa:	bf00      	nop
 8014ffc:	3708      	adds	r7, #8
 8014ffe:	46bd      	mov	sp, r7
 8015000:	bd80      	pop	{r7, pc}
 8015002:	bf00      	nop
 8015004:	200011d0 	.word	0x200011d0
 8015008:	20000cfc 	.word	0x20000cfc
 801500c:	200011dc 	.word	0x200011dc
 8015010:	200011ec 	.word	0x200011ec
 8015014:	200011d8 	.word	0x200011d8
 8015018:	20000d00 	.word	0x20000d00
 801501c:	e000ed04 	.word	0xe000ed04

08015020 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8015020:	b580      	push	{r7, lr}
 8015022:	b084      	sub	sp, #16
 8015024:	af00      	add	r7, sp, #0
 8015026:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8015028:	f001 fade 	bl	80165e8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	2b00      	cmp	r3, #0
 8015030:	d102      	bne.n	8015038 <vTaskDelete+0x18>
 8015032:	4b2d      	ldr	r3, [pc, #180]	@ (80150e8 <vTaskDelete+0xc8>)
 8015034:	681b      	ldr	r3, [r3, #0]
 8015036:	e000      	b.n	801503a <vTaskDelete+0x1a>
 8015038:	687b      	ldr	r3, [r7, #4]
 801503a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	3304      	adds	r3, #4
 8015040:	4618      	mov	r0, r3
 8015042:	f7ff f84d 	bl	80140e0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015046:	68fb      	ldr	r3, [r7, #12]
 8015048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801504a:	2b00      	cmp	r3, #0
 801504c:	d004      	beq.n	8015058 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801504e:	68fb      	ldr	r3, [r7, #12]
 8015050:	3318      	adds	r3, #24
 8015052:	4618      	mov	r0, r3
 8015054:	f7ff f844 	bl	80140e0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8015058:	4b24      	ldr	r3, [pc, #144]	@ (80150ec <vTaskDelete+0xcc>)
 801505a:	681b      	ldr	r3, [r3, #0]
 801505c:	3301      	adds	r3, #1
 801505e:	4a23      	ldr	r2, [pc, #140]	@ (80150ec <vTaskDelete+0xcc>)
 8015060:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8015062:	4b21      	ldr	r3, [pc, #132]	@ (80150e8 <vTaskDelete+0xc8>)
 8015064:	681b      	ldr	r3, [r3, #0]
 8015066:	68fa      	ldr	r2, [r7, #12]
 8015068:	429a      	cmp	r2, r3
 801506a:	d10b      	bne.n	8015084 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 801506c:	68fb      	ldr	r3, [r7, #12]
 801506e:	3304      	adds	r3, #4
 8015070:	4619      	mov	r1, r3
 8015072:	481f      	ldr	r0, [pc, #124]	@ (80150f0 <vTaskDelete+0xd0>)
 8015074:	f7fe ffd7 	bl	8014026 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8015078:	4b1e      	ldr	r3, [pc, #120]	@ (80150f4 <vTaskDelete+0xd4>)
 801507a:	681b      	ldr	r3, [r3, #0]
 801507c:	3301      	adds	r3, #1
 801507e:	4a1d      	ldr	r2, [pc, #116]	@ (80150f4 <vTaskDelete+0xd4>)
 8015080:	6013      	str	r3, [r2, #0]
 8015082:	e009      	b.n	8015098 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8015084:	4b1c      	ldr	r3, [pc, #112]	@ (80150f8 <vTaskDelete+0xd8>)
 8015086:	681b      	ldr	r3, [r3, #0]
 8015088:	3b01      	subs	r3, #1
 801508a:	4a1b      	ldr	r2, [pc, #108]	@ (80150f8 <vTaskDelete+0xd8>)
 801508c:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 801508e:	68f8      	ldr	r0, [r7, #12]
 8015090:	f000 fce6 	bl	8015a60 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8015094:	f000 fd1a 	bl	8015acc <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8015098:	f001 fad8 	bl	801664c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 801509c:	4b17      	ldr	r3, [pc, #92]	@ (80150fc <vTaskDelete+0xdc>)
 801509e:	681b      	ldr	r3, [r3, #0]
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d01c      	beq.n	80150de <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80150a4:	4b10      	ldr	r3, [pc, #64]	@ (80150e8 <vTaskDelete+0xc8>)
 80150a6:	681b      	ldr	r3, [r3, #0]
 80150a8:	68fa      	ldr	r2, [r7, #12]
 80150aa:	429a      	cmp	r2, r3
 80150ac:	d117      	bne.n	80150de <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80150ae:	4b14      	ldr	r3, [pc, #80]	@ (8015100 <vTaskDelete+0xe0>)
 80150b0:	681b      	ldr	r3, [r3, #0]
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d00b      	beq.n	80150ce <vTaskDelete+0xae>
	__asm volatile
 80150b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150ba:	f383 8811 	msr	BASEPRI, r3
 80150be:	f3bf 8f6f 	isb	sy
 80150c2:	f3bf 8f4f 	dsb	sy
 80150c6:	60bb      	str	r3, [r7, #8]
}
 80150c8:	bf00      	nop
 80150ca:	bf00      	nop
 80150cc:	e7fd      	b.n	80150ca <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80150ce:	4b0d      	ldr	r3, [pc, #52]	@ (8015104 <vTaskDelete+0xe4>)
 80150d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80150d4:	601a      	str	r2, [r3, #0]
 80150d6:	f3bf 8f4f 	dsb	sy
 80150da:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80150de:	bf00      	nop
 80150e0:	3710      	adds	r7, #16
 80150e2:	46bd      	mov	sp, r7
 80150e4:	bd80      	pop	{r7, pc}
 80150e6:	bf00      	nop
 80150e8:	20000cfc 	.word	0x20000cfc
 80150ec:	200011ec 	.word	0x200011ec
 80150f0:	200011a4 	.word	0x200011a4
 80150f4:	200011b8 	.word	0x200011b8
 80150f8:	200011d0 	.word	0x200011d0
 80150fc:	200011dc 	.word	0x200011dc
 8015100:	200011f8 	.word	0x200011f8
 8015104:	e000ed04 	.word	0xe000ed04

08015108 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015108:	b580      	push	{r7, lr}
 801510a:	b084      	sub	sp, #16
 801510c:	af00      	add	r7, sp, #0
 801510e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015110:	2300      	movs	r3, #0
 8015112:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015114:	687b      	ldr	r3, [r7, #4]
 8015116:	2b00      	cmp	r3, #0
 8015118:	d018      	beq.n	801514c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801511a:	4b14      	ldr	r3, [pc, #80]	@ (801516c <vTaskDelay+0x64>)
 801511c:	681b      	ldr	r3, [r3, #0]
 801511e:	2b00      	cmp	r3, #0
 8015120:	d00b      	beq.n	801513a <vTaskDelay+0x32>
	__asm volatile
 8015122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015126:	f383 8811 	msr	BASEPRI, r3
 801512a:	f3bf 8f6f 	isb	sy
 801512e:	f3bf 8f4f 	dsb	sy
 8015132:	60bb      	str	r3, [r7, #8]
}
 8015134:	bf00      	nop
 8015136:	bf00      	nop
 8015138:	e7fd      	b.n	8015136 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801513a:	f000 f8f3 	bl	8015324 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801513e:	2100      	movs	r1, #0
 8015140:	6878      	ldr	r0, [r7, #4]
 8015142:	f000 fd71 	bl	8015c28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015146:	f000 f8fb 	bl	8015340 <xTaskResumeAll>
 801514a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801514c:	68fb      	ldr	r3, [r7, #12]
 801514e:	2b00      	cmp	r3, #0
 8015150:	d107      	bne.n	8015162 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8015152:	4b07      	ldr	r3, [pc, #28]	@ (8015170 <vTaskDelay+0x68>)
 8015154:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015158:	601a      	str	r2, [r3, #0]
 801515a:	f3bf 8f4f 	dsb	sy
 801515e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015162:	bf00      	nop
 8015164:	3710      	adds	r7, #16
 8015166:	46bd      	mov	sp, r7
 8015168:	bd80      	pop	{r7, pc}
 801516a:	bf00      	nop
 801516c:	200011f8 	.word	0x200011f8
 8015170:	e000ed04 	.word	0xe000ed04

08015174 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 8015174:	b580      	push	{r7, lr}
 8015176:	b088      	sub	sp, #32
 8015178:	af00      	add	r7, sp, #0
 801517a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 801517c:	687b      	ldr	r3, [r7, #4]
 801517e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8015180:	69bb      	ldr	r3, [r7, #24]
 8015182:	2b00      	cmp	r3, #0
 8015184:	d10b      	bne.n	801519e <eTaskGetState+0x2a>
	__asm volatile
 8015186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801518a:	f383 8811 	msr	BASEPRI, r3
 801518e:	f3bf 8f6f 	isb	sy
 8015192:	f3bf 8f4f 	dsb	sy
 8015196:	60bb      	str	r3, [r7, #8]
}
 8015198:	bf00      	nop
 801519a:	bf00      	nop
 801519c:	e7fd      	b.n	801519a <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 801519e:	4b24      	ldr	r3, [pc, #144]	@ (8015230 <eTaskGetState+0xbc>)
 80151a0:	681b      	ldr	r3, [r3, #0]
 80151a2:	69ba      	ldr	r2, [r7, #24]
 80151a4:	429a      	cmp	r2, r3
 80151a6:	d102      	bne.n	80151ae <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 80151a8:	2300      	movs	r3, #0
 80151aa:	77fb      	strb	r3, [r7, #31]
 80151ac:	e03a      	b.n	8015224 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 80151ae:	f001 fa1b 	bl	80165e8 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80151b2:	69bb      	ldr	r3, [r7, #24]
 80151b4:	695b      	ldr	r3, [r3, #20]
 80151b6:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 80151b8:	4b1e      	ldr	r3, [pc, #120]	@ (8015234 <eTaskGetState+0xc0>)
 80151ba:	681b      	ldr	r3, [r3, #0]
 80151bc:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80151be:	4b1e      	ldr	r3, [pc, #120]	@ (8015238 <eTaskGetState+0xc4>)
 80151c0:	681b      	ldr	r3, [r3, #0]
 80151c2:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 80151c4:	f001 fa42 	bl	801664c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80151c8:	697a      	ldr	r2, [r7, #20]
 80151ca:	693b      	ldr	r3, [r7, #16]
 80151cc:	429a      	cmp	r2, r3
 80151ce:	d003      	beq.n	80151d8 <eTaskGetState+0x64>
 80151d0:	697a      	ldr	r2, [r7, #20]
 80151d2:	68fb      	ldr	r3, [r7, #12]
 80151d4:	429a      	cmp	r2, r3
 80151d6:	d102      	bne.n	80151de <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 80151d8:	2302      	movs	r3, #2
 80151da:	77fb      	strb	r3, [r7, #31]
 80151dc:	e022      	b.n	8015224 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 80151de:	697b      	ldr	r3, [r7, #20]
 80151e0:	4a16      	ldr	r2, [pc, #88]	@ (801523c <eTaskGetState+0xc8>)
 80151e2:	4293      	cmp	r3, r2
 80151e4:	d112      	bne.n	801520c <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 80151e6:	69bb      	ldr	r3, [r7, #24]
 80151e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	d10b      	bne.n	8015206 <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80151ee:	69bb      	ldr	r3, [r7, #24]
 80151f0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80151f4:	b2db      	uxtb	r3, r3
 80151f6:	2b01      	cmp	r3, #1
 80151f8:	d102      	bne.n	8015200 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 80151fa:	2302      	movs	r3, #2
 80151fc:	77fb      	strb	r3, [r7, #31]
 80151fe:	e011      	b.n	8015224 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 8015200:	2303      	movs	r3, #3
 8015202:	77fb      	strb	r3, [r7, #31]
 8015204:	e00e      	b.n	8015224 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8015206:	2302      	movs	r3, #2
 8015208:	77fb      	strb	r3, [r7, #31]
 801520a:	e00b      	b.n	8015224 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 801520c:	697b      	ldr	r3, [r7, #20]
 801520e:	4a0c      	ldr	r2, [pc, #48]	@ (8015240 <eTaskGetState+0xcc>)
 8015210:	4293      	cmp	r3, r2
 8015212:	d002      	beq.n	801521a <eTaskGetState+0xa6>
 8015214:	697b      	ldr	r3, [r7, #20]
 8015216:	2b00      	cmp	r3, #0
 8015218:	d102      	bne.n	8015220 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 801521a:	2304      	movs	r3, #4
 801521c:	77fb      	strb	r3, [r7, #31]
 801521e:	e001      	b.n	8015224 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8015220:	2301      	movs	r3, #1
 8015222:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8015224:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8015226:	4618      	mov	r0, r3
 8015228:	3720      	adds	r7, #32
 801522a:	46bd      	mov	sp, r7
 801522c:	bd80      	pop	{r7, pc}
 801522e:	bf00      	nop
 8015230:	20000cfc 	.word	0x20000cfc
 8015234:	20001188 	.word	0x20001188
 8015238:	2000118c 	.word	0x2000118c
 801523c:	200011bc 	.word	0x200011bc
 8015240:	200011a4 	.word	0x200011a4

08015244 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015244:	b580      	push	{r7, lr}
 8015246:	b08a      	sub	sp, #40	@ 0x28
 8015248:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801524a:	2300      	movs	r3, #0
 801524c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801524e:	2300      	movs	r3, #0
 8015250:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015252:	463a      	mov	r2, r7
 8015254:	1d39      	adds	r1, r7, #4
 8015256:	f107 0308 	add.w	r3, r7, #8
 801525a:	4618      	mov	r0, r3
 801525c:	f7fe fe82 	bl	8013f64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015260:	6839      	ldr	r1, [r7, #0]
 8015262:	687b      	ldr	r3, [r7, #4]
 8015264:	68ba      	ldr	r2, [r7, #8]
 8015266:	9202      	str	r2, [sp, #8]
 8015268:	9301      	str	r3, [sp, #4]
 801526a:	2300      	movs	r3, #0
 801526c:	9300      	str	r3, [sp, #0]
 801526e:	2300      	movs	r3, #0
 8015270:	460a      	mov	r2, r1
 8015272:	4924      	ldr	r1, [pc, #144]	@ (8015304 <vTaskStartScheduler+0xc0>)
 8015274:	4824      	ldr	r0, [pc, #144]	@ (8015308 <vTaskStartScheduler+0xc4>)
 8015276:	f7ff fd15 	bl	8014ca4 <xTaskCreateStatic>
 801527a:	4603      	mov	r3, r0
 801527c:	4a23      	ldr	r2, [pc, #140]	@ (801530c <vTaskStartScheduler+0xc8>)
 801527e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015280:	4b22      	ldr	r3, [pc, #136]	@ (801530c <vTaskStartScheduler+0xc8>)
 8015282:	681b      	ldr	r3, [r3, #0]
 8015284:	2b00      	cmp	r3, #0
 8015286:	d002      	beq.n	801528e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015288:	2301      	movs	r3, #1
 801528a:	617b      	str	r3, [r7, #20]
 801528c:	e001      	b.n	8015292 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801528e:	2300      	movs	r3, #0
 8015290:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8015292:	697b      	ldr	r3, [r7, #20]
 8015294:	2b01      	cmp	r3, #1
 8015296:	d102      	bne.n	801529e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8015298:	f000 fd1a 	bl	8015cd0 <xTimerCreateTimerTask>
 801529c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801529e:	697b      	ldr	r3, [r7, #20]
 80152a0:	2b01      	cmp	r3, #1
 80152a2:	d11b      	bne.n	80152dc <vTaskStartScheduler+0x98>
	__asm volatile
 80152a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152a8:	f383 8811 	msr	BASEPRI, r3
 80152ac:	f3bf 8f6f 	isb	sy
 80152b0:	f3bf 8f4f 	dsb	sy
 80152b4:	613b      	str	r3, [r7, #16]
}
 80152b6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80152b8:	4b15      	ldr	r3, [pc, #84]	@ (8015310 <vTaskStartScheduler+0xcc>)
 80152ba:	681b      	ldr	r3, [r3, #0]
 80152bc:	3354      	adds	r3, #84	@ 0x54
 80152be:	4a15      	ldr	r2, [pc, #84]	@ (8015314 <vTaskStartScheduler+0xd0>)
 80152c0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80152c2:	4b15      	ldr	r3, [pc, #84]	@ (8015318 <vTaskStartScheduler+0xd4>)
 80152c4:	f04f 32ff 	mov.w	r2, #4294967295
 80152c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80152ca:	4b14      	ldr	r3, [pc, #80]	@ (801531c <vTaskStartScheduler+0xd8>)
 80152cc:	2201      	movs	r2, #1
 80152ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80152d0:	4b13      	ldr	r3, [pc, #76]	@ (8015320 <vTaskStartScheduler+0xdc>)
 80152d2:	2200      	movs	r2, #0
 80152d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80152d6:	f001 f8e3 	bl	80164a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80152da:	e00f      	b.n	80152fc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80152dc:	697b      	ldr	r3, [r7, #20]
 80152de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80152e2:	d10b      	bne.n	80152fc <vTaskStartScheduler+0xb8>
	__asm volatile
 80152e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152e8:	f383 8811 	msr	BASEPRI, r3
 80152ec:	f3bf 8f6f 	isb	sy
 80152f0:	f3bf 8f4f 	dsb	sy
 80152f4:	60fb      	str	r3, [r7, #12]
}
 80152f6:	bf00      	nop
 80152f8:	bf00      	nop
 80152fa:	e7fd      	b.n	80152f8 <vTaskStartScheduler+0xb4>
}
 80152fc:	bf00      	nop
 80152fe:	3718      	adds	r7, #24
 8015300:	46bd      	mov	sp, r7
 8015302:	bd80      	pop	{r7, pc}
 8015304:	08018228 	.word	0x08018228
 8015308:	08015955 	.word	0x08015955
 801530c:	200011f4 	.word	0x200011f4
 8015310:	20000cfc 	.word	0x20000cfc
 8015314:	2000025c 	.word	0x2000025c
 8015318:	200011f0 	.word	0x200011f0
 801531c:	200011dc 	.word	0x200011dc
 8015320:	200011d4 	.word	0x200011d4

08015324 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015324:	b480      	push	{r7}
 8015326:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8015328:	4b04      	ldr	r3, [pc, #16]	@ (801533c <vTaskSuspendAll+0x18>)
 801532a:	681b      	ldr	r3, [r3, #0]
 801532c:	3301      	adds	r3, #1
 801532e:	4a03      	ldr	r2, [pc, #12]	@ (801533c <vTaskSuspendAll+0x18>)
 8015330:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8015332:	bf00      	nop
 8015334:	46bd      	mov	sp, r7
 8015336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801533a:	4770      	bx	lr
 801533c:	200011f8 	.word	0x200011f8

08015340 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015340:	b580      	push	{r7, lr}
 8015342:	b084      	sub	sp, #16
 8015344:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015346:	2300      	movs	r3, #0
 8015348:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801534a:	2300      	movs	r3, #0
 801534c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801534e:	4b42      	ldr	r3, [pc, #264]	@ (8015458 <xTaskResumeAll+0x118>)
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	2b00      	cmp	r3, #0
 8015354:	d10b      	bne.n	801536e <xTaskResumeAll+0x2e>
	__asm volatile
 8015356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801535a:	f383 8811 	msr	BASEPRI, r3
 801535e:	f3bf 8f6f 	isb	sy
 8015362:	f3bf 8f4f 	dsb	sy
 8015366:	603b      	str	r3, [r7, #0]
}
 8015368:	bf00      	nop
 801536a:	bf00      	nop
 801536c:	e7fd      	b.n	801536a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801536e:	f001 f93b 	bl	80165e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015372:	4b39      	ldr	r3, [pc, #228]	@ (8015458 <xTaskResumeAll+0x118>)
 8015374:	681b      	ldr	r3, [r3, #0]
 8015376:	3b01      	subs	r3, #1
 8015378:	4a37      	ldr	r2, [pc, #220]	@ (8015458 <xTaskResumeAll+0x118>)
 801537a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801537c:	4b36      	ldr	r3, [pc, #216]	@ (8015458 <xTaskResumeAll+0x118>)
 801537e:	681b      	ldr	r3, [r3, #0]
 8015380:	2b00      	cmp	r3, #0
 8015382:	d162      	bne.n	801544a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015384:	4b35      	ldr	r3, [pc, #212]	@ (801545c <xTaskResumeAll+0x11c>)
 8015386:	681b      	ldr	r3, [r3, #0]
 8015388:	2b00      	cmp	r3, #0
 801538a:	d05e      	beq.n	801544a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801538c:	e02f      	b.n	80153ee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801538e:	4b34      	ldr	r3, [pc, #208]	@ (8015460 <xTaskResumeAll+0x120>)
 8015390:	68db      	ldr	r3, [r3, #12]
 8015392:	68db      	ldr	r3, [r3, #12]
 8015394:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015396:	68fb      	ldr	r3, [r7, #12]
 8015398:	3318      	adds	r3, #24
 801539a:	4618      	mov	r0, r3
 801539c:	f7fe fea0 	bl	80140e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80153a0:	68fb      	ldr	r3, [r7, #12]
 80153a2:	3304      	adds	r3, #4
 80153a4:	4618      	mov	r0, r3
 80153a6:	f7fe fe9b 	bl	80140e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80153aa:	68fb      	ldr	r3, [r7, #12]
 80153ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80153ae:	4b2d      	ldr	r3, [pc, #180]	@ (8015464 <xTaskResumeAll+0x124>)
 80153b0:	681b      	ldr	r3, [r3, #0]
 80153b2:	429a      	cmp	r2, r3
 80153b4:	d903      	bls.n	80153be <xTaskResumeAll+0x7e>
 80153b6:	68fb      	ldr	r3, [r7, #12]
 80153b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80153ba:	4a2a      	ldr	r2, [pc, #168]	@ (8015464 <xTaskResumeAll+0x124>)
 80153bc:	6013      	str	r3, [r2, #0]
 80153be:	68fb      	ldr	r3, [r7, #12]
 80153c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80153c2:	4613      	mov	r3, r2
 80153c4:	009b      	lsls	r3, r3, #2
 80153c6:	4413      	add	r3, r2
 80153c8:	009b      	lsls	r3, r3, #2
 80153ca:	4a27      	ldr	r2, [pc, #156]	@ (8015468 <xTaskResumeAll+0x128>)
 80153cc:	441a      	add	r2, r3
 80153ce:	68fb      	ldr	r3, [r7, #12]
 80153d0:	3304      	adds	r3, #4
 80153d2:	4619      	mov	r1, r3
 80153d4:	4610      	mov	r0, r2
 80153d6:	f7fe fe26 	bl	8014026 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80153da:	68fb      	ldr	r3, [r7, #12]
 80153dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80153de:	4b23      	ldr	r3, [pc, #140]	@ (801546c <xTaskResumeAll+0x12c>)
 80153e0:	681b      	ldr	r3, [r3, #0]
 80153e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80153e4:	429a      	cmp	r2, r3
 80153e6:	d302      	bcc.n	80153ee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80153e8:	4b21      	ldr	r3, [pc, #132]	@ (8015470 <xTaskResumeAll+0x130>)
 80153ea:	2201      	movs	r2, #1
 80153ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80153ee:	4b1c      	ldr	r3, [pc, #112]	@ (8015460 <xTaskResumeAll+0x120>)
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	2b00      	cmp	r3, #0
 80153f4:	d1cb      	bne.n	801538e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80153f6:	68fb      	ldr	r3, [r7, #12]
 80153f8:	2b00      	cmp	r3, #0
 80153fa:	d001      	beq.n	8015400 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80153fc:	f000 fb66 	bl	8015acc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8015400:	4b1c      	ldr	r3, [pc, #112]	@ (8015474 <xTaskResumeAll+0x134>)
 8015402:	681b      	ldr	r3, [r3, #0]
 8015404:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	2b00      	cmp	r3, #0
 801540a:	d010      	beq.n	801542e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801540c:	f000 f846 	bl	801549c <xTaskIncrementTick>
 8015410:	4603      	mov	r3, r0
 8015412:	2b00      	cmp	r3, #0
 8015414:	d002      	beq.n	801541c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8015416:	4b16      	ldr	r3, [pc, #88]	@ (8015470 <xTaskResumeAll+0x130>)
 8015418:	2201      	movs	r2, #1
 801541a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	3b01      	subs	r3, #1
 8015420:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	2b00      	cmp	r3, #0
 8015426:	d1f1      	bne.n	801540c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8015428:	4b12      	ldr	r3, [pc, #72]	@ (8015474 <xTaskResumeAll+0x134>)
 801542a:	2200      	movs	r2, #0
 801542c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801542e:	4b10      	ldr	r3, [pc, #64]	@ (8015470 <xTaskResumeAll+0x130>)
 8015430:	681b      	ldr	r3, [r3, #0]
 8015432:	2b00      	cmp	r3, #0
 8015434:	d009      	beq.n	801544a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015436:	2301      	movs	r3, #1
 8015438:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801543a:	4b0f      	ldr	r3, [pc, #60]	@ (8015478 <xTaskResumeAll+0x138>)
 801543c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015440:	601a      	str	r2, [r3, #0]
 8015442:	f3bf 8f4f 	dsb	sy
 8015446:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801544a:	f001 f8ff 	bl	801664c <vPortExitCritical>

	return xAlreadyYielded;
 801544e:	68bb      	ldr	r3, [r7, #8]
}
 8015450:	4618      	mov	r0, r3
 8015452:	3710      	adds	r7, #16
 8015454:	46bd      	mov	sp, r7
 8015456:	bd80      	pop	{r7, pc}
 8015458:	200011f8 	.word	0x200011f8
 801545c:	200011d0 	.word	0x200011d0
 8015460:	20001190 	.word	0x20001190
 8015464:	200011d8 	.word	0x200011d8
 8015468:	20000d00 	.word	0x20000d00
 801546c:	20000cfc 	.word	0x20000cfc
 8015470:	200011e4 	.word	0x200011e4
 8015474:	200011e0 	.word	0x200011e0
 8015478:	e000ed04 	.word	0xe000ed04

0801547c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801547c:	b480      	push	{r7}
 801547e:	b083      	sub	sp, #12
 8015480:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8015482:	4b05      	ldr	r3, [pc, #20]	@ (8015498 <xTaskGetTickCount+0x1c>)
 8015484:	681b      	ldr	r3, [r3, #0]
 8015486:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8015488:	687b      	ldr	r3, [r7, #4]
}
 801548a:	4618      	mov	r0, r3
 801548c:	370c      	adds	r7, #12
 801548e:	46bd      	mov	sp, r7
 8015490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015494:	4770      	bx	lr
 8015496:	bf00      	nop
 8015498:	200011d4 	.word	0x200011d4

0801549c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801549c:	b580      	push	{r7, lr}
 801549e:	b086      	sub	sp, #24
 80154a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80154a2:	2300      	movs	r3, #0
 80154a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80154a6:	4b4f      	ldr	r3, [pc, #316]	@ (80155e4 <xTaskIncrementTick+0x148>)
 80154a8:	681b      	ldr	r3, [r3, #0]
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	f040 8090 	bne.w	80155d0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80154b0:	4b4d      	ldr	r3, [pc, #308]	@ (80155e8 <xTaskIncrementTick+0x14c>)
 80154b2:	681b      	ldr	r3, [r3, #0]
 80154b4:	3301      	adds	r3, #1
 80154b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80154b8:	4a4b      	ldr	r2, [pc, #300]	@ (80155e8 <xTaskIncrementTick+0x14c>)
 80154ba:	693b      	ldr	r3, [r7, #16]
 80154bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80154be:	693b      	ldr	r3, [r7, #16]
 80154c0:	2b00      	cmp	r3, #0
 80154c2:	d121      	bne.n	8015508 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80154c4:	4b49      	ldr	r3, [pc, #292]	@ (80155ec <xTaskIncrementTick+0x150>)
 80154c6:	681b      	ldr	r3, [r3, #0]
 80154c8:	681b      	ldr	r3, [r3, #0]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	d00b      	beq.n	80154e6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80154ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154d2:	f383 8811 	msr	BASEPRI, r3
 80154d6:	f3bf 8f6f 	isb	sy
 80154da:	f3bf 8f4f 	dsb	sy
 80154de:	603b      	str	r3, [r7, #0]
}
 80154e0:	bf00      	nop
 80154e2:	bf00      	nop
 80154e4:	e7fd      	b.n	80154e2 <xTaskIncrementTick+0x46>
 80154e6:	4b41      	ldr	r3, [pc, #260]	@ (80155ec <xTaskIncrementTick+0x150>)
 80154e8:	681b      	ldr	r3, [r3, #0]
 80154ea:	60fb      	str	r3, [r7, #12]
 80154ec:	4b40      	ldr	r3, [pc, #256]	@ (80155f0 <xTaskIncrementTick+0x154>)
 80154ee:	681b      	ldr	r3, [r3, #0]
 80154f0:	4a3e      	ldr	r2, [pc, #248]	@ (80155ec <xTaskIncrementTick+0x150>)
 80154f2:	6013      	str	r3, [r2, #0]
 80154f4:	4a3e      	ldr	r2, [pc, #248]	@ (80155f0 <xTaskIncrementTick+0x154>)
 80154f6:	68fb      	ldr	r3, [r7, #12]
 80154f8:	6013      	str	r3, [r2, #0]
 80154fa:	4b3e      	ldr	r3, [pc, #248]	@ (80155f4 <xTaskIncrementTick+0x158>)
 80154fc:	681b      	ldr	r3, [r3, #0]
 80154fe:	3301      	adds	r3, #1
 8015500:	4a3c      	ldr	r2, [pc, #240]	@ (80155f4 <xTaskIncrementTick+0x158>)
 8015502:	6013      	str	r3, [r2, #0]
 8015504:	f000 fae2 	bl	8015acc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8015508:	4b3b      	ldr	r3, [pc, #236]	@ (80155f8 <xTaskIncrementTick+0x15c>)
 801550a:	681b      	ldr	r3, [r3, #0]
 801550c:	693a      	ldr	r2, [r7, #16]
 801550e:	429a      	cmp	r2, r3
 8015510:	d349      	bcc.n	80155a6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015512:	4b36      	ldr	r3, [pc, #216]	@ (80155ec <xTaskIncrementTick+0x150>)
 8015514:	681b      	ldr	r3, [r3, #0]
 8015516:	681b      	ldr	r3, [r3, #0]
 8015518:	2b00      	cmp	r3, #0
 801551a:	d104      	bne.n	8015526 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801551c:	4b36      	ldr	r3, [pc, #216]	@ (80155f8 <xTaskIncrementTick+0x15c>)
 801551e:	f04f 32ff 	mov.w	r2, #4294967295
 8015522:	601a      	str	r2, [r3, #0]
					break;
 8015524:	e03f      	b.n	80155a6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015526:	4b31      	ldr	r3, [pc, #196]	@ (80155ec <xTaskIncrementTick+0x150>)
 8015528:	681b      	ldr	r3, [r3, #0]
 801552a:	68db      	ldr	r3, [r3, #12]
 801552c:	68db      	ldr	r3, [r3, #12]
 801552e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8015530:	68bb      	ldr	r3, [r7, #8]
 8015532:	685b      	ldr	r3, [r3, #4]
 8015534:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8015536:	693a      	ldr	r2, [r7, #16]
 8015538:	687b      	ldr	r3, [r7, #4]
 801553a:	429a      	cmp	r2, r3
 801553c:	d203      	bcs.n	8015546 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801553e:	4a2e      	ldr	r2, [pc, #184]	@ (80155f8 <xTaskIncrementTick+0x15c>)
 8015540:	687b      	ldr	r3, [r7, #4]
 8015542:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8015544:	e02f      	b.n	80155a6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015546:	68bb      	ldr	r3, [r7, #8]
 8015548:	3304      	adds	r3, #4
 801554a:	4618      	mov	r0, r3
 801554c:	f7fe fdc8 	bl	80140e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015550:	68bb      	ldr	r3, [r7, #8]
 8015552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015554:	2b00      	cmp	r3, #0
 8015556:	d004      	beq.n	8015562 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015558:	68bb      	ldr	r3, [r7, #8]
 801555a:	3318      	adds	r3, #24
 801555c:	4618      	mov	r0, r3
 801555e:	f7fe fdbf 	bl	80140e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8015562:	68bb      	ldr	r3, [r7, #8]
 8015564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015566:	4b25      	ldr	r3, [pc, #148]	@ (80155fc <xTaskIncrementTick+0x160>)
 8015568:	681b      	ldr	r3, [r3, #0]
 801556a:	429a      	cmp	r2, r3
 801556c:	d903      	bls.n	8015576 <xTaskIncrementTick+0xda>
 801556e:	68bb      	ldr	r3, [r7, #8]
 8015570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015572:	4a22      	ldr	r2, [pc, #136]	@ (80155fc <xTaskIncrementTick+0x160>)
 8015574:	6013      	str	r3, [r2, #0]
 8015576:	68bb      	ldr	r3, [r7, #8]
 8015578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801557a:	4613      	mov	r3, r2
 801557c:	009b      	lsls	r3, r3, #2
 801557e:	4413      	add	r3, r2
 8015580:	009b      	lsls	r3, r3, #2
 8015582:	4a1f      	ldr	r2, [pc, #124]	@ (8015600 <xTaskIncrementTick+0x164>)
 8015584:	441a      	add	r2, r3
 8015586:	68bb      	ldr	r3, [r7, #8]
 8015588:	3304      	adds	r3, #4
 801558a:	4619      	mov	r1, r3
 801558c:	4610      	mov	r0, r2
 801558e:	f7fe fd4a 	bl	8014026 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015592:	68bb      	ldr	r3, [r7, #8]
 8015594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015596:	4b1b      	ldr	r3, [pc, #108]	@ (8015604 <xTaskIncrementTick+0x168>)
 8015598:	681b      	ldr	r3, [r3, #0]
 801559a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801559c:	429a      	cmp	r2, r3
 801559e:	d3b8      	bcc.n	8015512 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80155a0:	2301      	movs	r3, #1
 80155a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80155a4:	e7b5      	b.n	8015512 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80155a6:	4b17      	ldr	r3, [pc, #92]	@ (8015604 <xTaskIncrementTick+0x168>)
 80155a8:	681b      	ldr	r3, [r3, #0]
 80155aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80155ac:	4914      	ldr	r1, [pc, #80]	@ (8015600 <xTaskIncrementTick+0x164>)
 80155ae:	4613      	mov	r3, r2
 80155b0:	009b      	lsls	r3, r3, #2
 80155b2:	4413      	add	r3, r2
 80155b4:	009b      	lsls	r3, r3, #2
 80155b6:	440b      	add	r3, r1
 80155b8:	681b      	ldr	r3, [r3, #0]
 80155ba:	2b01      	cmp	r3, #1
 80155bc:	d901      	bls.n	80155c2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80155be:	2301      	movs	r3, #1
 80155c0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80155c2:	4b11      	ldr	r3, [pc, #68]	@ (8015608 <xTaskIncrementTick+0x16c>)
 80155c4:	681b      	ldr	r3, [r3, #0]
 80155c6:	2b00      	cmp	r3, #0
 80155c8:	d007      	beq.n	80155da <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80155ca:	2301      	movs	r3, #1
 80155cc:	617b      	str	r3, [r7, #20]
 80155ce:	e004      	b.n	80155da <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80155d0:	4b0e      	ldr	r3, [pc, #56]	@ (801560c <xTaskIncrementTick+0x170>)
 80155d2:	681b      	ldr	r3, [r3, #0]
 80155d4:	3301      	adds	r3, #1
 80155d6:	4a0d      	ldr	r2, [pc, #52]	@ (801560c <xTaskIncrementTick+0x170>)
 80155d8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80155da:	697b      	ldr	r3, [r7, #20]
}
 80155dc:	4618      	mov	r0, r3
 80155de:	3718      	adds	r7, #24
 80155e0:	46bd      	mov	sp, r7
 80155e2:	bd80      	pop	{r7, pc}
 80155e4:	200011f8 	.word	0x200011f8
 80155e8:	200011d4 	.word	0x200011d4
 80155ec:	20001188 	.word	0x20001188
 80155f0:	2000118c 	.word	0x2000118c
 80155f4:	200011e8 	.word	0x200011e8
 80155f8:	200011f0 	.word	0x200011f0
 80155fc:	200011d8 	.word	0x200011d8
 8015600:	20000d00 	.word	0x20000d00
 8015604:	20000cfc 	.word	0x20000cfc
 8015608:	200011e4 	.word	0x200011e4
 801560c:	200011e0 	.word	0x200011e0

08015610 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8015610:	b480      	push	{r7}
 8015612:	b085      	sub	sp, #20
 8015614:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8015616:	4b2b      	ldr	r3, [pc, #172]	@ (80156c4 <vTaskSwitchContext+0xb4>)
 8015618:	681b      	ldr	r3, [r3, #0]
 801561a:	2b00      	cmp	r3, #0
 801561c:	d003      	beq.n	8015626 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801561e:	4b2a      	ldr	r3, [pc, #168]	@ (80156c8 <vTaskSwitchContext+0xb8>)
 8015620:	2201      	movs	r2, #1
 8015622:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8015624:	e047      	b.n	80156b6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8015626:	4b28      	ldr	r3, [pc, #160]	@ (80156c8 <vTaskSwitchContext+0xb8>)
 8015628:	2200      	movs	r2, #0
 801562a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801562c:	4b27      	ldr	r3, [pc, #156]	@ (80156cc <vTaskSwitchContext+0xbc>)
 801562e:	681b      	ldr	r3, [r3, #0]
 8015630:	60fb      	str	r3, [r7, #12]
 8015632:	e011      	b.n	8015658 <vTaskSwitchContext+0x48>
 8015634:	68fb      	ldr	r3, [r7, #12]
 8015636:	2b00      	cmp	r3, #0
 8015638:	d10b      	bne.n	8015652 <vTaskSwitchContext+0x42>
	__asm volatile
 801563a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801563e:	f383 8811 	msr	BASEPRI, r3
 8015642:	f3bf 8f6f 	isb	sy
 8015646:	f3bf 8f4f 	dsb	sy
 801564a:	607b      	str	r3, [r7, #4]
}
 801564c:	bf00      	nop
 801564e:	bf00      	nop
 8015650:	e7fd      	b.n	801564e <vTaskSwitchContext+0x3e>
 8015652:	68fb      	ldr	r3, [r7, #12]
 8015654:	3b01      	subs	r3, #1
 8015656:	60fb      	str	r3, [r7, #12]
 8015658:	491d      	ldr	r1, [pc, #116]	@ (80156d0 <vTaskSwitchContext+0xc0>)
 801565a:	68fa      	ldr	r2, [r7, #12]
 801565c:	4613      	mov	r3, r2
 801565e:	009b      	lsls	r3, r3, #2
 8015660:	4413      	add	r3, r2
 8015662:	009b      	lsls	r3, r3, #2
 8015664:	440b      	add	r3, r1
 8015666:	681b      	ldr	r3, [r3, #0]
 8015668:	2b00      	cmp	r3, #0
 801566a:	d0e3      	beq.n	8015634 <vTaskSwitchContext+0x24>
 801566c:	68fa      	ldr	r2, [r7, #12]
 801566e:	4613      	mov	r3, r2
 8015670:	009b      	lsls	r3, r3, #2
 8015672:	4413      	add	r3, r2
 8015674:	009b      	lsls	r3, r3, #2
 8015676:	4a16      	ldr	r2, [pc, #88]	@ (80156d0 <vTaskSwitchContext+0xc0>)
 8015678:	4413      	add	r3, r2
 801567a:	60bb      	str	r3, [r7, #8]
 801567c:	68bb      	ldr	r3, [r7, #8]
 801567e:	685b      	ldr	r3, [r3, #4]
 8015680:	685a      	ldr	r2, [r3, #4]
 8015682:	68bb      	ldr	r3, [r7, #8]
 8015684:	605a      	str	r2, [r3, #4]
 8015686:	68bb      	ldr	r3, [r7, #8]
 8015688:	685a      	ldr	r2, [r3, #4]
 801568a:	68bb      	ldr	r3, [r7, #8]
 801568c:	3308      	adds	r3, #8
 801568e:	429a      	cmp	r2, r3
 8015690:	d104      	bne.n	801569c <vTaskSwitchContext+0x8c>
 8015692:	68bb      	ldr	r3, [r7, #8]
 8015694:	685b      	ldr	r3, [r3, #4]
 8015696:	685a      	ldr	r2, [r3, #4]
 8015698:	68bb      	ldr	r3, [r7, #8]
 801569a:	605a      	str	r2, [r3, #4]
 801569c:	68bb      	ldr	r3, [r7, #8]
 801569e:	685b      	ldr	r3, [r3, #4]
 80156a0:	68db      	ldr	r3, [r3, #12]
 80156a2:	4a0c      	ldr	r2, [pc, #48]	@ (80156d4 <vTaskSwitchContext+0xc4>)
 80156a4:	6013      	str	r3, [r2, #0]
 80156a6:	4a09      	ldr	r2, [pc, #36]	@ (80156cc <vTaskSwitchContext+0xbc>)
 80156a8:	68fb      	ldr	r3, [r7, #12]
 80156aa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80156ac:	4b09      	ldr	r3, [pc, #36]	@ (80156d4 <vTaskSwitchContext+0xc4>)
 80156ae:	681b      	ldr	r3, [r3, #0]
 80156b0:	3354      	adds	r3, #84	@ 0x54
 80156b2:	4a09      	ldr	r2, [pc, #36]	@ (80156d8 <vTaskSwitchContext+0xc8>)
 80156b4:	6013      	str	r3, [r2, #0]
}
 80156b6:	bf00      	nop
 80156b8:	3714      	adds	r7, #20
 80156ba:	46bd      	mov	sp, r7
 80156bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156c0:	4770      	bx	lr
 80156c2:	bf00      	nop
 80156c4:	200011f8 	.word	0x200011f8
 80156c8:	200011e4 	.word	0x200011e4
 80156cc:	200011d8 	.word	0x200011d8
 80156d0:	20000d00 	.word	0x20000d00
 80156d4:	20000cfc 	.word	0x20000cfc
 80156d8:	2000025c 	.word	0x2000025c

080156dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80156dc:	b580      	push	{r7, lr}
 80156de:	b084      	sub	sp, #16
 80156e0:	af00      	add	r7, sp, #0
 80156e2:	6078      	str	r0, [r7, #4]
 80156e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80156e6:	687b      	ldr	r3, [r7, #4]
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d10b      	bne.n	8015704 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80156ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156f0:	f383 8811 	msr	BASEPRI, r3
 80156f4:	f3bf 8f6f 	isb	sy
 80156f8:	f3bf 8f4f 	dsb	sy
 80156fc:	60fb      	str	r3, [r7, #12]
}
 80156fe:	bf00      	nop
 8015700:	bf00      	nop
 8015702:	e7fd      	b.n	8015700 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015704:	4b07      	ldr	r3, [pc, #28]	@ (8015724 <vTaskPlaceOnEventList+0x48>)
 8015706:	681b      	ldr	r3, [r3, #0]
 8015708:	3318      	adds	r3, #24
 801570a:	4619      	mov	r1, r3
 801570c:	6878      	ldr	r0, [r7, #4]
 801570e:	f7fe fcae 	bl	801406e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8015712:	2101      	movs	r1, #1
 8015714:	6838      	ldr	r0, [r7, #0]
 8015716:	f000 fa87 	bl	8015c28 <prvAddCurrentTaskToDelayedList>
}
 801571a:	bf00      	nop
 801571c:	3710      	adds	r7, #16
 801571e:	46bd      	mov	sp, r7
 8015720:	bd80      	pop	{r7, pc}
 8015722:	bf00      	nop
 8015724:	20000cfc 	.word	0x20000cfc

08015728 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015728:	b580      	push	{r7, lr}
 801572a:	b086      	sub	sp, #24
 801572c:	af00      	add	r7, sp, #0
 801572e:	60f8      	str	r0, [r7, #12]
 8015730:	60b9      	str	r1, [r7, #8]
 8015732:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8015734:	68fb      	ldr	r3, [r7, #12]
 8015736:	2b00      	cmp	r3, #0
 8015738:	d10b      	bne.n	8015752 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 801573a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801573e:	f383 8811 	msr	BASEPRI, r3
 8015742:	f3bf 8f6f 	isb	sy
 8015746:	f3bf 8f4f 	dsb	sy
 801574a:	617b      	str	r3, [r7, #20]
}
 801574c:	bf00      	nop
 801574e:	bf00      	nop
 8015750:	e7fd      	b.n	801574e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8015752:	4b0a      	ldr	r3, [pc, #40]	@ (801577c <vTaskPlaceOnEventListRestricted+0x54>)
 8015754:	681b      	ldr	r3, [r3, #0]
 8015756:	3318      	adds	r3, #24
 8015758:	4619      	mov	r1, r3
 801575a:	68f8      	ldr	r0, [r7, #12]
 801575c:	f7fe fc63 	bl	8014026 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	2b00      	cmp	r3, #0
 8015764:	d002      	beq.n	801576c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8015766:	f04f 33ff 	mov.w	r3, #4294967295
 801576a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801576c:	6879      	ldr	r1, [r7, #4]
 801576e:	68b8      	ldr	r0, [r7, #8]
 8015770:	f000 fa5a 	bl	8015c28 <prvAddCurrentTaskToDelayedList>
	}
 8015774:	bf00      	nop
 8015776:	3718      	adds	r7, #24
 8015778:	46bd      	mov	sp, r7
 801577a:	bd80      	pop	{r7, pc}
 801577c:	20000cfc 	.word	0x20000cfc

08015780 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8015780:	b580      	push	{r7, lr}
 8015782:	b086      	sub	sp, #24
 8015784:	af00      	add	r7, sp, #0
 8015786:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	68db      	ldr	r3, [r3, #12]
 801578c:	68db      	ldr	r3, [r3, #12]
 801578e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8015790:	693b      	ldr	r3, [r7, #16]
 8015792:	2b00      	cmp	r3, #0
 8015794:	d10b      	bne.n	80157ae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8015796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801579a:	f383 8811 	msr	BASEPRI, r3
 801579e:	f3bf 8f6f 	isb	sy
 80157a2:	f3bf 8f4f 	dsb	sy
 80157a6:	60fb      	str	r3, [r7, #12]
}
 80157a8:	bf00      	nop
 80157aa:	bf00      	nop
 80157ac:	e7fd      	b.n	80157aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80157ae:	693b      	ldr	r3, [r7, #16]
 80157b0:	3318      	adds	r3, #24
 80157b2:	4618      	mov	r0, r3
 80157b4:	f7fe fc94 	bl	80140e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80157b8:	4b1d      	ldr	r3, [pc, #116]	@ (8015830 <xTaskRemoveFromEventList+0xb0>)
 80157ba:	681b      	ldr	r3, [r3, #0]
 80157bc:	2b00      	cmp	r3, #0
 80157be:	d11d      	bne.n	80157fc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80157c0:	693b      	ldr	r3, [r7, #16]
 80157c2:	3304      	adds	r3, #4
 80157c4:	4618      	mov	r0, r3
 80157c6:	f7fe fc8b 	bl	80140e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80157ca:	693b      	ldr	r3, [r7, #16]
 80157cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80157ce:	4b19      	ldr	r3, [pc, #100]	@ (8015834 <xTaskRemoveFromEventList+0xb4>)
 80157d0:	681b      	ldr	r3, [r3, #0]
 80157d2:	429a      	cmp	r2, r3
 80157d4:	d903      	bls.n	80157de <xTaskRemoveFromEventList+0x5e>
 80157d6:	693b      	ldr	r3, [r7, #16]
 80157d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80157da:	4a16      	ldr	r2, [pc, #88]	@ (8015834 <xTaskRemoveFromEventList+0xb4>)
 80157dc:	6013      	str	r3, [r2, #0]
 80157de:	693b      	ldr	r3, [r7, #16]
 80157e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80157e2:	4613      	mov	r3, r2
 80157e4:	009b      	lsls	r3, r3, #2
 80157e6:	4413      	add	r3, r2
 80157e8:	009b      	lsls	r3, r3, #2
 80157ea:	4a13      	ldr	r2, [pc, #76]	@ (8015838 <xTaskRemoveFromEventList+0xb8>)
 80157ec:	441a      	add	r2, r3
 80157ee:	693b      	ldr	r3, [r7, #16]
 80157f0:	3304      	adds	r3, #4
 80157f2:	4619      	mov	r1, r3
 80157f4:	4610      	mov	r0, r2
 80157f6:	f7fe fc16 	bl	8014026 <vListInsertEnd>
 80157fa:	e005      	b.n	8015808 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80157fc:	693b      	ldr	r3, [r7, #16]
 80157fe:	3318      	adds	r3, #24
 8015800:	4619      	mov	r1, r3
 8015802:	480e      	ldr	r0, [pc, #56]	@ (801583c <xTaskRemoveFromEventList+0xbc>)
 8015804:	f7fe fc0f 	bl	8014026 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8015808:	693b      	ldr	r3, [r7, #16]
 801580a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801580c:	4b0c      	ldr	r3, [pc, #48]	@ (8015840 <xTaskRemoveFromEventList+0xc0>)
 801580e:	681b      	ldr	r3, [r3, #0]
 8015810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015812:	429a      	cmp	r2, r3
 8015814:	d905      	bls.n	8015822 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8015816:	2301      	movs	r3, #1
 8015818:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801581a:	4b0a      	ldr	r3, [pc, #40]	@ (8015844 <xTaskRemoveFromEventList+0xc4>)
 801581c:	2201      	movs	r2, #1
 801581e:	601a      	str	r2, [r3, #0]
 8015820:	e001      	b.n	8015826 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8015822:	2300      	movs	r3, #0
 8015824:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8015826:	697b      	ldr	r3, [r7, #20]
}
 8015828:	4618      	mov	r0, r3
 801582a:	3718      	adds	r7, #24
 801582c:	46bd      	mov	sp, r7
 801582e:	bd80      	pop	{r7, pc}
 8015830:	200011f8 	.word	0x200011f8
 8015834:	200011d8 	.word	0x200011d8
 8015838:	20000d00 	.word	0x20000d00
 801583c:	20001190 	.word	0x20001190
 8015840:	20000cfc 	.word	0x20000cfc
 8015844:	200011e4 	.word	0x200011e4

08015848 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8015848:	b480      	push	{r7}
 801584a:	b083      	sub	sp, #12
 801584c:	af00      	add	r7, sp, #0
 801584e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8015850:	4b06      	ldr	r3, [pc, #24]	@ (801586c <vTaskInternalSetTimeOutState+0x24>)
 8015852:	681a      	ldr	r2, [r3, #0]
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8015858:	4b05      	ldr	r3, [pc, #20]	@ (8015870 <vTaskInternalSetTimeOutState+0x28>)
 801585a:	681a      	ldr	r2, [r3, #0]
 801585c:	687b      	ldr	r3, [r7, #4]
 801585e:	605a      	str	r2, [r3, #4]
}
 8015860:	bf00      	nop
 8015862:	370c      	adds	r7, #12
 8015864:	46bd      	mov	sp, r7
 8015866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801586a:	4770      	bx	lr
 801586c:	200011e8 	.word	0x200011e8
 8015870:	200011d4 	.word	0x200011d4

08015874 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8015874:	b580      	push	{r7, lr}
 8015876:	b088      	sub	sp, #32
 8015878:	af00      	add	r7, sp, #0
 801587a:	6078      	str	r0, [r7, #4]
 801587c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	2b00      	cmp	r3, #0
 8015882:	d10b      	bne.n	801589c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8015884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015888:	f383 8811 	msr	BASEPRI, r3
 801588c:	f3bf 8f6f 	isb	sy
 8015890:	f3bf 8f4f 	dsb	sy
 8015894:	613b      	str	r3, [r7, #16]
}
 8015896:	bf00      	nop
 8015898:	bf00      	nop
 801589a:	e7fd      	b.n	8015898 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801589c:	683b      	ldr	r3, [r7, #0]
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d10b      	bne.n	80158ba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80158a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80158a6:	f383 8811 	msr	BASEPRI, r3
 80158aa:	f3bf 8f6f 	isb	sy
 80158ae:	f3bf 8f4f 	dsb	sy
 80158b2:	60fb      	str	r3, [r7, #12]
}
 80158b4:	bf00      	nop
 80158b6:	bf00      	nop
 80158b8:	e7fd      	b.n	80158b6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80158ba:	f000 fe95 	bl	80165e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80158be:	4b1d      	ldr	r3, [pc, #116]	@ (8015934 <xTaskCheckForTimeOut+0xc0>)
 80158c0:	681b      	ldr	r3, [r3, #0]
 80158c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	685b      	ldr	r3, [r3, #4]
 80158c8:	69ba      	ldr	r2, [r7, #24]
 80158ca:	1ad3      	subs	r3, r2, r3
 80158cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80158ce:	683b      	ldr	r3, [r7, #0]
 80158d0:	681b      	ldr	r3, [r3, #0]
 80158d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80158d6:	d102      	bne.n	80158de <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80158d8:	2300      	movs	r3, #0
 80158da:	61fb      	str	r3, [r7, #28]
 80158dc:	e023      	b.n	8015926 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80158de:	687b      	ldr	r3, [r7, #4]
 80158e0:	681a      	ldr	r2, [r3, #0]
 80158e2:	4b15      	ldr	r3, [pc, #84]	@ (8015938 <xTaskCheckForTimeOut+0xc4>)
 80158e4:	681b      	ldr	r3, [r3, #0]
 80158e6:	429a      	cmp	r2, r3
 80158e8:	d007      	beq.n	80158fa <xTaskCheckForTimeOut+0x86>
 80158ea:	687b      	ldr	r3, [r7, #4]
 80158ec:	685b      	ldr	r3, [r3, #4]
 80158ee:	69ba      	ldr	r2, [r7, #24]
 80158f0:	429a      	cmp	r2, r3
 80158f2:	d302      	bcc.n	80158fa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80158f4:	2301      	movs	r3, #1
 80158f6:	61fb      	str	r3, [r7, #28]
 80158f8:	e015      	b.n	8015926 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80158fa:	683b      	ldr	r3, [r7, #0]
 80158fc:	681b      	ldr	r3, [r3, #0]
 80158fe:	697a      	ldr	r2, [r7, #20]
 8015900:	429a      	cmp	r2, r3
 8015902:	d20b      	bcs.n	801591c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8015904:	683b      	ldr	r3, [r7, #0]
 8015906:	681a      	ldr	r2, [r3, #0]
 8015908:	697b      	ldr	r3, [r7, #20]
 801590a:	1ad2      	subs	r2, r2, r3
 801590c:	683b      	ldr	r3, [r7, #0]
 801590e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8015910:	6878      	ldr	r0, [r7, #4]
 8015912:	f7ff ff99 	bl	8015848 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8015916:	2300      	movs	r3, #0
 8015918:	61fb      	str	r3, [r7, #28]
 801591a:	e004      	b.n	8015926 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 801591c:	683b      	ldr	r3, [r7, #0]
 801591e:	2200      	movs	r2, #0
 8015920:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8015922:	2301      	movs	r3, #1
 8015924:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8015926:	f000 fe91 	bl	801664c <vPortExitCritical>

	return xReturn;
 801592a:	69fb      	ldr	r3, [r7, #28]
}
 801592c:	4618      	mov	r0, r3
 801592e:	3720      	adds	r7, #32
 8015930:	46bd      	mov	sp, r7
 8015932:	bd80      	pop	{r7, pc}
 8015934:	200011d4 	.word	0x200011d4
 8015938:	200011e8 	.word	0x200011e8

0801593c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801593c:	b480      	push	{r7}
 801593e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8015940:	4b03      	ldr	r3, [pc, #12]	@ (8015950 <vTaskMissedYield+0x14>)
 8015942:	2201      	movs	r2, #1
 8015944:	601a      	str	r2, [r3, #0]
}
 8015946:	bf00      	nop
 8015948:	46bd      	mov	sp, r7
 801594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801594e:	4770      	bx	lr
 8015950:	200011e4 	.word	0x200011e4

08015954 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8015954:	b580      	push	{r7, lr}
 8015956:	b082      	sub	sp, #8
 8015958:	af00      	add	r7, sp, #0
 801595a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801595c:	f000 f852 	bl	8015a04 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8015960:	4b06      	ldr	r3, [pc, #24]	@ (801597c <prvIdleTask+0x28>)
 8015962:	681b      	ldr	r3, [r3, #0]
 8015964:	2b01      	cmp	r3, #1
 8015966:	d9f9      	bls.n	801595c <prvIdleTask+0x8>
			{
				taskYIELD();
 8015968:	4b05      	ldr	r3, [pc, #20]	@ (8015980 <prvIdleTask+0x2c>)
 801596a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801596e:	601a      	str	r2, [r3, #0]
 8015970:	f3bf 8f4f 	dsb	sy
 8015974:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8015978:	e7f0      	b.n	801595c <prvIdleTask+0x8>
 801597a:	bf00      	nop
 801597c:	20000d00 	.word	0x20000d00
 8015980:	e000ed04 	.word	0xe000ed04

08015984 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8015984:	b580      	push	{r7, lr}
 8015986:	b082      	sub	sp, #8
 8015988:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801598a:	2300      	movs	r3, #0
 801598c:	607b      	str	r3, [r7, #4]
 801598e:	e00c      	b.n	80159aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8015990:	687a      	ldr	r2, [r7, #4]
 8015992:	4613      	mov	r3, r2
 8015994:	009b      	lsls	r3, r3, #2
 8015996:	4413      	add	r3, r2
 8015998:	009b      	lsls	r3, r3, #2
 801599a:	4a12      	ldr	r2, [pc, #72]	@ (80159e4 <prvInitialiseTaskLists+0x60>)
 801599c:	4413      	add	r3, r2
 801599e:	4618      	mov	r0, r3
 80159a0:	f7fe fb14 	bl	8013fcc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	3301      	adds	r3, #1
 80159a8:	607b      	str	r3, [r7, #4]
 80159aa:	687b      	ldr	r3, [r7, #4]
 80159ac:	2b37      	cmp	r3, #55	@ 0x37
 80159ae:	d9ef      	bls.n	8015990 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80159b0:	480d      	ldr	r0, [pc, #52]	@ (80159e8 <prvInitialiseTaskLists+0x64>)
 80159b2:	f7fe fb0b 	bl	8013fcc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80159b6:	480d      	ldr	r0, [pc, #52]	@ (80159ec <prvInitialiseTaskLists+0x68>)
 80159b8:	f7fe fb08 	bl	8013fcc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80159bc:	480c      	ldr	r0, [pc, #48]	@ (80159f0 <prvInitialiseTaskLists+0x6c>)
 80159be:	f7fe fb05 	bl	8013fcc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80159c2:	480c      	ldr	r0, [pc, #48]	@ (80159f4 <prvInitialiseTaskLists+0x70>)
 80159c4:	f7fe fb02 	bl	8013fcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80159c8:	480b      	ldr	r0, [pc, #44]	@ (80159f8 <prvInitialiseTaskLists+0x74>)
 80159ca:	f7fe faff 	bl	8013fcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80159ce:	4b0b      	ldr	r3, [pc, #44]	@ (80159fc <prvInitialiseTaskLists+0x78>)
 80159d0:	4a05      	ldr	r2, [pc, #20]	@ (80159e8 <prvInitialiseTaskLists+0x64>)
 80159d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80159d4:	4b0a      	ldr	r3, [pc, #40]	@ (8015a00 <prvInitialiseTaskLists+0x7c>)
 80159d6:	4a05      	ldr	r2, [pc, #20]	@ (80159ec <prvInitialiseTaskLists+0x68>)
 80159d8:	601a      	str	r2, [r3, #0]
}
 80159da:	bf00      	nop
 80159dc:	3708      	adds	r7, #8
 80159de:	46bd      	mov	sp, r7
 80159e0:	bd80      	pop	{r7, pc}
 80159e2:	bf00      	nop
 80159e4:	20000d00 	.word	0x20000d00
 80159e8:	20001160 	.word	0x20001160
 80159ec:	20001174 	.word	0x20001174
 80159f0:	20001190 	.word	0x20001190
 80159f4:	200011a4 	.word	0x200011a4
 80159f8:	200011bc 	.word	0x200011bc
 80159fc:	20001188 	.word	0x20001188
 8015a00:	2000118c 	.word	0x2000118c

08015a04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8015a04:	b580      	push	{r7, lr}
 8015a06:	b082      	sub	sp, #8
 8015a08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8015a0a:	e019      	b.n	8015a40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8015a0c:	f000 fdec 	bl	80165e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015a10:	4b10      	ldr	r3, [pc, #64]	@ (8015a54 <prvCheckTasksWaitingTermination+0x50>)
 8015a12:	68db      	ldr	r3, [r3, #12]
 8015a14:	68db      	ldr	r3, [r3, #12]
 8015a16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015a18:	687b      	ldr	r3, [r7, #4]
 8015a1a:	3304      	adds	r3, #4
 8015a1c:	4618      	mov	r0, r3
 8015a1e:	f7fe fb5f 	bl	80140e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8015a22:	4b0d      	ldr	r3, [pc, #52]	@ (8015a58 <prvCheckTasksWaitingTermination+0x54>)
 8015a24:	681b      	ldr	r3, [r3, #0]
 8015a26:	3b01      	subs	r3, #1
 8015a28:	4a0b      	ldr	r2, [pc, #44]	@ (8015a58 <prvCheckTasksWaitingTermination+0x54>)
 8015a2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8015a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8015a5c <prvCheckTasksWaitingTermination+0x58>)
 8015a2e:	681b      	ldr	r3, [r3, #0]
 8015a30:	3b01      	subs	r3, #1
 8015a32:	4a0a      	ldr	r2, [pc, #40]	@ (8015a5c <prvCheckTasksWaitingTermination+0x58>)
 8015a34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8015a36:	f000 fe09 	bl	801664c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8015a3a:	6878      	ldr	r0, [r7, #4]
 8015a3c:	f000 f810 	bl	8015a60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8015a40:	4b06      	ldr	r3, [pc, #24]	@ (8015a5c <prvCheckTasksWaitingTermination+0x58>)
 8015a42:	681b      	ldr	r3, [r3, #0]
 8015a44:	2b00      	cmp	r3, #0
 8015a46:	d1e1      	bne.n	8015a0c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8015a48:	bf00      	nop
 8015a4a:	bf00      	nop
 8015a4c:	3708      	adds	r7, #8
 8015a4e:	46bd      	mov	sp, r7
 8015a50:	bd80      	pop	{r7, pc}
 8015a52:	bf00      	nop
 8015a54:	200011a4 	.word	0x200011a4
 8015a58:	200011d0 	.word	0x200011d0
 8015a5c:	200011b8 	.word	0x200011b8

08015a60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8015a60:	b580      	push	{r7, lr}
 8015a62:	b084      	sub	sp, #16
 8015a64:	af00      	add	r7, sp, #0
 8015a66:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8015a68:	687b      	ldr	r3, [r7, #4]
 8015a6a:	3354      	adds	r3, #84	@ 0x54
 8015a6c:	4618      	mov	r0, r3
 8015a6e:	f002 fab5 	bl	8017fdc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8015a78:	2b00      	cmp	r3, #0
 8015a7a:	d108      	bne.n	8015a8e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015a80:	4618      	mov	r0, r3
 8015a82:	f000 ffa1 	bl	80169c8 <vPortFree>
				vPortFree( pxTCB );
 8015a86:	6878      	ldr	r0, [r7, #4]
 8015a88:	f000 ff9e 	bl	80169c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8015a8c:	e019      	b.n	8015ac2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8015a8e:	687b      	ldr	r3, [r7, #4]
 8015a90:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8015a94:	2b01      	cmp	r3, #1
 8015a96:	d103      	bne.n	8015aa0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8015a98:	6878      	ldr	r0, [r7, #4]
 8015a9a:	f000 ff95 	bl	80169c8 <vPortFree>
	}
 8015a9e:	e010      	b.n	8015ac2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8015aa0:	687b      	ldr	r3, [r7, #4]
 8015aa2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8015aa6:	2b02      	cmp	r3, #2
 8015aa8:	d00b      	beq.n	8015ac2 <prvDeleteTCB+0x62>
	__asm volatile
 8015aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015aae:	f383 8811 	msr	BASEPRI, r3
 8015ab2:	f3bf 8f6f 	isb	sy
 8015ab6:	f3bf 8f4f 	dsb	sy
 8015aba:	60fb      	str	r3, [r7, #12]
}
 8015abc:	bf00      	nop
 8015abe:	bf00      	nop
 8015ac0:	e7fd      	b.n	8015abe <prvDeleteTCB+0x5e>
	}
 8015ac2:	bf00      	nop
 8015ac4:	3710      	adds	r7, #16
 8015ac6:	46bd      	mov	sp, r7
 8015ac8:	bd80      	pop	{r7, pc}
	...

08015acc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015acc:	b480      	push	{r7}
 8015ace:	b083      	sub	sp, #12
 8015ad0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8015b04 <prvResetNextTaskUnblockTime+0x38>)
 8015ad4:	681b      	ldr	r3, [r3, #0]
 8015ad6:	681b      	ldr	r3, [r3, #0]
 8015ad8:	2b00      	cmp	r3, #0
 8015ada:	d104      	bne.n	8015ae6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015adc:	4b0a      	ldr	r3, [pc, #40]	@ (8015b08 <prvResetNextTaskUnblockTime+0x3c>)
 8015ade:	f04f 32ff 	mov.w	r2, #4294967295
 8015ae2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8015ae4:	e008      	b.n	8015af8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015ae6:	4b07      	ldr	r3, [pc, #28]	@ (8015b04 <prvResetNextTaskUnblockTime+0x38>)
 8015ae8:	681b      	ldr	r3, [r3, #0]
 8015aea:	68db      	ldr	r3, [r3, #12]
 8015aec:	68db      	ldr	r3, [r3, #12]
 8015aee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015af0:	687b      	ldr	r3, [r7, #4]
 8015af2:	685b      	ldr	r3, [r3, #4]
 8015af4:	4a04      	ldr	r2, [pc, #16]	@ (8015b08 <prvResetNextTaskUnblockTime+0x3c>)
 8015af6:	6013      	str	r3, [r2, #0]
}
 8015af8:	bf00      	nop
 8015afa:	370c      	adds	r7, #12
 8015afc:	46bd      	mov	sp, r7
 8015afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b02:	4770      	bx	lr
 8015b04:	20001188 	.word	0x20001188
 8015b08:	200011f0 	.word	0x200011f0

08015b0c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8015b0c:	b480      	push	{r7}
 8015b0e:	b083      	sub	sp, #12
 8015b10:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8015b12:	4b0b      	ldr	r3, [pc, #44]	@ (8015b40 <xTaskGetSchedulerState+0x34>)
 8015b14:	681b      	ldr	r3, [r3, #0]
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d102      	bne.n	8015b20 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8015b1a:	2301      	movs	r3, #1
 8015b1c:	607b      	str	r3, [r7, #4]
 8015b1e:	e008      	b.n	8015b32 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015b20:	4b08      	ldr	r3, [pc, #32]	@ (8015b44 <xTaskGetSchedulerState+0x38>)
 8015b22:	681b      	ldr	r3, [r3, #0]
 8015b24:	2b00      	cmp	r3, #0
 8015b26:	d102      	bne.n	8015b2e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8015b28:	2302      	movs	r3, #2
 8015b2a:	607b      	str	r3, [r7, #4]
 8015b2c:	e001      	b.n	8015b32 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8015b2e:	2300      	movs	r3, #0
 8015b30:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8015b32:	687b      	ldr	r3, [r7, #4]
	}
 8015b34:	4618      	mov	r0, r3
 8015b36:	370c      	adds	r7, #12
 8015b38:	46bd      	mov	sp, r7
 8015b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b3e:	4770      	bx	lr
 8015b40:	200011dc 	.word	0x200011dc
 8015b44:	200011f8 	.word	0x200011f8

08015b48 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8015b48:	b580      	push	{r7, lr}
 8015b4a:	b086      	sub	sp, #24
 8015b4c:	af00      	add	r7, sp, #0
 8015b4e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8015b54:	2300      	movs	r3, #0
 8015b56:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015b58:	687b      	ldr	r3, [r7, #4]
 8015b5a:	2b00      	cmp	r3, #0
 8015b5c:	d058      	beq.n	8015c10 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8015b5e:	4b2f      	ldr	r3, [pc, #188]	@ (8015c1c <xTaskPriorityDisinherit+0xd4>)
 8015b60:	681b      	ldr	r3, [r3, #0]
 8015b62:	693a      	ldr	r2, [r7, #16]
 8015b64:	429a      	cmp	r2, r3
 8015b66:	d00b      	beq.n	8015b80 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8015b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b6c:	f383 8811 	msr	BASEPRI, r3
 8015b70:	f3bf 8f6f 	isb	sy
 8015b74:	f3bf 8f4f 	dsb	sy
 8015b78:	60fb      	str	r3, [r7, #12]
}
 8015b7a:	bf00      	nop
 8015b7c:	bf00      	nop
 8015b7e:	e7fd      	b.n	8015b7c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8015b80:	693b      	ldr	r3, [r7, #16]
 8015b82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015b84:	2b00      	cmp	r3, #0
 8015b86:	d10b      	bne.n	8015ba0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8015b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b8c:	f383 8811 	msr	BASEPRI, r3
 8015b90:	f3bf 8f6f 	isb	sy
 8015b94:	f3bf 8f4f 	dsb	sy
 8015b98:	60bb      	str	r3, [r7, #8]
}
 8015b9a:	bf00      	nop
 8015b9c:	bf00      	nop
 8015b9e:	e7fd      	b.n	8015b9c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8015ba0:	693b      	ldr	r3, [r7, #16]
 8015ba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015ba4:	1e5a      	subs	r2, r3, #1
 8015ba6:	693b      	ldr	r3, [r7, #16]
 8015ba8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8015baa:	693b      	ldr	r3, [r7, #16]
 8015bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015bae:	693b      	ldr	r3, [r7, #16]
 8015bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015bb2:	429a      	cmp	r2, r3
 8015bb4:	d02c      	beq.n	8015c10 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8015bb6:	693b      	ldr	r3, [r7, #16]
 8015bb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015bba:	2b00      	cmp	r3, #0
 8015bbc:	d128      	bne.n	8015c10 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015bbe:	693b      	ldr	r3, [r7, #16]
 8015bc0:	3304      	adds	r3, #4
 8015bc2:	4618      	mov	r0, r3
 8015bc4:	f7fe fa8c 	bl	80140e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8015bc8:	693b      	ldr	r3, [r7, #16]
 8015bca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015bcc:	693b      	ldr	r3, [r7, #16]
 8015bce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015bd0:	693b      	ldr	r3, [r7, #16]
 8015bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015bd4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015bd8:	693b      	ldr	r3, [r7, #16]
 8015bda:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015bdc:	693b      	ldr	r3, [r7, #16]
 8015bde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015be0:	4b0f      	ldr	r3, [pc, #60]	@ (8015c20 <xTaskPriorityDisinherit+0xd8>)
 8015be2:	681b      	ldr	r3, [r3, #0]
 8015be4:	429a      	cmp	r2, r3
 8015be6:	d903      	bls.n	8015bf0 <xTaskPriorityDisinherit+0xa8>
 8015be8:	693b      	ldr	r3, [r7, #16]
 8015bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015bec:	4a0c      	ldr	r2, [pc, #48]	@ (8015c20 <xTaskPriorityDisinherit+0xd8>)
 8015bee:	6013      	str	r3, [r2, #0]
 8015bf0:	693b      	ldr	r3, [r7, #16]
 8015bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015bf4:	4613      	mov	r3, r2
 8015bf6:	009b      	lsls	r3, r3, #2
 8015bf8:	4413      	add	r3, r2
 8015bfa:	009b      	lsls	r3, r3, #2
 8015bfc:	4a09      	ldr	r2, [pc, #36]	@ (8015c24 <xTaskPriorityDisinherit+0xdc>)
 8015bfe:	441a      	add	r2, r3
 8015c00:	693b      	ldr	r3, [r7, #16]
 8015c02:	3304      	adds	r3, #4
 8015c04:	4619      	mov	r1, r3
 8015c06:	4610      	mov	r0, r2
 8015c08:	f7fe fa0d 	bl	8014026 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015c0c:	2301      	movs	r3, #1
 8015c0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015c10:	697b      	ldr	r3, [r7, #20]
	}
 8015c12:	4618      	mov	r0, r3
 8015c14:	3718      	adds	r7, #24
 8015c16:	46bd      	mov	sp, r7
 8015c18:	bd80      	pop	{r7, pc}
 8015c1a:	bf00      	nop
 8015c1c:	20000cfc 	.word	0x20000cfc
 8015c20:	200011d8 	.word	0x200011d8
 8015c24:	20000d00 	.word	0x20000d00

08015c28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015c28:	b580      	push	{r7, lr}
 8015c2a:	b084      	sub	sp, #16
 8015c2c:	af00      	add	r7, sp, #0
 8015c2e:	6078      	str	r0, [r7, #4]
 8015c30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8015c32:	4b21      	ldr	r3, [pc, #132]	@ (8015cb8 <prvAddCurrentTaskToDelayedList+0x90>)
 8015c34:	681b      	ldr	r3, [r3, #0]
 8015c36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015c38:	4b20      	ldr	r3, [pc, #128]	@ (8015cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8015c3a:	681b      	ldr	r3, [r3, #0]
 8015c3c:	3304      	adds	r3, #4
 8015c3e:	4618      	mov	r0, r3
 8015c40:	f7fe fa4e 	bl	80140e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8015c44:	687b      	ldr	r3, [r7, #4]
 8015c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015c4a:	d10a      	bne.n	8015c62 <prvAddCurrentTaskToDelayedList+0x3a>
 8015c4c:	683b      	ldr	r3, [r7, #0]
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d007      	beq.n	8015c62 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015c52:	4b1a      	ldr	r3, [pc, #104]	@ (8015cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8015c54:	681b      	ldr	r3, [r3, #0]
 8015c56:	3304      	adds	r3, #4
 8015c58:	4619      	mov	r1, r3
 8015c5a:	4819      	ldr	r0, [pc, #100]	@ (8015cc0 <prvAddCurrentTaskToDelayedList+0x98>)
 8015c5c:	f7fe f9e3 	bl	8014026 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015c60:	e026      	b.n	8015cb0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8015c62:	68fa      	ldr	r2, [r7, #12]
 8015c64:	687b      	ldr	r3, [r7, #4]
 8015c66:	4413      	add	r3, r2
 8015c68:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8015c6a:	4b14      	ldr	r3, [pc, #80]	@ (8015cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8015c6c:	681b      	ldr	r3, [r3, #0]
 8015c6e:	68ba      	ldr	r2, [r7, #8]
 8015c70:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8015c72:	68ba      	ldr	r2, [r7, #8]
 8015c74:	68fb      	ldr	r3, [r7, #12]
 8015c76:	429a      	cmp	r2, r3
 8015c78:	d209      	bcs.n	8015c8e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015c7a:	4b12      	ldr	r3, [pc, #72]	@ (8015cc4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8015c7c:	681a      	ldr	r2, [r3, #0]
 8015c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8015cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8015c80:	681b      	ldr	r3, [r3, #0]
 8015c82:	3304      	adds	r3, #4
 8015c84:	4619      	mov	r1, r3
 8015c86:	4610      	mov	r0, r2
 8015c88:	f7fe f9f1 	bl	801406e <vListInsert>
}
 8015c8c:	e010      	b.n	8015cb0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8015cc8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8015c90:	681a      	ldr	r2, [r3, #0]
 8015c92:	4b0a      	ldr	r3, [pc, #40]	@ (8015cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8015c94:	681b      	ldr	r3, [r3, #0]
 8015c96:	3304      	adds	r3, #4
 8015c98:	4619      	mov	r1, r3
 8015c9a:	4610      	mov	r0, r2
 8015c9c:	f7fe f9e7 	bl	801406e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8015ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8015ccc <prvAddCurrentTaskToDelayedList+0xa4>)
 8015ca2:	681b      	ldr	r3, [r3, #0]
 8015ca4:	68ba      	ldr	r2, [r7, #8]
 8015ca6:	429a      	cmp	r2, r3
 8015ca8:	d202      	bcs.n	8015cb0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8015caa:	4a08      	ldr	r2, [pc, #32]	@ (8015ccc <prvAddCurrentTaskToDelayedList+0xa4>)
 8015cac:	68bb      	ldr	r3, [r7, #8]
 8015cae:	6013      	str	r3, [r2, #0]
}
 8015cb0:	bf00      	nop
 8015cb2:	3710      	adds	r7, #16
 8015cb4:	46bd      	mov	sp, r7
 8015cb6:	bd80      	pop	{r7, pc}
 8015cb8:	200011d4 	.word	0x200011d4
 8015cbc:	20000cfc 	.word	0x20000cfc
 8015cc0:	200011bc 	.word	0x200011bc
 8015cc4:	2000118c 	.word	0x2000118c
 8015cc8:	20001188 	.word	0x20001188
 8015ccc:	200011f0 	.word	0x200011f0

08015cd0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8015cd0:	b580      	push	{r7, lr}
 8015cd2:	b08a      	sub	sp, #40	@ 0x28
 8015cd4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8015cd6:	2300      	movs	r3, #0
 8015cd8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8015cda:	f000 fb13 	bl	8016304 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8015cde:	4b1d      	ldr	r3, [pc, #116]	@ (8015d54 <xTimerCreateTimerTask+0x84>)
 8015ce0:	681b      	ldr	r3, [r3, #0]
 8015ce2:	2b00      	cmp	r3, #0
 8015ce4:	d021      	beq.n	8015d2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8015ce6:	2300      	movs	r3, #0
 8015ce8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8015cea:	2300      	movs	r3, #0
 8015cec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8015cee:	1d3a      	adds	r2, r7, #4
 8015cf0:	f107 0108 	add.w	r1, r7, #8
 8015cf4:	f107 030c 	add.w	r3, r7, #12
 8015cf8:	4618      	mov	r0, r3
 8015cfa:	f7fe f94d 	bl	8013f98 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8015cfe:	6879      	ldr	r1, [r7, #4]
 8015d00:	68bb      	ldr	r3, [r7, #8]
 8015d02:	68fa      	ldr	r2, [r7, #12]
 8015d04:	9202      	str	r2, [sp, #8]
 8015d06:	9301      	str	r3, [sp, #4]
 8015d08:	2302      	movs	r3, #2
 8015d0a:	9300      	str	r3, [sp, #0]
 8015d0c:	2300      	movs	r3, #0
 8015d0e:	460a      	mov	r2, r1
 8015d10:	4911      	ldr	r1, [pc, #68]	@ (8015d58 <xTimerCreateTimerTask+0x88>)
 8015d12:	4812      	ldr	r0, [pc, #72]	@ (8015d5c <xTimerCreateTimerTask+0x8c>)
 8015d14:	f7fe ffc6 	bl	8014ca4 <xTaskCreateStatic>
 8015d18:	4603      	mov	r3, r0
 8015d1a:	4a11      	ldr	r2, [pc, #68]	@ (8015d60 <xTimerCreateTimerTask+0x90>)
 8015d1c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8015d1e:	4b10      	ldr	r3, [pc, #64]	@ (8015d60 <xTimerCreateTimerTask+0x90>)
 8015d20:	681b      	ldr	r3, [r3, #0]
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d001      	beq.n	8015d2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8015d26:	2301      	movs	r3, #1
 8015d28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8015d2a:	697b      	ldr	r3, [r7, #20]
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	d10b      	bne.n	8015d48 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8015d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d34:	f383 8811 	msr	BASEPRI, r3
 8015d38:	f3bf 8f6f 	isb	sy
 8015d3c:	f3bf 8f4f 	dsb	sy
 8015d40:	613b      	str	r3, [r7, #16]
}
 8015d42:	bf00      	nop
 8015d44:	bf00      	nop
 8015d46:	e7fd      	b.n	8015d44 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8015d48:	697b      	ldr	r3, [r7, #20]
}
 8015d4a:	4618      	mov	r0, r3
 8015d4c:	3718      	adds	r7, #24
 8015d4e:	46bd      	mov	sp, r7
 8015d50:	bd80      	pop	{r7, pc}
 8015d52:	bf00      	nop
 8015d54:	2000122c 	.word	0x2000122c
 8015d58:	08018230 	.word	0x08018230
 8015d5c:	08015e9d 	.word	0x08015e9d
 8015d60:	20001230 	.word	0x20001230

08015d64 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8015d64:	b580      	push	{r7, lr}
 8015d66:	b08a      	sub	sp, #40	@ 0x28
 8015d68:	af00      	add	r7, sp, #0
 8015d6a:	60f8      	str	r0, [r7, #12]
 8015d6c:	60b9      	str	r1, [r7, #8]
 8015d6e:	607a      	str	r2, [r7, #4]
 8015d70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8015d72:	2300      	movs	r3, #0
 8015d74:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8015d76:	68fb      	ldr	r3, [r7, #12]
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	d10b      	bne.n	8015d94 <xTimerGenericCommand+0x30>
	__asm volatile
 8015d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d80:	f383 8811 	msr	BASEPRI, r3
 8015d84:	f3bf 8f6f 	isb	sy
 8015d88:	f3bf 8f4f 	dsb	sy
 8015d8c:	623b      	str	r3, [r7, #32]
}
 8015d8e:	bf00      	nop
 8015d90:	bf00      	nop
 8015d92:	e7fd      	b.n	8015d90 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8015d94:	4b19      	ldr	r3, [pc, #100]	@ (8015dfc <xTimerGenericCommand+0x98>)
 8015d96:	681b      	ldr	r3, [r3, #0]
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	d02a      	beq.n	8015df2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8015d9c:	68bb      	ldr	r3, [r7, #8]
 8015d9e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8015da4:	68fb      	ldr	r3, [r7, #12]
 8015da6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8015da8:	68bb      	ldr	r3, [r7, #8]
 8015daa:	2b05      	cmp	r3, #5
 8015dac:	dc18      	bgt.n	8015de0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8015dae:	f7ff fead 	bl	8015b0c <xTaskGetSchedulerState>
 8015db2:	4603      	mov	r3, r0
 8015db4:	2b02      	cmp	r3, #2
 8015db6:	d109      	bne.n	8015dcc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8015db8:	4b10      	ldr	r3, [pc, #64]	@ (8015dfc <xTimerGenericCommand+0x98>)
 8015dba:	6818      	ldr	r0, [r3, #0]
 8015dbc:	f107 0110 	add.w	r1, r7, #16
 8015dc0:	2300      	movs	r3, #0
 8015dc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015dc4:	f7fe fafc 	bl	80143c0 <xQueueGenericSend>
 8015dc8:	6278      	str	r0, [r7, #36]	@ 0x24
 8015dca:	e012      	b.n	8015df2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8015dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8015dfc <xTimerGenericCommand+0x98>)
 8015dce:	6818      	ldr	r0, [r3, #0]
 8015dd0:	f107 0110 	add.w	r1, r7, #16
 8015dd4:	2300      	movs	r3, #0
 8015dd6:	2200      	movs	r2, #0
 8015dd8:	f7fe faf2 	bl	80143c0 <xQueueGenericSend>
 8015ddc:	6278      	str	r0, [r7, #36]	@ 0x24
 8015dde:	e008      	b.n	8015df2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015de0:	4b06      	ldr	r3, [pc, #24]	@ (8015dfc <xTimerGenericCommand+0x98>)
 8015de2:	6818      	ldr	r0, [r3, #0]
 8015de4:	f107 0110 	add.w	r1, r7, #16
 8015de8:	2300      	movs	r3, #0
 8015dea:	683a      	ldr	r2, [r7, #0]
 8015dec:	f7fe fbea 	bl	80145c4 <xQueueGenericSendFromISR>
 8015df0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8015df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015df4:	4618      	mov	r0, r3
 8015df6:	3728      	adds	r7, #40	@ 0x28
 8015df8:	46bd      	mov	sp, r7
 8015dfa:	bd80      	pop	{r7, pc}
 8015dfc:	2000122c 	.word	0x2000122c

08015e00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8015e00:	b580      	push	{r7, lr}
 8015e02:	b088      	sub	sp, #32
 8015e04:	af02      	add	r7, sp, #8
 8015e06:	6078      	str	r0, [r7, #4]
 8015e08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015e0a:	4b23      	ldr	r3, [pc, #140]	@ (8015e98 <prvProcessExpiredTimer+0x98>)
 8015e0c:	681b      	ldr	r3, [r3, #0]
 8015e0e:	68db      	ldr	r3, [r3, #12]
 8015e10:	68db      	ldr	r3, [r3, #12]
 8015e12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015e14:	697b      	ldr	r3, [r7, #20]
 8015e16:	3304      	adds	r3, #4
 8015e18:	4618      	mov	r0, r3
 8015e1a:	f7fe f961 	bl	80140e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015e1e:	697b      	ldr	r3, [r7, #20]
 8015e20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015e24:	f003 0304 	and.w	r3, r3, #4
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	d023      	beq.n	8015e74 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8015e2c:	697b      	ldr	r3, [r7, #20]
 8015e2e:	699a      	ldr	r2, [r3, #24]
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	18d1      	adds	r1, r2, r3
 8015e34:	687b      	ldr	r3, [r7, #4]
 8015e36:	683a      	ldr	r2, [r7, #0]
 8015e38:	6978      	ldr	r0, [r7, #20]
 8015e3a:	f000 f8d5 	bl	8015fe8 <prvInsertTimerInActiveList>
 8015e3e:	4603      	mov	r3, r0
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d020      	beq.n	8015e86 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015e44:	2300      	movs	r3, #0
 8015e46:	9300      	str	r3, [sp, #0]
 8015e48:	2300      	movs	r3, #0
 8015e4a:	687a      	ldr	r2, [r7, #4]
 8015e4c:	2100      	movs	r1, #0
 8015e4e:	6978      	ldr	r0, [r7, #20]
 8015e50:	f7ff ff88 	bl	8015d64 <xTimerGenericCommand>
 8015e54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8015e56:	693b      	ldr	r3, [r7, #16]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d114      	bne.n	8015e86 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8015e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e60:	f383 8811 	msr	BASEPRI, r3
 8015e64:	f3bf 8f6f 	isb	sy
 8015e68:	f3bf 8f4f 	dsb	sy
 8015e6c:	60fb      	str	r3, [r7, #12]
}
 8015e6e:	bf00      	nop
 8015e70:	bf00      	nop
 8015e72:	e7fd      	b.n	8015e70 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015e74:	697b      	ldr	r3, [r7, #20]
 8015e76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015e7a:	f023 0301 	bic.w	r3, r3, #1
 8015e7e:	b2da      	uxtb	r2, r3
 8015e80:	697b      	ldr	r3, [r7, #20]
 8015e82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015e86:	697b      	ldr	r3, [r7, #20]
 8015e88:	6a1b      	ldr	r3, [r3, #32]
 8015e8a:	6978      	ldr	r0, [r7, #20]
 8015e8c:	4798      	blx	r3
}
 8015e8e:	bf00      	nop
 8015e90:	3718      	adds	r7, #24
 8015e92:	46bd      	mov	sp, r7
 8015e94:	bd80      	pop	{r7, pc}
 8015e96:	bf00      	nop
 8015e98:	20001224 	.word	0x20001224

08015e9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8015e9c:	b580      	push	{r7, lr}
 8015e9e:	b084      	sub	sp, #16
 8015ea0:	af00      	add	r7, sp, #0
 8015ea2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015ea4:	f107 0308 	add.w	r3, r7, #8
 8015ea8:	4618      	mov	r0, r3
 8015eaa:	f000 f859 	bl	8015f60 <prvGetNextExpireTime>
 8015eae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8015eb0:	68bb      	ldr	r3, [r7, #8]
 8015eb2:	4619      	mov	r1, r3
 8015eb4:	68f8      	ldr	r0, [r7, #12]
 8015eb6:	f000 f805 	bl	8015ec4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8015eba:	f000 f8d7 	bl	801606c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015ebe:	bf00      	nop
 8015ec0:	e7f0      	b.n	8015ea4 <prvTimerTask+0x8>
	...

08015ec4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8015ec4:	b580      	push	{r7, lr}
 8015ec6:	b084      	sub	sp, #16
 8015ec8:	af00      	add	r7, sp, #0
 8015eca:	6078      	str	r0, [r7, #4]
 8015ecc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8015ece:	f7ff fa29 	bl	8015324 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015ed2:	f107 0308 	add.w	r3, r7, #8
 8015ed6:	4618      	mov	r0, r3
 8015ed8:	f000 f866 	bl	8015fa8 <prvSampleTimeNow>
 8015edc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8015ede:	68bb      	ldr	r3, [r7, #8]
 8015ee0:	2b00      	cmp	r3, #0
 8015ee2:	d130      	bne.n	8015f46 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015ee4:	683b      	ldr	r3, [r7, #0]
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	d10a      	bne.n	8015f00 <prvProcessTimerOrBlockTask+0x3c>
 8015eea:	687a      	ldr	r2, [r7, #4]
 8015eec:	68fb      	ldr	r3, [r7, #12]
 8015eee:	429a      	cmp	r2, r3
 8015ef0:	d806      	bhi.n	8015f00 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8015ef2:	f7ff fa25 	bl	8015340 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8015ef6:	68f9      	ldr	r1, [r7, #12]
 8015ef8:	6878      	ldr	r0, [r7, #4]
 8015efa:	f7ff ff81 	bl	8015e00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8015efe:	e024      	b.n	8015f4a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8015f00:	683b      	ldr	r3, [r7, #0]
 8015f02:	2b00      	cmp	r3, #0
 8015f04:	d008      	beq.n	8015f18 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8015f06:	4b13      	ldr	r3, [pc, #76]	@ (8015f54 <prvProcessTimerOrBlockTask+0x90>)
 8015f08:	681b      	ldr	r3, [r3, #0]
 8015f0a:	681b      	ldr	r3, [r3, #0]
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	d101      	bne.n	8015f14 <prvProcessTimerOrBlockTask+0x50>
 8015f10:	2301      	movs	r3, #1
 8015f12:	e000      	b.n	8015f16 <prvProcessTimerOrBlockTask+0x52>
 8015f14:	2300      	movs	r3, #0
 8015f16:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8015f18:	4b0f      	ldr	r3, [pc, #60]	@ (8015f58 <prvProcessTimerOrBlockTask+0x94>)
 8015f1a:	6818      	ldr	r0, [r3, #0]
 8015f1c:	687a      	ldr	r2, [r7, #4]
 8015f1e:	68fb      	ldr	r3, [r7, #12]
 8015f20:	1ad3      	subs	r3, r2, r3
 8015f22:	683a      	ldr	r2, [r7, #0]
 8015f24:	4619      	mov	r1, r3
 8015f26:	f7fe fe89 	bl	8014c3c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8015f2a:	f7ff fa09 	bl	8015340 <xTaskResumeAll>
 8015f2e:	4603      	mov	r3, r0
 8015f30:	2b00      	cmp	r3, #0
 8015f32:	d10a      	bne.n	8015f4a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8015f34:	4b09      	ldr	r3, [pc, #36]	@ (8015f5c <prvProcessTimerOrBlockTask+0x98>)
 8015f36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015f3a:	601a      	str	r2, [r3, #0]
 8015f3c:	f3bf 8f4f 	dsb	sy
 8015f40:	f3bf 8f6f 	isb	sy
}
 8015f44:	e001      	b.n	8015f4a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8015f46:	f7ff f9fb 	bl	8015340 <xTaskResumeAll>
}
 8015f4a:	bf00      	nop
 8015f4c:	3710      	adds	r7, #16
 8015f4e:	46bd      	mov	sp, r7
 8015f50:	bd80      	pop	{r7, pc}
 8015f52:	bf00      	nop
 8015f54:	20001228 	.word	0x20001228
 8015f58:	2000122c 	.word	0x2000122c
 8015f5c:	e000ed04 	.word	0xe000ed04

08015f60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8015f60:	b480      	push	{r7}
 8015f62:	b085      	sub	sp, #20
 8015f64:	af00      	add	r7, sp, #0
 8015f66:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8015f68:	4b0e      	ldr	r3, [pc, #56]	@ (8015fa4 <prvGetNextExpireTime+0x44>)
 8015f6a:	681b      	ldr	r3, [r3, #0]
 8015f6c:	681b      	ldr	r3, [r3, #0]
 8015f6e:	2b00      	cmp	r3, #0
 8015f70:	d101      	bne.n	8015f76 <prvGetNextExpireTime+0x16>
 8015f72:	2201      	movs	r2, #1
 8015f74:	e000      	b.n	8015f78 <prvGetNextExpireTime+0x18>
 8015f76:	2200      	movs	r2, #0
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8015f7c:	687b      	ldr	r3, [r7, #4]
 8015f7e:	681b      	ldr	r3, [r3, #0]
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d105      	bne.n	8015f90 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015f84:	4b07      	ldr	r3, [pc, #28]	@ (8015fa4 <prvGetNextExpireTime+0x44>)
 8015f86:	681b      	ldr	r3, [r3, #0]
 8015f88:	68db      	ldr	r3, [r3, #12]
 8015f8a:	681b      	ldr	r3, [r3, #0]
 8015f8c:	60fb      	str	r3, [r7, #12]
 8015f8e:	e001      	b.n	8015f94 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8015f90:	2300      	movs	r3, #0
 8015f92:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8015f94:	68fb      	ldr	r3, [r7, #12]
}
 8015f96:	4618      	mov	r0, r3
 8015f98:	3714      	adds	r7, #20
 8015f9a:	46bd      	mov	sp, r7
 8015f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fa0:	4770      	bx	lr
 8015fa2:	bf00      	nop
 8015fa4:	20001224 	.word	0x20001224

08015fa8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8015fa8:	b580      	push	{r7, lr}
 8015faa:	b084      	sub	sp, #16
 8015fac:	af00      	add	r7, sp, #0
 8015fae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8015fb0:	f7ff fa64 	bl	801547c <xTaskGetTickCount>
 8015fb4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8015fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8015fe4 <prvSampleTimeNow+0x3c>)
 8015fb8:	681b      	ldr	r3, [r3, #0]
 8015fba:	68fa      	ldr	r2, [r7, #12]
 8015fbc:	429a      	cmp	r2, r3
 8015fbe:	d205      	bcs.n	8015fcc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8015fc0:	f000 f93a 	bl	8016238 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	2201      	movs	r2, #1
 8015fc8:	601a      	str	r2, [r3, #0]
 8015fca:	e002      	b.n	8015fd2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8015fcc:	687b      	ldr	r3, [r7, #4]
 8015fce:	2200      	movs	r2, #0
 8015fd0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8015fd2:	4a04      	ldr	r2, [pc, #16]	@ (8015fe4 <prvSampleTimeNow+0x3c>)
 8015fd4:	68fb      	ldr	r3, [r7, #12]
 8015fd6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8015fd8:	68fb      	ldr	r3, [r7, #12]
}
 8015fda:	4618      	mov	r0, r3
 8015fdc:	3710      	adds	r7, #16
 8015fde:	46bd      	mov	sp, r7
 8015fe0:	bd80      	pop	{r7, pc}
 8015fe2:	bf00      	nop
 8015fe4:	20001234 	.word	0x20001234

08015fe8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8015fe8:	b580      	push	{r7, lr}
 8015fea:	b086      	sub	sp, #24
 8015fec:	af00      	add	r7, sp, #0
 8015fee:	60f8      	str	r0, [r7, #12]
 8015ff0:	60b9      	str	r1, [r7, #8]
 8015ff2:	607a      	str	r2, [r7, #4]
 8015ff4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8015ff6:	2300      	movs	r3, #0
 8015ff8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8015ffa:	68fb      	ldr	r3, [r7, #12]
 8015ffc:	68ba      	ldr	r2, [r7, #8]
 8015ffe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016000:	68fb      	ldr	r3, [r7, #12]
 8016002:	68fa      	ldr	r2, [r7, #12]
 8016004:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8016006:	68ba      	ldr	r2, [r7, #8]
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	429a      	cmp	r2, r3
 801600c:	d812      	bhi.n	8016034 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801600e:	687a      	ldr	r2, [r7, #4]
 8016010:	683b      	ldr	r3, [r7, #0]
 8016012:	1ad2      	subs	r2, r2, r3
 8016014:	68fb      	ldr	r3, [r7, #12]
 8016016:	699b      	ldr	r3, [r3, #24]
 8016018:	429a      	cmp	r2, r3
 801601a:	d302      	bcc.n	8016022 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801601c:	2301      	movs	r3, #1
 801601e:	617b      	str	r3, [r7, #20]
 8016020:	e01b      	b.n	801605a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8016022:	4b10      	ldr	r3, [pc, #64]	@ (8016064 <prvInsertTimerInActiveList+0x7c>)
 8016024:	681a      	ldr	r2, [r3, #0]
 8016026:	68fb      	ldr	r3, [r7, #12]
 8016028:	3304      	adds	r3, #4
 801602a:	4619      	mov	r1, r3
 801602c:	4610      	mov	r0, r2
 801602e:	f7fe f81e 	bl	801406e <vListInsert>
 8016032:	e012      	b.n	801605a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8016034:	687a      	ldr	r2, [r7, #4]
 8016036:	683b      	ldr	r3, [r7, #0]
 8016038:	429a      	cmp	r2, r3
 801603a:	d206      	bcs.n	801604a <prvInsertTimerInActiveList+0x62>
 801603c:	68ba      	ldr	r2, [r7, #8]
 801603e:	683b      	ldr	r3, [r7, #0]
 8016040:	429a      	cmp	r2, r3
 8016042:	d302      	bcc.n	801604a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8016044:	2301      	movs	r3, #1
 8016046:	617b      	str	r3, [r7, #20]
 8016048:	e007      	b.n	801605a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801604a:	4b07      	ldr	r3, [pc, #28]	@ (8016068 <prvInsertTimerInActiveList+0x80>)
 801604c:	681a      	ldr	r2, [r3, #0]
 801604e:	68fb      	ldr	r3, [r7, #12]
 8016050:	3304      	adds	r3, #4
 8016052:	4619      	mov	r1, r3
 8016054:	4610      	mov	r0, r2
 8016056:	f7fe f80a 	bl	801406e <vListInsert>
		}
	}

	return xProcessTimerNow;
 801605a:	697b      	ldr	r3, [r7, #20]
}
 801605c:	4618      	mov	r0, r3
 801605e:	3718      	adds	r7, #24
 8016060:	46bd      	mov	sp, r7
 8016062:	bd80      	pop	{r7, pc}
 8016064:	20001228 	.word	0x20001228
 8016068:	20001224 	.word	0x20001224

0801606c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801606c:	b580      	push	{r7, lr}
 801606e:	b08e      	sub	sp, #56	@ 0x38
 8016070:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016072:	e0ce      	b.n	8016212 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	2b00      	cmp	r3, #0
 8016078:	da19      	bge.n	80160ae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801607a:	1d3b      	adds	r3, r7, #4
 801607c:	3304      	adds	r3, #4
 801607e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8016080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016082:	2b00      	cmp	r3, #0
 8016084:	d10b      	bne.n	801609e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8016086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801608a:	f383 8811 	msr	BASEPRI, r3
 801608e:	f3bf 8f6f 	isb	sy
 8016092:	f3bf 8f4f 	dsb	sy
 8016096:	61fb      	str	r3, [r7, #28]
}
 8016098:	bf00      	nop
 801609a:	bf00      	nop
 801609c:	e7fd      	b.n	801609a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801609e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80160a0:	681b      	ldr	r3, [r3, #0]
 80160a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80160a4:	6850      	ldr	r0, [r2, #4]
 80160a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80160a8:	6892      	ldr	r2, [r2, #8]
 80160aa:	4611      	mov	r1, r2
 80160ac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80160ae:	687b      	ldr	r3, [r7, #4]
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	f2c0 80ae 	blt.w	8016212 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80160b6:	68fb      	ldr	r3, [r7, #12]
 80160b8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80160ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160bc:	695b      	ldr	r3, [r3, #20]
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d004      	beq.n	80160cc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80160c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80160c4:	3304      	adds	r3, #4
 80160c6:	4618      	mov	r0, r3
 80160c8:	f7fe f80a 	bl	80140e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80160cc:	463b      	mov	r3, r7
 80160ce:	4618      	mov	r0, r3
 80160d0:	f7ff ff6a 	bl	8015fa8 <prvSampleTimeNow>
 80160d4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80160d6:	687b      	ldr	r3, [r7, #4]
 80160d8:	2b09      	cmp	r3, #9
 80160da:	f200 8097 	bhi.w	801620c <prvProcessReceivedCommands+0x1a0>
 80160de:	a201      	add	r2, pc, #4	@ (adr r2, 80160e4 <prvProcessReceivedCommands+0x78>)
 80160e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80160e4:	0801610d 	.word	0x0801610d
 80160e8:	0801610d 	.word	0x0801610d
 80160ec:	0801610d 	.word	0x0801610d
 80160f0:	08016183 	.word	0x08016183
 80160f4:	08016197 	.word	0x08016197
 80160f8:	080161e3 	.word	0x080161e3
 80160fc:	0801610d 	.word	0x0801610d
 8016100:	0801610d 	.word	0x0801610d
 8016104:	08016183 	.word	0x08016183
 8016108:	08016197 	.word	0x08016197
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801610c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801610e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016112:	f043 0301 	orr.w	r3, r3, #1
 8016116:	b2da      	uxtb	r2, r3
 8016118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801611a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801611e:	68ba      	ldr	r2, [r7, #8]
 8016120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016122:	699b      	ldr	r3, [r3, #24]
 8016124:	18d1      	adds	r1, r2, r3
 8016126:	68bb      	ldr	r3, [r7, #8]
 8016128:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801612a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801612c:	f7ff ff5c 	bl	8015fe8 <prvInsertTimerInActiveList>
 8016130:	4603      	mov	r3, r0
 8016132:	2b00      	cmp	r3, #0
 8016134:	d06c      	beq.n	8016210 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016138:	6a1b      	ldr	r3, [r3, #32]
 801613a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801613c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801613e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016140:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016144:	f003 0304 	and.w	r3, r3, #4
 8016148:	2b00      	cmp	r3, #0
 801614a:	d061      	beq.n	8016210 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801614c:	68ba      	ldr	r2, [r7, #8]
 801614e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016150:	699b      	ldr	r3, [r3, #24]
 8016152:	441a      	add	r2, r3
 8016154:	2300      	movs	r3, #0
 8016156:	9300      	str	r3, [sp, #0]
 8016158:	2300      	movs	r3, #0
 801615a:	2100      	movs	r1, #0
 801615c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801615e:	f7ff fe01 	bl	8015d64 <xTimerGenericCommand>
 8016162:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8016164:	6a3b      	ldr	r3, [r7, #32]
 8016166:	2b00      	cmp	r3, #0
 8016168:	d152      	bne.n	8016210 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 801616a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801616e:	f383 8811 	msr	BASEPRI, r3
 8016172:	f3bf 8f6f 	isb	sy
 8016176:	f3bf 8f4f 	dsb	sy
 801617a:	61bb      	str	r3, [r7, #24]
}
 801617c:	bf00      	nop
 801617e:	bf00      	nop
 8016180:	e7fd      	b.n	801617e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016184:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016188:	f023 0301 	bic.w	r3, r3, #1
 801618c:	b2da      	uxtb	r2, r3
 801618e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016190:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8016194:	e03d      	b.n	8016212 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8016196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016198:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801619c:	f043 0301 	orr.w	r3, r3, #1
 80161a0:	b2da      	uxtb	r2, r3
 80161a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80161a8:	68ba      	ldr	r2, [r7, #8]
 80161aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161ac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80161ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161b0:	699b      	ldr	r3, [r3, #24]
 80161b2:	2b00      	cmp	r3, #0
 80161b4:	d10b      	bne.n	80161ce <prvProcessReceivedCommands+0x162>
	__asm volatile
 80161b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80161ba:	f383 8811 	msr	BASEPRI, r3
 80161be:	f3bf 8f6f 	isb	sy
 80161c2:	f3bf 8f4f 	dsb	sy
 80161c6:	617b      	str	r3, [r7, #20]
}
 80161c8:	bf00      	nop
 80161ca:	bf00      	nop
 80161cc:	e7fd      	b.n	80161ca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80161ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161d0:	699a      	ldr	r2, [r3, #24]
 80161d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161d4:	18d1      	adds	r1, r2, r3
 80161d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80161d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80161da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80161dc:	f7ff ff04 	bl	8015fe8 <prvInsertTimerInActiveList>
					break;
 80161e0:	e017      	b.n	8016212 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80161e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80161e8:	f003 0302 	and.w	r3, r3, #2
 80161ec:	2b00      	cmp	r3, #0
 80161ee:	d103      	bne.n	80161f8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80161f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80161f2:	f000 fbe9 	bl	80169c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80161f6:	e00c      	b.n	8016212 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80161f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80161fe:	f023 0301 	bic.w	r3, r3, #1
 8016202:	b2da      	uxtb	r2, r3
 8016204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016206:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 801620a:	e002      	b.n	8016212 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 801620c:	bf00      	nop
 801620e:	e000      	b.n	8016212 <prvProcessReceivedCommands+0x1a6>
					break;
 8016210:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016212:	4b08      	ldr	r3, [pc, #32]	@ (8016234 <prvProcessReceivedCommands+0x1c8>)
 8016214:	681b      	ldr	r3, [r3, #0]
 8016216:	1d39      	adds	r1, r7, #4
 8016218:	2200      	movs	r2, #0
 801621a:	4618      	mov	r0, r3
 801621c:	f7fe fa70 	bl	8014700 <xQueueReceive>
 8016220:	4603      	mov	r3, r0
 8016222:	2b00      	cmp	r3, #0
 8016224:	f47f af26 	bne.w	8016074 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8016228:	bf00      	nop
 801622a:	bf00      	nop
 801622c:	3730      	adds	r7, #48	@ 0x30
 801622e:	46bd      	mov	sp, r7
 8016230:	bd80      	pop	{r7, pc}
 8016232:	bf00      	nop
 8016234:	2000122c 	.word	0x2000122c

08016238 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8016238:	b580      	push	{r7, lr}
 801623a:	b088      	sub	sp, #32
 801623c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801623e:	e049      	b.n	80162d4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016240:	4b2e      	ldr	r3, [pc, #184]	@ (80162fc <prvSwitchTimerLists+0xc4>)
 8016242:	681b      	ldr	r3, [r3, #0]
 8016244:	68db      	ldr	r3, [r3, #12]
 8016246:	681b      	ldr	r3, [r3, #0]
 8016248:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801624a:	4b2c      	ldr	r3, [pc, #176]	@ (80162fc <prvSwitchTimerLists+0xc4>)
 801624c:	681b      	ldr	r3, [r3, #0]
 801624e:	68db      	ldr	r3, [r3, #12]
 8016250:	68db      	ldr	r3, [r3, #12]
 8016252:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016254:	68fb      	ldr	r3, [r7, #12]
 8016256:	3304      	adds	r3, #4
 8016258:	4618      	mov	r0, r3
 801625a:	f7fd ff41 	bl	80140e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801625e:	68fb      	ldr	r3, [r7, #12]
 8016260:	6a1b      	ldr	r3, [r3, #32]
 8016262:	68f8      	ldr	r0, [r7, #12]
 8016264:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016266:	68fb      	ldr	r3, [r7, #12]
 8016268:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801626c:	f003 0304 	and.w	r3, r3, #4
 8016270:	2b00      	cmp	r3, #0
 8016272:	d02f      	beq.n	80162d4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8016274:	68fb      	ldr	r3, [r7, #12]
 8016276:	699b      	ldr	r3, [r3, #24]
 8016278:	693a      	ldr	r2, [r7, #16]
 801627a:	4413      	add	r3, r2
 801627c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801627e:	68ba      	ldr	r2, [r7, #8]
 8016280:	693b      	ldr	r3, [r7, #16]
 8016282:	429a      	cmp	r2, r3
 8016284:	d90e      	bls.n	80162a4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8016286:	68fb      	ldr	r3, [r7, #12]
 8016288:	68ba      	ldr	r2, [r7, #8]
 801628a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801628c:	68fb      	ldr	r3, [r7, #12]
 801628e:	68fa      	ldr	r2, [r7, #12]
 8016290:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016292:	4b1a      	ldr	r3, [pc, #104]	@ (80162fc <prvSwitchTimerLists+0xc4>)
 8016294:	681a      	ldr	r2, [r3, #0]
 8016296:	68fb      	ldr	r3, [r7, #12]
 8016298:	3304      	adds	r3, #4
 801629a:	4619      	mov	r1, r3
 801629c:	4610      	mov	r0, r2
 801629e:	f7fd fee6 	bl	801406e <vListInsert>
 80162a2:	e017      	b.n	80162d4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80162a4:	2300      	movs	r3, #0
 80162a6:	9300      	str	r3, [sp, #0]
 80162a8:	2300      	movs	r3, #0
 80162aa:	693a      	ldr	r2, [r7, #16]
 80162ac:	2100      	movs	r1, #0
 80162ae:	68f8      	ldr	r0, [r7, #12]
 80162b0:	f7ff fd58 	bl	8015d64 <xTimerGenericCommand>
 80162b4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	2b00      	cmp	r3, #0
 80162ba:	d10b      	bne.n	80162d4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80162bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162c0:	f383 8811 	msr	BASEPRI, r3
 80162c4:	f3bf 8f6f 	isb	sy
 80162c8:	f3bf 8f4f 	dsb	sy
 80162cc:	603b      	str	r3, [r7, #0]
}
 80162ce:	bf00      	nop
 80162d0:	bf00      	nop
 80162d2:	e7fd      	b.n	80162d0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80162d4:	4b09      	ldr	r3, [pc, #36]	@ (80162fc <prvSwitchTimerLists+0xc4>)
 80162d6:	681b      	ldr	r3, [r3, #0]
 80162d8:	681b      	ldr	r3, [r3, #0]
 80162da:	2b00      	cmp	r3, #0
 80162dc:	d1b0      	bne.n	8016240 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80162de:	4b07      	ldr	r3, [pc, #28]	@ (80162fc <prvSwitchTimerLists+0xc4>)
 80162e0:	681b      	ldr	r3, [r3, #0]
 80162e2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80162e4:	4b06      	ldr	r3, [pc, #24]	@ (8016300 <prvSwitchTimerLists+0xc8>)
 80162e6:	681b      	ldr	r3, [r3, #0]
 80162e8:	4a04      	ldr	r2, [pc, #16]	@ (80162fc <prvSwitchTimerLists+0xc4>)
 80162ea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80162ec:	4a04      	ldr	r2, [pc, #16]	@ (8016300 <prvSwitchTimerLists+0xc8>)
 80162ee:	697b      	ldr	r3, [r7, #20]
 80162f0:	6013      	str	r3, [r2, #0]
}
 80162f2:	bf00      	nop
 80162f4:	3718      	adds	r7, #24
 80162f6:	46bd      	mov	sp, r7
 80162f8:	bd80      	pop	{r7, pc}
 80162fa:	bf00      	nop
 80162fc:	20001224 	.word	0x20001224
 8016300:	20001228 	.word	0x20001228

08016304 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8016304:	b580      	push	{r7, lr}
 8016306:	b082      	sub	sp, #8
 8016308:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801630a:	f000 f96d 	bl	80165e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801630e:	4b15      	ldr	r3, [pc, #84]	@ (8016364 <prvCheckForValidListAndQueue+0x60>)
 8016310:	681b      	ldr	r3, [r3, #0]
 8016312:	2b00      	cmp	r3, #0
 8016314:	d120      	bne.n	8016358 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8016316:	4814      	ldr	r0, [pc, #80]	@ (8016368 <prvCheckForValidListAndQueue+0x64>)
 8016318:	f7fd fe58 	bl	8013fcc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801631c:	4813      	ldr	r0, [pc, #76]	@ (801636c <prvCheckForValidListAndQueue+0x68>)
 801631e:	f7fd fe55 	bl	8013fcc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8016322:	4b13      	ldr	r3, [pc, #76]	@ (8016370 <prvCheckForValidListAndQueue+0x6c>)
 8016324:	4a10      	ldr	r2, [pc, #64]	@ (8016368 <prvCheckForValidListAndQueue+0x64>)
 8016326:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8016328:	4b12      	ldr	r3, [pc, #72]	@ (8016374 <prvCheckForValidListAndQueue+0x70>)
 801632a:	4a10      	ldr	r2, [pc, #64]	@ (801636c <prvCheckForValidListAndQueue+0x68>)
 801632c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801632e:	2300      	movs	r3, #0
 8016330:	9300      	str	r3, [sp, #0]
 8016332:	4b11      	ldr	r3, [pc, #68]	@ (8016378 <prvCheckForValidListAndQueue+0x74>)
 8016334:	4a11      	ldr	r2, [pc, #68]	@ (801637c <prvCheckForValidListAndQueue+0x78>)
 8016336:	2110      	movs	r1, #16
 8016338:	200a      	movs	r0, #10
 801633a:	f7fd ff65 	bl	8014208 <xQueueGenericCreateStatic>
 801633e:	4603      	mov	r3, r0
 8016340:	4a08      	ldr	r2, [pc, #32]	@ (8016364 <prvCheckForValidListAndQueue+0x60>)
 8016342:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8016344:	4b07      	ldr	r3, [pc, #28]	@ (8016364 <prvCheckForValidListAndQueue+0x60>)
 8016346:	681b      	ldr	r3, [r3, #0]
 8016348:	2b00      	cmp	r3, #0
 801634a:	d005      	beq.n	8016358 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801634c:	4b05      	ldr	r3, [pc, #20]	@ (8016364 <prvCheckForValidListAndQueue+0x60>)
 801634e:	681b      	ldr	r3, [r3, #0]
 8016350:	490b      	ldr	r1, [pc, #44]	@ (8016380 <prvCheckForValidListAndQueue+0x7c>)
 8016352:	4618      	mov	r0, r3
 8016354:	f7fe fc48 	bl	8014be8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016358:	f000 f978 	bl	801664c <vPortExitCritical>
}
 801635c:	bf00      	nop
 801635e:	46bd      	mov	sp, r7
 8016360:	bd80      	pop	{r7, pc}
 8016362:	bf00      	nop
 8016364:	2000122c 	.word	0x2000122c
 8016368:	200011fc 	.word	0x200011fc
 801636c:	20001210 	.word	0x20001210
 8016370:	20001224 	.word	0x20001224
 8016374:	20001228 	.word	0x20001228
 8016378:	200012d8 	.word	0x200012d8
 801637c:	20001238 	.word	0x20001238
 8016380:	08018238 	.word	0x08018238

08016384 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016384:	b480      	push	{r7}
 8016386:	b085      	sub	sp, #20
 8016388:	af00      	add	r7, sp, #0
 801638a:	60f8      	str	r0, [r7, #12]
 801638c:	60b9      	str	r1, [r7, #8]
 801638e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016390:	68fb      	ldr	r3, [r7, #12]
 8016392:	3b04      	subs	r3, #4
 8016394:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016396:	68fb      	ldr	r3, [r7, #12]
 8016398:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 801639c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801639e:	68fb      	ldr	r3, [r7, #12]
 80163a0:	3b04      	subs	r3, #4
 80163a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80163a4:	68bb      	ldr	r3, [r7, #8]
 80163a6:	f023 0201 	bic.w	r2, r3, #1
 80163aa:	68fb      	ldr	r3, [r7, #12]
 80163ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80163ae:	68fb      	ldr	r3, [r7, #12]
 80163b0:	3b04      	subs	r3, #4
 80163b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80163b4:	4a0c      	ldr	r2, [pc, #48]	@ (80163e8 <pxPortInitialiseStack+0x64>)
 80163b6:	68fb      	ldr	r3, [r7, #12]
 80163b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80163ba:	68fb      	ldr	r3, [r7, #12]
 80163bc:	3b14      	subs	r3, #20
 80163be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80163c0:	687a      	ldr	r2, [r7, #4]
 80163c2:	68fb      	ldr	r3, [r7, #12]
 80163c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80163c6:	68fb      	ldr	r3, [r7, #12]
 80163c8:	3b04      	subs	r3, #4
 80163ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80163cc:	68fb      	ldr	r3, [r7, #12]
 80163ce:	f06f 0202 	mvn.w	r2, #2
 80163d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80163d4:	68fb      	ldr	r3, [r7, #12]
 80163d6:	3b20      	subs	r3, #32
 80163d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80163da:	68fb      	ldr	r3, [r7, #12]
}
 80163dc:	4618      	mov	r0, r3
 80163de:	3714      	adds	r7, #20
 80163e0:	46bd      	mov	sp, r7
 80163e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163e6:	4770      	bx	lr
 80163e8:	080163ed 	.word	0x080163ed

080163ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80163ec:	b480      	push	{r7}
 80163ee:	b085      	sub	sp, #20
 80163f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80163f2:	2300      	movs	r3, #0
 80163f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80163f6:	4b13      	ldr	r3, [pc, #76]	@ (8016444 <prvTaskExitError+0x58>)
 80163f8:	681b      	ldr	r3, [r3, #0]
 80163fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163fe:	d00b      	beq.n	8016418 <prvTaskExitError+0x2c>
	__asm volatile
 8016400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016404:	f383 8811 	msr	BASEPRI, r3
 8016408:	f3bf 8f6f 	isb	sy
 801640c:	f3bf 8f4f 	dsb	sy
 8016410:	60fb      	str	r3, [r7, #12]
}
 8016412:	bf00      	nop
 8016414:	bf00      	nop
 8016416:	e7fd      	b.n	8016414 <prvTaskExitError+0x28>
	__asm volatile
 8016418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801641c:	f383 8811 	msr	BASEPRI, r3
 8016420:	f3bf 8f6f 	isb	sy
 8016424:	f3bf 8f4f 	dsb	sy
 8016428:	60bb      	str	r3, [r7, #8]
}
 801642a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801642c:	bf00      	nop
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	2b00      	cmp	r3, #0
 8016432:	d0fc      	beq.n	801642e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016434:	bf00      	nop
 8016436:	bf00      	nop
 8016438:	3714      	adds	r7, #20
 801643a:	46bd      	mov	sp, r7
 801643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016440:	4770      	bx	lr
 8016442:	bf00      	nop
 8016444:	20000120 	.word	0x20000120
	...

08016450 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016450:	4b07      	ldr	r3, [pc, #28]	@ (8016470 <pxCurrentTCBConst2>)
 8016452:	6819      	ldr	r1, [r3, #0]
 8016454:	6808      	ldr	r0, [r1, #0]
 8016456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801645a:	f380 8809 	msr	PSP, r0
 801645e:	f3bf 8f6f 	isb	sy
 8016462:	f04f 0000 	mov.w	r0, #0
 8016466:	f380 8811 	msr	BASEPRI, r0
 801646a:	4770      	bx	lr
 801646c:	f3af 8000 	nop.w

08016470 <pxCurrentTCBConst2>:
 8016470:	20000cfc 	.word	0x20000cfc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016474:	bf00      	nop
 8016476:	bf00      	nop

08016478 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016478:	4808      	ldr	r0, [pc, #32]	@ (801649c <prvPortStartFirstTask+0x24>)
 801647a:	6800      	ldr	r0, [r0, #0]
 801647c:	6800      	ldr	r0, [r0, #0]
 801647e:	f380 8808 	msr	MSP, r0
 8016482:	f04f 0000 	mov.w	r0, #0
 8016486:	f380 8814 	msr	CONTROL, r0
 801648a:	b662      	cpsie	i
 801648c:	b661      	cpsie	f
 801648e:	f3bf 8f4f 	dsb	sy
 8016492:	f3bf 8f6f 	isb	sy
 8016496:	df00      	svc	0
 8016498:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801649a:	bf00      	nop
 801649c:	e000ed08 	.word	0xe000ed08

080164a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80164a0:	b580      	push	{r7, lr}
 80164a2:	b086      	sub	sp, #24
 80164a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80164a6:	4b47      	ldr	r3, [pc, #284]	@ (80165c4 <xPortStartScheduler+0x124>)
 80164a8:	681b      	ldr	r3, [r3, #0]
 80164aa:	4a47      	ldr	r2, [pc, #284]	@ (80165c8 <xPortStartScheduler+0x128>)
 80164ac:	4293      	cmp	r3, r2
 80164ae:	d10b      	bne.n	80164c8 <xPortStartScheduler+0x28>
	__asm volatile
 80164b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80164b4:	f383 8811 	msr	BASEPRI, r3
 80164b8:	f3bf 8f6f 	isb	sy
 80164bc:	f3bf 8f4f 	dsb	sy
 80164c0:	60fb      	str	r3, [r7, #12]
}
 80164c2:	bf00      	nop
 80164c4:	bf00      	nop
 80164c6:	e7fd      	b.n	80164c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80164c8:	4b3e      	ldr	r3, [pc, #248]	@ (80165c4 <xPortStartScheduler+0x124>)
 80164ca:	681b      	ldr	r3, [r3, #0]
 80164cc:	4a3f      	ldr	r2, [pc, #252]	@ (80165cc <xPortStartScheduler+0x12c>)
 80164ce:	4293      	cmp	r3, r2
 80164d0:	d10b      	bne.n	80164ea <xPortStartScheduler+0x4a>
	__asm volatile
 80164d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80164d6:	f383 8811 	msr	BASEPRI, r3
 80164da:	f3bf 8f6f 	isb	sy
 80164de:	f3bf 8f4f 	dsb	sy
 80164e2:	613b      	str	r3, [r7, #16]
}
 80164e4:	bf00      	nop
 80164e6:	bf00      	nop
 80164e8:	e7fd      	b.n	80164e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80164ea:	4b39      	ldr	r3, [pc, #228]	@ (80165d0 <xPortStartScheduler+0x130>)
 80164ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80164ee:	697b      	ldr	r3, [r7, #20]
 80164f0:	781b      	ldrb	r3, [r3, #0]
 80164f2:	b2db      	uxtb	r3, r3
 80164f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80164f6:	697b      	ldr	r3, [r7, #20]
 80164f8:	22ff      	movs	r2, #255	@ 0xff
 80164fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80164fc:	697b      	ldr	r3, [r7, #20]
 80164fe:	781b      	ldrb	r3, [r3, #0]
 8016500:	b2db      	uxtb	r3, r3
 8016502:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016504:	78fb      	ldrb	r3, [r7, #3]
 8016506:	b2db      	uxtb	r3, r3
 8016508:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801650c:	b2da      	uxtb	r2, r3
 801650e:	4b31      	ldr	r3, [pc, #196]	@ (80165d4 <xPortStartScheduler+0x134>)
 8016510:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016512:	4b31      	ldr	r3, [pc, #196]	@ (80165d8 <xPortStartScheduler+0x138>)
 8016514:	2207      	movs	r2, #7
 8016516:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016518:	e009      	b.n	801652e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801651a:	4b2f      	ldr	r3, [pc, #188]	@ (80165d8 <xPortStartScheduler+0x138>)
 801651c:	681b      	ldr	r3, [r3, #0]
 801651e:	3b01      	subs	r3, #1
 8016520:	4a2d      	ldr	r2, [pc, #180]	@ (80165d8 <xPortStartScheduler+0x138>)
 8016522:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016524:	78fb      	ldrb	r3, [r7, #3]
 8016526:	b2db      	uxtb	r3, r3
 8016528:	005b      	lsls	r3, r3, #1
 801652a:	b2db      	uxtb	r3, r3
 801652c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801652e:	78fb      	ldrb	r3, [r7, #3]
 8016530:	b2db      	uxtb	r3, r3
 8016532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016536:	2b80      	cmp	r3, #128	@ 0x80
 8016538:	d0ef      	beq.n	801651a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801653a:	4b27      	ldr	r3, [pc, #156]	@ (80165d8 <xPortStartScheduler+0x138>)
 801653c:	681b      	ldr	r3, [r3, #0]
 801653e:	f1c3 0307 	rsb	r3, r3, #7
 8016542:	2b04      	cmp	r3, #4
 8016544:	d00b      	beq.n	801655e <xPortStartScheduler+0xbe>
	__asm volatile
 8016546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801654a:	f383 8811 	msr	BASEPRI, r3
 801654e:	f3bf 8f6f 	isb	sy
 8016552:	f3bf 8f4f 	dsb	sy
 8016556:	60bb      	str	r3, [r7, #8]
}
 8016558:	bf00      	nop
 801655a:	bf00      	nop
 801655c:	e7fd      	b.n	801655a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801655e:	4b1e      	ldr	r3, [pc, #120]	@ (80165d8 <xPortStartScheduler+0x138>)
 8016560:	681b      	ldr	r3, [r3, #0]
 8016562:	021b      	lsls	r3, r3, #8
 8016564:	4a1c      	ldr	r2, [pc, #112]	@ (80165d8 <xPortStartScheduler+0x138>)
 8016566:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016568:	4b1b      	ldr	r3, [pc, #108]	@ (80165d8 <xPortStartScheduler+0x138>)
 801656a:	681b      	ldr	r3, [r3, #0]
 801656c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8016570:	4a19      	ldr	r2, [pc, #100]	@ (80165d8 <xPortStartScheduler+0x138>)
 8016572:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	b2da      	uxtb	r2, r3
 8016578:	697b      	ldr	r3, [r7, #20]
 801657a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801657c:	4b17      	ldr	r3, [pc, #92]	@ (80165dc <xPortStartScheduler+0x13c>)
 801657e:	681b      	ldr	r3, [r3, #0]
 8016580:	4a16      	ldr	r2, [pc, #88]	@ (80165dc <xPortStartScheduler+0x13c>)
 8016582:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8016586:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016588:	4b14      	ldr	r3, [pc, #80]	@ (80165dc <xPortStartScheduler+0x13c>)
 801658a:	681b      	ldr	r3, [r3, #0]
 801658c:	4a13      	ldr	r2, [pc, #76]	@ (80165dc <xPortStartScheduler+0x13c>)
 801658e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016592:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016594:	f000 f8da 	bl	801674c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016598:	4b11      	ldr	r3, [pc, #68]	@ (80165e0 <xPortStartScheduler+0x140>)
 801659a:	2200      	movs	r2, #0
 801659c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801659e:	f000 f8f9 	bl	8016794 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80165a2:	4b10      	ldr	r3, [pc, #64]	@ (80165e4 <xPortStartScheduler+0x144>)
 80165a4:	681b      	ldr	r3, [r3, #0]
 80165a6:	4a0f      	ldr	r2, [pc, #60]	@ (80165e4 <xPortStartScheduler+0x144>)
 80165a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80165ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80165ae:	f7ff ff63 	bl	8016478 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80165b2:	f7ff f82d 	bl	8015610 <vTaskSwitchContext>
	prvTaskExitError();
 80165b6:	f7ff ff19 	bl	80163ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80165ba:	2300      	movs	r3, #0
}
 80165bc:	4618      	mov	r0, r3
 80165be:	3718      	adds	r7, #24
 80165c0:	46bd      	mov	sp, r7
 80165c2:	bd80      	pop	{r7, pc}
 80165c4:	e000ed00 	.word	0xe000ed00
 80165c8:	410fc271 	.word	0x410fc271
 80165cc:	410fc270 	.word	0x410fc270
 80165d0:	e000e400 	.word	0xe000e400
 80165d4:	20001328 	.word	0x20001328
 80165d8:	2000132c 	.word	0x2000132c
 80165dc:	e000ed20 	.word	0xe000ed20
 80165e0:	20000120 	.word	0x20000120
 80165e4:	e000ef34 	.word	0xe000ef34

080165e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80165e8:	b480      	push	{r7}
 80165ea:	b083      	sub	sp, #12
 80165ec:	af00      	add	r7, sp, #0
	__asm volatile
 80165ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165f2:	f383 8811 	msr	BASEPRI, r3
 80165f6:	f3bf 8f6f 	isb	sy
 80165fa:	f3bf 8f4f 	dsb	sy
 80165fe:	607b      	str	r3, [r7, #4]
}
 8016600:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8016602:	4b10      	ldr	r3, [pc, #64]	@ (8016644 <vPortEnterCritical+0x5c>)
 8016604:	681b      	ldr	r3, [r3, #0]
 8016606:	3301      	adds	r3, #1
 8016608:	4a0e      	ldr	r2, [pc, #56]	@ (8016644 <vPortEnterCritical+0x5c>)
 801660a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801660c:	4b0d      	ldr	r3, [pc, #52]	@ (8016644 <vPortEnterCritical+0x5c>)
 801660e:	681b      	ldr	r3, [r3, #0]
 8016610:	2b01      	cmp	r3, #1
 8016612:	d110      	bne.n	8016636 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8016614:	4b0c      	ldr	r3, [pc, #48]	@ (8016648 <vPortEnterCritical+0x60>)
 8016616:	681b      	ldr	r3, [r3, #0]
 8016618:	b2db      	uxtb	r3, r3
 801661a:	2b00      	cmp	r3, #0
 801661c:	d00b      	beq.n	8016636 <vPortEnterCritical+0x4e>
	__asm volatile
 801661e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016622:	f383 8811 	msr	BASEPRI, r3
 8016626:	f3bf 8f6f 	isb	sy
 801662a:	f3bf 8f4f 	dsb	sy
 801662e:	603b      	str	r3, [r7, #0]
}
 8016630:	bf00      	nop
 8016632:	bf00      	nop
 8016634:	e7fd      	b.n	8016632 <vPortEnterCritical+0x4a>
	}
}
 8016636:	bf00      	nop
 8016638:	370c      	adds	r7, #12
 801663a:	46bd      	mov	sp, r7
 801663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016640:	4770      	bx	lr
 8016642:	bf00      	nop
 8016644:	20000120 	.word	0x20000120
 8016648:	e000ed04 	.word	0xe000ed04

0801664c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801664c:	b480      	push	{r7}
 801664e:	b083      	sub	sp, #12
 8016650:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8016652:	4b12      	ldr	r3, [pc, #72]	@ (801669c <vPortExitCritical+0x50>)
 8016654:	681b      	ldr	r3, [r3, #0]
 8016656:	2b00      	cmp	r3, #0
 8016658:	d10b      	bne.n	8016672 <vPortExitCritical+0x26>
	__asm volatile
 801665a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801665e:	f383 8811 	msr	BASEPRI, r3
 8016662:	f3bf 8f6f 	isb	sy
 8016666:	f3bf 8f4f 	dsb	sy
 801666a:	607b      	str	r3, [r7, #4]
}
 801666c:	bf00      	nop
 801666e:	bf00      	nop
 8016670:	e7fd      	b.n	801666e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8016672:	4b0a      	ldr	r3, [pc, #40]	@ (801669c <vPortExitCritical+0x50>)
 8016674:	681b      	ldr	r3, [r3, #0]
 8016676:	3b01      	subs	r3, #1
 8016678:	4a08      	ldr	r2, [pc, #32]	@ (801669c <vPortExitCritical+0x50>)
 801667a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801667c:	4b07      	ldr	r3, [pc, #28]	@ (801669c <vPortExitCritical+0x50>)
 801667e:	681b      	ldr	r3, [r3, #0]
 8016680:	2b00      	cmp	r3, #0
 8016682:	d105      	bne.n	8016690 <vPortExitCritical+0x44>
 8016684:	2300      	movs	r3, #0
 8016686:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016688:	683b      	ldr	r3, [r7, #0]
 801668a:	f383 8811 	msr	BASEPRI, r3
}
 801668e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016690:	bf00      	nop
 8016692:	370c      	adds	r7, #12
 8016694:	46bd      	mov	sp, r7
 8016696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801669a:	4770      	bx	lr
 801669c:	20000120 	.word	0x20000120

080166a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80166a0:	f3ef 8009 	mrs	r0, PSP
 80166a4:	f3bf 8f6f 	isb	sy
 80166a8:	4b15      	ldr	r3, [pc, #84]	@ (8016700 <pxCurrentTCBConst>)
 80166aa:	681a      	ldr	r2, [r3, #0]
 80166ac:	f01e 0f10 	tst.w	lr, #16
 80166b0:	bf08      	it	eq
 80166b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80166b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166ba:	6010      	str	r0, [r2, #0]
 80166bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80166c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80166c4:	f380 8811 	msr	BASEPRI, r0
 80166c8:	f3bf 8f4f 	dsb	sy
 80166cc:	f3bf 8f6f 	isb	sy
 80166d0:	f7fe ff9e 	bl	8015610 <vTaskSwitchContext>
 80166d4:	f04f 0000 	mov.w	r0, #0
 80166d8:	f380 8811 	msr	BASEPRI, r0
 80166dc:	bc09      	pop	{r0, r3}
 80166de:	6819      	ldr	r1, [r3, #0]
 80166e0:	6808      	ldr	r0, [r1, #0]
 80166e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166e6:	f01e 0f10 	tst.w	lr, #16
 80166ea:	bf08      	it	eq
 80166ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80166f0:	f380 8809 	msr	PSP, r0
 80166f4:	f3bf 8f6f 	isb	sy
 80166f8:	4770      	bx	lr
 80166fa:	bf00      	nop
 80166fc:	f3af 8000 	nop.w

08016700 <pxCurrentTCBConst>:
 8016700:	20000cfc 	.word	0x20000cfc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016704:	bf00      	nop
 8016706:	bf00      	nop

08016708 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016708:	b580      	push	{r7, lr}
 801670a:	b082      	sub	sp, #8
 801670c:	af00      	add	r7, sp, #0
	__asm volatile
 801670e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016712:	f383 8811 	msr	BASEPRI, r3
 8016716:	f3bf 8f6f 	isb	sy
 801671a:	f3bf 8f4f 	dsb	sy
 801671e:	607b      	str	r3, [r7, #4]
}
 8016720:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016722:	f7fe febb 	bl	801549c <xTaskIncrementTick>
 8016726:	4603      	mov	r3, r0
 8016728:	2b00      	cmp	r3, #0
 801672a:	d003      	beq.n	8016734 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801672c:	4b06      	ldr	r3, [pc, #24]	@ (8016748 <xPortSysTickHandler+0x40>)
 801672e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016732:	601a      	str	r2, [r3, #0]
 8016734:	2300      	movs	r3, #0
 8016736:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016738:	683b      	ldr	r3, [r7, #0]
 801673a:	f383 8811 	msr	BASEPRI, r3
}
 801673e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016740:	bf00      	nop
 8016742:	3708      	adds	r7, #8
 8016744:	46bd      	mov	sp, r7
 8016746:	bd80      	pop	{r7, pc}
 8016748:	e000ed04 	.word	0xe000ed04

0801674c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801674c:	b480      	push	{r7}
 801674e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8016750:	4b0b      	ldr	r3, [pc, #44]	@ (8016780 <vPortSetupTimerInterrupt+0x34>)
 8016752:	2200      	movs	r2, #0
 8016754:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8016756:	4b0b      	ldr	r3, [pc, #44]	@ (8016784 <vPortSetupTimerInterrupt+0x38>)
 8016758:	2200      	movs	r2, #0
 801675a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801675c:	4b0a      	ldr	r3, [pc, #40]	@ (8016788 <vPortSetupTimerInterrupt+0x3c>)
 801675e:	681b      	ldr	r3, [r3, #0]
 8016760:	4a0a      	ldr	r2, [pc, #40]	@ (801678c <vPortSetupTimerInterrupt+0x40>)
 8016762:	fba2 2303 	umull	r2, r3, r2, r3
 8016766:	099b      	lsrs	r3, r3, #6
 8016768:	4a09      	ldr	r2, [pc, #36]	@ (8016790 <vPortSetupTimerInterrupt+0x44>)
 801676a:	3b01      	subs	r3, #1
 801676c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801676e:	4b04      	ldr	r3, [pc, #16]	@ (8016780 <vPortSetupTimerInterrupt+0x34>)
 8016770:	2207      	movs	r2, #7
 8016772:	601a      	str	r2, [r3, #0]
}
 8016774:	bf00      	nop
 8016776:	46bd      	mov	sp, r7
 8016778:	f85d 7b04 	ldr.w	r7, [sp], #4
 801677c:	4770      	bx	lr
 801677e:	bf00      	nop
 8016780:	e000e010 	.word	0xe000e010
 8016784:	e000e018 	.word	0xe000e018
 8016788:	20000004 	.word	0x20000004
 801678c:	10624dd3 	.word	0x10624dd3
 8016790:	e000e014 	.word	0xe000e014

08016794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016794:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80167a4 <vPortEnableVFP+0x10>
 8016798:	6801      	ldr	r1, [r0, #0]
 801679a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801679e:	6001      	str	r1, [r0, #0]
 80167a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80167a2:	bf00      	nop
 80167a4:	e000ed88 	.word	0xe000ed88

080167a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80167a8:	b480      	push	{r7}
 80167aa:	b085      	sub	sp, #20
 80167ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80167ae:	f3ef 8305 	mrs	r3, IPSR
 80167b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80167b4:	68fb      	ldr	r3, [r7, #12]
 80167b6:	2b0f      	cmp	r3, #15
 80167b8:	d915      	bls.n	80167e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80167ba:	4a18      	ldr	r2, [pc, #96]	@ (801681c <vPortValidateInterruptPriority+0x74>)
 80167bc:	68fb      	ldr	r3, [r7, #12]
 80167be:	4413      	add	r3, r2
 80167c0:	781b      	ldrb	r3, [r3, #0]
 80167c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80167c4:	4b16      	ldr	r3, [pc, #88]	@ (8016820 <vPortValidateInterruptPriority+0x78>)
 80167c6:	781b      	ldrb	r3, [r3, #0]
 80167c8:	7afa      	ldrb	r2, [r7, #11]
 80167ca:	429a      	cmp	r2, r3
 80167cc:	d20b      	bcs.n	80167e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80167ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167d2:	f383 8811 	msr	BASEPRI, r3
 80167d6:	f3bf 8f6f 	isb	sy
 80167da:	f3bf 8f4f 	dsb	sy
 80167de:	607b      	str	r3, [r7, #4]
}
 80167e0:	bf00      	nop
 80167e2:	bf00      	nop
 80167e4:	e7fd      	b.n	80167e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80167e6:	4b0f      	ldr	r3, [pc, #60]	@ (8016824 <vPortValidateInterruptPriority+0x7c>)
 80167e8:	681b      	ldr	r3, [r3, #0]
 80167ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80167ee:	4b0e      	ldr	r3, [pc, #56]	@ (8016828 <vPortValidateInterruptPriority+0x80>)
 80167f0:	681b      	ldr	r3, [r3, #0]
 80167f2:	429a      	cmp	r2, r3
 80167f4:	d90b      	bls.n	801680e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80167f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167fa:	f383 8811 	msr	BASEPRI, r3
 80167fe:	f3bf 8f6f 	isb	sy
 8016802:	f3bf 8f4f 	dsb	sy
 8016806:	603b      	str	r3, [r7, #0]
}
 8016808:	bf00      	nop
 801680a:	bf00      	nop
 801680c:	e7fd      	b.n	801680a <vPortValidateInterruptPriority+0x62>
	}
 801680e:	bf00      	nop
 8016810:	3714      	adds	r7, #20
 8016812:	46bd      	mov	sp, r7
 8016814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016818:	4770      	bx	lr
 801681a:	bf00      	nop
 801681c:	e000e3f0 	.word	0xe000e3f0
 8016820:	20001328 	.word	0x20001328
 8016824:	e000ed0c 	.word	0xe000ed0c
 8016828:	2000132c 	.word	0x2000132c

0801682c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801682c:	b580      	push	{r7, lr}
 801682e:	b08a      	sub	sp, #40	@ 0x28
 8016830:	af00      	add	r7, sp, #0
 8016832:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016834:	2300      	movs	r3, #0
 8016836:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016838:	f7fe fd74 	bl	8015324 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801683c:	4b5c      	ldr	r3, [pc, #368]	@ (80169b0 <pvPortMalloc+0x184>)
 801683e:	681b      	ldr	r3, [r3, #0]
 8016840:	2b00      	cmp	r3, #0
 8016842:	d101      	bne.n	8016848 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016844:	f000 f924 	bl	8016a90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016848:	4b5a      	ldr	r3, [pc, #360]	@ (80169b4 <pvPortMalloc+0x188>)
 801684a:	681a      	ldr	r2, [r3, #0]
 801684c:	687b      	ldr	r3, [r7, #4]
 801684e:	4013      	ands	r3, r2
 8016850:	2b00      	cmp	r3, #0
 8016852:	f040 8095 	bne.w	8016980 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	2b00      	cmp	r3, #0
 801685a:	d01e      	beq.n	801689a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801685c:	2208      	movs	r2, #8
 801685e:	687b      	ldr	r3, [r7, #4]
 8016860:	4413      	add	r3, r2
 8016862:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	f003 0307 	and.w	r3, r3, #7
 801686a:	2b00      	cmp	r3, #0
 801686c:	d015      	beq.n	801689a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801686e:	687b      	ldr	r3, [r7, #4]
 8016870:	f023 0307 	bic.w	r3, r3, #7
 8016874:	3308      	adds	r3, #8
 8016876:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016878:	687b      	ldr	r3, [r7, #4]
 801687a:	f003 0307 	and.w	r3, r3, #7
 801687e:	2b00      	cmp	r3, #0
 8016880:	d00b      	beq.n	801689a <pvPortMalloc+0x6e>
	__asm volatile
 8016882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016886:	f383 8811 	msr	BASEPRI, r3
 801688a:	f3bf 8f6f 	isb	sy
 801688e:	f3bf 8f4f 	dsb	sy
 8016892:	617b      	str	r3, [r7, #20]
}
 8016894:	bf00      	nop
 8016896:	bf00      	nop
 8016898:	e7fd      	b.n	8016896 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801689a:	687b      	ldr	r3, [r7, #4]
 801689c:	2b00      	cmp	r3, #0
 801689e:	d06f      	beq.n	8016980 <pvPortMalloc+0x154>
 80168a0:	4b45      	ldr	r3, [pc, #276]	@ (80169b8 <pvPortMalloc+0x18c>)
 80168a2:	681b      	ldr	r3, [r3, #0]
 80168a4:	687a      	ldr	r2, [r7, #4]
 80168a6:	429a      	cmp	r2, r3
 80168a8:	d86a      	bhi.n	8016980 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80168aa:	4b44      	ldr	r3, [pc, #272]	@ (80169bc <pvPortMalloc+0x190>)
 80168ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80168ae:	4b43      	ldr	r3, [pc, #268]	@ (80169bc <pvPortMalloc+0x190>)
 80168b0:	681b      	ldr	r3, [r3, #0]
 80168b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80168b4:	e004      	b.n	80168c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80168b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80168b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80168ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80168bc:	681b      	ldr	r3, [r3, #0]
 80168be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80168c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80168c2:	685b      	ldr	r3, [r3, #4]
 80168c4:	687a      	ldr	r2, [r7, #4]
 80168c6:	429a      	cmp	r2, r3
 80168c8:	d903      	bls.n	80168d2 <pvPortMalloc+0xa6>
 80168ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80168cc:	681b      	ldr	r3, [r3, #0]
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d1f1      	bne.n	80168b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80168d2:	4b37      	ldr	r3, [pc, #220]	@ (80169b0 <pvPortMalloc+0x184>)
 80168d4:	681b      	ldr	r3, [r3, #0]
 80168d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80168d8:	429a      	cmp	r2, r3
 80168da:	d051      	beq.n	8016980 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80168dc:	6a3b      	ldr	r3, [r7, #32]
 80168de:	681b      	ldr	r3, [r3, #0]
 80168e0:	2208      	movs	r2, #8
 80168e2:	4413      	add	r3, r2
 80168e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80168e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80168e8:	681a      	ldr	r2, [r3, #0]
 80168ea:	6a3b      	ldr	r3, [r7, #32]
 80168ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80168ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80168f0:	685a      	ldr	r2, [r3, #4]
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	1ad2      	subs	r2, r2, r3
 80168f6:	2308      	movs	r3, #8
 80168f8:	005b      	lsls	r3, r3, #1
 80168fa:	429a      	cmp	r2, r3
 80168fc:	d920      	bls.n	8016940 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80168fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016900:	687b      	ldr	r3, [r7, #4]
 8016902:	4413      	add	r3, r2
 8016904:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016906:	69bb      	ldr	r3, [r7, #24]
 8016908:	f003 0307 	and.w	r3, r3, #7
 801690c:	2b00      	cmp	r3, #0
 801690e:	d00b      	beq.n	8016928 <pvPortMalloc+0xfc>
	__asm volatile
 8016910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016914:	f383 8811 	msr	BASEPRI, r3
 8016918:	f3bf 8f6f 	isb	sy
 801691c:	f3bf 8f4f 	dsb	sy
 8016920:	613b      	str	r3, [r7, #16]
}
 8016922:	bf00      	nop
 8016924:	bf00      	nop
 8016926:	e7fd      	b.n	8016924 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801692a:	685a      	ldr	r2, [r3, #4]
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	1ad2      	subs	r2, r2, r3
 8016930:	69bb      	ldr	r3, [r7, #24]
 8016932:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016936:	687a      	ldr	r2, [r7, #4]
 8016938:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801693a:	69b8      	ldr	r0, [r7, #24]
 801693c:	f000 f90a 	bl	8016b54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016940:	4b1d      	ldr	r3, [pc, #116]	@ (80169b8 <pvPortMalloc+0x18c>)
 8016942:	681a      	ldr	r2, [r3, #0]
 8016944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016946:	685b      	ldr	r3, [r3, #4]
 8016948:	1ad3      	subs	r3, r2, r3
 801694a:	4a1b      	ldr	r2, [pc, #108]	@ (80169b8 <pvPortMalloc+0x18c>)
 801694c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801694e:	4b1a      	ldr	r3, [pc, #104]	@ (80169b8 <pvPortMalloc+0x18c>)
 8016950:	681a      	ldr	r2, [r3, #0]
 8016952:	4b1b      	ldr	r3, [pc, #108]	@ (80169c0 <pvPortMalloc+0x194>)
 8016954:	681b      	ldr	r3, [r3, #0]
 8016956:	429a      	cmp	r2, r3
 8016958:	d203      	bcs.n	8016962 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801695a:	4b17      	ldr	r3, [pc, #92]	@ (80169b8 <pvPortMalloc+0x18c>)
 801695c:	681b      	ldr	r3, [r3, #0]
 801695e:	4a18      	ldr	r2, [pc, #96]	@ (80169c0 <pvPortMalloc+0x194>)
 8016960:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016964:	685a      	ldr	r2, [r3, #4]
 8016966:	4b13      	ldr	r3, [pc, #76]	@ (80169b4 <pvPortMalloc+0x188>)
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	431a      	orrs	r2, r3
 801696c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801696e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016972:	2200      	movs	r2, #0
 8016974:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8016976:	4b13      	ldr	r3, [pc, #76]	@ (80169c4 <pvPortMalloc+0x198>)
 8016978:	681b      	ldr	r3, [r3, #0]
 801697a:	3301      	adds	r3, #1
 801697c:	4a11      	ldr	r2, [pc, #68]	@ (80169c4 <pvPortMalloc+0x198>)
 801697e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016980:	f7fe fcde 	bl	8015340 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8016984:	69fb      	ldr	r3, [r7, #28]
 8016986:	f003 0307 	and.w	r3, r3, #7
 801698a:	2b00      	cmp	r3, #0
 801698c:	d00b      	beq.n	80169a6 <pvPortMalloc+0x17a>
	__asm volatile
 801698e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016992:	f383 8811 	msr	BASEPRI, r3
 8016996:	f3bf 8f6f 	isb	sy
 801699a:	f3bf 8f4f 	dsb	sy
 801699e:	60fb      	str	r3, [r7, #12]
}
 80169a0:	bf00      	nop
 80169a2:	bf00      	nop
 80169a4:	e7fd      	b.n	80169a2 <pvPortMalloc+0x176>
	return pvReturn;
 80169a6:	69fb      	ldr	r3, [r7, #28]
}
 80169a8:	4618      	mov	r0, r3
 80169aa:	3728      	adds	r7, #40	@ 0x28
 80169ac:	46bd      	mov	sp, r7
 80169ae:	bd80      	pop	{r7, pc}
 80169b0:	20003278 	.word	0x20003278
 80169b4:	2000328c 	.word	0x2000328c
 80169b8:	2000327c 	.word	0x2000327c
 80169bc:	20003270 	.word	0x20003270
 80169c0:	20003280 	.word	0x20003280
 80169c4:	20003284 	.word	0x20003284

080169c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80169c8:	b580      	push	{r7, lr}
 80169ca:	b086      	sub	sp, #24
 80169cc:	af00      	add	r7, sp, #0
 80169ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80169d0:	687b      	ldr	r3, [r7, #4]
 80169d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80169d4:	687b      	ldr	r3, [r7, #4]
 80169d6:	2b00      	cmp	r3, #0
 80169d8:	d04f      	beq.n	8016a7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80169da:	2308      	movs	r3, #8
 80169dc:	425b      	negs	r3, r3
 80169de:	697a      	ldr	r2, [r7, #20]
 80169e0:	4413      	add	r3, r2
 80169e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80169e4:	697b      	ldr	r3, [r7, #20]
 80169e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80169e8:	693b      	ldr	r3, [r7, #16]
 80169ea:	685a      	ldr	r2, [r3, #4]
 80169ec:	4b25      	ldr	r3, [pc, #148]	@ (8016a84 <vPortFree+0xbc>)
 80169ee:	681b      	ldr	r3, [r3, #0]
 80169f0:	4013      	ands	r3, r2
 80169f2:	2b00      	cmp	r3, #0
 80169f4:	d10b      	bne.n	8016a0e <vPortFree+0x46>
	__asm volatile
 80169f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169fa:	f383 8811 	msr	BASEPRI, r3
 80169fe:	f3bf 8f6f 	isb	sy
 8016a02:	f3bf 8f4f 	dsb	sy
 8016a06:	60fb      	str	r3, [r7, #12]
}
 8016a08:	bf00      	nop
 8016a0a:	bf00      	nop
 8016a0c:	e7fd      	b.n	8016a0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8016a0e:	693b      	ldr	r3, [r7, #16]
 8016a10:	681b      	ldr	r3, [r3, #0]
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	d00b      	beq.n	8016a2e <vPortFree+0x66>
	__asm volatile
 8016a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016a1a:	f383 8811 	msr	BASEPRI, r3
 8016a1e:	f3bf 8f6f 	isb	sy
 8016a22:	f3bf 8f4f 	dsb	sy
 8016a26:	60bb      	str	r3, [r7, #8]
}
 8016a28:	bf00      	nop
 8016a2a:	bf00      	nop
 8016a2c:	e7fd      	b.n	8016a2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8016a2e:	693b      	ldr	r3, [r7, #16]
 8016a30:	685a      	ldr	r2, [r3, #4]
 8016a32:	4b14      	ldr	r3, [pc, #80]	@ (8016a84 <vPortFree+0xbc>)
 8016a34:	681b      	ldr	r3, [r3, #0]
 8016a36:	4013      	ands	r3, r2
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d01e      	beq.n	8016a7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016a3c:	693b      	ldr	r3, [r7, #16]
 8016a3e:	681b      	ldr	r3, [r3, #0]
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	d11a      	bne.n	8016a7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016a44:	693b      	ldr	r3, [r7, #16]
 8016a46:	685a      	ldr	r2, [r3, #4]
 8016a48:	4b0e      	ldr	r3, [pc, #56]	@ (8016a84 <vPortFree+0xbc>)
 8016a4a:	681b      	ldr	r3, [r3, #0]
 8016a4c:	43db      	mvns	r3, r3
 8016a4e:	401a      	ands	r2, r3
 8016a50:	693b      	ldr	r3, [r7, #16]
 8016a52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8016a54:	f7fe fc66 	bl	8015324 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8016a58:	693b      	ldr	r3, [r7, #16]
 8016a5a:	685a      	ldr	r2, [r3, #4]
 8016a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8016a88 <vPortFree+0xc0>)
 8016a5e:	681b      	ldr	r3, [r3, #0]
 8016a60:	4413      	add	r3, r2
 8016a62:	4a09      	ldr	r2, [pc, #36]	@ (8016a88 <vPortFree+0xc0>)
 8016a64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8016a66:	6938      	ldr	r0, [r7, #16]
 8016a68:	f000 f874 	bl	8016b54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8016a6c:	4b07      	ldr	r3, [pc, #28]	@ (8016a8c <vPortFree+0xc4>)
 8016a6e:	681b      	ldr	r3, [r3, #0]
 8016a70:	3301      	adds	r3, #1
 8016a72:	4a06      	ldr	r2, [pc, #24]	@ (8016a8c <vPortFree+0xc4>)
 8016a74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8016a76:	f7fe fc63 	bl	8015340 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8016a7a:	bf00      	nop
 8016a7c:	3718      	adds	r7, #24
 8016a7e:	46bd      	mov	sp, r7
 8016a80:	bd80      	pop	{r7, pc}
 8016a82:	bf00      	nop
 8016a84:	2000328c 	.word	0x2000328c
 8016a88:	2000327c 	.word	0x2000327c
 8016a8c:	20003288 	.word	0x20003288

08016a90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016a90:	b480      	push	{r7}
 8016a92:	b085      	sub	sp, #20
 8016a94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8016a96:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8016a9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016a9c:	4b27      	ldr	r3, [pc, #156]	@ (8016b3c <prvHeapInit+0xac>)
 8016a9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016aa0:	68fb      	ldr	r3, [r7, #12]
 8016aa2:	f003 0307 	and.w	r3, r3, #7
 8016aa6:	2b00      	cmp	r3, #0
 8016aa8:	d00c      	beq.n	8016ac4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8016aaa:	68fb      	ldr	r3, [r7, #12]
 8016aac:	3307      	adds	r3, #7
 8016aae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016ab0:	68fb      	ldr	r3, [r7, #12]
 8016ab2:	f023 0307 	bic.w	r3, r3, #7
 8016ab6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016ab8:	68ba      	ldr	r2, [r7, #8]
 8016aba:	68fb      	ldr	r3, [r7, #12]
 8016abc:	1ad3      	subs	r3, r2, r3
 8016abe:	4a1f      	ldr	r2, [pc, #124]	@ (8016b3c <prvHeapInit+0xac>)
 8016ac0:	4413      	add	r3, r2
 8016ac2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016ac4:	68fb      	ldr	r3, [r7, #12]
 8016ac6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8016ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8016b40 <prvHeapInit+0xb0>)
 8016aca:	687b      	ldr	r3, [r7, #4]
 8016acc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8016ace:	4b1c      	ldr	r3, [pc, #112]	@ (8016b40 <prvHeapInit+0xb0>)
 8016ad0:	2200      	movs	r2, #0
 8016ad2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016ad4:	687b      	ldr	r3, [r7, #4]
 8016ad6:	68ba      	ldr	r2, [r7, #8]
 8016ad8:	4413      	add	r3, r2
 8016ada:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8016adc:	2208      	movs	r2, #8
 8016ade:	68fb      	ldr	r3, [r7, #12]
 8016ae0:	1a9b      	subs	r3, r3, r2
 8016ae2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016ae4:	68fb      	ldr	r3, [r7, #12]
 8016ae6:	f023 0307 	bic.w	r3, r3, #7
 8016aea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8016aec:	68fb      	ldr	r3, [r7, #12]
 8016aee:	4a15      	ldr	r2, [pc, #84]	@ (8016b44 <prvHeapInit+0xb4>)
 8016af0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016af2:	4b14      	ldr	r3, [pc, #80]	@ (8016b44 <prvHeapInit+0xb4>)
 8016af4:	681b      	ldr	r3, [r3, #0]
 8016af6:	2200      	movs	r2, #0
 8016af8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8016afa:	4b12      	ldr	r3, [pc, #72]	@ (8016b44 <prvHeapInit+0xb4>)
 8016afc:	681b      	ldr	r3, [r3, #0]
 8016afe:	2200      	movs	r2, #0
 8016b00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8016b02:	687b      	ldr	r3, [r7, #4]
 8016b04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8016b06:	683b      	ldr	r3, [r7, #0]
 8016b08:	68fa      	ldr	r2, [r7, #12]
 8016b0a:	1ad2      	subs	r2, r2, r3
 8016b0c:	683b      	ldr	r3, [r7, #0]
 8016b0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8016b10:	4b0c      	ldr	r3, [pc, #48]	@ (8016b44 <prvHeapInit+0xb4>)
 8016b12:	681a      	ldr	r2, [r3, #0]
 8016b14:	683b      	ldr	r3, [r7, #0]
 8016b16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016b18:	683b      	ldr	r3, [r7, #0]
 8016b1a:	685b      	ldr	r3, [r3, #4]
 8016b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8016b48 <prvHeapInit+0xb8>)
 8016b1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016b20:	683b      	ldr	r3, [r7, #0]
 8016b22:	685b      	ldr	r3, [r3, #4]
 8016b24:	4a09      	ldr	r2, [pc, #36]	@ (8016b4c <prvHeapInit+0xbc>)
 8016b26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8016b28:	4b09      	ldr	r3, [pc, #36]	@ (8016b50 <prvHeapInit+0xc0>)
 8016b2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8016b2e:	601a      	str	r2, [r3, #0]
}
 8016b30:	bf00      	nop
 8016b32:	3714      	adds	r7, #20
 8016b34:	46bd      	mov	sp, r7
 8016b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b3a:	4770      	bx	lr
 8016b3c:	20001330 	.word	0x20001330
 8016b40:	20003270 	.word	0x20003270
 8016b44:	20003278 	.word	0x20003278
 8016b48:	20003280 	.word	0x20003280
 8016b4c:	2000327c 	.word	0x2000327c
 8016b50:	2000328c 	.word	0x2000328c

08016b54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8016b54:	b480      	push	{r7}
 8016b56:	b085      	sub	sp, #20
 8016b58:	af00      	add	r7, sp, #0
 8016b5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8016b5c:	4b28      	ldr	r3, [pc, #160]	@ (8016c00 <prvInsertBlockIntoFreeList+0xac>)
 8016b5e:	60fb      	str	r3, [r7, #12]
 8016b60:	e002      	b.n	8016b68 <prvInsertBlockIntoFreeList+0x14>
 8016b62:	68fb      	ldr	r3, [r7, #12]
 8016b64:	681b      	ldr	r3, [r3, #0]
 8016b66:	60fb      	str	r3, [r7, #12]
 8016b68:	68fb      	ldr	r3, [r7, #12]
 8016b6a:	681b      	ldr	r3, [r3, #0]
 8016b6c:	687a      	ldr	r2, [r7, #4]
 8016b6e:	429a      	cmp	r2, r3
 8016b70:	d8f7      	bhi.n	8016b62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016b72:	68fb      	ldr	r3, [r7, #12]
 8016b74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8016b76:	68fb      	ldr	r3, [r7, #12]
 8016b78:	685b      	ldr	r3, [r3, #4]
 8016b7a:	68ba      	ldr	r2, [r7, #8]
 8016b7c:	4413      	add	r3, r2
 8016b7e:	687a      	ldr	r2, [r7, #4]
 8016b80:	429a      	cmp	r2, r3
 8016b82:	d108      	bne.n	8016b96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016b84:	68fb      	ldr	r3, [r7, #12]
 8016b86:	685a      	ldr	r2, [r3, #4]
 8016b88:	687b      	ldr	r3, [r7, #4]
 8016b8a:	685b      	ldr	r3, [r3, #4]
 8016b8c:	441a      	add	r2, r3
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016b92:	68fb      	ldr	r3, [r7, #12]
 8016b94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8016b96:	687b      	ldr	r3, [r7, #4]
 8016b98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	685b      	ldr	r3, [r3, #4]
 8016b9e:	68ba      	ldr	r2, [r7, #8]
 8016ba0:	441a      	add	r2, r3
 8016ba2:	68fb      	ldr	r3, [r7, #12]
 8016ba4:	681b      	ldr	r3, [r3, #0]
 8016ba6:	429a      	cmp	r2, r3
 8016ba8:	d118      	bne.n	8016bdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8016baa:	68fb      	ldr	r3, [r7, #12]
 8016bac:	681a      	ldr	r2, [r3, #0]
 8016bae:	4b15      	ldr	r3, [pc, #84]	@ (8016c04 <prvInsertBlockIntoFreeList+0xb0>)
 8016bb0:	681b      	ldr	r3, [r3, #0]
 8016bb2:	429a      	cmp	r2, r3
 8016bb4:	d00d      	beq.n	8016bd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8016bb6:	687b      	ldr	r3, [r7, #4]
 8016bb8:	685a      	ldr	r2, [r3, #4]
 8016bba:	68fb      	ldr	r3, [r7, #12]
 8016bbc:	681b      	ldr	r3, [r3, #0]
 8016bbe:	685b      	ldr	r3, [r3, #4]
 8016bc0:	441a      	add	r2, r3
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8016bc6:	68fb      	ldr	r3, [r7, #12]
 8016bc8:	681b      	ldr	r3, [r3, #0]
 8016bca:	681a      	ldr	r2, [r3, #0]
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	601a      	str	r2, [r3, #0]
 8016bd0:	e008      	b.n	8016be4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8016c04 <prvInsertBlockIntoFreeList+0xb0>)
 8016bd4:	681a      	ldr	r2, [r3, #0]
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	601a      	str	r2, [r3, #0]
 8016bda:	e003      	b.n	8016be4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8016bdc:	68fb      	ldr	r3, [r7, #12]
 8016bde:	681a      	ldr	r2, [r3, #0]
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016be4:	68fa      	ldr	r2, [r7, #12]
 8016be6:	687b      	ldr	r3, [r7, #4]
 8016be8:	429a      	cmp	r2, r3
 8016bea:	d002      	beq.n	8016bf2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8016bec:	68fb      	ldr	r3, [r7, #12]
 8016bee:	687a      	ldr	r2, [r7, #4]
 8016bf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016bf2:	bf00      	nop
 8016bf4:	3714      	adds	r7, #20
 8016bf6:	46bd      	mov	sp, r7
 8016bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bfc:	4770      	bx	lr
 8016bfe:	bf00      	nop
 8016c00:	20003270 	.word	0x20003270
 8016c04:	20003278 	.word	0x20003278

08016c08 <MX_USBPD_Init>:

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
/* USBPD init function */
void MX_USBPD_Init(void)
{
 8016c08:	b580      	push	{r7, lr}
 8016c0a:	af00      	add	r7, sp, #0

  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 8016c0c:	f7fa f9f5 	bl	8010ffa <USBPD_HW_IF_GlobalHwInit>

  /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 8016c10:	f000 f818 	bl	8016c44 <USBPD_DPM_InitCore>
 8016c14:	4603      	mov	r3, r0
 8016c16:	2b00      	cmp	r3, #0
 8016c18:	d001      	beq.n	8016c1e <MX_USBPD_Init+0x16>
  {
    while(1);
 8016c1a:	bf00      	nop
 8016c1c:	e7fd      	b.n	8016c1a <MX_USBPD_Init+0x12>
  }

  /* Initialise the DPM application */
  if (USBPD_OK != USBPD_DPM_UserInit())
 8016c1e:	f000 faa3 	bl	8017168 <USBPD_DPM_UserInit>
 8016c22:	4603      	mov	r3, r0
 8016c24:	2b00      	cmp	r3, #0
 8016c26:	d001      	beq.n	8016c2c <MX_USBPD_Init+0x24>
  {
    while(1);
 8016c28:	bf00      	nop
 8016c2a:	e7fd      	b.n	8016c28 <MX_USBPD_Init+0x20>
  }

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

  if (USBPD_OK != USBPD_DPM_InitOS())
 8016c2c:	f000 f8b8 	bl	8016da0 <USBPD_DPM_InitOS>
 8016c30:	4603      	mov	r3, r0
 8016c32:	2b00      	cmp	r3, #0
 8016c34:	d001      	beq.n	8016c3a <MX_USBPD_Init+0x32>
  {
    while(1);
 8016c36:	bf00      	nop
 8016c38:	e7fd      	b.n	8016c36 <MX_USBPD_Init+0x2e>
  __ASM volatile ("cpsie i" : : : "memory");
 8016c3a:	b662      	cpsie	i
}
 8016c3c:	bf00      	nop
  /* USER CODE BEGIN EnableIRQ */
  /* Enable IRQ which has been disabled by FreeRTOS services */
  __enable_irq();
  /* USER CODE END EnableIRQ */

}
 8016c3e:	bf00      	nop
 8016c40:	bd80      	pop	{r7, pc}
	...

08016c44 <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 8016c44:	b580      	push	{r7, lr}
 8016c46:	b082      	sub	sp, #8
 8016c48:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 8016c4a:	2300      	movs	r3, #0
 8016c4c:	71fb      	strb	r3, [r7, #7]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(_LIB_ID))
 8016c4e:	484f      	ldr	r0, [pc, #316]	@ (8016d8c <USBPD_DPM_InitCore+0x148>)
 8016c50:	f7ea fbf3 	bl	800143a <USBPD_PE_CheckLIB>
 8016c54:	4603      	mov	r3, r0
 8016c56:	2b01      	cmp	r3, #1
 8016c58:	d001      	beq.n	8016c5e <USBPD_DPM_InitCore+0x1a>
  {
    return USBPD_ERROR;
 8016c5a:	2302      	movs	r3, #2
 8016c5c:	e092      	b.n	8016d84 <USBPD_DPM_InitCore+0x140>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 8016c5e:	f7ea fbf7 	bl	8001450 <USBPD_PE_GetMemoryConsumption>
 8016c62:	6038      	str	r0, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 8016c64:	2300      	movs	r3, #0
 8016c66:	71bb      	strb	r3, [r7, #6]
 8016c68:	e087      	b.n	8016d7a <USBPD_DPM_InitCore+0x136>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 8016c6a:	79bb      	ldrb	r3, [r7, #6]
 8016c6c:	4a48      	ldr	r2, [pc, #288]	@ (8016d90 <USBPD_DPM_InitCore+0x14c>)
 8016c6e:	009b      	lsls	r3, r3, #2
 8016c70:	4413      	add	r3, r2
 8016c72:	785a      	ldrb	r2, [r3, #1]
 8016c74:	f022 0208 	bic.w	r2, r2, #8
 8016c78:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 8016c7a:	79b9      	ldrb	r1, [r7, #6]
 8016c7c:	79ba      	ldrb	r2, [r7, #6]
 8016c7e:	4845      	ldr	r0, [pc, #276]	@ (8016d94 <USBPD_DPM_InitCore+0x150>)
 8016c80:	460b      	mov	r3, r1
 8016c82:	005b      	lsls	r3, r3, #1
 8016c84:	440b      	add	r3, r1
 8016c86:	009b      	lsls	r3, r3, #2
 8016c88:	4403      	add	r3, r0
 8016c8a:	791b      	ldrb	r3, [r3, #4]
 8016c8c:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8016c90:	b2d8      	uxtb	r0, r3
 8016c92:	493f      	ldr	r1, [pc, #252]	@ (8016d90 <USBPD_DPM_InitCore+0x14c>)
 8016c94:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016c98:	f360 0301 	bfi	r3, r0, #0, #2
 8016c9c:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 8016ca0:	79b9      	ldrb	r1, [r7, #6]
 8016ca2:	79ba      	ldrb	r2, [r7, #6]
 8016ca4:	483b      	ldr	r0, [pc, #236]	@ (8016d94 <USBPD_DPM_InitCore+0x150>)
 8016ca6:	460b      	mov	r3, r1
 8016ca8:	005b      	lsls	r3, r3, #1
 8016caa:	440b      	add	r3, r1
 8016cac:	009b      	lsls	r3, r3, #2
 8016cae:	4403      	add	r3, r0
 8016cb0:	791b      	ldrb	r3, [r3, #4]
 8016cb2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8016cb6:	b2d8      	uxtb	r0, r3
 8016cb8:	4935      	ldr	r1, [pc, #212]	@ (8016d90 <USBPD_DPM_InitCore+0x14c>)
 8016cba:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016cbe:	f360 0382 	bfi	r3, r0, #2, #1
 8016cc2:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 8016cc6:	79ba      	ldrb	r2, [r7, #6]
 8016cc8:	4931      	ldr	r1, [pc, #196]	@ (8016d90 <USBPD_DPM_InitCore+0x14c>)
 8016cca:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016cce:	f023 0310 	bic.w	r3, r3, #16
 8016cd2:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 8016cd6:	79ba      	ldrb	r2, [r7, #6]
 8016cd8:	492d      	ldr	r1, [pc, #180]	@ (8016d90 <USBPD_DPM_InitCore+0x14c>)
 8016cda:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016cde:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8016ce2:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 8016ce6:	79bb      	ldrb	r3, [r7, #6]
 8016ce8:	4a29      	ldr	r2, [pc, #164]	@ (8016d90 <USBPD_DPM_InitCore+0x14c>)
 8016cea:	009b      	lsls	r3, r3, #2
 8016cec:	4413      	add	r3, r2
 8016cee:	785a      	ldrb	r2, [r3, #1]
 8016cf0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8016cf4:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 8016cf6:	79bb      	ldrb	r3, [r7, #6]
 8016cf8:	4a25      	ldr	r2, [pc, #148]	@ (8016d90 <USBPD_DPM_InitCore+0x14c>)
 8016cfa:	009b      	lsls	r3, r3, #2
 8016cfc:	4413      	add	r3, r2
 8016cfe:	785a      	ldrb	r2, [r3, #1]
 8016d00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8016d04:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index, (USBPD_CAD_Callbacks *)&CAD_cbs,
 8016d06:	79ba      	ldrb	r2, [r7, #6]
 8016d08:	4613      	mov	r3, r2
 8016d0a:	005b      	lsls	r3, r3, #1
 8016d0c:	4413      	add	r3, r2
 8016d0e:	009b      	lsls	r3, r3, #2
 8016d10:	4a20      	ldr	r2, [pc, #128]	@ (8016d94 <USBPD_DPM_InitCore+0x150>)
 8016d12:	441a      	add	r2, r3
 8016d14:	79bb      	ldrb	r3, [r7, #6]
 8016d16:	009b      	lsls	r3, r3, #2
 8016d18:	491d      	ldr	r1, [pc, #116]	@ (8016d90 <USBPD_DPM_InitCore+0x14c>)
 8016d1a:	440b      	add	r3, r1
 8016d1c:	79b8      	ldrb	r0, [r7, #6]
 8016d1e:	491e      	ldr	r1, [pc, #120]	@ (8016d98 <USBPD_DPM_InitCore+0x154>)
 8016d20:	f7e9 fa7e 	bl	8000220 <USBPD_CAD_Init>
 8016d24:	4603      	mov	r3, r0
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	d001      	beq.n	8016d2e <USBPD_DPM_InitCore+0xea>
 8016d2a:	2302      	movs	r3, #2
 8016d2c:	e02a      	b.n	8016d84 <USBPD_DPM_InitCore+0x140>
                                           (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index], &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 8016d2e:	79ba      	ldrb	r2, [r7, #6]
 8016d30:	4613      	mov	r3, r2
 8016d32:	005b      	lsls	r3, r3, #1
 8016d34:	4413      	add	r3, r2
 8016d36:	009b      	lsls	r3, r3, #2
 8016d38:	4a16      	ldr	r2, [pc, #88]	@ (8016d94 <USBPD_DPM_InitCore+0x150>)
 8016d3a:	1899      	adds	r1, r3, r2
 8016d3c:	79bb      	ldrb	r3, [r7, #6]
 8016d3e:	009b      	lsls	r3, r3, #2
 8016d40:	4a13      	ldr	r2, [pc, #76]	@ (8016d90 <USBPD_DPM_InitCore+0x14c>)
 8016d42:	441a      	add	r2, r3
 8016d44:	79b8      	ldrb	r0, [r7, #6]
 8016d46:	4b15      	ldr	r3, [pc, #84]	@ (8016d9c <USBPD_DPM_InitCore+0x158>)
 8016d48:	f7e9 fb38 	bl	80003bc <USBPD_PE_Init>
 8016d4c:	4603      	mov	r3, r0
 8016d4e:	71fb      	strb	r3, [r7, #7]
 8016d50:	79fb      	ldrb	r3, [r7, #7]
 8016d52:	2b00      	cmp	r3, #0
 8016d54:	d001      	beq.n	8016d5a <USBPD_DPM_InitCore+0x116>
 8016d56:	79fb      	ldrb	r3, [r7, #7]
 8016d58:	e014      	b.n	8016d84 <USBPD_DPM_InitCore+0x140>
                                         &DPM_Params[_port_index], &dpmCallbacks));

  /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 8016d5a:	79bb      	ldrb	r3, [r7, #6]
 8016d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8016d90 <USBPD_DPM_InitCore+0x14c>)
 8016d5e:	009b      	lsls	r3, r3, #2
 8016d60:	4413      	add	r3, r2
 8016d62:	785a      	ldrb	r2, [r3, #1]
 8016d64:	f042 0208 	orr.w	r2, r2, #8
 8016d68:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
  USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 8016d6a:	79bb      	ldrb	r3, [r7, #6]
 8016d6c:	2101      	movs	r1, #1
 8016d6e:	4618      	mov	r0, r3
 8016d70:	f7e9 fa7e 	bl	8000270 <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 8016d74:	79bb      	ldrb	r3, [r7, #6]
 8016d76:	3301      	adds	r3, #1
 8016d78:	71bb      	strb	r3, [r7, #6]
 8016d7a:	79bb      	ldrb	r3, [r7, #6]
 8016d7c:	2b00      	cmp	r3, #0
 8016d7e:	f43f af74 	beq.w	8016c6a <USBPD_DPM_InitCore+0x26>
  }

  return _retr;
 8016d82:	79fb      	ldrb	r3, [r7, #7]
}
 8016d84:	4618      	mov	r0, r3
 8016d86:	3708      	adds	r7, #8
 8016d88:	46bd      	mov	sp, r7
 8016d8a:	bd80      	pop	{r7, pc}
 8016d8c:	30410000 	.word	0x30410000
 8016d90:	2000329c 	.word	0x2000329c
 8016d94:	20000124 	.word	0x20000124
 8016d98:	08018388 	.word	0x08018388
 8016d9c:	08018390 	.word	0x08018390

08016da0 <USBPD_DPM_InitOS>:
/**
  * @brief  Initialize the OS parts (task, queue,... )
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitOS(void)
{
 8016da0:	b580      	push	{r7, lr}
 8016da2:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  CADQueueId = osMessageCreate(osMessageQ(queueCAD), NULL);
  if (osThreadCreate(osThread(CAD), NULL) == NULL)
#else
  CADQueueId = osMessageQueueNew (2, sizeof(uint16_t), NULL);
 8016da4:	2200      	movs	r2, #0
 8016da6:	2102      	movs	r1, #2
 8016da8:	2002      	movs	r0, #2
 8016daa:	f7fc ffa9 	bl	8013d00 <osMessageQueueNew>
 8016dae:	4603      	mov	r3, r0
 8016db0:	4a0c      	ldr	r2, [pc, #48]	@ (8016de4 <USBPD_DPM_InitOS+0x44>)
 8016db2:	6013      	str	r3, [r2, #0]
  if (NULL == osThreadNew(USBPD_CAD_Task, &CADQueueId, &CAD_Thread_Atrr))
 8016db4:	4a0c      	ldr	r2, [pc, #48]	@ (8016de8 <USBPD_DPM_InitOS+0x48>)
 8016db6:	490b      	ldr	r1, [pc, #44]	@ (8016de4 <USBPD_DPM_InitOS+0x44>)
 8016db8:	480c      	ldr	r0, [pc, #48]	@ (8016dec <USBPD_DPM_InitOS+0x4c>)
 8016dba:	f7fc fec7 	bl	8013b4c <osThreadNew>
 8016dbe:	4603      	mov	r3, r0
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	d101      	bne.n	8016dc8 <USBPD_DPM_InitOS+0x28>
#endif /* osCMSIS < 0x20000U */
  {
    return USBPD_ERROR;
 8016dc4:	2302      	movs	r3, #2
 8016dc6:	e00b      	b.n	8016de0 <USBPD_DPM_InitOS+0x40>
  PEQueueId[0] = osMessageCreate(osMessageQ(queuePE), NULL);
#if USBPD_PORT_COUNT == 2
  PEQueueId[1] = osMessageCreate(osMessageQ(queuePE), NULL);
#endif /* USBPD_PORT_COUNT == 2 */
#else
  PEQueueId[0] = osMessageQueueNew (1, sizeof(uint16_t), NULL);
 8016dc8:	2200      	movs	r2, #0
 8016dca:	2102      	movs	r1, #2
 8016dcc:	2001      	movs	r0, #1
 8016dce:	f7fc ff97 	bl	8013d00 <osMessageQueueNew>
 8016dd2:	4603      	mov	r3, r0
 8016dd4:	4a06      	ldr	r2, [pc, #24]	@ (8016df0 <USBPD_DPM_InitOS+0x50>)
 8016dd6:	6013      	str	r3, [r2, #0]
  PEQueueId[1] = osMessageQueueNew (1, sizeof(uint16_t), NULL);
#endif /* USBPD_PORT_COUNT == 2 */
#endif /* osCMSIS < 0x20000U */

  /* PE task to be created on attachment */
  DPM_PEThreadId_Table[USBPD_PORT_0] = NULL;
 8016dd8:	4b06      	ldr	r3, [pc, #24]	@ (8016df4 <USBPD_DPM_InitOS+0x54>)
 8016dda:	2200      	movs	r2, #0
 8016ddc:	601a      	str	r2, [r3, #0]
#if USBPD_PORT_COUNT == 2
  DPM_PEThreadId_Table[USBPD_PORT_1] = NULL;
#endif /* USBPD_PORT_COUNT == 2 */

  return USBPD_OK;
 8016dde:	2300      	movs	r3, #0
}
 8016de0:	4618      	mov	r0, r3
 8016de2:	bd80      	pop	{r7, pc}
 8016de4:	20003290 	.word	0x20003290
 8016de8:	200001d0 	.word	0x200001d0
 8016dec:	08016ead 	.word	0x08016ead
 8016df0:	20003298 	.word	0x20003298
 8016df4:	20003294 	.word	0x20003294

08016df8 <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 8016df8:	b580      	push	{r7, lr}
 8016dfa:	b084      	sub	sp, #16
 8016dfc:	af00      	add	r7, sp, #0
 8016dfe:	4603      	mov	r3, r0
 8016e00:	71fb      	strb	r3, [r7, #7]
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(PEQueueId[PortNum], 0xFFFF, 0);
#else
  uint32_t event = 0xFFFFU;
 8016e02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016e06:	60fb      	str	r3, [r7, #12]
  (void)osMessageQueuePut(PEQueueId[PortNum], &event, 0U, 0U);
 8016e08:	79fb      	ldrb	r3, [r7, #7]
 8016e0a:	4a06      	ldr	r2, [pc, #24]	@ (8016e24 <USBPD_PE_TaskWakeUp+0x2c>)
 8016e0c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8016e10:	f107 010c 	add.w	r1, r7, #12
 8016e14:	2300      	movs	r3, #0
 8016e16:	2200      	movs	r2, #0
 8016e18:	f7fc ffe6 	bl	8013de8 <osMessageQueuePut>
#endif /* osCMSIS < 0x20000U */
}
 8016e1c:	bf00      	nop
 8016e1e:	3710      	adds	r7, #16
 8016e20:	46bd      	mov	sp, r7
 8016e22:	bd80      	pop	{r7, pc}
 8016e24:	20003298 	.word	0x20003298

08016e28 <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 8016e28:	b580      	push	{r7, lr}
 8016e2a:	b082      	sub	sp, #8
 8016e2c:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(CADQueueId, 0xFFFF, 0);
#else
  uint32_t event = 0xFFFFU;
 8016e2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016e32:	607b      	str	r3, [r7, #4]
  (void)osMessageQueuePut(CADQueueId, &event, 0U, 0U);
 8016e34:	4b05      	ldr	r3, [pc, #20]	@ (8016e4c <USBPD_DPM_CADTaskWakeUp+0x24>)
 8016e36:	6818      	ldr	r0, [r3, #0]
 8016e38:	1d39      	adds	r1, r7, #4
 8016e3a:	2300      	movs	r3, #0
 8016e3c:	2200      	movs	r2, #0
 8016e3e:	f7fc ffd3 	bl	8013de8 <osMessageQueuePut>
#endif /* osCMSIS < 0x20000U */
}
 8016e42:	bf00      	nop
 8016e44:	3708      	adds	r7, #8
 8016e46:	46bd      	mov	sp, r7
 8016e48:	bd80      	pop	{r7, pc}
 8016e4a:	bf00      	nop
 8016e4c:	20003290 	.word	0x20003290

08016e50 <USBPD_PE_Task_P0>:
  * @brief  Main task for PE layer on Port0
  * @param  argument Not used
  * @retval None
  */
void USBPD_PE_Task_P0(void *argument)
{
 8016e50:	b580      	push	{r7, lr}
 8016e52:	b082      	sub	sp, #8
 8016e54:	af00      	add	r7, sp, #0
 8016e56:	6078      	str	r0, [r7, #4]
  PE_Task(USBPD_PORT_0);
 8016e58:	2000      	movs	r0, #0
 8016e5a:	f000 f80f 	bl	8016e7c <PE_Task>
}
 8016e5e:	bf00      	nop
 8016e60:	3708      	adds	r7, #8
 8016e62:	46bd      	mov	sp, r7
 8016e64:	bd80      	pop	{r7, pc}

08016e66 <USBPD_PE_Task_P1>:
  * @brief  Main task for PE layer on Port1
  * @param  argument Not used
  * @retval None
  */
void USBPD_PE_Task_P1(void *argument)
{
 8016e66:	b580      	push	{r7, lr}
 8016e68:	b082      	sub	sp, #8
 8016e6a:	af00      	add	r7, sp, #0
 8016e6c:	6078      	str	r0, [r7, #4]
  PE_Task(USBPD_PORT_1);
 8016e6e:	2001      	movs	r0, #1
 8016e70:	f000 f804 	bl	8016e7c <PE_Task>
}
 8016e74:	bf00      	nop
 8016e76:	3708      	adds	r7, #8
 8016e78:	46bd      	mov	sp, r7
 8016e7a:	bd80      	pop	{r7, pc}

08016e7c <PE_Task>:
  * @brief  Main task for PE layer
  * @param  argument Not used
  * @retval None
  */
static void PE_Task(uint32_t PortNum)
{
 8016e7c:	b590      	push	{r4, r7, lr}
 8016e7e:	b085      	sub	sp, #20
 8016e80:	af00      	add	r7, sp, #0
 8016e82:	6078      	str	r0, [r7, #4]
  for (;;)
  {
    uint32_t event;
    (void)osMessageQueueGet(PEQueueId[PortNum], &event, NULL,
 8016e84:	4a08      	ldr	r2, [pc, #32]	@ (8016ea8 <PE_Task+0x2c>)
 8016e86:	687b      	ldr	r3, [r7, #4]
 8016e88:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016e8c:	687b      	ldr	r3, [r7, #4]
 8016e8e:	b2db      	uxtb	r3, r3
 8016e90:	4618      	mov	r0, r3
 8016e92:	f7e9 fb51 	bl	8000538 <USBPD_PE_StateMachine_DRP>
 8016e96:	4603      	mov	r3, r0
 8016e98:	f107 010c 	add.w	r1, r7, #12
 8016e9c:	2200      	movs	r2, #0
 8016e9e:	4620      	mov	r0, r4
 8016ea0:	f7fd f802 	bl	8013ea8 <osMessageQueueGet>
  {
 8016ea4:	bf00      	nop
 8016ea6:	e7ed      	b.n	8016e84 <PE_Task+0x8>
 8016ea8:	20003298 	.word	0x20003298

08016eac <USBPD_CAD_Task>:
#if (osCMSIS < 0x20000U)
void USBPD_CAD_Task(void const *argument)
#else
void USBPD_CAD_Task(void *argument)
#endif /* osCMSIS < 0x20000U */
{
 8016eac:	b590      	push	{r4, r7, lr}
 8016eae:	b085      	sub	sp, #20
 8016eb0:	af00      	add	r7, sp, #0
 8016eb2:	6078      	str	r0, [r7, #4]
  {
#if (osCMSIS < 0x20000U)
    osMessageGet(CADQueueId, USBPD_CAD_Process());
#else
    uint32_t event;
    (void)osMessageQueueGet(CADQueueId, &event, NULL, USBPD_CAD_Process());
 8016eb4:	4b06      	ldr	r3, [pc, #24]	@ (8016ed0 <USBPD_CAD_Task+0x24>)
 8016eb6:	681c      	ldr	r4, [r3, #0]
 8016eb8:	f7e9 f9e1 	bl	800027e <USBPD_CAD_Process>
 8016ebc:	4603      	mov	r3, r0
 8016ebe:	f107 010c 	add.w	r1, r7, #12
 8016ec2:	2200      	movs	r2, #0
 8016ec4:	4620      	mov	r0, r4
 8016ec6:	f7fc ffef 	bl	8013ea8 <osMessageQueueGet>
  {
 8016eca:	bf00      	nop
 8016ecc:	e7f2      	b.n	8016eb4 <USBPD_CAD_Task+0x8>
 8016ece:	bf00      	nop
 8016ed0:	20003290 	.word	0x20003290

08016ed4 <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 8016ed4:	b580      	push	{r7, lr}
 8016ed6:	b084      	sub	sp, #16
 8016ed8:	af00      	add	r7, sp, #0
 8016eda:	4603      	mov	r3, r0
 8016edc:	603a      	str	r2, [r7, #0]
 8016ede:	71fb      	strb	r3, [r7, #7]
 8016ee0:	460b      	mov	r3, r1
 8016ee2:	71bb      	strb	r3, [r7, #6]

  switch (State)
 8016ee4:	79bb      	ldrb	r3, [r7, #6]
 8016ee6:	3b01      	subs	r3, #1
 8016ee8:	2b03      	cmp	r3, #3
 8016eea:	d867      	bhi.n	8016fbc <USBPD_DPM_CADCallback+0xe8>
 8016eec:	a201      	add	r2, pc, #4	@ (adr r2, 8016ef4 <USBPD_DPM_CADCallback+0x20>)
 8016eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016ef2:	bf00      	nop
 8016ef4:	08016f21 	.word	0x08016f21
 8016ef8:	08016f13 	.word	0x08016f13
 8016efc:	08016f21 	.word	0x08016f21
 8016f00:	08016f05 	.word	0x08016f05
    case USBPD_CAD_EVENT_ATTEMC :
    {
#ifdef _VCONN_SUPPORT
      DPM_Params[PortNum].VconnStatus = USBPD_TRUE;
#endif /* _VCONN_SUPPORT */
      DPM_ManageAttachedState(PortNum, State, Cc);
 8016f04:	79b9      	ldrb	r1, [r7, #6]
 8016f06:	79fb      	ldrb	r3, [r7, #7]
 8016f08:	683a      	ldr	r2, [r7, #0]
 8016f0a:	4618      	mov	r0, r3
 8016f0c:	f000 f860 	bl	8016fd0 <DPM_ManageAttachedState>
#ifdef _VCONN_SUPPORT
      DPM_CORE_DEBUG_TRACE(PortNum, "Note: VconnStatus=TRUE");
#endif /* _VCONN_SUPPORT */
      break;
 8016f10:	e055      	b.n	8016fbe <USBPD_DPM_CADCallback+0xea>
    }
    case USBPD_CAD_EVENT_ATTACHED :
      DPM_ManageAttachedState(PortNum, State, Cc);
 8016f12:	79b9      	ldrb	r1, [r7, #6]
 8016f14:	79fb      	ldrb	r3, [r7, #7]
 8016f16:	683a      	ldr	r2, [r7, #0]
 8016f18:	4618      	mov	r0, r3
 8016f1a:	f000 f859 	bl	8016fd0 <DPM_ManageAttachedState>
      break;
 8016f1e:	e04e      	b.n	8016fbe <USBPD_DPM_CADCallback+0xea>
    case USBPD_CAD_EVENT_DETACHED :
    case USBPD_CAD_EVENT_EMC :
    {
      /* The ufp is detached */
      (void)USBPD_PE_IsCableConnected(PortNum, 0);
 8016f20:	79fb      	ldrb	r3, [r7, #7]
 8016f22:	2100      	movs	r1, #0
 8016f24:	4618      	mov	r0, r3
 8016f26:	f7e9 faf2 	bl	800050e <USBPD_PE_IsCableConnected>
      /* Terminate PE task */
      if (DPM_PEThreadId_Table[PortNum] != NULL)
 8016f2a:	79fb      	ldrb	r3, [r7, #7]
 8016f2c:	4a26      	ldr	r2, [pc, #152]	@ (8016fc8 <USBPD_DPM_CADCallback+0xf4>)
 8016f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016f32:	2b00      	cmp	r3, #0
 8016f34:	d023      	beq.n	8016f7e <USBPD_DPM_CADCallback+0xaa>
      {
        uint8_t _timeout = 0;
 8016f36:	2300      	movs	r3, #0
 8016f38:	73fb      	strb	r3, [r7, #15]
        /* Let time to PE to complete the ongoing action */
        while (eBlocked != eTaskGetState(DPM_PEThreadId_Table[PortNum]))
 8016f3a:	e008      	b.n	8016f4e <USBPD_DPM_CADCallback+0x7a>
        {
          osDelay(1);
 8016f3c:	2001      	movs	r0, #1
 8016f3e:	f7fc fec4 	bl	8013cca <osDelay>
          _timeout++;
 8016f42:	7bfb      	ldrb	r3, [r7, #15]
 8016f44:	3301      	adds	r3, #1
 8016f46:	73fb      	strb	r3, [r7, #15]
          if (_timeout > 30)
 8016f48:	7bfb      	ldrb	r3, [r7, #15]
 8016f4a:	2b1e      	cmp	r3, #30
 8016f4c:	d80a      	bhi.n	8016f64 <USBPD_DPM_CADCallback+0x90>
        while (eBlocked != eTaskGetState(DPM_PEThreadId_Table[PortNum]))
 8016f4e:	79fb      	ldrb	r3, [r7, #7]
 8016f50:	4a1d      	ldr	r2, [pc, #116]	@ (8016fc8 <USBPD_DPM_CADCallback+0xf4>)
 8016f52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016f56:	4618      	mov	r0, r3
 8016f58:	f7fe f90c 	bl	8015174 <eTaskGetState>
 8016f5c:	4603      	mov	r3, r0
 8016f5e:	2b02      	cmp	r3, #2
 8016f60:	d1ec      	bne.n	8016f3c <USBPD_DPM_CADCallback+0x68>
 8016f62:	e000      	b.n	8016f66 <USBPD_DPM_CADCallback+0x92>
          {
            break;
 8016f64:	bf00      	nop
          }
        };

        /* Kill PE task */
        osThreadTerminate(DPM_PEThreadId_Table[PortNum]);
 8016f66:	79fb      	ldrb	r3, [r7, #7]
 8016f68:	4a17      	ldr	r2, [pc, #92]	@ (8016fc8 <USBPD_DPM_CADCallback+0xf4>)
 8016f6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016f6e:	4618      	mov	r0, r3
 8016f70:	f7fc fe7e 	bl	8013c70 <osThreadTerminate>
        DPM_PEThreadId_Table[PortNum] = NULL;
 8016f74:	79fb      	ldrb	r3, [r7, #7]
 8016f76:	4a14      	ldr	r2, [pc, #80]	@ (8016fc8 <USBPD_DPM_CADCallback+0xf4>)
 8016f78:	2100      	movs	r1, #0
 8016f7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 8016f7e:	79fa      	ldrb	r2, [r7, #7]
 8016f80:	4912      	ldr	r1, [pc, #72]	@ (8016fcc <USBPD_DPM_CADCallback+0xf8>)
 8016f82:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016f86:	f023 0310 	bic.w	r3, r3, #16
 8016f8a:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
      DPM_Params[PortNum].ActiveCCIs = CCNONE;
 8016f8e:	79fa      	ldrb	r2, [r7, #7]
 8016f90:	490e      	ldr	r1, [pc, #56]	@ (8016fcc <USBPD_DPM_CADCallback+0xf8>)
 8016f92:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016f96:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8016f9a:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 8016f9e:	79fb      	ldrb	r3, [r7, #7]
 8016fa0:	4a0a      	ldr	r2, [pc, #40]	@ (8016fcc <USBPD_DPM_CADCallback+0xf8>)
 8016fa2:	009b      	lsls	r3, r3, #2
 8016fa4:	4413      	add	r3, r2
 8016fa6:	785a      	ldrb	r2, [r3, #1]
 8016fa8:	f022 0207 	bic.w	r2, r2, #7
 8016fac:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 8016fae:	79ba      	ldrb	r2, [r7, #6]
 8016fb0:	79fb      	ldrb	r3, [r7, #7]
 8016fb2:	4611      	mov	r1, r2
 8016fb4:	4618      	mov	r0, r3
 8016fb6:	f000 f8df 	bl	8017178 <USBPD_DPM_UserCableDetection>
#ifdef _VCONN_SUPPORT
      DPM_Params[PortNum].VconnCCIs = CCNONE;
      DPM_Params[PortNum].VconnStatus = USBPD_FALSE;
      DPM_CORE_DEBUG_TRACE(PortNum, "Note: VconnStatus=FALSE");
#endif /* _VCONN_SUPPORT */
      break;
 8016fba:	e000      	b.n	8016fbe <USBPD_DPM_CADCallback+0xea>
    }
    default :
      /* nothing to do */
      break;
 8016fbc:	bf00      	nop
  }
}
 8016fbe:	bf00      	nop
 8016fc0:	3710      	adds	r7, #16
 8016fc2:	46bd      	mov	sp, r7
 8016fc4:	bd80      	pop	{r7, pc}
 8016fc6:	bf00      	nop
 8016fc8:	20003294 	.word	0x20003294
 8016fcc:	2000329c 	.word	0x2000329c

08016fd0 <DPM_ManageAttachedState>:

static void DPM_ManageAttachedState(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 8016fd0:	b590      	push	{r4, r7, lr}
 8016fd2:	b083      	sub	sp, #12
 8016fd4:	af00      	add	r7, sp, #0
 8016fd6:	4603      	mov	r3, r0
 8016fd8:	603a      	str	r2, [r7, #0]
 8016fda:	71fb      	strb	r3, [r7, #7]
 8016fdc:	460b      	mov	r3, r1
 8016fde:	71bb      	strb	r3, [r7, #6]
  if (CC2 == Cc)
  {
    DPM_Params[PortNum].VconnCCIs = CC1;
  }
#endif /* _VCONN_SUPPORT */
  DPM_Params[PortNum].ActiveCCIs = Cc;
 8016fe0:	79fa      	ldrb	r2, [r7, #7]
 8016fe2:	683b      	ldr	r3, [r7, #0]
 8016fe4:	f003 0303 	and.w	r3, r3, #3
 8016fe8:	b2d8      	uxtb	r0, r3
 8016fea:	491c      	ldr	r1, [pc, #112]	@ (801705c <DPM_ManageAttachedState+0x8c>)
 8016fec:	f811 3022 	ldrb.w	r3, [r1, r2, lsl #2]
 8016ff0:	f360 1387 	bfi	r3, r0, #6, #2
 8016ff4:	f801 3022 	strb.w	r3, [r1, r2, lsl #2]
  (void)USBPD_PE_IsCableConnected(PortNum, 1);
 8016ff8:	79fb      	ldrb	r3, [r7, #7]
 8016ffa:	2101      	movs	r1, #1
 8016ffc:	4618      	mov	r0, r3
 8016ffe:	f7e9 fa86 	bl	800050e <USBPD_PE_IsCableConnected>

  USBPD_DPM_UserCableDetection(PortNum, State);
 8017002:	79ba      	ldrb	r2, [r7, #6]
 8017004:	79fb      	ldrb	r3, [r7, #7]
 8017006:	4611      	mov	r1, r2
 8017008:	4618      	mov	r0, r3
 801700a:	f000 f8b5 	bl	8017178 <USBPD_DPM_UserCableDetection>

  /* Create PE task */
  if (DPM_PEThreadId_Table[PortNum] == NULL)
 801700e:	79fb      	ldrb	r3, [r7, #7]
 8017010:	4a13      	ldr	r2, [pc, #76]	@ (8017060 <DPM_ManageAttachedState+0x90>)
 8017012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017016:	2b00      	cmp	r3, #0
 8017018:	d11c      	bne.n	8017054 <DPM_ManageAttachedState+0x84>
  {
#if (osCMSIS < 0x20000U)
    DPM_PEThreadId_Table[PortNum] = osThreadCreate(OSTHREAD_PE(PortNum), (void *)((uint32_t)PortNum));
#else
    DPM_PEThreadId_Table[PortNum] = osThreadNew(OSTHREAD_PE(PortNum), NULL, OSTHREAD_PE_ATTR(PortNum));
 801701a:	79fb      	ldrb	r3, [r7, #7]
 801701c:	2b00      	cmp	r3, #0
 801701e:	d101      	bne.n	8017024 <DPM_ManageAttachedState+0x54>
 8017020:	4810      	ldr	r0, [pc, #64]	@ (8017064 <DPM_ManageAttachedState+0x94>)
 8017022:	e000      	b.n	8017026 <DPM_ManageAttachedState+0x56>
 8017024:	4810      	ldr	r0, [pc, #64]	@ (8017068 <DPM_ManageAttachedState+0x98>)
 8017026:	79fb      	ldrb	r3, [r7, #7]
 8017028:	2b00      	cmp	r3, #0
 801702a:	d101      	bne.n	8017030 <DPM_ManageAttachedState+0x60>
 801702c:	4b0f      	ldr	r3, [pc, #60]	@ (801706c <DPM_ManageAttachedState+0x9c>)
 801702e:	e000      	b.n	8017032 <DPM_ManageAttachedState+0x62>
 8017030:	4b0f      	ldr	r3, [pc, #60]	@ (8017070 <DPM_ManageAttachedState+0xa0>)
 8017032:	79fc      	ldrb	r4, [r7, #7]
 8017034:	461a      	mov	r2, r3
 8017036:	2100      	movs	r1, #0
 8017038:	f7fc fd88 	bl	8013b4c <osThreadNew>
 801703c:	4603      	mov	r3, r0
 801703e:	4a08      	ldr	r2, [pc, #32]	@ (8017060 <DPM_ManageAttachedState+0x90>)
 8017040:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
#endif /* osCMSIS < 0x20000U */
    if (DPM_PEThreadId_Table[PortNum] == NULL)
 8017044:	79fb      	ldrb	r3, [r7, #7]
 8017046:	4a06      	ldr	r2, [pc, #24]	@ (8017060 <DPM_ManageAttachedState+0x90>)
 8017048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801704c:	2b00      	cmp	r3, #0
 801704e:	d101      	bne.n	8017054 <DPM_ManageAttachedState+0x84>
    {
      /* should not occur. May be an issue with FreeRTOS heap size too small */
      while (1);
 8017050:	bf00      	nop
 8017052:	e7fd      	b.n	8017050 <DPM_ManageAttachedState+0x80>
    }
  }
}
 8017054:	bf00      	nop
 8017056:	370c      	adds	r7, #12
 8017058:	46bd      	mov	sp, r7
 801705a:	bd90      	pop	{r4, r7, pc}
 801705c:	2000329c 	.word	0x2000329c
 8017060:	20003294 	.word	0x20003294
 8017064:	08016e51 	.word	0x08016e51
 8017068:	08016e67 	.word	0x08016e67
 801706c:	20000188 	.word	0x20000188
 8017070:	200001ac 	.word	0x200001ac

08017074 <USBPD_PWR_IF_SetProfile>:
  * @brief  Sets the required power profile, now it works only with Fixed ones
  * @param  PortNum Port number
  * @retval USBPD status
*/
USBPD_StatusTypeDef USBPD_PWR_IF_SetProfile(uint8_t PortNum)
{
 8017074:	b480      	push	{r7}
 8017076:	b085      	sub	sp, #20
 8017078:	af00      	add	r7, sp, #0
 801707a:	4603      	mov	r3, r0
 801707c:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_PWR_IF_SetProfile */
  USBPD_StatusTypeDef      _status = USBPD_ERROR;
 801707e:	2302      	movs	r3, #2
 8017080:	73fb      	strb	r3, [r7, #15]
/*   if (BSP_ERROR_NONE == BSP_USBPD_PWR_VBUSSetVoltage_Fixed(PortNum, 5000, 3000, 3000))
  {
     _status = USBPD_OK;
  }
 */
  return _status;
 8017082:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_PWR_IF_SetProfile */
}
 8017084:	4618      	mov	r0, r3
 8017086:	3714      	adds	r7, #20
 8017088:	46bd      	mov	sp, r7
 801708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801708e:	4770      	bx	lr

08017090 <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 8017090:	b580      	push	{r7, lr}
 8017092:	b084      	sub	sp, #16
 8017094:	af00      	add	r7, sp, #0
 8017096:	4603      	mov	r3, r0
 8017098:	460a      	mov	r2, r1
 801709a:	71fb      	strb	r3, [r7, #7]
 801709c:	4613      	mov	r3, r2
 801709e:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 80170a0:	2302      	movs	r3, #2
 80170a2:	73fb      	strb	r3, [r7, #15]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 80170a4:	79fb      	ldrb	r3, [r7, #7]
 80170a6:	2b00      	cmp	r3, #0
 80170a8:	d001      	beq.n	80170ae <USBPD_PWR_IF_SupplyReady+0x1e>
  {
    return USBPD_ERROR;
 80170aa:	2302      	movs	r3, #2
 80170ac:	e01c      	b.n	80170e8 <USBPD_PWR_IF_SupplyReady+0x58>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 80170ae:	79fb      	ldrb	r3, [r7, #7]
 80170b0:	f107 0208 	add.w	r2, r7, #8
 80170b4:	4611      	mov	r1, r2
 80170b6:	4618      	mov	r0, r3
 80170b8:	f000 f9c4 	bl	8017444 <BSP_USBPD_PWR_VBUSGetVoltage>
  if (USBPD_VSAFE_0V == Vsafe)
 80170bc:	79bb      	ldrb	r3, [r7, #6]
 80170be:	2b00      	cmp	r3, #0
 80170c0:	d109      	bne.n	80170d6 <USBPD_PWR_IF_SupplyReady+0x46>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 80170c2:	68bb      	ldr	r3, [r7, #8]
 80170c4:	f240 22ed 	movw	r2, #749	@ 0x2ed
 80170c8:	4293      	cmp	r3, r2
 80170ca:	d801      	bhi.n	80170d0 <USBPD_PWR_IF_SupplyReady+0x40>
 80170cc:	2300      	movs	r3, #0
 80170ce:	e000      	b.n	80170d2 <USBPD_PWR_IF_SupplyReady+0x42>
 80170d0:	2302      	movs	r3, #2
 80170d2:	73fb      	strb	r3, [r7, #15]
 80170d4:	e007      	b.n	80170e6 <USBPD_PWR_IF_SupplyReady+0x56>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 80170d6:	68bb      	ldr	r3, [r7, #8]
 80170d8:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 80170dc:	d901      	bls.n	80170e2 <USBPD_PWR_IF_SupplyReady+0x52>
 80170de:	2300      	movs	r3, #0
 80170e0:	e000      	b.n	80170e4 <USBPD_PWR_IF_SupplyReady+0x54>
 80170e2:	2302      	movs	r3, #2
 80170e4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80170e6:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 80170e8:	4618      	mov	r0, r3
 80170ea:	3710      	adds	r7, #16
 80170ec:	46bd      	mov	sp, r7
 80170ee:	bd80      	pop	{r7, pc}

080170f0 <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 80170f0:	b580      	push	{r7, lr}
 80170f2:	b084      	sub	sp, #16
 80170f4:	af00      	add	r7, sp, #0
 80170f6:	4603      	mov	r3, r0
 80170f8:	460a      	mov	r2, r1
 80170fa:	71fb      	strb	r3, [r7, #7]
 80170fc:	4613      	mov	r3, r2
 80170fe:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 8017100:	2300      	movs	r3, #0
 8017102:	73fb      	strb	r3, [r7, #15]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 8017104:	79fb      	ldrb	r3, [r7, #7]
 8017106:	4618      	mov	r0, r3
 8017108:	f7fa fd24 	bl	8011b54 <HW_IF_PWR_GetVoltage>
 801710c:	4603      	mov	r3, r0
 801710e:	60bb      	str	r3, [r7, #8]

  switch(PowerTypeStatus)
 8017110:	79bb      	ldrb	r3, [r7, #6]
 8017112:	2b02      	cmp	r3, #2
 8017114:	d015      	beq.n	8017142 <USBPD_PWR_IF_GetVBUSStatus+0x52>
 8017116:	2b02      	cmp	r3, #2
 8017118:	dc1a      	bgt.n	8017150 <USBPD_PWR_IF_GetVBUSStatus+0x60>
 801711a:	2b00      	cmp	r3, #0
 801711c:	d002      	beq.n	8017124 <USBPD_PWR_IF_GetVBUSStatus+0x34>
 801711e:	2b01      	cmp	r3, #1
 8017120:	d008      	beq.n	8017134 <USBPD_PWR_IF_GetVBUSStatus+0x44>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 8017122:	e015      	b.n	8017150 <USBPD_PWR_IF_GetVBUSStatus+0x60>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8017124:	68bb      	ldr	r3, [r7, #8]
 8017126:	f240 22ed 	movw	r2, #749	@ 0x2ed
 801712a:	4293      	cmp	r3, r2
 801712c:	d812      	bhi.n	8017154 <USBPD_PWR_IF_GetVBUSStatus+0x64>
 801712e:	2301      	movs	r3, #1
 8017130:	73fb      	strb	r3, [r7, #15]
    break;
 8017132:	e00f      	b.n	8017154 <USBPD_PWR_IF_GetVBUSStatus+0x64>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8017134:	68bb      	ldr	r3, [r7, #8]
 8017136:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 801713a:	d30d      	bcc.n	8017158 <USBPD_PWR_IF_GetVBUSStatus+0x68>
 801713c:	2301      	movs	r3, #1
 801713e:	73fb      	strb	r3, [r7, #15]
    break;
 8017140:	e00a      	b.n	8017158 <USBPD_PWR_IF_GetVBUSStatus+0x68>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 8017142:	68bb      	ldr	r3, [r7, #8]
 8017144:	f5b3 6f2f 	cmp.w	r3, #2800	@ 0xaf0
 8017148:	d208      	bcs.n	801715c <USBPD_PWR_IF_GetVBUSStatus+0x6c>
 801714a:	2301      	movs	r3, #1
 801714c:	73fb      	strb	r3, [r7, #15]
    break;
 801714e:	e005      	b.n	801715c <USBPD_PWR_IF_GetVBUSStatus+0x6c>
    break;
 8017150:	bf00      	nop
 8017152:	e004      	b.n	801715e <USBPD_PWR_IF_GetVBUSStatus+0x6e>
    break;
 8017154:	bf00      	nop
 8017156:	e002      	b.n	801715e <USBPD_PWR_IF_GetVBUSStatus+0x6e>
    break;
 8017158:	bf00      	nop
 801715a:	e000      	b.n	801715e <USBPD_PWR_IF_GetVBUSStatus+0x6e>
    break;
 801715c:	bf00      	nop
  }
  return _status;
 801715e:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 8017160:	4618      	mov	r0, r3
 8017162:	3710      	adds	r7, #16
 8017164:	46bd      	mov	sp, r7
 8017166:	bd80      	pop	{r7, pc}

08017168 <USBPD_DPM_UserInit>:
/**
  * @brief  Initialize DPM (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD Status
  */
USBPD_StatusTypeDef USBPD_DPM_UserInit(void)
{
 8017168:	b480      	push	{r7}
 801716a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN USBPD_DPM_UserInit */
  return USBPD_OK;
 801716c:	2300      	movs	r3, #0
/* USER CODE END USBPD_DPM_UserInit */
}
 801716e:	4618      	mov	r0, r3
 8017170:	46bd      	mov	sp, r7
 8017172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017176:	4770      	bx	lr

08017178 <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 8017178:	b480      	push	{r7}
 801717a:	b083      	sub	sp, #12
 801717c:	af00      	add	r7, sp, #0
 801717e:	4603      	mov	r3, r0
 8017180:	460a      	mov	r2, r1
 8017182:	71fb      	strb	r3, [r7, #7]
 8017184:	4613      	mov	r3, r2
 8017186:	71bb      	strb	r3, [r7, #6]
      // }
      // break;
    // }
  // }
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 8017188:	bf00      	nop
 801718a:	370c      	adds	r7, #12
 801718c:	46bd      	mov	sp, r7
 801718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017192:	4770      	bx	lr

08017194 <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 8017194:	b480      	push	{r7}
 8017196:	b083      	sub	sp, #12
 8017198:	af00      	add	r7, sp, #0
 801719a:	4603      	mov	r3, r0
 801719c:	460a      	mov	r2, r1
 801719e:	71fb      	strb	r3, [r7, #7]
 80171a0:	4613      	mov	r3, r2
 80171a2:	71bb      	strb	r3, [r7, #6]
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
      break;
 80171a4:	bf00      	nop
  }
/* USER CODE END USBPD_DPM_Notification */
}
 80171a6:	bf00      	nop
 80171a8:	370c      	adds	r7, #12
 80171aa:	46bd      	mov	sp, r7
 80171ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171b0:	4770      	bx	lr

080171b2 <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 80171b2:	b480      	push	{r7}
 80171b4:	b083      	sub	sp, #12
 80171b6:	af00      	add	r7, sp, #0
 80171b8:	4603      	mov	r3, r0
 80171ba:	6039      	str	r1, [r7, #0]
 80171bc:	71fb      	strb	r3, [r7, #7]
 80171be:	4613      	mov	r3, r2
 80171c0:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
/* USER CODE END USBPD_DPM_HardReset */
}
 80171c2:	bf00      	nop
 80171c4:	370c      	adds	r7, #12
 80171c6:	46bd      	mov	sp, r7
 80171c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171cc:	4770      	bx	lr

080171ce <USBPD_DPM_SetupNewPower>:
  * @brief  Request the DPM to setup the new power level.
  * @param  PortNum The current port number
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_SetupNewPower(uint8_t PortNum)
{
 80171ce:	b580      	push	{r7, lr}
 80171d0:	b082      	sub	sp, #8
 80171d2:	af00      	add	r7, sp, #0
 80171d4:	4603      	mov	r3, r0
 80171d6:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_DPM_SetupNewPower */
  return USBPD_PWR_IF_SetProfile(PortNum);
 80171d8:	79fb      	ldrb	r3, [r7, #7]
 80171da:	4618      	mov	r0, r3
 80171dc:	f7ff ff4a 	bl	8017074 <USBPD_PWR_IF_SetProfile>
 80171e0:	4603      	mov	r3, r0
/* USER CODE END USBPD_DPM_SetupNewPower */
}
 80171e2:	4618      	mov	r0, r3
 80171e4:	3708      	adds	r7, #8
 80171e6:	46bd      	mov	sp, r7
 80171e8:	bd80      	pop	{r7, pc}

080171ea <USBPD_DPM_EvaluatePowerRoleSwap>:
  * @brief  Evaluate the swap request from PE.
  * @param  PortNum The current port number
  * @retval USBPD_ACCEPT, USBPD_WAIT, USBPD_REJECT
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluatePowerRoleSwap(uint8_t PortNum)
{
 80171ea:	b480      	push	{r7}
 80171ec:	b083      	sub	sp, #12
 80171ee:	af00      	add	r7, sp, #0
 80171f0:	4603      	mov	r3, r0
 80171f2:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_DPM_EvaluatePowerRoleSwap */
  return USBPD_ACCEPT;
 80171f4:	230a      	movs	r3, #10
/* USER CODE END USBPD_DPM_EvaluatePowerRoleSwap */
}
 80171f6:	4618      	mov	r0, r3
 80171f8:	370c      	adds	r7, #12
 80171fa:	46bd      	mov	sp, r7
 80171fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017200:	4770      	bx	lr

08017202 <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 8017202:	b480      	push	{r7}
 8017204:	b085      	sub	sp, #20
 8017206:	af00      	add	r7, sp, #0
 8017208:	60ba      	str	r2, [r7, #8]
 801720a:	607b      	str	r3, [r7, #4]
 801720c:	4603      	mov	r3, r0
 801720e:	73fb      	strb	r3, [r7, #15]
 8017210:	460b      	mov	r3, r1
 8017212:	73bb      	strb	r3, [r7, #14]
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
    break;
 8017214:	bf00      	nop
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 8017216:	bf00      	nop
 8017218:	3714      	adds	r7, #20
 801721a:	46bd      	mov	sp, r7
 801721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017220:	4770      	bx	lr

08017222 <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 8017222:	b480      	push	{r7}
 8017224:	b085      	sub	sp, #20
 8017226:	af00      	add	r7, sp, #0
 8017228:	60ba      	str	r2, [r7, #8]
 801722a:	607b      	str	r3, [r7, #4]
 801722c:	4603      	mov	r3, r0
 801722e:	73fb      	strb	r3, [r7, #15]
 8017230:	460b      	mov	r3, r1
 8017232:	73bb      	strb	r3, [r7, #14]
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
    break;
 8017234:	bf00      	nop
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

}
 8017236:	bf00      	nop
 8017238:	3714      	adds	r7, #20
 801723a:	46bd      	mov	sp, r7
 801723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017240:	4770      	bx	lr

08017242 <USBPD_DPM_EvaluateRequest>:
  * @param  PortNum Port number
  * @param  PtrPowerObject  Pointer on the power data object
  * @retval USBPD status : USBPD_ACCEPT, USBPD_REJECT, USBPD_WAIT, USBPD_GOTOMIN
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateRequest(uint8_t PortNum, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObject)
{
 8017242:	b480      	push	{r7}
 8017244:	b083      	sub	sp, #12
 8017246:	af00      	add	r7, sp, #0
 8017248:	4603      	mov	r3, r0
 801724a:	6039      	str	r1, [r7, #0]
 801724c:	71fb      	strb	r3, [r7, #7]
    Set power data object to initialize value.
    This parameter is used by the stack to start or not tPPSTimeout
    (in case of USBPD_CORE_PDO_TYPE_APDO, stack will wait for periodic request
    from the port partner in PPS mode).
  */
  *PtrPowerObject = USBPD_CORE_PDO_TYPE_FIXED;
 801724e:	683b      	ldr	r3, [r7, #0]
 8017250:	2200      	movs	r2, #0
 8017252:	601a      	str	r2, [r3, #0]

  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_EvaluateRequest");
  return USBPD_REJECT;
 8017254:	230c      	movs	r3, #12
/* USER CODE END USBPD_DPM_EvaluateRequest */
}
 8017256:	4618      	mov	r0, r3
 8017258:	370c      	adds	r7, #12
 801725a:	46bd      	mov	sp, r7
 801725c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017260:	4770      	bx	lr

08017262 <USBPD_DPM_SNK_EvaluateCapabilities>:
  * @param  PtrRequestData  Pointer on selected request data object
  * @param  PtrPowerObjectType  Pointer on the power data object
  * @retval None
  */
void USBPD_DPM_SNK_EvaluateCapabilities(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 8017262:	b480      	push	{r7}
 8017264:	b085      	sub	sp, #20
 8017266:	af00      	add	r7, sp, #0
 8017268:	4603      	mov	r3, r0
 801726a:	60b9      	str	r1, [r7, #8]
 801726c:	607a      	str	r2, [r7, #4]
 801726e:	73fb      	strb	r3, [r7, #15]
/* USER CODE BEGIN USBPD_DPM_SNK_EvaluateCapabilities */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SNK_EvaluateCapabilities");
/* USER CODE END USBPD_DPM_SNK_EvaluateCapabilities */
}
 8017270:	bf00      	nop
 8017272:	3714      	adds	r7, #20
 8017274:	46bd      	mov	sp, r7
 8017276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801727a:	4770      	bx	lr

0801727c <USBPD_DPM_PowerRoleSwap>:
  * @param  CurrentRole the current role
  * @param  Status status on power role swap event
  * @retval None
  */
void USBPD_DPM_PowerRoleSwap(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_PRS_Status_TypeDef Status)
{
 801727c:	b480      	push	{r7}
 801727e:	b083      	sub	sp, #12
 8017280:	af00      	add	r7, sp, #0
 8017282:	4603      	mov	r3, r0
 8017284:	6039      	str	r1, [r7, #0]
 8017286:	71fb      	strb	r3, [r7, #7]
 8017288:	4613      	mov	r3, r2
 801728a:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_DPM_PowerRoleSwap */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_PowerRoleSwap");
/* USER CODE END USBPD_DPM_PowerRoleSwap */
}
 801728c:	bf00      	nop
 801728e:	370c      	adds	r7, #12
 8017290:	46bd      	mov	sp, r7
 8017292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017296:	4770      	bx	lr

08017298 <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 8017298:	b480      	push	{r7}
 801729a:	b083      	sub	sp, #12
 801729c:	af00      	add	r7, sp, #0
 801729e:	603a      	str	r2, [r7, #0]
 80172a0:	461a      	mov	r2, r3
 80172a2:	4603      	mov	r3, r0
 80172a4:	71fb      	strb	r3, [r7, #7]
 80172a6:	460b      	mov	r3, r1
 80172a8:	71bb      	strb	r3, [r7, #6]
 80172aa:	4613      	mov	r3, r2
 80172ac:	80bb      	strh	r3, [r7, #4]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 80172ae:	bf00      	nop
 80172b0:	370c      	adds	r7, #12
 80172b2:	46bd      	mov	sp, r7
 80172b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172b8:	4770      	bx	lr

080172ba <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 80172ba:	b580      	push	{r7, lr}
 80172bc:	b082      	sub	sp, #8
 80172be:	af00      	add	r7, sp, #0
 80172c0:	4603      	mov	r3, r0
 80172c2:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 80172c4:	79fb      	ldrb	r3, [r7, #7]
 80172c6:	4618      	mov	r0, r3
 80172c8:	f7e9 f86a 	bl	80003a0 <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 80172cc:	bf00      	nop
 80172ce:	3708      	adds	r7, #8
 80172d0:	46bd      	mov	sp, r7
 80172d2:	bd80      	pop	{r7, pc}

080172d4 <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 80172d4:	b480      	push	{r7}
 80172d6:	b085      	sub	sp, #20
 80172d8:	af00      	add	r7, sp, #0
 80172da:	4603      	mov	r3, r0
 80172dc:	71fb      	strb	r3, [r7, #7]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 80172de:	230c      	movs	r3, #12
 80172e0:	73fb      	strb	r3, [r7, #15]
  /* Sent NOT_SUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only */
  if ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DataSwap)
 80172e2:	79fb      	ldrb	r3, [r7, #7]
 80172e4:	4a2c      	ldr	r2, [pc, #176]	@ (8017398 <USBPD_DPM_EvaluateDataRoleSwap+0xc4>)
 80172e6:	2158      	movs	r1, #88	@ 0x58
 80172e8:	fb01 f303 	mul.w	r3, r1, r3
 80172ec:	4413      	add	r3, r2
 80172ee:	781b      	ldrb	r3, [r3, #0]
 80172f0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80172f4:	b2db      	uxtb	r3, r3
 80172f6:	2b00      	cmp	r3, #0
 80172f8:	d017      	beq.n	801732a <USBPD_DPM_EvaluateDataRoleSwap+0x56>
    || ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP)
 80172fa:	79fb      	ldrb	r3, [r7, #7]
 80172fc:	4a26      	ldr	r2, [pc, #152]	@ (8017398 <USBPD_DPM_EvaluateDataRoleSwap+0xc4>)
 80172fe:	2158      	movs	r1, #88	@ 0x58
 8017300:	fb01 f303 	mul.w	r3, r1, r3
 8017304:	4413      	add	r3, r2
 8017306:	781b      	ldrb	r3, [r3, #0]
 8017308:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801730c:	b2db      	uxtb	r3, r3
 801730e:	2b00      	cmp	r3, #0
 8017310:	d10e      	bne.n	8017330 <USBPD_DPM_EvaluateDataRoleSwap+0x5c>
    && (USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP)))
 8017312:	79fb      	ldrb	r3, [r7, #7]
 8017314:	4a20      	ldr	r2, [pc, #128]	@ (8017398 <USBPD_DPM_EvaluateDataRoleSwap+0xc4>)
 8017316:	2158      	movs	r1, #88	@ 0x58
 8017318:	fb01 f303 	mul.w	r3, r1, r3
 801731c:	4413      	add	r3, r2
 801731e:	781b      	ldrb	r3, [r3, #0]
 8017320:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8017324:	b2db      	uxtb	r3, r3
 8017326:	2b00      	cmp	r3, #0
 8017328:	d102      	bne.n	8017330 <USBPD_DPM_EvaluateDataRoleSwap+0x5c>
  {
    status = USBPD_NOTSUPPORTED;
 801732a:	2301      	movs	r3, #1
 801732c:	73fb      	strb	r3, [r7, #15]
 801732e:	e02b      	b.n	8017388 <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
  }
  else
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 8017330:	79fb      	ldrb	r3, [r7, #7]
 8017332:	4a19      	ldr	r2, [pc, #100]	@ (8017398 <USBPD_DPM_EvaluateDataRoleSwap+0xc4>)
 8017334:	2158      	movs	r1, #88	@ 0x58
 8017336:	fb01 f303 	mul.w	r3, r1, r3
 801733a:	4413      	add	r3, r2
 801733c:	781b      	ldrb	r3, [r3, #0]
 801733e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8017342:	b2db      	uxtb	r3, r3
 8017344:	2b01      	cmp	r3, #1
 8017346:	d108      	bne.n	801735a <USBPD_DPM_EvaluateDataRoleSwap+0x86>
 8017348:	79fb      	ldrb	r3, [r7, #7]
 801734a:	4a14      	ldr	r2, [pc, #80]	@ (801739c <USBPD_DPM_EvaluateDataRoleSwap+0xc8>)
 801734c:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8017350:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8017354:	b2db      	uxtb	r3, r3
 8017356:	2b00      	cmp	r3, #0
 8017358:	d014      	beq.n	8017384 <USBPD_DPM_EvaluateDataRoleSwap+0xb0>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 801735a:	79fb      	ldrb	r3, [r7, #7]
 801735c:	4a0e      	ldr	r2, [pc, #56]	@ (8017398 <USBPD_DPM_EvaluateDataRoleSwap+0xc4>)
 801735e:	2158      	movs	r1, #88	@ 0x58
 8017360:	fb01 f303 	mul.w	r3, r1, r3
 8017364:	4413      	add	r3, r2
 8017366:	781b      	ldrb	r3, [r3, #0]
 8017368:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801736c:	b2db      	uxtb	r3, r3
 801736e:	2b01      	cmp	r3, #1
 8017370:	d10a      	bne.n	8017388 <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
 8017372:	79fb      	ldrb	r3, [r7, #7]
 8017374:	4a09      	ldr	r2, [pc, #36]	@ (801739c <USBPD_DPM_EvaluateDataRoleSwap+0xc8>)
 8017376:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 801737a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801737e:	b2db      	uxtb	r3, r3
 8017380:	2b01      	cmp	r3, #1
 8017382:	d101      	bne.n	8017388 <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
    {
      status = USBPD_ACCEPT;
 8017384:	230a      	movs	r3, #10
 8017386:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8017388:	7bfb      	ldrb	r3, [r7, #15]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 801738a:	4618      	mov	r0, r3
 801738c:	3714      	adds	r7, #20
 801738e:	46bd      	mov	sp, r7
 8017390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017394:	4770      	bx	lr
 8017396:	bf00      	nop
 8017398:	20000130 	.word	0x20000130
 801739c:	2000329c 	.word	0x2000329c

080173a0 <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 80173a0:	b580      	push	{r7, lr}
 80173a2:	b082      	sub	sp, #8
 80173a4:	af00      	add	r7, sp, #0
 80173a6:	4603      	mov	r3, r0
 80173a8:	460a      	mov	r2, r1
 80173aa:	71fb      	strb	r3, [r7, #7]
 80173ac:	4613      	mov	r3, r2
 80173ae:	71bb      	strb	r3, [r7, #6]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 80173b0:	79ba      	ldrb	r2, [r7, #6]
 80173b2:	79fb      	ldrb	r3, [r7, #7]
 80173b4:	4611      	mov	r1, r2
 80173b6:	4618      	mov	r0, r3
 80173b8:	f7ff fe6a 	bl	8017090 <USBPD_PWR_IF_SupplyReady>
 80173bc:	4603      	mov	r3, r0
 80173be:	2b00      	cmp	r3, #0
 80173c0:	bf0c      	ite	eq
 80173c2:	2301      	moveq	r3, #1
 80173c4:	2300      	movne	r3, #0
 80173c6:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 80173c8:	4618      	mov	r0, r3
 80173ca:	3708      	adds	r7, #8
 80173cc:	46bd      	mov	sp, r7
 80173ce:	bd80      	pop	{r7, pc}

080173d0 <BSP_USBPD_PWR_Init>:
  *         This parameter can be take one of the following values:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 80173d0:	b480      	push	{r7}
 80173d2:	b085      	sub	sp, #20
 80173d4:	af00      	add	r7, sp, #0
 80173d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 80173d8:	2300      	movs	r3, #0
 80173da:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 80173dc:	687b      	ldr	r3, [r7, #4]
 80173de:	2b00      	cmp	r3, #0
 80173e0:	d002      	beq.n	80173e8 <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80173e2:	f06f 0301 	mvn.w	r3, #1
 80173e6:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80173e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 80173ea:	4618      	mov	r0, r3
 80173ec:	3714      	adds	r7, #20
 80173ee:	46bd      	mov	sp, r7
 80173f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173f4:	4770      	bx	lr

080173f6 <BSP_USBPD_PWR_VBUSInit>:
  *         This parameter can be take one of the following values:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 80173f6:	b480      	push	{r7}
 80173f8:	b085      	sub	sp, #20
 80173fa:	af00      	add	r7, sp, #0
 80173fc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 80173fe:	2300      	movs	r3, #0
 8017400:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 8017402:	687b      	ldr	r3, [r7, #4]
 8017404:	2b00      	cmp	r3, #0
 8017406:	d002      	beq.n	801740e <BSP_USBPD_PWR_VBUSInit+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8017408:	f06f 0301 	mvn.w	r3, #1
 801740c:	60fb      	str	r3, [r7, #12]
  else
  {
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
  }

  return ret;
 801740e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 8017410:	4618      	mov	r0, r3
 8017412:	3714      	adds	r7, #20
 8017414:	46bd      	mov	sp, r7
 8017416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801741a:	4770      	bx	lr

0801741c <BSP_USBPD_PWR_VBUSDeInit>:
  *         This parameter can be take one of the following values:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 801741c:	b480      	push	{r7}
 801741e:	b085      	sub	sp, #20
 8017420:	af00      	add	r7, sp, #0
 8017422:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8017424:	f06f 030a 	mvn.w	r3, #10
 8017428:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	2b00      	cmp	r3, #0
 801742e:	d002      	beq.n	8017436 <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8017430:	f06f 0301 	mvn.w	r3, #1
 8017434:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8017436:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 8017438:	4618      	mov	r0, r3
 801743a:	3714      	adds	r7, #20
 801743c:	46bd      	mov	sp, r7
 801743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017442:	4770      	bx	lr

08017444 <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 8017444:	b480      	push	{r7}
 8017446:	b085      	sub	sp, #20
 8017448:	af00      	add	r7, sp, #0
 801744a:	6078      	str	r0, [r7, #4]
 801744c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetVoltage */
  /* Check if instance is valid       */
  int32_t ret;
  uint32_t val = 0U;
 801744e:	2300      	movs	r3, #0
 8017450:	60bb      	str	r3, [r7, #8]

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 8017452:	687b      	ldr	r3, [r7, #4]
 8017454:	2b00      	cmp	r3, #0
 8017456:	d102      	bne.n	801745e <BSP_USBPD_PWR_VBUSGetVoltage+0x1a>
 8017458:	683b      	ldr	r3, [r7, #0]
 801745a:	2b00      	cmp	r3, #0
 801745c:	d103      	bne.n	8017466 <BSP_USBPD_PWR_VBUSGetVoltage+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801745e:	f06f 0301 	mvn.w	r3, #1
 8017462:	60fb      	str	r3, [r7, #12]
 8017464:	e002      	b.n	801746c <BSP_USBPD_PWR_VBUSGetVoltage+0x28>
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8017466:	f06f 030a 	mvn.w	r3, #10
 801746a:	60fb      	str	r3, [r7, #12]
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetVoltage");
  }
  *pVoltage = val;
 801746c:	683b      	ldr	r3, [r7, #0]
 801746e:	68ba      	ldr	r2, [r7, #8]
 8017470:	601a      	str	r2, [r3, #0]
  return ret;
 8017472:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 8017474:	4618      	mov	r0, r3
 8017476:	3714      	adds	r7, #20
 8017478:	46bd      	mov	sp, r7
 801747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801747e:	4770      	bx	lr

08017480 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8017480:	b580      	push	{r7, lr}
 8017482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8017484:	2200      	movs	r2, #0
 8017486:	4912      	ldr	r1, [pc, #72]	@ (80174d0 <MX_USB_Device_Init+0x50>)
 8017488:	4812      	ldr	r0, [pc, #72]	@ (80174d4 <MX_USB_Device_Init+0x54>)
 801748a:	f7fb f9af 	bl	80127ec <USBD_Init>
 801748e:	4603      	mov	r3, r0
 8017490:	2b00      	cmp	r3, #0
 8017492:	d001      	beq.n	8017498 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8017494:	f7ef f8aa 	bl	80065ec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8017498:	490f      	ldr	r1, [pc, #60]	@ (80174d8 <MX_USB_Device_Init+0x58>)
 801749a:	480e      	ldr	r0, [pc, #56]	@ (80174d4 <MX_USB_Device_Init+0x54>)
 801749c:	f7fb f9d6 	bl	801284c <USBD_RegisterClass>
 80174a0:	4603      	mov	r3, r0
 80174a2:	2b00      	cmp	r3, #0
 80174a4:	d001      	beq.n	80174aa <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80174a6:	f7ef f8a1 	bl	80065ec <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80174aa:	490c      	ldr	r1, [pc, #48]	@ (80174dc <MX_USB_Device_Init+0x5c>)
 80174ac:	4809      	ldr	r0, [pc, #36]	@ (80174d4 <MX_USB_Device_Init+0x54>)
 80174ae:	f7fb f927 	bl	8012700 <USBD_CDC_RegisterInterface>
 80174b2:	4603      	mov	r3, r0
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d001      	beq.n	80174bc <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80174b8:	f7ef f898 	bl	80065ec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80174bc:	4805      	ldr	r0, [pc, #20]	@ (80174d4 <MX_USB_Device_Init+0x54>)
 80174be:	f7fb f9ec 	bl	801289a <USBD_Start>
 80174c2:	4603      	mov	r3, r0
 80174c4:	2b00      	cmp	r3, #0
 80174c6:	d001      	beq.n	80174cc <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80174c8:	f7ef f890 	bl	80065ec <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80174cc:	bf00      	nop
 80174ce:	bd80      	pop	{r7, pc}
 80174d0:	20000208 	.word	0x20000208
 80174d4:	200032a0 	.word	0x200032a0
 80174d8:	2000001c 	.word	0x2000001c
 80174dc:	200001f4 	.word	0x200001f4

080174e0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80174e0:	b580      	push	{r7, lr}
 80174e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80174e4:	2200      	movs	r2, #0
 80174e6:	4905      	ldr	r1, [pc, #20]	@ (80174fc <CDC_Init_FS+0x1c>)
 80174e8:	4805      	ldr	r0, [pc, #20]	@ (8017500 <CDC_Init_FS+0x20>)
 80174ea:	f7fb f91e 	bl	801272a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80174ee:	4905      	ldr	r1, [pc, #20]	@ (8017504 <CDC_Init_FS+0x24>)
 80174f0:	4803      	ldr	r0, [pc, #12]	@ (8017500 <CDC_Init_FS+0x20>)
 80174f2:	f7fb f938 	bl	8012766 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80174f6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80174f8:	4618      	mov	r0, r3
 80174fa:	bd80      	pop	{r7, pc}
 80174fc:	20003970 	.word	0x20003970
 8017500:	200032a0 	.word	0x200032a0
 8017504:	20003570 	.word	0x20003570

08017508 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017508:	b480      	push	{r7}
 801750a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801750c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801750e:	4618      	mov	r0, r3
 8017510:	46bd      	mov	sp, r7
 8017512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017516:	4770      	bx	lr

08017518 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017518:	b480      	push	{r7}
 801751a:	b083      	sub	sp, #12
 801751c:	af00      	add	r7, sp, #0
 801751e:	4603      	mov	r3, r0
 8017520:	6039      	str	r1, [r7, #0]
 8017522:	71fb      	strb	r3, [r7, #7]
 8017524:	4613      	mov	r3, r2
 8017526:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017528:	79fb      	ldrb	r3, [r7, #7]
 801752a:	2b23      	cmp	r3, #35	@ 0x23
 801752c:	d84a      	bhi.n	80175c4 <CDC_Control_FS+0xac>
 801752e:	a201      	add	r2, pc, #4	@ (adr r2, 8017534 <CDC_Control_FS+0x1c>)
 8017530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017534:	080175c5 	.word	0x080175c5
 8017538:	080175c5 	.word	0x080175c5
 801753c:	080175c5 	.word	0x080175c5
 8017540:	080175c5 	.word	0x080175c5
 8017544:	080175c5 	.word	0x080175c5
 8017548:	080175c5 	.word	0x080175c5
 801754c:	080175c5 	.word	0x080175c5
 8017550:	080175c5 	.word	0x080175c5
 8017554:	080175c5 	.word	0x080175c5
 8017558:	080175c5 	.word	0x080175c5
 801755c:	080175c5 	.word	0x080175c5
 8017560:	080175c5 	.word	0x080175c5
 8017564:	080175c5 	.word	0x080175c5
 8017568:	080175c5 	.word	0x080175c5
 801756c:	080175c5 	.word	0x080175c5
 8017570:	080175c5 	.word	0x080175c5
 8017574:	080175c5 	.word	0x080175c5
 8017578:	080175c5 	.word	0x080175c5
 801757c:	080175c5 	.word	0x080175c5
 8017580:	080175c5 	.word	0x080175c5
 8017584:	080175c5 	.word	0x080175c5
 8017588:	080175c5 	.word	0x080175c5
 801758c:	080175c5 	.word	0x080175c5
 8017590:	080175c5 	.word	0x080175c5
 8017594:	080175c5 	.word	0x080175c5
 8017598:	080175c5 	.word	0x080175c5
 801759c:	080175c5 	.word	0x080175c5
 80175a0:	080175c5 	.word	0x080175c5
 80175a4:	080175c5 	.word	0x080175c5
 80175a8:	080175c5 	.word	0x080175c5
 80175ac:	080175c5 	.word	0x080175c5
 80175b0:	080175c5 	.word	0x080175c5
 80175b4:	080175c5 	.word	0x080175c5
 80175b8:	080175c5 	.word	0x080175c5
 80175bc:	080175c5 	.word	0x080175c5
 80175c0:	080175c5 	.word	0x080175c5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80175c4:	bf00      	nop
  }

  return (USBD_OK);
 80175c6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80175c8:	4618      	mov	r0, r3
 80175ca:	370c      	adds	r7, #12
 80175cc:	46bd      	mov	sp, r7
 80175ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175d2:	4770      	bx	lr

080175d4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80175d4:	b580      	push	{r7, lr}
 80175d6:	b082      	sub	sp, #8
 80175d8:	af00      	add	r7, sp, #0
 80175da:	6078      	str	r0, [r7, #4]
 80175dc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80175de:	6879      	ldr	r1, [r7, #4]
 80175e0:	4805      	ldr	r0, [pc, #20]	@ (80175f8 <CDC_Receive_FS+0x24>)
 80175e2:	f7fb f8c0 	bl	8012766 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80175e6:	4804      	ldr	r0, [pc, #16]	@ (80175f8 <CDC_Receive_FS+0x24>)
 80175e8:	f7fb f8d6 	bl	8012798 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80175ec:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80175ee:	4618      	mov	r0, r3
 80175f0:	3708      	adds	r7, #8
 80175f2:	46bd      	mov	sp, r7
 80175f4:	bd80      	pop	{r7, pc}
 80175f6:	bf00      	nop
 80175f8:	200032a0 	.word	0x200032a0

080175fc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80175fc:	b480      	push	{r7}
 80175fe:	b087      	sub	sp, #28
 8017600:	af00      	add	r7, sp, #0
 8017602:	60f8      	str	r0, [r7, #12]
 8017604:	60b9      	str	r1, [r7, #8]
 8017606:	4613      	mov	r3, r2
 8017608:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801760a:	2300      	movs	r3, #0
 801760c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801760e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017612:	4618      	mov	r0, r3
 8017614:	371c      	adds	r7, #28
 8017616:	46bd      	mov	sp, r7
 8017618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801761c:	4770      	bx	lr
	...

08017620 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017620:	b480      	push	{r7}
 8017622:	b083      	sub	sp, #12
 8017624:	af00      	add	r7, sp, #0
 8017626:	4603      	mov	r3, r0
 8017628:	6039      	str	r1, [r7, #0]
 801762a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 801762c:	683b      	ldr	r3, [r7, #0]
 801762e:	2212      	movs	r2, #18
 8017630:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8017632:	4b03      	ldr	r3, [pc, #12]	@ (8017640 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8017634:	4618      	mov	r0, r3
 8017636:	370c      	adds	r7, #12
 8017638:	46bd      	mov	sp, r7
 801763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801763e:	4770      	bx	lr
 8017640:	20000228 	.word	0x20000228

08017644 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017644:	b480      	push	{r7}
 8017646:	b083      	sub	sp, #12
 8017648:	af00      	add	r7, sp, #0
 801764a:	4603      	mov	r3, r0
 801764c:	6039      	str	r1, [r7, #0]
 801764e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017650:	683b      	ldr	r3, [r7, #0]
 8017652:	2204      	movs	r2, #4
 8017654:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017656:	4b03      	ldr	r3, [pc, #12]	@ (8017664 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8017658:	4618      	mov	r0, r3
 801765a:	370c      	adds	r7, #12
 801765c:	46bd      	mov	sp, r7
 801765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017662:	4770      	bx	lr
 8017664:	2000023c 	.word	0x2000023c

08017668 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017668:	b580      	push	{r7, lr}
 801766a:	b082      	sub	sp, #8
 801766c:	af00      	add	r7, sp, #0
 801766e:	4603      	mov	r3, r0
 8017670:	6039      	str	r1, [r7, #0]
 8017672:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017674:	79fb      	ldrb	r3, [r7, #7]
 8017676:	2b00      	cmp	r3, #0
 8017678:	d105      	bne.n	8017686 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801767a:	683a      	ldr	r2, [r7, #0]
 801767c:	4907      	ldr	r1, [pc, #28]	@ (801769c <USBD_CDC_ProductStrDescriptor+0x34>)
 801767e:	4808      	ldr	r0, [pc, #32]	@ (80176a0 <USBD_CDC_ProductStrDescriptor+0x38>)
 8017680:	f7fc f8f5 	bl	801386e <USBD_GetString>
 8017684:	e004      	b.n	8017690 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017686:	683a      	ldr	r2, [r7, #0]
 8017688:	4904      	ldr	r1, [pc, #16]	@ (801769c <USBD_CDC_ProductStrDescriptor+0x34>)
 801768a:	4805      	ldr	r0, [pc, #20]	@ (80176a0 <USBD_CDC_ProductStrDescriptor+0x38>)
 801768c:	f7fc f8ef 	bl	801386e <USBD_GetString>
  }
  return USBD_StrDesc;
 8017690:	4b02      	ldr	r3, [pc, #8]	@ (801769c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8017692:	4618      	mov	r0, r3
 8017694:	3708      	adds	r7, #8
 8017696:	46bd      	mov	sp, r7
 8017698:	bd80      	pop	{r7, pc}
 801769a:	bf00      	nop
 801769c:	20003d70 	.word	0x20003d70
 80176a0:	08018254 	.word	0x08018254

080176a4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80176a4:	b580      	push	{r7, lr}
 80176a6:	b082      	sub	sp, #8
 80176a8:	af00      	add	r7, sp, #0
 80176aa:	4603      	mov	r3, r0
 80176ac:	6039      	str	r1, [r7, #0]
 80176ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80176b0:	683a      	ldr	r2, [r7, #0]
 80176b2:	4904      	ldr	r1, [pc, #16]	@ (80176c4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 80176b4:	4804      	ldr	r0, [pc, #16]	@ (80176c8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 80176b6:	f7fc f8da 	bl	801386e <USBD_GetString>
  return USBD_StrDesc;
 80176ba:	4b02      	ldr	r3, [pc, #8]	@ (80176c4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 80176bc:	4618      	mov	r0, r3
 80176be:	3708      	adds	r7, #8
 80176c0:	46bd      	mov	sp, r7
 80176c2:	bd80      	pop	{r7, pc}
 80176c4:	20003d70 	.word	0x20003d70
 80176c8:	0801826c 	.word	0x0801826c

080176cc <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80176cc:	b580      	push	{r7, lr}
 80176ce:	b082      	sub	sp, #8
 80176d0:	af00      	add	r7, sp, #0
 80176d2:	4603      	mov	r3, r0
 80176d4:	6039      	str	r1, [r7, #0]
 80176d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80176d8:	683b      	ldr	r3, [r7, #0]
 80176da:	221a      	movs	r2, #26
 80176dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80176de:	f000 f843 	bl	8017768 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80176e2:	4b02      	ldr	r3, [pc, #8]	@ (80176ec <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80176e4:	4618      	mov	r0, r3
 80176e6:	3708      	adds	r7, #8
 80176e8:	46bd      	mov	sp, r7
 80176ea:	bd80      	pop	{r7, pc}
 80176ec:	20000240 	.word	0x20000240

080176f0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80176f0:	b580      	push	{r7, lr}
 80176f2:	b082      	sub	sp, #8
 80176f4:	af00      	add	r7, sp, #0
 80176f6:	4603      	mov	r3, r0
 80176f8:	6039      	str	r1, [r7, #0]
 80176fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80176fc:	79fb      	ldrb	r3, [r7, #7]
 80176fe:	2b00      	cmp	r3, #0
 8017700:	d105      	bne.n	801770e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8017702:	683a      	ldr	r2, [r7, #0]
 8017704:	4907      	ldr	r1, [pc, #28]	@ (8017724 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017706:	4808      	ldr	r0, [pc, #32]	@ (8017728 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017708:	f7fc f8b1 	bl	801386e <USBD_GetString>
 801770c:	e004      	b.n	8017718 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 801770e:	683a      	ldr	r2, [r7, #0]
 8017710:	4904      	ldr	r1, [pc, #16]	@ (8017724 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8017712:	4805      	ldr	r0, [pc, #20]	@ (8017728 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8017714:	f7fc f8ab 	bl	801386e <USBD_GetString>
  }
  return USBD_StrDesc;
 8017718:	4b02      	ldr	r3, [pc, #8]	@ (8017724 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801771a:	4618      	mov	r0, r3
 801771c:	3708      	adds	r7, #8
 801771e:	46bd      	mov	sp, r7
 8017720:	bd80      	pop	{r7, pc}
 8017722:	bf00      	nop
 8017724:	20003d70 	.word	0x20003d70
 8017728:	08018280 	.word	0x08018280

0801772c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801772c:	b580      	push	{r7, lr}
 801772e:	b082      	sub	sp, #8
 8017730:	af00      	add	r7, sp, #0
 8017732:	4603      	mov	r3, r0
 8017734:	6039      	str	r1, [r7, #0]
 8017736:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017738:	79fb      	ldrb	r3, [r7, #7]
 801773a:	2b00      	cmp	r3, #0
 801773c:	d105      	bne.n	801774a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801773e:	683a      	ldr	r2, [r7, #0]
 8017740:	4907      	ldr	r1, [pc, #28]	@ (8017760 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8017742:	4808      	ldr	r0, [pc, #32]	@ (8017764 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017744:	f7fc f893 	bl	801386e <USBD_GetString>
 8017748:	e004      	b.n	8017754 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 801774a:	683a      	ldr	r2, [r7, #0]
 801774c:	4904      	ldr	r1, [pc, #16]	@ (8017760 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 801774e:	4805      	ldr	r0, [pc, #20]	@ (8017764 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8017750:	f7fc f88d 	bl	801386e <USBD_GetString>
  }
  return USBD_StrDesc;
 8017754:	4b02      	ldr	r3, [pc, #8]	@ (8017760 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8017756:	4618      	mov	r0, r3
 8017758:	3708      	adds	r7, #8
 801775a:	46bd      	mov	sp, r7
 801775c:	bd80      	pop	{r7, pc}
 801775e:	bf00      	nop
 8017760:	20003d70 	.word	0x20003d70
 8017764:	0801828c 	.word	0x0801828c

08017768 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017768:	b580      	push	{r7, lr}
 801776a:	b084      	sub	sp, #16
 801776c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801776e:	4b0f      	ldr	r3, [pc, #60]	@ (80177ac <Get_SerialNum+0x44>)
 8017770:	681b      	ldr	r3, [r3, #0]
 8017772:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017774:	4b0e      	ldr	r3, [pc, #56]	@ (80177b0 <Get_SerialNum+0x48>)
 8017776:	681b      	ldr	r3, [r3, #0]
 8017778:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801777a:	4b0e      	ldr	r3, [pc, #56]	@ (80177b4 <Get_SerialNum+0x4c>)
 801777c:	681b      	ldr	r3, [r3, #0]
 801777e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017780:	68fa      	ldr	r2, [r7, #12]
 8017782:	687b      	ldr	r3, [r7, #4]
 8017784:	4413      	add	r3, r2
 8017786:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017788:	68fb      	ldr	r3, [r7, #12]
 801778a:	2b00      	cmp	r3, #0
 801778c:	d009      	beq.n	80177a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801778e:	2208      	movs	r2, #8
 8017790:	4909      	ldr	r1, [pc, #36]	@ (80177b8 <Get_SerialNum+0x50>)
 8017792:	68f8      	ldr	r0, [r7, #12]
 8017794:	f000 f814 	bl	80177c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017798:	2204      	movs	r2, #4
 801779a:	4908      	ldr	r1, [pc, #32]	@ (80177bc <Get_SerialNum+0x54>)
 801779c:	68b8      	ldr	r0, [r7, #8]
 801779e:	f000 f80f 	bl	80177c0 <IntToUnicode>
  }
}
 80177a2:	bf00      	nop
 80177a4:	3710      	adds	r7, #16
 80177a6:	46bd      	mov	sp, r7
 80177a8:	bd80      	pop	{r7, pc}
 80177aa:	bf00      	nop
 80177ac:	1fff7590 	.word	0x1fff7590
 80177b0:	1fff7594 	.word	0x1fff7594
 80177b4:	1fff7598 	.word	0x1fff7598
 80177b8:	20000242 	.word	0x20000242
 80177bc:	20000252 	.word	0x20000252

080177c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80177c0:	b480      	push	{r7}
 80177c2:	b087      	sub	sp, #28
 80177c4:	af00      	add	r7, sp, #0
 80177c6:	60f8      	str	r0, [r7, #12]
 80177c8:	60b9      	str	r1, [r7, #8]
 80177ca:	4613      	mov	r3, r2
 80177cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80177ce:	2300      	movs	r3, #0
 80177d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80177d2:	2300      	movs	r3, #0
 80177d4:	75fb      	strb	r3, [r7, #23]
 80177d6:	e027      	b.n	8017828 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80177d8:	68fb      	ldr	r3, [r7, #12]
 80177da:	0f1b      	lsrs	r3, r3, #28
 80177dc:	2b09      	cmp	r3, #9
 80177de:	d80b      	bhi.n	80177f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80177e0:	68fb      	ldr	r3, [r7, #12]
 80177e2:	0f1b      	lsrs	r3, r3, #28
 80177e4:	b2da      	uxtb	r2, r3
 80177e6:	7dfb      	ldrb	r3, [r7, #23]
 80177e8:	005b      	lsls	r3, r3, #1
 80177ea:	4619      	mov	r1, r3
 80177ec:	68bb      	ldr	r3, [r7, #8]
 80177ee:	440b      	add	r3, r1
 80177f0:	3230      	adds	r2, #48	@ 0x30
 80177f2:	b2d2      	uxtb	r2, r2
 80177f4:	701a      	strb	r2, [r3, #0]
 80177f6:	e00a      	b.n	801780e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80177f8:	68fb      	ldr	r3, [r7, #12]
 80177fa:	0f1b      	lsrs	r3, r3, #28
 80177fc:	b2da      	uxtb	r2, r3
 80177fe:	7dfb      	ldrb	r3, [r7, #23]
 8017800:	005b      	lsls	r3, r3, #1
 8017802:	4619      	mov	r1, r3
 8017804:	68bb      	ldr	r3, [r7, #8]
 8017806:	440b      	add	r3, r1
 8017808:	3237      	adds	r2, #55	@ 0x37
 801780a:	b2d2      	uxtb	r2, r2
 801780c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801780e:	68fb      	ldr	r3, [r7, #12]
 8017810:	011b      	lsls	r3, r3, #4
 8017812:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017814:	7dfb      	ldrb	r3, [r7, #23]
 8017816:	005b      	lsls	r3, r3, #1
 8017818:	3301      	adds	r3, #1
 801781a:	68ba      	ldr	r2, [r7, #8]
 801781c:	4413      	add	r3, r2
 801781e:	2200      	movs	r2, #0
 8017820:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017822:	7dfb      	ldrb	r3, [r7, #23]
 8017824:	3301      	adds	r3, #1
 8017826:	75fb      	strb	r3, [r7, #23]
 8017828:	7dfa      	ldrb	r2, [r7, #23]
 801782a:	79fb      	ldrb	r3, [r7, #7]
 801782c:	429a      	cmp	r2, r3
 801782e:	d3d3      	bcc.n	80177d8 <IntToUnicode+0x18>
  }
}
 8017830:	bf00      	nop
 8017832:	bf00      	nop
 8017834:	371c      	adds	r7, #28
 8017836:	46bd      	mov	sp, r7
 8017838:	f85d 7b04 	ldr.w	r7, [sp], #4
 801783c:	4770      	bx	lr
	...

08017840 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017840:	b580      	push	{r7, lr}
 8017842:	b094      	sub	sp, #80	@ 0x50
 8017844:	af00      	add	r7, sp, #0
 8017846:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8017848:	f107 030c 	add.w	r3, r7, #12
 801784c:	2244      	movs	r2, #68	@ 0x44
 801784e:	2100      	movs	r1, #0
 8017850:	4618      	mov	r0, r3
 8017852:	f000 fbbb 	bl	8017fcc <memset>
  if(pcdHandle->Instance==USB)
 8017856:	687b      	ldr	r3, [r7, #4]
 8017858:	681b      	ldr	r3, [r3, #0]
 801785a:	4a15      	ldr	r2, [pc, #84]	@ (80178b0 <HAL_PCD_MspInit+0x70>)
 801785c:	4293      	cmp	r3, r2
 801785e:	d122      	bne.n	80178a6 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8017860:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8017864:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8017866:	2300      	movs	r3, #0
 8017868:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801786a:	f107 030c 	add.w	r3, r7, #12
 801786e:	4618      	mov	r0, r3
 8017870:	f7f2 ff64 	bl	800a73c <HAL_RCCEx_PeriphCLKConfig>
 8017874:	4603      	mov	r3, r0
 8017876:	2b00      	cmp	r3, #0
 8017878:	d001      	beq.n	801787e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 801787a:	f7ee feb7 	bl	80065ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 801787e:	4b0d      	ldr	r3, [pc, #52]	@ (80178b4 <HAL_PCD_MspInit+0x74>)
 8017880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017882:	4a0c      	ldr	r2, [pc, #48]	@ (80178b4 <HAL_PCD_MspInit+0x74>)
 8017884:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017888:	6593      	str	r3, [r2, #88]	@ 0x58
 801788a:	4b0a      	ldr	r3, [pc, #40]	@ (80178b4 <HAL_PCD_MspInit+0x74>)
 801788c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801788e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8017892:	60bb      	str	r3, [r7, #8]
 8017894:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 8017896:	2200      	movs	r2, #0
 8017898:	2105      	movs	r1, #5
 801789a:	2014      	movs	r0, #20
 801789c:	f7f0 fa9e 	bl	8007ddc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80178a0:	2014      	movs	r0, #20
 80178a2:	f7f0 fab5 	bl	8007e10 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80178a6:	bf00      	nop
 80178a8:	3750      	adds	r7, #80	@ 0x50
 80178aa:	46bd      	mov	sp, r7
 80178ac:	bd80      	pop	{r7, pc}
 80178ae:	bf00      	nop
 80178b0:	40005c00 	.word	0x40005c00
 80178b4:	40021000 	.word	0x40021000

080178b8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80178b8:	b580      	push	{r7, lr}
 80178ba:	b082      	sub	sp, #8
 80178bc:	af00      	add	r7, sp, #0
 80178be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 80178c6:	687b      	ldr	r3, [r7, #4]
 80178c8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80178cc:	4619      	mov	r1, r3
 80178ce:	4610      	mov	r0, r2
 80178d0:	f7fb f82e 	bl	8012930 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 80178d4:	bf00      	nop
 80178d6:	3708      	adds	r7, #8
 80178d8:	46bd      	mov	sp, r7
 80178da:	bd80      	pop	{r7, pc}

080178dc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80178dc:	b580      	push	{r7, lr}
 80178de:	b082      	sub	sp, #8
 80178e0:	af00      	add	r7, sp, #0
 80178e2:	6078      	str	r0, [r7, #4]
 80178e4:	460b      	mov	r3, r1
 80178e6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80178e8:	687b      	ldr	r3, [r7, #4]
 80178ea:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80178ee:	78fa      	ldrb	r2, [r7, #3]
 80178f0:	6879      	ldr	r1, [r7, #4]
 80178f2:	4613      	mov	r3, r2
 80178f4:	009b      	lsls	r3, r3, #2
 80178f6:	4413      	add	r3, r2
 80178f8:	00db      	lsls	r3, r3, #3
 80178fa:	440b      	add	r3, r1
 80178fc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8017900:	681a      	ldr	r2, [r3, #0]
 8017902:	78fb      	ldrb	r3, [r7, #3]
 8017904:	4619      	mov	r1, r3
 8017906:	f7fb f868 	bl	80129da <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801790a:	bf00      	nop
 801790c:	3708      	adds	r7, #8
 801790e:	46bd      	mov	sp, r7
 8017910:	bd80      	pop	{r7, pc}

08017912 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017912:	b580      	push	{r7, lr}
 8017914:	b082      	sub	sp, #8
 8017916:	af00      	add	r7, sp, #0
 8017918:	6078      	str	r0, [r7, #4]
 801791a:	460b      	mov	r3, r1
 801791c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801791e:	687b      	ldr	r3, [r7, #4]
 8017920:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8017924:	78fa      	ldrb	r2, [r7, #3]
 8017926:	6879      	ldr	r1, [r7, #4]
 8017928:	4613      	mov	r3, r2
 801792a:	009b      	lsls	r3, r3, #2
 801792c:	4413      	add	r3, r2
 801792e:	00db      	lsls	r3, r3, #3
 8017930:	440b      	add	r3, r1
 8017932:	3324      	adds	r3, #36	@ 0x24
 8017934:	681a      	ldr	r2, [r3, #0]
 8017936:	78fb      	ldrb	r3, [r7, #3]
 8017938:	4619      	mov	r1, r3
 801793a:	f7fb f8b1 	bl	8012aa0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 801793e:	bf00      	nop
 8017940:	3708      	adds	r7, #8
 8017942:	46bd      	mov	sp, r7
 8017944:	bd80      	pop	{r7, pc}

08017946 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017946:	b580      	push	{r7, lr}
 8017948:	b082      	sub	sp, #8
 801794a:	af00      	add	r7, sp, #0
 801794c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801794e:	687b      	ldr	r3, [r7, #4]
 8017950:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017954:	4618      	mov	r0, r3
 8017956:	f7fb f9c5 	bl	8012ce4 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 801795a:	bf00      	nop
 801795c:	3708      	adds	r7, #8
 801795e:	46bd      	mov	sp, r7
 8017960:	bd80      	pop	{r7, pc}

08017962 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017962:	b580      	push	{r7, lr}
 8017964:	b084      	sub	sp, #16
 8017966:	af00      	add	r7, sp, #0
 8017968:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801796a:	2301      	movs	r3, #1
 801796c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 801796e:	687b      	ldr	r3, [r7, #4]
 8017970:	795b      	ldrb	r3, [r3, #5]
 8017972:	2b02      	cmp	r3, #2
 8017974:	d001      	beq.n	801797a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8017976:	f7ee fe39 	bl	80065ec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801797a:	687b      	ldr	r3, [r7, #4]
 801797c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017980:	7bfa      	ldrb	r2, [r7, #15]
 8017982:	4611      	mov	r1, r2
 8017984:	4618      	mov	r0, r3
 8017986:	f7fb f96f 	bl	8012c68 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801798a:	687b      	ldr	r3, [r7, #4]
 801798c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017990:	4618      	mov	r0, r3
 8017992:	f7fb f91b 	bl	8012bcc <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8017996:	bf00      	nop
 8017998:	3710      	adds	r7, #16
 801799a:	46bd      	mov	sp, r7
 801799c:	bd80      	pop	{r7, pc}
	...

080179a0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179a0:	b580      	push	{r7, lr}
 80179a2:	b082      	sub	sp, #8
 80179a4:	af00      	add	r7, sp, #0
 80179a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80179ae:	4618      	mov	r0, r3
 80179b0:	f7fb f96a 	bl	8012c88 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80179b4:	687b      	ldr	r3, [r7, #4]
 80179b6:	7a5b      	ldrb	r3, [r3, #9]
 80179b8:	2b00      	cmp	r3, #0
 80179ba:	d005      	beq.n	80179c8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80179bc:	4b04      	ldr	r3, [pc, #16]	@ (80179d0 <HAL_PCD_SuspendCallback+0x30>)
 80179be:	691b      	ldr	r3, [r3, #16]
 80179c0:	4a03      	ldr	r2, [pc, #12]	@ (80179d0 <HAL_PCD_SuspendCallback+0x30>)
 80179c2:	f043 0306 	orr.w	r3, r3, #6
 80179c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 80179c8:	bf00      	nop
 80179ca:	3708      	adds	r7, #8
 80179cc:	46bd      	mov	sp, r7
 80179ce:	bd80      	pop	{r7, pc}
 80179d0:	e000ed00 	.word	0xe000ed00

080179d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179d4:	b580      	push	{r7, lr}
 80179d6:	b082      	sub	sp, #8
 80179d8:	af00      	add	r7, sp, #0
 80179da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80179dc:	687b      	ldr	r3, [r7, #4]
 80179de:	7a5b      	ldrb	r3, [r3, #9]
 80179e0:	2b00      	cmp	r3, #0
 80179e2:	d007      	beq.n	80179f4 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80179e4:	4b08      	ldr	r3, [pc, #32]	@ (8017a08 <HAL_PCD_ResumeCallback+0x34>)
 80179e6:	691b      	ldr	r3, [r3, #16]
 80179e8:	4a07      	ldr	r2, [pc, #28]	@ (8017a08 <HAL_PCD_ResumeCallback+0x34>)
 80179ea:	f023 0306 	bic.w	r3, r3, #6
 80179ee:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80179f0:	f000 f9f8 	bl	8017de4 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80179f4:	687b      	ldr	r3, [r7, #4]
 80179f6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80179fa:	4618      	mov	r0, r3
 80179fc:	f7fb f95a 	bl	8012cb4 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8017a00:	bf00      	nop
 8017a02:	3708      	adds	r7, #8
 8017a04:	46bd      	mov	sp, r7
 8017a06:	bd80      	pop	{r7, pc}
 8017a08:	e000ed00 	.word	0xe000ed00

08017a0c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017a0c:	b580      	push	{r7, lr}
 8017a0e:	b082      	sub	sp, #8
 8017a10:	af00      	add	r7, sp, #0
 8017a12:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8017a14:	4a2b      	ldr	r2, [pc, #172]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a16:	687b      	ldr	r3, [r7, #4]
 8017a18:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8017a1c:	687b      	ldr	r3, [r7, #4]
 8017a1e:	4a29      	ldr	r2, [pc, #164]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a20:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8017a24:	4b27      	ldr	r3, [pc, #156]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a26:	4a28      	ldr	r2, [pc, #160]	@ (8017ac8 <USBD_LL_Init+0xbc>)
 8017a28:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8017a2a:	4b26      	ldr	r3, [pc, #152]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a2c:	2208      	movs	r2, #8
 8017a2e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8017a30:	4b24      	ldr	r3, [pc, #144]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a32:	2202      	movs	r2, #2
 8017a34:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017a36:	4b23      	ldr	r3, [pc, #140]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a38:	2202      	movs	r2, #2
 8017a3a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8017a3c:	4b21      	ldr	r3, [pc, #132]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a3e:	2200      	movs	r2, #0
 8017a40:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8017a42:	4b20      	ldr	r3, [pc, #128]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a44:	2200      	movs	r2, #0
 8017a46:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8017a48:	4b1e      	ldr	r3, [pc, #120]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a4a:	2200      	movs	r2, #0
 8017a4c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8017a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a50:	2200      	movs	r2, #0
 8017a52:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8017a54:	481b      	ldr	r0, [pc, #108]	@ (8017ac4 <USBD_LL_Init+0xb8>)
 8017a56:	f7f0 fb6b 	bl	8008130 <HAL_PCD_Init>
 8017a5a:	4603      	mov	r3, r0
 8017a5c:	2b00      	cmp	r3, #0
 8017a5e:	d001      	beq.n	8017a64 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8017a60:	f7ee fdc4 	bl	80065ec <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017a6a:	2318      	movs	r3, #24
 8017a6c:	2200      	movs	r2, #0
 8017a6e:	2100      	movs	r1, #0
 8017a70:	f7f1 fff2 	bl	8009a58 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8017a74:	687b      	ldr	r3, [r7, #4]
 8017a76:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017a7a:	2358      	movs	r3, #88	@ 0x58
 8017a7c:	2200      	movs	r2, #0
 8017a7e:	2180      	movs	r1, #128	@ 0x80
 8017a80:	f7f1 ffea 	bl	8009a58 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8017a84:	687b      	ldr	r3, [r7, #4]
 8017a86:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017a8a:	23c0      	movs	r3, #192	@ 0xc0
 8017a8c:	2200      	movs	r2, #0
 8017a8e:	2181      	movs	r1, #129	@ 0x81
 8017a90:	f7f1 ffe2 	bl	8009a58 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8017a94:	687b      	ldr	r3, [r7, #4]
 8017a96:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017a9a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8017a9e:	2200      	movs	r2, #0
 8017aa0:	2101      	movs	r1, #1
 8017aa2:	f7f1 ffd9 	bl	8009a58 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8017aa6:	687b      	ldr	r3, [r7, #4]
 8017aa8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017aac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8017ab0:	2200      	movs	r2, #0
 8017ab2:	2182      	movs	r1, #130	@ 0x82
 8017ab4:	f7f1 ffd0 	bl	8009a58 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8017ab8:	2300      	movs	r3, #0
}
 8017aba:	4618      	mov	r0, r3
 8017abc:	3708      	adds	r7, #8
 8017abe:	46bd      	mov	sp, r7
 8017ac0:	bd80      	pop	{r7, pc}
 8017ac2:	bf00      	nop
 8017ac4:	20003f70 	.word	0x20003f70
 8017ac8:	40005c00 	.word	0x40005c00

08017acc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017acc:	b580      	push	{r7, lr}
 8017ace:	b084      	sub	sp, #16
 8017ad0:	af00      	add	r7, sp, #0
 8017ad2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ad4:	2300      	movs	r3, #0
 8017ad6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017ad8:	2300      	movs	r3, #0
 8017ada:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017adc:	687b      	ldr	r3, [r7, #4]
 8017ade:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017ae2:	4618      	mov	r0, r3
 8017ae4:	f7f0 fbf2 	bl	80082cc <HAL_PCD_Start>
 8017ae8:	4603      	mov	r3, r0
 8017aea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017aec:	7bfb      	ldrb	r3, [r7, #15]
 8017aee:	4618      	mov	r0, r3
 8017af0:	f000 f97e 	bl	8017df0 <USBD_Get_USB_Status>
 8017af4:	4603      	mov	r3, r0
 8017af6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017af8:	7bbb      	ldrb	r3, [r7, #14]
}
 8017afa:	4618      	mov	r0, r3
 8017afc:	3710      	adds	r7, #16
 8017afe:	46bd      	mov	sp, r7
 8017b00:	bd80      	pop	{r7, pc}

08017b02 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017b02:	b580      	push	{r7, lr}
 8017b04:	b084      	sub	sp, #16
 8017b06:	af00      	add	r7, sp, #0
 8017b08:	6078      	str	r0, [r7, #4]
 8017b0a:	4608      	mov	r0, r1
 8017b0c:	4611      	mov	r1, r2
 8017b0e:	461a      	mov	r2, r3
 8017b10:	4603      	mov	r3, r0
 8017b12:	70fb      	strb	r3, [r7, #3]
 8017b14:	460b      	mov	r3, r1
 8017b16:	70bb      	strb	r3, [r7, #2]
 8017b18:	4613      	mov	r3, r2
 8017b1a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b1c:	2300      	movs	r3, #0
 8017b1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b20:	2300      	movs	r3, #0
 8017b22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017b24:	687b      	ldr	r3, [r7, #4]
 8017b26:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017b2a:	78bb      	ldrb	r3, [r7, #2]
 8017b2c:	883a      	ldrh	r2, [r7, #0]
 8017b2e:	78f9      	ldrb	r1, [r7, #3]
 8017b30:	f7f0 fd39 	bl	80085a6 <HAL_PCD_EP_Open>
 8017b34:	4603      	mov	r3, r0
 8017b36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b38:	7bfb      	ldrb	r3, [r7, #15]
 8017b3a:	4618      	mov	r0, r3
 8017b3c:	f000 f958 	bl	8017df0 <USBD_Get_USB_Status>
 8017b40:	4603      	mov	r3, r0
 8017b42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b44:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b46:	4618      	mov	r0, r3
 8017b48:	3710      	adds	r7, #16
 8017b4a:	46bd      	mov	sp, r7
 8017b4c:	bd80      	pop	{r7, pc}

08017b4e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017b4e:	b580      	push	{r7, lr}
 8017b50:	b084      	sub	sp, #16
 8017b52:	af00      	add	r7, sp, #0
 8017b54:	6078      	str	r0, [r7, #4]
 8017b56:	460b      	mov	r3, r1
 8017b58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b5a:	2300      	movs	r3, #0
 8017b5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b5e:	2300      	movs	r3, #0
 8017b60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017b62:	687b      	ldr	r3, [r7, #4]
 8017b64:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017b68:	78fa      	ldrb	r2, [r7, #3]
 8017b6a:	4611      	mov	r1, r2
 8017b6c:	4618      	mov	r0, r3
 8017b6e:	f7f0 fd79 	bl	8008664 <HAL_PCD_EP_Close>
 8017b72:	4603      	mov	r3, r0
 8017b74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b76:	7bfb      	ldrb	r3, [r7, #15]
 8017b78:	4618      	mov	r0, r3
 8017b7a:	f000 f939 	bl	8017df0 <USBD_Get_USB_Status>
 8017b7e:	4603      	mov	r3, r0
 8017b80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b82:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b84:	4618      	mov	r0, r3
 8017b86:	3710      	adds	r7, #16
 8017b88:	46bd      	mov	sp, r7
 8017b8a:	bd80      	pop	{r7, pc}

08017b8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017b8c:	b580      	push	{r7, lr}
 8017b8e:	b084      	sub	sp, #16
 8017b90:	af00      	add	r7, sp, #0
 8017b92:	6078      	str	r0, [r7, #4]
 8017b94:	460b      	mov	r3, r1
 8017b96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b98:	2300      	movs	r3, #0
 8017b9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017ba0:	687b      	ldr	r3, [r7, #4]
 8017ba2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017ba6:	78fa      	ldrb	r2, [r7, #3]
 8017ba8:	4611      	mov	r1, r2
 8017baa:	4618      	mov	r0, r3
 8017bac:	f7f0 fe22 	bl	80087f4 <HAL_PCD_EP_SetStall>
 8017bb0:	4603      	mov	r3, r0
 8017bb2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017bb4:	7bfb      	ldrb	r3, [r7, #15]
 8017bb6:	4618      	mov	r0, r3
 8017bb8:	f000 f91a 	bl	8017df0 <USBD_Get_USB_Status>
 8017bbc:	4603      	mov	r3, r0
 8017bbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017bc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8017bc2:	4618      	mov	r0, r3
 8017bc4:	3710      	adds	r7, #16
 8017bc6:	46bd      	mov	sp, r7
 8017bc8:	bd80      	pop	{r7, pc}

08017bca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017bca:	b580      	push	{r7, lr}
 8017bcc:	b084      	sub	sp, #16
 8017bce:	af00      	add	r7, sp, #0
 8017bd0:	6078      	str	r0, [r7, #4]
 8017bd2:	460b      	mov	r3, r1
 8017bd4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017bd6:	2300      	movs	r3, #0
 8017bd8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017bda:	2300      	movs	r3, #0
 8017bdc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017be4:	78fa      	ldrb	r2, [r7, #3]
 8017be6:	4611      	mov	r1, r2
 8017be8:	4618      	mov	r0, r3
 8017bea:	f7f0 fe55 	bl	8008898 <HAL_PCD_EP_ClrStall>
 8017bee:	4603      	mov	r3, r0
 8017bf0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017bf2:	7bfb      	ldrb	r3, [r7, #15]
 8017bf4:	4618      	mov	r0, r3
 8017bf6:	f000 f8fb 	bl	8017df0 <USBD_Get_USB_Status>
 8017bfa:	4603      	mov	r3, r0
 8017bfc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017bfe:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c00:	4618      	mov	r0, r3
 8017c02:	3710      	adds	r7, #16
 8017c04:	46bd      	mov	sp, r7
 8017c06:	bd80      	pop	{r7, pc}

08017c08 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017c08:	b480      	push	{r7}
 8017c0a:	b085      	sub	sp, #20
 8017c0c:	af00      	add	r7, sp, #0
 8017c0e:	6078      	str	r0, [r7, #4]
 8017c10:	460b      	mov	r3, r1
 8017c12:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017c14:	687b      	ldr	r3, [r7, #4]
 8017c16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017c1a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017c1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	da0b      	bge.n	8017c3c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017c24:	78fb      	ldrb	r3, [r7, #3]
 8017c26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017c2a:	68f9      	ldr	r1, [r7, #12]
 8017c2c:	4613      	mov	r3, r2
 8017c2e:	009b      	lsls	r3, r3, #2
 8017c30:	4413      	add	r3, r2
 8017c32:	00db      	lsls	r3, r3, #3
 8017c34:	440b      	add	r3, r1
 8017c36:	3312      	adds	r3, #18
 8017c38:	781b      	ldrb	r3, [r3, #0]
 8017c3a:	e00b      	b.n	8017c54 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017c3c:	78fb      	ldrb	r3, [r7, #3]
 8017c3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017c42:	68f9      	ldr	r1, [r7, #12]
 8017c44:	4613      	mov	r3, r2
 8017c46:	009b      	lsls	r3, r3, #2
 8017c48:	4413      	add	r3, r2
 8017c4a:	00db      	lsls	r3, r3, #3
 8017c4c:	440b      	add	r3, r1
 8017c4e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8017c52:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017c54:	4618      	mov	r0, r3
 8017c56:	3714      	adds	r7, #20
 8017c58:	46bd      	mov	sp, r7
 8017c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c5e:	4770      	bx	lr

08017c60 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017c60:	b580      	push	{r7, lr}
 8017c62:	b084      	sub	sp, #16
 8017c64:	af00      	add	r7, sp, #0
 8017c66:	6078      	str	r0, [r7, #4]
 8017c68:	460b      	mov	r3, r1
 8017c6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c6c:	2300      	movs	r3, #0
 8017c6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c70:	2300      	movs	r3, #0
 8017c72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017c7a:	78fa      	ldrb	r2, [r7, #3]
 8017c7c:	4611      	mov	r1, r2
 8017c7e:	4618      	mov	r0, r3
 8017c80:	f7f0 fc6d 	bl	800855e <HAL_PCD_SetAddress>
 8017c84:	4603      	mov	r3, r0
 8017c86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c88:	7bfb      	ldrb	r3, [r7, #15]
 8017c8a:	4618      	mov	r0, r3
 8017c8c:	f000 f8b0 	bl	8017df0 <USBD_Get_USB_Status>
 8017c90:	4603      	mov	r3, r0
 8017c92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c94:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c96:	4618      	mov	r0, r3
 8017c98:	3710      	adds	r7, #16
 8017c9a:	46bd      	mov	sp, r7
 8017c9c:	bd80      	pop	{r7, pc}

08017c9e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017c9e:	b580      	push	{r7, lr}
 8017ca0:	b086      	sub	sp, #24
 8017ca2:	af00      	add	r7, sp, #0
 8017ca4:	60f8      	str	r0, [r7, #12]
 8017ca6:	607a      	str	r2, [r7, #4]
 8017ca8:	603b      	str	r3, [r7, #0]
 8017caa:	460b      	mov	r3, r1
 8017cac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017cae:	2300      	movs	r3, #0
 8017cb0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017cb2:	2300      	movs	r3, #0
 8017cb4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017cb6:	68fb      	ldr	r3, [r7, #12]
 8017cb8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017cbc:	7af9      	ldrb	r1, [r7, #11]
 8017cbe:	683b      	ldr	r3, [r7, #0]
 8017cc0:	687a      	ldr	r2, [r7, #4]
 8017cc2:	f7f0 fd60 	bl	8008786 <HAL_PCD_EP_Transmit>
 8017cc6:	4603      	mov	r3, r0
 8017cc8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017cca:	7dfb      	ldrb	r3, [r7, #23]
 8017ccc:	4618      	mov	r0, r3
 8017cce:	f000 f88f 	bl	8017df0 <USBD_Get_USB_Status>
 8017cd2:	4603      	mov	r3, r0
 8017cd4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017cd6:	7dbb      	ldrb	r3, [r7, #22]
}
 8017cd8:	4618      	mov	r0, r3
 8017cda:	3718      	adds	r7, #24
 8017cdc:	46bd      	mov	sp, r7
 8017cde:	bd80      	pop	{r7, pc}

08017ce0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017ce0:	b580      	push	{r7, lr}
 8017ce2:	b086      	sub	sp, #24
 8017ce4:	af00      	add	r7, sp, #0
 8017ce6:	60f8      	str	r0, [r7, #12]
 8017ce8:	607a      	str	r2, [r7, #4]
 8017cea:	603b      	str	r3, [r7, #0]
 8017cec:	460b      	mov	r3, r1
 8017cee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017cf0:	2300      	movs	r3, #0
 8017cf2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017cf4:	2300      	movs	r3, #0
 8017cf6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017cf8:	68fb      	ldr	r3, [r7, #12]
 8017cfa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017cfe:	7af9      	ldrb	r1, [r7, #11]
 8017d00:	683b      	ldr	r3, [r7, #0]
 8017d02:	687a      	ldr	r2, [r7, #4]
 8017d04:	f7f0 fcf6 	bl	80086f4 <HAL_PCD_EP_Receive>
 8017d08:	4603      	mov	r3, r0
 8017d0a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d0c:	7dfb      	ldrb	r3, [r7, #23]
 8017d0e:	4618      	mov	r0, r3
 8017d10:	f000 f86e 	bl	8017df0 <USBD_Get_USB_Status>
 8017d14:	4603      	mov	r3, r0
 8017d16:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017d18:	7dbb      	ldrb	r3, [r7, #22]
}
 8017d1a:	4618      	mov	r0, r3
 8017d1c:	3718      	adds	r7, #24
 8017d1e:	46bd      	mov	sp, r7
 8017d20:	bd80      	pop	{r7, pc}

08017d22 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017d22:	b580      	push	{r7, lr}
 8017d24:	b082      	sub	sp, #8
 8017d26:	af00      	add	r7, sp, #0
 8017d28:	6078      	str	r0, [r7, #4]
 8017d2a:	460b      	mov	r3, r1
 8017d2c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017d2e:	687b      	ldr	r3, [r7, #4]
 8017d30:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017d34:	78fa      	ldrb	r2, [r7, #3]
 8017d36:	4611      	mov	r1, r2
 8017d38:	4618      	mov	r0, r3
 8017d3a:	f7f0 fd0c 	bl	8008756 <HAL_PCD_EP_GetRxCount>
 8017d3e:	4603      	mov	r3, r0
}
 8017d40:	4618      	mov	r0, r3
 8017d42:	3708      	adds	r7, #8
 8017d44:	46bd      	mov	sp, r7
 8017d46:	bd80      	pop	{r7, pc}

08017d48 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d48:	b580      	push	{r7, lr}
 8017d4a:	b082      	sub	sp, #8
 8017d4c:	af00      	add	r7, sp, #0
 8017d4e:	6078      	str	r0, [r7, #4]
 8017d50:	460b      	mov	r3, r1
 8017d52:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8017d54:	78fb      	ldrb	r3, [r7, #3]
 8017d56:	2b00      	cmp	r3, #0
 8017d58:	d002      	beq.n	8017d60 <HAL_PCDEx_LPM_Callback+0x18>
 8017d5a:	2b01      	cmp	r3, #1
 8017d5c:	d013      	beq.n	8017d86 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8017d5e:	e023      	b.n	8017da8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8017d60:	687b      	ldr	r3, [r7, #4]
 8017d62:	7a5b      	ldrb	r3, [r3, #9]
 8017d64:	2b00      	cmp	r3, #0
 8017d66:	d007      	beq.n	8017d78 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8017d68:	f000 f83c 	bl	8017de4 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017d6c:	4b10      	ldr	r3, [pc, #64]	@ (8017db0 <HAL_PCDEx_LPM_Callback+0x68>)
 8017d6e:	691b      	ldr	r3, [r3, #16]
 8017d70:	4a0f      	ldr	r2, [pc, #60]	@ (8017db0 <HAL_PCDEx_LPM_Callback+0x68>)
 8017d72:	f023 0306 	bic.w	r3, r3, #6
 8017d76:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8017d78:	687b      	ldr	r3, [r7, #4]
 8017d7a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017d7e:	4618      	mov	r0, r3
 8017d80:	f7fa ff98 	bl	8012cb4 <USBD_LL_Resume>
    break;
 8017d84:	e010      	b.n	8017da8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8017d86:	687b      	ldr	r3, [r7, #4]
 8017d88:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017d8c:	4618      	mov	r0, r3
 8017d8e:	f7fa ff7b 	bl	8012c88 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8017d92:	687b      	ldr	r3, [r7, #4]
 8017d94:	7a5b      	ldrb	r3, [r3, #9]
 8017d96:	2b00      	cmp	r3, #0
 8017d98:	d005      	beq.n	8017da6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017d9a:	4b05      	ldr	r3, [pc, #20]	@ (8017db0 <HAL_PCDEx_LPM_Callback+0x68>)
 8017d9c:	691b      	ldr	r3, [r3, #16]
 8017d9e:	4a04      	ldr	r2, [pc, #16]	@ (8017db0 <HAL_PCDEx_LPM_Callback+0x68>)
 8017da0:	f043 0306 	orr.w	r3, r3, #6
 8017da4:	6113      	str	r3, [r2, #16]
    break;
 8017da6:	bf00      	nop
}
 8017da8:	bf00      	nop
 8017daa:	3708      	adds	r7, #8
 8017dac:	46bd      	mov	sp, r7
 8017dae:	bd80      	pop	{r7, pc}
 8017db0:	e000ed00 	.word	0xe000ed00

08017db4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017db4:	b480      	push	{r7}
 8017db6:	b083      	sub	sp, #12
 8017db8:	af00      	add	r7, sp, #0
 8017dba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017dbc:	4b03      	ldr	r3, [pc, #12]	@ (8017dcc <USBD_static_malloc+0x18>)
}
 8017dbe:	4618      	mov	r0, r3
 8017dc0:	370c      	adds	r7, #12
 8017dc2:	46bd      	mov	sp, r7
 8017dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017dc8:	4770      	bx	lr
 8017dca:	bf00      	nop
 8017dcc:	2000424c 	.word	0x2000424c

08017dd0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017dd0:	b480      	push	{r7}
 8017dd2:	b083      	sub	sp, #12
 8017dd4:	af00      	add	r7, sp, #0
 8017dd6:	6078      	str	r0, [r7, #4]

}
 8017dd8:	bf00      	nop
 8017dda:	370c      	adds	r7, #12
 8017ddc:	46bd      	mov	sp, r7
 8017dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017de2:	4770      	bx	lr

08017de4 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8017de4:	b580      	push	{r7, lr}
 8017de6:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8017de8:	f7ee f914 	bl	8006014 <SystemClock_Config>
}
 8017dec:	bf00      	nop
 8017dee:	bd80      	pop	{r7, pc}

08017df0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017df0:	b480      	push	{r7}
 8017df2:	b085      	sub	sp, #20
 8017df4:	af00      	add	r7, sp, #0
 8017df6:	4603      	mov	r3, r0
 8017df8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017dfa:	2300      	movs	r3, #0
 8017dfc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017dfe:	79fb      	ldrb	r3, [r7, #7]
 8017e00:	2b03      	cmp	r3, #3
 8017e02:	d817      	bhi.n	8017e34 <USBD_Get_USB_Status+0x44>
 8017e04:	a201      	add	r2, pc, #4	@ (adr r2, 8017e0c <USBD_Get_USB_Status+0x1c>)
 8017e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e0a:	bf00      	nop
 8017e0c:	08017e1d 	.word	0x08017e1d
 8017e10:	08017e23 	.word	0x08017e23
 8017e14:	08017e29 	.word	0x08017e29
 8017e18:	08017e2f 	.word	0x08017e2f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017e1c:	2300      	movs	r3, #0
 8017e1e:	73fb      	strb	r3, [r7, #15]
    break;
 8017e20:	e00b      	b.n	8017e3a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017e22:	2303      	movs	r3, #3
 8017e24:	73fb      	strb	r3, [r7, #15]
    break;
 8017e26:	e008      	b.n	8017e3a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017e28:	2301      	movs	r3, #1
 8017e2a:	73fb      	strb	r3, [r7, #15]
    break;
 8017e2c:	e005      	b.n	8017e3a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017e2e:	2303      	movs	r3, #3
 8017e30:	73fb      	strb	r3, [r7, #15]
    break;
 8017e32:	e002      	b.n	8017e3a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017e34:	2303      	movs	r3, #3
 8017e36:	73fb      	strb	r3, [r7, #15]
    break;
 8017e38:	bf00      	nop
  }
  return usb_status;
 8017e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017e3c:	4618      	mov	r0, r3
 8017e3e:	3714      	adds	r7, #20
 8017e40:	46bd      	mov	sp, r7
 8017e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e46:	4770      	bx	lr

08017e48 <_ZdlPvj>:
 8017e48:	f000 b800 	b.w	8017e4c <_ZdlPv>

08017e4c <_ZdlPv>:
 8017e4c:	f000 b808 	b.w	8017e60 <free>

08017e50 <malloc>:
 8017e50:	4b02      	ldr	r3, [pc, #8]	@ (8017e5c <malloc+0xc>)
 8017e52:	4601      	mov	r1, r0
 8017e54:	6818      	ldr	r0, [r3, #0]
 8017e56:	f000 b82d 	b.w	8017eb4 <_malloc_r>
 8017e5a:	bf00      	nop
 8017e5c:	2000025c 	.word	0x2000025c

08017e60 <free>:
 8017e60:	4b02      	ldr	r3, [pc, #8]	@ (8017e6c <free+0xc>)
 8017e62:	4601      	mov	r1, r0
 8017e64:	6818      	ldr	r0, [r3, #0]
 8017e66:	f000 b967 	b.w	8018138 <_free_r>
 8017e6a:	bf00      	nop
 8017e6c:	2000025c 	.word	0x2000025c

08017e70 <sbrk_aligned>:
 8017e70:	b570      	push	{r4, r5, r6, lr}
 8017e72:	4e0f      	ldr	r6, [pc, #60]	@ (8017eb0 <sbrk_aligned+0x40>)
 8017e74:	460c      	mov	r4, r1
 8017e76:	6831      	ldr	r1, [r6, #0]
 8017e78:	4605      	mov	r5, r0
 8017e7a:	b911      	cbnz	r1, 8017e82 <sbrk_aligned+0x12>
 8017e7c:	f000 f90c 	bl	8018098 <_sbrk_r>
 8017e80:	6030      	str	r0, [r6, #0]
 8017e82:	4621      	mov	r1, r4
 8017e84:	4628      	mov	r0, r5
 8017e86:	f000 f907 	bl	8018098 <_sbrk_r>
 8017e8a:	1c43      	adds	r3, r0, #1
 8017e8c:	d103      	bne.n	8017e96 <sbrk_aligned+0x26>
 8017e8e:	f04f 34ff 	mov.w	r4, #4294967295
 8017e92:	4620      	mov	r0, r4
 8017e94:	bd70      	pop	{r4, r5, r6, pc}
 8017e96:	1cc4      	adds	r4, r0, #3
 8017e98:	f024 0403 	bic.w	r4, r4, #3
 8017e9c:	42a0      	cmp	r0, r4
 8017e9e:	d0f8      	beq.n	8017e92 <sbrk_aligned+0x22>
 8017ea0:	1a21      	subs	r1, r4, r0
 8017ea2:	4628      	mov	r0, r5
 8017ea4:	f000 f8f8 	bl	8018098 <_sbrk_r>
 8017ea8:	3001      	adds	r0, #1
 8017eaa:	d1f2      	bne.n	8017e92 <sbrk_aligned+0x22>
 8017eac:	e7ef      	b.n	8017e8e <sbrk_aligned+0x1e>
 8017eae:	bf00      	nop
 8017eb0:	2000446c 	.word	0x2000446c

08017eb4 <_malloc_r>:
 8017eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017eb8:	1ccd      	adds	r5, r1, #3
 8017eba:	f025 0503 	bic.w	r5, r5, #3
 8017ebe:	3508      	adds	r5, #8
 8017ec0:	2d0c      	cmp	r5, #12
 8017ec2:	bf38      	it	cc
 8017ec4:	250c      	movcc	r5, #12
 8017ec6:	2d00      	cmp	r5, #0
 8017ec8:	4606      	mov	r6, r0
 8017eca:	db01      	blt.n	8017ed0 <_malloc_r+0x1c>
 8017ecc:	42a9      	cmp	r1, r5
 8017ece:	d904      	bls.n	8017eda <_malloc_r+0x26>
 8017ed0:	230c      	movs	r3, #12
 8017ed2:	6033      	str	r3, [r6, #0]
 8017ed4:	2000      	movs	r0, #0
 8017ed6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017eda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017fb0 <_malloc_r+0xfc>
 8017ede:	f000 f869 	bl	8017fb4 <__malloc_lock>
 8017ee2:	f8d8 3000 	ldr.w	r3, [r8]
 8017ee6:	461c      	mov	r4, r3
 8017ee8:	bb44      	cbnz	r4, 8017f3c <_malloc_r+0x88>
 8017eea:	4629      	mov	r1, r5
 8017eec:	4630      	mov	r0, r6
 8017eee:	f7ff ffbf 	bl	8017e70 <sbrk_aligned>
 8017ef2:	1c43      	adds	r3, r0, #1
 8017ef4:	4604      	mov	r4, r0
 8017ef6:	d158      	bne.n	8017faa <_malloc_r+0xf6>
 8017ef8:	f8d8 4000 	ldr.w	r4, [r8]
 8017efc:	4627      	mov	r7, r4
 8017efe:	2f00      	cmp	r7, #0
 8017f00:	d143      	bne.n	8017f8a <_malloc_r+0xd6>
 8017f02:	2c00      	cmp	r4, #0
 8017f04:	d04b      	beq.n	8017f9e <_malloc_r+0xea>
 8017f06:	6823      	ldr	r3, [r4, #0]
 8017f08:	4639      	mov	r1, r7
 8017f0a:	4630      	mov	r0, r6
 8017f0c:	eb04 0903 	add.w	r9, r4, r3
 8017f10:	f000 f8c2 	bl	8018098 <_sbrk_r>
 8017f14:	4581      	cmp	r9, r0
 8017f16:	d142      	bne.n	8017f9e <_malloc_r+0xea>
 8017f18:	6821      	ldr	r1, [r4, #0]
 8017f1a:	1a6d      	subs	r5, r5, r1
 8017f1c:	4629      	mov	r1, r5
 8017f1e:	4630      	mov	r0, r6
 8017f20:	f7ff ffa6 	bl	8017e70 <sbrk_aligned>
 8017f24:	3001      	adds	r0, #1
 8017f26:	d03a      	beq.n	8017f9e <_malloc_r+0xea>
 8017f28:	6823      	ldr	r3, [r4, #0]
 8017f2a:	442b      	add	r3, r5
 8017f2c:	6023      	str	r3, [r4, #0]
 8017f2e:	f8d8 3000 	ldr.w	r3, [r8]
 8017f32:	685a      	ldr	r2, [r3, #4]
 8017f34:	bb62      	cbnz	r2, 8017f90 <_malloc_r+0xdc>
 8017f36:	f8c8 7000 	str.w	r7, [r8]
 8017f3a:	e00f      	b.n	8017f5c <_malloc_r+0xa8>
 8017f3c:	6822      	ldr	r2, [r4, #0]
 8017f3e:	1b52      	subs	r2, r2, r5
 8017f40:	d420      	bmi.n	8017f84 <_malloc_r+0xd0>
 8017f42:	2a0b      	cmp	r2, #11
 8017f44:	d917      	bls.n	8017f76 <_malloc_r+0xc2>
 8017f46:	1961      	adds	r1, r4, r5
 8017f48:	42a3      	cmp	r3, r4
 8017f4a:	6025      	str	r5, [r4, #0]
 8017f4c:	bf18      	it	ne
 8017f4e:	6059      	strne	r1, [r3, #4]
 8017f50:	6863      	ldr	r3, [r4, #4]
 8017f52:	bf08      	it	eq
 8017f54:	f8c8 1000 	streq.w	r1, [r8]
 8017f58:	5162      	str	r2, [r4, r5]
 8017f5a:	604b      	str	r3, [r1, #4]
 8017f5c:	4630      	mov	r0, r6
 8017f5e:	f000 f82f 	bl	8017fc0 <__malloc_unlock>
 8017f62:	f104 000b 	add.w	r0, r4, #11
 8017f66:	1d23      	adds	r3, r4, #4
 8017f68:	f020 0007 	bic.w	r0, r0, #7
 8017f6c:	1ac2      	subs	r2, r0, r3
 8017f6e:	bf1c      	itt	ne
 8017f70:	1a1b      	subne	r3, r3, r0
 8017f72:	50a3      	strne	r3, [r4, r2]
 8017f74:	e7af      	b.n	8017ed6 <_malloc_r+0x22>
 8017f76:	6862      	ldr	r2, [r4, #4]
 8017f78:	42a3      	cmp	r3, r4
 8017f7a:	bf0c      	ite	eq
 8017f7c:	f8c8 2000 	streq.w	r2, [r8]
 8017f80:	605a      	strne	r2, [r3, #4]
 8017f82:	e7eb      	b.n	8017f5c <_malloc_r+0xa8>
 8017f84:	4623      	mov	r3, r4
 8017f86:	6864      	ldr	r4, [r4, #4]
 8017f88:	e7ae      	b.n	8017ee8 <_malloc_r+0x34>
 8017f8a:	463c      	mov	r4, r7
 8017f8c:	687f      	ldr	r7, [r7, #4]
 8017f8e:	e7b6      	b.n	8017efe <_malloc_r+0x4a>
 8017f90:	461a      	mov	r2, r3
 8017f92:	685b      	ldr	r3, [r3, #4]
 8017f94:	42a3      	cmp	r3, r4
 8017f96:	d1fb      	bne.n	8017f90 <_malloc_r+0xdc>
 8017f98:	2300      	movs	r3, #0
 8017f9a:	6053      	str	r3, [r2, #4]
 8017f9c:	e7de      	b.n	8017f5c <_malloc_r+0xa8>
 8017f9e:	230c      	movs	r3, #12
 8017fa0:	6033      	str	r3, [r6, #0]
 8017fa2:	4630      	mov	r0, r6
 8017fa4:	f000 f80c 	bl	8017fc0 <__malloc_unlock>
 8017fa8:	e794      	b.n	8017ed4 <_malloc_r+0x20>
 8017faa:	6005      	str	r5, [r0, #0]
 8017fac:	e7d6      	b.n	8017f5c <_malloc_r+0xa8>
 8017fae:	bf00      	nop
 8017fb0:	20004470 	.word	0x20004470

08017fb4 <__malloc_lock>:
 8017fb4:	4801      	ldr	r0, [pc, #4]	@ (8017fbc <__malloc_lock+0x8>)
 8017fb6:	f000 b8a9 	b.w	801810c <__retarget_lock_acquire_recursive>
 8017fba:	bf00      	nop
 8017fbc:	200045b0 	.word	0x200045b0

08017fc0 <__malloc_unlock>:
 8017fc0:	4801      	ldr	r0, [pc, #4]	@ (8017fc8 <__malloc_unlock+0x8>)
 8017fc2:	f000 b8a4 	b.w	801810e <__retarget_lock_release_recursive>
 8017fc6:	bf00      	nop
 8017fc8:	200045b0 	.word	0x200045b0

08017fcc <memset>:
 8017fcc:	4402      	add	r2, r0
 8017fce:	4603      	mov	r3, r0
 8017fd0:	4293      	cmp	r3, r2
 8017fd2:	d100      	bne.n	8017fd6 <memset+0xa>
 8017fd4:	4770      	bx	lr
 8017fd6:	f803 1b01 	strb.w	r1, [r3], #1
 8017fda:	e7f9      	b.n	8017fd0 <memset+0x4>

08017fdc <_reclaim_reent>:
 8017fdc:	4b2d      	ldr	r3, [pc, #180]	@ (8018094 <_reclaim_reent+0xb8>)
 8017fde:	681b      	ldr	r3, [r3, #0]
 8017fe0:	4283      	cmp	r3, r0
 8017fe2:	b570      	push	{r4, r5, r6, lr}
 8017fe4:	4604      	mov	r4, r0
 8017fe6:	d053      	beq.n	8018090 <_reclaim_reent+0xb4>
 8017fe8:	69c3      	ldr	r3, [r0, #28]
 8017fea:	b31b      	cbz	r3, 8018034 <_reclaim_reent+0x58>
 8017fec:	68db      	ldr	r3, [r3, #12]
 8017fee:	b163      	cbz	r3, 801800a <_reclaim_reent+0x2e>
 8017ff0:	2500      	movs	r5, #0
 8017ff2:	69e3      	ldr	r3, [r4, #28]
 8017ff4:	68db      	ldr	r3, [r3, #12]
 8017ff6:	5959      	ldr	r1, [r3, r5]
 8017ff8:	b9b1      	cbnz	r1, 8018028 <_reclaim_reent+0x4c>
 8017ffa:	3504      	adds	r5, #4
 8017ffc:	2d80      	cmp	r5, #128	@ 0x80
 8017ffe:	d1f8      	bne.n	8017ff2 <_reclaim_reent+0x16>
 8018000:	69e3      	ldr	r3, [r4, #28]
 8018002:	4620      	mov	r0, r4
 8018004:	68d9      	ldr	r1, [r3, #12]
 8018006:	f000 f897 	bl	8018138 <_free_r>
 801800a:	69e3      	ldr	r3, [r4, #28]
 801800c:	6819      	ldr	r1, [r3, #0]
 801800e:	b111      	cbz	r1, 8018016 <_reclaim_reent+0x3a>
 8018010:	4620      	mov	r0, r4
 8018012:	f000 f891 	bl	8018138 <_free_r>
 8018016:	69e3      	ldr	r3, [r4, #28]
 8018018:	689d      	ldr	r5, [r3, #8]
 801801a:	b15d      	cbz	r5, 8018034 <_reclaim_reent+0x58>
 801801c:	4629      	mov	r1, r5
 801801e:	4620      	mov	r0, r4
 8018020:	682d      	ldr	r5, [r5, #0]
 8018022:	f000 f889 	bl	8018138 <_free_r>
 8018026:	e7f8      	b.n	801801a <_reclaim_reent+0x3e>
 8018028:	680e      	ldr	r6, [r1, #0]
 801802a:	4620      	mov	r0, r4
 801802c:	f000 f884 	bl	8018138 <_free_r>
 8018030:	4631      	mov	r1, r6
 8018032:	e7e1      	b.n	8017ff8 <_reclaim_reent+0x1c>
 8018034:	6961      	ldr	r1, [r4, #20]
 8018036:	b111      	cbz	r1, 801803e <_reclaim_reent+0x62>
 8018038:	4620      	mov	r0, r4
 801803a:	f000 f87d 	bl	8018138 <_free_r>
 801803e:	69e1      	ldr	r1, [r4, #28]
 8018040:	b111      	cbz	r1, 8018048 <_reclaim_reent+0x6c>
 8018042:	4620      	mov	r0, r4
 8018044:	f000 f878 	bl	8018138 <_free_r>
 8018048:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801804a:	b111      	cbz	r1, 8018052 <_reclaim_reent+0x76>
 801804c:	4620      	mov	r0, r4
 801804e:	f000 f873 	bl	8018138 <_free_r>
 8018052:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018054:	b111      	cbz	r1, 801805c <_reclaim_reent+0x80>
 8018056:	4620      	mov	r0, r4
 8018058:	f000 f86e 	bl	8018138 <_free_r>
 801805c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801805e:	b111      	cbz	r1, 8018066 <_reclaim_reent+0x8a>
 8018060:	4620      	mov	r0, r4
 8018062:	f000 f869 	bl	8018138 <_free_r>
 8018066:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8018068:	b111      	cbz	r1, 8018070 <_reclaim_reent+0x94>
 801806a:	4620      	mov	r0, r4
 801806c:	f000 f864 	bl	8018138 <_free_r>
 8018070:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8018072:	b111      	cbz	r1, 801807a <_reclaim_reent+0x9e>
 8018074:	4620      	mov	r0, r4
 8018076:	f000 f85f 	bl	8018138 <_free_r>
 801807a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801807c:	b111      	cbz	r1, 8018084 <_reclaim_reent+0xa8>
 801807e:	4620      	mov	r0, r4
 8018080:	f000 f85a 	bl	8018138 <_free_r>
 8018084:	6a23      	ldr	r3, [r4, #32]
 8018086:	b11b      	cbz	r3, 8018090 <_reclaim_reent+0xb4>
 8018088:	4620      	mov	r0, r4
 801808a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801808e:	4718      	bx	r3
 8018090:	bd70      	pop	{r4, r5, r6, pc}
 8018092:	bf00      	nop
 8018094:	2000025c 	.word	0x2000025c

08018098 <_sbrk_r>:
 8018098:	b538      	push	{r3, r4, r5, lr}
 801809a:	4d06      	ldr	r5, [pc, #24]	@ (80180b4 <_sbrk_r+0x1c>)
 801809c:	2300      	movs	r3, #0
 801809e:	4604      	mov	r4, r0
 80180a0:	4608      	mov	r0, r1
 80180a2:	602b      	str	r3, [r5, #0]
 80180a4:	f7ee fd04 	bl	8006ab0 <_sbrk>
 80180a8:	1c43      	adds	r3, r0, #1
 80180aa:	d102      	bne.n	80180b2 <_sbrk_r+0x1a>
 80180ac:	682b      	ldr	r3, [r5, #0]
 80180ae:	b103      	cbz	r3, 80180b2 <_sbrk_r+0x1a>
 80180b0:	6023      	str	r3, [r4, #0]
 80180b2:	bd38      	pop	{r3, r4, r5, pc}
 80180b4:	200045ac 	.word	0x200045ac

080180b8 <__errno>:
 80180b8:	4b01      	ldr	r3, [pc, #4]	@ (80180c0 <__errno+0x8>)
 80180ba:	6818      	ldr	r0, [r3, #0]
 80180bc:	4770      	bx	lr
 80180be:	bf00      	nop
 80180c0:	2000025c 	.word	0x2000025c

080180c4 <__libc_init_array>:
 80180c4:	b570      	push	{r4, r5, r6, lr}
 80180c6:	4d0d      	ldr	r5, [pc, #52]	@ (80180fc <__libc_init_array+0x38>)
 80180c8:	4c0d      	ldr	r4, [pc, #52]	@ (8018100 <__libc_init_array+0x3c>)
 80180ca:	1b64      	subs	r4, r4, r5
 80180cc:	10a4      	asrs	r4, r4, #2
 80180ce:	2600      	movs	r6, #0
 80180d0:	42a6      	cmp	r6, r4
 80180d2:	d109      	bne.n	80180e8 <__libc_init_array+0x24>
 80180d4:	4d0b      	ldr	r5, [pc, #44]	@ (8018104 <__libc_init_array+0x40>)
 80180d6:	4c0c      	ldr	r4, [pc, #48]	@ (8018108 <__libc_init_array+0x44>)
 80180d8:	f000 f878 	bl	80181cc <_init>
 80180dc:	1b64      	subs	r4, r4, r5
 80180de:	10a4      	asrs	r4, r4, #2
 80180e0:	2600      	movs	r6, #0
 80180e2:	42a6      	cmp	r6, r4
 80180e4:	d105      	bne.n	80180f2 <__libc_init_array+0x2e>
 80180e6:	bd70      	pop	{r4, r5, r6, pc}
 80180e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80180ec:	4798      	blx	r3
 80180ee:	3601      	adds	r6, #1
 80180f0:	e7ee      	b.n	80180d0 <__libc_init_array+0xc>
 80180f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80180f6:	4798      	blx	r3
 80180f8:	3601      	adds	r6, #1
 80180fa:	e7f2      	b.n	80180e2 <__libc_init_array+0x1e>
 80180fc:	080183d8 	.word	0x080183d8
 8018100:	080183d8 	.word	0x080183d8
 8018104:	080183d8 	.word	0x080183d8
 8018108:	080183e0 	.word	0x080183e0

0801810c <__retarget_lock_acquire_recursive>:
 801810c:	4770      	bx	lr

0801810e <__retarget_lock_release_recursive>:
 801810e:	4770      	bx	lr

08018110 <__aeabi_memcpy>:
 8018110:	f000 b803 	b.w	801811a <memcpy>

08018114 <__aeabi_memclr>:
 8018114:	2200      	movs	r2, #0
 8018116:	f7ed bc96 	b.w	8005a46 <__aeabi_memset>

0801811a <memcpy>:
 801811a:	440a      	add	r2, r1
 801811c:	4291      	cmp	r1, r2
 801811e:	f100 33ff 	add.w	r3, r0, #4294967295
 8018122:	d100      	bne.n	8018126 <memcpy+0xc>
 8018124:	4770      	bx	lr
 8018126:	b510      	push	{r4, lr}
 8018128:	f811 4b01 	ldrb.w	r4, [r1], #1
 801812c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018130:	4291      	cmp	r1, r2
 8018132:	d1f9      	bne.n	8018128 <memcpy+0xe>
 8018134:	bd10      	pop	{r4, pc}
	...

08018138 <_free_r>:
 8018138:	b538      	push	{r3, r4, r5, lr}
 801813a:	4605      	mov	r5, r0
 801813c:	2900      	cmp	r1, #0
 801813e:	d041      	beq.n	80181c4 <_free_r+0x8c>
 8018140:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018144:	1f0c      	subs	r4, r1, #4
 8018146:	2b00      	cmp	r3, #0
 8018148:	bfb8      	it	lt
 801814a:	18e4      	addlt	r4, r4, r3
 801814c:	f7ff ff32 	bl	8017fb4 <__malloc_lock>
 8018150:	4a1d      	ldr	r2, [pc, #116]	@ (80181c8 <_free_r+0x90>)
 8018152:	6813      	ldr	r3, [r2, #0]
 8018154:	b933      	cbnz	r3, 8018164 <_free_r+0x2c>
 8018156:	6063      	str	r3, [r4, #4]
 8018158:	6014      	str	r4, [r2, #0]
 801815a:	4628      	mov	r0, r5
 801815c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018160:	f7ff bf2e 	b.w	8017fc0 <__malloc_unlock>
 8018164:	42a3      	cmp	r3, r4
 8018166:	d908      	bls.n	801817a <_free_r+0x42>
 8018168:	6820      	ldr	r0, [r4, #0]
 801816a:	1821      	adds	r1, r4, r0
 801816c:	428b      	cmp	r3, r1
 801816e:	bf01      	itttt	eq
 8018170:	6819      	ldreq	r1, [r3, #0]
 8018172:	685b      	ldreq	r3, [r3, #4]
 8018174:	1809      	addeq	r1, r1, r0
 8018176:	6021      	streq	r1, [r4, #0]
 8018178:	e7ed      	b.n	8018156 <_free_r+0x1e>
 801817a:	461a      	mov	r2, r3
 801817c:	685b      	ldr	r3, [r3, #4]
 801817e:	b10b      	cbz	r3, 8018184 <_free_r+0x4c>
 8018180:	42a3      	cmp	r3, r4
 8018182:	d9fa      	bls.n	801817a <_free_r+0x42>
 8018184:	6811      	ldr	r1, [r2, #0]
 8018186:	1850      	adds	r0, r2, r1
 8018188:	42a0      	cmp	r0, r4
 801818a:	d10b      	bne.n	80181a4 <_free_r+0x6c>
 801818c:	6820      	ldr	r0, [r4, #0]
 801818e:	4401      	add	r1, r0
 8018190:	1850      	adds	r0, r2, r1
 8018192:	4283      	cmp	r3, r0
 8018194:	6011      	str	r1, [r2, #0]
 8018196:	d1e0      	bne.n	801815a <_free_r+0x22>
 8018198:	6818      	ldr	r0, [r3, #0]
 801819a:	685b      	ldr	r3, [r3, #4]
 801819c:	6053      	str	r3, [r2, #4]
 801819e:	4408      	add	r0, r1
 80181a0:	6010      	str	r0, [r2, #0]
 80181a2:	e7da      	b.n	801815a <_free_r+0x22>
 80181a4:	d902      	bls.n	80181ac <_free_r+0x74>
 80181a6:	230c      	movs	r3, #12
 80181a8:	602b      	str	r3, [r5, #0]
 80181aa:	e7d6      	b.n	801815a <_free_r+0x22>
 80181ac:	6820      	ldr	r0, [r4, #0]
 80181ae:	1821      	adds	r1, r4, r0
 80181b0:	428b      	cmp	r3, r1
 80181b2:	bf04      	itt	eq
 80181b4:	6819      	ldreq	r1, [r3, #0]
 80181b6:	685b      	ldreq	r3, [r3, #4]
 80181b8:	6063      	str	r3, [r4, #4]
 80181ba:	bf04      	itt	eq
 80181bc:	1809      	addeq	r1, r1, r0
 80181be:	6021      	streq	r1, [r4, #0]
 80181c0:	6054      	str	r4, [r2, #4]
 80181c2:	e7ca      	b.n	801815a <_free_r+0x22>
 80181c4:	bd38      	pop	{r3, r4, r5, pc}
 80181c6:	bf00      	nop
 80181c8:	20004470 	.word	0x20004470

080181cc <_init>:
 80181cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80181ce:	bf00      	nop
 80181d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80181d2:	bc08      	pop	{r3}
 80181d4:	469e      	mov	lr, r3
 80181d6:	4770      	bx	lr

080181d8 <_fini>:
 80181d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80181da:	bf00      	nop
 80181dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80181de:	bc08      	pop	{r3}
 80181e0:	469e      	mov	lr, r3
 80181e2:	4770      	bx	lr
