From df5cbcb5db9fd60d9c13f34bb12de11dd0e08331 Mon Sep 17 00:00:00 2001
From: Sandy Huang <hjc@rock-chips.com>
Date: Thu, 8 Mar 2018 20:07:27 +0800
Subject: [PATCH] arm64: dts: rockchip: rk3308: add display node

add display node: vop, rgb node.

Change-Id: I495079cb18170bd2437670fd6d6e3c7e22438895
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk3308.dtsi | 103 +++++++++++++++++++++++
 1 file changed, 103 insertions(+)

diff --git a/arch/arm64/boot/dts/rockchip/rk3308.dtsi b/arch/arm64/boot/dts/rockchip/rk3308.dtsi
index bbef5af6a9a6..6d2799022460 100644
--- a/arch/arm64/boot/dts/rockchip/rk3308.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3308.dtsi
@@ -5,6 +5,7 @@
  */
 
 #include <dt-bindings/clock/rk3308-cru.h>
+#include <dt-bindings/display/media-bus-format.h>
 #include <dt-bindings/gpio/gpio.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/interrupt-controller/irq.h>
@@ -68,11 +69,42 @@
 		interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 	};
 
+	display_subsystem: display-subsystem {
+		compatible = "rockchip,display-subsystem";
+		ports = <&vop_out>;
+		status = "disabled";
+	};
+
 	psci {
 		compatible = "arm,psci-1.0";
 		method = "smc";
 	};
 
+	rgb: rgb {
+		compatible = "rockchip,rk3308-rgb";
+		status = "disabled";
+		pinctrl-names = "lcdc";
+		pinctrl-0 = <&lcdc_ctl>;
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				rgb_in_vop: endpoint@0 {
+					reg = <0>;
+					remote-endpoint = <&vop_out_rgb>;
+				};
+			};
+
+		};
+	};
+
 	timer {
 		compatible = "arm,armv8-timer";
 		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>,
@@ -229,6 +261,27 @@
 		status = "disabled";
 	};
 
+	vop: vop@ff2e0000 {
+		compatible = "rockchip,rk3308-vop";
+		reg = <0x0 0xff2e0000 0x0 0x1fc>, <0x0 0xff2e0a00 0x0 0x400>;
+		reg-names = "regs", "gamma_lut";
+		interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&cru ACLK_VOP>, <&cru DCLK_VOP>,
+			 <&cru HCLK_VOP>;
+		clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
+		status = "disabled";
+
+		vop_out: port {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			vop_out_rgb: endpoint@0 {
+				reg = <0>;
+				remote-endpoint = <&rgb_in_vop>;
+			};
+		};
+	};
+
 	i2s0: i2s@ff300000 {
 		compatible = "rockchip,rk3308-i2s", "rockchip,rk3066-i2s";
 		reg = <0x0 0xff300000 0x0 0x10000>;
@@ -510,6 +563,56 @@
 			};
 		};
 
+		lcdc {
+			lcdc_ctl: lcdc-ctl {
+				rockchip,pins =
+					/* dclk */
+					<1 RK_PA0 RK_FUNC_2 &pcfg_pull_none>,
+					/* hsync */
+					<1 RK_PA1 RK_FUNC_2 &pcfg_pull_none>,
+					/* vsync */
+					<1 RK_PA2 RK_FUNC_2 &pcfg_pull_none>,
+					/* den */
+					<1 RK_PA3 RK_FUNC_2 &pcfg_pull_none>,
+					/* d0 */
+					<1 RK_PA4 RK_FUNC_2 &pcfg_pull_none>,
+					/* d1 */
+					<1 RK_PA5 RK_FUNC_2 &pcfg_pull_none>,
+					/* d2 */
+					<1 RK_PA6 RK_FUNC_2 &pcfg_pull_none>,
+					/* d3 */
+					<1 RK_PA7 RK_FUNC_2 &pcfg_pull_none>,
+					/* d4 */
+					<1 RK_PB0 RK_FUNC_2 &pcfg_pull_none>,
+					/* d5 */
+					<1 RK_PB1 RK_FUNC_2 &pcfg_pull_none>,
+					/* d6 */
+					<1 RK_PB2 RK_FUNC_2 &pcfg_pull_none>,
+					/* d7 */
+					<1 RK_PB3 RK_FUNC_2 &pcfg_pull_none>,
+					/* d8 */
+					<1 RK_PB4 RK_FUNC_2 &pcfg_pull_none>,
+					/* d9 */
+					<1 RK_PB5 RK_FUNC_2 &pcfg_pull_none>,
+					/* d10 */
+					<1 RK_PB6 RK_FUNC_2 &pcfg_pull_none>,
+					/* d11 */
+					<1 RK_PB7 RK_FUNC_2 &pcfg_pull_none>,
+					/* d12 */
+					<1 RK_PC0 RK_FUNC_2 &pcfg_pull_none>,
+					/* d13 */
+					<1 RK_PC1 RK_FUNC_2 &pcfg_pull_none>,
+					/* d14 */
+					<1 RK_PC2 RK_FUNC_2 &pcfg_pull_none>,
+					/* d15 */
+					<1 RK_PC3 RK_FUNC_2 &pcfg_pull_none>,
+					/* d16 */
+					<1 RK_PC4 RK_FUNC_2 &pcfg_pull_none>,
+					/* d17 */
+					<1 RK_PC5 RK_FUNC_2 &pcfg_pull_none>;
+			};
+		};
+
 		tsadc {
 			tsadc_otp_gpio: tsadc-otp-gpio {
 				rockchip,pins =
-- 
2.35.3

