

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Thu Apr 13 06:39:05 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        gradient_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  8319|    1|  8319|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  8193|  8193|        10|          8|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     395|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     427|
|Register         |        -|      -|     744|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     744|     822|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_319_p2        |     +    |      0|  0|  11|          11|           1|
    |sum_fu_297_p2        |     +    |      0|  0|  60|          60|          60|
    |ap_block_state12_io  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state136    |    and   |      0|  0|   1|           1|           1|
    |ap_condition_241     |    and   |      0|  0|   1|           1|           1|
    |tmp_2_fu_313_p2      |   icmp   |      0|  0|   5|          11|          12|
    |ap_enable_pp0        |    or    |      0|  0|   1|           1|           1|
    |sum_10_fu_443_p2     |    or    |      0|  0|  21|          14|           4|
    |sum_11_fu_453_p2     |    or    |      0|  0|  21|          14|           4|
    |sum_12_fu_463_p2     |    or    |      0|  0|  21|          14|           4|
    |sum_13_fu_473_p2     |    or    |      0|  0|  21|          14|           4|
    |sum_14_fu_483_p2     |    or    |      0|  0|  21|          14|           4|
    |sum_1_fu_353_p2      |    or    |      0|  0|  21|          14|           2|
    |sum_2_fu_363_p2      |    or    |      0|  0|  21|          14|           2|
    |sum_3_fu_373_p2      |    or    |      0|  0|  21|          14|           3|
    |sum_4_fu_383_p2      |    or    |      0|  0|  21|          14|           3|
    |sum_5_fu_393_p2      |    or    |      0|  0|  21|          14|           3|
    |sum_6_fu_403_p2      |    or    |      0|  0|  21|          14|           3|
    |sum_7_fu_413_p2      |    or    |      0|  0|  21|          14|           4|
    |sum_8_fu_423_p2      |    or    |      0|  0|  21|          14|           4|
    |sum_9_fu_433_p2      |    or    |      0|  0|  21|          14|           4|
    |sum_s_fu_342_p2      |    or    |      0|  0|  21|          14|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 395|         296|         126|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  344|        135|    1|        135|
    |ap_sig_ioackin_m_axi_to_V_AWREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_to_V_WREADY   |    1|          2|    1|          2|
    |from_address0                      |   28|          9|   14|        126|
    |from_address1                      |   28|          9|   14|        126|
    |i_phi_fu_274_p4                    |   11|          2|   11|         22|
    |i_reg_270                          |   11|          2|   11|         22|
    |to_V_blk_n_AW                      |    1|          2|    1|          2|
    |to_V_blk_n_B                       |    1|          2|    1|          2|
    |to_V_blk_n_W                       |    1|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  427|        167|   56|        441|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                |  134|   0|  134|          0|
    |ap_enable_reg_pp0_iter0                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_2_reg_592  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_AWREADY        |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_WREADY         |    1|   0|    1|          0|
    |from_load_10_reg_729                     |   32|   0|   32|          0|
    |from_load_11_reg_734                     |   32|   0|   32|          0|
    |from_load_12_reg_749                     |   32|   0|   32|          0|
    |from_load_13_reg_754                     |   32|   0|   32|          0|
    |from_load_14_reg_769                     |   32|   0|   32|          0|
    |from_load_15_reg_774                     |   32|   0|   32|          0|
    |from_load_1_reg_634                      |   32|   0|   32|          0|
    |from_load_2_reg_649                      |   32|   0|   32|          0|
    |from_load_3_reg_654                      |   32|   0|   32|          0|
    |from_load_4_reg_669                      |   32|   0|   32|          0|
    |from_load_5_reg_674                      |   32|   0|   32|          0|
    |from_load_6_reg_689                      |   32|   0|   32|          0|
    |from_load_7_reg_694                      |   32|   0|   32|          0|
    |from_load_8_reg_709                      |   32|   0|   32|          0|
    |from_load_9_reg_714                      |   32|   0|   32|          0|
    |from_load_reg_629                        |   32|   0|   32|          0|
    |i_1_reg_596                              |   11|   0|   11|          0|
    |i_reg_270                                |   11|   0|   11|          0|
    |sum_reg_582                              |   60|   0|   60|          0|
    |tmp_2_reg_592                            |    1|   0|    1|          0|
    |tmp_6_reg_601                            |   10|   0|   14|          4|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    |  744|   0|  748|          4|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     store    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     store    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     store    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     store    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     store    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     store    | return value |
|store_flag           |  in |    1|   ap_none  |  store_flag  |    scalar    |
|m_axi_to_V_AWVALID   | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWREADY   |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWADDR    | out |   64|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWID      | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWLEN     | out |   32|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWSIZE    | out |    3|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWBURST   | out |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWLOCK    | out |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWCACHE   | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWPROT    | out |    3|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWQOS     | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWREGION  | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_AWUSER    | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WVALID    | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WREADY    |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WDATA     | out |  512|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WSTRB     | out |   64|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WLAST     | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WID       | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_WUSER     | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARVALID   | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARREADY   |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARADDR    | out |   64|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARID      | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARLEN     | out |   32|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARSIZE    | out |    3|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARBURST   | out |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARLOCK    | out |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARCACHE   | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARPROT    | out |    3|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARQOS     | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARREGION  | out |    4|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_ARUSER    | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RVALID    |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RREADY    | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RDATA     |  in |  512|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RLAST     |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RID       |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RUSER     |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_RRESP     |  in |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_BVALID    |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_BREADY    | out |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_BRESP     |  in |    2|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_BID       |  in |    1|    m_axi   |     to_V     |    pointer   |
|m_axi_to_V_BUSER     |  in |    1|    m_axi   |     to_V     |    pointer   |
|var_f_V1             |  in |   58|   ap_none  |   var_f_V1   |    scalar    |
|from_address0        | out |   14|  ap_memory |     from     |     array    |
|from_ce0             | out |    1|  ap_memory |     from     |     array    |
|from_q0              |  in |   32|  ap_memory |     from     |     array    |
|from_address1        | out |   14|  ap_memory |     from     |     array    |
|from_ce1             | out |    1|  ap_memory |     from     |     array    |
|from_q1              |  in |   32|  ap_memory |     from     |     array    |
|tile_index           |  in |   32|   ap_none  |  tile_index  |    scalar    |
+---------------------+-----+-----+------------+--------------+--------------+

