digraph "CFG for 'main' function" {
	label="CFG for 'main' function";

	Node0x5584ae872850 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{entry:\l  %a = alloca i32, align 4\l  %b = alloca i32, align 4\l  %c = alloca i32, align 4\l  %d = alloca i32, align 4\l  %i = bitcast i32* %a to i8*\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %i) #7\l  %i1 = bitcast i32* %b to i8*\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %i1) #7\l  %i2 = bitcast i32* %c to i8*\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %i2) #7\l  %i3 = bitcast i32* %d to i8*\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* nonnull %i3) #7\l  %call = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4\l... dereferenceable(4) %a)\l  %call1 = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) %call, i32* nonnull align 4 dereferenceable(4) %b)\l  %call2 = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) %call1, i32* nonnull align 4 dereferenceable(4)\l... %c)\l  %call3 = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) %call2, i32* nonnull align 4 dereferenceable(4)\l... %d)\l  %call4 = call i32 @rand() #7\l  %rem = srem i32 %call4, 100\l  %cmp = icmp sgt i32 %rem, 89\l  %call5 = call i32 @rand() #7\l  br i1 %cmp, label %if.then, label %if.else13\l|{<s0>T|<s1>F}}"];
	Node0x5584ae872850:s0 -> Node0x5584ae8740e0;
	Node0x5584ae872850:s1 -> Node0x5584ae8741b0;
	Node0x5584ae8740e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{if.then:                                          \l  %i4 = load i32, i32* %a, align 4, !tbaa !4\l  %rem6 = srem i32 %call5, %i4\l  %i5 = load i32, i32* %b, align 4, !tbaa !4\l  %cmp7.not = icmp slt i32 %rem6, %i5\l  br i1 %cmp7.not, label %if.else, label %if.then8\l|{<s0>T|<s1>F}}"];
	Node0x5584ae8740e0:s0 -> Node0x5584ae875720;
	Node0x5584ae8740e0:s1 -> Node0x5584ae875790;
	Node0x5584ae875790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{if.then8:                                         \l  %sub = add i32 %i4, 9\l  %add9 = sub i32 %sub, %i5\l  br label %if.end\l}"];
	Node0x5584ae875790 -> Node0x5584ae875dd0;
	Node0x5584ae875720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{if.else:                                          \l  %i6 = load i32, i32* %c, align 4, !tbaa !4\l  %sub10 = sub nsw i32 90, %i6\l  %add11 = add nsw i32 %i6, %i5\l  br label %if.end\l}"];
	Node0x5584ae875720 -> Node0x5584ae875dd0;
	Node0x5584ae875dd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{if.end:                                           \l  %x.0 = phi i32 [ %add9, %if.then8 ], [ %sub10, %if.else ]\l  %y.0 = phi i32 [ 90, %if.then8 ], [ %add11, %if.else ]\l  %tau1 = call i32 (...) @llvm.tau.i32(i32 %y.0, i32 %add11)\l  %tau = call i32 (...) @llvm.tau.i32(i32 %x.0, i32 %sub10)\l  %add12 = add nsw i32 %tau, 90\l  br label %if.end25\l}"];
	Node0x5584ae875dd0 -> Node0x5584ae876650;
	Node0x5584ae8741b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{if.else13:                                        \l  %rem16 = srem i32 %call5, 70\l  %i7 = load i32, i32* %a, align 4, !tbaa !4\l  %mul = shl nsw i32 %i7, 1\l  %cmp17.not = icmp slt i32 %rem16, %mul\l  br i1 %cmp17.not, label %if.else20, label %if.then18\l|{<s0>T|<s1>F}}"];
	Node0x5584ae8741b0:s0 -> Node0x5584ae877290;
	Node0x5584ae8741b0:s1 -> Node0x5584ae877310;
	Node0x5584ae877310 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{if.then18:                                        \l  %i8 = load i32, i32* %b, align 4, !tbaa !4\l  %add19 = add nsw i32 %i8, %i7\l  store i32 90, i32* %b, align 4, !tbaa !4\l  br label %if.end23\l}"];
	Node0x5584ae877310 -> Node0x5584ae877670;
	Node0x5584ae877290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{if.else20:                                        \l  %i9 = load i32, i32* %c, align 4, !tbaa !4\l  %add21 = add nsw i32 %i9, 90\l  %i10 = load i32, i32* %b, align 4, !tbaa !4\l  %add22 = add nsw i32 %i10, %i9\l  br label %if.end23\l}"];
	Node0x5584ae877290 -> Node0x5584ae877670;
	Node0x5584ae877670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{if.end23:                                         \l  %x.1 = phi i32 [ %add19, %if.then18 ], [ %add21, %if.else20 ]\l  %y.1 = phi i32 [ 80, %if.then18 ], [ %add22, %if.else20 ]\l  %add24 = add nsw i32 %x.1, 80\l  br label %if.end25\l}"];
	Node0x5584ae877670 -> Node0x5584ae876650;
	Node0x5584ae876650 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{if.end25:                                         \l  %storemerge = phi i32 [ %add24, %if.end23 ], [ %add12, %if.end ]\l  %x.2 = phi i32 [ %x.1, %if.end23 ], [ %tau, %if.end ]\l  %y.2 = phi i32 [ %y.1, %if.end23 ], [ %tau1, %if.end ]\l  store i32 %storemerge, i32* %a, align 4, !tbaa !4\l  %add26 = add i32 %x.2, %storemerge\l  %add27 = add i32 %add26, %y.2\l  %call28 = call nonnull align 8 dereferenceable(8)\l... %\"class.std::basic_ostream\"* @_ZNSolsEi(%\"class.std::basic_ostream\"* nonnull\l... align 8 dereferenceable(8) @_ZSt4cout, i32 %add27)\l  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %i3) #7\l  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %i2) #7\l  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %i1) #7\l  call void @llvm.lifetime.end.p0i8(i64 4, i8* nonnull %i) #7\l  ret i32 0\l}"];
}
