verilog work "clk_divisor.v"
verilog work "operator.v"
