// Seed: 1381185812
module module_0;
  wire id_2 = id_2;
  assign module_2.id_7   = 0;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    inout tri id_4,
    input supply0 id_5
);
  assign id_0 = id_3;
  wire id_7;
  always $display(id_2, id_3);
  always id_4 = 1;
  integer id_8 (1);
  module_0 modCall_1 ();
  assign id_0 = ~1;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    output uwire id_5,
    output tri id_6,
    output tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    output uwire id_11,
    input wire id_12,
    input supply0 id_13
);
  module_0 modCall_1 ();
  wire id_15 = id_15;
endmodule
