// Seed: 1754238897
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge (1) or posedge 1) id_1 <= id_6;
  assign id_2 = id_8;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input logic id_2,
    input supply1 id_3
    , id_8 = 1,
    input logic id_4,
    output supply0 id_5,
    input tri1 id_6
);
  wire id_9;
  module_0(
      id_8, id_9, id_9, id_9, id_9, id_8, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  ); id_10(
      id_3
  );
  wire id_11;
  always id_8 <= id_4.id_2;
  wire id_12, id_13;
  assign id_5 = 1'b0;
  wire id_14;
endmodule
