{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731900229974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731900229975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 21:23:49 2024 " "Processing started: Sun Nov 17 21:23:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731900229975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731900229975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES-SBox -c AES-SBox " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES-SBox -c AES-SBox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731900229976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731900230882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731900230882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_display.v 1 1 " "Found 1 design units, including 1 entities, in source file led_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_display " "Found entity 1: led_display" {  } { { "led_display.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/led_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731900250929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731900250929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731900250933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731900250933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731900250937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731900250937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_SBox " "Found entity 1: AES_SBox" {  } { { "AES_SBox.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731900250940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731900250940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox_lookup.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox_lookup.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox_lookup " "Found entity 1: sbox_lookup" {  } { { "sbox_lookup.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731900250945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731900250945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_SBox " "Elaborating entity \"AES_SBox\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731900251009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:reset_debounce " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:reset_debounce\"" {  } { { "AES_SBox.v" "reset_debounce" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731900251011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox_lookup sbox_lookup:sbox_inst " "Elaborating entity \"sbox_lookup\" for hierarchy \"sbox_lookup:sbox_inst\"" {  } { { "AES_SBox.v" "sbox_inst" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731900251012 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sbox.data_a 0 sbox_lookup.v(7) " "Net \"sbox.data_a\" at sbox_lookup.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sbox_lookup.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731900251014 "|AES_SBox|sbox_lookup:sbox_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sbox.waddr_a 0 sbox_lookup.v(7) " "Net \"sbox.waddr_a\" at sbox_lookup.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sbox_lookup.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731900251014 "|AES_SBox|sbox_lookup:sbox_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inv_sbox.data_a 0 sbox_lookup.v(8) " "Net \"inv_sbox.data_a\" at sbox_lookup.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sbox_lookup.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731900251014 "|AES_SBox|sbox_lookup:sbox_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inv_sbox.waddr_a 0 sbox_lookup.v(8) " "Net \"inv_sbox.waddr_a\" at sbox_lookup.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sbox_lookup.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731900251014 "|AES_SBox|sbox_lookup:sbox_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sbox.we_a 0 sbox_lookup.v(7) " "Net \"sbox.we_a\" at sbox_lookup.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sbox_lookup.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731900251014 "|AES_SBox|sbox_lookup:sbox_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inv_sbox.we_a 0 sbox_lookup.v(8) " "Net \"inv_sbox.we_a\" at sbox_lookup.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "sbox_lookup.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731900251014 "|AES_SBox|sbox_lookup:sbox_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "AES_SBox.v" "control_inst" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731900251015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_display led_display:led_display_inst " "Elaborating entity \"led_display\" for hierarchy \"led_display:led_display_inst\"" {  } { { "AES_SBox.v" "led_display_inst" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731900251016 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sbox_lookup:sbox_inst\|sbox " "RAM logic \"sbox_lookup:sbox_inst\|sbox\" is uninferred due to asynchronous read logic" {  } { { "sbox_lookup.v" "sbox" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731900251399 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sbox_lookup:sbox_inst\|inv_sbox " "RAM logic \"sbox_lookup:sbox_inst\|inv_sbox\" is uninferred due to asynchronous read logic" {  } { { "sbox_lookup.v" "inv_sbox" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731900251399 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1731900251399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731900251734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731900252183 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731900252183 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "AES_SBox.v" "" { Text "C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731900252280 "|AES_SBox|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731900252280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731900252282 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731900252282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731900252282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731900252282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731900252329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 21:24:12 2024 " "Processing ended: Sun Nov 17 21:24:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731900252329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731900252329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731900252329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731900252329 ""}
