
STM32_Blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003524  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080036fc  080036fc  000046fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800374c  0800374c  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800374c  0800374c  0000474c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003754  08003754  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003754  08003754  00004754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003758  08003758  00004758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800375c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000068  080037c4  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  080037c4  0000526c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c371  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d0d  00000000  00000000  00011409  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a30  00000000  00000000  00013118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007c5  00000000  00000000  00013b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dacb  00000000  00000000  0001430d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c31d  00000000  00000000  00031dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b8408  00000000  00000000  0003e0f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f64fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002eec  00000000  00000000  000f6540  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  000f942c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000068 	.word	0x20000068
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080036e4 	.word	0x080036e4

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000006c 	.word	0x2000006c
 8000214:	080036e4 	.word	0x080036e4

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Send printf to uart1
int _write(int fd, char* ptr, int len) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b086      	sub	sp, #24
 8000548:	af00      	add	r7, sp, #0
 800054a:	60f8      	str	r0, [r7, #12]
 800054c:	60b9      	str	r1, [r7, #8]
 800054e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	2b01      	cmp	r3, #1
 8000554:	d002      	beq.n	800055c <_write+0x18>
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	2b02      	cmp	r3, #2
 800055a:	d111      	bne.n	8000580 <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	b29a      	uxth	r2, r3
 8000560:	f04f 33ff 	mov.w	r3, #4294967295
 8000564:	68b9      	ldr	r1, [r7, #8]
 8000566:	4809      	ldr	r0, [pc, #36]	@ (800058c <_write+0x48>)
 8000568:	f001 fd94 	bl	8002094 <HAL_UART_Transmit>
 800056c:	4603      	mov	r3, r0
 800056e:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000570:	7dfb      	ldrb	r3, [r7, #23]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d101      	bne.n	800057a <_write+0x36>
      return len;
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	e004      	b.n	8000584 <_write+0x40>
    else
      return -1;
 800057a:	f04f 33ff 	mov.w	r3, #4294967295
 800057e:	e001      	b.n	8000584 <_write+0x40>
  }
  return -1;
 8000580:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000584:	4618      	mov	r0, r3
 8000586:	3718      	adds	r7, #24
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}
 800058c:	20000084 	.word	0x20000084

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000594:	f000 fa6d 	bl	8000a72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000598:	f000 f80c 	bl	80005b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059c:	f000 f8a0 	bl	80006e0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005a0:	f000 f852 	bl	8000648 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("Starting STM32.\n");
 80005a4:	4802      	ldr	r0, [pc, #8]	@ (80005b0 <main+0x20>)
 80005a6:	f002 fd09 	bl	8002fbc <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005aa:	bf00      	nop
 80005ac:	e7fd      	b.n	80005aa <main+0x1a>
 80005ae:	bf00      	nop
 80005b0:	080036fc 	.word	0x080036fc

080005b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b094      	sub	sp, #80	@ 0x50
 80005b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ba:	f107 0318 	add.w	r3, r7, #24
 80005be:	2238      	movs	r2, #56	@ 0x38
 80005c0:	2100      	movs	r1, #0
 80005c2:	4618      	mov	r0, r3
 80005c4:	f002 fdda 	bl	800317c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c8:	1d3b      	adds	r3, r7, #4
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
 80005ce:	605a      	str	r2, [r3, #4]
 80005d0:	609a      	str	r2, [r3, #8]
 80005d2:	60da      	str	r2, [r3, #12]
 80005d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005da:	f000 fd39 	bl	8001050 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005de:	2301      	movs	r3, #1
 80005e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005e8:	2302      	movs	r3, #2
 80005ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005ec:	2303      	movs	r3, #3
 80005ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80005f0:	2302      	movs	r3, #2
 80005f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 16;
 80005f4:	2310      	movs	r3, #16
 80005f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005f8:	2302      	movs	r3, #2
 80005fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005fc:	2302      	movs	r3, #2
 80005fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000600:	2302      	movs	r3, #2
 8000602:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000604:	f107 0318 	add.w	r3, r7, #24
 8000608:	4618      	mov	r0, r3
 800060a:	f000 fdd5 	bl	80011b8 <HAL_RCC_OscConfig>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000614:	f000 f8ba 	bl	800078c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000618:	230f      	movs	r3, #15
 800061a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800061c:	2303      	movs	r3, #3
 800061e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000620:	2300      	movs	r3, #0
 8000622:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000624:	2300      	movs	r3, #0
 8000626:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000628:	2300      	movs	r3, #0
 800062a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	2103      	movs	r1, #3
 8000630:	4618      	mov	r0, r3
 8000632:	f001 f8d3 	bl	80017dc <HAL_RCC_ClockConfig>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800063c:	f000 f8a6 	bl	800078c <Error_Handler>
  }
}
 8000640:	bf00      	nop
 8000642:	3750      	adds	r7, #80	@ 0x50
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800064c:	4b22      	ldr	r3, [pc, #136]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 800064e:	4a23      	ldr	r2, [pc, #140]	@ (80006dc <MX_USART1_UART_Init+0x94>)
 8000650:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8000652:	4b21      	ldr	r3, [pc, #132]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 8000654:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8000658:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800065a:	4b1f      	ldr	r3, [pc, #124]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 800065c:	2200      	movs	r2, #0
 800065e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000660:	4b1d      	ldr	r3, [pc, #116]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000666:	4b1c      	ldr	r3, [pc, #112]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 8000668:	2200      	movs	r2, #0
 800066a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800066c:	4b1a      	ldr	r3, [pc, #104]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 800066e:	220c      	movs	r2, #12
 8000670:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000672:	4b19      	ldr	r3, [pc, #100]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 8000674:	2200      	movs	r2, #0
 8000676:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000678:	4b17      	ldr	r3, [pc, #92]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 800067a:	2200      	movs	r2, #0
 800067c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800067e:	4b16      	ldr	r3, [pc, #88]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 8000680:	2200      	movs	r2, #0
 8000682:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000684:	4b14      	ldr	r3, [pc, #80]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 8000686:	2200      	movs	r2, #0
 8000688:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800068a:	4b13      	ldr	r3, [pc, #76]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 800068c:	2200      	movs	r2, #0
 800068e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000690:	4811      	ldr	r0, [pc, #68]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 8000692:	f001 fcaf 	bl	8001ff4 <HAL_UART_Init>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800069c:	f000 f876 	bl	800078c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006a0:	2100      	movs	r1, #0
 80006a2:	480d      	ldr	r0, [pc, #52]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 80006a4:	f002 faa8 	bl	8002bf8 <HAL_UARTEx_SetTxFifoThreshold>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80006ae:	f000 f86d 	bl	800078c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006b2:	2100      	movs	r1, #0
 80006b4:	4808      	ldr	r0, [pc, #32]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 80006b6:	f002 fadd 	bl	8002c74 <HAL_UARTEx_SetRxFifoThreshold>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80006c0:	f000 f864 	bl	800078c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80006c4:	4804      	ldr	r0, [pc, #16]	@ (80006d8 <MX_USART1_UART_Init+0x90>)
 80006c6:	f002 fa5e 	bl	8002b86 <HAL_UARTEx_DisableFifoMode>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80006d0:	f000 f85c 	bl	800078c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	20000084 	.word	0x20000084
 80006dc:	40013800 	.word	0x40013800

080006e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b08a      	sub	sp, #40	@ 0x28
 80006e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e6:	f107 0314 	add.w	r3, r7, #20
 80006ea:	2200      	movs	r2, #0
 80006ec:	601a      	str	r2, [r3, #0]
 80006ee:	605a      	str	r2, [r3, #4]
 80006f0:	609a      	str	r2, [r3, #8]
 80006f2:	60da      	str	r2, [r3, #12]
 80006f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <MX_GPIO_Init+0xa4>)
 80006f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fa:	4a22      	ldr	r2, [pc, #136]	@ (8000784 <MX_GPIO_Init+0xa4>)
 80006fc:	f043 0320 	orr.w	r3, r3, #32
 8000700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000702:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <MX_GPIO_Init+0xa4>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000706:	f003 0320 	and.w	r3, r3, #32
 800070a:	613b      	str	r3, [r7, #16]
 800070c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <MX_GPIO_Init+0xa4>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000712:	4a1c      	ldr	r2, [pc, #112]	@ (8000784 <MX_GPIO_Init+0xa4>)
 8000714:	f043 0304 	orr.w	r3, r3, #4
 8000718:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <MX_GPIO_Init+0xa4>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071e:	f003 0304 	and.w	r3, r3, #4
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000726:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <MX_GPIO_Init+0xa4>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	4a16      	ldr	r2, [pc, #88]	@ (8000784 <MX_GPIO_Init+0xa4>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000732:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <MX_GPIO_Init+0xa4>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073e:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <MX_GPIO_Init+0xa4>)
 8000740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000742:	4a10      	ldr	r2, [pc, #64]	@ (8000784 <MX_GPIO_Init+0xa4>)
 8000744:	f043 0302 	orr.w	r3, r3, #2
 8000748:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800074a:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <MX_GPIO_Init+0xa4>)
 800074c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074e:	f003 0302 	and.w	r3, r3, #2
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8000756:	2201      	movs	r2, #1
 8000758:	2140      	movs	r1, #64	@ 0x40
 800075a:	480b      	ldr	r0, [pc, #44]	@ (8000788 <MX_GPIO_Init+0xa8>)
 800075c:	f000 fc60 	bl	8001020 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000760:	2340      	movs	r3, #64	@ 0x40
 8000762:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000764:	2311      	movs	r3, #17
 8000766:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076c:	2300      	movs	r3, #0
 800076e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000770:	f107 0314 	add.w	r3, r7, #20
 8000774:	4619      	mov	r1, r3
 8000776:	4804      	ldr	r0, [pc, #16]	@ (8000788 <MX_GPIO_Init+0xa8>)
 8000778:	f000 fad0 	bl	8000d1c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800077c:	bf00      	nop
 800077e:	3728      	adds	r7, #40	@ 0x28
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40021000 	.word	0x40021000
 8000788:	48000800 	.word	0x48000800

0800078c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000790:	b672      	cpsid	i
}
 8000792:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000794:	bf00      	nop
 8000796:	e7fd      	b.n	8000794 <Error_Handler+0x8>

08000798 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800079e:	4b0f      	ldr	r3, [pc, #60]	@ (80007dc <HAL_MspInit+0x44>)
 80007a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007a2:	4a0e      	ldr	r2, [pc, #56]	@ (80007dc <HAL_MspInit+0x44>)
 80007a4:	f043 0301 	orr.w	r3, r3, #1
 80007a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80007aa:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <HAL_MspInit+0x44>)
 80007ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80007ae:	f003 0301 	and.w	r3, r3, #1
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b6:	4b09      	ldr	r3, [pc, #36]	@ (80007dc <HAL_MspInit+0x44>)
 80007b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007ba:	4a08      	ldr	r2, [pc, #32]	@ (80007dc <HAL_MspInit+0x44>)
 80007bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80007c2:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <HAL_MspInit+0x44>)
 80007c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ca:	603b      	str	r3, [r7, #0]
 80007cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80007ce:	f000 fce3 	bl	8001198 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40021000 	.word	0x40021000

080007e0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b09a      	sub	sp, #104	@ 0x68
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
 80007f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007f8:	f107 0310 	add.w	r3, r7, #16
 80007fc:	2244      	movs	r2, #68	@ 0x44
 80007fe:	2100      	movs	r1, #0
 8000800:	4618      	mov	r0, r3
 8000802:	f002 fcbb 	bl	800317c <memset>
  if(huart->Instance==USART1)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4a1f      	ldr	r2, [pc, #124]	@ (8000888 <HAL_UART_MspInit+0xa8>)
 800080c:	4293      	cmp	r3, r2
 800080e:	d137      	bne.n	8000880 <HAL_UART_MspInit+0xa0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000810:	2301      	movs	r3, #1
 8000812:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000814:	2300      	movs	r3, #0
 8000816:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000818:	f107 0310 	add.w	r3, r7, #16
 800081c:	4618      	mov	r0, r3
 800081e:	f001 f9f9 	bl	8001c14 <HAL_RCCEx_PeriphCLKConfig>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000828:	f7ff ffb0 	bl	800078c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800082c:	4b17      	ldr	r3, [pc, #92]	@ (800088c <HAL_UART_MspInit+0xac>)
 800082e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000830:	4a16      	ldr	r2, [pc, #88]	@ (800088c <HAL_UART_MspInit+0xac>)
 8000832:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000836:	6613      	str	r3, [r2, #96]	@ 0x60
 8000838:	4b14      	ldr	r3, [pc, #80]	@ (800088c <HAL_UART_MspInit+0xac>)
 800083a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800083c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000844:	4b11      	ldr	r3, [pc, #68]	@ (800088c <HAL_UART_MspInit+0xac>)
 8000846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000848:	4a10      	ldr	r2, [pc, #64]	@ (800088c <HAL_UART_MspInit+0xac>)
 800084a:	f043 0301 	orr.w	r3, r3, #1
 800084e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000850:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <HAL_UART_MspInit+0xac>)
 8000852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000854:	f003 0301 	and.w	r3, r3, #1
 8000858:	60bb      	str	r3, [r7, #8]
 800085a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800085c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000860:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000862:	2302      	movs	r3, #2
 8000864:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086a:	2300      	movs	r3, #0
 800086c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800086e:	2307      	movs	r3, #7
 8000870:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000872:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000876:	4619      	mov	r1, r3
 8000878:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800087c:	f000 fa4e 	bl	8000d1c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000880:	bf00      	nop
 8000882:	3768      	adds	r7, #104	@ 0x68
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	40013800 	.word	0x40013800
 800088c:	40021000 	.word	0x40021000

08000890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000894:	bf00      	nop
 8000896:	e7fd      	b.n	8000894 <NMI_Handler+0x4>

08000898 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800089c:	bf00      	nop
 800089e:	e7fd      	b.n	800089c <HardFault_Handler+0x4>

080008a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <MemManage_Handler+0x4>

080008a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <BusFault_Handler+0x4>

080008b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <UsageFault_Handler+0x4>

080008b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008bc:	bf00      	nop
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr

080008c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008c6:	b480      	push	{r7}
 80008c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ca:	bf00      	nop
 80008cc:	46bd      	mov	sp, r7
 80008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d2:	4770      	bx	lr

080008d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e0:	4770      	bx	lr

080008e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008e6:	f000 f917 	bl	8000b18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}

080008ee <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b086      	sub	sp, #24
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	60f8      	str	r0, [r7, #12]
 80008f6:	60b9      	str	r1, [r7, #8]
 80008f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008fa:	2300      	movs	r3, #0
 80008fc:	617b      	str	r3, [r7, #20]
 80008fe:	e00a      	b.n	8000916 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000900:	f3af 8000 	nop.w
 8000904:	4601      	mov	r1, r0
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	1c5a      	adds	r2, r3, #1
 800090a:	60ba      	str	r2, [r7, #8]
 800090c:	b2ca      	uxtb	r2, r1
 800090e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	3301      	adds	r3, #1
 8000914:	617b      	str	r3, [r7, #20]
 8000916:	697a      	ldr	r2, [r7, #20]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	429a      	cmp	r2, r3
 800091c:	dbf0      	blt.n	8000900 <_read+0x12>
  }

  return len;
 800091e:	687b      	ldr	r3, [r7, #4]
}
 8000920:	4618      	mov	r0, r3
 8000922:	3718      	adds	r7, #24
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}

08000928 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000930:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000934:	4618      	mov	r0, r3
 8000936:	370c      	adds	r7, #12
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr

08000940 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000950:	605a      	str	r2, [r3, #4]
  return 0;
 8000952:	2300      	movs	r3, #0
}
 8000954:	4618      	mov	r0, r3
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <_isatty>:

int _isatty(int file)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000968:	2301      	movs	r3, #1
}
 800096a:	4618      	mov	r0, r3
 800096c:	370c      	adds	r7, #12
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr

08000976 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000976:	b480      	push	{r7}
 8000978:	b085      	sub	sp, #20
 800097a:	af00      	add	r7, sp, #0
 800097c:	60f8      	str	r0, [r7, #12]
 800097e:	60b9      	str	r1, [r7, #8]
 8000980:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000982:	2300      	movs	r3, #0
}
 8000984:	4618      	mov	r0, r3
 8000986:	3714      	adds	r7, #20
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000998:	4a14      	ldr	r2, [pc, #80]	@ (80009ec <_sbrk+0x5c>)
 800099a:	4b15      	ldr	r3, [pc, #84]	@ (80009f0 <_sbrk+0x60>)
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a0:	697b      	ldr	r3, [r7, #20]
 80009a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009a4:	4b13      	ldr	r3, [pc, #76]	@ (80009f4 <_sbrk+0x64>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d102      	bne.n	80009b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009ac:	4b11      	ldr	r3, [pc, #68]	@ (80009f4 <_sbrk+0x64>)
 80009ae:	4a12      	ldr	r2, [pc, #72]	@ (80009f8 <_sbrk+0x68>)
 80009b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009b2:	4b10      	ldr	r3, [pc, #64]	@ (80009f4 <_sbrk+0x64>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d207      	bcs.n	80009d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c0:	f002 fc2a 	bl	8003218 <__errno>
 80009c4:	4603      	mov	r3, r0
 80009c6:	220c      	movs	r2, #12
 80009c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009ca:	f04f 33ff 	mov.w	r3, #4294967295
 80009ce:	e009      	b.n	80009e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d0:	4b08      	ldr	r3, [pc, #32]	@ (80009f4 <_sbrk+0x64>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009d6:	4b07      	ldr	r3, [pc, #28]	@ (80009f4 <_sbrk+0x64>)
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4413      	add	r3, r2
 80009de:	4a05      	ldr	r2, [pc, #20]	@ (80009f4 <_sbrk+0x64>)
 80009e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009e2:	68fb      	ldr	r3, [r7, #12]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3718      	adds	r7, #24
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	20008000 	.word	0x20008000
 80009f0:	00000400 	.word	0x00000400
 80009f4:	20000118 	.word	0x20000118
 80009f8:	20000270 	.word	0x20000270

080009fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a00:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <SystemInit+0x20>)
 8000a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a06:	4a05      	ldr	r2, [pc, #20]	@ (8000a1c <SystemInit+0x20>)
 8000a08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a20:	480d      	ldr	r0, [pc, #52]	@ (8000a58 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a22:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a24:	f7ff ffea 	bl	80009fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a28:	480c      	ldr	r0, [pc, #48]	@ (8000a5c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a2a:	490d      	ldr	r1, [pc, #52]	@ (8000a60 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a64 <LoopForever+0xe>)
  movs r3, #0
 8000a2e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000a30:	e002      	b.n	8000a38 <LoopCopyDataInit>

08000a32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a36:	3304      	adds	r3, #4

08000a38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a3c:	d3f9      	bcc.n	8000a32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a68 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a40:	4c0a      	ldr	r4, [pc, #40]	@ (8000a6c <LoopForever+0x16>)
  movs r3, #0
 8000a42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a44:	e001      	b.n	8000a4a <LoopFillZerobss>

08000a46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a48:	3204      	adds	r2, #4

08000a4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a4c:	d3fb      	bcc.n	8000a46 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000a4e:	f002 fbe9 	bl	8003224 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a52:	f7ff fd9d 	bl	8000590 <main>

08000a56 <LoopForever>:

LoopForever:
    b LoopForever
 8000a56:	e7fe      	b.n	8000a56 <LoopForever>
  ldr   r0, =_estack
 8000a58:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000a5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a60:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a64:	0800375c 	.word	0x0800375c
  ldr r2, =_sbss
 8000a68:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a6c:	2000026c 	.word	0x2000026c

08000a70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a70:	e7fe      	b.n	8000a70 <ADC1_2_IRQHandler>

08000a72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b082      	sub	sp, #8
 8000a76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a7c:	2003      	movs	r0, #3
 8000a7e:	f000 f91b 	bl	8000cb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a82:	200f      	movs	r0, #15
 8000a84:	f000 f80e 	bl	8000aa4 <HAL_InitTick>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d002      	beq.n	8000a94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	71fb      	strb	r3, [r7, #7]
 8000a92:	e001      	b.n	8000a98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000a94:	f7ff fe80 	bl	8000798 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a98:	79fb      	ldrb	r3, [r7, #7]

}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
	...

08000aa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000aac:	2300      	movs	r3, #0
 8000aae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ab0:	4b16      	ldr	r3, [pc, #88]	@ (8000b0c <HAL_InitTick+0x68>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d022      	beq.n	8000afe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ab8:	4b15      	ldr	r3, [pc, #84]	@ (8000b10 <HAL_InitTick+0x6c>)
 8000aba:	681a      	ldr	r2, [r3, #0]
 8000abc:	4b13      	ldr	r3, [pc, #76]	@ (8000b0c <HAL_InitTick+0x68>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ac4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000acc:	4618      	mov	r0, r3
 8000ace:	f000 f918 	bl	8000d02 <HAL_SYSTICK_Config>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d10f      	bne.n	8000af8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2b0f      	cmp	r3, #15
 8000adc:	d809      	bhi.n	8000af2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	6879      	ldr	r1, [r7, #4]
 8000ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae6:	f000 f8f2 	bl	8000cce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000aea:	4a0a      	ldr	r2, [pc, #40]	@ (8000b14 <HAL_InitTick+0x70>)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6013      	str	r3, [r2, #0]
 8000af0:	e007      	b.n	8000b02 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000af2:	2301      	movs	r3, #1
 8000af4:	73fb      	strb	r3, [r7, #15]
 8000af6:	e004      	b.n	8000b02 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000af8:	2301      	movs	r3, #1
 8000afa:	73fb      	strb	r3, [r7, #15]
 8000afc:	e001      	b.n	8000b02 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
 8000b00:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3710      	adds	r7, #16
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	20000008 	.word	0x20000008
 8000b10:	20000000 	.word	0x20000000
 8000b14:	20000004 	.word	0x20000004

08000b18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b1c:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <HAL_IncTick+0x1c>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	4b05      	ldr	r3, [pc, #20]	@ (8000b38 <HAL_IncTick+0x20>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4413      	add	r3, r2
 8000b26:	4a03      	ldr	r2, [pc, #12]	@ (8000b34 <HAL_IncTick+0x1c>)
 8000b28:	6013      	str	r3, [r2, #0]
}
 8000b2a:	bf00      	nop
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr
 8000b34:	2000011c 	.word	0x2000011c
 8000b38:	20000008 	.word	0x20000008

08000b3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b40:	4b03      	ldr	r3, [pc, #12]	@ (8000b50 <HAL_GetTick+0x14>)
 8000b42:	681b      	ldr	r3, [r3, #0]
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	2000011c 	.word	0x2000011c

08000b54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	f003 0307 	and.w	r3, r3, #7
 8000b62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b64:	4b0c      	ldr	r3, [pc, #48]	@ (8000b98 <__NVIC_SetPriorityGrouping+0x44>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b6a:	68ba      	ldr	r2, [r7, #8]
 8000b6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b70:	4013      	ands	r3, r2
 8000b72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b86:	4a04      	ldr	r2, [pc, #16]	@ (8000b98 <__NVIC_SetPriorityGrouping+0x44>)
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	60d3      	str	r3, [r2, #12]
}
 8000b8c:	bf00      	nop
 8000b8e:	3714      	adds	r7, #20
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ba0:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ba2:	68db      	ldr	r3, [r3, #12]
 8000ba4:	0a1b      	lsrs	r3, r3, #8
 8000ba6:	f003 0307 	and.w	r3, r3, #7
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr
 8000bb4:	e000ed00 	.word	0xe000ed00

08000bb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	6039      	str	r1, [r7, #0]
 8000bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	db0a      	blt.n	8000be2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	490c      	ldr	r1, [pc, #48]	@ (8000c04 <__NVIC_SetPriority+0x4c>)
 8000bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd6:	0112      	lsls	r2, r2, #4
 8000bd8:	b2d2      	uxtb	r2, r2
 8000bda:	440b      	add	r3, r1
 8000bdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000be0:	e00a      	b.n	8000bf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	b2da      	uxtb	r2, r3
 8000be6:	4908      	ldr	r1, [pc, #32]	@ (8000c08 <__NVIC_SetPriority+0x50>)
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	f003 030f 	and.w	r3, r3, #15
 8000bee:	3b04      	subs	r3, #4
 8000bf0:	0112      	lsls	r2, r2, #4
 8000bf2:	b2d2      	uxtb	r2, r2
 8000bf4:	440b      	add	r3, r1
 8000bf6:	761a      	strb	r2, [r3, #24]
}
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	e000e100 	.word	0xe000e100
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b089      	sub	sp, #36	@ 0x24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f003 0307 	and.w	r3, r3, #7
 8000c1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c20:	69fb      	ldr	r3, [r7, #28]
 8000c22:	f1c3 0307 	rsb	r3, r3, #7
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	bf28      	it	cs
 8000c2a:	2304      	movcs	r3, #4
 8000c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	3304      	adds	r3, #4
 8000c32:	2b06      	cmp	r3, #6
 8000c34:	d902      	bls.n	8000c3c <NVIC_EncodePriority+0x30>
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	3b03      	subs	r3, #3
 8000c3a:	e000      	b.n	8000c3e <NVIC_EncodePriority+0x32>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c40:	f04f 32ff 	mov.w	r2, #4294967295
 8000c44:	69bb      	ldr	r3, [r7, #24]
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	43da      	mvns	r2, r3
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	401a      	ands	r2, r3
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c54:	f04f 31ff 	mov.w	r1, #4294967295
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5e:	43d9      	mvns	r1, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	4313      	orrs	r3, r2
         );
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3724      	adds	r7, #36	@ 0x24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr
	...

08000c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c84:	d301      	bcc.n	8000c8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c86:	2301      	movs	r3, #1
 8000c88:	e00f      	b.n	8000caa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb4 <SysTick_Config+0x40>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c92:	210f      	movs	r1, #15
 8000c94:	f04f 30ff 	mov.w	r0, #4294967295
 8000c98:	f7ff ff8e 	bl	8000bb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c9c:	4b05      	ldr	r3, [pc, #20]	@ (8000cb4 <SysTick_Config+0x40>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca2:	4b04      	ldr	r3, [pc, #16]	@ (8000cb4 <SysTick_Config+0x40>)
 8000ca4:	2207      	movs	r2, #7
 8000ca6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	e000e010 	.word	0xe000e010

08000cb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff ff47 	bl	8000b54 <__NVIC_SetPriorityGrouping>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b086      	sub	sp, #24
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	60b9      	str	r1, [r7, #8]
 8000cd8:	607a      	str	r2, [r7, #4]
 8000cda:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000cdc:	f7ff ff5e 	bl	8000b9c <__NVIC_GetPriorityGrouping>
 8000ce0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ce2:	687a      	ldr	r2, [r7, #4]
 8000ce4:	68b9      	ldr	r1, [r7, #8]
 8000ce6:	6978      	ldr	r0, [r7, #20]
 8000ce8:	f7ff ff90 	bl	8000c0c <NVIC_EncodePriority>
 8000cec:	4602      	mov	r2, r0
 8000cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cf2:	4611      	mov	r1, r2
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff ff5f 	bl	8000bb8 <__NVIC_SetPriority>
}
 8000cfa:	bf00      	nop
 8000cfc:	3718      	adds	r7, #24
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}

08000d02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d02:	b580      	push	{r7, lr}
 8000d04:	b082      	sub	sp, #8
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	f7ff ffb2 	bl	8000c74 <SysTick_Config>
 8000d10:	4603      	mov	r3, r0
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
	...

08000d1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b087      	sub	sp, #28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d26:	2300      	movs	r3, #0
 8000d28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000d2a:	e15a      	b.n	8000fe2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	2101      	movs	r1, #1
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	fa01 f303 	lsl.w	r3, r1, r3
 8000d38:	4013      	ands	r3, r2
 8000d3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f000 814c 	beq.w	8000fdc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f003 0303 	and.w	r3, r3, #3
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d005      	beq.n	8000d5c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d58:	2b02      	cmp	r3, #2
 8000d5a:	d130      	bne.n	8000dbe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	005b      	lsls	r3, r3, #1
 8000d66:	2203      	movs	r2, #3
 8000d68:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	4013      	ands	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	68da      	ldr	r2, [r3, #12]
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	005b      	lsls	r3, r3, #1
 8000d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d80:	693a      	ldr	r2, [r7, #16]
 8000d82:	4313      	orrs	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	693a      	ldr	r2, [r7, #16]
 8000d8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d92:	2201      	movs	r2, #1
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	43db      	mvns	r3, r3
 8000d9c:	693a      	ldr	r2, [r7, #16]
 8000d9e:	4013      	ands	r3, r2
 8000da0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	091b      	lsrs	r3, r3, #4
 8000da8:	f003 0201 	and.w	r2, r3, #1
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f003 0303 	and.w	r3, r3, #3
 8000dc6:	2b03      	cmp	r3, #3
 8000dc8:	d017      	beq.n	8000dfa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	005b      	lsls	r3, r3, #1
 8000dd4:	2203      	movs	r2, #3
 8000dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dda:	43db      	mvns	r3, r3
 8000ddc:	693a      	ldr	r2, [r7, #16]
 8000dde:	4013      	ands	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	689a      	ldr	r2, [r3, #8]
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	fa02 f303 	lsl.w	r3, r2, r3
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	693a      	ldr	r2, [r7, #16]
 8000df8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f003 0303 	and.w	r3, r3, #3
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d123      	bne.n	8000e4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	08da      	lsrs	r2, r3, #3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	3208      	adds	r2, #8
 8000e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	f003 0307 	and.w	r3, r3, #7
 8000e1a:	009b      	lsls	r3, r3, #2
 8000e1c:	220f      	movs	r2, #15
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	43db      	mvns	r3, r3
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	4013      	ands	r3, r2
 8000e28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	691a      	ldr	r2, [r3, #16]
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	f003 0307 	and.w	r3, r3, #7
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	08da      	lsrs	r2, r3, #3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3208      	adds	r2, #8
 8000e48:	6939      	ldr	r1, [r7, #16]
 8000e4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	005b      	lsls	r3, r3, #1
 8000e58:	2203      	movs	r2, #3
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	43db      	mvns	r3, r3
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	4013      	ands	r3, r2
 8000e64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	f003 0203 	and.w	r2, r3, #3
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	f000 80a6 	beq.w	8000fdc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e90:	4b5b      	ldr	r3, [pc, #364]	@ (8001000 <HAL_GPIO_Init+0x2e4>)
 8000e92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e94:	4a5a      	ldr	r2, [pc, #360]	@ (8001000 <HAL_GPIO_Init+0x2e4>)
 8000e96:	f043 0301 	orr.w	r3, r3, #1
 8000e9a:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e9c:	4b58      	ldr	r3, [pc, #352]	@ (8001000 <HAL_GPIO_Init+0x2e4>)
 8000e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ea0:	f003 0301 	and.w	r3, r3, #1
 8000ea4:	60bb      	str	r3, [r7, #8]
 8000ea6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ea8:	4a56      	ldr	r2, [pc, #344]	@ (8001004 <HAL_GPIO_Init+0x2e8>)
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	089b      	lsrs	r3, r3, #2
 8000eae:	3302      	adds	r3, #2
 8000eb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	f003 0303 	and.w	r3, r3, #3
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	220f      	movs	r2, #15
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	4013      	ands	r3, r2
 8000eca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ed2:	d01f      	beq.n	8000f14 <HAL_GPIO_Init+0x1f8>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	4a4c      	ldr	r2, [pc, #304]	@ (8001008 <HAL_GPIO_Init+0x2ec>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d019      	beq.n	8000f10 <HAL_GPIO_Init+0x1f4>
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4a4b      	ldr	r2, [pc, #300]	@ (800100c <HAL_GPIO_Init+0x2f0>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d013      	beq.n	8000f0c <HAL_GPIO_Init+0x1f0>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	4a4a      	ldr	r2, [pc, #296]	@ (8001010 <HAL_GPIO_Init+0x2f4>)
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d00d      	beq.n	8000f08 <HAL_GPIO_Init+0x1ec>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	4a49      	ldr	r2, [pc, #292]	@ (8001014 <HAL_GPIO_Init+0x2f8>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d007      	beq.n	8000f04 <HAL_GPIO_Init+0x1e8>
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4a48      	ldr	r2, [pc, #288]	@ (8001018 <HAL_GPIO_Init+0x2fc>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d101      	bne.n	8000f00 <HAL_GPIO_Init+0x1e4>
 8000efc:	2305      	movs	r3, #5
 8000efe:	e00a      	b.n	8000f16 <HAL_GPIO_Init+0x1fa>
 8000f00:	2306      	movs	r3, #6
 8000f02:	e008      	b.n	8000f16 <HAL_GPIO_Init+0x1fa>
 8000f04:	2304      	movs	r3, #4
 8000f06:	e006      	b.n	8000f16 <HAL_GPIO_Init+0x1fa>
 8000f08:	2303      	movs	r3, #3
 8000f0a:	e004      	b.n	8000f16 <HAL_GPIO_Init+0x1fa>
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	e002      	b.n	8000f16 <HAL_GPIO_Init+0x1fa>
 8000f10:	2301      	movs	r3, #1
 8000f12:	e000      	b.n	8000f16 <HAL_GPIO_Init+0x1fa>
 8000f14:	2300      	movs	r3, #0
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	f002 0203 	and.w	r2, r2, #3
 8000f1c:	0092      	lsls	r2, r2, #2
 8000f1e:	4093      	lsls	r3, r2
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f26:	4937      	ldr	r1, [pc, #220]	@ (8001004 <HAL_GPIO_Init+0x2e8>)
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	089b      	lsrs	r3, r3, #2
 8000f2c:	3302      	adds	r3, #2
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f34:	4b39      	ldr	r3, [pc, #228]	@ (800101c <HAL_GPIO_Init+0x300>)
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	43db      	mvns	r3, r3
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4013      	ands	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d003      	beq.n	8000f58 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f58:	4a30      	ldr	r2, [pc, #192]	@ (800101c <HAL_GPIO_Init+0x300>)
 8000f5a:	693b      	ldr	r3, [r7, #16]
 8000f5c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000f5e:	4b2f      	ldr	r3, [pc, #188]	@ (800101c <HAL_GPIO_Init+0x300>)
 8000f60:	68db      	ldr	r3, [r3, #12]
 8000f62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	43db      	mvns	r3, r3
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d003      	beq.n	8000f82 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000f82:	4a26      	ldr	r2, [pc, #152]	@ (800101c <HAL_GPIO_Init+0x300>)
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000f88:	4b24      	ldr	r3, [pc, #144]	@ (800101c <HAL_GPIO_Init+0x300>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	43db      	mvns	r3, r3
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	4013      	ands	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d003      	beq.n	8000fac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000fa4:	693a      	ldr	r2, [r7, #16]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000fac:	4a1b      	ldr	r2, [pc, #108]	@ (800101c <HAL_GPIO_Init+0x300>)
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000fb2:	4b1a      	ldr	r3, [pc, #104]	@ (800101c <HAL_GPIO_Init+0x300>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000fd6:	4a11      	ldr	r2, [pc, #68]	@ (800101c <HAL_GPIO_Init+0x300>)
 8000fd8:	693b      	ldr	r3, [r7, #16]
 8000fda:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	f47f ae9d 	bne.w	8000d2c <HAL_GPIO_Init+0x10>
  }
}
 8000ff2:	bf00      	nop
 8000ff4:	bf00      	nop
 8000ff6:	371c      	adds	r7, #28
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	40021000 	.word	0x40021000
 8001004:	40010000 	.word	0x40010000
 8001008:	48000400 	.word	0x48000400
 800100c:	48000800 	.word	0x48000800
 8001010:	48000c00 	.word	0x48000c00
 8001014:	48001000 	.word	0x48001000
 8001018:	48001400 	.word	0x48001400
 800101c:	40010400 	.word	0x40010400

08001020 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	807b      	strh	r3, [r7, #2]
 800102c:	4613      	mov	r3, r2
 800102e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001030:	787b      	ldrb	r3, [r7, #1]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d003      	beq.n	800103e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001036:	887a      	ldrh	r2, [r7, #2]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800103c:	e002      	b.n	8001044 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800103e:	887a      	ldrh	r2, [r7, #2]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001044:	bf00      	nop
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d141      	bne.n	80010e2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800105e:	4b4b      	ldr	r3, [pc, #300]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001066:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800106a:	d131      	bne.n	80010d0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800106c:	4b47      	ldr	r3, [pc, #284]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800106e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001072:	4a46      	ldr	r2, [pc, #280]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001074:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001078:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800107c:	4b43      	ldr	r3, [pc, #268]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001084:	4a41      	ldr	r2, [pc, #260]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001086:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800108a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800108c:	4b40      	ldr	r3, [pc, #256]	@ (8001190 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2232      	movs	r2, #50	@ 0x32
 8001092:	fb02 f303 	mul.w	r3, r2, r3
 8001096:	4a3f      	ldr	r2, [pc, #252]	@ (8001194 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001098:	fba2 2303 	umull	r2, r3, r2, r3
 800109c:	0c9b      	lsrs	r3, r3, #18
 800109e:	3301      	adds	r3, #1
 80010a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010a2:	e002      	b.n	80010aa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010aa:	4b38      	ldr	r3, [pc, #224]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ac:	695b      	ldr	r3, [r3, #20]
 80010ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010b6:	d102      	bne.n	80010be <HAL_PWREx_ControlVoltageScaling+0x6e>
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d1f2      	bne.n	80010a4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010be:	4b33      	ldr	r3, [pc, #204]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010ca:	d158      	bne.n	800117e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80010cc:	2303      	movs	r3, #3
 80010ce:	e057      	b.n	8001180 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010d0:	4b2e      	ldr	r3, [pc, #184]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010d6:	4a2d      	ldr	r2, [pc, #180]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80010e0:	e04d      	b.n	800117e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80010e8:	d141      	bne.n	800116e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80010ea:	4b28      	ldr	r3, [pc, #160]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80010f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010f6:	d131      	bne.n	800115c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010f8:	4b24      	ldr	r3, [pc, #144]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010fe:	4a23      	ldr	r2, [pc, #140]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001100:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001104:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001108:	4b20      	ldr	r3, [pc, #128]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001110:	4a1e      	ldr	r2, [pc, #120]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001112:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001116:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001118:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2232      	movs	r2, #50	@ 0x32
 800111e:	fb02 f303 	mul.w	r3, r2, r3
 8001122:	4a1c      	ldr	r2, [pc, #112]	@ (8001194 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001124:	fba2 2303 	umull	r2, r3, r2, r3
 8001128:	0c9b      	lsrs	r3, r3, #18
 800112a:	3301      	adds	r3, #1
 800112c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800112e:	e002      	b.n	8001136 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	3b01      	subs	r3, #1
 8001134:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001136:	4b15      	ldr	r3, [pc, #84]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800113e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001142:	d102      	bne.n	800114a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1f2      	bne.n	8001130 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800114a:	4b10      	ldr	r3, [pc, #64]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001156:	d112      	bne.n	800117e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e011      	b.n	8001180 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800115c:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800115e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001162:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001168:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800116c:	e007      	b.n	800117e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800116e:	4b07      	ldr	r3, [pc, #28]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001176:	4a05      	ldr	r2, [pc, #20]	@ (800118c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001178:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800117c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800117e:	2300      	movs	r3, #0
}
 8001180:	4618      	mov	r0, r3
 8001182:	3714      	adds	r7, #20
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	40007000 	.word	0x40007000
 8001190:	20000000 	.word	0x20000000
 8001194:	431bde83 	.word	0x431bde83

08001198 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800119c:	4b05      	ldr	r3, [pc, #20]	@ (80011b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	4a04      	ldr	r2, [pc, #16]	@ (80011b4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80011a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011a6:	6093      	str	r3, [r2, #8]
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	40007000 	.word	0x40007000

080011b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b088      	sub	sp, #32
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d101      	bne.n	80011ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e2fe      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d075      	beq.n	80012c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011d6:	4b97      	ldr	r3, [pc, #604]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	f003 030c 	and.w	r3, r3, #12
 80011de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011e0:	4b94      	ldr	r3, [pc, #592]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	f003 0303 	and.w	r3, r3, #3
 80011e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	2b0c      	cmp	r3, #12
 80011ee:	d102      	bne.n	80011f6 <HAL_RCC_OscConfig+0x3e>
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d002      	beq.n	80011fc <HAL_RCC_OscConfig+0x44>
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	2b08      	cmp	r3, #8
 80011fa:	d10b      	bne.n	8001214 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011fc:	4b8d      	ldr	r3, [pc, #564]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001204:	2b00      	cmp	r3, #0
 8001206:	d05b      	beq.n	80012c0 <HAL_RCC_OscConfig+0x108>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d157      	bne.n	80012c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001210:	2301      	movs	r3, #1
 8001212:	e2d9      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800121c:	d106      	bne.n	800122c <HAL_RCC_OscConfig+0x74>
 800121e:	4b85      	ldr	r3, [pc, #532]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a84      	ldr	r2, [pc, #528]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001228:	6013      	str	r3, [r2, #0]
 800122a:	e01d      	b.n	8001268 <HAL_RCC_OscConfig+0xb0>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001234:	d10c      	bne.n	8001250 <HAL_RCC_OscConfig+0x98>
 8001236:	4b7f      	ldr	r3, [pc, #508]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a7e      	ldr	r2, [pc, #504]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 800123c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001240:	6013      	str	r3, [r2, #0]
 8001242:	4b7c      	ldr	r3, [pc, #496]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a7b      	ldr	r2, [pc, #492]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001248:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800124c:	6013      	str	r3, [r2, #0]
 800124e:	e00b      	b.n	8001268 <HAL_RCC_OscConfig+0xb0>
 8001250:	4b78      	ldr	r3, [pc, #480]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a77      	ldr	r2, [pc, #476]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001256:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800125a:	6013      	str	r3, [r2, #0]
 800125c:	4b75      	ldr	r3, [pc, #468]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a74      	ldr	r2, [pc, #464]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001262:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001266:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d013      	beq.n	8001298 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001270:	f7ff fc64 	bl	8000b3c <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001276:	e008      	b.n	800128a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001278:	f7ff fc60 	bl	8000b3c <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b64      	cmp	r3, #100	@ 0x64
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e29e      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800128a:	4b6a      	ldr	r3, [pc, #424]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001292:	2b00      	cmp	r3, #0
 8001294:	d0f0      	beq.n	8001278 <HAL_RCC_OscConfig+0xc0>
 8001296:	e014      	b.n	80012c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001298:	f7ff fc50 	bl	8000b3c <HAL_GetTick>
 800129c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800129e:	e008      	b.n	80012b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012a0:	f7ff fc4c 	bl	8000b3c <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b64      	cmp	r3, #100	@ 0x64
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e28a      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80012b2:	4b60      	ldr	r3, [pc, #384]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d1f0      	bne.n	80012a0 <HAL_RCC_OscConfig+0xe8>
 80012be:	e000      	b.n	80012c2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d075      	beq.n	80013ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012ce:	4b59      	ldr	r3, [pc, #356]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f003 030c 	and.w	r3, r3, #12
 80012d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012d8:	4b56      	ldr	r3, [pc, #344]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	f003 0303 	and.w	r3, r3, #3
 80012e0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	2b0c      	cmp	r3, #12
 80012e6:	d102      	bne.n	80012ee <HAL_RCC_OscConfig+0x136>
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d002      	beq.n	80012f4 <HAL_RCC_OscConfig+0x13c>
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	2b04      	cmp	r3, #4
 80012f2:	d11f      	bne.n	8001334 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012f4:	4b4f      	ldr	r3, [pc, #316]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d005      	beq.n	800130c <HAL_RCC_OscConfig+0x154>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d101      	bne.n	800130c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	e25d      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800130c:	4b49      	ldr	r3, [pc, #292]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	691b      	ldr	r3, [r3, #16]
 8001318:	061b      	lsls	r3, r3, #24
 800131a:	4946      	ldr	r1, [pc, #280]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 800131c:	4313      	orrs	r3, r2
 800131e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001320:	4b45      	ldr	r3, [pc, #276]	@ (8001438 <HAL_RCC_OscConfig+0x280>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fbbd 	bl	8000aa4 <HAL_InitTick>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d043      	beq.n	80013b8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e249      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d023      	beq.n	8001384 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800133c:	4b3d      	ldr	r3, [pc, #244]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a3c      	ldr	r2, [pc, #240]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001346:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001348:	f7ff fbf8 	bl	8000b3c <HAL_GetTick>
 800134c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001350:	f7ff fbf4 	bl	8000b3c <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b02      	cmp	r3, #2
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e232      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001362:	4b34      	ldr	r3, [pc, #208]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800136a:	2b00      	cmp	r3, #0
 800136c:	d0f0      	beq.n	8001350 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800136e:	4b31      	ldr	r3, [pc, #196]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	061b      	lsls	r3, r3, #24
 800137c:	492d      	ldr	r1, [pc, #180]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 800137e:	4313      	orrs	r3, r2
 8001380:	604b      	str	r3, [r1, #4]
 8001382:	e01a      	b.n	80013ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001384:	4b2b      	ldr	r3, [pc, #172]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a2a      	ldr	r2, [pc, #168]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 800138a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800138e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001390:	f7ff fbd4 	bl	8000b3c <HAL_GetTick>
 8001394:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001396:	e008      	b.n	80013aa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001398:	f7ff fbd0 	bl	8000b3c <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e20e      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013aa:	4b22      	ldr	r3, [pc, #136]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d1f0      	bne.n	8001398 <HAL_RCC_OscConfig+0x1e0>
 80013b6:	e000      	b.n	80013ba <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 0308 	and.w	r3, r3, #8
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d041      	beq.n	800144a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	695b      	ldr	r3, [r3, #20]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d01c      	beq.n	8001408 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013ce:	4b19      	ldr	r3, [pc, #100]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80013d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013d4:	4a17      	ldr	r2, [pc, #92]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80013d6:	f043 0301 	orr.w	r3, r3, #1
 80013da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013de:	f7ff fbad 	bl	8000b3c <HAL_GetTick>
 80013e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013e4:	e008      	b.n	80013f8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013e6:	f7ff fba9 	bl	8000b3c <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d901      	bls.n	80013f8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80013f4:	2303      	movs	r3, #3
 80013f6:	e1e7      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 80013fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d0ef      	beq.n	80013e6 <HAL_RCC_OscConfig+0x22e>
 8001406:	e020      	b.n	800144a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001408:	4b0a      	ldr	r3, [pc, #40]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 800140a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800140e:	4a09      	ldr	r2, [pc, #36]	@ (8001434 <HAL_RCC_OscConfig+0x27c>)
 8001410:	f023 0301 	bic.w	r3, r3, #1
 8001414:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001418:	f7ff fb90 	bl	8000b3c <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800141e:	e00d      	b.n	800143c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001420:	f7ff fb8c 	bl	8000b3c <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b02      	cmp	r3, #2
 800142c:	d906      	bls.n	800143c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	e1ca      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
 8001432:	bf00      	nop
 8001434:	40021000 	.word	0x40021000
 8001438:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800143c:	4b8c      	ldr	r3, [pc, #560]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 800143e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	2b00      	cmp	r3, #0
 8001448:	d1ea      	bne.n	8001420 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 0304 	and.w	r3, r3, #4
 8001452:	2b00      	cmp	r3, #0
 8001454:	f000 80a6 	beq.w	80015a4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001458:	2300      	movs	r3, #0
 800145a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800145c:	4b84      	ldr	r3, [pc, #528]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 800145e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001460:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d101      	bne.n	800146c <HAL_RCC_OscConfig+0x2b4>
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <HAL_RCC_OscConfig+0x2b6>
 800146c:	2300      	movs	r3, #0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00d      	beq.n	800148e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001472:	4b7f      	ldr	r3, [pc, #508]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001476:	4a7e      	ldr	r2, [pc, #504]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001478:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800147c:	6593      	str	r3, [r2, #88]	@ 0x58
 800147e:	4b7c      	ldr	r3, [pc, #496]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800148a:	2301      	movs	r3, #1
 800148c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800148e:	4b79      	ldr	r3, [pc, #484]	@ (8001674 <HAL_RCC_OscConfig+0x4bc>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001496:	2b00      	cmp	r3, #0
 8001498:	d118      	bne.n	80014cc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800149a:	4b76      	ldr	r3, [pc, #472]	@ (8001674 <HAL_RCC_OscConfig+0x4bc>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a75      	ldr	r2, [pc, #468]	@ (8001674 <HAL_RCC_OscConfig+0x4bc>)
 80014a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014a6:	f7ff fb49 	bl	8000b3c <HAL_GetTick>
 80014aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ac:	e008      	b.n	80014c0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ae:	f7ff fb45 	bl	8000b3c <HAL_GetTick>
 80014b2:	4602      	mov	r2, r0
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d901      	bls.n	80014c0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e183      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014c0:	4b6c      	ldr	r3, [pc, #432]	@ (8001674 <HAL_RCC_OscConfig+0x4bc>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d0f0      	beq.n	80014ae <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d108      	bne.n	80014e6 <HAL_RCC_OscConfig+0x32e>
 80014d4:	4b66      	ldr	r3, [pc, #408]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 80014d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014da:	4a65      	ldr	r2, [pc, #404]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80014e4:	e024      	b.n	8001530 <HAL_RCC_OscConfig+0x378>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	2b05      	cmp	r3, #5
 80014ec:	d110      	bne.n	8001510 <HAL_RCC_OscConfig+0x358>
 80014ee:	4b60      	ldr	r3, [pc, #384]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 80014f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014f4:	4a5e      	ldr	r2, [pc, #376]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 80014f6:	f043 0304 	orr.w	r3, r3, #4
 80014fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80014fe:	4b5c      	ldr	r3, [pc, #368]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001504:	4a5a      	ldr	r2, [pc, #360]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001506:	f043 0301 	orr.w	r3, r3, #1
 800150a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800150e:	e00f      	b.n	8001530 <HAL_RCC_OscConfig+0x378>
 8001510:	4b57      	ldr	r3, [pc, #348]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001516:	4a56      	ldr	r2, [pc, #344]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001518:	f023 0301 	bic.w	r3, r3, #1
 800151c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001520:	4b53      	ldr	r3, [pc, #332]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001526:	4a52      	ldr	r2, [pc, #328]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001528:	f023 0304 	bic.w	r3, r3, #4
 800152c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d016      	beq.n	8001566 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001538:	f7ff fb00 	bl	8000b3c <HAL_GetTick>
 800153c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800153e:	e00a      	b.n	8001556 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001540:	f7ff fafc 	bl	8000b3c <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800154e:	4293      	cmp	r3, r2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e138      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001556:	4b46      	ldr	r3, [pc, #280]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d0ed      	beq.n	8001540 <HAL_RCC_OscConfig+0x388>
 8001564:	e015      	b.n	8001592 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001566:	f7ff fae9 	bl	8000b3c <HAL_GetTick>
 800156a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800156c:	e00a      	b.n	8001584 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800156e:	f7ff fae5 	bl	8000b3c <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	f241 3288 	movw	r2, #5000	@ 0x1388
 800157c:	4293      	cmp	r3, r2
 800157e:	d901      	bls.n	8001584 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001580:	2303      	movs	r3, #3
 8001582:	e121      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001584:	4b3a      	ldr	r3, [pc, #232]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1ed      	bne.n	800156e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001592:	7ffb      	ldrb	r3, [r7, #31]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d105      	bne.n	80015a4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001598:	4b35      	ldr	r3, [pc, #212]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 800159a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800159c:	4a34      	ldr	r2, [pc, #208]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 800159e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0320 	and.w	r3, r3, #32
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d03c      	beq.n	800162a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d01c      	beq.n	80015f2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80015b8:	4b2d      	ldr	r3, [pc, #180]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 80015ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015be:	4a2c      	ldr	r2, [pc, #176]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 80015c0:	f043 0301 	orr.w	r3, r3, #1
 80015c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c8:	f7ff fab8 	bl	8000b3c <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015d0:	f7ff fab4 	bl	8000b3c <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e0f2      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80015e2:	4b23      	ldr	r3, [pc, #140]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 80015e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d0ef      	beq.n	80015d0 <HAL_RCC_OscConfig+0x418>
 80015f0:	e01b      	b.n	800162a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80015f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 80015f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80015f8:	4a1d      	ldr	r2, [pc, #116]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 80015fa:	f023 0301 	bic.w	r3, r3, #1
 80015fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001602:	f7ff fa9b 	bl	8000b3c <HAL_GetTick>
 8001606:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001608:	e008      	b.n	800161c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800160a:	f7ff fa97 	bl	8000b3c <HAL_GetTick>
 800160e:	4602      	mov	r2, r0
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	2b02      	cmp	r3, #2
 8001616:	d901      	bls.n	800161c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001618:	2303      	movs	r3, #3
 800161a:	e0d5      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800161c:	4b14      	ldr	r3, [pc, #80]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 800161e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001622:	f003 0302 	and.w	r3, r3, #2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d1ef      	bne.n	800160a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	2b00      	cmp	r3, #0
 8001630:	f000 80c9 	beq.w	80017c6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001634:	4b0e      	ldr	r3, [pc, #56]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	f003 030c 	and.w	r3, r3, #12
 800163c:	2b0c      	cmp	r3, #12
 800163e:	f000 8083 	beq.w	8001748 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	69db      	ldr	r3, [r3, #28]
 8001646:	2b02      	cmp	r3, #2
 8001648:	d15e      	bne.n	8001708 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800164a:	4b09      	ldr	r3, [pc, #36]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a08      	ldr	r2, [pc, #32]	@ (8001670 <HAL_RCC_OscConfig+0x4b8>)
 8001650:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001654:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001656:	f7ff fa71 	bl	8000b3c <HAL_GetTick>
 800165a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800165c:	e00c      	b.n	8001678 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800165e:	f7ff fa6d 	bl	8000b3c <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d905      	bls.n	8001678 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800166c:	2303      	movs	r3, #3
 800166e:	e0ab      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
 8001670:	40021000 	.word	0x40021000
 8001674:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001678:	4b55      	ldr	r3, [pc, #340]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001680:	2b00      	cmp	r3, #0
 8001682:	d1ec      	bne.n	800165e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001684:	4b52      	ldr	r3, [pc, #328]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 8001686:	68da      	ldr	r2, [r3, #12]
 8001688:	4b52      	ldr	r3, [pc, #328]	@ (80017d4 <HAL_RCC_OscConfig+0x61c>)
 800168a:	4013      	ands	r3, r2
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	6a11      	ldr	r1, [r2, #32]
 8001690:	687a      	ldr	r2, [r7, #4]
 8001692:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001694:	3a01      	subs	r2, #1
 8001696:	0112      	lsls	r2, r2, #4
 8001698:	4311      	orrs	r1, r2
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800169e:	0212      	lsls	r2, r2, #8
 80016a0:	4311      	orrs	r1, r2
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80016a6:	0852      	lsrs	r2, r2, #1
 80016a8:	3a01      	subs	r2, #1
 80016aa:	0552      	lsls	r2, r2, #21
 80016ac:	4311      	orrs	r1, r2
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80016b2:	0852      	lsrs	r2, r2, #1
 80016b4:	3a01      	subs	r2, #1
 80016b6:	0652      	lsls	r2, r2, #25
 80016b8:	4311      	orrs	r1, r2
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80016be:	06d2      	lsls	r2, r2, #27
 80016c0:	430a      	orrs	r2, r1
 80016c2:	4943      	ldr	r1, [pc, #268]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 80016c4:	4313      	orrs	r3, r2
 80016c6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016c8:	4b41      	ldr	r3, [pc, #260]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a40      	ldr	r2, [pc, #256]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 80016ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016d2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016d4:	4b3e      	ldr	r3, [pc, #248]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	4a3d      	ldr	r2, [pc, #244]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 80016da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80016de:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e0:	f7ff fa2c 	bl	8000b3c <HAL_GetTick>
 80016e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016e6:	e008      	b.n	80016fa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016e8:	f7ff fa28 	bl	8000b3c <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e066      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016fa:	4b35      	ldr	r3, [pc, #212]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0f0      	beq.n	80016e8 <HAL_RCC_OscConfig+0x530>
 8001706:	e05e      	b.n	80017c6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001708:	4b31      	ldr	r3, [pc, #196]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a30      	ldr	r2, [pc, #192]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 800170e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001712:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001714:	f7ff fa12 	bl	8000b3c <HAL_GetTick>
 8001718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800171a:	e008      	b.n	800172e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800171c:	f7ff fa0e 	bl	8000b3c <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d901      	bls.n	800172e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e04c      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800172e:	4b28      	ldr	r3, [pc, #160]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d1f0      	bne.n	800171c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800173a:	4b25      	ldr	r3, [pc, #148]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 800173c:	68da      	ldr	r2, [r3, #12]
 800173e:	4924      	ldr	r1, [pc, #144]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 8001740:	4b25      	ldr	r3, [pc, #148]	@ (80017d8 <HAL_RCC_OscConfig+0x620>)
 8001742:	4013      	ands	r3, r2
 8001744:	60cb      	str	r3, [r1, #12]
 8001746:	e03e      	b.n	80017c6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	69db      	ldr	r3, [r3, #28]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d101      	bne.n	8001754 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e039      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001754:	4b1e      	ldr	r3, [pc, #120]	@ (80017d0 <HAL_RCC_OscConfig+0x618>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	f003 0203 	and.w	r2, r3, #3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a1b      	ldr	r3, [r3, #32]
 8001764:	429a      	cmp	r2, r3
 8001766:	d12c      	bne.n	80017c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001772:	3b01      	subs	r3, #1
 8001774:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001776:	429a      	cmp	r2, r3
 8001778:	d123      	bne.n	80017c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001784:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001786:	429a      	cmp	r2, r3
 8001788:	d11b      	bne.n	80017c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001794:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001796:	429a      	cmp	r2, r3
 8001798:	d113      	bne.n	80017c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a4:	085b      	lsrs	r3, r3, #1
 80017a6:	3b01      	subs	r3, #1
 80017a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d109      	bne.n	80017c2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017b8:	085b      	lsrs	r3, r3, #1
 80017ba:	3b01      	subs	r3, #1
 80017bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017be:	429a      	cmp	r2, r3
 80017c0:	d001      	beq.n	80017c6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e000      	b.n	80017c8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3720      	adds	r7, #32
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40021000 	.word	0x40021000
 80017d4:	019f800c 	.word	0x019f800c
 80017d8:	feeefffc 	.word	0xfeeefffc

080017dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80017e6:	2300      	movs	r3, #0
 80017e8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e11e      	b.n	8001a32 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017f4:	4b91      	ldr	r3, [pc, #580]	@ (8001a3c <HAL_RCC_ClockConfig+0x260>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 030f 	and.w	r3, r3, #15
 80017fc:	683a      	ldr	r2, [r7, #0]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d910      	bls.n	8001824 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001802:	4b8e      	ldr	r3, [pc, #568]	@ (8001a3c <HAL_RCC_ClockConfig+0x260>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f023 020f 	bic.w	r2, r3, #15
 800180a:	498c      	ldr	r1, [pc, #560]	@ (8001a3c <HAL_RCC_ClockConfig+0x260>)
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	4313      	orrs	r3, r2
 8001810:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001812:	4b8a      	ldr	r3, [pc, #552]	@ (8001a3c <HAL_RCC_ClockConfig+0x260>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 030f 	and.w	r3, r3, #15
 800181a:	683a      	ldr	r2, [r7, #0]
 800181c:	429a      	cmp	r2, r3
 800181e:	d001      	beq.n	8001824 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e106      	b.n	8001a32 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	2b00      	cmp	r3, #0
 800182e:	d073      	beq.n	8001918 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	2b03      	cmp	r3, #3
 8001836:	d129      	bne.n	800188c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001838:	4b81      	ldr	r3, [pc, #516]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d101      	bne.n	8001848 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e0f4      	b.n	8001a32 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001848:	f000 f99e 	bl	8001b88 <RCC_GetSysClockFreqFromPLLSource>
 800184c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	4a7c      	ldr	r2, [pc, #496]	@ (8001a44 <HAL_RCC_ClockConfig+0x268>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d93f      	bls.n	80018d6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001856:	4b7a      	ldr	r3, [pc, #488]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d009      	beq.n	8001876 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800186a:	2b00      	cmp	r3, #0
 800186c:	d033      	beq.n	80018d6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001872:	2b00      	cmp	r3, #0
 8001874:	d12f      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001876:	4b72      	ldr	r3, [pc, #456]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800187e:	4a70      	ldr	r2, [pc, #448]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001880:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001884:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001886:	2380      	movs	r3, #128	@ 0x80
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	e024      	b.n	80018d6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b02      	cmp	r3, #2
 8001892:	d107      	bne.n	80018a4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001894:	4b6a      	ldr	r3, [pc, #424]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d109      	bne.n	80018b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e0c6      	b.n	8001a32 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018a4:	4b66      	ldr	r3, [pc, #408]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e0be      	b.n	8001a32 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80018b4:	f000 f8ce 	bl	8001a54 <HAL_RCC_GetSysClockFreq>
 80018b8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	4a61      	ldr	r2, [pc, #388]	@ (8001a44 <HAL_RCC_ClockConfig+0x268>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d909      	bls.n	80018d6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80018c2:	4b5f      	ldr	r3, [pc, #380]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80018ca:	4a5d      	ldr	r2, [pc, #372]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 80018cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018d0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80018d2:	2380      	movs	r3, #128	@ 0x80
 80018d4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018d6:	4b5a      	ldr	r3, [pc, #360]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f023 0203 	bic.w	r2, r3, #3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	4957      	ldr	r1, [pc, #348]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 80018e4:	4313      	orrs	r3, r2
 80018e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018e8:	f7ff f928 	bl	8000b3c <HAL_GetTick>
 80018ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ee:	e00a      	b.n	8001906 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018f0:	f7ff f924 	bl	8000b3c <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018fe:	4293      	cmp	r3, r2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e095      	b.n	8001a32 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001906:	4b4e      	ldr	r3, [pc, #312]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 020c 	and.w	r2, r3, #12
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	429a      	cmp	r2, r3
 8001916:	d1eb      	bne.n	80018f0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d023      	beq.n	800196c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0304 	and.w	r3, r3, #4
 800192c:	2b00      	cmp	r3, #0
 800192e:	d005      	beq.n	800193c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001930:	4b43      	ldr	r3, [pc, #268]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	4a42      	ldr	r2, [pc, #264]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001936:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800193a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0308 	and.w	r3, r3, #8
 8001944:	2b00      	cmp	r3, #0
 8001946:	d007      	beq.n	8001958 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001948:	4b3d      	ldr	r3, [pc, #244]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001950:	4a3b      	ldr	r2, [pc, #236]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001952:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001956:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001958:	4b39      	ldr	r3, [pc, #228]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	4936      	ldr	r1, [pc, #216]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001966:	4313      	orrs	r3, r2
 8001968:	608b      	str	r3, [r1, #8]
 800196a:	e008      	b.n	800197e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	2b80      	cmp	r3, #128	@ 0x80
 8001970:	d105      	bne.n	800197e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001972:	4b33      	ldr	r3, [pc, #204]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	4a32      	ldr	r2, [pc, #200]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001978:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800197c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800197e:	4b2f      	ldr	r3, [pc, #188]	@ (8001a3c <HAL_RCC_ClockConfig+0x260>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 030f 	and.w	r3, r3, #15
 8001986:	683a      	ldr	r2, [r7, #0]
 8001988:	429a      	cmp	r2, r3
 800198a:	d21d      	bcs.n	80019c8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800198c:	4b2b      	ldr	r3, [pc, #172]	@ (8001a3c <HAL_RCC_ClockConfig+0x260>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f023 020f 	bic.w	r2, r3, #15
 8001994:	4929      	ldr	r1, [pc, #164]	@ (8001a3c <HAL_RCC_ClockConfig+0x260>)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	4313      	orrs	r3, r2
 800199a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800199c:	f7ff f8ce 	bl	8000b3c <HAL_GetTick>
 80019a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a2:	e00a      	b.n	80019ba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019a4:	f7ff f8ca 	bl	8000b3c <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e03b      	b.n	8001a32 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ba:	4b20      	ldr	r3, [pc, #128]	@ (8001a3c <HAL_RCC_ClockConfig+0x260>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 030f 	and.w	r3, r3, #15
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d1ed      	bne.n	80019a4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d008      	beq.n	80019e6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	4917      	ldr	r1, [pc, #92]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 0308 	and.w	r3, r3, #8
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d009      	beq.n	8001a06 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019f2:	4b13      	ldr	r3, [pc, #76]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	691b      	ldr	r3, [r3, #16]
 80019fe:	00db      	lsls	r3, r3, #3
 8001a00:	490f      	ldr	r1, [pc, #60]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001a02:	4313      	orrs	r3, r2
 8001a04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001a06:	f000 f825 	bl	8001a54 <HAL_RCC_GetSysClockFreq>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a40 <HAL_RCC_ClockConfig+0x264>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	091b      	lsrs	r3, r3, #4
 8001a12:	f003 030f 	and.w	r3, r3, #15
 8001a16:	490c      	ldr	r1, [pc, #48]	@ (8001a48 <HAL_RCC_ClockConfig+0x26c>)
 8001a18:	5ccb      	ldrb	r3, [r1, r3]
 8001a1a:	f003 031f 	and.w	r3, r3, #31
 8001a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a22:	4a0a      	ldr	r2, [pc, #40]	@ (8001a4c <HAL_RCC_ClockConfig+0x270>)
 8001a24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a26:	4b0a      	ldr	r3, [pc, #40]	@ (8001a50 <HAL_RCC_ClockConfig+0x274>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff f83a 	bl	8000aa4 <HAL_InitTick>
 8001a30:	4603      	mov	r3, r0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3718      	adds	r7, #24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40022000 	.word	0x40022000
 8001a40:	40021000 	.word	0x40021000
 8001a44:	04c4b400 	.word	0x04c4b400
 8001a48:	0800370c 	.word	0x0800370c
 8001a4c:	20000000 	.word	0x20000000
 8001a50:	20000004 	.word	0x20000004

08001a54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b087      	sub	sp, #28
 8001a58:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001a5a:	4b2c      	ldr	r3, [pc, #176]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	f003 030c 	and.w	r3, r3, #12
 8001a62:	2b04      	cmp	r3, #4
 8001a64:	d102      	bne.n	8001a6c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a66:	4b2a      	ldr	r3, [pc, #168]	@ (8001b10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a68:	613b      	str	r3, [r7, #16]
 8001a6a:	e047      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001a6c:	4b27      	ldr	r3, [pc, #156]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	f003 030c 	and.w	r3, r3, #12
 8001a74:	2b08      	cmp	r3, #8
 8001a76:	d102      	bne.n	8001a7e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a78:	4b26      	ldr	r3, [pc, #152]	@ (8001b14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	e03e      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001a7e:	4b23      	ldr	r3, [pc, #140]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	f003 030c 	and.w	r3, r3, #12
 8001a86:	2b0c      	cmp	r3, #12
 8001a88:	d136      	bne.n	8001af8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a8a:	4b20      	ldr	r3, [pc, #128]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	f003 0303 	and.w	r3, r3, #3
 8001a92:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a94:	4b1d      	ldr	r3, [pc, #116]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	091b      	lsrs	r3, r3, #4
 8001a9a:	f003 030f 	and.w	r3, r3, #15
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2b03      	cmp	r3, #3
 8001aa6:	d10c      	bne.n	8001ac2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001aa8:	4a1a      	ldr	r2, [pc, #104]	@ (8001b14 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab0:	4a16      	ldr	r2, [pc, #88]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ab2:	68d2      	ldr	r2, [r2, #12]
 8001ab4:	0a12      	lsrs	r2, r2, #8
 8001ab6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001aba:	fb02 f303 	mul.w	r3, r2, r3
 8001abe:	617b      	str	r3, [r7, #20]
      break;
 8001ac0:	e00c      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ac2:	4a13      	ldr	r2, [pc, #76]	@ (8001b10 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aca:	4a10      	ldr	r2, [pc, #64]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001acc:	68d2      	ldr	r2, [r2, #12]
 8001ace:	0a12      	lsrs	r2, r2, #8
 8001ad0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ad4:	fb02 f303 	mul.w	r3, r2, r3
 8001ad8:	617b      	str	r3, [r7, #20]
      break;
 8001ada:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001adc:	4b0b      	ldr	r3, [pc, #44]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	0e5b      	lsrs	r3, r3, #25
 8001ae2:	f003 0303 	and.w	r3, r3, #3
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af4:	613b      	str	r3, [r7, #16]
 8001af6:	e001      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001af8:	2300      	movs	r3, #0
 8001afa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001afc:	693b      	ldr	r3, [r7, #16]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	371c      	adds	r7, #28
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	00f42400 	.word	0x00f42400
 8001b14:	017d7840 	.word	0x017d7840

08001b18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b1c:	4b03      	ldr	r3, [pc, #12]	@ (8001b2c <HAL_RCC_GetHCLKFreq+0x14>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	20000000 	.word	0x20000000

08001b30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001b34:	f7ff fff0 	bl	8001b18 <HAL_RCC_GetHCLKFreq>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	4b06      	ldr	r3, [pc, #24]	@ (8001b54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	0a1b      	lsrs	r3, r3, #8
 8001b40:	f003 0307 	and.w	r3, r3, #7
 8001b44:	4904      	ldr	r1, [pc, #16]	@ (8001b58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b46:	5ccb      	ldrb	r3, [r1, r3]
 8001b48:	f003 031f 	and.w	r3, r3, #31
 8001b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40021000 	.word	0x40021000
 8001b58:	0800371c 	.word	0x0800371c

08001b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001b60:	f7ff ffda 	bl	8001b18 <HAL_RCC_GetHCLKFreq>
 8001b64:	4602      	mov	r2, r0
 8001b66:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	0adb      	lsrs	r3, r3, #11
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	4904      	ldr	r1, [pc, #16]	@ (8001b84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b72:	5ccb      	ldrb	r3, [r1, r3]
 8001b74:	f003 031f 	and.w	r3, r3, #31
 8001b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40021000 	.word	0x40021000
 8001b84:	0800371c 	.word	0x0800371c

08001b88 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b087      	sub	sp, #28
 8001b8c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001c08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	f003 0303 	and.w	r3, r3, #3
 8001b96:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b98:	4b1b      	ldr	r3, [pc, #108]	@ (8001c08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	091b      	lsrs	r3, r3, #4
 8001b9e:	f003 030f 	and.w	r3, r3, #15
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	2b03      	cmp	r3, #3
 8001baa:	d10c      	bne.n	8001bc6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001bac:	4a17      	ldr	r2, [pc, #92]	@ (8001c0c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb4:	4a14      	ldr	r2, [pc, #80]	@ (8001c08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bb6:	68d2      	ldr	r2, [r2, #12]
 8001bb8:	0a12      	lsrs	r2, r2, #8
 8001bba:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001bbe:	fb02 f303 	mul.w	r3, r2, r3
 8001bc2:	617b      	str	r3, [r7, #20]
    break;
 8001bc4:	e00c      	b.n	8001be0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001bc6:	4a12      	ldr	r2, [pc, #72]	@ (8001c10 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bce:	4a0e      	ldr	r2, [pc, #56]	@ (8001c08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001bd0:	68d2      	ldr	r2, [r2, #12]
 8001bd2:	0a12      	lsrs	r2, r2, #8
 8001bd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001bd8:	fb02 f303 	mul.w	r3, r2, r3
 8001bdc:	617b      	str	r3, [r7, #20]
    break;
 8001bde:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001be0:	4b09      	ldr	r3, [pc, #36]	@ (8001c08 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	0e5b      	lsrs	r3, r3, #25
 8001be6:	f003 0303 	and.w	r3, r3, #3
 8001bea:	3301      	adds	r3, #1
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001bf0:	697a      	ldr	r2, [r7, #20]
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001bfa:	687b      	ldr	r3, [r7, #4]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	371c      	adds	r7, #28
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	017d7840 	.word	0x017d7840
 8001c10:	00f42400 	.word	0x00f42400

08001c14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001c20:	2300      	movs	r3, #0
 8001c22:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f000 8098 	beq.w	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c32:	2300      	movs	r3, #0
 8001c34:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c36:	4b43      	ldr	r3, [pc, #268]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d10d      	bne.n	8001c5e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c42:	4b40      	ldr	r3, [pc, #256]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c46:	4a3f      	ldr	r2, [pc, #252]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c4e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a39      	ldr	r2, [pc, #228]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c6a:	f7fe ff67 	bl	8000b3c <HAL_GetTick>
 8001c6e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c70:	e009      	b.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c72:	f7fe ff63 	bl	8000b3c <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d902      	bls.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	74fb      	strb	r3, [r7, #19]
        break;
 8001c84:	e005      	b.n	8001c92 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c86:	4b30      	ldr	r3, [pc, #192]	@ (8001d48 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d0ef      	beq.n	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8001c92:	7cfb      	ldrb	r3, [r7, #19]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d159      	bne.n	8001d4c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001c98:	4b2a      	ldr	r3, [pc, #168]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ca2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d01e      	beq.n	8001ce8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cae:	697a      	ldr	r2, [r7, #20]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d019      	beq.n	8001ce8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001cb4:	4b23      	ldr	r3, [pc, #140]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001cbe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001cc0:	4b20      	ldr	r3, [pc, #128]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ccc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cd0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001cd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ce0:	4a18      	ldr	r2, [pc, #96]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d016      	beq.n	8001d20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf2:	f7fe ff23 	bl	8000b3c <HAL_GetTick>
 8001cf6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cf8:	e00b      	b.n	8001d12 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cfa:	f7fe ff1f 	bl	8000b3c <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d902      	bls.n	8001d12 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8001d0c:	2303      	movs	r3, #3
 8001d0e:	74fb      	strb	r3, [r7, #19]
            break;
 8001d10:	e006      	b.n	8001d20 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d12:	4b0c      	ldr	r3, [pc, #48]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d0ec      	beq.n	8001cfa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8001d20:	7cfb      	ldrb	r3, [r7, #19]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10b      	bne.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d26:	4b07      	ldr	r3, [pc, #28]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d34:	4903      	ldr	r1, [pc, #12]	@ (8001d44 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001d36:	4313      	orrs	r3, r2
 8001d38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8001d3c:	e008      	b.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d3e:	7cfb      	ldrb	r3, [r7, #19]
 8001d40:	74bb      	strb	r3, [r7, #18]
 8001d42:	e005      	b.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001d44:	40021000 	.word	0x40021000
 8001d48:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d4c:	7cfb      	ldrb	r3, [r7, #19]
 8001d4e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d50:	7c7b      	ldrb	r3, [r7, #17]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d105      	bne.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d56:	4ba6      	ldr	r3, [pc, #664]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5a:	4aa5      	ldr	r2, [pc, #660]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d60:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d00a      	beq.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d6e:	4ba0      	ldr	r3, [pc, #640]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d74:	f023 0203 	bic.w	r2, r3, #3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	499c      	ldr	r1, [pc, #624]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d00a      	beq.n	8001da6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d90:	4b97      	ldr	r3, [pc, #604]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d96:	f023 020c 	bic.w	r2, r3, #12
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	4994      	ldr	r1, [pc, #592]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001da0:	4313      	orrs	r3, r2
 8001da2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0304 	and.w	r3, r3, #4
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d00a      	beq.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001db2:	4b8f      	ldr	r3, [pc, #572]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001db8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	68db      	ldr	r3, [r3, #12]
 8001dc0:	498b      	ldr	r1, [pc, #556]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0308 	and.w	r3, r3, #8
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d00a      	beq.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001dd4:	4b86      	ldr	r3, [pc, #536]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dda:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	4983      	ldr	r1, [pc, #524]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0320 	and.w	r3, r3, #32
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00a      	beq.n	8001e0c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001df6:	4b7e      	ldr	r3, [pc, #504]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dfc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	695b      	ldr	r3, [r3, #20]
 8001e04:	497a      	ldr	r1, [pc, #488]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e06:	4313      	orrs	r3, r2
 8001e08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d00a      	beq.n	8001e2e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e18:	4b75      	ldr	r3, [pc, #468]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e1e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	699b      	ldr	r3, [r3, #24]
 8001e26:	4972      	ldr	r1, [pc, #456]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d00a      	beq.n	8001e50 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001e3a:	4b6d      	ldr	r3, [pc, #436]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e40:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	69db      	ldr	r3, [r3, #28]
 8001e48:	4969      	ldr	r1, [pc, #420]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d00a      	beq.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001e5c:	4b64      	ldr	r3, [pc, #400]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e62:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a1b      	ldr	r3, [r3, #32]
 8001e6a:	4961      	ldr	r1, [pc, #388]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d00a      	beq.n	8001e94 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001e7e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e84:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8c:	4958      	ldr	r1, [pc, #352]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d015      	beq.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001ea0:	4b53      	ldr	r3, [pc, #332]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ea6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eae:	4950      	ldr	r1, [pc, #320]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001ebe:	d105      	bne.n	8001ecc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ec0:	4b4b      	ldr	r3, [pc, #300]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	4a4a      	ldr	r2, [pc, #296]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ec6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001eca:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d015      	beq.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001ed8:	4b45      	ldr	r3, [pc, #276]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ede:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee6:	4942      	ldr	r1, [pc, #264]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ef6:	d105      	bne.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ef8:	4b3d      	ldr	r3, [pc, #244]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	4a3c      	ldr	r2, [pc, #240]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001efe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f02:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d015      	beq.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001f10:	4b37      	ldr	r3, [pc, #220]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f16:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1e:	4934      	ldr	r1, [pc, #208]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f2e:	d105      	bne.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f30:	4b2f      	ldr	r3, [pc, #188]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	4a2e      	ldr	r2, [pc, #184]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f3a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d015      	beq.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f48:	4b29      	ldr	r3, [pc, #164]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f4e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f56:	4926      	ldr	r1, [pc, #152]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001f66:	d105      	bne.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001f68:	4b21      	ldr	r3, [pc, #132]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	4a20      	ldr	r2, [pc, #128]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001f72:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d015      	beq.n	8001fac <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001f80:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f8e:	4918      	ldr	r1, [pc, #96]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001f9e:	d105      	bne.n	8001fac <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001fa0:	4b13      	ldr	r3, [pc, #76]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	4a12      	ldr	r2, [pc, #72]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001faa:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d015      	beq.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fbe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fc6:	490a      	ldr	r1, [pc, #40]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fd2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001fd6:	d105      	bne.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001fd8:	4b05      	ldr	r3, [pc, #20]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	4a04      	ldr	r2, [pc, #16]	@ (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8001fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fe2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8001fe4:	7cbb      	ldrb	r3, [r7, #18]
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3718      	adds	r7, #24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40021000 	.word	0x40021000

08001ff4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d101      	bne.n	8002006 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	e042      	b.n	800208c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800200c:	2b00      	cmp	r3, #0
 800200e:	d106      	bne.n	800201e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2200      	movs	r2, #0
 8002014:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f7fe fbe1 	bl	80007e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2224      	movs	r2, #36	@ 0x24
 8002022:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 0201 	bic.w	r2, r2, #1
 8002034:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800203a:	2b00      	cmp	r3, #0
 800203c:	d002      	beq.n	8002044 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 fb82 	bl	8002748 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f000 f8b3 	bl	80021b0 <UART_SetConfig>
 800204a:	4603      	mov	r3, r0
 800204c:	2b01      	cmp	r3, #1
 800204e:	d101      	bne.n	8002054 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e01b      	b.n	800208c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002062:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689a      	ldr	r2, [r3, #8]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002072:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f042 0201 	orr.w	r2, r2, #1
 8002082:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 fc01 	bl	800288c <UART_CheckIdleState>
 800208a:	4603      	mov	r3, r0
}
 800208c:	4618      	mov	r0, r3
 800208e:	3708      	adds	r7, #8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b08a      	sub	sp, #40	@ 0x28
 8002098:	af02      	add	r7, sp, #8
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	603b      	str	r3, [r7, #0]
 80020a0:	4613      	mov	r3, r2
 80020a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020aa:	2b20      	cmp	r3, #32
 80020ac:	d17b      	bne.n	80021a6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d002      	beq.n	80020ba <HAL_UART_Transmit+0x26>
 80020b4:	88fb      	ldrh	r3, [r7, #6]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d101      	bne.n	80020be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e074      	b.n	80021a8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2221      	movs	r2, #33	@ 0x21
 80020ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80020ce:	f7fe fd35 	bl	8000b3c <HAL_GetTick>
 80020d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	88fa      	ldrh	r2, [r7, #6]
 80020d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	88fa      	ldrh	r2, [r7, #6]
 80020e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020ec:	d108      	bne.n	8002100 <HAL_UART_Transmit+0x6c>
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	691b      	ldr	r3, [r3, #16]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d104      	bne.n	8002100 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80020f6:	2300      	movs	r3, #0
 80020f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	61bb      	str	r3, [r7, #24]
 80020fe:	e003      	b.n	8002108 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002104:	2300      	movs	r3, #0
 8002106:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002108:	e030      	b.n	800216c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	9300      	str	r3, [sp, #0]
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	2200      	movs	r2, #0
 8002112:	2180      	movs	r1, #128	@ 0x80
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f000 fc63 	bl	80029e0 <UART_WaitOnFlagUntilTimeout>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d005      	beq.n	800212c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2220      	movs	r2, #32
 8002124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	e03d      	b.n	80021a8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d10b      	bne.n	800214a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	881b      	ldrh	r3, [r3, #0]
 8002136:	461a      	mov	r2, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002140:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	3302      	adds	r3, #2
 8002146:	61bb      	str	r3, [r7, #24]
 8002148:	e007      	b.n	800215a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	781a      	ldrb	r2, [r3, #0]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	3301      	adds	r3, #1
 8002158:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002160:	b29b      	uxth	r3, r3
 8002162:	3b01      	subs	r3, #1
 8002164:	b29a      	uxth	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002172:	b29b      	uxth	r3, r3
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1c8      	bne.n	800210a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	2200      	movs	r2, #0
 8002180:	2140      	movs	r1, #64	@ 0x40
 8002182:	68f8      	ldr	r0, [r7, #12]
 8002184:	f000 fc2c 	bl	80029e0 <UART_WaitOnFlagUntilTimeout>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d005      	beq.n	800219a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2220      	movs	r2, #32
 8002192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8002196:	2303      	movs	r3, #3
 8002198:	e006      	b.n	80021a8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2220      	movs	r2, #32
 800219e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80021a2:	2300      	movs	r3, #0
 80021a4:	e000      	b.n	80021a8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80021a6:	2302      	movs	r3, #2
  }
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3720      	adds	r7, #32
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021b4:	b08c      	sub	sp, #48	@ 0x30
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80021ba:	2300      	movs	r3, #0
 80021bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	431a      	orrs	r2, r3
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	695b      	ldr	r3, [r3, #20]
 80021ce:	431a      	orrs	r2, r3
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	4bab      	ldr	r3, [pc, #684]	@ (800248c <UART_SetConfig+0x2dc>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	697a      	ldr	r2, [r7, #20]
 80021e4:	6812      	ldr	r2, [r2, #0]
 80021e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80021e8:	430b      	orrs	r3, r1
 80021ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4aa0      	ldr	r2, [pc, #640]	@ (8002490 <UART_SetConfig+0x2e0>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d004      	beq.n	800221c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002218:	4313      	orrs	r3, r2
 800221a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002226:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800222a:	697a      	ldr	r2, [r7, #20]
 800222c:	6812      	ldr	r2, [r2, #0]
 800222e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002230:	430b      	orrs	r3, r1
 8002232:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800223a:	f023 010f 	bic.w	r1, r3, #15
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	430a      	orrs	r2, r1
 8002248:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a91      	ldr	r2, [pc, #580]	@ (8002494 <UART_SetConfig+0x2e4>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d125      	bne.n	80022a0 <UART_SetConfig+0xf0>
 8002254:	4b90      	ldr	r3, [pc, #576]	@ (8002498 <UART_SetConfig+0x2e8>)
 8002256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	2b03      	cmp	r3, #3
 8002260:	d81a      	bhi.n	8002298 <UART_SetConfig+0xe8>
 8002262:	a201      	add	r2, pc, #4	@ (adr r2, 8002268 <UART_SetConfig+0xb8>)
 8002264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002268:	08002279 	.word	0x08002279
 800226c:	08002289 	.word	0x08002289
 8002270:	08002281 	.word	0x08002281
 8002274:	08002291 	.word	0x08002291
 8002278:	2301      	movs	r3, #1
 800227a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800227e:	e0d6      	b.n	800242e <UART_SetConfig+0x27e>
 8002280:	2302      	movs	r3, #2
 8002282:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002286:	e0d2      	b.n	800242e <UART_SetConfig+0x27e>
 8002288:	2304      	movs	r3, #4
 800228a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800228e:	e0ce      	b.n	800242e <UART_SetConfig+0x27e>
 8002290:	2308      	movs	r3, #8
 8002292:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002296:	e0ca      	b.n	800242e <UART_SetConfig+0x27e>
 8002298:	2310      	movs	r3, #16
 800229a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800229e:	e0c6      	b.n	800242e <UART_SetConfig+0x27e>
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a7d      	ldr	r2, [pc, #500]	@ (800249c <UART_SetConfig+0x2ec>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d138      	bne.n	800231c <UART_SetConfig+0x16c>
 80022aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002498 <UART_SetConfig+0x2e8>)
 80022ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022b0:	f003 030c 	and.w	r3, r3, #12
 80022b4:	2b0c      	cmp	r3, #12
 80022b6:	d82d      	bhi.n	8002314 <UART_SetConfig+0x164>
 80022b8:	a201      	add	r2, pc, #4	@ (adr r2, 80022c0 <UART_SetConfig+0x110>)
 80022ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022be:	bf00      	nop
 80022c0:	080022f5 	.word	0x080022f5
 80022c4:	08002315 	.word	0x08002315
 80022c8:	08002315 	.word	0x08002315
 80022cc:	08002315 	.word	0x08002315
 80022d0:	08002305 	.word	0x08002305
 80022d4:	08002315 	.word	0x08002315
 80022d8:	08002315 	.word	0x08002315
 80022dc:	08002315 	.word	0x08002315
 80022e0:	080022fd 	.word	0x080022fd
 80022e4:	08002315 	.word	0x08002315
 80022e8:	08002315 	.word	0x08002315
 80022ec:	08002315 	.word	0x08002315
 80022f0:	0800230d 	.word	0x0800230d
 80022f4:	2300      	movs	r3, #0
 80022f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80022fa:	e098      	b.n	800242e <UART_SetConfig+0x27e>
 80022fc:	2302      	movs	r3, #2
 80022fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002302:	e094      	b.n	800242e <UART_SetConfig+0x27e>
 8002304:	2304      	movs	r3, #4
 8002306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800230a:	e090      	b.n	800242e <UART_SetConfig+0x27e>
 800230c:	2308      	movs	r3, #8
 800230e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002312:	e08c      	b.n	800242e <UART_SetConfig+0x27e>
 8002314:	2310      	movs	r3, #16
 8002316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800231a:	e088      	b.n	800242e <UART_SetConfig+0x27e>
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a5f      	ldr	r2, [pc, #380]	@ (80024a0 <UART_SetConfig+0x2f0>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d125      	bne.n	8002372 <UART_SetConfig+0x1c2>
 8002326:	4b5c      	ldr	r3, [pc, #368]	@ (8002498 <UART_SetConfig+0x2e8>)
 8002328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800232c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002330:	2b30      	cmp	r3, #48	@ 0x30
 8002332:	d016      	beq.n	8002362 <UART_SetConfig+0x1b2>
 8002334:	2b30      	cmp	r3, #48	@ 0x30
 8002336:	d818      	bhi.n	800236a <UART_SetConfig+0x1ba>
 8002338:	2b20      	cmp	r3, #32
 800233a:	d00a      	beq.n	8002352 <UART_SetConfig+0x1a2>
 800233c:	2b20      	cmp	r3, #32
 800233e:	d814      	bhi.n	800236a <UART_SetConfig+0x1ba>
 8002340:	2b00      	cmp	r3, #0
 8002342:	d002      	beq.n	800234a <UART_SetConfig+0x19a>
 8002344:	2b10      	cmp	r3, #16
 8002346:	d008      	beq.n	800235a <UART_SetConfig+0x1aa>
 8002348:	e00f      	b.n	800236a <UART_SetConfig+0x1ba>
 800234a:	2300      	movs	r3, #0
 800234c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002350:	e06d      	b.n	800242e <UART_SetConfig+0x27e>
 8002352:	2302      	movs	r3, #2
 8002354:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002358:	e069      	b.n	800242e <UART_SetConfig+0x27e>
 800235a:	2304      	movs	r3, #4
 800235c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002360:	e065      	b.n	800242e <UART_SetConfig+0x27e>
 8002362:	2308      	movs	r3, #8
 8002364:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002368:	e061      	b.n	800242e <UART_SetConfig+0x27e>
 800236a:	2310      	movs	r3, #16
 800236c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002370:	e05d      	b.n	800242e <UART_SetConfig+0x27e>
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a4b      	ldr	r2, [pc, #300]	@ (80024a4 <UART_SetConfig+0x2f4>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d125      	bne.n	80023c8 <UART_SetConfig+0x218>
 800237c:	4b46      	ldr	r3, [pc, #280]	@ (8002498 <UART_SetConfig+0x2e8>)
 800237e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002382:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002386:	2bc0      	cmp	r3, #192	@ 0xc0
 8002388:	d016      	beq.n	80023b8 <UART_SetConfig+0x208>
 800238a:	2bc0      	cmp	r3, #192	@ 0xc0
 800238c:	d818      	bhi.n	80023c0 <UART_SetConfig+0x210>
 800238e:	2b80      	cmp	r3, #128	@ 0x80
 8002390:	d00a      	beq.n	80023a8 <UART_SetConfig+0x1f8>
 8002392:	2b80      	cmp	r3, #128	@ 0x80
 8002394:	d814      	bhi.n	80023c0 <UART_SetConfig+0x210>
 8002396:	2b00      	cmp	r3, #0
 8002398:	d002      	beq.n	80023a0 <UART_SetConfig+0x1f0>
 800239a:	2b40      	cmp	r3, #64	@ 0x40
 800239c:	d008      	beq.n	80023b0 <UART_SetConfig+0x200>
 800239e:	e00f      	b.n	80023c0 <UART_SetConfig+0x210>
 80023a0:	2300      	movs	r3, #0
 80023a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023a6:	e042      	b.n	800242e <UART_SetConfig+0x27e>
 80023a8:	2302      	movs	r3, #2
 80023aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023ae:	e03e      	b.n	800242e <UART_SetConfig+0x27e>
 80023b0:	2304      	movs	r3, #4
 80023b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023b6:	e03a      	b.n	800242e <UART_SetConfig+0x27e>
 80023b8:	2308      	movs	r3, #8
 80023ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023be:	e036      	b.n	800242e <UART_SetConfig+0x27e>
 80023c0:	2310      	movs	r3, #16
 80023c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023c6:	e032      	b.n	800242e <UART_SetConfig+0x27e>
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a30      	ldr	r2, [pc, #192]	@ (8002490 <UART_SetConfig+0x2e0>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d12a      	bne.n	8002428 <UART_SetConfig+0x278>
 80023d2:	4b31      	ldr	r3, [pc, #196]	@ (8002498 <UART_SetConfig+0x2e8>)
 80023d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80023dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80023e0:	d01a      	beq.n	8002418 <UART_SetConfig+0x268>
 80023e2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80023e6:	d81b      	bhi.n	8002420 <UART_SetConfig+0x270>
 80023e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023ec:	d00c      	beq.n	8002408 <UART_SetConfig+0x258>
 80023ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023f2:	d815      	bhi.n	8002420 <UART_SetConfig+0x270>
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d003      	beq.n	8002400 <UART_SetConfig+0x250>
 80023f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023fc:	d008      	beq.n	8002410 <UART_SetConfig+0x260>
 80023fe:	e00f      	b.n	8002420 <UART_SetConfig+0x270>
 8002400:	2300      	movs	r3, #0
 8002402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002406:	e012      	b.n	800242e <UART_SetConfig+0x27e>
 8002408:	2302      	movs	r3, #2
 800240a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800240e:	e00e      	b.n	800242e <UART_SetConfig+0x27e>
 8002410:	2304      	movs	r3, #4
 8002412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002416:	e00a      	b.n	800242e <UART_SetConfig+0x27e>
 8002418:	2308      	movs	r3, #8
 800241a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800241e:	e006      	b.n	800242e <UART_SetConfig+0x27e>
 8002420:	2310      	movs	r3, #16
 8002422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002426:	e002      	b.n	800242e <UART_SetConfig+0x27e>
 8002428:	2310      	movs	r3, #16
 800242a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a17      	ldr	r2, [pc, #92]	@ (8002490 <UART_SetConfig+0x2e0>)
 8002434:	4293      	cmp	r3, r2
 8002436:	f040 80a8 	bne.w	800258a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800243a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800243e:	2b08      	cmp	r3, #8
 8002440:	d834      	bhi.n	80024ac <UART_SetConfig+0x2fc>
 8002442:	a201      	add	r2, pc, #4	@ (adr r2, 8002448 <UART_SetConfig+0x298>)
 8002444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002448:	0800246d 	.word	0x0800246d
 800244c:	080024ad 	.word	0x080024ad
 8002450:	08002475 	.word	0x08002475
 8002454:	080024ad 	.word	0x080024ad
 8002458:	0800247b 	.word	0x0800247b
 800245c:	080024ad 	.word	0x080024ad
 8002460:	080024ad 	.word	0x080024ad
 8002464:	080024ad 	.word	0x080024ad
 8002468:	08002483 	.word	0x08002483
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800246c:	f7ff fb60 	bl	8001b30 <HAL_RCC_GetPCLK1Freq>
 8002470:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002472:	e021      	b.n	80024b8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002474:	4b0c      	ldr	r3, [pc, #48]	@ (80024a8 <UART_SetConfig+0x2f8>)
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002478:	e01e      	b.n	80024b8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800247a:	f7ff faeb 	bl	8001a54 <HAL_RCC_GetSysClockFreq>
 800247e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002480:	e01a      	b.n	80024b8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002482:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002486:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002488:	e016      	b.n	80024b8 <UART_SetConfig+0x308>
 800248a:	bf00      	nop
 800248c:	cfff69f3 	.word	0xcfff69f3
 8002490:	40008000 	.word	0x40008000
 8002494:	40013800 	.word	0x40013800
 8002498:	40021000 	.word	0x40021000
 800249c:	40004400 	.word	0x40004400
 80024a0:	40004800 	.word	0x40004800
 80024a4:	40004c00 	.word	0x40004c00
 80024a8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80024ac:	2300      	movs	r3, #0
 80024ae:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80024b6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80024b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f000 812a 	beq.w	8002714 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c4:	4a9e      	ldr	r2, [pc, #632]	@ (8002740 <UART_SetConfig+0x590>)
 80024c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024ca:	461a      	mov	r2, r3
 80024cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	4413      	add	r3, r2
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d305      	bcc.n	80024f0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d903      	bls.n	80024f8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80024f6:	e10d      	b.n	8002714 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80024f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fa:	2200      	movs	r2, #0
 80024fc:	60bb      	str	r3, [r7, #8]
 80024fe:	60fa      	str	r2, [r7, #12]
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002504:	4a8e      	ldr	r2, [pc, #568]	@ (8002740 <UART_SetConfig+0x590>)
 8002506:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800250a:	b29b      	uxth	r3, r3
 800250c:	2200      	movs	r2, #0
 800250e:	603b      	str	r3, [r7, #0]
 8002510:	607a      	str	r2, [r7, #4]
 8002512:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002516:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800251a:	f7fd fe7d 	bl	8000218 <__aeabi_uldivmod>
 800251e:	4602      	mov	r2, r0
 8002520:	460b      	mov	r3, r1
 8002522:	4610      	mov	r0, r2
 8002524:	4619      	mov	r1, r3
 8002526:	f04f 0200 	mov.w	r2, #0
 800252a:	f04f 0300 	mov.w	r3, #0
 800252e:	020b      	lsls	r3, r1, #8
 8002530:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002534:	0202      	lsls	r2, r0, #8
 8002536:	6979      	ldr	r1, [r7, #20]
 8002538:	6849      	ldr	r1, [r1, #4]
 800253a:	0849      	lsrs	r1, r1, #1
 800253c:	2000      	movs	r0, #0
 800253e:	460c      	mov	r4, r1
 8002540:	4605      	mov	r5, r0
 8002542:	eb12 0804 	adds.w	r8, r2, r4
 8002546:	eb43 0905 	adc.w	r9, r3, r5
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	469a      	mov	sl, r3
 8002552:	4693      	mov	fp, r2
 8002554:	4652      	mov	r2, sl
 8002556:	465b      	mov	r3, fp
 8002558:	4640      	mov	r0, r8
 800255a:	4649      	mov	r1, r9
 800255c:	f7fd fe5c 	bl	8000218 <__aeabi_uldivmod>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	4613      	mov	r3, r2
 8002566:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002568:	6a3b      	ldr	r3, [r7, #32]
 800256a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800256e:	d308      	bcc.n	8002582 <UART_SetConfig+0x3d2>
 8002570:	6a3b      	ldr	r3, [r7, #32]
 8002572:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002576:	d204      	bcs.n	8002582 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	6a3a      	ldr	r2, [r7, #32]
 800257e:	60da      	str	r2, [r3, #12]
 8002580:	e0c8      	b.n	8002714 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002588:	e0c4      	b.n	8002714 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002592:	d167      	bne.n	8002664 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002594:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002598:	2b08      	cmp	r3, #8
 800259a:	d828      	bhi.n	80025ee <UART_SetConfig+0x43e>
 800259c:	a201      	add	r2, pc, #4	@ (adr r2, 80025a4 <UART_SetConfig+0x3f4>)
 800259e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025a2:	bf00      	nop
 80025a4:	080025c9 	.word	0x080025c9
 80025a8:	080025d1 	.word	0x080025d1
 80025ac:	080025d9 	.word	0x080025d9
 80025b0:	080025ef 	.word	0x080025ef
 80025b4:	080025df 	.word	0x080025df
 80025b8:	080025ef 	.word	0x080025ef
 80025bc:	080025ef 	.word	0x080025ef
 80025c0:	080025ef 	.word	0x080025ef
 80025c4:	080025e7 	.word	0x080025e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025c8:	f7ff fab2 	bl	8001b30 <HAL_RCC_GetPCLK1Freq>
 80025cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80025ce:	e014      	b.n	80025fa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80025d0:	f7ff fac4 	bl	8001b5c <HAL_RCC_GetPCLK2Freq>
 80025d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80025d6:	e010      	b.n	80025fa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80025d8:	4b5a      	ldr	r3, [pc, #360]	@ (8002744 <UART_SetConfig+0x594>)
 80025da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80025dc:	e00d      	b.n	80025fa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025de:	f7ff fa39 	bl	8001a54 <HAL_RCC_GetSysClockFreq>
 80025e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80025e4:	e009      	b.n	80025fa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80025ec:	e005      	b.n	80025fa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80025f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80025fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f000 8089 	beq.w	8002714 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002606:	4a4e      	ldr	r2, [pc, #312]	@ (8002740 <UART_SetConfig+0x590>)
 8002608:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800260c:	461a      	mov	r2, r3
 800260e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002610:	fbb3 f3f2 	udiv	r3, r3, r2
 8002614:	005a      	lsls	r2, r3, #1
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	085b      	lsrs	r3, r3, #1
 800261c:	441a      	add	r2, r3
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	fbb2 f3f3 	udiv	r3, r2, r3
 8002626:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002628:	6a3b      	ldr	r3, [r7, #32]
 800262a:	2b0f      	cmp	r3, #15
 800262c:	d916      	bls.n	800265c <UART_SetConfig+0x4ac>
 800262e:	6a3b      	ldr	r3, [r7, #32]
 8002630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002634:	d212      	bcs.n	800265c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002636:	6a3b      	ldr	r3, [r7, #32]
 8002638:	b29b      	uxth	r3, r3
 800263a:	f023 030f 	bic.w	r3, r3, #15
 800263e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002640:	6a3b      	ldr	r3, [r7, #32]
 8002642:	085b      	lsrs	r3, r3, #1
 8002644:	b29b      	uxth	r3, r3
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	b29a      	uxth	r2, r3
 800264c:	8bfb      	ldrh	r3, [r7, #30]
 800264e:	4313      	orrs	r3, r2
 8002650:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	8bfa      	ldrh	r2, [r7, #30]
 8002658:	60da      	str	r2, [r3, #12]
 800265a:	e05b      	b.n	8002714 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002662:	e057      	b.n	8002714 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002664:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002668:	2b08      	cmp	r3, #8
 800266a:	d828      	bhi.n	80026be <UART_SetConfig+0x50e>
 800266c:	a201      	add	r2, pc, #4	@ (adr r2, 8002674 <UART_SetConfig+0x4c4>)
 800266e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002672:	bf00      	nop
 8002674:	08002699 	.word	0x08002699
 8002678:	080026a1 	.word	0x080026a1
 800267c:	080026a9 	.word	0x080026a9
 8002680:	080026bf 	.word	0x080026bf
 8002684:	080026af 	.word	0x080026af
 8002688:	080026bf 	.word	0x080026bf
 800268c:	080026bf 	.word	0x080026bf
 8002690:	080026bf 	.word	0x080026bf
 8002694:	080026b7 	.word	0x080026b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002698:	f7ff fa4a 	bl	8001b30 <HAL_RCC_GetPCLK1Freq>
 800269c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800269e:	e014      	b.n	80026ca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026a0:	f7ff fa5c 	bl	8001b5c <HAL_RCC_GetPCLK2Freq>
 80026a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80026a6:	e010      	b.n	80026ca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026a8:	4b26      	ldr	r3, [pc, #152]	@ (8002744 <UART_SetConfig+0x594>)
 80026aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80026ac:	e00d      	b.n	80026ca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026ae:	f7ff f9d1 	bl	8001a54 <HAL_RCC_GetSysClockFreq>
 80026b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80026b4:	e009      	b.n	80026ca <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80026bc:	e005      	b.n	80026ca <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80026be:	2300      	movs	r3, #0
 80026c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80026c8:	bf00      	nop
    }

    if (pclk != 0U)
 80026ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d021      	beq.n	8002714 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d4:	4a1a      	ldr	r2, [pc, #104]	@ (8002740 <UART_SetConfig+0x590>)
 80026d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026da:	461a      	mov	r2, r3
 80026dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026de:	fbb3 f2f2 	udiv	r2, r3, r2
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	085b      	lsrs	r3, r3, #1
 80026e8:	441a      	add	r2, r3
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80026f2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026f4:	6a3b      	ldr	r3, [r7, #32]
 80026f6:	2b0f      	cmp	r3, #15
 80026f8:	d909      	bls.n	800270e <UART_SetConfig+0x55e>
 80026fa:	6a3b      	ldr	r3, [r7, #32]
 80026fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002700:	d205      	bcs.n	800270e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002702:	6a3b      	ldr	r3, [r7, #32]
 8002704:	b29a      	uxth	r2, r3
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	60da      	str	r2, [r3, #12]
 800270c:	e002      	b.n	8002714 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	2201      	movs	r2, #1
 8002718:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	2201      	movs	r2, #1
 8002720:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	2200      	movs	r2, #0
 8002728:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	2200      	movs	r2, #0
 800272e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002730:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002734:	4618      	mov	r0, r3
 8002736:	3730      	adds	r7, #48	@ 0x30
 8002738:	46bd      	mov	sp, r7
 800273a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800273e:	bf00      	nop
 8002740:	08003724 	.word	0x08003724
 8002744:	00f42400 	.word	0x00f42400

08002748 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002754:	f003 0308 	and.w	r3, r3, #8
 8002758:	2b00      	cmp	r3, #0
 800275a:	d00a      	beq.n	8002772 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	430a      	orrs	r2, r1
 8002770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00a      	beq.n	8002794 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	430a      	orrs	r2, r1
 8002792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002798:	f003 0302 	and.w	r3, r3, #2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00a      	beq.n	80027b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ba:	f003 0304 	and.w	r3, r3, #4
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00a      	beq.n	80027d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	430a      	orrs	r2, r1
 80027d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027dc:	f003 0310 	and.w	r3, r3, #16
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00a      	beq.n	80027fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027fe:	f003 0320 	and.w	r3, r3, #32
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00a      	beq.n	800281c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002824:	2b00      	cmp	r3, #0
 8002826:	d01a      	beq.n	800285e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002842:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002846:	d10a      	bne.n	800285e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002866:	2b00      	cmp	r3, #0
 8002868:	d00a      	beq.n	8002880 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	430a      	orrs	r2, r1
 800287e:	605a      	str	r2, [r3, #4]
  }
}
 8002880:	bf00      	nop
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b098      	sub	sp, #96	@ 0x60
 8002890:	af02      	add	r7, sp, #8
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800289c:	f7fe f94e 	bl	8000b3c <HAL_GetTick>
 80028a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0308 	and.w	r3, r3, #8
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d12f      	bne.n	8002910 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028b8:	2200      	movs	r2, #0
 80028ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80028be:	6878      	ldr	r0, [r7, #4]
 80028c0:	f000 f88e 	bl	80029e0 <UART_WaitOnFlagUntilTimeout>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d022      	beq.n	8002910 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028d2:	e853 3f00 	ldrex	r3, [r3]
 80028d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80028d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028de:	653b      	str	r3, [r7, #80]	@ 0x50
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	461a      	mov	r2, r3
 80028e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80028ea:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80028ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80028f0:	e841 2300 	strex	r3, r2, [r1]
 80028f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80028f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1e6      	bne.n	80028ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2220      	movs	r2, #32
 8002900:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e063      	b.n	80029d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 0304 	and.w	r3, r3, #4
 800291a:	2b04      	cmp	r3, #4
 800291c:	d149      	bne.n	80029b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800291e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002926:	2200      	movs	r2, #0
 8002928:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f000 f857 	bl	80029e0 <UART_WaitOnFlagUntilTimeout>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d03c      	beq.n	80029b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800293e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002940:	e853 3f00 	ldrex	r3, [r3]
 8002944:	623b      	str	r3, [r7, #32]
   return(result);
 8002946:	6a3b      	ldr	r3, [r7, #32]
 8002948:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800294c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	461a      	mov	r2, r3
 8002954:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002956:	633b      	str	r3, [r7, #48]	@ 0x30
 8002958:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800295a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800295c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800295e:	e841 2300 	strex	r3, r2, [r1]
 8002962:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1e6      	bne.n	8002938 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	3308      	adds	r3, #8
 8002970:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	e853 3f00 	ldrex	r3, [r3]
 8002978:	60fb      	str	r3, [r7, #12]
   return(result);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f023 0301 	bic.w	r3, r3, #1
 8002980:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	3308      	adds	r3, #8
 8002988:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800298a:	61fa      	str	r2, [r7, #28]
 800298c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800298e:	69b9      	ldr	r1, [r7, #24]
 8002990:	69fa      	ldr	r2, [r7, #28]
 8002992:	e841 2300 	strex	r3, r2, [r1]
 8002996:	617b      	str	r3, [r7, #20]
   return(result);
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d1e5      	bne.n	800296a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2220      	movs	r2, #32
 80029a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e012      	b.n	80029d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2220      	movs	r2, #32
 80029b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2220      	movs	r2, #32
 80029be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2200      	movs	r2, #0
 80029cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3758      	adds	r7, #88	@ 0x58
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	603b      	str	r3, [r7, #0]
 80029ec:	4613      	mov	r3, r2
 80029ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029f0:	e04f      	b.n	8002a92 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f8:	d04b      	beq.n	8002a92 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029fa:	f7fe f89f 	bl	8000b3c <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d302      	bcc.n	8002a10 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a0a:	69bb      	ldr	r3, [r7, #24]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d101      	bne.n	8002a14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e04e      	b.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0304 	and.w	r3, r3, #4
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d037      	beq.n	8002a92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	2b80      	cmp	r3, #128	@ 0x80
 8002a26:	d034      	beq.n	8002a92 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2b40      	cmp	r3, #64	@ 0x40
 8002a2c:	d031      	beq.n	8002a92 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	69db      	ldr	r3, [r3, #28]
 8002a34:	f003 0308 	and.w	r3, r3, #8
 8002a38:	2b08      	cmp	r3, #8
 8002a3a:	d110      	bne.n	8002a5e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2208      	movs	r2, #8
 8002a42:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a44:	68f8      	ldr	r0, [r7, #12]
 8002a46:	f000 f838 	bl	8002aba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2208      	movs	r2, #8
 8002a4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e029      	b.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	69db      	ldr	r3, [r3, #28]
 8002a64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a6c:	d111      	bne.n	8002a92 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002a76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f000 f81e 	bl	8002aba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2220      	movs	r2, #32
 8002a82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e00f      	b.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	69da      	ldr	r2, [r3, #28]
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	68ba      	ldr	r2, [r7, #8]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	bf0c      	ite	eq
 8002aa2:	2301      	moveq	r3, #1
 8002aa4:	2300      	movne	r3, #0
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d0a0      	beq.n	80029f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b095      	sub	sp, #84	@ 0x54
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ac8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002aca:	e853 3f00 	ldrex	r3, [r3]
 8002ace:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	461a      	mov	r2, r3
 8002ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ae0:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ae2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002ae6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ae8:	e841 2300 	strex	r3, r2, [r1]
 8002aec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1e6      	bne.n	8002ac2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	3308      	adds	r3, #8
 8002afa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002afc:	6a3b      	ldr	r3, [r7, #32]
 8002afe:	e853 3f00 	ldrex	r3, [r3]
 8002b02:	61fb      	str	r3, [r7, #28]
   return(result);
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b0a:	f023 0301 	bic.w	r3, r3, #1
 8002b0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	3308      	adds	r3, #8
 8002b16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b20:	e841 2300 	strex	r3, r2, [r1]
 8002b24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1e3      	bne.n	8002af4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d118      	bne.n	8002b66 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	e853 3f00 	ldrex	r3, [r3]
 8002b40:	60bb      	str	r3, [r7, #8]
   return(result);
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	f023 0310 	bic.w	r3, r3, #16
 8002b48:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b52:	61bb      	str	r3, [r7, #24]
 8002b54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b56:	6979      	ldr	r1, [r7, #20]
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	e841 2300 	strex	r3, r2, [r1]
 8002b5e:	613b      	str	r3, [r7, #16]
   return(result);
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1e6      	bne.n	8002b34 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2220      	movs	r2, #32
 8002b6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002b7a:	bf00      	nop
 8002b7c:	3754      	adds	r7, #84	@ 0x54
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b085      	sub	sp, #20
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d101      	bne.n	8002b9c <HAL_UARTEx_DisableFifoMode+0x16>
 8002b98:	2302      	movs	r3, #2
 8002b9a:	e027      	b.n	8002bec <HAL_UARTEx_DisableFifoMode+0x66>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2224      	movs	r2, #36	@ 0x24
 8002ba8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0201 	bic.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8002bca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2220      	movs	r2, #32
 8002bde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3714      	adds	r7, #20
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d101      	bne.n	8002c10 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	e02d      	b.n	8002c6c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2224      	movs	r2, #36	@ 0x24
 8002c1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 0201 	bic.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	683a      	ldr	r2, [r7, #0]
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f84f 	bl	8002cf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3710      	adds	r7, #16
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d101      	bne.n	8002c8c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002c88:	2302      	movs	r3, #2
 8002c8a:	e02d      	b.n	8002ce8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2224      	movs	r2, #36	@ 0x24
 8002c98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f022 0201 	bic.w	r2, r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f000 f811 	bl	8002cf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	68fa      	ldr	r2, [r7, #12]
 8002cd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2220      	movs	r2, #32
 8002cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3710      	adds	r7, #16
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d108      	bne.n	8002d12 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002d10:	e031      	b.n	8002d76 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002d12:	2308      	movs	r3, #8
 8002d14:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002d16:	2308      	movs	r3, #8
 8002d18:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	0e5b      	lsrs	r3, r3, #25
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	f003 0307 	and.w	r3, r3, #7
 8002d28:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	0f5b      	lsrs	r3, r3, #29
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	f003 0307 	and.w	r3, r3, #7
 8002d38:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002d3a:	7bbb      	ldrb	r3, [r7, #14]
 8002d3c:	7b3a      	ldrb	r2, [r7, #12]
 8002d3e:	4911      	ldr	r1, [pc, #68]	@ (8002d84 <UARTEx_SetNbDataToProcess+0x94>)
 8002d40:	5c8a      	ldrb	r2, [r1, r2]
 8002d42:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002d46:	7b3a      	ldrb	r2, [r7, #12]
 8002d48:	490f      	ldr	r1, [pc, #60]	@ (8002d88 <UARTEx_SetNbDataToProcess+0x98>)
 8002d4a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002d4c:	fb93 f3f2 	sdiv	r3, r3, r2
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
 8002d5a:	7b7a      	ldrb	r2, [r7, #13]
 8002d5c:	4909      	ldr	r1, [pc, #36]	@ (8002d84 <UARTEx_SetNbDataToProcess+0x94>)
 8002d5e:	5c8a      	ldrb	r2, [r1, r2]
 8002d60:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002d64:	7b7a      	ldrb	r2, [r7, #13]
 8002d66:	4908      	ldr	r1, [pc, #32]	@ (8002d88 <UARTEx_SetNbDataToProcess+0x98>)
 8002d68:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002d6a:	fb93 f3f2 	sdiv	r3, r3, r2
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8002d76:	bf00      	nop
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	0800373c 	.word	0x0800373c
 8002d88:	08003744 	.word	0x08003744

08002d8c <std>:
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	b510      	push	{r4, lr}
 8002d90:	4604      	mov	r4, r0
 8002d92:	e9c0 3300 	strd	r3, r3, [r0]
 8002d96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d9a:	6083      	str	r3, [r0, #8]
 8002d9c:	8181      	strh	r1, [r0, #12]
 8002d9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002da0:	81c2      	strh	r2, [r0, #14]
 8002da2:	6183      	str	r3, [r0, #24]
 8002da4:	4619      	mov	r1, r3
 8002da6:	2208      	movs	r2, #8
 8002da8:	305c      	adds	r0, #92	@ 0x5c
 8002daa:	f000 f9e7 	bl	800317c <memset>
 8002dae:	4b0d      	ldr	r3, [pc, #52]	@ (8002de4 <std+0x58>)
 8002db0:	6263      	str	r3, [r4, #36]	@ 0x24
 8002db2:	4b0d      	ldr	r3, [pc, #52]	@ (8002de8 <std+0x5c>)
 8002db4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002db6:	4b0d      	ldr	r3, [pc, #52]	@ (8002dec <std+0x60>)
 8002db8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002dba:	4b0d      	ldr	r3, [pc, #52]	@ (8002df0 <std+0x64>)
 8002dbc:	6323      	str	r3, [r4, #48]	@ 0x30
 8002dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002df4 <std+0x68>)
 8002dc0:	6224      	str	r4, [r4, #32]
 8002dc2:	429c      	cmp	r4, r3
 8002dc4:	d006      	beq.n	8002dd4 <std+0x48>
 8002dc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002dca:	4294      	cmp	r4, r2
 8002dcc:	d002      	beq.n	8002dd4 <std+0x48>
 8002dce:	33d0      	adds	r3, #208	@ 0xd0
 8002dd0:	429c      	cmp	r4, r3
 8002dd2:	d105      	bne.n	8002de0 <std+0x54>
 8002dd4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ddc:	f000 ba46 	b.w	800326c <__retarget_lock_init_recursive>
 8002de0:	bd10      	pop	{r4, pc}
 8002de2:	bf00      	nop
 8002de4:	08002fcd 	.word	0x08002fcd
 8002de8:	08002fef 	.word	0x08002fef
 8002dec:	08003027 	.word	0x08003027
 8002df0:	0800304b 	.word	0x0800304b
 8002df4:	20000120 	.word	0x20000120

08002df8 <stdio_exit_handler>:
 8002df8:	4a02      	ldr	r2, [pc, #8]	@ (8002e04 <stdio_exit_handler+0xc>)
 8002dfa:	4903      	ldr	r1, [pc, #12]	@ (8002e08 <stdio_exit_handler+0x10>)
 8002dfc:	4803      	ldr	r0, [pc, #12]	@ (8002e0c <stdio_exit_handler+0x14>)
 8002dfe:	f000 b869 	b.w	8002ed4 <_fwalk_sglue>
 8002e02:	bf00      	nop
 8002e04:	2000000c 	.word	0x2000000c
 8002e08:	0800356d 	.word	0x0800356d
 8002e0c:	2000001c 	.word	0x2000001c

08002e10 <cleanup_stdio>:
 8002e10:	6841      	ldr	r1, [r0, #4]
 8002e12:	4b0c      	ldr	r3, [pc, #48]	@ (8002e44 <cleanup_stdio+0x34>)
 8002e14:	4299      	cmp	r1, r3
 8002e16:	b510      	push	{r4, lr}
 8002e18:	4604      	mov	r4, r0
 8002e1a:	d001      	beq.n	8002e20 <cleanup_stdio+0x10>
 8002e1c:	f000 fba6 	bl	800356c <_fflush_r>
 8002e20:	68a1      	ldr	r1, [r4, #8]
 8002e22:	4b09      	ldr	r3, [pc, #36]	@ (8002e48 <cleanup_stdio+0x38>)
 8002e24:	4299      	cmp	r1, r3
 8002e26:	d002      	beq.n	8002e2e <cleanup_stdio+0x1e>
 8002e28:	4620      	mov	r0, r4
 8002e2a:	f000 fb9f 	bl	800356c <_fflush_r>
 8002e2e:	68e1      	ldr	r1, [r4, #12]
 8002e30:	4b06      	ldr	r3, [pc, #24]	@ (8002e4c <cleanup_stdio+0x3c>)
 8002e32:	4299      	cmp	r1, r3
 8002e34:	d004      	beq.n	8002e40 <cleanup_stdio+0x30>
 8002e36:	4620      	mov	r0, r4
 8002e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e3c:	f000 bb96 	b.w	800356c <_fflush_r>
 8002e40:	bd10      	pop	{r4, pc}
 8002e42:	bf00      	nop
 8002e44:	20000120 	.word	0x20000120
 8002e48:	20000188 	.word	0x20000188
 8002e4c:	200001f0 	.word	0x200001f0

08002e50 <global_stdio_init.part.0>:
 8002e50:	b510      	push	{r4, lr}
 8002e52:	4b0b      	ldr	r3, [pc, #44]	@ (8002e80 <global_stdio_init.part.0+0x30>)
 8002e54:	4c0b      	ldr	r4, [pc, #44]	@ (8002e84 <global_stdio_init.part.0+0x34>)
 8002e56:	4a0c      	ldr	r2, [pc, #48]	@ (8002e88 <global_stdio_init.part.0+0x38>)
 8002e58:	601a      	str	r2, [r3, #0]
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	2104      	movs	r1, #4
 8002e60:	f7ff ff94 	bl	8002d8c <std>
 8002e64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002e68:	2201      	movs	r2, #1
 8002e6a:	2109      	movs	r1, #9
 8002e6c:	f7ff ff8e 	bl	8002d8c <std>
 8002e70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002e74:	2202      	movs	r2, #2
 8002e76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e7a:	2112      	movs	r1, #18
 8002e7c:	f7ff bf86 	b.w	8002d8c <std>
 8002e80:	20000258 	.word	0x20000258
 8002e84:	20000120 	.word	0x20000120
 8002e88:	08002df9 	.word	0x08002df9

08002e8c <__sfp_lock_acquire>:
 8002e8c:	4801      	ldr	r0, [pc, #4]	@ (8002e94 <__sfp_lock_acquire+0x8>)
 8002e8e:	f000 b9ee 	b.w	800326e <__retarget_lock_acquire_recursive>
 8002e92:	bf00      	nop
 8002e94:	20000261 	.word	0x20000261

08002e98 <__sfp_lock_release>:
 8002e98:	4801      	ldr	r0, [pc, #4]	@ (8002ea0 <__sfp_lock_release+0x8>)
 8002e9a:	f000 b9e9 	b.w	8003270 <__retarget_lock_release_recursive>
 8002e9e:	bf00      	nop
 8002ea0:	20000261 	.word	0x20000261

08002ea4 <__sinit>:
 8002ea4:	b510      	push	{r4, lr}
 8002ea6:	4604      	mov	r4, r0
 8002ea8:	f7ff fff0 	bl	8002e8c <__sfp_lock_acquire>
 8002eac:	6a23      	ldr	r3, [r4, #32]
 8002eae:	b11b      	cbz	r3, 8002eb8 <__sinit+0x14>
 8002eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002eb4:	f7ff bff0 	b.w	8002e98 <__sfp_lock_release>
 8002eb8:	4b04      	ldr	r3, [pc, #16]	@ (8002ecc <__sinit+0x28>)
 8002eba:	6223      	str	r3, [r4, #32]
 8002ebc:	4b04      	ldr	r3, [pc, #16]	@ (8002ed0 <__sinit+0x2c>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1f5      	bne.n	8002eb0 <__sinit+0xc>
 8002ec4:	f7ff ffc4 	bl	8002e50 <global_stdio_init.part.0>
 8002ec8:	e7f2      	b.n	8002eb0 <__sinit+0xc>
 8002eca:	bf00      	nop
 8002ecc:	08002e11 	.word	0x08002e11
 8002ed0:	20000258 	.word	0x20000258

08002ed4 <_fwalk_sglue>:
 8002ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ed8:	4607      	mov	r7, r0
 8002eda:	4688      	mov	r8, r1
 8002edc:	4614      	mov	r4, r2
 8002ede:	2600      	movs	r6, #0
 8002ee0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002ee4:	f1b9 0901 	subs.w	r9, r9, #1
 8002ee8:	d505      	bpl.n	8002ef6 <_fwalk_sglue+0x22>
 8002eea:	6824      	ldr	r4, [r4, #0]
 8002eec:	2c00      	cmp	r4, #0
 8002eee:	d1f7      	bne.n	8002ee0 <_fwalk_sglue+0xc>
 8002ef0:	4630      	mov	r0, r6
 8002ef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ef6:	89ab      	ldrh	r3, [r5, #12]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d907      	bls.n	8002f0c <_fwalk_sglue+0x38>
 8002efc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f00:	3301      	adds	r3, #1
 8002f02:	d003      	beq.n	8002f0c <_fwalk_sglue+0x38>
 8002f04:	4629      	mov	r1, r5
 8002f06:	4638      	mov	r0, r7
 8002f08:	47c0      	blx	r8
 8002f0a:	4306      	orrs	r6, r0
 8002f0c:	3568      	adds	r5, #104	@ 0x68
 8002f0e:	e7e9      	b.n	8002ee4 <_fwalk_sglue+0x10>

08002f10 <_puts_r>:
 8002f10:	6a03      	ldr	r3, [r0, #32]
 8002f12:	b570      	push	{r4, r5, r6, lr}
 8002f14:	6884      	ldr	r4, [r0, #8]
 8002f16:	4605      	mov	r5, r0
 8002f18:	460e      	mov	r6, r1
 8002f1a:	b90b      	cbnz	r3, 8002f20 <_puts_r+0x10>
 8002f1c:	f7ff ffc2 	bl	8002ea4 <__sinit>
 8002f20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f22:	07db      	lsls	r3, r3, #31
 8002f24:	d405      	bmi.n	8002f32 <_puts_r+0x22>
 8002f26:	89a3      	ldrh	r3, [r4, #12]
 8002f28:	0598      	lsls	r0, r3, #22
 8002f2a:	d402      	bmi.n	8002f32 <_puts_r+0x22>
 8002f2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f2e:	f000 f99e 	bl	800326e <__retarget_lock_acquire_recursive>
 8002f32:	89a3      	ldrh	r3, [r4, #12]
 8002f34:	0719      	lsls	r1, r3, #28
 8002f36:	d502      	bpl.n	8002f3e <_puts_r+0x2e>
 8002f38:	6923      	ldr	r3, [r4, #16]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d135      	bne.n	8002faa <_puts_r+0x9a>
 8002f3e:	4621      	mov	r1, r4
 8002f40:	4628      	mov	r0, r5
 8002f42:	f000 f8c5 	bl	80030d0 <__swsetup_r>
 8002f46:	b380      	cbz	r0, 8002faa <_puts_r+0x9a>
 8002f48:	f04f 35ff 	mov.w	r5, #4294967295
 8002f4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f4e:	07da      	lsls	r2, r3, #31
 8002f50:	d405      	bmi.n	8002f5e <_puts_r+0x4e>
 8002f52:	89a3      	ldrh	r3, [r4, #12]
 8002f54:	059b      	lsls	r3, r3, #22
 8002f56:	d402      	bmi.n	8002f5e <_puts_r+0x4e>
 8002f58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f5a:	f000 f989 	bl	8003270 <__retarget_lock_release_recursive>
 8002f5e:	4628      	mov	r0, r5
 8002f60:	bd70      	pop	{r4, r5, r6, pc}
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	da04      	bge.n	8002f70 <_puts_r+0x60>
 8002f66:	69a2      	ldr	r2, [r4, #24]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	dc17      	bgt.n	8002f9c <_puts_r+0x8c>
 8002f6c:	290a      	cmp	r1, #10
 8002f6e:	d015      	beq.n	8002f9c <_puts_r+0x8c>
 8002f70:	6823      	ldr	r3, [r4, #0]
 8002f72:	1c5a      	adds	r2, r3, #1
 8002f74:	6022      	str	r2, [r4, #0]
 8002f76:	7019      	strb	r1, [r3, #0]
 8002f78:	68a3      	ldr	r3, [r4, #8]
 8002f7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	60a3      	str	r3, [r4, #8]
 8002f82:	2900      	cmp	r1, #0
 8002f84:	d1ed      	bne.n	8002f62 <_puts_r+0x52>
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	da11      	bge.n	8002fae <_puts_r+0x9e>
 8002f8a:	4622      	mov	r2, r4
 8002f8c:	210a      	movs	r1, #10
 8002f8e:	4628      	mov	r0, r5
 8002f90:	f000 f85f 	bl	8003052 <__swbuf_r>
 8002f94:	3001      	adds	r0, #1
 8002f96:	d0d7      	beq.n	8002f48 <_puts_r+0x38>
 8002f98:	250a      	movs	r5, #10
 8002f9a:	e7d7      	b.n	8002f4c <_puts_r+0x3c>
 8002f9c:	4622      	mov	r2, r4
 8002f9e:	4628      	mov	r0, r5
 8002fa0:	f000 f857 	bl	8003052 <__swbuf_r>
 8002fa4:	3001      	adds	r0, #1
 8002fa6:	d1e7      	bne.n	8002f78 <_puts_r+0x68>
 8002fa8:	e7ce      	b.n	8002f48 <_puts_r+0x38>
 8002faa:	3e01      	subs	r6, #1
 8002fac:	e7e4      	b.n	8002f78 <_puts_r+0x68>
 8002fae:	6823      	ldr	r3, [r4, #0]
 8002fb0:	1c5a      	adds	r2, r3, #1
 8002fb2:	6022      	str	r2, [r4, #0]
 8002fb4:	220a      	movs	r2, #10
 8002fb6:	701a      	strb	r2, [r3, #0]
 8002fb8:	e7ee      	b.n	8002f98 <_puts_r+0x88>
	...

08002fbc <puts>:
 8002fbc:	4b02      	ldr	r3, [pc, #8]	@ (8002fc8 <puts+0xc>)
 8002fbe:	4601      	mov	r1, r0
 8002fc0:	6818      	ldr	r0, [r3, #0]
 8002fc2:	f7ff bfa5 	b.w	8002f10 <_puts_r>
 8002fc6:	bf00      	nop
 8002fc8:	20000018 	.word	0x20000018

08002fcc <__sread>:
 8002fcc:	b510      	push	{r4, lr}
 8002fce:	460c      	mov	r4, r1
 8002fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fd4:	f000 f8fc 	bl	80031d0 <_read_r>
 8002fd8:	2800      	cmp	r0, #0
 8002fda:	bfab      	itete	ge
 8002fdc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002fde:	89a3      	ldrhlt	r3, [r4, #12]
 8002fe0:	181b      	addge	r3, r3, r0
 8002fe2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002fe6:	bfac      	ite	ge
 8002fe8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002fea:	81a3      	strhlt	r3, [r4, #12]
 8002fec:	bd10      	pop	{r4, pc}

08002fee <__swrite>:
 8002fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ff2:	461f      	mov	r7, r3
 8002ff4:	898b      	ldrh	r3, [r1, #12]
 8002ff6:	05db      	lsls	r3, r3, #23
 8002ff8:	4605      	mov	r5, r0
 8002ffa:	460c      	mov	r4, r1
 8002ffc:	4616      	mov	r6, r2
 8002ffe:	d505      	bpl.n	800300c <__swrite+0x1e>
 8003000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003004:	2302      	movs	r3, #2
 8003006:	2200      	movs	r2, #0
 8003008:	f000 f8d0 	bl	80031ac <_lseek_r>
 800300c:	89a3      	ldrh	r3, [r4, #12]
 800300e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003012:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003016:	81a3      	strh	r3, [r4, #12]
 8003018:	4632      	mov	r2, r6
 800301a:	463b      	mov	r3, r7
 800301c:	4628      	mov	r0, r5
 800301e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003022:	f000 b8e7 	b.w	80031f4 <_write_r>

08003026 <__sseek>:
 8003026:	b510      	push	{r4, lr}
 8003028:	460c      	mov	r4, r1
 800302a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800302e:	f000 f8bd 	bl	80031ac <_lseek_r>
 8003032:	1c43      	adds	r3, r0, #1
 8003034:	89a3      	ldrh	r3, [r4, #12]
 8003036:	bf15      	itete	ne
 8003038:	6560      	strne	r0, [r4, #84]	@ 0x54
 800303a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800303e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003042:	81a3      	strheq	r3, [r4, #12]
 8003044:	bf18      	it	ne
 8003046:	81a3      	strhne	r3, [r4, #12]
 8003048:	bd10      	pop	{r4, pc}

0800304a <__sclose>:
 800304a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800304e:	f000 b89d 	b.w	800318c <_close_r>

08003052 <__swbuf_r>:
 8003052:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003054:	460e      	mov	r6, r1
 8003056:	4614      	mov	r4, r2
 8003058:	4605      	mov	r5, r0
 800305a:	b118      	cbz	r0, 8003064 <__swbuf_r+0x12>
 800305c:	6a03      	ldr	r3, [r0, #32]
 800305e:	b90b      	cbnz	r3, 8003064 <__swbuf_r+0x12>
 8003060:	f7ff ff20 	bl	8002ea4 <__sinit>
 8003064:	69a3      	ldr	r3, [r4, #24]
 8003066:	60a3      	str	r3, [r4, #8]
 8003068:	89a3      	ldrh	r3, [r4, #12]
 800306a:	071a      	lsls	r2, r3, #28
 800306c:	d501      	bpl.n	8003072 <__swbuf_r+0x20>
 800306e:	6923      	ldr	r3, [r4, #16]
 8003070:	b943      	cbnz	r3, 8003084 <__swbuf_r+0x32>
 8003072:	4621      	mov	r1, r4
 8003074:	4628      	mov	r0, r5
 8003076:	f000 f82b 	bl	80030d0 <__swsetup_r>
 800307a:	b118      	cbz	r0, 8003084 <__swbuf_r+0x32>
 800307c:	f04f 37ff 	mov.w	r7, #4294967295
 8003080:	4638      	mov	r0, r7
 8003082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003084:	6823      	ldr	r3, [r4, #0]
 8003086:	6922      	ldr	r2, [r4, #16]
 8003088:	1a98      	subs	r0, r3, r2
 800308a:	6963      	ldr	r3, [r4, #20]
 800308c:	b2f6      	uxtb	r6, r6
 800308e:	4283      	cmp	r3, r0
 8003090:	4637      	mov	r7, r6
 8003092:	dc05      	bgt.n	80030a0 <__swbuf_r+0x4e>
 8003094:	4621      	mov	r1, r4
 8003096:	4628      	mov	r0, r5
 8003098:	f000 fa68 	bl	800356c <_fflush_r>
 800309c:	2800      	cmp	r0, #0
 800309e:	d1ed      	bne.n	800307c <__swbuf_r+0x2a>
 80030a0:	68a3      	ldr	r3, [r4, #8]
 80030a2:	3b01      	subs	r3, #1
 80030a4:	60a3      	str	r3, [r4, #8]
 80030a6:	6823      	ldr	r3, [r4, #0]
 80030a8:	1c5a      	adds	r2, r3, #1
 80030aa:	6022      	str	r2, [r4, #0]
 80030ac:	701e      	strb	r6, [r3, #0]
 80030ae:	6962      	ldr	r2, [r4, #20]
 80030b0:	1c43      	adds	r3, r0, #1
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d004      	beq.n	80030c0 <__swbuf_r+0x6e>
 80030b6:	89a3      	ldrh	r3, [r4, #12]
 80030b8:	07db      	lsls	r3, r3, #31
 80030ba:	d5e1      	bpl.n	8003080 <__swbuf_r+0x2e>
 80030bc:	2e0a      	cmp	r6, #10
 80030be:	d1df      	bne.n	8003080 <__swbuf_r+0x2e>
 80030c0:	4621      	mov	r1, r4
 80030c2:	4628      	mov	r0, r5
 80030c4:	f000 fa52 	bl	800356c <_fflush_r>
 80030c8:	2800      	cmp	r0, #0
 80030ca:	d0d9      	beq.n	8003080 <__swbuf_r+0x2e>
 80030cc:	e7d6      	b.n	800307c <__swbuf_r+0x2a>
	...

080030d0 <__swsetup_r>:
 80030d0:	b538      	push	{r3, r4, r5, lr}
 80030d2:	4b29      	ldr	r3, [pc, #164]	@ (8003178 <__swsetup_r+0xa8>)
 80030d4:	4605      	mov	r5, r0
 80030d6:	6818      	ldr	r0, [r3, #0]
 80030d8:	460c      	mov	r4, r1
 80030da:	b118      	cbz	r0, 80030e4 <__swsetup_r+0x14>
 80030dc:	6a03      	ldr	r3, [r0, #32]
 80030de:	b90b      	cbnz	r3, 80030e4 <__swsetup_r+0x14>
 80030e0:	f7ff fee0 	bl	8002ea4 <__sinit>
 80030e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030e8:	0719      	lsls	r1, r3, #28
 80030ea:	d422      	bmi.n	8003132 <__swsetup_r+0x62>
 80030ec:	06da      	lsls	r2, r3, #27
 80030ee:	d407      	bmi.n	8003100 <__swsetup_r+0x30>
 80030f0:	2209      	movs	r2, #9
 80030f2:	602a      	str	r2, [r5, #0]
 80030f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030f8:	81a3      	strh	r3, [r4, #12]
 80030fa:	f04f 30ff 	mov.w	r0, #4294967295
 80030fe:	e033      	b.n	8003168 <__swsetup_r+0x98>
 8003100:	0758      	lsls	r0, r3, #29
 8003102:	d512      	bpl.n	800312a <__swsetup_r+0x5a>
 8003104:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003106:	b141      	cbz	r1, 800311a <__swsetup_r+0x4a>
 8003108:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800310c:	4299      	cmp	r1, r3
 800310e:	d002      	beq.n	8003116 <__swsetup_r+0x46>
 8003110:	4628      	mov	r0, r5
 8003112:	f000 f8af 	bl	8003274 <_free_r>
 8003116:	2300      	movs	r3, #0
 8003118:	6363      	str	r3, [r4, #52]	@ 0x34
 800311a:	89a3      	ldrh	r3, [r4, #12]
 800311c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003120:	81a3      	strh	r3, [r4, #12]
 8003122:	2300      	movs	r3, #0
 8003124:	6063      	str	r3, [r4, #4]
 8003126:	6923      	ldr	r3, [r4, #16]
 8003128:	6023      	str	r3, [r4, #0]
 800312a:	89a3      	ldrh	r3, [r4, #12]
 800312c:	f043 0308 	orr.w	r3, r3, #8
 8003130:	81a3      	strh	r3, [r4, #12]
 8003132:	6923      	ldr	r3, [r4, #16]
 8003134:	b94b      	cbnz	r3, 800314a <__swsetup_r+0x7a>
 8003136:	89a3      	ldrh	r3, [r4, #12]
 8003138:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800313c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003140:	d003      	beq.n	800314a <__swsetup_r+0x7a>
 8003142:	4621      	mov	r1, r4
 8003144:	4628      	mov	r0, r5
 8003146:	f000 fa5f 	bl	8003608 <__smakebuf_r>
 800314a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800314e:	f013 0201 	ands.w	r2, r3, #1
 8003152:	d00a      	beq.n	800316a <__swsetup_r+0x9a>
 8003154:	2200      	movs	r2, #0
 8003156:	60a2      	str	r2, [r4, #8]
 8003158:	6962      	ldr	r2, [r4, #20]
 800315a:	4252      	negs	r2, r2
 800315c:	61a2      	str	r2, [r4, #24]
 800315e:	6922      	ldr	r2, [r4, #16]
 8003160:	b942      	cbnz	r2, 8003174 <__swsetup_r+0xa4>
 8003162:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003166:	d1c5      	bne.n	80030f4 <__swsetup_r+0x24>
 8003168:	bd38      	pop	{r3, r4, r5, pc}
 800316a:	0799      	lsls	r1, r3, #30
 800316c:	bf58      	it	pl
 800316e:	6962      	ldrpl	r2, [r4, #20]
 8003170:	60a2      	str	r2, [r4, #8]
 8003172:	e7f4      	b.n	800315e <__swsetup_r+0x8e>
 8003174:	2000      	movs	r0, #0
 8003176:	e7f7      	b.n	8003168 <__swsetup_r+0x98>
 8003178:	20000018 	.word	0x20000018

0800317c <memset>:
 800317c:	4402      	add	r2, r0
 800317e:	4603      	mov	r3, r0
 8003180:	4293      	cmp	r3, r2
 8003182:	d100      	bne.n	8003186 <memset+0xa>
 8003184:	4770      	bx	lr
 8003186:	f803 1b01 	strb.w	r1, [r3], #1
 800318a:	e7f9      	b.n	8003180 <memset+0x4>

0800318c <_close_r>:
 800318c:	b538      	push	{r3, r4, r5, lr}
 800318e:	4d06      	ldr	r5, [pc, #24]	@ (80031a8 <_close_r+0x1c>)
 8003190:	2300      	movs	r3, #0
 8003192:	4604      	mov	r4, r0
 8003194:	4608      	mov	r0, r1
 8003196:	602b      	str	r3, [r5, #0]
 8003198:	f7fd fbc6 	bl	8000928 <_close>
 800319c:	1c43      	adds	r3, r0, #1
 800319e:	d102      	bne.n	80031a6 <_close_r+0x1a>
 80031a0:	682b      	ldr	r3, [r5, #0]
 80031a2:	b103      	cbz	r3, 80031a6 <_close_r+0x1a>
 80031a4:	6023      	str	r3, [r4, #0]
 80031a6:	bd38      	pop	{r3, r4, r5, pc}
 80031a8:	2000025c 	.word	0x2000025c

080031ac <_lseek_r>:
 80031ac:	b538      	push	{r3, r4, r5, lr}
 80031ae:	4d07      	ldr	r5, [pc, #28]	@ (80031cc <_lseek_r+0x20>)
 80031b0:	4604      	mov	r4, r0
 80031b2:	4608      	mov	r0, r1
 80031b4:	4611      	mov	r1, r2
 80031b6:	2200      	movs	r2, #0
 80031b8:	602a      	str	r2, [r5, #0]
 80031ba:	461a      	mov	r2, r3
 80031bc:	f7fd fbdb 	bl	8000976 <_lseek>
 80031c0:	1c43      	adds	r3, r0, #1
 80031c2:	d102      	bne.n	80031ca <_lseek_r+0x1e>
 80031c4:	682b      	ldr	r3, [r5, #0]
 80031c6:	b103      	cbz	r3, 80031ca <_lseek_r+0x1e>
 80031c8:	6023      	str	r3, [r4, #0]
 80031ca:	bd38      	pop	{r3, r4, r5, pc}
 80031cc:	2000025c 	.word	0x2000025c

080031d0 <_read_r>:
 80031d0:	b538      	push	{r3, r4, r5, lr}
 80031d2:	4d07      	ldr	r5, [pc, #28]	@ (80031f0 <_read_r+0x20>)
 80031d4:	4604      	mov	r4, r0
 80031d6:	4608      	mov	r0, r1
 80031d8:	4611      	mov	r1, r2
 80031da:	2200      	movs	r2, #0
 80031dc:	602a      	str	r2, [r5, #0]
 80031de:	461a      	mov	r2, r3
 80031e0:	f7fd fb85 	bl	80008ee <_read>
 80031e4:	1c43      	adds	r3, r0, #1
 80031e6:	d102      	bne.n	80031ee <_read_r+0x1e>
 80031e8:	682b      	ldr	r3, [r5, #0]
 80031ea:	b103      	cbz	r3, 80031ee <_read_r+0x1e>
 80031ec:	6023      	str	r3, [r4, #0]
 80031ee:	bd38      	pop	{r3, r4, r5, pc}
 80031f0:	2000025c 	.word	0x2000025c

080031f4 <_write_r>:
 80031f4:	b538      	push	{r3, r4, r5, lr}
 80031f6:	4d07      	ldr	r5, [pc, #28]	@ (8003214 <_write_r+0x20>)
 80031f8:	4604      	mov	r4, r0
 80031fa:	4608      	mov	r0, r1
 80031fc:	4611      	mov	r1, r2
 80031fe:	2200      	movs	r2, #0
 8003200:	602a      	str	r2, [r5, #0]
 8003202:	461a      	mov	r2, r3
 8003204:	f7fd f99e 	bl	8000544 <_write>
 8003208:	1c43      	adds	r3, r0, #1
 800320a:	d102      	bne.n	8003212 <_write_r+0x1e>
 800320c:	682b      	ldr	r3, [r5, #0]
 800320e:	b103      	cbz	r3, 8003212 <_write_r+0x1e>
 8003210:	6023      	str	r3, [r4, #0]
 8003212:	bd38      	pop	{r3, r4, r5, pc}
 8003214:	2000025c 	.word	0x2000025c

08003218 <__errno>:
 8003218:	4b01      	ldr	r3, [pc, #4]	@ (8003220 <__errno+0x8>)
 800321a:	6818      	ldr	r0, [r3, #0]
 800321c:	4770      	bx	lr
 800321e:	bf00      	nop
 8003220:	20000018 	.word	0x20000018

08003224 <__libc_init_array>:
 8003224:	b570      	push	{r4, r5, r6, lr}
 8003226:	4d0d      	ldr	r5, [pc, #52]	@ (800325c <__libc_init_array+0x38>)
 8003228:	4c0d      	ldr	r4, [pc, #52]	@ (8003260 <__libc_init_array+0x3c>)
 800322a:	1b64      	subs	r4, r4, r5
 800322c:	10a4      	asrs	r4, r4, #2
 800322e:	2600      	movs	r6, #0
 8003230:	42a6      	cmp	r6, r4
 8003232:	d109      	bne.n	8003248 <__libc_init_array+0x24>
 8003234:	4d0b      	ldr	r5, [pc, #44]	@ (8003264 <__libc_init_array+0x40>)
 8003236:	4c0c      	ldr	r4, [pc, #48]	@ (8003268 <__libc_init_array+0x44>)
 8003238:	f000 fa54 	bl	80036e4 <_init>
 800323c:	1b64      	subs	r4, r4, r5
 800323e:	10a4      	asrs	r4, r4, #2
 8003240:	2600      	movs	r6, #0
 8003242:	42a6      	cmp	r6, r4
 8003244:	d105      	bne.n	8003252 <__libc_init_array+0x2e>
 8003246:	bd70      	pop	{r4, r5, r6, pc}
 8003248:	f855 3b04 	ldr.w	r3, [r5], #4
 800324c:	4798      	blx	r3
 800324e:	3601      	adds	r6, #1
 8003250:	e7ee      	b.n	8003230 <__libc_init_array+0xc>
 8003252:	f855 3b04 	ldr.w	r3, [r5], #4
 8003256:	4798      	blx	r3
 8003258:	3601      	adds	r6, #1
 800325a:	e7f2      	b.n	8003242 <__libc_init_array+0x1e>
 800325c:	08003754 	.word	0x08003754
 8003260:	08003754 	.word	0x08003754
 8003264:	08003754 	.word	0x08003754
 8003268:	08003758 	.word	0x08003758

0800326c <__retarget_lock_init_recursive>:
 800326c:	4770      	bx	lr

0800326e <__retarget_lock_acquire_recursive>:
 800326e:	4770      	bx	lr

08003270 <__retarget_lock_release_recursive>:
 8003270:	4770      	bx	lr
	...

08003274 <_free_r>:
 8003274:	b538      	push	{r3, r4, r5, lr}
 8003276:	4605      	mov	r5, r0
 8003278:	2900      	cmp	r1, #0
 800327a:	d041      	beq.n	8003300 <_free_r+0x8c>
 800327c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003280:	1f0c      	subs	r4, r1, #4
 8003282:	2b00      	cmp	r3, #0
 8003284:	bfb8      	it	lt
 8003286:	18e4      	addlt	r4, r4, r3
 8003288:	f000 f8e0 	bl	800344c <__malloc_lock>
 800328c:	4a1d      	ldr	r2, [pc, #116]	@ (8003304 <_free_r+0x90>)
 800328e:	6813      	ldr	r3, [r2, #0]
 8003290:	b933      	cbnz	r3, 80032a0 <_free_r+0x2c>
 8003292:	6063      	str	r3, [r4, #4]
 8003294:	6014      	str	r4, [r2, #0]
 8003296:	4628      	mov	r0, r5
 8003298:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800329c:	f000 b8dc 	b.w	8003458 <__malloc_unlock>
 80032a0:	42a3      	cmp	r3, r4
 80032a2:	d908      	bls.n	80032b6 <_free_r+0x42>
 80032a4:	6820      	ldr	r0, [r4, #0]
 80032a6:	1821      	adds	r1, r4, r0
 80032a8:	428b      	cmp	r3, r1
 80032aa:	bf01      	itttt	eq
 80032ac:	6819      	ldreq	r1, [r3, #0]
 80032ae:	685b      	ldreq	r3, [r3, #4]
 80032b0:	1809      	addeq	r1, r1, r0
 80032b2:	6021      	streq	r1, [r4, #0]
 80032b4:	e7ed      	b.n	8003292 <_free_r+0x1e>
 80032b6:	461a      	mov	r2, r3
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	b10b      	cbz	r3, 80032c0 <_free_r+0x4c>
 80032bc:	42a3      	cmp	r3, r4
 80032be:	d9fa      	bls.n	80032b6 <_free_r+0x42>
 80032c0:	6811      	ldr	r1, [r2, #0]
 80032c2:	1850      	adds	r0, r2, r1
 80032c4:	42a0      	cmp	r0, r4
 80032c6:	d10b      	bne.n	80032e0 <_free_r+0x6c>
 80032c8:	6820      	ldr	r0, [r4, #0]
 80032ca:	4401      	add	r1, r0
 80032cc:	1850      	adds	r0, r2, r1
 80032ce:	4283      	cmp	r3, r0
 80032d0:	6011      	str	r1, [r2, #0]
 80032d2:	d1e0      	bne.n	8003296 <_free_r+0x22>
 80032d4:	6818      	ldr	r0, [r3, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	6053      	str	r3, [r2, #4]
 80032da:	4408      	add	r0, r1
 80032dc:	6010      	str	r0, [r2, #0]
 80032de:	e7da      	b.n	8003296 <_free_r+0x22>
 80032e0:	d902      	bls.n	80032e8 <_free_r+0x74>
 80032e2:	230c      	movs	r3, #12
 80032e4:	602b      	str	r3, [r5, #0]
 80032e6:	e7d6      	b.n	8003296 <_free_r+0x22>
 80032e8:	6820      	ldr	r0, [r4, #0]
 80032ea:	1821      	adds	r1, r4, r0
 80032ec:	428b      	cmp	r3, r1
 80032ee:	bf04      	itt	eq
 80032f0:	6819      	ldreq	r1, [r3, #0]
 80032f2:	685b      	ldreq	r3, [r3, #4]
 80032f4:	6063      	str	r3, [r4, #4]
 80032f6:	bf04      	itt	eq
 80032f8:	1809      	addeq	r1, r1, r0
 80032fa:	6021      	streq	r1, [r4, #0]
 80032fc:	6054      	str	r4, [r2, #4]
 80032fe:	e7ca      	b.n	8003296 <_free_r+0x22>
 8003300:	bd38      	pop	{r3, r4, r5, pc}
 8003302:	bf00      	nop
 8003304:	20000268 	.word	0x20000268

08003308 <sbrk_aligned>:
 8003308:	b570      	push	{r4, r5, r6, lr}
 800330a:	4e0f      	ldr	r6, [pc, #60]	@ (8003348 <sbrk_aligned+0x40>)
 800330c:	460c      	mov	r4, r1
 800330e:	6831      	ldr	r1, [r6, #0]
 8003310:	4605      	mov	r5, r0
 8003312:	b911      	cbnz	r1, 800331a <sbrk_aligned+0x12>
 8003314:	f000 f9d6 	bl	80036c4 <_sbrk_r>
 8003318:	6030      	str	r0, [r6, #0]
 800331a:	4621      	mov	r1, r4
 800331c:	4628      	mov	r0, r5
 800331e:	f000 f9d1 	bl	80036c4 <_sbrk_r>
 8003322:	1c43      	adds	r3, r0, #1
 8003324:	d103      	bne.n	800332e <sbrk_aligned+0x26>
 8003326:	f04f 34ff 	mov.w	r4, #4294967295
 800332a:	4620      	mov	r0, r4
 800332c:	bd70      	pop	{r4, r5, r6, pc}
 800332e:	1cc4      	adds	r4, r0, #3
 8003330:	f024 0403 	bic.w	r4, r4, #3
 8003334:	42a0      	cmp	r0, r4
 8003336:	d0f8      	beq.n	800332a <sbrk_aligned+0x22>
 8003338:	1a21      	subs	r1, r4, r0
 800333a:	4628      	mov	r0, r5
 800333c:	f000 f9c2 	bl	80036c4 <_sbrk_r>
 8003340:	3001      	adds	r0, #1
 8003342:	d1f2      	bne.n	800332a <sbrk_aligned+0x22>
 8003344:	e7ef      	b.n	8003326 <sbrk_aligned+0x1e>
 8003346:	bf00      	nop
 8003348:	20000264 	.word	0x20000264

0800334c <_malloc_r>:
 800334c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003350:	1ccd      	adds	r5, r1, #3
 8003352:	f025 0503 	bic.w	r5, r5, #3
 8003356:	3508      	adds	r5, #8
 8003358:	2d0c      	cmp	r5, #12
 800335a:	bf38      	it	cc
 800335c:	250c      	movcc	r5, #12
 800335e:	2d00      	cmp	r5, #0
 8003360:	4606      	mov	r6, r0
 8003362:	db01      	blt.n	8003368 <_malloc_r+0x1c>
 8003364:	42a9      	cmp	r1, r5
 8003366:	d904      	bls.n	8003372 <_malloc_r+0x26>
 8003368:	230c      	movs	r3, #12
 800336a:	6033      	str	r3, [r6, #0]
 800336c:	2000      	movs	r0, #0
 800336e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003372:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003448 <_malloc_r+0xfc>
 8003376:	f000 f869 	bl	800344c <__malloc_lock>
 800337a:	f8d8 3000 	ldr.w	r3, [r8]
 800337e:	461c      	mov	r4, r3
 8003380:	bb44      	cbnz	r4, 80033d4 <_malloc_r+0x88>
 8003382:	4629      	mov	r1, r5
 8003384:	4630      	mov	r0, r6
 8003386:	f7ff ffbf 	bl	8003308 <sbrk_aligned>
 800338a:	1c43      	adds	r3, r0, #1
 800338c:	4604      	mov	r4, r0
 800338e:	d158      	bne.n	8003442 <_malloc_r+0xf6>
 8003390:	f8d8 4000 	ldr.w	r4, [r8]
 8003394:	4627      	mov	r7, r4
 8003396:	2f00      	cmp	r7, #0
 8003398:	d143      	bne.n	8003422 <_malloc_r+0xd6>
 800339a:	2c00      	cmp	r4, #0
 800339c:	d04b      	beq.n	8003436 <_malloc_r+0xea>
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	4639      	mov	r1, r7
 80033a2:	4630      	mov	r0, r6
 80033a4:	eb04 0903 	add.w	r9, r4, r3
 80033a8:	f000 f98c 	bl	80036c4 <_sbrk_r>
 80033ac:	4581      	cmp	r9, r0
 80033ae:	d142      	bne.n	8003436 <_malloc_r+0xea>
 80033b0:	6821      	ldr	r1, [r4, #0]
 80033b2:	1a6d      	subs	r5, r5, r1
 80033b4:	4629      	mov	r1, r5
 80033b6:	4630      	mov	r0, r6
 80033b8:	f7ff ffa6 	bl	8003308 <sbrk_aligned>
 80033bc:	3001      	adds	r0, #1
 80033be:	d03a      	beq.n	8003436 <_malloc_r+0xea>
 80033c0:	6823      	ldr	r3, [r4, #0]
 80033c2:	442b      	add	r3, r5
 80033c4:	6023      	str	r3, [r4, #0]
 80033c6:	f8d8 3000 	ldr.w	r3, [r8]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	bb62      	cbnz	r2, 8003428 <_malloc_r+0xdc>
 80033ce:	f8c8 7000 	str.w	r7, [r8]
 80033d2:	e00f      	b.n	80033f4 <_malloc_r+0xa8>
 80033d4:	6822      	ldr	r2, [r4, #0]
 80033d6:	1b52      	subs	r2, r2, r5
 80033d8:	d420      	bmi.n	800341c <_malloc_r+0xd0>
 80033da:	2a0b      	cmp	r2, #11
 80033dc:	d917      	bls.n	800340e <_malloc_r+0xc2>
 80033de:	1961      	adds	r1, r4, r5
 80033e0:	42a3      	cmp	r3, r4
 80033e2:	6025      	str	r5, [r4, #0]
 80033e4:	bf18      	it	ne
 80033e6:	6059      	strne	r1, [r3, #4]
 80033e8:	6863      	ldr	r3, [r4, #4]
 80033ea:	bf08      	it	eq
 80033ec:	f8c8 1000 	streq.w	r1, [r8]
 80033f0:	5162      	str	r2, [r4, r5]
 80033f2:	604b      	str	r3, [r1, #4]
 80033f4:	4630      	mov	r0, r6
 80033f6:	f000 f82f 	bl	8003458 <__malloc_unlock>
 80033fa:	f104 000b 	add.w	r0, r4, #11
 80033fe:	1d23      	adds	r3, r4, #4
 8003400:	f020 0007 	bic.w	r0, r0, #7
 8003404:	1ac2      	subs	r2, r0, r3
 8003406:	bf1c      	itt	ne
 8003408:	1a1b      	subne	r3, r3, r0
 800340a:	50a3      	strne	r3, [r4, r2]
 800340c:	e7af      	b.n	800336e <_malloc_r+0x22>
 800340e:	6862      	ldr	r2, [r4, #4]
 8003410:	42a3      	cmp	r3, r4
 8003412:	bf0c      	ite	eq
 8003414:	f8c8 2000 	streq.w	r2, [r8]
 8003418:	605a      	strne	r2, [r3, #4]
 800341a:	e7eb      	b.n	80033f4 <_malloc_r+0xa8>
 800341c:	4623      	mov	r3, r4
 800341e:	6864      	ldr	r4, [r4, #4]
 8003420:	e7ae      	b.n	8003380 <_malloc_r+0x34>
 8003422:	463c      	mov	r4, r7
 8003424:	687f      	ldr	r7, [r7, #4]
 8003426:	e7b6      	b.n	8003396 <_malloc_r+0x4a>
 8003428:	461a      	mov	r2, r3
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	42a3      	cmp	r3, r4
 800342e:	d1fb      	bne.n	8003428 <_malloc_r+0xdc>
 8003430:	2300      	movs	r3, #0
 8003432:	6053      	str	r3, [r2, #4]
 8003434:	e7de      	b.n	80033f4 <_malloc_r+0xa8>
 8003436:	230c      	movs	r3, #12
 8003438:	6033      	str	r3, [r6, #0]
 800343a:	4630      	mov	r0, r6
 800343c:	f000 f80c 	bl	8003458 <__malloc_unlock>
 8003440:	e794      	b.n	800336c <_malloc_r+0x20>
 8003442:	6005      	str	r5, [r0, #0]
 8003444:	e7d6      	b.n	80033f4 <_malloc_r+0xa8>
 8003446:	bf00      	nop
 8003448:	20000268 	.word	0x20000268

0800344c <__malloc_lock>:
 800344c:	4801      	ldr	r0, [pc, #4]	@ (8003454 <__malloc_lock+0x8>)
 800344e:	f7ff bf0e 	b.w	800326e <__retarget_lock_acquire_recursive>
 8003452:	bf00      	nop
 8003454:	20000260 	.word	0x20000260

08003458 <__malloc_unlock>:
 8003458:	4801      	ldr	r0, [pc, #4]	@ (8003460 <__malloc_unlock+0x8>)
 800345a:	f7ff bf09 	b.w	8003270 <__retarget_lock_release_recursive>
 800345e:	bf00      	nop
 8003460:	20000260 	.word	0x20000260

08003464 <__sflush_r>:
 8003464:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800346c:	0716      	lsls	r6, r2, #28
 800346e:	4605      	mov	r5, r0
 8003470:	460c      	mov	r4, r1
 8003472:	d454      	bmi.n	800351e <__sflush_r+0xba>
 8003474:	684b      	ldr	r3, [r1, #4]
 8003476:	2b00      	cmp	r3, #0
 8003478:	dc02      	bgt.n	8003480 <__sflush_r+0x1c>
 800347a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800347c:	2b00      	cmp	r3, #0
 800347e:	dd48      	ble.n	8003512 <__sflush_r+0xae>
 8003480:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003482:	2e00      	cmp	r6, #0
 8003484:	d045      	beq.n	8003512 <__sflush_r+0xae>
 8003486:	2300      	movs	r3, #0
 8003488:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800348c:	682f      	ldr	r7, [r5, #0]
 800348e:	6a21      	ldr	r1, [r4, #32]
 8003490:	602b      	str	r3, [r5, #0]
 8003492:	d030      	beq.n	80034f6 <__sflush_r+0x92>
 8003494:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003496:	89a3      	ldrh	r3, [r4, #12]
 8003498:	0759      	lsls	r1, r3, #29
 800349a:	d505      	bpl.n	80034a8 <__sflush_r+0x44>
 800349c:	6863      	ldr	r3, [r4, #4]
 800349e:	1ad2      	subs	r2, r2, r3
 80034a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80034a2:	b10b      	cbz	r3, 80034a8 <__sflush_r+0x44>
 80034a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80034a6:	1ad2      	subs	r2, r2, r3
 80034a8:	2300      	movs	r3, #0
 80034aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80034ac:	6a21      	ldr	r1, [r4, #32]
 80034ae:	4628      	mov	r0, r5
 80034b0:	47b0      	blx	r6
 80034b2:	1c43      	adds	r3, r0, #1
 80034b4:	89a3      	ldrh	r3, [r4, #12]
 80034b6:	d106      	bne.n	80034c6 <__sflush_r+0x62>
 80034b8:	6829      	ldr	r1, [r5, #0]
 80034ba:	291d      	cmp	r1, #29
 80034bc:	d82b      	bhi.n	8003516 <__sflush_r+0xb2>
 80034be:	4a2a      	ldr	r2, [pc, #168]	@ (8003568 <__sflush_r+0x104>)
 80034c0:	40ca      	lsrs	r2, r1
 80034c2:	07d6      	lsls	r6, r2, #31
 80034c4:	d527      	bpl.n	8003516 <__sflush_r+0xb2>
 80034c6:	2200      	movs	r2, #0
 80034c8:	6062      	str	r2, [r4, #4]
 80034ca:	04d9      	lsls	r1, r3, #19
 80034cc:	6922      	ldr	r2, [r4, #16]
 80034ce:	6022      	str	r2, [r4, #0]
 80034d0:	d504      	bpl.n	80034dc <__sflush_r+0x78>
 80034d2:	1c42      	adds	r2, r0, #1
 80034d4:	d101      	bne.n	80034da <__sflush_r+0x76>
 80034d6:	682b      	ldr	r3, [r5, #0]
 80034d8:	b903      	cbnz	r3, 80034dc <__sflush_r+0x78>
 80034da:	6560      	str	r0, [r4, #84]	@ 0x54
 80034dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80034de:	602f      	str	r7, [r5, #0]
 80034e0:	b1b9      	cbz	r1, 8003512 <__sflush_r+0xae>
 80034e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80034e6:	4299      	cmp	r1, r3
 80034e8:	d002      	beq.n	80034f0 <__sflush_r+0x8c>
 80034ea:	4628      	mov	r0, r5
 80034ec:	f7ff fec2 	bl	8003274 <_free_r>
 80034f0:	2300      	movs	r3, #0
 80034f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80034f4:	e00d      	b.n	8003512 <__sflush_r+0xae>
 80034f6:	2301      	movs	r3, #1
 80034f8:	4628      	mov	r0, r5
 80034fa:	47b0      	blx	r6
 80034fc:	4602      	mov	r2, r0
 80034fe:	1c50      	adds	r0, r2, #1
 8003500:	d1c9      	bne.n	8003496 <__sflush_r+0x32>
 8003502:	682b      	ldr	r3, [r5, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d0c6      	beq.n	8003496 <__sflush_r+0x32>
 8003508:	2b1d      	cmp	r3, #29
 800350a:	d001      	beq.n	8003510 <__sflush_r+0xac>
 800350c:	2b16      	cmp	r3, #22
 800350e:	d11e      	bne.n	800354e <__sflush_r+0xea>
 8003510:	602f      	str	r7, [r5, #0]
 8003512:	2000      	movs	r0, #0
 8003514:	e022      	b.n	800355c <__sflush_r+0xf8>
 8003516:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800351a:	b21b      	sxth	r3, r3
 800351c:	e01b      	b.n	8003556 <__sflush_r+0xf2>
 800351e:	690f      	ldr	r7, [r1, #16]
 8003520:	2f00      	cmp	r7, #0
 8003522:	d0f6      	beq.n	8003512 <__sflush_r+0xae>
 8003524:	0793      	lsls	r3, r2, #30
 8003526:	680e      	ldr	r6, [r1, #0]
 8003528:	bf08      	it	eq
 800352a:	694b      	ldreq	r3, [r1, #20]
 800352c:	600f      	str	r7, [r1, #0]
 800352e:	bf18      	it	ne
 8003530:	2300      	movne	r3, #0
 8003532:	eba6 0807 	sub.w	r8, r6, r7
 8003536:	608b      	str	r3, [r1, #8]
 8003538:	f1b8 0f00 	cmp.w	r8, #0
 800353c:	dde9      	ble.n	8003512 <__sflush_r+0xae>
 800353e:	6a21      	ldr	r1, [r4, #32]
 8003540:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003542:	4643      	mov	r3, r8
 8003544:	463a      	mov	r2, r7
 8003546:	4628      	mov	r0, r5
 8003548:	47b0      	blx	r6
 800354a:	2800      	cmp	r0, #0
 800354c:	dc08      	bgt.n	8003560 <__sflush_r+0xfc>
 800354e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003556:	81a3      	strh	r3, [r4, #12]
 8003558:	f04f 30ff 	mov.w	r0, #4294967295
 800355c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003560:	4407      	add	r7, r0
 8003562:	eba8 0800 	sub.w	r8, r8, r0
 8003566:	e7e7      	b.n	8003538 <__sflush_r+0xd4>
 8003568:	20400001 	.word	0x20400001

0800356c <_fflush_r>:
 800356c:	b538      	push	{r3, r4, r5, lr}
 800356e:	690b      	ldr	r3, [r1, #16]
 8003570:	4605      	mov	r5, r0
 8003572:	460c      	mov	r4, r1
 8003574:	b913      	cbnz	r3, 800357c <_fflush_r+0x10>
 8003576:	2500      	movs	r5, #0
 8003578:	4628      	mov	r0, r5
 800357a:	bd38      	pop	{r3, r4, r5, pc}
 800357c:	b118      	cbz	r0, 8003586 <_fflush_r+0x1a>
 800357e:	6a03      	ldr	r3, [r0, #32]
 8003580:	b90b      	cbnz	r3, 8003586 <_fflush_r+0x1a>
 8003582:	f7ff fc8f 	bl	8002ea4 <__sinit>
 8003586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d0f3      	beq.n	8003576 <_fflush_r+0xa>
 800358e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003590:	07d0      	lsls	r0, r2, #31
 8003592:	d404      	bmi.n	800359e <_fflush_r+0x32>
 8003594:	0599      	lsls	r1, r3, #22
 8003596:	d402      	bmi.n	800359e <_fflush_r+0x32>
 8003598:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800359a:	f7ff fe68 	bl	800326e <__retarget_lock_acquire_recursive>
 800359e:	4628      	mov	r0, r5
 80035a0:	4621      	mov	r1, r4
 80035a2:	f7ff ff5f 	bl	8003464 <__sflush_r>
 80035a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80035a8:	07da      	lsls	r2, r3, #31
 80035aa:	4605      	mov	r5, r0
 80035ac:	d4e4      	bmi.n	8003578 <_fflush_r+0xc>
 80035ae:	89a3      	ldrh	r3, [r4, #12]
 80035b0:	059b      	lsls	r3, r3, #22
 80035b2:	d4e1      	bmi.n	8003578 <_fflush_r+0xc>
 80035b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035b6:	f7ff fe5b 	bl	8003270 <__retarget_lock_release_recursive>
 80035ba:	e7dd      	b.n	8003578 <_fflush_r+0xc>

080035bc <__swhatbuf_r>:
 80035bc:	b570      	push	{r4, r5, r6, lr}
 80035be:	460c      	mov	r4, r1
 80035c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035c4:	2900      	cmp	r1, #0
 80035c6:	b096      	sub	sp, #88	@ 0x58
 80035c8:	4615      	mov	r5, r2
 80035ca:	461e      	mov	r6, r3
 80035cc:	da0d      	bge.n	80035ea <__swhatbuf_r+0x2e>
 80035ce:	89a3      	ldrh	r3, [r4, #12]
 80035d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80035d4:	f04f 0100 	mov.w	r1, #0
 80035d8:	bf14      	ite	ne
 80035da:	2340      	movne	r3, #64	@ 0x40
 80035dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80035e0:	2000      	movs	r0, #0
 80035e2:	6031      	str	r1, [r6, #0]
 80035e4:	602b      	str	r3, [r5, #0]
 80035e6:	b016      	add	sp, #88	@ 0x58
 80035e8:	bd70      	pop	{r4, r5, r6, pc}
 80035ea:	466a      	mov	r2, sp
 80035ec:	f000 f848 	bl	8003680 <_fstat_r>
 80035f0:	2800      	cmp	r0, #0
 80035f2:	dbec      	blt.n	80035ce <__swhatbuf_r+0x12>
 80035f4:	9901      	ldr	r1, [sp, #4]
 80035f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80035fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80035fe:	4259      	negs	r1, r3
 8003600:	4159      	adcs	r1, r3
 8003602:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003606:	e7eb      	b.n	80035e0 <__swhatbuf_r+0x24>

08003608 <__smakebuf_r>:
 8003608:	898b      	ldrh	r3, [r1, #12]
 800360a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800360c:	079d      	lsls	r5, r3, #30
 800360e:	4606      	mov	r6, r0
 8003610:	460c      	mov	r4, r1
 8003612:	d507      	bpl.n	8003624 <__smakebuf_r+0x1c>
 8003614:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003618:	6023      	str	r3, [r4, #0]
 800361a:	6123      	str	r3, [r4, #16]
 800361c:	2301      	movs	r3, #1
 800361e:	6163      	str	r3, [r4, #20]
 8003620:	b003      	add	sp, #12
 8003622:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003624:	ab01      	add	r3, sp, #4
 8003626:	466a      	mov	r2, sp
 8003628:	f7ff ffc8 	bl	80035bc <__swhatbuf_r>
 800362c:	9f00      	ldr	r7, [sp, #0]
 800362e:	4605      	mov	r5, r0
 8003630:	4639      	mov	r1, r7
 8003632:	4630      	mov	r0, r6
 8003634:	f7ff fe8a 	bl	800334c <_malloc_r>
 8003638:	b948      	cbnz	r0, 800364e <__smakebuf_r+0x46>
 800363a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800363e:	059a      	lsls	r2, r3, #22
 8003640:	d4ee      	bmi.n	8003620 <__smakebuf_r+0x18>
 8003642:	f023 0303 	bic.w	r3, r3, #3
 8003646:	f043 0302 	orr.w	r3, r3, #2
 800364a:	81a3      	strh	r3, [r4, #12]
 800364c:	e7e2      	b.n	8003614 <__smakebuf_r+0xc>
 800364e:	89a3      	ldrh	r3, [r4, #12]
 8003650:	6020      	str	r0, [r4, #0]
 8003652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003656:	81a3      	strh	r3, [r4, #12]
 8003658:	9b01      	ldr	r3, [sp, #4]
 800365a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800365e:	b15b      	cbz	r3, 8003678 <__smakebuf_r+0x70>
 8003660:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003664:	4630      	mov	r0, r6
 8003666:	f000 f81d 	bl	80036a4 <_isatty_r>
 800366a:	b128      	cbz	r0, 8003678 <__smakebuf_r+0x70>
 800366c:	89a3      	ldrh	r3, [r4, #12]
 800366e:	f023 0303 	bic.w	r3, r3, #3
 8003672:	f043 0301 	orr.w	r3, r3, #1
 8003676:	81a3      	strh	r3, [r4, #12]
 8003678:	89a3      	ldrh	r3, [r4, #12]
 800367a:	431d      	orrs	r5, r3
 800367c:	81a5      	strh	r5, [r4, #12]
 800367e:	e7cf      	b.n	8003620 <__smakebuf_r+0x18>

08003680 <_fstat_r>:
 8003680:	b538      	push	{r3, r4, r5, lr}
 8003682:	4d07      	ldr	r5, [pc, #28]	@ (80036a0 <_fstat_r+0x20>)
 8003684:	2300      	movs	r3, #0
 8003686:	4604      	mov	r4, r0
 8003688:	4608      	mov	r0, r1
 800368a:	4611      	mov	r1, r2
 800368c:	602b      	str	r3, [r5, #0]
 800368e:	f7fd f957 	bl	8000940 <_fstat>
 8003692:	1c43      	adds	r3, r0, #1
 8003694:	d102      	bne.n	800369c <_fstat_r+0x1c>
 8003696:	682b      	ldr	r3, [r5, #0]
 8003698:	b103      	cbz	r3, 800369c <_fstat_r+0x1c>
 800369a:	6023      	str	r3, [r4, #0]
 800369c:	bd38      	pop	{r3, r4, r5, pc}
 800369e:	bf00      	nop
 80036a0:	2000025c 	.word	0x2000025c

080036a4 <_isatty_r>:
 80036a4:	b538      	push	{r3, r4, r5, lr}
 80036a6:	4d06      	ldr	r5, [pc, #24]	@ (80036c0 <_isatty_r+0x1c>)
 80036a8:	2300      	movs	r3, #0
 80036aa:	4604      	mov	r4, r0
 80036ac:	4608      	mov	r0, r1
 80036ae:	602b      	str	r3, [r5, #0]
 80036b0:	f7fd f956 	bl	8000960 <_isatty>
 80036b4:	1c43      	adds	r3, r0, #1
 80036b6:	d102      	bne.n	80036be <_isatty_r+0x1a>
 80036b8:	682b      	ldr	r3, [r5, #0]
 80036ba:	b103      	cbz	r3, 80036be <_isatty_r+0x1a>
 80036bc:	6023      	str	r3, [r4, #0]
 80036be:	bd38      	pop	{r3, r4, r5, pc}
 80036c0:	2000025c 	.word	0x2000025c

080036c4 <_sbrk_r>:
 80036c4:	b538      	push	{r3, r4, r5, lr}
 80036c6:	4d06      	ldr	r5, [pc, #24]	@ (80036e0 <_sbrk_r+0x1c>)
 80036c8:	2300      	movs	r3, #0
 80036ca:	4604      	mov	r4, r0
 80036cc:	4608      	mov	r0, r1
 80036ce:	602b      	str	r3, [r5, #0]
 80036d0:	f7fd f95e 	bl	8000990 <_sbrk>
 80036d4:	1c43      	adds	r3, r0, #1
 80036d6:	d102      	bne.n	80036de <_sbrk_r+0x1a>
 80036d8:	682b      	ldr	r3, [r5, #0]
 80036da:	b103      	cbz	r3, 80036de <_sbrk_r+0x1a>
 80036dc:	6023      	str	r3, [r4, #0]
 80036de:	bd38      	pop	{r3, r4, r5, pc}
 80036e0:	2000025c 	.word	0x2000025c

080036e4 <_init>:
 80036e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036e6:	bf00      	nop
 80036e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036ea:	bc08      	pop	{r3}
 80036ec:	469e      	mov	lr, r3
 80036ee:	4770      	bx	lr

080036f0 <_fini>:
 80036f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036f2:	bf00      	nop
 80036f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036f6:	bc08      	pop	{r3}
 80036f8:	469e      	mov	lr, r3
 80036fa:	4770      	bx	lr
