
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kmod_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402020 <.init>:
  402020:	stp	x29, x30, [sp, #-16]!
  402024:	mov	x29, sp
  402028:	bl	402914 <ferror@plt+0x244>
  40202c:	ldp	x29, x30, [sp], #16
  402030:	ret

Disassembly of section .plt:

0000000000402040 <memcpy@plt-0x20>:
  402040:	stp	x16, x30, [sp, #-16]!
  402044:	adrp	x16, 42c000 <ferror@plt+0x29930>
  402048:	ldr	x17, [x16, #4088]
  40204c:	add	x16, x16, #0xff8
  402050:	br	x17
  402054:	nop
  402058:	nop
  40205c:	nop

0000000000402060 <memcpy@plt>:
  402060:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402064:	ldr	x17, [x16]
  402068:	add	x16, x16, #0x0
  40206c:	br	x17

0000000000402070 <memmove@plt>:
  402070:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402074:	ldr	x17, [x16, #8]
  402078:	add	x16, x16, #0x8
  40207c:	br	x17

0000000000402080 <gzclose@plt>:
  402080:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402084:	ldr	x17, [x16, #16]
  402088:	add	x16, x16, #0x10
  40208c:	br	x17

0000000000402090 <strtok@plt>:
  402090:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402094:	ldr	x17, [x16, #24]
  402098:	add	x16, x16, #0x18
  40209c:	br	x17

00000000004020a0 <strlen@plt>:
  4020a0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4020a4:	ldr	x17, [x16, #32]
  4020a8:	add	x16, x16, #0x20
  4020ac:	br	x17

00000000004020b0 <fputs@plt>:
  4020b0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4020b4:	ldr	x17, [x16, #40]
  4020b8:	add	x16, x16, #0x28
  4020bc:	br	x17

00000000004020c0 <syslog@plt>:
  4020c0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4020c4:	ldr	x17, [x16, #48]
  4020c8:	add	x16, x16, #0x30
  4020cc:	br	x17

00000000004020d0 <exit@plt>:
  4020d0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4020d4:	ldr	x17, [x16, #56]
  4020d8:	add	x16, x16, #0x38
  4020dc:	br	x17

00000000004020e0 <lzma_code@plt>:
  4020e0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4020e4:	ldr	x17, [x16, #64]
  4020e8:	add	x16, x16, #0x40
  4020ec:	br	x17

00000000004020f0 <strnlen@plt>:
  4020f0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4020f4:	ldr	x17, [x16, #72]
  4020f8:	add	x16, x16, #0x48
  4020fc:	br	x17

0000000000402100 <secure_getenv@plt>:
  402100:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402104:	ldr	x17, [x16, #80]
  402108:	add	x16, x16, #0x50
  40210c:	br	x17

0000000000402110 <setenv@plt>:
  402110:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402114:	ldr	x17, [x16, #88]
  402118:	add	x16, x16, #0x58
  40211c:	br	x17

0000000000402120 <ftell@plt>:
  402120:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402124:	ldr	x17, [x16, #96]
  402128:	add	x16, x16, #0x60
  40212c:	br	x17

0000000000402130 <sprintf@plt>:
  402130:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402134:	ldr	x17, [x16, #104]
  402138:	add	x16, x16, #0x68
  40213c:	br	x17

0000000000402140 <putc@plt>:
  402140:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402144:	ldr	x17, [x16, #112]
  402148:	add	x16, x16, #0x70
  40214c:	br	x17

0000000000402150 <opendir@plt>:
  402150:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402154:	ldr	x17, [x16, #120]
  402158:	add	x16, x16, #0x78
  40215c:	br	x17

0000000000402160 <closelog@plt>:
  402160:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402164:	ldr	x17, [x16, #128]
  402168:	add	x16, x16, #0x80
  40216c:	br	x17

0000000000402170 <unlinkat@plt>:
  402170:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402174:	ldr	x17, [x16, #136]
  402178:	add	x16, x16, #0x88
  40217c:	br	x17

0000000000402180 <fputc@plt>:
  402180:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402184:	ldr	x17, [x16, #144]
  402188:	add	x16, x16, #0x90
  40218c:	br	x17

0000000000402190 <qsort@plt>:
  402190:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402194:	ldr	x17, [x16, #152]
  402198:	add	x16, x16, #0x98
  40219c:	br	x17

00000000004021a0 <asprintf@plt>:
  4021a0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4021a4:	ldr	x17, [x16, #160]
  4021a8:	add	x16, x16, #0xa0
  4021ac:	br	x17

00000000004021b0 <gzdopen@plt>:
  4021b0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4021b4:	ldr	x17, [x16, #168]
  4021b8:	add	x16, x16, #0xa8
  4021bc:	br	x17

00000000004021c0 <lseek@plt>:
  4021c0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4021c4:	ldr	x17, [x16, #176]
  4021c8:	add	x16, x16, #0xb0
  4021cc:	br	x17

00000000004021d0 <snprintf@plt>:
  4021d0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4021d4:	ldr	x17, [x16, #184]
  4021d8:	add	x16, x16, #0xb8
  4021dc:	br	x17

00000000004021e0 <fclose@plt>:
  4021e0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4021e4:	ldr	x17, [x16, #192]
  4021e8:	add	x16, x16, #0xc0
  4021ec:	br	x17

00000000004021f0 <getpid@plt>:
  4021f0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4021f4:	ldr	x17, [x16, #200]
  4021f8:	add	x16, x16, #0xc8
  4021fc:	br	x17

0000000000402200 <strtok_r@plt>:
  402200:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402204:	ldr	x17, [x16, #208]
  402208:	add	x16, x16, #0xd0
  40220c:	br	x17

0000000000402210 <fopen@plt>:
  402210:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402214:	ldr	x17, [x16, #216]
  402218:	add	x16, x16, #0xd8
  40221c:	br	x17

0000000000402220 <malloc@plt>:
  402220:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402224:	ldr	x17, [x16, #224]
  402228:	add	x16, x16, #0xe0
  40222c:	br	x17

0000000000402230 <open@plt>:
  402230:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402234:	ldr	x17, [x16, #232]
  402238:	add	x16, x16, #0xe8
  40223c:	br	x17

0000000000402240 <strncmp@plt>:
  402240:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402244:	ldr	x17, [x16, #240]
  402248:	add	x16, x16, #0xf0
  40224c:	br	x17

0000000000402250 <__libc_start_main@plt>:
  402250:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402254:	ldr	x17, [x16, #248]
  402258:	add	x16, x16, #0xf8
  40225c:	br	x17

0000000000402260 <memset@plt>:
  402260:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402264:	ldr	x17, [x16, #256]
  402268:	add	x16, x16, #0x100
  40226c:	br	x17

0000000000402270 <fdopen@plt>:
  402270:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402274:	ldr	x17, [x16, #264]
  402278:	add	x16, x16, #0x108
  40227c:	br	x17

0000000000402280 <gettimeofday@plt>:
  402280:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402284:	ldr	x17, [x16, #272]
  402288:	add	x16, x16, #0x110
  40228c:	br	x17

0000000000402290 <calloc@plt>:
  402290:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402294:	ldr	x17, [x16, #280]
  402298:	add	x16, x16, #0x118
  40229c:	br	x17

00000000004022a0 <bsearch@plt>:
  4022a0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4022a4:	ldr	x17, [x16, #288]
  4022a8:	add	x16, x16, #0x120
  4022ac:	br	x17

00000000004022b0 <readdir@plt>:
  4022b0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4022b4:	ldr	x17, [x16, #296]
  4022b8:	add	x16, x16, #0x128
  4022bc:	br	x17

00000000004022c0 <realloc@plt>:
  4022c0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4022c4:	ldr	x17, [x16, #304]
  4022c8:	add	x16, x16, #0x130
  4022cc:	br	x17

00000000004022d0 <system@plt>:
  4022d0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4022d4:	ldr	x17, [x16, #312]
  4022d8:	add	x16, x16, #0x138
  4022dc:	br	x17

00000000004022e0 <strdup@plt>:
  4022e0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4022e4:	ldr	x17, [x16, #320]
  4022e8:	add	x16, x16, #0x140
  4022ec:	br	x17

00000000004022f0 <closedir@plt>:
  4022f0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4022f4:	ldr	x17, [x16, #328]
  4022f8:	add	x16, x16, #0x148
  4022fc:	br	x17

0000000000402300 <getc_unlocked@plt>:
  402300:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402304:	ldr	x17, [x16, #336]
  402308:	add	x16, x16, #0x150
  40230c:	br	x17

0000000000402310 <strerror@plt>:
  402310:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402314:	ldr	x17, [x16, #344]
  402318:	add	x16, x16, #0x158
  40231c:	br	x17

0000000000402320 <close@plt>:
  402320:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402324:	ldr	x17, [x16, #352]
  402328:	add	x16, x16, #0x160
  40232c:	br	x17

0000000000402330 <gzread@plt>:
  402330:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402334:	ldr	x17, [x16, #360]
  402338:	add	x16, x16, #0x168
  40233c:	br	x17

0000000000402340 <strrchr@plt>:
  402340:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402344:	ldr	x17, [x16, #368]
  402348:	add	x16, x16, #0x170
  40234c:	br	x17

0000000000402350 <__gmon_start__@plt>:
  402350:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402354:	ldr	x17, [x16, #376]
  402358:	add	x16, x16, #0x178
  40235c:	br	x17

0000000000402360 <fdopendir@plt>:
  402360:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402364:	ldr	x17, [x16, #384]
  402368:	add	x16, x16, #0x180
  40236c:	br	x17

0000000000402370 <write@plt>:
  402370:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402374:	ldr	x17, [x16, #392]
  402378:	add	x16, x16, #0x188
  40237c:	br	x17

0000000000402380 <fseek@plt>:
  402380:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402384:	ldr	x17, [x16, #400]
  402388:	add	x16, x16, #0x190
  40238c:	br	x17

0000000000402390 <abort@plt>:
  402390:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402394:	ldr	x17, [x16, #408]
  402398:	add	x16, x16, #0x198
  40239c:	br	x17

00000000004023a0 <openlog@plt>:
  4023a0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4023a4:	ldr	x17, [x16, #416]
  4023a8:	add	x16, x16, #0x1a0
  4023ac:	br	x17

00000000004023b0 <puts@plt>:
  4023b0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4023b4:	ldr	x17, [x16, #424]
  4023b8:	add	x16, x16, #0x1a8
  4023bc:	br	x17

00000000004023c0 <lzma_stream_decoder@plt>:
  4023c0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4023c4:	ldr	x17, [x16, #432]
  4023c8:	add	x16, x16, #0x1b0
  4023cc:	br	x17

00000000004023d0 <memcmp@plt>:
  4023d0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4023d4:	ldr	x17, [x16, #440]
  4023d8:	add	x16, x16, #0x1b8
  4023dc:	br	x17

00000000004023e0 <strsep@plt>:
  4023e0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4023e4:	ldr	x17, [x16, #448]
  4023e8:	add	x16, x16, #0x1c0
  4023ec:	br	x17

00000000004023f0 <getopt_long@plt>:
  4023f0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4023f4:	ldr	x17, [x16, #456]
  4023f8:	add	x16, x16, #0x1c8
  4023fc:	br	x17

0000000000402400 <lzma_end@plt>:
  402400:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402404:	ldr	x17, [x16, #464]
  402408:	add	x16, x16, #0x1d0
  40240c:	br	x17

0000000000402410 <strcmp@plt>:
  402410:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402414:	ldr	x17, [x16, #472]
  402418:	add	x16, x16, #0x1d8
  40241c:	br	x17

0000000000402420 <basename@plt>:
  402420:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402424:	ldr	x17, [x16, #480]
  402428:	add	x16, x16, #0x1e0
  40242c:	br	x17

0000000000402430 <__ctype_b_loc@plt>:
  402430:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402434:	ldr	x17, [x16, #488]
  402438:	add	x16, x16, #0x1e8
  40243c:	br	x17

0000000000402440 <mmap@plt>:
  402440:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402444:	ldr	x17, [x16, #496]
  402448:	add	x16, x16, #0x1f0
  40244c:	br	x17

0000000000402450 <strtol@plt>:
  402450:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402454:	ldr	x17, [x16, #504]
  402458:	add	x16, x16, #0x1f8
  40245c:	br	x17

0000000000402460 <fread@plt>:
  402460:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402464:	ldr	x17, [x16, #512]
  402468:	add	x16, x16, #0x200
  40246c:	br	x17

0000000000402470 <gzerror@plt>:
  402470:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402474:	ldr	x17, [x16, #520]
  402478:	add	x16, x16, #0x208
  40247c:	br	x17

0000000000402480 <free@plt>:
  402480:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402484:	ldr	x17, [x16, #528]
  402488:	add	x16, x16, #0x210
  40248c:	br	x17

0000000000402490 <renameat@plt>:
  402490:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402494:	ldr	x17, [x16, #536]
  402498:	add	x16, x16, #0x218
  40249c:	br	x17

00000000004024a0 <vasprintf@plt>:
  4024a0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4024a4:	ldr	x17, [x16, #544]
  4024a8:	add	x16, x16, #0x220
  4024ac:	br	x17

00000000004024b0 <strchr@plt>:
  4024b0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4024b4:	ldr	x17, [x16, #552]
  4024b8:	add	x16, x16, #0x228
  4024bc:	br	x17

00000000004024c0 <strtoull@plt>:
  4024c0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4024c4:	ldr	x17, [x16, #560]
  4024c8:	add	x16, x16, #0x230
  4024cc:	br	x17

00000000004024d0 <init_module@plt>:
  4024d0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4024d4:	ldr	x17, [x16, #568]
  4024d8:	add	x16, x16, #0x238
  4024dc:	br	x17

00000000004024e0 <fwrite@plt>:
  4024e0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4024e4:	ldr	x17, [x16, #576]
  4024e8:	add	x16, x16, #0x240
  4024ec:	br	x17

00000000004024f0 <fnmatch@plt>:
  4024f0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4024f4:	ldr	x17, [x16, #584]
  4024f8:	add	x16, x16, #0x248
  4024fc:	br	x17

0000000000402500 <munmap@plt>:
  402500:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402504:	ldr	x17, [x16, #592]
  402508:	add	x16, x16, #0x250
  40250c:	br	x17

0000000000402510 <fflush@plt>:
  402510:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402514:	ldr	x17, [x16, #600]
  402518:	add	x16, x16, #0x258
  40251c:	br	x17

0000000000402520 <strcpy@plt>:
  402520:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402524:	ldr	x17, [x16, #608]
  402528:	add	x16, x16, #0x260
  40252c:	br	x17

0000000000402530 <dirfd@plt>:
  402530:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402534:	ldr	x17, [x16, #616]
  402538:	add	x16, x16, #0x268
  40253c:	br	x17

0000000000402540 <unsetenv@plt>:
  402540:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402544:	ldr	x17, [x16, #624]
  402548:	add	x16, x16, #0x270
  40254c:	br	x17

0000000000402550 <get_current_dir_name@plt>:
  402550:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402554:	ldr	x17, [x16, #632]
  402558:	add	x16, x16, #0x278
  40255c:	br	x17

0000000000402560 <read@plt>:
  402560:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402564:	ldr	x17, [x16, #640]
  402568:	add	x16, x16, #0x280
  40256c:	br	x17

0000000000402570 <__fxstat@plt>:
  402570:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402574:	ldr	x17, [x16, #648]
  402578:	add	x16, x16, #0x288
  40257c:	br	x17

0000000000402580 <strstr@plt>:
  402580:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402584:	ldr	x17, [x16, #656]
  402588:	add	x16, x16, #0x290
  40258c:	br	x17

0000000000402590 <__isoc99_sscanf@plt>:
  402590:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402594:	ldr	x17, [x16, #664]
  402598:	add	x16, x16, #0x298
  40259c:	br	x17

00000000004025a0 <regexec@plt>:
  4025a0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4025a4:	ldr	x17, [x16, #672]
  4025a8:	add	x16, x16, #0x2a0
  4025ac:	br	x17

00000000004025b0 <regfree@plt>:
  4025b0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4025b4:	ldr	x17, [x16, #680]
  4025b8:	add	x16, x16, #0x2a8
  4025bc:	br	x17

00000000004025c0 <regcomp@plt>:
  4025c0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4025c4:	ldr	x17, [x16, #688]
  4025c8:	add	x16, x16, #0x2b0
  4025cc:	br	x17

00000000004025d0 <strcspn@plt>:
  4025d0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4025d4:	ldr	x17, [x16, #696]
  4025d8:	add	x16, x16, #0x2b8
  4025dc:	br	x17

00000000004025e0 <vfprintf@plt>:
  4025e0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4025e4:	ldr	x17, [x16, #704]
  4025e8:	add	x16, x16, #0x2c0
  4025ec:	br	x17

00000000004025f0 <openat@plt>:
  4025f0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4025f4:	ldr	x17, [x16, #712]
  4025f8:	add	x16, x16, #0x2c8
  4025fc:	br	x17

0000000000402600 <printf@plt>:
  402600:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402604:	ldr	x17, [x16, #720]
  402608:	add	x16, x16, #0x2d0
  40260c:	br	x17

0000000000402610 <__assert_fail@plt>:
  402610:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402614:	ldr	x17, [x16, #728]
  402618:	add	x16, x16, #0x2d8
  40261c:	br	x17

0000000000402620 <__errno_location@plt>:
  402620:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402624:	ldr	x17, [x16, #736]
  402628:	add	x16, x16, #0x2e0
  40262c:	br	x17

0000000000402630 <uname@plt>:
  402630:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402634:	ldr	x17, [x16, #744]
  402638:	add	x16, x16, #0x2e8
  40263c:	br	x17

0000000000402640 <getenv@plt>:
  402640:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402644:	ldr	x17, [x16, #752]
  402648:	add	x16, x16, #0x2f0
  40264c:	br	x17

0000000000402650 <putchar@plt>:
  402650:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402654:	ldr	x17, [x16, #760]
  402658:	add	x16, x16, #0x2f8
  40265c:	br	x17

0000000000402660 <__xstat@plt>:
  402660:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402664:	ldr	x17, [x16, #768]
  402668:	add	x16, x16, #0x300
  40266c:	br	x17

0000000000402670 <syscall@plt>:
  402670:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402674:	ldr	x17, [x16, #776]
  402678:	add	x16, x16, #0x308
  40267c:	br	x17

0000000000402680 <mkdir@plt>:
  402680:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402684:	ldr	x17, [x16, #784]
  402688:	add	x16, x16, #0x310
  40268c:	br	x17

0000000000402690 <fprintf@plt>:
  402690:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  402694:	ldr	x17, [x16, #792]
  402698:	add	x16, x16, #0x318
  40269c:	br	x17

00000000004026a0 <fgets@plt>:
  4026a0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4026a4:	ldr	x17, [x16, #800]
  4026a8:	add	x16, x16, #0x320
  4026ac:	br	x17

00000000004026b0 <delete_module@plt>:
  4026b0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4026b4:	ldr	x17, [x16, #808]
  4026b8:	add	x16, x16, #0x328
  4026bc:	br	x17

00000000004026c0 <__fxstatat@plt>:
  4026c0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4026c4:	ldr	x17, [x16, #816]
  4026c8:	add	x16, x16, #0x330
  4026cc:	br	x17

00000000004026d0 <ferror@plt>:
  4026d0:	adrp	x16, 42d000 <ferror@plt+0x2a930>
  4026d4:	ldr	x17, [x16, #824]
  4026d8:	add	x16, x16, #0x338
  4026dc:	br	x17

Disassembly of section .text:

00000000004026e0 <.text>:
  4026e0:	stp	x29, x30, [sp, #-64]!
  4026e4:	mov	x29, sp
  4026e8:	stp	x21, x22, [sp, #32]
  4026ec:	mov	w21, w0
  4026f0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4026f4:	stp	x19, x20, [sp, #16]
  4026f8:	mov	x20, x1
  4026fc:	adrp	x1, 413000 <ferror@plt+0x10930>
  402700:	ldr	x0, [x0, #952]
  402704:	add	x1, x1, #0xa72
  402708:	stp	x23, x24, [sp, #48]
  40270c:	bl	402410 <strcmp@plt>
  402710:	cbnz	w0, 402860 <ferror@plt+0x190>
  402714:	adrp	x2, 413000 <ferror@plt+0x10930>
  402718:	add	x2, x2, #0xbd8
  40271c:	mov	w19, w0
  402720:	mov	x1, x20
  402724:	mov	w0, w21
  402728:	mov	x4, #0x0                   	// #0
  40272c:	adrp	x3, 413000 <ferror@plt+0x10930>
  402730:	add	x3, x3, #0xb78
  402734:	bl	4023f0 <getopt_long@plt>
  402738:	mov	w2, w0
  40273c:	cmn	w0, #0x1
  402740:	b.eq	4027bc <ferror@plt+0xec>  // b.none
  402744:	cmp	w0, #0x56
  402748:	b.eq	402788 <ferror@plt+0xb8>  // b.none
  40274c:	cmp	w0, #0x68
  402750:	b.eq	402764 <ferror@plt+0x94>  // b.none
  402754:	cmp	w0, #0x3f
  402758:	b.ne	4027a4 <ferror@plt+0xd4>  // b.any
  40275c:	mov	w19, #0x1                   	// #1
  402760:	b	402770 <ferror@plt+0xa0>
  402764:	mov	x1, x20
  402768:	mov	w0, w21
  40276c:	bl	4029f0 <ferror@plt+0x320>
  402770:	mov	w0, w19
  402774:	ldp	x19, x20, [sp, #16]
  402778:	ldp	x21, x22, [sp, #32]
  40277c:	ldp	x23, x24, [sp, #48]
  402780:	ldp	x29, x30, [sp], #64
  402784:	ret
  402788:	adrp	x0, 413000 <ferror@plt+0x10930>
  40278c:	add	x0, x0, #0xa77
  402790:	bl	4023b0 <puts@plt>
  402794:	adrp	x0, 413000 <ferror@plt+0x10930>
  402798:	add	x0, x0, #0xa87
  40279c:	bl	4023b0 <puts@plt>
  4027a0:	b	402770 <ferror@plt+0xa0>
  4027a4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4027a8:	adrp	x1, 413000 <ferror@plt+0x10930>
  4027ac:	add	x1, x1, #0xaa8
  4027b0:	ldr	x0, [x0, #920]
  4027b4:	bl	402690 <fprintf@plt>
  4027b8:	b	40275c <ferror@plt+0x8c>
  4027bc:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4027c0:	ldr	w0, [x0, #936]
  4027c4:	cmp	w21, w0
  4027c8:	b.gt	4027f0 <ferror@plt+0x120>
  4027cc:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4027d0:	ldr	x1, [x0, #920]
  4027d4:	adrp	x0, 413000 <ferror@plt+0x10930>
  4027d8:	add	x0, x0, #0xad5
  4027dc:	bl	4020b0 <fputs@plt>
  4027e0:	mov	x1, x20
  4027e4:	mov	w0, w21
  4027e8:	bl	4029f0 <ferror@plt+0x320>
  4027ec:	b	40275c <ferror@plt+0x8c>
  4027f0:	ldr	x23, [x20, w0, sxtw #3]
  4027f4:	adrp	x22, 413000 <ferror@plt+0x10930>
  4027f8:	add	x22, x22, #0xb30
  4027fc:	mov	x19, #0x0                   	// #0
  402800:	ldr	x24, [x22, x19, lsl #3]
  402804:	mov	x1, x23
  402808:	ldr	x0, [x24]
  40280c:	bl	402410 <strcmp@plt>
  402810:	cbnz	w0, 402850 <ferror@plt+0x180>
  402814:	ldr	x2, [x24, #8]
  402818:	sub	w21, w21, #0x1
  40281c:	add	x20, x20, #0x8
  402820:	mov	w0, w21
  402824:	mov	x1, x20
  402828:	blr	x2
  40282c:	mov	w19, w0
  402830:	tbz	w0, #31, 402770 <ferror@plt+0xa0>
  402834:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  402838:	mov	x2, x23
  40283c:	adrp	x1, 413000 <ferror@plt+0x10930>
  402840:	add	x1, x1, #0xae6
  402844:	ldr	x0, [x0, #920]
  402848:	bl	402690 <fprintf@plt>
  40284c:	b	4027e0 <ferror@plt+0x110>
  402850:	add	x19, x19, #0x1
  402854:	cmp	x19, #0x3
  402858:	b.ne	402800 <ferror@plt+0x130>  // b.any
  40285c:	b	402834 <ferror@plt+0x164>
  402860:	ldr	x0, [x20]
  402864:	adrp	x23, 413000 <ferror@plt+0x10930>
  402868:	add	x23, x23, #0xb48
  40286c:	mov	x19, #0x0                   	// #0
  402870:	bl	402420 <basename@plt>
  402874:	mov	x22, x0
  402878:	ldr	x24, [x23, x19, lsl #3]
  40287c:	mov	x1, x22
  402880:	ldr	x0, [x24]
  402884:	bl	402410 <strcmp@plt>
  402888:	cbnz	w0, 4028b0 <ferror@plt+0x1e0>
  40288c:	mov	x1, x20
  402890:	mov	w0, w21
  402894:	ldr	x2, [x24, #8]
  402898:	ldp	x19, x20, [sp, #16]
  40289c:	mov	x16, x2
  4028a0:	ldp	x21, x22, [sp, #32]
  4028a4:	ldp	x23, x24, [sp, #48]
  4028a8:	ldp	x29, x30, [sp], #64
  4028ac:	br	x16
  4028b0:	add	x19, x19, #0x1
  4028b4:	cmp	x19, #0x6
  4028b8:	b.ne	402878 <ferror@plt+0x1a8>  // b.any
  4028bc:	mov	w19, #0xfffffffe            	// #-2
  4028c0:	b	402770 <ferror@plt+0xa0>
  4028c4:	mov	x29, #0x0                   	// #0
  4028c8:	mov	x30, #0x0                   	// #0
  4028cc:	mov	x5, x0
  4028d0:	ldr	x1, [sp]
  4028d4:	add	x2, sp, #0x8
  4028d8:	mov	x6, sp
  4028dc:	movz	x0, #0x0, lsl #48
  4028e0:	movk	x0, #0x0, lsl #32
  4028e4:	movk	x0, #0x40, lsl #16
  4028e8:	movk	x0, #0x26e0
  4028ec:	movz	x3, #0x0, lsl #48
  4028f0:	movk	x3, #0x0, lsl #32
  4028f4:	movk	x3, #0x41, lsl #16
  4028f8:	movk	x3, #0x3880
  4028fc:	movz	x4, #0x0, lsl #48
  402900:	movk	x4, #0x0, lsl #32
  402904:	movk	x4, #0x41, lsl #16
  402908:	movk	x4, #0x3900
  40290c:	bl	402250 <__libc_start_main@plt>
  402910:	bl	402390 <abort@plt>
  402914:	adrp	x0, 42c000 <ferror@plt+0x29930>
  402918:	ldr	x0, [x0, #4064]
  40291c:	cbz	x0, 402924 <ferror@plt+0x254>
  402920:	b	402350 <__gmon_start__@plt>
  402924:	ret
  402928:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  40292c:	add	x1, x0, #0x398
  402930:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  402934:	add	x0, x0, #0x398
  402938:	cmp	x1, x0
  40293c:	b.eq	402968 <ferror@plt+0x298>  // b.none
  402940:	sub	sp, sp, #0x10
  402944:	adrp	x1, 413000 <ferror@plt+0x10930>
  402948:	ldr	x1, [x1, #2392]
  40294c:	str	x1, [sp, #8]
  402950:	cbz	x1, 402960 <ferror@plt+0x290>
  402954:	mov	x16, x1
  402958:	add	sp, sp, #0x10
  40295c:	br	x16
  402960:	add	sp, sp, #0x10
  402964:	ret
  402968:	ret
  40296c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  402970:	add	x1, x0, #0x398
  402974:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  402978:	add	x0, x0, #0x398
  40297c:	sub	x1, x1, x0
  402980:	mov	x2, #0x2                   	// #2
  402984:	asr	x1, x1, #3
  402988:	sdiv	x1, x1, x2
  40298c:	cbz	x1, 4029b8 <ferror@plt+0x2e8>
  402990:	sub	sp, sp, #0x10
  402994:	adrp	x2, 413000 <ferror@plt+0x10930>
  402998:	ldr	x2, [x2, #2400]
  40299c:	str	x2, [sp, #8]
  4029a0:	cbz	x2, 4029b0 <ferror@plt+0x2e0>
  4029a4:	mov	x16, x2
  4029a8:	add	sp, sp, #0x10
  4029ac:	br	x16
  4029b0:	add	sp, sp, #0x10
  4029b4:	ret
  4029b8:	ret
  4029bc:	stp	x29, x30, [sp, #-32]!
  4029c0:	mov	x29, sp
  4029c4:	str	x19, [sp, #16]
  4029c8:	adrp	x19, 42d000 <ferror@plt+0x2a930>
  4029cc:	ldrb	w0, [x19, #960]
  4029d0:	cbnz	w0, 4029e0 <ferror@plt+0x310>
  4029d4:	bl	402928 <ferror@plt+0x258>
  4029d8:	mov	w0, #0x1                   	// #1
  4029dc:	strb	w0, [x19, #960]
  4029e0:	ldr	x19, [sp, #16]
  4029e4:	ldp	x29, x30, [sp], #32
  4029e8:	ret
  4029ec:	b	40296c <ferror@plt+0x29c>
  4029f0:	stp	x29, x30, [sp, #-48]!
  4029f4:	mov	x29, sp
  4029f8:	ldr	x0, [x1]
  4029fc:	stp	x19, x20, [sp, #16]
  402a00:	adrp	x20, 413000 <ferror@plt+0x10930>
  402a04:	add	x20, x20, #0xb30
  402a08:	str	x21, [sp, #32]
  402a0c:	adrp	x21, 413000 <ferror@plt+0x10930>
  402a10:	add	x21, x21, #0xa25
  402a14:	mov	x19, #0x0                   	// #0
  402a18:	bl	402420 <basename@plt>
  402a1c:	mov	x1, x0
  402a20:	adrp	x0, 413000 <ferror@plt+0x10930>
  402a24:	add	x0, x0, #0x968
  402a28:	bl	402600 <printf@plt>
  402a2c:	ldr	x0, [x20, x19, lsl #3]
  402a30:	ldr	x2, [x0, #16]
  402a34:	cbz	x2, 402a44 <ferror@plt+0x374>
  402a38:	ldr	x1, [x0]
  402a3c:	mov	x0, x21
  402a40:	bl	402600 <printf@plt>
  402a44:	add	x19, x19, #0x1
  402a48:	cmp	x19, #0x3
  402a4c:	b.ne	402a2c <ferror@plt+0x35c>  // b.any
  402a50:	adrp	x20, 413000 <ferror@plt+0x10930>
  402a54:	adrp	x21, 413000 <ferror@plt+0x10930>
  402a58:	add	x20, x20, #0xb48
  402a5c:	add	x21, x21, #0xa25
  402a60:	mov	x19, #0x0                   	// #0
  402a64:	adrp	x0, 413000 <ferror@plt+0x10930>
  402a68:	add	x0, x0, #0xa31
  402a6c:	bl	4023b0 <puts@plt>
  402a70:	ldr	x0, [x20, x19, lsl #3]
  402a74:	ldr	x2, [x0, #16]
  402a78:	cbz	x2, 402a88 <ferror@plt+0x3b8>
  402a7c:	ldr	x1, [x0]
  402a80:	mov	x0, x21
  402a84:	bl	402600 <printf@plt>
  402a88:	add	x19, x19, #0x1
  402a8c:	cmp	x19, #0x6
  402a90:	b.ne	402a70 <ferror@plt+0x3a0>  // b.any
  402a94:	mov	w0, #0x0                   	// #0
  402a98:	ldp	x19, x20, [sp, #16]
  402a9c:	ldr	x21, [sp, #32]
  402aa0:	ldp	x29, x30, [sp], #48
  402aa4:	ret
  402aa8:	stp	x29, x30, [sp, #-112]!
  402aac:	cmp	w0, #0x1
  402ab0:	mov	x29, sp
  402ab4:	stp	x19, x20, [sp, #16]
  402ab8:	stp	x21, x22, [sp, #32]
  402abc:	stp	x23, x24, [sp, #48]
  402ac0:	stp	x25, x26, [sp, #64]
  402ac4:	str	x27, [sp, #80]
  402ac8:	str	xzr, [sp, #96]
  402acc:	b.eq	402b0c <ferror@plt+0x43c>  // b.none
  402ad0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  402ad4:	mov	w19, #0x1                   	// #1
  402ad8:	ldr	x2, [x1]
  402adc:	adrp	x1, 413000 <ferror@plt+0x10930>
  402ae0:	ldr	x0, [x0, #920]
  402ae4:	add	x1, x1, #0xbdc
  402ae8:	bl	402690 <fprintf@plt>
  402aec:	mov	w0, w19
  402af0:	ldp	x19, x20, [sp, #16]
  402af4:	ldp	x21, x22, [sp, #32]
  402af8:	ldp	x23, x24, [sp, #48]
  402afc:	ldp	x25, x26, [sp, #64]
  402b00:	ldr	x27, [sp, #80]
  402b04:	ldp	x29, x30, [sp], #112
  402b08:	ret
  402b0c:	mov	w19, w0
  402b10:	add	x1, sp, #0x60
  402b14:	mov	x0, #0x0                   	// #0
  402b18:	bl	40af68 <ferror@plt+0x8898>
  402b1c:	mov	x22, x0
  402b20:	cbnz	x0, 402b3c <ferror@plt+0x46c>
  402b24:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  402b28:	ldr	x1, [x0, #920]
  402b2c:	adrp	x0, 413000 <ferror@plt+0x10930>
  402b30:	add	x0, x0, #0xbe7
  402b34:	bl	4020b0 <fputs@plt>
  402b38:	b	402aec <ferror@plt+0x41c>
  402b3c:	add	x1, sp, #0x68
  402b40:	bl	41025c <ferror@plt+0xdb8c>
  402b44:	tbz	w0, #31, 402b78 <ferror@plt+0x4a8>
  402b48:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  402b4c:	neg	w0, w0
  402b50:	ldr	x20, [x1, #920]
  402b54:	bl	402310 <strerror@plt>
  402b58:	adrp	x1, 413000 <ferror@plt+0x10930>
  402b5c:	mov	x2, x0
  402b60:	add	x1, x1, #0xc02
  402b64:	mov	x0, x20
  402b68:	bl	402690 <fprintf@plt>
  402b6c:	mov	x0, x22
  402b70:	bl	40b8e4 <ferror@plt+0x9214>
  402b74:	b	402aec <ferror@plt+0x41c>
  402b78:	adrp	x0, 413000 <ferror@plt+0x10930>
  402b7c:	add	x0, x0, #0xc2c
  402b80:	bl	4023b0 <puts@plt>
  402b84:	adrp	x25, 413000 <ferror@plt+0x10930>
  402b88:	ldr	x19, [sp, #104]
  402b8c:	add	x25, x25, #0xc52
  402b90:	adrp	x26, 42d000 <ferror@plt+0x2a930>
  402b94:	cbnz	x19, 402ba4 <ferror@plt+0x4d4>
  402b98:	ldr	x0, [sp, #104]
  402b9c:	bl	40f0ac <ferror@plt+0xc9dc>
  402ba0:	b	402b6c <ferror@plt+0x49c>
  402ba4:	mov	x0, x19
  402ba8:	bl	40f72c <ferror@plt+0xd05c>
  402bac:	mov	x20, x0
  402bb0:	bl	40f73c <ferror@plt+0xd06c>
  402bb4:	mov	x21, x0
  402bb8:	mov	x0, x20
  402bbc:	bl	410c9c <ferror@plt+0xe5cc>
  402bc0:	mov	w23, w0
  402bc4:	mov	x0, x20
  402bc8:	bl	4109c8 <ferror@plt+0xe2f8>
  402bcc:	mov	w3, w23
  402bd0:	mov	x2, x0
  402bd4:	mov	x1, x21
  402bd8:	mov	x0, x25
  402bdc:	bl	402600 <printf@plt>
  402be0:	mov	w27, #0x1                   	// #1
  402be4:	mov	x0, x20
  402be8:	bl	410d94 <ferror@plt+0xe6c4>
  402bec:	mov	x23, x0
  402bf0:	mov	x21, x0
  402bf4:	cbnz	x21, 402c24 <ferror@plt+0x554>
  402bf8:	mov	w0, #0xa                   	// #10
  402bfc:	bl	402650 <putchar@plt>
  402c00:	mov	x0, x23
  402c04:	bl	40f0ac <ferror@plt+0xc9dc>
  402c08:	mov	x0, x20
  402c0c:	bl	40f360 <ferror@plt+0xcc90>
  402c10:	ldr	x0, [sp, #104]
  402c14:	mov	x1, x19
  402c18:	bl	40bcf8 <ferror@plt+0x9628>
  402c1c:	mov	x19, x0
  402c20:	b	402b94 <ferror@plt+0x4c4>
  402c24:	mov	x0, x21
  402c28:	bl	40f72c <ferror@plt+0xd05c>
  402c2c:	mov	x24, x0
  402c30:	cbnz	w27, 402c6c <ferror@plt+0x59c>
  402c34:	mov	w0, #0x2c                  	// #44
  402c38:	bl	402650 <putchar@plt>
  402c3c:	mov	w27, #0x0                   	// #0
  402c40:	mov	x0, x24
  402c44:	bl	40f73c <ferror@plt+0xd06c>
  402c48:	ldr	x1, [x26, #944]
  402c4c:	bl	4020b0 <fputs@plt>
  402c50:	mov	x0, x24
  402c54:	bl	40f360 <ferror@plt+0xcc90>
  402c58:	mov	x1, x21
  402c5c:	mov	x0, x23
  402c60:	bl	40bcf8 <ferror@plt+0x9628>
  402c64:	mov	x21, x0
  402c68:	b	402bf4 <ferror@plt+0x524>
  402c6c:	mov	w0, #0x20                  	// #32
  402c70:	b	402c38 <ferror@plt+0x568>
  402c74:	stp	x29, x30, [sp, #-272]!
  402c78:	mov	x29, sp
  402c7c:	stp	x19, x20, [sp, #16]
  402c80:	adrp	x19, 413000 <ferror@plt+0x10930>
  402c84:	adrp	x20, 413000 <ferror@plt+0x10930>
  402c88:	add	x19, x19, #0xf38
  402c8c:	add	x20, x20, #0xff8
  402c90:	stp	x21, x22, [sp, #32]
  402c94:	adrp	x21, 42d000 <ferror@plt+0x2a930>
  402c98:	mov	w22, w0
  402c9c:	add	x21, x21, #0x3c4
  402ca0:	stp	x23, x24, [sp, #48]
  402ca4:	mov	x24, x1
  402ca8:	stp	x25, x26, [sp, #64]
  402cac:	mov	w25, #0x0                   	// #0
  402cb0:	stp	x27, x28, [sp, #80]
  402cb4:	str	xzr, [sp, #128]
  402cb8:	mov	x2, x20
  402cbc:	add	x4, sp, #0x90
  402cc0:	mov	x3, x19
  402cc4:	mov	x1, x24
  402cc8:	mov	w0, w22
  402ccc:	str	wzr, [sp, #144]
  402cd0:	bl	4023f0 <getopt_long@plt>
  402cd4:	mov	w2, w0
  402cd8:	cmn	w0, #0x1
  402cdc:	b.eq	402da4 <ferror@plt+0x6d4>  // b.none
  402ce0:	cmp	w0, #0x68
  402ce4:	b.eq	402d4c <ferror@plt+0x67c>  // b.none
  402ce8:	b.gt	402d1c <ferror@plt+0x64c>
  402cec:	cmp	w0, #0x56
  402cf0:	b.eq	402d80 <ferror@plt+0x6b0>  // b.none
  402cf4:	cmp	w0, #0x66
  402cf8:	b.eq	402d9c <ferror@plt+0x6cc>  // b.none
  402cfc:	cmp	w0, #0x3f
  402d00:	b.eq	402d14 <ferror@plt+0x644>  // b.none
  402d04:	adrp	x1, 413000 <ferror@plt+0x10930>
  402d08:	mov	w0, #0x3                   	// #3
  402d0c:	add	x1, x1, #0xaaf
  402d10:	bl	409530 <ferror@plt+0x6e60>
  402d14:	mov	w0, #0x1                   	// #1
  402d18:	b	402d64 <ferror@plt+0x694>
  402d1c:	cmp	w0, #0x73
  402d20:	b.eq	402d40 <ferror@plt+0x670>  // b.none
  402d24:	cmp	w0, #0x76
  402d28:	b.ne	402d04 <ferror@plt+0x634>  // b.any
  402d2c:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  402d30:	ldr	w0, [x1, #832]
  402d34:	add	w0, w0, #0x1
  402d38:	str	w0, [x1, #832]
  402d3c:	b	402cb8 <ferror@plt+0x5e8>
  402d40:	mov	w0, #0x1                   	// #1
  402d44:	str	w0, [x21]
  402d48:	b	402cb8 <ferror@plt+0x5e8>
  402d4c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  402d50:	ldr	x1, [x0, #952]
  402d54:	adrp	x0, 413000 <ferror@plt+0x10930>
  402d58:	add	x0, x0, #0xcd0
  402d5c:	bl	402600 <printf@plt>
  402d60:	mov	w0, #0x0                   	// #0
  402d64:	ldp	x19, x20, [sp, #16]
  402d68:	ldp	x21, x22, [sp, #32]
  402d6c:	ldp	x23, x24, [sp, #48]
  402d70:	ldp	x25, x26, [sp, #64]
  402d74:	ldp	x27, x28, [sp, #80]
  402d78:	ldp	x29, x30, [sp], #272
  402d7c:	ret
  402d80:	adrp	x0, 413000 <ferror@plt+0x10930>
  402d84:	add	x0, x0, #0xa77
  402d88:	bl	4023b0 <puts@plt>
  402d8c:	adrp	x0, 413000 <ferror@plt+0x10930>
  402d90:	add	x0, x0, #0xa87
  402d94:	bl	4023b0 <puts@plt>
  402d98:	b	402d60 <ferror@plt+0x690>
  402d9c:	mov	w25, #0x200                 	// #512
  402da0:	b	402cb8 <ferror@plt+0x5e8>
  402da4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  402da8:	adrp	x19, 42d000 <ferror@plt+0x2a930>
  402dac:	ldr	w0, [x0, #964]
  402db0:	cmp	w0, #0x0
  402db4:	cset	w0, ne  // ne = any
  402db8:	bl	4094f4 <ferror@plt+0x6e24>
  402dbc:	ldr	w0, [x19, #936]
  402dc0:	cmp	w0, w22
  402dc4:	b.lt	402dec <ferror@plt+0x71c>  // b.tstop
  402dc8:	adrp	x1, 413000 <ferror@plt+0x10930>
  402dcc:	add	x1, x1, #0xe49
  402dd0:	mov	w19, #0x1                   	// #1
  402dd4:	mov	w0, #0x3                   	// #3
  402dd8:	bl	409530 <ferror@plt+0x6e60>
  402ddc:	bl	40951c <ferror@plt+0x6e4c>
  402de0:	cmp	w19, #0x0
  402de4:	cset	w0, ne  // ne = any
  402de8:	b	402d64 <ferror@plt+0x694>
  402dec:	add	x1, sp, #0x80
  402df0:	mov	x0, #0x0                   	// #0
  402df4:	bl	40af68 <ferror@plt+0x8898>
  402df8:	mov	x20, x0
  402dfc:	cbnz	x0, 402e0c <ferror@plt+0x73c>
  402e00:	adrp	x1, 413000 <ferror@plt+0x10930>
  402e04:	add	x1, x1, #0xbee
  402e08:	b	402dd0 <ferror@plt+0x700>
  402e0c:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  402e10:	adrp	x26, 413000 <ferror@plt+0x10930>
  402e14:	add	x26, x26, #0xece
  402e18:	ldr	w1, [x1, #832]
  402e1c:	bl	40966c <ferror@plt+0x6f9c>
  402e20:	ldrsw	x23, [x19, #936]
  402e24:	adrp	x0, 413000 <ferror@plt+0x10930>
  402e28:	mov	w19, #0x0                   	// #0
  402e2c:	add	x0, x0, #0xee3
  402e30:	str	x0, [sp, #96]
  402e34:	cmp	w22, w23
  402e38:	b.le	402e84 <ferror@plt+0x7b4>
  402e3c:	ldr	x27, [x24, x23, lsl #3]
  402e40:	add	x1, sp, #0x90
  402e44:	mov	x0, x27
  402e48:	bl	413908 <ferror@plt+0x11238>
  402e4c:	add	x2, sp, #0x88
  402e50:	mov	x1, x27
  402e54:	cbnz	w0, 402e90 <ferror@plt+0x7c0>
  402e58:	mov	x0, x20
  402e5c:	bl	40ef14 <ferror@plt+0xc844>
  402e60:	tbz	w0, #31, 402e9c <ferror@plt+0x7cc>
  402e64:	neg	w0, w0
  402e68:	bl	402310 <strerror@plt>
  402e6c:	adrp	x1, 413000 <ferror@plt+0x10930>
  402e70:	mov	x3, x0
  402e74:	mov	x2, x27
  402e78:	add	x1, x1, #0xe5f
  402e7c:	mov	w0, #0x3                   	// #3
  402e80:	bl	409530 <ferror@plt+0x6e60>
  402e84:	mov	x0, x20
  402e88:	bl	40b8e4 <ferror@plt+0x9214>
  402e8c:	b	402ddc <ferror@plt+0x70c>
  402e90:	mov	x0, x20
  402e94:	bl	40edc0 <ferror@plt+0xc6f0>
  402e98:	b	402e60 <ferror@plt+0x790>
  402e9c:	cbnz	w25, 402fc4 <ferror@plt+0x8f4>
  402ea0:	ldr	x28, [sp, #136]
  402ea4:	mov	x0, x28
  402ea8:	bl	410490 <ferror@plt+0xddc0>
  402eac:	cmp	w0, #0x0
  402eb0:	cbnz	w0, 402ed4 <ferror@plt+0x804>
  402eb4:	mov	x0, x28
  402eb8:	bl	40f73c <ferror@plt+0xd06c>
  402ebc:	adrp	x1, 413000 <ferror@plt+0x10930>
  402ec0:	mov	x2, x0
  402ec4:	add	x1, x1, #0xe7c
  402ec8:	mov	w0, #0x3                   	// #3
  402ecc:	bl	409530 <ferror@plt+0x6e60>
  402ed0:	b	402f94 <ferror@plt+0x8c4>
  402ed4:	mov	x0, x28
  402ed8:	b.ge	402ef0 <ferror@plt+0x820>  // b.tcont
  402edc:	bl	40f73c <ferror@plt+0xd06c>
  402ee0:	mov	x2, x0
  402ee4:	adrp	x1, 413000 <ferror@plt+0x10930>
  402ee8:	add	x1, x1, #0xe93
  402eec:	b	402ec8 <ferror@plt+0x7f8>
  402ef0:	bl	410d94 <ferror@plt+0xe6c4>
  402ef4:	mov	x21, x0
  402ef8:	mov	x0, x28
  402efc:	cbz	x21, 402fa8 <ferror@plt+0x8d8>
  402f00:	bl	40f73c <ferror@plt+0xd06c>
  402f04:	mov	x2, x0
  402f08:	adrp	x1, 413000 <ferror@plt+0x10930>
  402f0c:	mov	w0, #0x3                   	// #3
  402f10:	add	x1, x1, #0xeb6
  402f14:	bl	409530 <ferror@plt+0x6e60>
  402f18:	adrp	x27, 417000 <ferror@plt+0x14930>
  402f1c:	mov	x3, x21
  402f20:	add	x27, x27, #0x110
  402f24:	adrp	x28, 42d000 <ferror@plt+0x2a930>
  402f28:	mov	x0, x3
  402f2c:	str	x3, [sp, #120]
  402f30:	bl	40f72c <ferror@plt+0xd05c>
  402f34:	ldr	x6, [x28, #920]
  402f38:	stp	x6, x0, [sp, #104]
  402f3c:	bl	40f73c <ferror@plt+0xd06c>
  402f40:	mov	x2, x0
  402f44:	ldr	x6, [sp, #104]
  402f48:	mov	x1, x27
  402f4c:	mov	x0, x6
  402f50:	bl	402690 <fprintf@plt>
  402f54:	ldr	x4, [sp, #112]
  402f58:	mov	x0, x4
  402f5c:	bl	40f360 <ferror@plt+0xcc90>
  402f60:	ldr	x3, [sp, #120]
  402f64:	mov	x0, x21
  402f68:	mov	x1, x3
  402f6c:	bl	40bcf8 <ferror@plt+0x9628>
  402f70:	mov	x3, x0
  402f74:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  402f78:	add	x5, x0, #0x398
  402f7c:	cbnz	x3, 402f28 <ferror@plt+0x858>
  402f80:	ldr	x1, [x5]
  402f84:	mov	w0, #0xa                   	// #10
  402f88:	bl	402180 <fputc@plt>
  402f8c:	mov	x0, x21
  402f90:	bl	40f0ac <ferror@plt+0xc9dc>
  402f94:	add	w19, w19, #0x1
  402f98:	ldr	x0, [sp, #136]
  402f9c:	add	x23, x23, #0x1
  402fa0:	bl	40f360 <ferror@plt+0xcc90>
  402fa4:	b	402e34 <ferror@plt+0x764>
  402fa8:	bl	410c9c <ferror@plt+0xe5cc>
  402fac:	cbz	w0, 402fc4 <ferror@plt+0x8f4>
  402fb0:	mov	x0, x28
  402fb4:	bl	40f73c <ferror@plt+0xd06c>
  402fb8:	mov	x1, x26
  402fbc:	mov	x2, x0
  402fc0:	b	402ec8 <ferror@plt+0x7f8>
  402fc4:	ldr	x0, [sp, #136]
  402fc8:	mov	w1, w25
  402fcc:	bl	40f818 <ferror@plt+0xd148>
  402fd0:	tbz	w0, #31, 402f98 <ferror@plt+0x8c8>
  402fd4:	neg	w0, w0
  402fd8:	bl	402310 <strerror@plt>
  402fdc:	ldr	x1, [sp, #96]
  402fe0:	mov	x3, x0
  402fe4:	mov	x2, x27
  402fe8:	mov	w0, #0x3                   	// #3
  402fec:	bl	409530 <ferror@plt+0x6e60>
  402ff0:	b	402f94 <ferror@plt+0x8c4>
  402ff4:	stp	x29, x30, [sp, #-128]!
  402ff8:	mov	x29, sp
  402ffc:	stp	x19, x20, [sp, #16]
  403000:	adrp	x19, 414000 <ferror@plt+0x11930>
  403004:	adrp	x20, 414000 <ferror@plt+0x11930>
  403008:	add	x19, x19, #0x190
  40300c:	add	x20, x20, #0x1f0
  403010:	stp	x21, x22, [sp, #32]
  403014:	mov	w21, w0
  403018:	stp	x23, x24, [sp, #48]
  40301c:	mov	x24, x1
  403020:	mov	w23, #0x0                   	// #0
  403024:	stp	x25, x26, [sp, #64]
  403028:	stp	x27, x28, [sp, #80]
  40302c:	str	xzr, [sp, #120]
  403030:	mov	x2, x20
  403034:	add	x4, sp, #0x70
  403038:	mov	x3, x19
  40303c:	mov	x1, x24
  403040:	mov	w0, w21
  403044:	str	wzr, [sp, #112]
  403048:	bl	4023f0 <getopt_long@plt>
  40304c:	mov	w2, w0
  403050:	cmn	w0, #0x1
  403054:	b.eq	4030fc <ferror@plt+0xa2c>  // b.none
  403058:	cmp	w0, #0x66
  40305c:	b.eq	4030f4 <ferror@plt+0xa24>  // b.none
  403060:	b.gt	40308c <ferror@plt+0x9bc>
  403064:	cmp	w0, #0x3f
  403068:	b.eq	403084 <ferror@plt+0x9b4>  // b.none
  40306c:	cmp	w0, #0x56
  403070:	b.eq	4030d8 <ferror@plt+0xa08>  // b.none
  403074:	adrp	x1, 413000 <ferror@plt+0x10930>
  403078:	mov	w0, #0x3                   	// #3
  40307c:	add	x1, x1, #0xaaf
  403080:	bl	409530 <ferror@plt+0x6e60>
  403084:	mov	w0, #0x1                   	// #1
  403088:	b	4030bc <ferror@plt+0x9ec>
  40308c:	cmp	w0, #0x70
  403090:	b.eq	403030 <ferror@plt+0x960>  // b.none
  403094:	cmp	w0, #0x73
  403098:	b.eq	403030 <ferror@plt+0x960>  // b.none
  40309c:	cmp	w0, #0x68
  4030a0:	b.ne	403074 <ferror@plt+0x9a4>  // b.any
  4030a4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4030a8:	ldr	x1, [x0, #952]
  4030ac:	adrp	x0, 414000 <ferror@plt+0x11930>
  4030b0:	add	x0, x0, #0x7a
  4030b4:	bl	402600 <printf@plt>
  4030b8:	mov	w0, #0x0                   	// #0
  4030bc:	ldp	x19, x20, [sp, #16]
  4030c0:	ldp	x21, x22, [sp, #32]
  4030c4:	ldp	x23, x24, [sp, #48]
  4030c8:	ldp	x25, x26, [sp, #64]
  4030cc:	ldp	x27, x28, [sp, #80]
  4030d0:	ldp	x29, x30, [sp], #128
  4030d4:	ret
  4030d8:	adrp	x0, 413000 <ferror@plt+0x10930>
  4030dc:	add	x0, x0, #0xa77
  4030e0:	bl	4023b0 <puts@plt>
  4030e4:	adrp	x0, 413000 <ferror@plt+0x10930>
  4030e8:	add	x0, x0, #0xa87
  4030ec:	bl	4023b0 <puts@plt>
  4030f0:	b	4030b8 <ferror@plt+0x9e8>
  4030f4:	mov	w23, #0x3                   	// #3
  4030f8:	b	403030 <ferror@plt+0x960>
  4030fc:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403100:	ldr	w19, [x0, #936]
  403104:	cmp	w19, w21
  403108:	b.lt	403120 <ferror@plt+0xa50>  // b.tstop
  40310c:	adrp	x1, 414000 <ferror@plt+0x11930>
  403110:	add	x1, x1, #0xeb
  403114:	mov	w0, #0x3                   	// #3
  403118:	bl	409530 <ferror@plt+0x6e60>
  40311c:	b	403084 <ferror@plt+0x9b4>
  403120:	ldr	x22, [x24, w19, sxtw #3]
  403124:	adrp	x1, 414000 <ferror@plt+0x11930>
  403128:	add	x1, x1, #0xfe
  40312c:	mov	x0, x22
  403130:	bl	402410 <strcmp@plt>
  403134:	cbnz	w0, 403144 <ferror@plt+0xa74>
  403138:	adrp	x1, 414000 <ferror@plt+0x11930>
  40313c:	add	x1, x1, #0x100
  403140:	b	403114 <ferror@plt+0xa44>
  403144:	add	w19, w19, #0x1
  403148:	mov	x25, #0x0                   	// #0
  40314c:	mov	x20, #0x0                   	// #0
  403150:	mov	w27, #0x20                  	// #32
  403154:	sxtw	x19, w19
  403158:	cmp	w21, w19
  40315c:	b.gt	403180 <ferror@plt+0xab0>
  403160:	add	x1, sp, #0x78
  403164:	mov	x0, #0x0                   	// #0
  403168:	bl	40af68 <ferror@plt+0x8898>
  40316c:	mov	x21, x0
  403170:	cbnz	x0, 4031fc <ferror@plt+0xb2c>
  403174:	adrp	x1, 413000 <ferror@plt+0x10930>
  403178:	add	x1, x1, #0xbee
  40317c:	b	4031b8 <ferror@plt+0xae8>
  403180:	ldr	x3, [x24, x19, lsl #3]
  403184:	str	x3, [sp, #104]
  403188:	mov	x0, x3
  40318c:	bl	4020a0 <strlen@plt>
  403190:	mov	x28, x0
  403194:	add	x1, x25, #0x2
  403198:	add	x1, x1, x0
  40319c:	mov	x0, x20
  4031a0:	bl	4022c0 <realloc@plt>
  4031a4:	mov	x26, x0
  4031a8:	ldr	x3, [sp, #104]
  4031ac:	cbnz	x0, 4031cc <ferror@plt+0xafc>
  4031b0:	adrp	x1, 416000 <ferror@plt+0x13930>
  4031b4:	add	x1, x1, #0x6e6
  4031b8:	mov	w0, #0x3                   	// #3
  4031bc:	bl	409530 <ferror@plt+0x6e60>
  4031c0:	mov	x0, x20
  4031c4:	bl	402480 <free@plt>
  4031c8:	b	403084 <ferror@plt+0x9b4>
  4031cc:	cbz	x25, 4031d8 <ferror@plt+0xb08>
  4031d0:	strb	w27, [x0, x25]
  4031d4:	add	x25, x25, #0x1
  4031d8:	add	x0, x26, x25
  4031dc:	add	x25, x25, x28
  4031e0:	mov	x2, x28
  4031e4:	mov	x1, x3
  4031e8:	add	x19, x19, #0x1
  4031ec:	bl	402060 <memcpy@plt>
  4031f0:	mov	x20, x26
  4031f4:	strb	wzr, [x26, x25]
  4031f8:	b	403158 <ferror@plt+0xa88>
  4031fc:	add	x2, sp, #0x70
  403200:	mov	x1, x22
  403204:	bl	40ef14 <ferror@plt+0xc844>
  403208:	mov	w19, w0
  40320c:	tbz	w0, #31, 403248 <ferror@plt+0xb78>
  403210:	neg	w0, w0
  403214:	bl	402310 <strerror@plt>
  403218:	adrp	x1, 414000 <ferror@plt+0x11930>
  40321c:	mov	x3, x0
  403220:	mov	x2, x22
  403224:	add	x1, x1, #0x130
  403228:	mov	w0, #0x3                   	// #3
  40322c:	bl	409530 <ferror@plt+0x6e60>
  403230:	mov	x0, x21
  403234:	bl	40b8e4 <ferror@plt+0x9214>
  403238:	mov	x0, x20
  40323c:	bl	402480 <free@plt>
  403240:	lsr	w0, w19, #31
  403244:	b	4030bc <ferror@plt+0x9ec>
  403248:	ldr	x0, [sp, #112]
  40324c:	mov	x2, x20
  403250:	mov	w1, w23
  403254:	bl	40f8a4 <ferror@plt+0xd1d4>
  403258:	mov	w19, w0
  40325c:	tbz	w0, #31, 40329c <ferror@plt+0xbcc>
  403260:	neg	w0, w0
  403264:	cmn	w19, #0x8
  403268:	b.eq	4032bc <ferror@plt+0xbec>  // b.none
  40326c:	b.lt	4032a8 <ferror@plt+0xbd8>  // b.tstop
  403270:	cmn	w19, #0x2
  403274:	b.eq	4032c8 <ferror@plt+0xbf8>  // b.none
  403278:	cmn	w19, #0x3
  40327c:	b.eq	4032d4 <ferror@plt+0xc04>  // b.none
  403280:	bl	402310 <strerror@plt>
  403284:	mov	x3, x0
  403288:	adrp	x1, 414000 <ferror@plt+0x11930>
  40328c:	mov	x2, x22
  403290:	add	x1, x1, #0x14e
  403294:	mov	w0, #0x3                   	// #3
  403298:	bl	409530 <ferror@plt+0x6e60>
  40329c:	ldr	x0, [sp, #112]
  4032a0:	bl	40f360 <ferror@plt+0xcc90>
  4032a4:	b	403230 <ferror@plt+0xb60>
  4032a8:	cmn	w19, #0x16
  4032ac:	b.ne	403280 <ferror@plt+0xbb0>  // b.any
  4032b0:	adrp	x3, 414000 <ferror@plt+0x11930>
  4032b4:	add	x3, x3, #0x67
  4032b8:	b	403288 <ferror@plt+0xbb8>
  4032bc:	adrp	x3, 414000 <ferror@plt+0x11930>
  4032c0:	add	x3, x3, #0x18
  4032c4:	b	403288 <ferror@plt+0xbb8>
  4032c8:	adrp	x3, 414000 <ferror@plt+0x11930>
  4032cc:	add	x3, x3, #0x2e
  4032d0:	b	403288 <ferror@plt+0xbb8>
  4032d4:	adrp	x3, 414000 <ferror@plt+0x11930>
  4032d8:	add	x3, x3, #0x47
  4032dc:	b	403288 <ferror@plt+0xbb8>
  4032e0:	stp	x29, x30, [sp, #-112]!
  4032e4:	mov	x29, sp
  4032e8:	stp	x21, x22, [sp, #32]
  4032ec:	mov	x22, x1
  4032f0:	mov	w1, #0x3a                  	// #58
  4032f4:	stp	x19, x20, [sp, #16]
  4032f8:	mov	x19, x0
  4032fc:	mov	x0, x22
  403300:	stp	x23, x24, [sp, #48]
  403304:	mov	x23, x2
  403308:	stp	x25, x26, [sp, #64]
  40330c:	stp	x27, x28, [sp, #80]
  403310:	bl	4024b0 <strchr@plt>
  403314:	cbnz	x0, 403338 <ferror@plt+0xc68>
  403318:	adrp	x1, 414000 <ferror@plt+0x11930>
  40331c:	mov	x3, x22
  403320:	mov	x2, x19
  403324:	add	x1, x1, #0x210
  403328:	mov	w0, #0x3                   	// #3
  40332c:	bl	409530 <ferror@plt+0x6e60>
  403330:	mov	w0, #0x0                   	// #0
  403334:	b	4033b0 <ferror@plt+0xce0>
  403338:	adrp	x1, 414000 <ferror@plt+0x11930>
  40333c:	add	x1, x1, #0x234
  403340:	mov	x20, x0
  403344:	sub	x24, x0, x22
  403348:	add	x20, x20, #0x1
  40334c:	mov	x0, x19
  403350:	bl	402410 <strcmp@plt>
  403354:	mov	w25, w24
  403358:	mov	w19, w0
  40335c:	mov	x0, x20
  403360:	bl	4020a0 <strlen@plt>
  403364:	mov	x21, x0
  403368:	mov	w26, w0
  40336c:	cbnz	w19, 4033cc <ferror@plt+0xcfc>
  403370:	mov	x28, x20
  403374:	mov	w26, #0x0                   	// #0
  403378:	mov	x20, #0x0                   	// #0
  40337c:	ldr	x27, [x23]
  403380:	sxtw	x2, w25
  403384:	mov	x19, x27
  403388:	cbnz	x19, 4033d8 <ferror@plt+0xd08>
  40338c:	mov	x0, #0x30                  	// #48
  403390:	bl	402220 <malloc@plt>
  403394:	mov	x19, x0
  403398:	cbnz	x0, 403404 <ferror@plt+0xd34>
  40339c:	mov	w0, #0x3                   	// #3
  4033a0:	adrp	x1, 414000 <ferror@plt+0x11930>
  4033a4:	add	x1, x1, #0x239
  4033a8:	bl	409530 <ferror@plt+0x6e60>
  4033ac:	mov	w0, #0xfffffff4            	// #-12
  4033b0:	ldp	x19, x20, [sp, #16]
  4033b4:	ldp	x21, x22, [sp, #32]
  4033b8:	ldp	x23, x24, [sp, #48]
  4033bc:	ldp	x25, x26, [sp, #64]
  4033c0:	ldp	x27, x28, [sp, #80]
  4033c4:	ldp	x29, x30, [sp], #112
  4033c8:	ret
  4033cc:	mov	w21, #0x0                   	// #0
  4033d0:	mov	x28, #0x0                   	// #0
  4033d4:	b	40337c <ferror@plt+0xcac>
  4033d8:	ldr	w0, [x19, #32]
  4033dc:	cmp	w25, w0
  4033e0:	b.ne	4033fc <ferror@plt+0xd2c>  // b.any
  4033e4:	ldr	x0, [x19, #8]
  4033e8:	mov	x1, x22
  4033ec:	str	x2, [sp, #104]
  4033f0:	bl	4023d0 <memcmp@plt>
  4033f4:	ldr	x2, [sp, #104]
  4033f8:	cbz	w0, 403418 <ferror@plt+0xd48>
  4033fc:	ldr	x19, [x19]
  403400:	b	403388 <ferror@plt+0xcb8>
  403404:	stp	x27, x22, [x19]
  403408:	str	x19, [x23]
  40340c:	stp	xzr, xzr, [x19, #16]
  403410:	str	w24, [x19, #32]
  403414:	stur	xzr, [x19, #36]
  403418:	cbz	x28, 403424 <ferror@plt+0xd54>
  40341c:	str	x28, [x19, #16]
  403420:	str	w21, [x19, #36]
  403424:	cbz	x20, 403330 <ferror@plt+0xc60>
  403428:	str	x20, [x19, #24]
  40342c:	str	w26, [x19, #40]
  403430:	b	403330 <ferror@plt+0xc60>
  403434:	sub	sp, sp, #0x80
  403438:	stp	x29, x30, [sp, #16]
  40343c:	add	x29, sp, #0x10
  403440:	stp	x21, x22, [sp, #48]
  403444:	adrp	x22, 42d000 <ferror@plt+0x2a930>
  403448:	ldr	x2, [x22, #968]
  40344c:	stp	x19, x20, [sp, #32]
  403450:	mov	x20, x0
  403454:	stp	x23, x24, [sp, #64]
  403458:	stp	x25, x26, [sp, #80]
  40345c:	stp	xzr, xzr, [sp, #104]
  403460:	cbz	x2, 4034bc <ferror@plt+0xdec>
  403464:	mov	x0, x2
  403468:	adrp	x1, 414000 <ferror@plt+0x11930>
  40346c:	add	x1, x1, #0x249
  403470:	bl	402410 <strcmp@plt>
  403474:	mov	w19, w0
  403478:	cbnz	w0, 4034e0 <ferror@plt+0xe10>
  40347c:	mov	x0, x20
  403480:	bl	40f748 <ferror@plt+0xd078>
  403484:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  403488:	ldrb	w2, [x1, #836]
  40348c:	mov	x1, x0
  403490:	adrp	x0, 414000 <ferror@plt+0x11930>
  403494:	add	x0, x0, #0x2a6
  403498:	bl	402600 <printf@plt>
  40349c:	mov	w0, w19
  4034a0:	ldp	x29, x30, [sp, #16]
  4034a4:	ldp	x19, x20, [sp, #32]
  4034a8:	ldp	x21, x22, [sp, #48]
  4034ac:	ldp	x23, x24, [sp, #64]
  4034b0:	ldp	x25, x26, [sp, #80]
  4034b4:	add	sp, sp, #0x80
  4034b8:	ret
  4034bc:	bl	40f748 <ferror@plt+0xd078>
  4034c0:	mov	x2, x0
  4034c4:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  4034c8:	adrp	x0, 414000 <ferror@plt+0x11930>
  4034cc:	add	x0, x0, #0x25c
  4034d0:	ldrb	w3, [x1, #836]
  4034d4:	adrp	x1, 414000 <ferror@plt+0x11930>
  4034d8:	add	x1, x1, #0x252
  4034dc:	bl	402600 <printf@plt>
  4034e0:	add	x1, sp, #0x68
  4034e4:	mov	x0, x20
  4034e8:	bl	410fe0 <ferror@plt+0xe910>
  4034ec:	mov	w19, w0
  4034f0:	tbz	w0, #31, 403524 <ferror@plt+0xe54>
  4034f4:	mov	x0, x20
  4034f8:	bl	40f73c <ferror@plt+0xd06c>
  4034fc:	mov	x20, x0
  403500:	neg	w0, w19
  403504:	bl	402310 <strerror@plt>
  403508:	mov	x3, x0
  40350c:	mov	x2, x20
  403510:	adrp	x1, 414000 <ferror@plt+0x11930>
  403514:	mov	w0, #0x3                   	// #3
  403518:	add	x1, x1, #0x266
  40351c:	bl	409530 <ferror@plt+0x6e60>
  403520:	b	40349c <ferror@plt+0xdcc>
  403524:	ldr	x0, [x22, #968]
  403528:	ldr	x20, [sp, #104]
  40352c:	cbz	x0, 4037ac <ferror@plt+0x10dc>
  403530:	adrp	x23, 414000 <ferror@plt+0x11930>
  403534:	add	x23, x23, #0x234
  403538:	mov	x1, x23
  40353c:	bl	402410 <strcmp@plt>
  403540:	mov	w21, w0
  403544:	cbnz	w0, 4037ac <ferror@plt+0x10dc>
  403548:	adrp	x24, 414000 <ferror@plt+0x11930>
  40354c:	mov	x19, x20
  403550:	add	x24, x24, #0x28b
  403554:	str	xzr, [sp, #120]
  403558:	cbnz	x19, 403598 <ferror@plt+0xec8>
  40355c:	adrp	x20, 42d000 <ferror@plt+0x2a930>
  403560:	adrp	x22, 414000 <ferror@plt+0x11930>
  403564:	add	x20, x20, #0x344
  403568:	add	x22, x22, #0x2c2
  40356c:	adrp	x23, 414000 <ferror@plt+0x11930>
  403570:	ldr	x19, [sp, #120]
  403574:	cbnz	x19, 4035fc <ferror@plt+0xf2c>
  403578:	ldr	x0, [sp, #120]
  40357c:	cbnz	x0, 403658 <ferror@plt+0xf88>
  403580:	mov	w19, w21
  403584:	ldr	x0, [sp, #112]
  403588:	cbnz	x0, 4037ec <ferror@plt+0x111c>
  40358c:	ldr	x0, [sp, #104]
  403590:	bl	410fdc <ferror@plt+0xe90c>
  403594:	b	40349c <ferror@plt+0xdcc>
  403598:	mov	x0, x19
  40359c:	bl	410fbc <ferror@plt+0xe8ec>
  4035a0:	mov	x22, x0
  4035a4:	mov	x0, x19
  4035a8:	bl	410fcc <ferror@plt+0xe8fc>
  4035ac:	mov	x25, x0
  4035b0:	mov	x1, x23
  4035b4:	mov	x0, x22
  4035b8:	bl	402410 <strcmp@plt>
  4035bc:	cbz	w0, 4035d0 <ferror@plt+0xf00>
  4035c0:	mov	x1, x24
  4035c4:	mov	x0, x22
  4035c8:	bl	402410 <strcmp@plt>
  4035cc:	cbnz	w0, 4035e8 <ferror@plt+0xf18>
  4035d0:	add	x2, sp, #0x78
  4035d4:	mov	x1, x25
  4035d8:	mov	x0, x22
  4035dc:	bl	4032e0 <ferror@plt+0xc10>
  4035e0:	mov	w21, w0
  4035e4:	tbnz	w0, #31, 403578 <ferror@plt+0xea8>
  4035e8:	mov	x1, x19
  4035ec:	mov	x0, x20
  4035f0:	bl	40bcf8 <ferror@plt+0x9628>
  4035f4:	mov	x19, x0
  4035f8:	b	403558 <ferror@plt+0xe88>
  4035fc:	ldp	x4, x6, [x19, #16]
  403600:	ldp	x0, x2, [x19]
  403604:	str	x0, [sp, #120]
  403608:	ldrb	w5, [x20]
  40360c:	ldr	w1, [x19, #32]
  403610:	cbnz	x4, 40362c <ferror@plt+0xf5c>
  403614:	ldr	w3, [x19, #40]
  403618:	adrp	x0, 414000 <ferror@plt+0x11930>
  40361c:	mov	x4, x6
  403620:	add	x0, x0, #0x294
  403624:	bl	402600 <printf@plt>
  403628:	b	403644 <ferror@plt+0xf74>
  40362c:	ldr	w3, [x19, #36]
  403630:	cbz	x6, 403650 <ferror@plt+0xf80>
  403634:	mov	w7, w5
  403638:	ldr	w5, [x19, #40]
  40363c:	add	x0, x23, #0x2d3
  403640:	bl	402600 <printf@plt>
  403644:	mov	x0, x19
  403648:	bl	402480 <free@plt>
  40364c:	b	403570 <ferror@plt+0xea0>
  403650:	mov	x0, x22
  403654:	b	403624 <ferror@plt+0xf54>
  403658:	ldr	x1, [x0]
  40365c:	str	x1, [sp, #120]
  403660:	bl	402480 <free@plt>
  403664:	b	403578 <ferror@plt+0xea8>
  403668:	mov	x0, x20
  40366c:	bl	410fbc <ferror@plt+0xe8ec>
  403670:	mov	x21, x0
  403674:	mov	x0, x20
  403678:	bl	410fcc <ferror@plt+0xe8fc>
  40367c:	mov	x23, x0
  403680:	ldr	x0, [x22, #968]
  403684:	cbz	x0, 403714 <ferror@plt+0x1044>
  403688:	mov	x1, x21
  40368c:	bl	402410 <strcmp@plt>
  403690:	cbnz	w0, 4036ac <ferror@plt+0xfdc>
  403694:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403698:	mov	x1, x23
  40369c:	ldrb	w2, [x0, #836]
  4036a0:	adrp	x0, 414000 <ferror@plt+0x11930>
  4036a4:	add	x0, x0, #0x2a6
  4036a8:	bl	402600 <printf@plt>
  4036ac:	ldr	x0, [sp, #104]
  4036b0:	mov	x1, x20
  4036b4:	bl	40bcf8 <ferror@plt+0x9628>
  4036b8:	mov	x20, x0
  4036bc:	cbnz	x20, 403668 <ferror@plt+0xf98>
  4036c0:	ldr	x0, [x22, #968]
  4036c4:	cbnz	x0, 403584 <ferror@plt+0xeb4>
  4036c8:	adrp	x22, 42d000 <ferror@plt+0x2a930>
  4036cc:	adrp	x21, 414000 <ferror@plt+0x11930>
  4036d0:	add	x22, x22, #0x344
  4036d4:	add	x21, x21, #0x2b7
  4036d8:	adrp	x23, 414000 <ferror@plt+0x11930>
  4036dc:	ldr	x20, [sp, #112]
  4036e0:	cbz	x20, 403584 <ferror@plt+0xeb4>
  4036e4:	ldp	x5, x7, [x20, #16]
  4036e8:	ldp	x0, x3, [x20]
  4036ec:	str	x0, [sp, #112]
  4036f0:	ldrb	w6, [x22]
  4036f4:	ldr	w2, [x20, #32]
  4036f8:	cbnz	x5, 4037c0 <ferror@plt+0x10f0>
  4036fc:	ldr	w4, [x20, #40]
  403700:	mov	x5, x7
  403704:	mov	x1, x21
  403708:	add	x0, x23, #0x2bd
  40370c:	bl	402600 <printf@plt>
  403710:	b	4037e0 <ferror@plt+0x1110>
  403714:	mov	x1, x24
  403718:	mov	x0, x21
  40371c:	bl	402410 <strcmp@plt>
  403720:	cbz	w0, 403734 <ferror@plt+0x1064>
  403724:	mov	x1, x25
  403728:	mov	x0, x21
  40372c:	bl	402410 <strcmp@plt>
  403730:	cbnz	w0, 403750 <ferror@plt+0x1080>
  403734:	add	x2, sp, #0x70
  403738:	mov	x1, x23
  40373c:	mov	x0, x21
  403740:	bl	4032e0 <ferror@plt+0xc10>
  403744:	mov	w19, w0
  403748:	tbz	w0, #31, 4036ac <ferror@plt+0xfdc>
  40374c:	b	403584 <ferror@plt+0xeb4>
  403750:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403754:	ldrb	w26, [x0, #836]
  403758:	cbnz	w26, 403778 <ferror@plt+0x10a8>
  40375c:	mov	x2, x23
  403760:	mov	x1, x21
  403764:	mov	w3, #0x0                   	// #0
  403768:	adrp	x0, 414000 <ferror@plt+0x11930>
  40376c:	add	x0, x0, #0x2a3
  403770:	bl	402600 <printf@plt>
  403774:	b	4036ac <ferror@plt+0xfdc>
  403778:	mov	x0, x21
  40377c:	bl	4020a0 <strlen@plt>
  403780:	mov	w5, w26
  403784:	mov	x4, x23
  403788:	mov	x1, x21
  40378c:	adrp	x3, 417000 <ferror@plt+0x14930>
  403790:	mov	w2, #0xf                   	// #15
  403794:	add	x3, x3, #0xc6c
  403798:	sub	w2, w2, w0
  40379c:	adrp	x0, 414000 <ferror@plt+0x11930>
  4037a0:	add	x0, x0, #0x2ab
  4037a4:	bl	402600 <printf@plt>
  4037a8:	b	4036ac <ferror@plt+0xfdc>
  4037ac:	adrp	x24, 414000 <ferror@plt+0x11930>
  4037b0:	adrp	x25, 414000 <ferror@plt+0x11930>
  4037b4:	add	x24, x24, #0x234
  4037b8:	add	x25, x25, #0x28b
  4037bc:	b	4036bc <ferror@plt+0xfec>
  4037c0:	ldr	w4, [x20, #36]
  4037c4:	cbz	x7, 403704 <ferror@plt+0x1034>
  4037c8:	str	w6, [sp]
  4037cc:	adrp	x0, 414000 <ferror@plt+0x11930>
  4037d0:	mov	x1, x21
  4037d4:	add	x0, x0, #0x2ce
  4037d8:	ldr	w6, [x20, #40]
  4037dc:	bl	402600 <printf@plt>
  4037e0:	mov	x0, x20
  4037e4:	bl	402480 <free@plt>
  4037e8:	b	4036dc <ferror@plt+0x100c>
  4037ec:	ldr	x1, [x0]
  4037f0:	str	x1, [sp, #112]
  4037f4:	bl	402480 <free@plt>
  4037f8:	b	403584 <ferror@plt+0xeb4>
  4037fc:	mov	x12, #0x1200                	// #4608
  403800:	sub	sp, sp, x12
  403804:	stp	x29, x30, [sp]
  403808:	mov	x29, sp
  40380c:	stp	x21, x22, [sp, #32]
  403810:	adrp	x21, 414000 <ferror@plt+0x11930>
  403814:	adrp	x22, 414000 <ferror@plt+0x11930>
  403818:	add	x21, x21, #0x678
  40381c:	add	x22, x22, #0x7f8
  403820:	stp	x23, x24, [sp, #48]
  403824:	adrp	x23, 414000 <ferror@plt+0x11930>
  403828:	mov	w24, w0
  40382c:	add	x23, x23, #0x620
  403830:	stp	x25, x26, [sp, #64]
  403834:	mov	x25, x1
  403838:	stp	x19, x20, [sp, #16]
  40383c:	mov	x20, #0x0                   	// #0
  403840:	mov	x19, #0x0                   	// #0
  403844:	stp	x27, x28, [sp, #80]
  403848:	str	xzr, [sp, #104]
  40384c:	mov	x2, x22
  403850:	add	x4, sp, #0x200
  403854:	mov	x3, x21
  403858:	mov	x1, x25
  40385c:	mov	w0, w24
  403860:	str	wzr, [sp, #512]
  403864:	bl	4023f0 <getopt_long@plt>
  403868:	mov	w2, w0
  40386c:	cmn	w0, #0x1
  403870:	b.eq	4039b4 <ferror@plt+0x12e4>  // b.none
  403874:	cmp	w0, #0x70
  403878:	b.gt	40389c <ferror@plt+0x11cc>
  40387c:	cmp	w0, #0x55
  403880:	b.gt	4038b4 <ferror@plt+0x11e4>
  403884:	cmp	w0, #0x3f
  403888:	b.eq	4038ac <ferror@plt+0x11dc>  // b.none
  40388c:	cmp	w0, #0x46
  403890:	b.eq	403930 <ferror@plt+0x1260>  // b.none
  403894:	cmp	w0, #0x30
  403898:	b.eq	403924 <ferror@plt+0x1254>  // b.none
  40389c:	adrp	x1, 413000 <ferror@plt+0x10930>
  4038a0:	mov	w0, #0x3                   	// #3
  4038a4:	add	x1, x1, #0xaaf
  4038a8:	bl	409530 <ferror@plt+0x6e60>
  4038ac:	mov	w0, #0x1                   	// #1
  4038b0:	b	403974 <ferror@plt+0x12a4>
  4038b4:	sub	w0, w0, #0x56
  4038b8:	cmp	w0, #0x1a
  4038bc:	b.hi	40389c <ferror@plt+0x11cc>  // b.pmore
  4038c0:	ldrb	w0, [x23, w0, uxtw]
  4038c4:	adr	x1, 4038d0 <ferror@plt+0x1200>
  4038c8:	add	x0, x1, w0, sxtb #2
  4038cc:	br	x0
  4038d0:	adrp	x0, 414000 <ferror@plt+0x11930>
  4038d4:	add	x0, x0, #0x2e6
  4038d8:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  4038dc:	str	x0, [x1, #968]
  4038e0:	b	40384c <ferror@plt+0x117c>
  4038e4:	adrp	x0, 414000 <ferror@plt+0x11930>
  4038e8:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  4038ec:	add	x0, x0, #0x2ed
  4038f0:	b	4038dc <ferror@plt+0x120c>
  4038f4:	adrp	x0, 414000 <ferror@plt+0x11930>
  4038f8:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  4038fc:	add	x0, x0, #0x2f9
  403900:	b	4038dc <ferror@plt+0x120c>
  403904:	adrp	x0, 414000 <ferror@plt+0x11930>
  403908:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  40390c:	add	x0, x0, #0x234
  403910:	b	4038dc <ferror@plt+0x120c>
  403914:	adrp	x0, 414000 <ferror@plt+0x11930>
  403918:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  40391c:	add	x0, x0, #0x249
  403920:	b	4038dc <ferror@plt+0x120c>
  403924:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403928:	strb	wzr, [x0, #836]
  40392c:	b	40384c <ferror@plt+0x117c>
  403930:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403934:	ldr	x1, [x0, #928]
  403938:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  40393c:	str	x1, [x0, #968]
  403940:	b	40384c <ferror@plt+0x117c>
  403944:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403948:	ldr	x19, [x0, #928]
  40394c:	b	40384c <ferror@plt+0x117c>
  403950:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403954:	ldr	x20, [x0, #928]
  403958:	b	40384c <ferror@plt+0x117c>
  40395c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403960:	ldr	x1, [x0, #952]
  403964:	adrp	x0, 414000 <ferror@plt+0x11930>
  403968:	add	x0, x0, #0x301
  40396c:	bl	402600 <printf@plt>
  403970:	mov	w0, #0x0                   	// #0
  403974:	mov	x12, #0x1200                	// #4608
  403978:	ldp	x29, x30, [sp]
  40397c:	ldp	x19, x20, [sp, #16]
  403980:	ldp	x21, x22, [sp, #32]
  403984:	ldp	x23, x24, [sp, #48]
  403988:	ldp	x25, x26, [sp, #64]
  40398c:	ldp	x27, x28, [sp, #80]
  403990:	add	sp, sp, x12
  403994:	ret
  403998:	adrp	x0, 413000 <ferror@plt+0x10930>
  40399c:	add	x0, x0, #0xa77
  4039a0:	bl	4023b0 <puts@plt>
  4039a4:	adrp	x0, 413000 <ferror@plt+0x10930>
  4039a8:	add	x0, x0, #0xa87
  4039ac:	bl	4023b0 <puts@plt>
  4039b0:	b	403970 <ferror@plt+0x12a0>
  4039b4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4039b8:	mov	x21, x0
  4039bc:	ldr	w1, [x0, #936]
  4039c0:	cmp	w1, w24
  4039c4:	b.lt	4039dc <ferror@plt+0x130c>  // b.tstop
  4039c8:	adrp	x1, 414000 <ferror@plt+0x11930>
  4039cc:	add	x1, x1, #0x572
  4039d0:	mov	w0, #0x3                   	// #3
  4039d4:	bl	409530 <ferror@plt+0x6e60>
  4039d8:	b	4038ac <ferror@plt+0x11dc>
  4039dc:	orr	x0, x19, x20
  4039e0:	cbz	x0, 403a30 <ferror@plt+0x1360>
  4039e4:	cbnz	x20, 4039f0 <ferror@plt+0x1320>
  4039e8:	adrp	x20, 417000 <ferror@plt+0x14930>
  4039ec:	add	x20, x20, #0xc6c
  4039f0:	cbnz	x19, 403a10 <ferror@plt+0x1340>
  4039f4:	add	x0, sp, #0x78
  4039f8:	bl	402630 <uname@plt>
  4039fc:	tbz	w0, #31, 403a0c <ferror@plt+0x133c>
  403a00:	adrp	x1, 414000 <ferror@plt+0x11930>
  403a04:	add	x1, x1, #0x58f
  403a08:	b	4039d0 <ferror@plt+0x1300>
  403a0c:	add	x19, sp, #0xfa
  403a10:	mov	x4, x19
  403a14:	mov	x3, x20
  403a18:	add	x0, sp, #0x200
  403a1c:	adrp	x2, 414000 <ferror@plt+0x11930>
  403a20:	mov	x1, #0x1000                	// #4096
  403a24:	add	x2, x2, #0x5a3
  403a28:	bl	4021d0 <snprintf@plt>
  403a2c:	add	x0, sp, #0x200
  403a30:	add	x1, sp, #0x68
  403a34:	bl	40af68 <ferror@plt+0x8898>
  403a38:	mov	x22, x0
  403a3c:	cbnz	x0, 403a4c <ferror@plt+0x137c>
  403a40:	adrp	x1, 413000 <ferror@plt+0x10930>
  403a44:	add	x1, x1, #0xbee
  403a48:	b	4039d0 <ferror@plt+0x1300>
  403a4c:	ldrsw	x26, [x21, #936]
  403a50:	adrp	x27, 414000 <ferror@plt+0x11930>
  403a54:	add	x27, x27, #0x5b5
  403a58:	mov	w20, #0x0                   	// #0
  403a5c:	cmp	w24, w26
  403a60:	b.gt	403a74 <ferror@plt+0x13a4>
  403a64:	mov	x0, x22
  403a68:	bl	40b8e4 <ferror@plt+0x9214>
  403a6c:	lsr	w0, w20, #31
  403a70:	b	403974 <ferror@plt+0x12a4>
  403a74:	ldr	x21, [x25, x26, lsl #3]
  403a78:	add	x1, sp, #0x78
  403a7c:	mov	x0, x21
  403a80:	bl	413908 <ferror@plt+0x11238>
  403a84:	cbz	w0, 403ab4 <ferror@plt+0x13e4>
  403a88:	add	x2, sp, #0x78
  403a8c:	mov	x1, x21
  403a90:	mov	x0, x22
  403a94:	str	xzr, [sp, #120]
  403a98:	bl	40f3dc <ferror@plt+0xcd0c>
  403a9c:	mov	w19, w0
  403aa0:	tbz	w0, #31, 403b2c <ferror@plt+0x145c>
  403aa4:	adrp	x1, 414000 <ferror@plt+0x11930>
  403aa8:	mov	x2, x21
  403aac:	add	x1, x1, #0x5d0
  403ab0:	b	403b00 <ferror@plt+0x1430>
  403ab4:	ldr	w0, [sp, #136]
  403ab8:	and	w0, w0, #0xf000
  403abc:	cmp	w0, #0x8, lsl #12
  403ac0:	b.ne	403a88 <ferror@plt+0x13b8>  // b.any
  403ac4:	mov	x0, x21
  403ac8:	bl	4020a0 <strlen@plt>
  403acc:	mov	x1, x0
  403ad0:	mov	x0, x21
  403ad4:	bl	40a588 <ferror@plt+0x7eb8>
  403ad8:	tst	w0, #0xff
  403adc:	b.eq	403a88 <ferror@plt+0x13b8>  // b.none
  403ae0:	add	x2, sp, #0x78
  403ae4:	mov	x1, x21
  403ae8:	mov	x0, x22
  403aec:	bl	40ef14 <ferror@plt+0xc844>
  403af0:	mov	w19, w0
  403af4:	tbz	w0, #31, 403b0c <ferror@plt+0x143c>
  403af8:	mov	x2, x21
  403afc:	mov	x1, x27
  403b00:	mov	w0, #0x3                   	// #3
  403b04:	bl	409530 <ferror@plt+0x6e60>
  403b08:	b	403b20 <ferror@plt+0x1450>
  403b0c:	ldr	x0, [sp, #120]
  403b10:	bl	403434 <ferror@plt+0xd64>
  403b14:	mov	w19, w0
  403b18:	ldr	x0, [sp, #120]
  403b1c:	bl	40f360 <ferror@plt+0xcc90>
  403b20:	cmp	w19, #0x0
  403b24:	csel	w19, w19, w20, lt  // lt = tstop
  403b28:	b	403b4c <ferror@plt+0x147c>
  403b2c:	ldr	x2, [sp, #120]
  403b30:	cbnz	x2, 403b58 <ferror@plt+0x1488>
  403b34:	mov	w19, #0xfffffffe            	// #-2
  403b38:	mov	x2, x21
  403b3c:	adrp	x1, 414000 <ferror@plt+0x11930>
  403b40:	mov	w0, #0x3                   	// #3
  403b44:	add	x1, x1, #0x5ec
  403b48:	bl	409530 <ferror@plt+0x6e60>
  403b4c:	add	x26, x26, #0x1
  403b50:	mov	w20, w19
  403b54:	b	403a5c <ferror@plt+0x138c>
  403b58:	add	x3, sp, #0x70
  403b5c:	mov	x0, x22
  403b60:	mov	w1, #0x2                   	// #2
  403b64:	bl	40fb28 <ferror@plt+0xd458>
  403b68:	mov	w19, w0
  403b6c:	ldr	x0, [sp, #120]
  403b70:	bl	40f0ac <ferror@plt+0xc9dc>
  403b74:	tbz	w19, #31, 403b8c <ferror@plt+0x14bc>
  403b78:	adrp	x1, 414000 <ferror@plt+0x11930>
  403b7c:	mov	w0, #0x3                   	// #3
  403b80:	add	x1, x1, #0x602
  403b84:	bl	409530 <ferror@plt+0x6e60>
  403b88:	b	403b20 <ferror@plt+0x1450>
  403b8c:	ldr	x23, [sp, #112]
  403b90:	cbz	x23, 403b34 <ferror@plt+0x1464>
  403b94:	mov	x0, x23
  403b98:	bl	40f72c <ferror@plt+0xd05c>
  403b9c:	mov	x28, x0
  403ba0:	bl	403434 <ferror@plt+0xd64>
  403ba4:	mov	w21, w0
  403ba8:	mov	x0, x28
  403bac:	bl	40f360 <ferror@plt+0xcc90>
  403bb0:	ldr	x0, [sp, #112]
  403bb4:	cmp	w21, #0x0
  403bb8:	mov	x1, x23
  403bbc:	csel	w19, w19, w21, ge  // ge = tcont
  403bc0:	bl	40bcf8 <ferror@plt+0x9628>
  403bc4:	mov	x23, x0
  403bc8:	cbnz	x0, 403b94 <ferror@plt+0x14c4>
  403bcc:	ldr	x0, [sp, #112]
  403bd0:	bl	40f0ac <ferror@plt+0xc9dc>
  403bd4:	b	403b20 <ferror@plt+0x1450>
  403bd8:	stp	x29, x30, [sp, #-48]!
  403bdc:	mov	x29, sp
  403be0:	stp	x19, x20, [sp, #16]
  403be4:	adrp	x19, 414000 <ferror@plt+0x11930>
  403be8:	add	x19, x19, #0x92f
  403bec:	mov	x20, x0
  403bf0:	mov	x0, x19
  403bf4:	bl	402640 <getenv@plt>
  403bf8:	cbnz	x0, 403c18 <ferror@plt+0x1548>
  403bfc:	mov	x1, x20
  403c00:	mov	x0, x19
  403c04:	mov	w2, #0x1                   	// #1
  403c08:	bl	402110 <setenv@plt>
  403c0c:	ldp	x19, x20, [sp, #16]
  403c10:	ldp	x29, x30, [sp], #48
  403c14:	ret
  403c18:	mov	x2, x0
  403c1c:	adrp	x1, 414000 <ferror@plt+0x11930>
  403c20:	mov	x3, x20
  403c24:	add	x1, x1, #0x940
  403c28:	add	x0, sp, #0x28
  403c2c:	bl	4021a0 <asprintf@plt>
  403c30:	tbz	w0, #31, 403c48 <ferror@plt+0x1578>
  403c34:	adrp	x1, 414000 <ferror@plt+0x11930>
  403c38:	mov	w0, #0x3                   	// #3
  403c3c:	add	x1, x1, #0x946
  403c40:	bl	409530 <ferror@plt+0x6e60>
  403c44:	b	403c0c <ferror@plt+0x153c>
  403c48:	ldr	x1, [sp, #40]
  403c4c:	mov	x0, x19
  403c50:	mov	w2, #0x1                   	// #1
  403c54:	bl	402110 <setenv@plt>
  403c58:	tbz	w0, #31, 403c70 <ferror@plt+0x15a0>
  403c5c:	ldr	x2, [sp, #40]
  403c60:	adrp	x1, 414000 <ferror@plt+0x11930>
  403c64:	mov	w0, #0x3                   	// #3
  403c68:	add	x1, x1, #0x973
  403c6c:	bl	409530 <ferror@plt+0x6e60>
  403c70:	ldr	x0, [sp, #40]
  403c74:	bl	402480 <free@plt>
  403c78:	b	403c0c <ferror@plt+0x153c>
  403c7c:	stp	x29, x30, [sp, #-288]!
  403c80:	mov	x29, sp
  403c84:	stp	x1, x2, [sp, #232]
  403c88:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  403c8c:	ldr	w1, [x1, #976]
  403c90:	str	x19, [sp, #16]
  403c94:	str	q0, [sp, #96]
  403c98:	str	q1, [sp, #112]
  403c9c:	str	q2, [sp, #128]
  403ca0:	str	q3, [sp, #144]
  403ca4:	str	q4, [sp, #160]
  403ca8:	str	q5, [sp, #176]
  403cac:	str	q6, [sp, #192]
  403cb0:	str	q7, [sp, #208]
  403cb4:	stp	x3, x4, [sp, #248]
  403cb8:	stp	x5, x6, [sp, #264]
  403cbc:	str	x7, [sp, #280]
  403cc0:	cbnz	w1, 403cd4 <ferror@plt+0x1604>
  403cc4:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  403cc8:	ldr	w1, [x1, #844]
  403ccc:	cmp	w1, #0x4
  403cd0:	b.le	403d20 <ferror@plt+0x1650>
  403cd4:	add	x1, sp, #0x120
  403cd8:	stp	x1, x1, [sp, #64]
  403cdc:	add	x1, sp, #0xe0
  403ce0:	str	x1, [sp, #80]
  403ce4:	mov	w1, #0xffffffc8            	// #-56
  403ce8:	str	w1, [sp, #88]
  403cec:	mov	w1, #0xffffff80            	// #-128
  403cf0:	str	w1, [sp, #92]
  403cf4:	adrp	x19, 42d000 <ferror@plt+0x2a930>
  403cf8:	ldp	x2, x3, [sp, #64]
  403cfc:	stp	x2, x3, [sp, #32]
  403d00:	mov	x1, x0
  403d04:	ldp	x2, x3, [sp, #80]
  403d08:	stp	x2, x3, [sp, #48]
  403d0c:	ldr	x0, [x19, #944]
  403d10:	add	x2, sp, #0x20
  403d14:	bl	4025e0 <vfprintf@plt>
  403d18:	ldr	x0, [x19, #944]
  403d1c:	bl	402510 <fflush@plt>
  403d20:	ldr	x19, [sp, #16]
  403d24:	ldp	x29, x30, [sp], #288
  403d28:	ret
  403d2c:	stp	x29, x30, [sp, #-48]!
  403d30:	mov	x29, sp
  403d34:	stp	x19, x20, [sp, #16]
  403d38:	mov	x20, x0
  403d3c:	stp	x21, x22, [sp, #32]
  403d40:	bl	40f73c <ferror@plt+0xd06c>
  403d44:	mov	x21, x0
  403d48:	mov	x0, x20
  403d4c:	bl	40f73c <ferror@plt+0xd06c>
  403d50:	mov	x1, x0
  403d54:	adrp	x0, 414000 <ferror@plt+0x11930>
  403d58:	add	x0, x0, #0x99d
  403d5c:	bl	403c7c <ferror@plt+0x15ac>
  403d60:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403d64:	ldr	w0, [x0, #980]
  403d68:	cbnz	w0, 403e28 <ferror@plt+0x1758>
  403d6c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403d70:	mov	w1, #0x200                 	// #512
  403d74:	ldr	w0, [x0, #988]
  403d78:	cmp	w0, #0x0
  403d7c:	csel	w1, w0, w1, eq  // eq = none
  403d80:	mov	x0, x20
  403d84:	bl	40f818 <ferror@plt+0xd148>
  403d88:	mov	w19, w0
  403d8c:	cmn	w0, #0x11
  403d90:	b.ne	403db8 <ferror@plt+0x16e8>  // b.any
  403d94:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403d98:	ldr	w0, [x0, #984]
  403d9c:	cbz	w0, 403e20 <ferror@plt+0x1750>
  403da0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403da4:	adrp	x1, 414000 <ferror@plt+0x11930>
  403da8:	mov	x2, x21
  403dac:	add	x1, x1, #0x9a7
  403db0:	ldr	w0, [x0, #840]
  403db4:	bl	409530 <ferror@plt+0x6e60>
  403db8:	mov	x0, x20
  403dbc:	bl	40f638 <ferror@plt+0xcf68>
  403dc0:	mov	x20, x0
  403dc4:	cbz	x0, 403e0c <ferror@plt+0x173c>
  403dc8:	mov	x21, x0
  403dcc:	mov	x0, x21
  403dd0:	bl	40f72c <ferror@plt+0xd05c>
  403dd4:	mov	x22, x0
  403dd8:	bl	410c9c <ferror@plt+0xe5cc>
  403ddc:	cbnz	w0, 403de8 <ferror@plt+0x1718>
  403de0:	mov	x0, x22
  403de4:	bl	403d2c <ferror@plt+0x165c>
  403de8:	mov	x0, x22
  403dec:	bl	40f360 <ferror@plt+0xcc90>
  403df0:	mov	x1, x21
  403df4:	mov	x0, x20
  403df8:	bl	40bcf8 <ferror@plt+0x9628>
  403dfc:	mov	x21, x0
  403e00:	cbnz	x0, 403dcc <ferror@plt+0x16fc>
  403e04:	mov	x0, x20
  403e08:	bl	40f0ac <ferror@plt+0xc9dc>
  403e0c:	mov	w0, w19
  403e10:	ldp	x19, x20, [sp, #16]
  403e14:	ldp	x21, x22, [sp, #32]
  403e18:	ldp	x29, x30, [sp], #48
  403e1c:	ret
  403e20:	mov	w19, #0x0                   	// #0
  403e24:	b	403db8 <ferror@plt+0x16e8>
  403e28:	mov	w19, #0x0                   	// #0
  403e2c:	b	403e0c <ferror@plt+0x173c>
  403e30:	stp	x29, x30, [sp, #-112]!
  403e34:	mov	x29, sp
  403e38:	stp	x19, x20, [sp, #16]
  403e3c:	mov	x19, x0
  403e40:	stp	x21, x22, [sp, #32]
  403e44:	mov	x21, x1
  403e48:	stp	x23, x24, [sp, #48]
  403e4c:	mov	x24, x2
  403e50:	add	x2, sp, #0x68
  403e54:	stp	x25, x26, [sp, #64]
  403e58:	stp	x27, x28, [sp, #80]
  403e5c:	str	xzr, [sp, #104]
  403e60:	bl	40f3dc <ferror@plt+0xcd0c>
  403e64:	ldr	x22, [sp, #104]
  403e68:	cbz	x22, 403e74 <ferror@plt+0x17a4>
  403e6c:	mov	w20, w0
  403e70:	tbz	w0, #31, 403ed0 <ferror@plt+0x1800>
  403e74:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403e78:	ldr	w20, [x0, #840]
  403e7c:	cbz	x19, 403ec4 <ferror@plt+0x17f4>
  403e80:	mov	x0, x19
  403e84:	bl	40ad30 <ferror@plt+0x8660>
  403e88:	mov	x3, x0
  403e8c:	mov	w0, w20
  403e90:	mov	w20, #0xfffffffe            	// #-2
  403e94:	mov	x2, x21
  403e98:	adrp	x1, 414000 <ferror@plt+0x11930>
  403e9c:	add	x1, x1, #0x9ce
  403ea0:	bl	409530 <ferror@plt+0x6e60>
  403ea4:	mov	w0, w20
  403ea8:	ldp	x19, x20, [sp, #16]
  403eac:	ldp	x21, x22, [sp, #32]
  403eb0:	ldp	x23, x24, [sp, #48]
  403eb4:	ldp	x25, x26, [sp, #64]
  403eb8:	ldp	x27, x28, [sp, #80]
  403ebc:	ldp	x29, x30, [sp], #112
  403ec0:	ret
  403ec4:	adrp	x3, 414000 <ferror@plt+0x11930>
  403ec8:	add	x3, x3, #0x9c4
  403ecc:	b	403e8c <ferror@plt+0x17bc>
  403ed0:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  403ed4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403ed8:	ldr	w3, [x1, #1008]
  403edc:	mov	w1, #0x2                   	// #2
  403ee0:	ldr	w0, [x0, #988]
  403ee4:	orr	w3, w0, w3
  403ee8:	cmp	w3, #0x0
  403eec:	csel	w3, w3, w1, eq  // eq = none
  403ef0:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  403ef4:	ldr	w1, [x1, #1012]
  403ef8:	orr	w0, w0, w1
  403efc:	cbz	w0, 403f04 <ferror@plt+0x1834>
  403f00:	orr	w3, w3, #0x1
  403f04:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403f08:	ldr	w0, [x0, #992]
  403f0c:	cbz	w0, 403f14 <ferror@plt+0x1844>
  403f10:	orr	w3, w3, #0x4
  403f14:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403f18:	ldr	w0, [x0, #996]
  403f1c:	cbz	w0, 403f24 <ferror@plt+0x1854>
  403f20:	orr	w3, w3, #0x8
  403f24:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403f28:	ldr	w0, [x0, #980]
  403f2c:	cbz	w0, 403f34 <ferror@plt+0x1864>
  403f30:	orr	w3, w3, #0x10
  403f34:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403f38:	ldr	w0, [x0, #976]
  403f3c:	cbnz	w0, 403ff4 <ferror@plt+0x1924>
  403f40:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403f44:	adrp	x21, 404000 <ferror@plt+0x1930>
  403f48:	add	x21, x21, #0x80
  403f4c:	ldr	w0, [x0, #844]
  403f50:	cmp	w0, #0x4
  403f54:	csel	x21, x21, xzr, gt
  403f58:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403f5c:	orr	w19, w3, #0x40000
  403f60:	orr	w3, w3, #0x60000
  403f64:	ldr	w0, [x0, #1016]
  403f68:	cmp	w0, #0x0
  403f6c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  403f70:	csel	w19, w3, w19, ne  // ne = any
  403f74:	ldr	w0, [x0, #984]
  403f78:	cbz	w0, 403f80 <ferror@plt+0x18b0>
  403f7c:	orr	w19, w19, #0x20
  403f80:	adrp	x25, 42d000 <ferror@plt+0x2a930>
  403f84:	adrp	x26, 414000 <ferror@plt+0x11930>
  403f88:	adrp	x27, 414000 <ferror@plt+0x11930>
  403f8c:	add	x25, x25, #0x3e8
  403f90:	add	x26, x26, #0x9f3
  403f94:	add	x27, x27, #0xa77
  403f98:	mov	x0, x22
  403f9c:	bl	40f72c <ferror@plt+0xd05c>
  403fa0:	ldr	w1, [x25]
  403fa4:	mov	x23, x0
  403fa8:	cbz	w1, 404000 <ferror@plt+0x1930>
  403fac:	bl	40f73c <ferror@plt+0xd06c>
  403fb0:	bl	4023b0 <puts@plt>
  403fb4:	tbz	w20, #31, 404078 <ferror@plt+0x19a8>
  403fb8:	cmn	w20, #0x11
  403fbc:	b.eq	404020 <ferror@plt+0x1950>  // b.none
  403fc0:	cmn	w20, #0x2
  403fc4:	b.eq	404060 <ferror@plt+0x1990>  // b.none
  403fc8:	mov	x0, x23
  403fcc:	bl	40f73c <ferror@plt+0xd06c>
  403fd0:	mov	x28, x0
  403fd4:	neg	w0, w20
  403fd8:	bl	402310 <strerror@plt>
  403fdc:	mov	x3, x0
  403fe0:	mov	x2, x28
  403fe4:	mov	x1, x27
  403fe8:	mov	w0, #0x3                   	// #3
  403fec:	bl	409530 <ferror@plt+0x6e60>
  403ff0:	b	404038 <ferror@plt+0x1968>
  403ff4:	adrp	x21, 404000 <ferror@plt+0x1930>
  403ff8:	add	x21, x21, #0x80
  403ffc:	b	403f58 <ferror@plt+0x1888>
  404000:	mov	x5, x21
  404004:	mov	x2, x24
  404008:	mov	w1, w19
  40400c:	mov	x4, #0x0                   	// #0
  404010:	mov	x3, #0x0                   	// #0
  404014:	bl	4104d8 <ferror@plt+0xde08>
  404018:	mov	w20, w0
  40401c:	b	403fb4 <ferror@plt+0x18e4>
  404020:	mov	x0, x23
  404024:	bl	40f73c <ferror@plt+0xd06c>
  404028:	mov	x1, x26
  40402c:	mov	x2, x0
  404030:	mov	w0, #0x3                   	// #3
  404034:	bl	409530 <ferror@plt+0x6e60>
  404038:	mov	x0, x23
  40403c:	bl	40f360 <ferror@plt+0xcc90>
  404040:	ldr	x0, [sp, #104]
  404044:	mov	x1, x22
  404048:	bl	40bcf8 <ferror@plt+0x9628>
  40404c:	mov	x22, x0
  404050:	cbnz	x0, 403f98 <ferror@plt+0x18c8>
  404054:	ldr	x0, [sp, #104]
  404058:	bl	40f0ac <ferror@plt+0xc9dc>
  40405c:	b	403ea4 <ferror@plt+0x17d4>
  404060:	mov	x0, x23
  404064:	bl	40f73c <ferror@plt+0xd06c>
  404068:	adrp	x1, 414000 <ferror@plt+0x11930>
  40406c:	mov	x2, x0
  404070:	add	x1, x1, #0xa24
  404074:	b	404030 <ferror@plt+0x1960>
  404078:	mov	w20, #0x0                   	// #0
  40407c:	b	404038 <ferror@plt+0x1968>
  404080:	stp	x29, x30, [sp, #-32]!
  404084:	tst	w1, #0xff
  404088:	mov	x29, sp
  40408c:	stp	x19, x20, [sp, #16]
  404090:	mov	x20, x2
  404094:	b.eq	4040b8 <ferror@plt+0x19e8>  // b.none
  404098:	bl	40fd60 <ferror@plt+0xd690>
  40409c:	mov	x1, x0
  4040a0:	mov	x2, x20
  4040a4:	adrp	x0, 414000 <ferror@plt+0x11930>
  4040a8:	add	x0, x0, #0xa92
  4040ac:	ldp	x19, x20, [sp, #16]
  4040b0:	ldp	x29, x30, [sp], #32
  4040b4:	b	402600 <printf@plt>
  4040b8:	mov	x19, x0
  4040bc:	bl	40f748 <ferror@plt+0xd078>
  4040c0:	cbnz	x0, 4040f0 <ferror@plt+0x1a20>
  4040c4:	mov	x0, x19
  4040c8:	bl	410490 <ferror@plt+0xddc0>
  4040cc:	cbnz	w0, 40410c <ferror@plt+0x1a3c>
  4040d0:	mov	x0, x19
  4040d4:	bl	40f73c <ferror@plt+0xd06c>
  4040d8:	ldp	x19, x20, [sp, #16]
  4040dc:	mov	x1, x0
  4040e0:	ldp	x29, x30, [sp], #32
  4040e4:	adrp	x0, 414000 <ferror@plt+0x11930>
  4040e8:	add	x0, x0, #0xaa1
  4040ec:	b	402600 <printf@plt>
  4040f0:	mov	x0, x19
  4040f4:	bl	40f748 <ferror@plt+0xd078>
  4040f8:	mov	x2, x20
  4040fc:	mov	x1, x0
  404100:	adrp	x0, 414000 <ferror@plt+0x11930>
  404104:	add	x0, x0, #0xaad
  404108:	b	4040ac <ferror@plt+0x19dc>
  40410c:	ldp	x19, x20, [sp, #16]
  404110:	ldp	x29, x30, [sp], #32
  404114:	ret
  404118:	stp	x29, x30, [sp, #-112]!
  40411c:	mov	x29, sp
  404120:	stp	x19, x20, [sp, #16]
  404124:	mov	x20, x0
  404128:	stp	x21, x22, [sp, #32]
  40412c:	stp	x23, x24, [sp, #48]
  404130:	and	w23, w1, #0xff
  404134:	stp	x25, x26, [sp, #64]
  404138:	str	x27, [sp, #80]
  40413c:	bl	40f73c <ferror@plt+0xd06c>
  404140:	mov	x22, x0
  404144:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404148:	stp	xzr, xzr, [sp, #96]
  40414c:	ldr	w0, [x0, #992]
  404150:	cbz	w0, 4041ac <ferror@plt+0x1adc>
  404154:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404158:	ldr	w0, [x0, #996]
  40415c:	cbnz	w0, 404310 <ferror@plt+0x1c40>
  404160:	mov	x0, x20
  404164:	bl	410490 <ferror@plt+0xddc0>
  404168:	cmp	w0, #0x0
  40416c:	b.ge	404318 <ferror@plt+0x1c48>  // b.tcont
  404170:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404174:	ldr	w19, [x0, #984]
  404178:	cbz	w19, 404198 <ferror@plt+0x1ac8>
  40417c:	adrp	x1, 414000 <ferror@plt+0x11930>
  404180:	mov	x2, x22
  404184:	add	x1, x1, #0x9a7
  404188:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  40418c:	mov	w19, #0xfffffffe            	// #-2
  404190:	ldr	w0, [x0, #840]
  404194:	bl	409530 <ferror@plt+0x6e60>
  404198:	ldr	x0, [sp, #96]
  40419c:	bl	40f0ac <ferror@plt+0xc9dc>
  4041a0:	ldr	x0, [sp, #104]
  4041a4:	bl	40f0ac <ferror@plt+0xc9dc>
  4041a8:	b	4041e4 <ferror@plt+0x1b14>
  4041ac:	add	x2, sp, #0x68
  4041b0:	add	x1, sp, #0x60
  4041b4:	mov	x0, x20
  4041b8:	bl	40fe04 <ferror@plt+0xd734>
  4041bc:	mov	w19, w0
  4041c0:	tbz	w0, #31, 404204 <ferror@plt+0x1b34>
  4041c4:	neg	w0, w0
  4041c8:	bl	402310 <strerror@plt>
  4041cc:	adrp	x1, 414000 <ferror@plt+0x11930>
  4041d0:	mov	x3, x0
  4041d4:	mov	x2, x22
  4041d8:	add	x1, x1, #0xabb
  4041dc:	mov	w0, #0x4                   	// #4
  4041e0:	bl	409530 <ferror@plt+0x6e60>
  4041e4:	mov	w0, w19
  4041e8:	ldp	x19, x20, [sp, #16]
  4041ec:	ldp	x21, x22, [sp, #32]
  4041f0:	ldp	x23, x24, [sp, #48]
  4041f4:	ldp	x25, x26, [sp, #64]
  4041f8:	ldr	x27, [sp, #80]
  4041fc:	ldp	x29, x30, [sp], #112
  404200:	ret
  404204:	mov	x0, x20
  404208:	bl	4101b8 <ferror@plt+0xdae8>
  40420c:	mov	x21, x0
  404210:	cbz	x0, 404154 <ferror@plt+0x1a84>
  404214:	ldr	x0, [sp, #104]
  404218:	mov	w1, #0x0                   	// #0
  40421c:	bl	404414 <ferror@plt+0x1d44>
  404220:	cbnz	w23, 40432c <ferror@plt+0x1c5c>
  404224:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404228:	ldr	w0, [x0, #996]
  40422c:	cbz	w0, 404354 <ferror@plt+0x1c84>
  404230:	cbz	x21, 404368 <ferror@plt+0x1c98>
  404234:	mov	x0, x20
  404238:	bl	40f73c <ferror@plt+0xd06c>
  40423c:	mov	x22, x0
  404240:	mov	x0, x21
  404244:	bl	4022e0 <strdup@plt>
  404248:	mov	x20, x0
  40424c:	cbz	x0, 4043d0 <ferror@plt+0x1d00>
  404250:	adrp	x24, 414000 <ferror@plt+0x11930>
  404254:	bl	4020a0 <strlen@plt>
  404258:	add	x24, x24, #0xaf5
  40425c:	mov	x23, x0
  404260:	mov	x1, x24
  404264:	mov	x0, x20
  404268:	bl	402580 <strstr@plt>
  40426c:	mov	x1, x0
  404270:	cbnz	x0, 4043a8 <ferror@plt+0x1cd8>
  404274:	adrp	x21, 414000 <ferror@plt+0x11930>
  404278:	add	x21, x21, #0x88c
  40427c:	mov	x2, x20
  404280:	mov	x1, x21
  404284:	adrp	x0, 415000 <ferror@plt+0x12930>
  404288:	add	x0, x0, #0xdac
  40428c:	bl	403c7c <ferror@plt+0x15ac>
  404290:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404294:	ldr	w0, [x0, #980]
  404298:	cbnz	w0, 40440c <ferror@plt+0x1d3c>
  40429c:	mov	x1, x22
  4042a0:	mov	w2, #0x1                   	// #1
  4042a4:	adrp	x23, 414000 <ferror@plt+0x11930>
  4042a8:	add	x23, x23, #0xb03
  4042ac:	mov	x0, x23
  4042b0:	bl	402110 <setenv@plt>
  4042b4:	mov	x0, x20
  4042b8:	bl	4022d0 <system@plt>
  4042bc:	mov	w19, w0
  4042c0:	mov	x0, x23
  4042c4:	bl	402540 <unsetenv@plt>
  4042c8:	cmn	w19, #0x1
  4042cc:	b.eq	4042d8 <ferror@plt+0x1c08>  // b.none
  4042d0:	tst	x19, #0xff00
  4042d4:	b.eq	404304 <ferror@plt+0x1c34>  // b.none
  4042d8:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4042dc:	mov	x3, x22
  4042e0:	mov	x2, x21
  4042e4:	adrp	x1, 414000 <ferror@plt+0x11930>
  4042e8:	ldr	w0, [x0, #840]
  4042ec:	add	x1, x1, #0xb13
  4042f0:	bl	409530 <ferror@plt+0x6e60>
  4042f4:	cmn	w19, #0x1
  4042f8:	b.eq	404304 <ferror@plt+0x1c34>  // b.none
  4042fc:	ubfx	x19, x19, #8, #8
  404300:	neg	w19, w19
  404304:	mov	x0, x20
  404308:	bl	402480 <free@plt>
  40430c:	b	404374 <ferror@plt+0x1ca4>
  404310:	mov	x21, #0x0                   	// #0
  404314:	b	404214 <ferror@plt+0x1b44>
  404318:	b.ne	404310 <ferror@plt+0x1c40>  // b.any
  40431c:	adrp	x1, 413000 <ferror@plt+0x10930>
  404320:	mov	x2, x22
  404324:	add	x1, x1, #0xe7c
  404328:	b	404188 <ferror@plt+0x1ab8>
  40432c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404330:	ldr	w0, [x0, #1004]
  404334:	cbz	w0, 404224 <ferror@plt+0x1b54>
  404338:	mov	x0, x20
  40433c:	bl	40f638 <ferror@plt+0xcf68>
  404340:	mov	w1, #0x1                   	// #1
  404344:	bl	404414 <ferror@plt+0x1d44>
  404348:	mov	w19, w0
  40434c:	tbz	w0, #31, 404224 <ferror@plt+0x1b54>
  404350:	b	404198 <ferror@plt+0x1ac8>
  404354:	cbnz	x21, 404234 <ferror@plt+0x1b64>
  404358:	mov	x0, x20
  40435c:	bl	410c9c <ferror@plt+0xe5cc>
  404360:	cmp	w0, #0x0
  404364:	b.gt	404388 <ferror@plt+0x1cb8>
  404368:	mov	x0, x20
  40436c:	bl	403d2c <ferror@plt+0x165c>
  404370:	mov	w19, w0
  404374:	tbnz	w19, #31, 404198 <ferror@plt+0x1ac8>
  404378:	ldr	x0, [sp, #96]
  40437c:	mov	w1, #0x0                   	// #0
  404380:	bl	404414 <ferror@plt+0x1d44>
  404384:	b	404198 <ferror@plt+0x1ac8>
  404388:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  40438c:	mov	x2, x22
  404390:	adrp	x1, 414000 <ferror@plt+0x11930>
  404394:	mov	w19, #0xfffffff0            	// #-16
  404398:	ldr	w0, [x0, #840]
  40439c:	add	x1, x1, #0xadf
  4043a0:	bl	409530 <ferror@plt+0x6e60>
  4043a4:	b	404198 <ferror@plt+0x1ac8>
  4043a8:	sub	x27, x1, x20
  4043ac:	sub	x25, x23, #0xd
  4043b0:	add	x19, x1, #0xd
  4043b4:	sub	x0, x23, #0xc
  4043b8:	sub	x26, x25, x27
  4043bc:	bl	402220 <malloc@plt>
  4043c0:	mov	x21, x0
  4043c4:	cbnz	x0, 4043d8 <ferror@plt+0x1d08>
  4043c8:	mov	x0, x20
  4043cc:	bl	402480 <free@plt>
  4043d0:	mov	w19, #0xfffffff4            	// #-12
  4043d4:	b	404198 <ferror@plt+0x1ac8>
  4043d8:	mov	x1, x20
  4043dc:	mov	x2, x27
  4043e0:	bl	402060 <memcpy@plt>
  4043e4:	mov	x23, x25
  4043e8:	mov	x2, x26
  4043ec:	mov	x1, x19
  4043f0:	add	x0, x21, x27
  4043f4:	bl	402060 <memcpy@plt>
  4043f8:	strb	wzr, [x21, x25]
  4043fc:	mov	x0, x20
  404400:	mov	x20, x21
  404404:	bl	402480 <free@plt>
  404408:	b	404260 <ferror@plt+0x1b90>
  40440c:	mov	w19, #0x0                   	// #0
  404410:	b	404304 <ferror@plt+0x1c34>
  404414:	stp	x29, x30, [sp, #-64]!
  404418:	mov	x29, sp
  40441c:	stp	x19, x20, [sp, #16]
  404420:	stp	x21, x22, [sp, #32]
  404424:	mov	x21, x0
  404428:	str	x23, [sp, #48]
  40442c:	and	w23, w1, #0xff
  404430:	bl	40bd98 <ferror@plt+0x96c8>
  404434:	mov	x19, x0
  404438:	cbnz	x0, 404458 <ferror@plt+0x1d88>
  40443c:	mov	w20, #0x0                   	// #0
  404440:	mov	w0, w20
  404444:	ldp	x19, x20, [sp, #16]
  404448:	ldp	x21, x22, [sp, #32]
  40444c:	ldr	x23, [sp, #48]
  404450:	ldp	x29, x30, [sp], #64
  404454:	ret
  404458:	mov	x0, x19
  40445c:	bl	40f72c <ferror@plt+0xd05c>
  404460:	mov	w1, #0x0                   	// #0
  404464:	mov	x22, x0
  404468:	bl	404118 <ferror@plt+0x1a48>
  40446c:	mov	w20, w0
  404470:	mov	x0, x22
  404474:	bl	40f360 <ferror@plt+0xcc90>
  404478:	cmp	w20, #0x0
  40447c:	ccmp	w23, #0x0, #0x4, lt  // lt = tstop
  404480:	b.ne	404440 <ferror@plt+0x1d70>  // b.any
  404484:	mov	x1, x19
  404488:	mov	x0, x21
  40448c:	bl	40bcd4 <ferror@plt+0x9604>
  404490:	b	404434 <ferror@plt+0x1d64>
  404494:	mov	x12, #0x1230                	// #4656
  404498:	sub	sp, sp, x12
  40449c:	stp	x29, x30, [sp]
  4044a0:	mov	x29, sp
  4044a4:	stp	x19, x20, [sp, #16]
  4044a8:	stp	x21, x22, [sp, #32]
  4044ac:	mov	w22, w0
  4044b0:	adrp	x0, 414000 <ferror@plt+0x11930>
  4044b4:	add	x0, x0, #0x92f
  4044b8:	stp	x23, x24, [sp, #48]
  4044bc:	stp	x25, x26, [sp, #64]
  4044c0:	mov	x25, x1
  4044c4:	stp	x27, x28, [sp, #80]
  4044c8:	bl	402640 <getenv@plt>
  4044cc:	cbz	x0, 4046d4 <ferror@plt+0x2004>
  4044d0:	mov	x23, x0
  4044d4:	mov	x2, x0
  4044d8:	mov	x19, #0x0                   	// #0
  4044dc:	ldrb	w0, [x2]
  4044e0:	cbnz	w0, 404620 <ferror@plt+0x1f50>
  4044e4:	sxtw	x3, w22
  4044e8:	sub	x20, x2, x23
  4044ec:	add	x3, x3, #0x3
  4044f0:	add	x19, x3, x19
  4044f4:	add	x0, x20, x19
  4044f8:	lsl	x0, x0, #3
  4044fc:	bl	402220 <malloc@plt>
  404500:	mov	x21, x0
  404504:	cbz	x0, 4046e0 <ferror@plt+0x2010>
  404508:	add	x3, x0, x19, lsl #3
  40450c:	add	x2, x20, #0x1
  404510:	ldr	x0, [x25]
  404514:	str	x0, [x21]
  404518:	mov	x1, x23
  40451c:	mov	x0, x3
  404520:	bl	402060 <memcpy@plt>
  404524:	mov	w19, #0x1                   	// #1
  404528:	mov	x3, x0
  40452c:	add	x2, x0, x20
  404530:	mov	x1, x0
  404534:	mov	w6, #0x27                  	// #39
  404538:	mov	x0, #0x0                   	// #0
  40453c:	ldrb	w4, [x1]
  404540:	add	x5, x21, w19, sxtw #3
  404544:	cbnz	w4, 404634 <ferror@plt+0x1f64>
  404548:	cmp	x3, x1
  40454c:	b.cs	404558 <ferror@plt+0x1e88>  // b.hs, b.nlast
  404550:	add	w19, w19, #0x1
  404554:	str	x3, [x5]
  404558:	sub	w2, w22, #0x1
  40455c:	add	w22, w19, w22
  404560:	add	x1, x25, #0x8
  404564:	add	x0, x21, w19, sxtw #3
  404568:	sbfiz	x2, x2, #3, #32
  40456c:	bl	402060 <memcpy@plt>
  404570:	str	xzr, [x21, w22, sxtw #3]
  404574:	sub	w22, w22, #0x1
  404578:	adrp	x0, 415000 <ferror@plt+0x12930>
  40457c:	add	x0, x0, #0x550
  404580:	str	x0, [sp, #104]
  404584:	adrp	x0, 415000 <ferror@plt+0x12930>
  404588:	add	x0, x0, #0x8d0
  40458c:	mov	w28, #0x0                   	// #0
  404590:	mov	w19, #0x0                   	// #0
  404594:	mov	x24, #0x0                   	// #0
  404598:	mov	x26, #0x0                   	// #0
  40459c:	mov	w23, #0x0                   	// #0
  4045a0:	mov	x27, #0x0                   	// #0
  4045a4:	str	wzr, [sp, #112]
  4045a8:	str	x0, [sp, #120]
  4045ac:	adrp	x0, 415000 <ferror@plt+0x12930>
  4045b0:	add	x0, x0, #0x498
  4045b4:	str	wzr, [sp, #128]
  4045b8:	str	wzr, [sp, #140]
  4045bc:	str	x0, [sp, #144]
  4045c0:	ldr	x3, [sp, #104]
  4045c4:	add	x4, sp, #0x230
  4045c8:	ldr	x2, [sp, #120]
  4045cc:	mov	x1, x21
  4045d0:	mov	w0, w22
  4045d4:	str	wzr, [sp, #560]
  4045d8:	bl	4023f0 <getopt_long@plt>
  4045dc:	mov	w20, w0
  4045e0:	cmn	w0, #0x1
  4045e4:	b.eq	4049a0 <ferror@plt+0x22d0>  // b.none
  4045e8:	cmp	w0, #0x76
  4045ec:	b.gt	404608 <ferror@plt+0x1f38>
  4045f0:	cmp	w0, #0x51
  4045f4:	b.gt	404718 <ferror@plt+0x2048>
  4045f8:	cmp	w0, #0x6
  4045fc:	b.gt	404774 <ferror@plt+0x20a4>
  404600:	cmp	w0, #0x0
  404604:	b.gt	404740 <ferror@plt+0x2070>
  404608:	mov	w2, w20
  40460c:	adrp	x1, 413000 <ferror@plt+0x10930>
  404610:	mov	w0, #0x3                   	// #3
  404614:	add	x1, x1, #0xaaf
  404618:	bl	409530 <ferror@plt+0x6e60>
  40461c:	b	40478c <ferror@plt+0x20bc>
  404620:	cmp	w0, #0x20
  404624:	b.ne	40462c <ferror@plt+0x1f5c>  // b.any
  404628:	add	x19, x19, #0x1
  40462c:	add	x2, x2, #0x1
  404630:	b	4044dc <ferror@plt+0x1e0c>
  404634:	cbnz	x0, 404668 <ferror@plt+0x1f98>
  404638:	cmp	w4, #0x20
  40463c:	b.ne	404658 <ferror@plt+0x1f88>  // b.any
  404640:	str	x3, [x5]
  404644:	mov	x3, x1
  404648:	add	w19, w19, #0x1
  40464c:	strb	wzr, [x3], #1
  404650:	add	x1, x1, #0x1
  404654:	b	40453c <ferror@plt+0x1e6c>
  404658:	cmp	w4, #0x22
  40465c:	ccmp	w4, w6, #0x4, ne  // ne = any
  404660:	csel	x0, xzr, x1, ne  // ne = any
  404664:	b	404650 <ferror@plt+0x1f80>
  404668:	ldrb	w7, [x0]
  40466c:	cmp	w7, w4
  404670:	b.ne	404650 <ferror@plt+0x1f80>  // b.any
  404674:	cmp	x0, x3
  404678:	b.ne	4046a0 <ferror@plt+0x1fd0>  // b.any
  40467c:	mov	x3, x1
  404680:	add	x0, x0, #0x1
  404684:	add	w19, w19, #0x1
  404688:	str	x0, [x5]
  40468c:	strb	wzr, [x3], #1
  404690:	mov	x0, #0x0                   	// #0
  404694:	b	404650 <ferror@plt+0x1f80>
  404698:	ldrb	w4, [x0, #1]
  40469c:	strb	w4, [x0], #1
  4046a0:	sub	x4, x1, #0x1
  4046a4:	cmp	x0, x4
  4046a8:	b.cc	404698 <ferror@plt+0x1fc8>  // b.lo, b.ul, b.last
  4046ac:	sub	x0, x2, #0x2
  4046b0:	cmp	x4, x0
  4046b4:	b.cc	4046c8 <ferror@plt+0x1ff8>  // b.lo, b.ul, b.last
  4046b8:	sub	x1, x1, #0x2
  4046bc:	sturb	wzr, [x2, #-2]
  4046c0:	mov	x2, x0
  4046c4:	b	404690 <ferror@plt+0x1fc0>
  4046c8:	ldrb	w5, [x4, #2]
  4046cc:	strb	w5, [x4], #1
  4046d0:	b	4046b0 <ferror@plt+0x1fe0>
  4046d4:	cbz	x25, 4046e0 <ferror@plt+0x2010>
  4046d8:	mov	x21, x25
  4046dc:	b	404578 <ferror@plt+0x1ea8>
  4046e0:	mov	w0, #0x3                   	// #3
  4046e4:	adrp	x1, 414000 <ferror@plt+0x11930>
  4046e8:	add	x1, x1, #0xb34
  4046ec:	bl	409530 <ferror@plt+0x6e60>
  4046f0:	mov	w0, #0x1                   	// #1
  4046f4:	mov	x12, #0x1230                	// #4656
  4046f8:	ldp	x29, x30, [sp]
  4046fc:	ldp	x19, x20, [sp, #16]
  404700:	ldp	x21, x22, [sp, #32]
  404704:	ldp	x23, x24, [sp, #48]
  404708:	ldp	x25, x26, [sp, #64]
  40470c:	ldp	x27, x28, [sp, #80]
  404710:	add	sp, sp, x12
  404714:	ret
  404718:	sub	w0, w0, #0x52
  40471c:	cmp	w0, #0x24
  404720:	b.hi	404608 <ferror@plt+0x1f38>  // b.pmore
  404724:	ldr	x1, [sp, #144]
  404728:	ldrh	w0, [x1, w0, uxtw #1]
  40472c:	adr	x1, 404738 <ferror@plt+0x2068>
  404730:	add	x0, x1, w0, sxth #2
  404734:	br	x0
  404738:	mov	w28, #0x1                   	// #1
  40473c:	b	4045c0 <ferror@plt+0x1ef0>
  404740:	sub	w20, w0, #0x2
  404744:	mov	w1, #0x1                   	// #1
  404748:	cmp	w20, #0x4
  40474c:	b.hi	404810 <ferror@plt+0x2140>  // b.pmore
  404750:	adrp	x2, 415000 <ferror@plt+0x12930>
  404754:	add	x2, x2, #0x4e4
  404758:	ldrh	w0, [x2, w20, uxtw #1]
  40475c:	adr	x2, 404768 <ferror@plt+0x2098>
  404760:	add	x0, x2, w0, sxth #2
  404764:	br	x0
  404768:	mov	w0, #0x1                   	// #1
  40476c:	str	w0, [sp, #128]
  404770:	b	4045c0 <ferror@plt+0x1ef0>
  404774:	cmp	w0, #0x43
  404778:	b.eq	40484c <ferror@plt+0x217c>  // b.none
  40477c:	cmp	w0, #0x44
  404780:	b.eq	40481c <ferror@plt+0x214c>  // b.none
  404784:	cmp	w0, #0x3f
  404788:	b.ne	404608 <ferror@plt+0x1f38>  // b.any
  40478c:	mov	w20, #0xffffffff            	// #-1
  404790:	b	40493c <ferror@plt+0x226c>
  404794:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404798:	mov	w1, #0x4                   	// #4
  40479c:	str	w1, [x0, #840]
  4047a0:	mov	w0, #0x1                   	// #1
  4047a4:	str	w0, [sp, #112]
  4047a8:	b	4045c0 <ferror@plt+0x1ef0>
  4047ac:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4047b0:	str	w1, [x0, #1004]
  4047b4:	b	4045c0 <ferror@plt+0x1ef0>
  4047b8:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4047bc:	mov	w1, #0x1                   	// #1
  4047c0:	str	w1, [x0, #1000]
  4047c4:	b	4045c0 <ferror@plt+0x1ef0>
  4047c8:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4047cc:	str	w1, [x0, #984]
  4047d0:	b	4045c0 <ferror@plt+0x1ef0>
  4047d4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4047d8:	mov	w1, #0x1                   	// #1
  4047dc:	str	w1, [x0, #992]
  4047e0:	b	4045c0 <ferror@plt+0x1ef0>
  4047e4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4047e8:	mov	w1, #0x1                   	// #1
  4047ec:	str	w1, [x0, #1016]
  4047f0:	b	4045c0 <ferror@plt+0x1ef0>
  4047f4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4047f8:	mov	w1, #0x1                   	// #1
  4047fc:	str	w1, [x0, #988]
  404800:	b	4045c0 <ferror@plt+0x1ef0>
  404804:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404808:	str	w1, [x0, #1008]
  40480c:	b	4045c0 <ferror@plt+0x1ef0>
  404810:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404814:	str	w1, [x0, #1012]
  404818:	b	4045c0 <ferror@plt+0x1ef0>
  40481c:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  404820:	mov	w0, #0x1                   	// #1
  404824:	str	w0, [x1, #996]
  404828:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  40482c:	str	w0, [x1, #980]
  404830:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  404834:	str	w0, [x1, #976]
  404838:	b	4045c0 <ferror@plt+0x1ef0>
  40483c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404840:	mov	w1, #0x1                   	// #1
  404844:	str	w1, [x0, #980]
  404848:	b	4045c0 <ferror@plt+0x1ef0>
  40484c:	add	w20, w23, #0x2
  404850:	mov	x0, x27
  404854:	sbfiz	x20, x20, #3, #32
  404858:	mov	x1, x20
  40485c:	bl	4022c0 <realloc@plt>
  404860:	mov	x1, x0
  404864:	cbnz	x0, 40487c <ferror@plt+0x21ac>
  404868:	adrp	x1, 416000 <ferror@plt+0x13930>
  40486c:	mov	w0, #0x3                   	// #3
  404870:	add	x1, x1, #0xc
  404874:	bl	409530 <ferror@plt+0x6e60>
  404878:	b	40478c <ferror@plt+0x20bc>
  40487c:	adrp	x27, 42d000 <ferror@plt+0x2a930>
  404880:	add	x20, x0, x20
  404884:	str	x1, [sp, #152]
  404888:	add	w23, w23, #0x1
  40488c:	ldr	x0, [x27, #928]
  404890:	stp	x0, xzr, [x20, #-16]
  404894:	adrp	x0, 414000 <ferror@plt+0x11930>
  404898:	add	x0, x0, #0xb61
  40489c:	bl	403bd8 <ferror@plt+0x1508>
  4048a0:	ldr	x0, [x27, #928]
  4048a4:	bl	403bd8 <ferror@plt+0x1508>
  4048a8:	ldr	x1, [sp, #152]
  4048ac:	mov	x27, x1
  4048b0:	b	4045c0 <ferror@plt+0x1ef0>
  4048b4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4048b8:	ldr	x26, [x0, #928]
  4048bc:	b	4045c0 <ferror@plt+0x1ef0>
  4048c0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4048c4:	ldr	x24, [x0, #928]
  4048c8:	b	4045c0 <ferror@plt+0x1ef0>
  4048cc:	adrp	x0, 414000 <ferror@plt+0x11930>
  4048d0:	add	x0, x0, #0xb64
  4048d4:	bl	403bd8 <ferror@plt+0x1508>
  4048d8:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4048dc:	mov	w1, #0x1                   	// #1
  4048e0:	str	w1, [x0, #1020]
  4048e4:	b	4045c0 <ferror@plt+0x1ef0>
  4048e8:	adrp	x0, 414000 <ferror@plt+0x11930>
  4048ec:	add	x0, x0, #0xb67
  4048f0:	bl	403bd8 <ferror@plt+0x1508>
  4048f4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4048f8:	str	wzr, [x0, #844]
  4048fc:	b	4045c0 <ferror@plt+0x1ef0>
  404900:	adrp	x0, 414000 <ferror@plt+0x11930>
  404904:	add	x0, x0, #0xb6a
  404908:	bl	403bd8 <ferror@plt+0x1508>
  40490c:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  404910:	ldr	w0, [x1, #844]
  404914:	add	w0, w0, #0x1
  404918:	str	w0, [x1, #844]
  40491c:	b	4045c0 <ferror@plt+0x1ef0>
  404920:	adrp	x0, 413000 <ferror@plt+0x10930>
  404924:	add	x0, x0, #0xa77
  404928:	bl	4023b0 <puts@plt>
  40492c:	adrp	x0, 413000 <ferror@plt+0x10930>
  404930:	add	x0, x0, #0xa87
  404934:	bl	4023b0 <puts@plt>
  404938:	mov	w20, #0x0                   	// #0
  40493c:	bl	40951c <ferror@plt+0x6e4c>
  404940:	cmp	x25, x21
  404944:	b.eq	404950 <ferror@plt+0x2280>  // b.none
  404948:	mov	x0, x21
  40494c:	bl	402480 <free@plt>
  404950:	mov	x0, x27
  404954:	bl	402480 <free@plt>
  404958:	lsr	w0, w20, #31
  40495c:	b	4046f4 <ferror@plt+0x2024>
  404960:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404964:	ldr	x6, [x0, #952]
  404968:	adrp	x0, 414000 <ferror@plt+0x11930>
  40496c:	add	x0, x0, #0xb6d
  404970:	mov	x5, x6
  404974:	mov	x4, x6
  404978:	mov	x3, x6
  40497c:	mov	x2, x6
  404980:	mov	x1, x6
  404984:	bl	402600 <printf@plt>
  404988:	b	404938 <ferror@plt+0x2268>
  40498c:	mov	w19, #0x1                   	// #1
  404990:	b	4045c0 <ferror@plt+0x1ef0>
  404994:	mov	w0, #0x1                   	// #1
  404998:	str	w0, [sp, #140]
  40499c:	b	4045c0 <ferror@plt+0x1ef0>
  4049a0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4049a4:	ldr	w23, [x0, #936]
  4049a8:	sub	w0, w22, w23
  4049ac:	str	w0, [sp, #120]
  4049b0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4049b4:	ldr	w0, [x0, #1020]
  4049b8:	cmp	w0, #0x0
  4049bc:	cset	w0, ne  // ne = any
  4049c0:	bl	4094f4 <ferror@plt+0x6e24>
  4049c4:	ldr	w0, [sp, #120]
  4049c8:	orr	w0, w28, w0
  4049cc:	cbnz	w0, 4049e4 <ferror@plt+0x2314>
  4049d0:	adrp	x1, 415000 <ferror@plt+0x12930>
  4049d4:	add	x1, x1, #0x3c3
  4049d8:	mov	w0, #0x3                   	// #3
  4049dc:	bl	409530 <ferror@plt+0x6e60>
  4049e0:	b	40493c <ferror@plt+0x226c>
  4049e4:	orr	x0, x26, x24
  4049e8:	cbz	x0, 404a38 <ferror@plt+0x2368>
  4049ec:	cbnz	x26, 4049f8 <ferror@plt+0x2328>
  4049f0:	adrp	x26, 417000 <ferror@plt+0x14930>
  4049f4:	add	x26, x26, #0xc6c
  4049f8:	cbnz	x24, 404a18 <ferror@plt+0x2348>
  4049fc:	add	x0, sp, #0xa8
  404a00:	bl	402630 <uname@plt>
  404a04:	tbz	w0, #31, 404a14 <ferror@plt+0x2344>
  404a08:	adrp	x1, 414000 <ferror@plt+0x11930>
  404a0c:	add	x1, x1, #0x58f
  404a10:	b	4049d8 <ferror@plt+0x2308>
  404a14:	add	x24, sp, #0x12a
  404a18:	mov	x4, x24
  404a1c:	mov	x3, x26
  404a20:	add	x0, sp, #0x230
  404a24:	adrp	x2, 414000 <ferror@plt+0x11930>
  404a28:	mov	x1, #0x1000                	// #4096
  404a2c:	add	x2, x2, #0x5a3
  404a30:	bl	4021d0 <snprintf@plt>
  404a34:	add	x0, sp, #0x230
  404a38:	mov	x1, x27
  404a3c:	bl	40af68 <ferror@plt+0x8898>
  404a40:	mov	x24, x0
  404a44:	cbnz	x0, 404a54 <ferror@plt+0x2384>
  404a48:	adrp	x1, 413000 <ferror@plt+0x10930>
  404a4c:	add	x1, x1, #0xbee
  404a50:	b	4049d8 <ferror@plt+0x2308>
  404a54:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  404a58:	ldr	w1, [x1, #844]
  404a5c:	bl	40966c <ferror@plt+0x6f9c>
  404a60:	mov	x0, x24
  404a64:	bl	40b984 <ferror@plt+0x92b4>
  404a68:	cbz	w28, 404b60 <ferror@plt+0x2490>
  404a6c:	adrp	x26, 414000 <ferror@plt+0x11930>
  404a70:	add	x19, sp, #0xa8
  404a74:	add	x26, x26, #0x940
  404a78:	mov	x23, #0x6                   	// #6
  404a7c:	add	x0, sp, #0xa8
  404a80:	mov	x2, #0x60                  	// #96
  404a84:	adrp	x1, 415000 <ferror@plt+0x12930>
  404a88:	add	x1, x1, #0x4f0
  404a8c:	bl	402060 <memcpy@plt>
  404a90:	ldr	x1, [x19, #8]
  404a94:	mov	x0, x24
  404a98:	blr	x1
  404a9c:	mov	x20, x0
  404aa0:	cbnz	x0, 404b38 <ferror@plt+0x2468>
  404aa4:	add	x19, x19, #0x10
  404aa8:	subs	x23, x23, #0x1
  404aac:	b.ne	404a90 <ferror@plt+0x23c0>  // b.any
  404ab0:	adrp	x0, 415000 <ferror@plt+0x12930>
  404ab4:	add	x0, x0, #0x3e0
  404ab8:	bl	4023b0 <puts@plt>
  404abc:	mov	w19, #0x0                   	// #0
  404ac0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404ac4:	ldr	x0, [x0, #944]
  404ac8:	bl	402510 <fflush@plt>
  404acc:	mov	w2, #0x1                   	// #1
  404ad0:	mov	x0, x24
  404ad4:	mov	w1, w2
  404ad8:	bl	40ba8c <ferror@plt+0x93bc>
  404adc:	mov	x0, x24
  404ae0:	mov	w2, #0x1                   	// #1
  404ae4:	mov	w1, #0x2                   	// #2
  404ae8:	bl	40ba8c <ferror@plt+0x93bc>
  404aec:	mov	x0, x24
  404af0:	mov	w20, w19
  404af4:	bl	40b8e4 <ferror@plt+0x9214>
  404af8:	b	40493c <ferror@plt+0x226c>
  404afc:	ldr	x22, [x19]
  404b00:	mov	x0, x20
  404b04:	bl	40d328 <ferror@plt+0xac58>
  404b08:	mov	x2, x0
  404b0c:	mov	x1, x22
  404b10:	mov	x0, x26
  404b14:	bl	402600 <printf@plt>
  404b18:	mov	x0, x20
  404b1c:	bl	40d34c <ferror@plt+0xac7c>
  404b20:	mov	x22, x0
  404b24:	cbz	x0, 404b54 <ferror@plt+0x2484>
  404b28:	mov	w0, #0x20                  	// #32
  404b2c:	bl	402650 <putchar@plt>
  404b30:	mov	x0, x22
  404b34:	bl	4023b0 <puts@plt>
  404b38:	mov	x0, x20
  404b3c:	bl	40d3bc <ferror@plt+0xacec>
  404b40:	tst	w0, #0xff
  404b44:	b.ne	404afc <ferror@plt+0x242c>  // b.any
  404b48:	mov	x0, x20
  404b4c:	bl	40d400 <ferror@plt+0xad30>
  404b50:	b	404aa4 <ferror@plt+0x23d4>
  404b54:	mov	w0, #0xa                   	// #10
  404b58:	bl	402650 <putchar@plt>
  404b5c:	b	404b38 <ferror@plt+0x2468>
  404b60:	add	x1, x21, w23, sxtw #3
  404b64:	str	x1, [sp, #104]
  404b68:	ldr	w1, [sp, #128]
  404b6c:	sbfiz	x0, x23, #3, #32
  404b70:	cbz	w1, 404c4c <ferror@plt+0x257c>
  404b74:	ldr	x20, [x21, x0]
  404b78:	add	x2, sp, #0xa8
  404b7c:	mov	x0, x24
  404b80:	str	xzr, [sp, #160]
  404b84:	mov	x1, x20
  404b88:	bl	40ef14 <ferror@plt+0xc844>
  404b8c:	mov	w19, w0
  404b90:	tbz	w0, #31, 404bb0 <ferror@plt+0x24e0>
  404b94:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404b98:	mov	x2, x20
  404b9c:	adrp	x1, 414000 <ferror@plt+0x11930>
  404ba0:	add	x1, x1, #0x5ec
  404ba4:	ldr	w0, [x0, #840]
  404ba8:	bl	409530 <ferror@plt+0x6e60>
  404bac:	b	404aec <ferror@plt+0x241c>
  404bb0:	ldr	x0, [sp, #168]
  404bb4:	add	x1, sp, #0xa0
  404bb8:	bl	41122c <ferror@plt+0xeb5c>
  404bbc:	mov	w19, w0
  404bc0:	tbz	w0, #31, 404bf0 <ferror@plt+0x2520>
  404bc4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404bc8:	ldr	w22, [x0, #840]
  404bcc:	neg	w0, w19
  404bd0:	bl	402310 <strerror@plt>
  404bd4:	mov	x3, x0
  404bd8:	adrp	x1, 415000 <ferror@plt+0x12930>
  404bdc:	mov	x2, x20
  404be0:	add	x1, x1, #0x415
  404be4:	mov	w0, w22
  404be8:	bl	409530 <ferror@plt+0x6e60>
  404bec:	b	404c08 <ferror@plt+0x2538>
  404bf0:	ldr	x19, [sp, #160]
  404bf4:	adrp	x20, 415000 <ferror@plt+0x12930>
  404bf8:	add	x20, x20, #0x43a
  404bfc:	cbnz	x19, 404c14 <ferror@plt+0x2544>
  404c00:	ldr	x0, [sp, #160]
  404c04:	bl	411228 <ferror@plt+0xeb58>
  404c08:	ldr	x0, [sp, #168]
  404c0c:	bl	40f360 <ferror@plt+0xcc90>
  404c10:	b	404aec <ferror@plt+0x241c>
  404c14:	mov	x0, x19
  404c18:	bl	4111f8 <ferror@plt+0xeb28>
  404c1c:	mov	x22, x0
  404c20:	mov	x0, x19
  404c24:	bl	41120c <ferror@plt+0xeb3c>
  404c28:	mov	x1, x0
  404c2c:	mov	x2, x22
  404c30:	mov	x0, x20
  404c34:	bl	402600 <printf@plt>
  404c38:	ldr	x0, [sp, #160]
  404c3c:	mov	x1, x19
  404c40:	bl	40bcf8 <ferror@plt+0x9628>
  404c44:	mov	x19, x0
  404c48:	b	404bfc <ferror@plt+0x252c>
  404c4c:	ldr	w0, [sp, #140]
  404c50:	cbz	w0, 404d04 <ferror@plt+0x2634>
  404c54:	ldr	x0, [sp, #104]
  404c58:	add	x2, sp, #0xa8
  404c5c:	str	xzr, [sp, #160]
  404c60:	ldr	x20, [x0]
  404c64:	mov	x0, x24
  404c68:	mov	x1, x20
  404c6c:	bl	40ef14 <ferror@plt+0xc844>
  404c70:	mov	w19, w0
  404c74:	tbnz	w0, #31, 404b94 <ferror@plt+0x24c4>
  404c78:	ldr	x0, [sp, #168]
  404c7c:	add	x1, sp, #0xa0
  404c80:	bl	4113a4 <ferror@plt+0xecd4>
  404c84:	mov	w19, w0
  404c88:	tbz	w0, #31, 404cb0 <ferror@plt+0x25e0>
  404c8c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  404c90:	ldr	w22, [x0, #840]
  404c94:	neg	w0, w19
  404c98:	bl	402310 <strerror@plt>
  404c9c:	mov	x3, x0
  404ca0:	adrp	x1, 415000 <ferror@plt+0x12930>
  404ca4:	mov	x2, x20
  404ca8:	add	x1, x1, #0x446
  404cac:	b	404be4 <ferror@plt+0x2514>
  404cb0:	ldr	x19, [sp, #160]
  404cb4:	adrp	x20, 415000 <ferror@plt+0x12930>
  404cb8:	add	x20, x20, #0x43a
  404cbc:	cbnz	x19, 404ccc <ferror@plt+0x25fc>
  404cc0:	ldr	x0, [sp, #160]
  404cc4:	bl	4113a0 <ferror@plt+0xecd0>
  404cc8:	b	404c08 <ferror@plt+0x2538>
  404ccc:	mov	x0, x19
  404cd0:	bl	411370 <ferror@plt+0xeca0>
  404cd4:	mov	x22, x0
  404cd8:	mov	x0, x19
  404cdc:	bl	411384 <ferror@plt+0xecb4>
  404ce0:	mov	x1, x0
  404ce4:	mov	x2, x22
  404ce8:	mov	x0, x20
  404cec:	bl	402600 <printf@plt>
  404cf0:	ldr	x0, [sp, #160]
  404cf4:	mov	x1, x19
  404cf8:	bl	40bcf8 <ferror@plt+0x9628>
  404cfc:	mov	x19, x0
  404d00:	b	404cbc <ferror@plt+0x25ec>
  404d04:	cbz	w19, 404dd0 <ferror@plt+0x2700>
  404d08:	adrp	x26, 414000 <ferror@plt+0x11930>
  404d0c:	adrp	x28, 42d000 <ferror@plt+0x2a930>
  404d10:	add	x26, x26, #0x5ec
  404d14:	add	x28, x28, #0x348
  404d18:	mov	w19, #0x0                   	// #0
  404d1c:	mov	x20, #0x0                   	// #0
  404d20:	b	404d84 <ferror@plt+0x26b4>
  404d24:	ldr	x0, [sp, #104]
  404d28:	add	x2, sp, #0xa8
  404d2c:	str	xzr, [sp, #168]
  404d30:	ldr	x23, [x0, x20, lsl #3]
  404d34:	mov	x0, x24
  404d38:	mov	x1, x23
  404d3c:	bl	40f3dc <ferror@plt+0xcd0c>
  404d40:	mov	w22, w0
  404d44:	tbnz	w0, #31, 404d7c <ferror@plt+0x26ac>
  404d48:	ldr	x0, [sp, #168]
  404d4c:	cbnz	x0, 404d64 <ferror@plt+0x2694>
  404d50:	ldr	w0, [x28]
  404d54:	mov	x2, x23
  404d58:	mov	x1, x26
  404d5c:	mov	w22, #0xfffffffe            	// #-2
  404d60:	bl	409530 <ferror@plt+0x6e60>
  404d64:	ldr	x23, [sp, #168]
  404d68:	cbnz	x23, 404d94 <ferror@plt+0x26c4>
  404d6c:	ldr	x0, [sp, #168]
  404d70:	bl	40f0ac <ferror@plt+0xc9dc>
  404d74:	cmp	w22, #0x0
  404d78:	csel	w22, w22, w19, lt  // lt = tstop
  404d7c:	add	x20, x20, #0x1
  404d80:	mov	w19, w22
  404d84:	ldr	w0, [sp, #120]
  404d88:	cmp	w0, w20
  404d8c:	b.gt	404d24 <ferror@plt+0x2654>
  404d90:	b	404aec <ferror@plt+0x241c>
  404d94:	mov	x0, x23
  404d98:	bl	40f72c <ferror@plt+0xd05c>
  404d9c:	mov	w1, #0x1                   	// #1
  404da0:	str	x0, [sp, #112]
  404da4:	bl	404118 <ferror@plt+0x1a48>
  404da8:	mov	w22, w0
  404dac:	ldr	x4, [sp, #112]
  404db0:	mov	x0, x4
  404db4:	bl	40f360 <ferror@plt+0xcc90>
  404db8:	tbnz	w22, #31, 404d6c <ferror@plt+0x269c>
  404dbc:	ldr	x0, [sp, #168]
  404dc0:	mov	x1, x23
  404dc4:	bl	40bcf8 <ferror@plt+0x9628>
  404dc8:	mov	x23, x0
  404dcc:	b	404d68 <ferror@plt+0x2698>
  404dd0:	ldr	w0, [sp, #112]
  404dd4:	cbnz	w0, 404e34 <ferror@plt+0x2764>
  404dd8:	mov	x0, #0x1                   	// #1
  404ddc:	mov	x26, #0x0                   	// #0
  404de0:	mov	x20, #0x0                   	// #0
  404de4:	str	x0, [sp, #112]
  404de8:	ldr	w1, [sp, #112]
  404dec:	add	x28, x26, #0x2
  404df0:	ldr	w0, [sp, #120]
  404df4:	cmp	w0, w1
  404df8:	b.gt	404e3c <ferror@plt+0x276c>
  404dfc:	mov	x28, x20
  404e00:	b	404ed8 <ferror@plt+0x2808>
  404e04:	ldr	x0, [sp, #104]
  404e08:	mov	x2, #0x0                   	// #0
  404e0c:	ldr	x1, [x0, x20, lsl #3]
  404e10:	mov	x0, x24
  404e14:	add	x20, x20, #0x1
  404e18:	bl	403e30 <ferror@plt+0x1760>
  404e1c:	cmp	w0, #0x0
  404e20:	csel	w19, w19, w0, ge  // ge = tcont
  404e24:	ldr	w0, [sp, #120]
  404e28:	cmp	w0, w20
  404e2c:	b.gt	404e04 <ferror@plt+0x2734>
  404e30:	b	404aec <ferror@plt+0x241c>
  404e34:	mov	x20, #0x0                   	// #0
  404e38:	b	404e24 <ferror@plt+0x2754>
  404e3c:	ldp	x0, x1, [sp, #104]
  404e40:	ldr	x23, [x0, x1, lsl #3]
  404e44:	mov	x0, x23
  404e48:	bl	4020a0 <strlen@plt>
  404e4c:	mov	w1, #0x3d                  	// #61
  404e50:	mov	x19, x0
  404e54:	mov	x0, x23
  404e58:	bl	4024b0 <strchr@plt>
  404e5c:	cbz	x0, 404efc <ferror@plt+0x282c>
  404e60:	add	x22, x0, #0x1
  404e64:	ldrb	w0, [x0, #1]
  404e68:	mov	w1, #0x27                  	// #39
  404e6c:	cmp	w0, #0x22
  404e70:	ccmp	w0, w1, #0x4, ne  // ne = any
  404e74:	b.eq	404f00 <ferror@plt+0x2830>  // b.none
  404e78:	mov	x0, x22
  404e7c:	mov	w1, #0x20                  	// #32
  404e80:	bl	4024b0 <strchr@plt>
  404e84:	cmp	x0, #0x0
  404e88:	cset	x2, ne  // ne = any
  404e8c:	lsl	x2, x2, #1
  404e90:	add	x1, x19, x2
  404e94:	mov	x0, x20
  404e98:	add	x1, x1, x28
  404e9c:	str	x2, [sp, #128]
  404ea0:	bl	4022c0 <realloc@plt>
  404ea4:	mov	x28, x0
  404ea8:	ldr	x2, [sp, #128]
  404eac:	cbnz	x0, 404f08 <ferror@plt+0x2838>
  404eb0:	bl	402620 <__errno_location@plt>
  404eb4:	ldr	w22, [x0]
  404eb8:	mov	x0, x20
  404ebc:	bl	402480 <free@plt>
  404ec0:	adrp	x1, 415000 <ferror@plt+0x12930>
  404ec4:	neg	w19, w22
  404ec8:	add	x1, x1, #0x467
  404ecc:	mov	w0, #0x3                   	// #3
  404ed0:	bl	409530 <ferror@plt+0x6e60>
  404ed4:	cbnz	w22, 404aec <ferror@plt+0x241c>
  404ed8:	ldr	x0, [sp, #104]
  404edc:	mov	x2, x28
  404ee0:	ldr	x1, [x0]
  404ee4:	mov	x0, x24
  404ee8:	bl	403e30 <ferror@plt+0x1760>
  404eec:	mov	w19, w0
  404ef0:	mov	x0, x28
  404ef4:	bl	402480 <free@plt>
  404ef8:	b	404aec <ferror@plt+0x241c>
  404efc:	mov	x22, #0x0                   	// #0
  404f00:	mov	x2, #0x0                   	// #0
  404f04:	b	404e90 <ferror@plt+0x27c0>
  404f08:	cbz	x26, 404f18 <ferror@plt+0x2848>
  404f0c:	mov	w0, #0x20                  	// #32
  404f10:	strb	w0, [x28, x26]
  404f14:	add	x26, x26, #0x1
  404f18:	add	x0, x28, x26
  404f1c:	cbnz	x2, 404f44 <ferror@plt+0x2874>
  404f20:	add	x26, x26, x19
  404f24:	add	x2, x19, #0x1
  404f28:	mov	x1, x23
  404f2c:	bl	402060 <memcpy@plt>
  404f30:	ldr	x0, [sp, #112]
  404f34:	mov	x20, x28
  404f38:	add	x0, x0, #0x1
  404f3c:	str	x0, [sp, #112]
  404f40:	b	404de8 <ferror@plt+0x2718>
  404f44:	sub	x20, x22, x23
  404f48:	mov	x1, x23
  404f4c:	mov	x2, x20
  404f50:	bl	402060 <memcpy@plt>
  404f54:	add	x3, x26, x20
  404f58:	sub	x19, x19, x20
  404f5c:	add	x20, x3, #0x1
  404f60:	mov	x2, x19
  404f64:	add	x19, x19, x20
  404f68:	mov	w26, #0x22                  	// #34
  404f6c:	strb	w26, [x28, x3]
  404f70:	mov	x1, x22
  404f74:	add	x0, x28, x20
  404f78:	bl	402060 <memcpy@plt>
  404f7c:	strb	w26, [x28, x19]
  404f80:	add	x26, x19, #0x1
  404f84:	strb	wzr, [x28, x26]
  404f88:	b	404f30 <ferror@plt+0x2860>
  404f8c:	ldr	x2, [x0]
  404f90:	ldr	x0, [x1]
  404f94:	ldr	w1, [x2, #96]
  404f98:	ldr	w0, [x0, #96]
  404f9c:	sub	w0, w1, w0
  404fa0:	ret
  404fa4:	ldr	x2, [x0]
  404fa8:	ldr	x0, [x1]
  404fac:	ldr	w1, [x2, #100]
  404fb0:	ldr	w0, [x0, #100]
  404fb4:	sub	w0, w1, w0
  404fb8:	ret
  404fbc:	stp	x29, x30, [sp, #-48]!
  404fc0:	mov	x29, sp
  404fc4:	stp	x21, x22, [sp, #32]
  404fc8:	mov	x21, #0x0                   	// #0
  404fcc:	ldr	x22, [x0, #56]
  404fd0:	stp	x19, x20, [sp, #16]
  404fd4:	mov	x20, x0
  404fd8:	mov	x19, #0x0                   	// #0
  404fdc:	cmp	x22, x19
  404fe0:	b.ne	404ff8 <ferror@plt+0x2928>  // b.any
  404fe4:	mov	x0, x21
  404fe8:	ldp	x19, x20, [sp, #16]
  404fec:	ldp	x21, x22, [sp, #32]
  404ff0:	ldp	x29, x30, [sp], #48
  404ff4:	ret
  404ff8:	ldr	x0, [x20, #48]
  404ffc:	ldr	x0, [x0, x19, lsl #3]
  405000:	add	x19, x19, #0x1
  405004:	bl	404fbc <ferror@plt+0x28ec>
  405008:	add	x0, x0, #0x1
  40500c:	add	x21, x21, x0
  405010:	b	404fdc <ferror@plt+0x290c>
  405014:	stp	x29, x30, [sp, #-64]!
  405018:	mov	x29, sp
  40501c:	stp	x19, x20, [sp, #16]
  405020:	mov	x19, x1
  405024:	mov	x20, x3
  405028:	stp	x21, x22, [sp, #32]
  40502c:	mov	x21, x2
  405030:	mov	x22, #0x0                   	// #0
  405034:	str	x23, [sp, #48]
  405038:	mov	x23, x0
  40503c:	mov	w0, #0x0                   	// #0
  405040:	ldr	x1, [x23, #56]
  405044:	cmp	x1, x22
  405048:	b.hi	405060 <ferror@plt+0x2990>  // b.pmore
  40504c:	ldp	x19, x20, [sp, #16]
  405050:	ldp	x21, x22, [sp, #32]
  405054:	ldr	x23, [sp, #48]
  405058:	ldp	x29, x30, [sp], #64
  40505c:	ret
  405060:	ldr	x1, [x23, #48]
  405064:	ldr	x4, [x20]
  405068:	ldr	x5, [x1, x22, lsl #3]
  40506c:	mov	x1, #0x0                   	// #0
  405070:	cmp	x4, x1
  405074:	b.ne	405088 <ferror@plt+0x29b8>  // b.any
  405078:	cmp	x4, x21
  40507c:	b.cc	40509c <ferror@plt+0x29cc>  // b.lo, b.ul, b.last
  405080:	mov	w0, #0xffffffe4            	// #-28
  405084:	b	40504c <ferror@plt+0x297c>
  405088:	ldr	x2, [x19, x1, lsl #3]
  40508c:	cmp	x2, x5
  405090:	b.eq	4050c0 <ferror@plt+0x29f0>  // b.none
  405094:	add	x1, x1, #0x1
  405098:	b	405070 <ferror@plt+0x29a0>
  40509c:	str	x5, [x19, x4, lsl #3]
  4050a0:	add	x4, x4, #0x1
  4050a4:	str	x4, [x20]
  4050a8:	mov	x3, x20
  4050ac:	mov	x2, x21
  4050b0:	mov	x1, x19
  4050b4:	mov	x0, x5
  4050b8:	bl	405014 <ferror@plt+0x2944>
  4050bc:	tbnz	w0, #31, 40504c <ferror@plt+0x297c>
  4050c0:	add	x22, x22, #0x1
  4050c4:	b	405040 <ferror@plt+0x2970>
  4050c8:	stp	x29, x30, [sp, #-48]!
  4050cc:	mov	x29, sp
  4050d0:	stp	x19, x20, [sp, #16]
  4050d4:	mov	x19, x0
  4050d8:	str	x21, [sp, #32]
  4050dc:	add	x21, x0, #0x18
  4050e0:	ldrb	w20, [x0, #16]
  4050e4:	ldrb	w0, [x19, #17]
  4050e8:	cmp	w0, w20
  4050ec:	b.ge	405114 <ferror@plt+0x2a44>  // b.tcont
  4050f0:	ldr	x0, [x19, #8]
  4050f4:	cbnz	x0, 405128 <ferror@plt+0x2a58>
  4050f8:	ldr	x0, [x19]
  4050fc:	bl	402480 <free@plt>
  405100:	mov	x0, x19
  405104:	ldp	x19, x20, [sp, #16]
  405108:	ldr	x21, [sp, #32]
  40510c:	ldp	x29, x30, [sp], #48
  405110:	b	402480 <free@plt>
  405114:	ldr	x0, [x21, x20, lsl #3]
  405118:	cbz	x0, 405120 <ferror@plt+0x2a50>
  40511c:	bl	4050c8 <ferror@plt+0x29f8>
  405120:	add	x20, x20, #0x1
  405124:	b	4050e4 <ferror@plt+0x2a14>
  405128:	ldr	x20, [x0]
  40512c:	bl	402480 <free@plt>
  405130:	mov	x0, x20
  405134:	b	4050f4 <ferror@plt+0x2a24>
  405138:	stp	x29, x30, [sp, #-32]!
  40513c:	mov	x29, sp
  405140:	str	x19, [sp, #16]
  405144:	mov	x19, x0
  405148:	ldr	x0, [x19, #4120]
  40514c:	cbnz	x0, 40516c <ferror@plt+0x2a9c>
  405150:	ldr	x0, [x19, #4128]
  405154:	cbnz	x0, 40517c <ferror@plt+0x2aac>
  405158:	ldr	x0, [x19, #4136]
  40515c:	cbnz	x0, 40518c <ferror@plt+0x2abc>
  405160:	ldr	x19, [sp, #16]
  405164:	ldp	x29, x30, [sp], #32
  405168:	ret
  40516c:	ldr	x1, [x0]
  405170:	str	x1, [x19, #4120]
  405174:	bl	402480 <free@plt>
  405178:	b	405148 <ferror@plt+0x2a78>
  40517c:	ldr	x1, [x0]
  405180:	str	x1, [x19, #4128]
  405184:	bl	402480 <free@plt>
  405188:	b	405150 <ferror@plt+0x2a80>
  40518c:	ldr	x1, [x0]
  405190:	str	x1, [x19, #4136]
  405194:	bl	402480 <free@plt>
  405198:	b	405158 <ferror@plt+0x2a88>
  40519c:	mov	x3, x0
  4051a0:	stp	x29, x30, [sp, #-32]!
  4051a4:	mov	x29, sp
  4051a8:	ldr	x4, [x3], #16
  4051ac:	str	x19, [sp, #16]
  4051b0:	mov	x19, x0
  4051b4:	cbz	x4, 4051e0 <ferror@plt+0x2b10>
  4051b8:	ldr	x5, [x4, #8]
  4051bc:	mov	x2, x19
  4051c0:	mov	w0, #0x7                   	// #7
  4051c4:	adrp	x1, 415000 <ferror@plt+0x12930>
  4051c8:	add	x1, x1, #0x900
  4051cc:	bl	409530 <ferror@plt+0x6e60>
  4051d0:	mov	x0, x19
  4051d4:	ldr	x19, [sp, #16]
  4051d8:	ldp	x29, x30, [sp], #32
  4051dc:	b	402480 <free@plt>
  4051e0:	adrp	x5, 417000 <ferror@plt+0x14930>
  4051e4:	add	x5, x5, #0xc6c
  4051e8:	b	4051bc <ferror@plt+0x2aec>
  4051ec:	stp	x29, x30, [sp, #-48]!
  4051f0:	mov	x29, sp
  4051f4:	stp	x19, x20, [sp, #16]
  4051f8:	mov	x19, x0
  4051fc:	mov	x20, x0
  405200:	str	x21, [sp, #32]
  405204:	adrp	x21, 415000 <ferror@plt+0x12930>
  405208:	add	x21, x21, #0x91d
  40520c:	ldrb	w3, [x20]
  405210:	cbnz	w3, 405224 <ferror@plt+0x2b54>
  405214:	ldp	x19, x20, [sp, #16]
  405218:	ldr	x21, [sp, #32]
  40521c:	ldp	x29, x30, [sp], #48
  405220:	ret
  405224:	cmp	w3, #0x7f
  405228:	b.le	405240 <ferror@plt+0x2b70>
  40522c:	mov	x4, x19
  405230:	mov	w2, w3
  405234:	mov	x1, x21
  405238:	mov	w0, #0x2                   	// #2
  40523c:	bl	409530 <ferror@plt+0x6e60>
  405240:	add	x20, x20, #0x1
  405244:	b	40520c <ferror@plt+0x2b3c>
  405248:	stp	x29, x30, [sp, #-240]!
  40524c:	mov	x29, sp
  405250:	stp	x19, x20, [sp, #16]
  405254:	mov	x19, x3
  405258:	stp	x21, x22, [sp, #32]
  40525c:	mov	w21, #0x1                   	// #1
  405260:	stp	x23, x24, [sp, #48]
  405264:	mov	x24, x1
  405268:	mov	x23, x2
  40526c:	stp	x25, x26, [sp, #64]
  405270:	adrp	x26, 415000 <ferror@plt+0x12930>
  405274:	add	x26, x26, #0x968
  405278:	stp	x27, x28, [sp, #80]
  40527c:	adrp	x27, 415000 <ferror@plt+0x12930>
  405280:	add	x27, x27, #0x96e
  405284:	str	x0, [sp, #104]
  405288:	bl	402530 <dirfd@plt>
  40528c:	mov	w22, w0
  405290:	ldr	x0, [sp, #104]
  405294:	bl	4022b0 <readdir@plt>
  405298:	cbz	x0, 405424 <ferror@plt+0x2d54>
  40529c:	ldrb	w1, [x0, #19]
  4052a0:	add	x20, x0, #0x13
  4052a4:	cmp	w1, #0x2e
  4052a8:	b.ne	4052c4 <ferror@plt+0x2bf4>  // b.any
  4052ac:	ldrb	w1, [x0, #20]
  4052b0:	cbz	w1, 405290 <ferror@plt+0x2bc0>
  4052b4:	cmp	w1, #0x2e
  4052b8:	b.ne	4052c4 <ferror@plt+0x2bf4>  // b.any
  4052bc:	ldrb	w0, [x0, #21]
  4052c0:	cbz	w0, 405290 <ferror@plt+0x2bc0>
  4052c4:	mov	x1, x26
  4052c8:	mov	x0, x20
  4052cc:	bl	402410 <strcmp@plt>
  4052d0:	cbz	w0, 405290 <ferror@plt+0x2bc0>
  4052d4:	mov	x1, x27
  4052d8:	mov	x0, x20
  4052dc:	bl	402410 <strcmp@plt>
  4052e0:	cbz	w0, 405290 <ferror@plt+0x2bc0>
  4052e4:	mov	x0, x20
  4052e8:	bl	4020a0 <strlen@plt>
  4052ec:	add	x28, x0, x23
  4052f0:	mov	x25, x0
  4052f4:	add	x0, x28, #0x2
  4052f8:	cmp	x0, #0xfff
  4052fc:	b.ls	405320 <ferror@plt+0x2c50>  // b.plast
  405300:	strb	wzr, [x19, x23]
  405304:	mov	x3, x20
  405308:	mov	x2, x19
  40530c:	adrp	x1, 415000 <ferror@plt+0x12930>
  405310:	mov	w0, #0x3                   	// #3
  405314:	add	x1, x1, #0x975
  405318:	bl	409530 <ferror@plt+0x6e60>
  40531c:	b	405290 <ferror@plt+0x2bc0>
  405320:	add	x2, sp, #0x70
  405324:	mov	x1, x20
  405328:	mov	w0, w22
  40532c:	mov	w3, #0x0                   	// #0
  405330:	bl	413928 <ferror@plt+0x11258>
  405334:	tbz	w0, #31, 405354 <ferror@plt+0x2c84>
  405338:	adrp	x1, 415000 <ferror@plt+0x12930>
  40533c:	mov	x3, x20
  405340:	mov	w2, w22
  405344:	add	x1, x1, #0x98c
  405348:	mov	w0, #0x3                   	// #3
  40534c:	bl	409530 <ferror@plt+0x6e60>
  405350:	b	405290 <ferror@plt+0x2bc0>
  405354:	ldr	w3, [sp, #128]
  405358:	and	w3, w3, #0xf000
  40535c:	cmp	w3, #0x4, lsl #12
  405360:	b.ne	405444 <ferror@plt+0x2d74>  // b.any
  405364:	add	x2, x25, #0x1
  405368:	mov	x1, x20
  40536c:	add	x0, x19, x23
  405370:	bl	402060 <memcpy@plt>
  405374:	add	x0, x28, #0x101
  405378:	cmp	x0, #0xfff
  40537c:	b.ls	405398 <ferror@plt+0x2cc8>  // b.plast
  405380:	mov	x2, x19
  405384:	adrp	x1, 415000 <ferror@plt+0x12930>
  405388:	mov	w0, #0x3                   	// #3
  40538c:	add	x1, x1, #0x9a1
  405390:	bl	409530 <ferror@plt+0x6e60>
  405394:	b	405290 <ferror@plt+0x2bc0>
  405398:	mov	x1, x20
  40539c:	mov	w0, w22
  4053a0:	mov	w2, #0x0                   	// #0
  4053a4:	bl	4025f0 <openat@plt>
  4053a8:	mov	w25, w0
  4053ac:	tbz	w0, #31, 4053c4 <ferror@plt+0x2cf4>
  4053b0:	adrp	x1, 415000 <ferror@plt+0x12930>
  4053b4:	mov	x3, x20
  4053b8:	mov	w2, w22
  4053bc:	add	x1, x1, #0x9c0
  4053c0:	b	405348 <ferror@plt+0x2c78>
  4053c4:	bl	402360 <fdopendir@plt>
  4053c8:	mov	x20, x0
  4053cc:	cbnz	x0, 4053f0 <ferror@plt+0x2d20>
  4053d0:	mov	w2, w25
  4053d4:	adrp	x1, 415000 <ferror@plt+0x12930>
  4053d8:	add	x1, x1, #0x9de
  4053dc:	mov	w0, #0x3                   	// #3
  4053e0:	bl	409530 <ferror@plt+0x6e60>
  4053e4:	mov	w0, w25
  4053e8:	bl	402320 <close@plt>
  4053ec:	b	405290 <ferror@plt+0x2bc0>
  4053f0:	add	x2, x28, #0x1
  4053f4:	mov	w1, #0x2f                  	// #47
  4053f8:	strb	w1, [x19, x28]
  4053fc:	mov	x3, x19
  405400:	mov	x1, x24
  405404:	strb	wzr, [x19, x2]
  405408:	bl	405248 <ferror@plt+0x2b78>
  40540c:	mov	w21, w0
  405410:	mov	x0, x20
  405414:	bl	4022f0 <closedir@plt>
  405418:	cmp	w21, #0x0
  40541c:	cbnz	w21, 4054b0 <ferror@plt+0x2de0>
  405420:	mov	w21, #0x0                   	// #0
  405424:	mov	w0, w21
  405428:	ldp	x19, x20, [sp, #16]
  40542c:	ldp	x21, x22, [sp, #32]
  405430:	ldp	x23, x24, [sp, #48]
  405434:	ldp	x25, x26, [sp, #64]
  405438:	ldp	x27, x28, [sp, #80]
  40543c:	ldp	x29, x30, [sp], #240
  405440:	ret
  405444:	cmp	w3, #0x8, lsl #12
  405448:	b.ne	405498 <ferror@plt+0x2dc8>  // b.any
  40544c:	mov	x1, x25
  405450:	mov	x0, x20
  405454:	bl	40a588 <ferror@plt+0x7eb8>
  405458:	tst	w0, #0xff
  40545c:	b.eq	405290 <ferror@plt+0x2bc0>  // b.none
  405460:	add	x2, x25, #0x1
  405464:	mov	x1, x20
  405468:	add	x0, x19, x23
  40546c:	bl	402060 <memcpy@plt>
  405470:	ldr	x3, [sp, #200]
  405474:	cmp	x3, x24
  405478:	b.le	4054d8 <ferror@plt+0x2e08>
  40547c:	mov	x4, x24
  405480:	mov	x2, x19
  405484:	adrp	x1, 415000 <ferror@plt+0x12930>
  405488:	mov	w0, #0x7                   	// #7
  40548c:	add	x1, x1, #0x9f1
  405490:	bl	409530 <ferror@plt+0x6e60>
  405494:	b	405420 <ferror@plt+0x2d50>
  405498:	mov	x2, x19
  40549c:	adrp	x1, 415000 <ferror@plt+0x12930>
  4054a0:	mov	w0, #0x3                   	// #3
  4054a4:	add	x1, x1, #0xa0b
  4054a8:	bl	409530 <ferror@plt+0x6e60>
  4054ac:	b	405290 <ferror@plt+0x2bc0>
  4054b0:	b.ge	405290 <ferror@plt+0x2bc0>  // b.tcont
  4054b4:	strb	wzr, [x19, x28]
  4054b8:	neg	w0, w21
  4054bc:	bl	402310 <strerror@plt>
  4054c0:	mov	x3, x0
  4054c4:	adrp	x1, 415000 <ferror@plt+0x12930>
  4054c8:	mov	x2, x19
  4054cc:	add	x1, x1, #0xa29
  4054d0:	mov	w0, #0x3                   	// #3
  4054d4:	bl	409530 <ferror@plt+0x6e60>
  4054d8:	mov	w21, #0x1                   	// #1
  4054dc:	b	405290 <ferror@plt+0x2bc0>
  4054e0:	stp	x29, x30, [sp, #-64]!
  4054e4:	tst	w2, #0xff
  4054e8:	mov	x29, sp
  4054ec:	stp	x19, x20, [sp, #16]
  4054f0:	mov	x20, x1
  4054f4:	stp	x21, x22, [sp, #32]
  4054f8:	mov	x22, x0
  4054fc:	mov	x21, x4
  405500:	stp	x23, x24, [sp, #48]
  405504:	mov	x23, x3
  405508:	b.ne	405528 <ferror@plt+0x2e58>  // b.any
  40550c:	ldr	x0, [x0]
  405510:	ldrb	w1, [x1]
  405514:	add	x0, x0, #0x1, lsl #12
  405518:	ldrb	w0, [x0, #16]
  40551c:	cmp	w1, w0
  405520:	b.ne	405528 <ferror@plt+0x2e58>  // b.any
  405524:	add	x20, x20, #0x1
  405528:	mov	x0, x20
  40552c:	bl	4020a0 <strlen@plt>
  405530:	add	x24, x0, #0x1
  405534:	add	x0, x0, #0x11
  405538:	bl	402220 <malloc@plt>
  40553c:	mov	x19, x0
  405540:	cbz	x0, 4055cc <ferror@plt+0x2efc>
  405544:	stp	x21, x23, [x0]
  405548:	add	x23, x0, #0x10
  40554c:	mov	x1, x20
  405550:	mov	x2, x24
  405554:	mov	x0, x23
  405558:	bl	402060 <memcpy@plt>
  40555c:	ldr	x0, [x22, #64]
  405560:	mov	x2, x19
  405564:	mov	x1, x23
  405568:	bl	409e5c <ferror@plt+0x778c>
  40556c:	mov	w20, w0
  405570:	tbz	w0, #31, 405594 <ferror@plt+0x2ec4>
  405574:	mov	x0, x19
  405578:	bl	402480 <free@plt>
  40557c:	mov	w0, w20
  405580:	ldp	x19, x20, [sp, #16]
  405584:	ldp	x21, x22, [sp, #32]
  405588:	ldp	x23, x24, [sp, #48]
  40558c:	ldp	x29, x30, [sp], #64
  405590:	ret
  405594:	cbz	x21, 4055c0 <ferror@plt+0x2ef0>
  405598:	ldr	x5, [x21, #8]
  40559c:	mov	x4, x21
  4055a0:	mov	x3, x23
  4055a4:	mov	x2, x19
  4055a8:	adrp	x1, 415000 <ferror@plt+0x12930>
  4055ac:	mov	w0, #0x7                   	// #7
  4055b0:	add	x1, x1, #0xa38
  4055b4:	mov	w20, #0x0                   	// #0
  4055b8:	bl	409530 <ferror@plt+0x6e60>
  4055bc:	b	40557c <ferror@plt+0x2eac>
  4055c0:	adrp	x5, 417000 <ferror@plt+0x14930>
  4055c4:	add	x5, x5, #0xc6c
  4055c8:	b	40559c <ferror@plt+0x2ecc>
  4055cc:	mov	w20, #0xfffffff4            	// #-12
  4055d0:	b	40557c <ferror@plt+0x2eac>
  4055d4:	ldrb	w2, [x1]
  4055d8:	cmp	w2, #0x2e
  4055dc:	b.ne	4055e4 <ferror@plt+0x2f14>  // b.any
  4055e0:	add	x1, x1, #0x1
  4055e4:	ldr	x2, [x0]
  4055e8:	ldrb	w3, [x1]
  4055ec:	add	x2, x2, #0x1, lsl #12
  4055f0:	ldrb	w2, [x2, #16]
  4055f4:	cmp	w3, w2
  4055f8:	b.ne	405600 <ferror@plt+0x2f30>  // b.any
  4055fc:	add	x1, x1, #0x1
  405600:	ldr	x0, [x0, #64]
  405604:	b	40a0a4 <ferror@plt+0x79d4>
  405608:	stp	x29, x30, [sp, #-128]!
  40560c:	mov	x29, sp
  405610:	stp	x19, x20, [sp, #16]
  405614:	stp	x21, x22, [sp, #32]
  405618:	mov	x21, x3
  40561c:	stp	x23, x24, [sp, #48]
  405620:	mov	x23, x2
  405624:	stp	x25, x26, [sp, #64]
  405628:	stp	x27, x28, [sp, #80]
  40562c:	mov	x28, x0
  405630:	mov	x0, x2
  405634:	str	x1, [sp, #104]
  405638:	bl	4020a0 <strlen@plt>
  40563c:	mov	x19, x0
  405640:	cbz	x21, 405694 <ferror@plt+0x2fc4>
  405644:	mov	x0, x21
  405648:	bl	4020a0 <strlen@plt>
  40564c:	mov	x22, x0
  405650:	ldr	x0, [sp, #104]
  405654:	mov	x25, #0x0                   	// #0
  405658:	ldr	x26, [x28]
  40565c:	ldr	x24, [x0]
  405660:	cmp	x25, x24
  405664:	b.ne	4056b4 <ferror@plt+0x2fe4>  // b.any
  405668:	add	x27, x22, x19
  40566c:	add	x0, x27, #0x1a
  405670:	bl	402220 <malloc@plt>
  405674:	mov	x20, x0
  405678:	cbnz	x0, 405714 <ferror@plt+0x3044>
  40567c:	adrp	x1, 415000 <ferror@plt+0x12930>
  405680:	mov	w0, #0x3                   	// #3
  405684:	add	x1, x1, #0xa7d
  405688:	bl	409530 <ferror@plt+0x6e60>
  40568c:	mov	w0, #0xfffffff4            	// #-12
  405690:	b	4056ec <ferror@plt+0x301c>
  405694:	sub	x19, x19, #0x1
  405698:	mov	x0, x23
  40569c:	bl	402420 <basename@plt>
  4056a0:	mov	x21, x0
  4056a4:	bl	4020a0 <strlen@plt>
  4056a8:	mov	x22, x0
  4056ac:	sub	x19, x19, x0
  4056b0:	b	405650 <ferror@plt+0x2f80>
  4056b4:	ldr	x0, [x26, x25, lsl #3]
  4056b8:	ldr	x1, [x0, #16]
  4056bc:	mov	x0, x21
  4056c0:	bl	402410 <strcmp@plt>
  4056c4:	cmp	w0, #0x0
  4056c8:	cbnz	w0, 405708 <ferror@plt+0x3038>
  4056cc:	mov	w0, #0x7                   	// #7
  4056d0:	mov	x4, x21
  4056d4:	mov	x3, x23
  4056d8:	mov	w2, w19
  4056dc:	adrp	x1, 415000 <ferror@plt+0x12930>
  4056e0:	add	x1, x1, #0xa54
  4056e4:	bl	409530 <ferror@plt+0x6e60>
  4056e8:	mov	w0, #0xffffffef            	// #-17
  4056ec:	ldp	x19, x20, [sp, #16]
  4056f0:	ldp	x21, x22, [sp, #32]
  4056f4:	ldp	x23, x24, [sp, #48]
  4056f8:	ldp	x25, x26, [sp, #64]
  4056fc:	ldp	x27, x28, [sp, #80]
  405700:	ldp	x29, x30, [sp], #128
  405704:	ret
  405708:	b.lt	405668 <ferror@plt+0x2f98>  // b.tstop
  40570c:	add	x25, x25, #0x1
  405710:	b	405660 <ferror@plt+0x2f90>
  405714:	add	x0, x24, #0x1
  405718:	str	x0, [sp, #112]
  40571c:	lsl	x1, x0, #3
  405720:	mov	x0, x26
  405724:	bl	4022c0 <realloc@plt>
  405728:	mov	x3, x0
  40572c:	cbnz	x0, 40574c <ferror@plt+0x307c>
  405730:	adrp	x1, 415000 <ferror@plt+0x12930>
  405734:	add	x1, x1, #0xa7d
  405738:	mov	w0, #0x3                   	// #3
  40573c:	bl	409530 <ferror@plt+0x6e60>
  405740:	mov	x0, x20
  405744:	bl	402480 <free@plt>
  405748:	b	40568c <ferror@plt+0x2fbc>
  40574c:	str	x0, [x28]
  405750:	add	x1, x0, x25, lsl #3
  405754:	cmp	x25, x24
  405758:	lsl	x28, x25, #3
  40575c:	b.cs	40577c <ferror@plt+0x30ac>  // b.hs, b.nlast
  405760:	sub	x2, x24, x25
  405764:	add	x0, x28, #0x8
  405768:	add	x0, x3, x0
  40576c:	str	x3, [sp, #120]
  405770:	lsl	x2, x2, #3
  405774:	bl	402070 <memmove@plt>
  405778:	ldr	x3, [sp, #120]
  40577c:	add	x0, x20, #0x18
  405780:	add	x24, x19, #0x1
  405784:	str	x20, [x3, x28]
  405788:	add	x24, x0, x24
  40578c:	mov	x2, x19
  405790:	stp	x19, x22, [x20]
  405794:	add	x19, x20, x19
  405798:	mov	x1, x23
  40579c:	str	x24, [x20, #16]
  4057a0:	add	x20, x20, x27
  4057a4:	bl	402060 <memcpy@plt>
  4057a8:	mov	w0, #0x2f                  	// #47
  4057ac:	strb	w0, [x19, #24]
  4057b0:	mov	x1, x21
  4057b4:	mov	x2, x22
  4057b8:	mov	x0, x24
  4057bc:	bl	402060 <memcpy@plt>
  4057c0:	ldp	x0, x1, [sp, #104]
  4057c4:	str	x1, [x0]
  4057c8:	strb	wzr, [x20, #25]
  4057cc:	mov	w0, #0x0                   	// #0
  4057d0:	b	4056ec <ferror@plt+0x301c>
  4057d4:	stp	x29, x30, [sp, #-32]!
  4057d8:	mov	x2, x0
  4057dc:	adrp	x1, 415000 <ferror@plt+0x12930>
  4057e0:	mov	x29, sp
  4057e4:	str	x19, [sp, #16]
  4057e8:	mov	x19, x0
  4057ec:	add	x1, x1, #0xaa1
  4057f0:	mov	w0, #0x7                   	// #7
  4057f4:	ldp	x3, x4, [x19]
  4057f8:	bl	409530 <ferror@plt+0x6e60>
  4057fc:	add	x0, x19, #0x30
  405800:	bl	409c64 <ferror@plt+0x7594>
  405804:	ldr	x0, [x19]
  405808:	bl	40f360 <ferror@plt+0xcc90>
  40580c:	ldr	x0, [x19, #32]
  405810:	bl	410fdc <ferror@plt+0xe90c>
  405814:	ldr	x0, [x19, #40]
  405818:	bl	411534 <ferror@plt+0xee64>
  40581c:	ldr	x0, [x19, #24]
  405820:	bl	402480 <free@plt>
  405824:	ldr	x0, [x19, #8]
  405828:	bl	402480 <free@plt>
  40582c:	mov	x0, x19
  405830:	ldr	x19, [sp, #16]
  405834:	ldp	x29, x30, [sp], #32
  405838:	b	402480 <free@plt>
  40583c:	stp	x29, x30, [sp, #-32]!
  405840:	mov	x29, sp
  405844:	stp	x19, x20, [sp, #16]
  405848:	mov	x19, x0
  40584c:	mov	x20, #0x0                   	// #0
  405850:	ldr	x0, [x0, #64]
  405854:	bl	409dd4 <ferror@plt+0x7704>
  405858:	ldr	x0, [x19, #48]
  40585c:	bl	409dd4 <ferror@plt+0x7704>
  405860:	ldr	x0, [x19, #56]
  405864:	bl	409dd4 <ferror@plt+0x7704>
  405868:	ldr	x0, [x19, #24]
  40586c:	cmp	x0, x20
  405870:	b.hi	40588c <ferror@plt+0x31bc>  // b.pmore
  405874:	add	x0, x19, #0x10
  405878:	bl	409c64 <ferror@plt+0x7594>
  40587c:	ldr	x0, [x19, #8]
  405880:	ldp	x19, x20, [sp, #16]
  405884:	ldp	x29, x30, [sp], #32
  405888:	b	40b8e4 <ferror@plt+0x9214>
  40588c:	ldr	x0, [x19, #16]
  405890:	ldr	x0, [x0, x20, lsl #3]
  405894:	add	x20, x20, #0x1
  405898:	bl	4057d4 <ferror@plt+0x3104>
  40589c:	b	405868 <ferror@plt+0x3198>
  4058a0:	stp	x29, x30, [sp, #-80]!
  4058a4:	mov	x29, sp
  4058a8:	stp	x19, x20, [sp, #16]
  4058ac:	mov	x19, x0
  4058b0:	stp	x21, x22, [sp, #32]
  4058b4:	mov	x22, x1
  4058b8:	mov	w21, #0x1                   	// #1
  4058bc:	stp	x23, x24, [sp, #48]
  4058c0:	mov	w23, w2
  4058c4:	ldr	x20, [x0]
  4058c8:	str	x25, [sp, #64]
  4058cc:	mov	w25, #0x0                   	// #0
  4058d0:	cbnz	x20, 405944 <ferror@plt+0x3274>
  4058d4:	ldr	x24, [x19]
  4058d8:	cbz	x24, 4058e8 <ferror@plt+0x3218>
  4058dc:	ldr	w0, [x24, #8]
  4058e0:	cmp	w0, w23
  4058e4:	b.cc	405960 <ferror@plt+0x3290>  // b.lo, b.ul, b.last
  4058e8:	mov	x0, x22
  4058ec:	bl	4020a0 <strlen@plt>
  4058f0:	mov	x21, x0
  4058f4:	sxtw	x0, w0
  4058f8:	mov	x1, #0x1                   	// #1
  4058fc:	add	x0, x0, #0x11
  405900:	bl	402290 <calloc@plt>
  405904:	mov	x20, x0
  405908:	add	w2, w21, #0x1
  40590c:	mov	x1, x22
  405910:	add	x0, x0, #0xc
  405914:	str	x24, [x20]
  405918:	sxtw	x2, w2
  40591c:	str	w23, [x20, #8]
  405920:	bl	402060 <memcpy@plt>
  405924:	mov	w0, w25
  405928:	ldp	x21, x22, [sp, #32]
  40592c:	ldp	x23, x24, [sp, #48]
  405930:	ldr	x25, [sp, #64]
  405934:	str	x20, [x19]
  405938:	ldp	x19, x20, [sp, #16]
  40593c:	ldp	x29, x30, [sp], #80
  405940:	ret
  405944:	add	x0, x20, #0xc
  405948:	mov	x1, x22
  40594c:	bl	402410 <strcmp@plt>
  405950:	cmp	w0, #0x0
  405954:	csel	w25, w25, w21, ne  // ne = any
  405958:	ldr	x20, [x20]
  40595c:	b	4058d0 <ferror@plt+0x3200>
  405960:	mov	x19, x24
  405964:	b	4058d4 <ferror@plt+0x3204>
  405968:	stp	x29, x30, [sp, #-32]!
  40596c:	mov	x1, #0x1                   	// #1
  405970:	mov	x0, #0x418                 	// #1048
  405974:	mov	x29, sp
  405978:	str	x19, [sp, #16]
  40597c:	bl	402290 <calloc@plt>
  405980:	mov	x19, x0
  405984:	adrp	x0, 417000 <ferror@plt+0x14930>
  405988:	add	x0, x0, #0xc6c
  40598c:	bl	4022e0 <strdup@plt>
  405990:	str	x0, [x19]
  405994:	mov	w0, #0xffffff80            	// #-128
  405998:	strb	w0, [x19, #16]
  40599c:	mov	x0, x19
  4059a0:	ldr	x19, [sp, #16]
  4059a4:	ldp	x29, x30, [sp], #32
  4059a8:	ret
  4059ac:	stp	x29, x30, [sp, #-112]!
  4059b0:	mov	x29, sp
  4059b4:	stp	x19, x20, [sp, #16]
  4059b8:	mov	x19, x0
  4059bc:	mov	x0, x1
  4059c0:	stp	x21, x22, [sp, #32]
  4059c4:	stp	x23, x24, [sp, #48]
  4059c8:	mov	x23, x1
  4059cc:	mov	x24, x2
  4059d0:	stp	x25, x26, [sp, #64]
  4059d4:	mov	w25, w3
  4059d8:	stp	x27, x28, [sp, #80]
  4059dc:	bl	4051ec <ferror@plt+0x2b1c>
  4059e0:	mov	x0, x24
  4059e4:	bl	4051ec <ferror@plt+0x2b1c>
  4059e8:	mov	w1, #0x0                   	// #0
  4059ec:	ldr	x26, [x19]
  4059f0:	sxtw	x21, w1
  4059f4:	mov	x0, #0x0                   	// #0
  4059f8:	ldrb	w22, [x26, x0]
  4059fc:	add	x4, x26, x0
  405a00:	ldrb	w2, [x23, x21]
  405a04:	add	w28, w1, w0
  405a08:	add	x3, x23, x21
  405a0c:	cbz	w22, 405a78 <ferror@plt+0x33a8>
  405a10:	add	x20, x0, #0x1
  405a14:	cmp	w22, w2
  405a18:	add	x0, x21, #0x1
  405a1c:	b.eq	405aa8 <ferror@plt+0x33d8>  // b.none
  405a20:	mov	x1, #0x1                   	// #1
  405a24:	mov	x0, #0x418                 	// #1048
  405a28:	stp	x3, x4, [sp, #96]
  405a2c:	bl	402290 <calloc@plt>
  405a30:	mov	x1, x19
  405a34:	mov	x27, x0
  405a38:	mov	x2, #0x418                 	// #1048
  405a3c:	bl	402060 <memcpy@plt>
  405a40:	add	x0, x26, x20
  405a44:	bl	4022e0 <strdup@plt>
  405a48:	mov	x2, #0x418                 	// #1048
  405a4c:	mov	w1, #0x0                   	// #0
  405a50:	str	x0, [x27]
  405a54:	mov	x0, x19
  405a58:	bl	402260 <memset@plt>
  405a5c:	ldp	x3, x4, [sp, #96]
  405a60:	strb	wzr, [x4]
  405a64:	strb	w22, [x19, #16]
  405a68:	strb	w22, [x19, #17]
  405a6c:	add	x22, x19, w22, sxtw #3
  405a70:	str	x26, [x19]
  405a74:	str	x27, [x22, #24]
  405a78:	ldrb	w0, [x3]
  405a7c:	cbnz	w0, 405ab4 <ferror@plt+0x33e4>
  405a80:	mov	w2, w25
  405a84:	mov	x1, x24
  405a88:	add	x0, x19, #0x8
  405a8c:	ldp	x19, x20, [sp, #16]
  405a90:	ldp	x21, x22, [sp, #32]
  405a94:	ldp	x23, x24, [sp, #48]
  405a98:	ldp	x25, x26, [sp, #64]
  405a9c:	ldp	x27, x28, [sp, #80]
  405aa0:	ldp	x29, x30, [sp], #112
  405aa4:	b	4058a0 <ferror@plt+0x31d0>
  405aa8:	mov	x21, x0
  405aac:	mov	x0, x20
  405ab0:	b	4059f8 <ferror@plt+0x3328>
  405ab4:	add	x1, x19, w0, sxtw #3
  405ab8:	sxtw	x22, w0
  405abc:	ldr	x2, [x1, #24]
  405ac0:	cbnz	x2, 405b44 <ferror@plt+0x3474>
  405ac4:	ldrb	w1, [x19, #16]
  405ac8:	cmp	w1, w0
  405acc:	b.ls	405ad4 <ferror@plt+0x3404>  // b.plast
  405ad0:	strb	w0, [x19, #16]
  405ad4:	ldrb	w1, [x19, #17]
  405ad8:	cmp	w1, w0
  405adc:	b.cs	405ae4 <ferror@plt+0x3414>  // b.hs, b.nlast
  405ae0:	strb	w0, [x19, #17]
  405ae4:	add	x19, x19, x22, lsl #3
  405ae8:	mov	x1, #0x1                   	// #1
  405aec:	mov	x0, #0x418                 	// #1048
  405af0:	bl	402290 <calloc@plt>
  405af4:	mov	x20, x0
  405af8:	add	x21, x21, #0x1
  405afc:	str	x20, [x19, #24]
  405b00:	add	x0, x23, x21
  405b04:	bl	4022e0 <strdup@plt>
  405b08:	str	x0, [x20]
  405b0c:	mov	w0, #0xffffff80            	// #-128
  405b10:	strb	w0, [x20, #16]
  405b14:	mov	w2, w25
  405b18:	mov	x1, x24
  405b1c:	add	x0, x20, #0x8
  405b20:	bl	4058a0 <ferror@plt+0x31d0>
  405b24:	mov	w0, #0x0                   	// #0
  405b28:	ldp	x19, x20, [sp, #16]
  405b2c:	ldp	x21, x22, [sp, #32]
  405b30:	ldp	x23, x24, [sp, #48]
  405b34:	ldp	x25, x26, [sp, #64]
  405b38:	ldp	x27, x28, [sp, #80]
  405b3c:	ldp	x29, x30, [sp], #112
  405b40:	ret
  405b44:	add	w1, w28, #0x1
  405b48:	mov	x19, x2
  405b4c:	b	4059ec <ferror@plt+0x331c>
  405b50:	stp	x29, x30, [sp, #-96]!
  405b54:	mov	x29, sp
  405b58:	stp	x19, x20, [sp, #16]
  405b5c:	stp	x21, x22, [sp, #32]
  405b60:	mov	x22, x0
  405b64:	stp	x23, x24, [sp, #48]
  405b68:	mov	x23, x1
  405b6c:	stp	x25, x26, [sp, #64]
  405b70:	ldr	x26, [x0]
  405b74:	mov	x0, x1
  405b78:	str	x27, [sp, #80]
  405b7c:	bl	40f73c <ferror@plt+0xd06c>
  405b80:	mov	x20, x0
  405b84:	bl	4020a0 <strlen@plt>
  405b88:	add	x25, x0, #0x1
  405b8c:	add	x1, x0, #0x79
  405b90:	mov	x0, #0x1                   	// #1
  405b94:	bl	402290 <calloc@plt>
  405b98:	cbz	x0, 405d34 <ferror@plt+0x3664>
  405b9c:	mov	x19, x0
  405ba0:	add	x24, x0, #0x78
  405ba4:	ldr	x0, [x22, #24]
  405ba8:	mov	x2, x25
  405bac:	str	x23, [x19]
  405bb0:	mov	x1, x20
  405bb4:	add	w0, w0, #0x1
  405bb8:	str	w0, [x19, #96]
  405bbc:	mov	w0, #0x7fffffff            	// #2147483647
  405bc0:	str	w0, [x19, #100]
  405bc4:	mov	x0, x24
  405bc8:	bl	402060 <memcpy@plt>
  405bcc:	str	x25, [x19, #88]
  405bd0:	mov	x1, #0x4                   	// #4
  405bd4:	add	x0, x19, #0x30
  405bd8:	bl	409ba8 <ferror@plt+0x74d8>
  405bdc:	mov	x0, x23
  405be0:	bl	40f748 <ferror@plt+0xd078>
  405be4:	bl	4022e0 <strdup@plt>
  405be8:	str	x0, [x19, #8]
  405bec:	mov	x20, x0
  405bf0:	mov	w1, #0x2f                  	// #47
  405bf4:	bl	402340 <strrchr@plt>
  405bf8:	mov	x21, x0
  405bfc:	ldr	x27, [x26, #4104]
  405c00:	sub	x0, x0, x20
  405c04:	str	x0, [x19, #80]
  405c08:	add	x1, x26, #0x8
  405c0c:	mov	x2, x27
  405c10:	mov	x0, x20
  405c14:	bl	402240 <strncmp@plt>
  405c18:	cbnz	w0, 405c7c <ferror@plt+0x35ac>
  405c1c:	ldrb	w0, [x20, x27]
  405c20:	add	x20, x20, x27
  405c24:	cmp	w0, #0x2f
  405c28:	csinc	x20, xzr, x20, ne  // ne = any
  405c2c:	ldr	x0, [x22, #56]
  405c30:	str	x20, [x19, #16]
  405c34:	mov	x2, x19
  405c38:	mov	x1, x24
  405c3c:	bl	409f8c <ferror@plt+0x78bc>
  405c40:	mov	w20, w0
  405c44:	tbz	w0, #31, 405c84 <ferror@plt+0x35b4>
  405c48:	neg	w0, w0
  405c4c:	bl	402310 <strerror@plt>
  405c50:	adrp	x1, 415000 <ferror@plt+0x12930>
  405c54:	mov	x3, x0
  405c58:	mov	x2, x24
  405c5c:	add	x1, x1, #0xabb
  405c60:	mov	w0, #0x3                   	// #3
  405c64:	bl	409530 <ferror@plt+0x6e60>
  405c68:	ldr	x0, [x19, #24]
  405c6c:	bl	402480 <free@plt>
  405c70:	mov	x0, x19
  405c74:	bl	402480 <free@plt>
  405c78:	b	405d14 <ferror@plt+0x3644>
  405c7c:	mov	x20, #0x0                   	// #0
  405c80:	b	405c2c <ferror@plt+0x355c>
  405c84:	ldr	x0, [x19, #16]
  405c88:	cbz	x0, 405cf4 <ferror@plt+0x3624>
  405c8c:	sub	x21, x21, x0
  405c90:	add	x25, x21, x25
  405c94:	add	x1, x25, #0x4
  405c98:	bl	40a36c <ferror@plt+0x7c9c>
  405c9c:	add	x25, x0, x25
  405ca0:	str	x0, [x19, #24]
  405ca4:	mov	x2, x19
  405ca8:	strb	wzr, [x25, #3]
  405cac:	ldr	x1, [x19, #24]
  405cb0:	ldr	x0, [x22, #48]
  405cb4:	bl	409f8c <ferror@plt+0x78bc>
  405cb8:	mov	w20, w0
  405cbc:	tbz	w0, #31, 405cf4 <ferror@plt+0x3624>
  405cc0:	ldr	x21, [x19, #24]
  405cc4:	neg	w0, w0
  405cc8:	bl	402310 <strerror@plt>
  405ccc:	mov	x3, x0
  405cd0:	mov	x2, x21
  405cd4:	mov	w0, #0x3                   	// #3
  405cd8:	adrp	x1, 415000 <ferror@plt+0x12930>
  405cdc:	add	x1, x1, #0xabb
  405ce0:	bl	409530 <ferror@plt+0x6e60>
  405ce4:	ldr	x0, [x22, #56]
  405ce8:	mov	x1, x24
  405cec:	bl	40a118 <ferror@plt+0x7a48>
  405cf0:	b	405c68 <ferror@plt+0x3598>
  405cf4:	ldr	x4, [x19, #8]
  405cf8:	adrp	x1, 415000 <ferror@plt+0x12930>
  405cfc:	mov	x3, x23
  405d00:	mov	x2, x19
  405d04:	add	x1, x1, #0xad3
  405d08:	mov	w0, #0x7                   	// #7
  405d0c:	mov	w20, #0x0                   	// #0
  405d10:	bl	409530 <ferror@plt+0x6e60>
  405d14:	mov	w0, w20
  405d18:	ldp	x19, x20, [sp, #16]
  405d1c:	ldp	x21, x22, [sp, #32]
  405d20:	ldp	x23, x24, [sp, #48]
  405d24:	ldp	x25, x26, [sp, #64]
  405d28:	ldr	x27, [sp, #80]
  405d2c:	ldp	x29, x30, [sp], #96
  405d30:	ret
  405d34:	mov	w20, #0xfffffff4            	// #-12
  405d38:	b	405d14 <ferror@plt+0x3644>
  405d3c:	stp	x29, x30, [sp, #-144]!
  405d40:	mov	x29, sp
  405d44:	stp	x21, x22, [sp, #32]
  405d48:	mov	x22, x0
  405d4c:	mov	w0, #0x1                   	// #1
  405d50:	stp	x23, x24, [sp, #48]
  405d54:	mov	x23, x1
  405d58:	mov	x21, #0x0                   	// #0
  405d5c:	stp	x19, x20, [sp, #16]
  405d60:	stp	x25, x26, [sp, #64]
  405d64:	stp	x27, x28, [sp, #80]
  405d68:	str	w0, [sp, #100]
  405d6c:	adrp	x0, 414000 <ferror@plt+0x11930>
  405d70:	add	x0, x0, #0x865
  405d74:	str	x0, [sp, #112]
  405d78:	ldr	x0, [x22, #24]
  405d7c:	cmp	x0, x21
  405d80:	b.hi	405da4 <ferror@plt+0x36d4>  // b.pmore
  405d84:	mov	w0, #0x0                   	// #0
  405d88:	ldp	x19, x20, [sp, #16]
  405d8c:	ldp	x21, x22, [sp, #32]
  405d90:	ldp	x23, x24, [sp, #48]
  405d94:	ldp	x25, x26, [sp, #64]
  405d98:	ldp	x27, x28, [sp, #80]
  405d9c:	ldp	x29, x30, [sp], #144
  405da0:	ret
  405da4:	ldr	x0, [x22, #16]
  405da8:	adrp	x27, 415000 <ferror@plt+0x12930>
  405dac:	mov	w26, #0x0                   	// #0
  405db0:	mov	w25, #0x0                   	// #0
  405db4:	mov	w20, #0x0                   	// #0
  405db8:	mov	x19, #0x0                   	// #0
  405dbc:	ldr	x24, [x0, x21, lsl #3]
  405dc0:	add	x0, x27, #0xaec
  405dc4:	str	x0, [sp, #104]
  405dc8:	ldr	x28, [x24, #32]
  405dcc:	cbnz	x28, 405e20 <ferror@plt+0x3750>
  405dd0:	cbz	x19, 405e18 <ferror@plt+0x3748>
  405dd4:	cbz	w20, 405edc <ferror@plt+0x380c>
  405dd8:	ldr	w0, [sp, #100]
  405ddc:	cbz	w0, 405df0 <ferror@plt+0x3720>
  405de0:	adrp	x0, 415000 <ferror@plt+0x12930>
  405de4:	mov	x1, x23
  405de8:	add	x0, x0, #0xb18
  405dec:	bl	4020b0 <fputs@plt>
  405df0:	mov	w6, w26
  405df4:	mov	w5, w25
  405df8:	mov	w4, w20
  405dfc:	mov	x3, x19
  405e00:	add	x2, x24, #0x78
  405e04:	mov	x0, x23
  405e08:	adrp	x1, 415000 <ferror@plt+0x12930>
  405e0c:	add	x1, x1, #0xb4d
  405e10:	bl	402690 <fprintf@plt>
  405e14:	str	wzr, [sp, #100]
  405e18:	add	x21, x21, #0x1
  405e1c:	b	405d78 <ferror@plt+0x36a8>
  405e20:	mov	x0, x28
  405e24:	bl	410fbc <ferror@plt+0xe8ec>
  405e28:	mov	x2, x0
  405e2c:	mov	x0, x28
  405e30:	str	x2, [sp, #120]
  405e34:	bl	410fcc <ferror@plt+0xe8fc>
  405e38:	mov	x27, x0
  405e3c:	ldp	x1, x2, [sp, #112]
  405e40:	mov	x0, x2
  405e44:	bl	402410 <strcmp@plt>
  405e48:	cbnz	w0, 405e70 <ferror@plt+0x37a0>
  405e4c:	ldr	x1, [sp, #104]
  405e50:	mov	x0, x27
  405e54:	mov	x2, #0x8                   	// #8
  405e58:	bl	402240 <strncmp@plt>
  405e5c:	cbnz	w0, 405e84 <ferror@plt+0x37b4>
  405e60:	add	x19, x27, #0x8
  405e64:	cmp	w20, #0x0
  405e68:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  405e6c:	b.ne	405dd8 <ferror@plt+0x3708>  // b.any
  405e70:	ldr	x28, [x28]
  405e74:	ldr	x0, [x24, #32]
  405e78:	cmp	x28, x0
  405e7c:	csel	x28, x28, xzr, ne  // ne = any
  405e80:	b	405dcc <ferror@plt+0x36fc>
  405e84:	add	x3, sp, #0x8c
  405e88:	add	x2, sp, #0x88
  405e8c:	mov	x0, x27
  405e90:	adrp	x1, 415000 <ferror@plt+0x12930>
  405e94:	add	x1, x1, #0xaf5
  405e98:	bl	402590 <__isoc99_sscanf@plt>
  405e9c:	cmp	w0, #0x2
  405ea0:	b.ne	405eb0 <ferror@plt+0x37e0>  // b.any
  405ea4:	ldp	w25, w26, [sp, #136]
  405ea8:	mov	w20, #0x63                  	// #99
  405eac:	b	405e64 <ferror@plt+0x3794>
  405eb0:	add	x3, sp, #0x8c
  405eb4:	add	x2, sp, #0x88
  405eb8:	mov	x0, x27
  405ebc:	adrp	x1, 415000 <ferror@plt+0x12930>
  405ec0:	add	x1, x1, #0xb06
  405ec4:	bl	402590 <__isoc99_sscanf@plt>
  405ec8:	cmp	w0, #0x2
  405ecc:	b.ne	405e64 <ferror@plt+0x3794>  // b.any
  405ed0:	ldp	w25, w26, [sp, #136]
  405ed4:	mov	w20, #0x62                  	// #98
  405ed8:	b	405e64 <ferror@plt+0x3794>
  405edc:	mov	x3, x19
  405ee0:	add	x2, x24, #0x78
  405ee4:	adrp	x1, 415000 <ferror@plt+0x12930>
  405ee8:	mov	w0, #0x3                   	// #3
  405eec:	add	x1, x1, #0xb5c
  405ef0:	bl	409530 <ferror@plt+0x6e60>
  405ef4:	b	405e18 <ferror@plt+0x3748>
  405ef8:	stp	x29, x30, [sp, #-64]!
  405efc:	mov	x29, sp
  405f00:	stp	x19, x20, [sp, #16]
  405f04:	mov	x20, x0
  405f08:	mov	x19, x1
  405f0c:	adrp	x0, 415000 <ferror@plt+0x12930>
  405f10:	add	x0, x0, #0xbab
  405f14:	bl	4020b0 <fputs@plt>
  405f18:	ldr	x0, [x20, #64]
  405f1c:	adrp	x20, 415000 <ferror@plt+0x12930>
  405f20:	add	x20, x20, #0xbdd
  405f24:	add	x1, sp, #0x30
  405f28:	bl	40a234 <ferror@plt+0x7b64>
  405f2c:	add	x2, sp, #0x28
  405f30:	add	x0, sp, #0x30
  405f34:	mov	x1, #0x0                   	// #0
  405f38:	bl	40a244 <ferror@plt+0x7b74>
  405f3c:	tst	w0, #0xff
  405f40:	b.ne	405f54 <ferror@plt+0x3884>  // b.any
  405f44:	mov	w0, #0x0                   	// #0
  405f48:	ldp	x19, x20, [sp, #16]
  405f4c:	ldp	x29, x30, [sp], #64
  405f50:	ret
  405f54:	ldr	x2, [sp, #40]
  405f58:	ldr	x3, [x2]
  405f5c:	cbz	x3, 405f2c <ferror@plt+0x385c>
  405f60:	add	x3, x3, #0x78
  405f64:	add	x2, x2, #0x10
  405f68:	mov	x1, x20
  405f6c:	mov	x0, x19
  405f70:	bl	402690 <fprintf@plt>
  405f74:	b	405f2c <ferror@plt+0x385c>
  405f78:	stp	x29, x30, [sp, #-96]!
  405f7c:	mov	x29, sp
  405f80:	stp	x23, x24, [sp, #48]
  405f84:	adrp	x23, 416000 <ferror@plt+0x13930>
  405f88:	adrp	x24, 415000 <ferror@plt+0x12930>
  405f8c:	add	x23, x23, #0xc9c
  405f90:	add	x24, x24, #0xc29
  405f94:	stp	x19, x20, [sp, #16]
  405f98:	mov	x20, #0x0                   	// #0
  405f9c:	stp	x21, x22, [sp, #32]
  405fa0:	mov	x21, x0
  405fa4:	mov	x22, x1
  405fa8:	adrp	x0, 415000 <ferror@plt+0x12930>
  405fac:	add	x0, x0, #0xbf1
  405fb0:	stp	x25, x26, [sp, #64]
  405fb4:	stp	x27, x28, [sp, #80]
  405fb8:	bl	4020b0 <fputs@plt>
  405fbc:	ldr	x0, [x21, #24]
  405fc0:	cmp	x0, x20
  405fc4:	b.hi	405fe8 <ferror@plt+0x3918>  // b.pmore
  405fc8:	mov	w0, #0x0                   	// #0
  405fcc:	ldp	x19, x20, [sp, #16]
  405fd0:	ldp	x21, x22, [sp, #32]
  405fd4:	ldp	x23, x24, [sp, #48]
  405fd8:	ldp	x25, x26, [sp, #64]
  405fdc:	ldp	x27, x28, [sp, #80]
  405fe0:	ldp	x29, x30, [sp], #96
  405fe4:	ret
  405fe8:	ldr	x0, [x21, #16]
  405fec:	ldr	x25, [x0, x20, lsl #3]
  405ff0:	add	x27, x25, #0x78
  405ff4:	ldr	x19, [x25, #32]
  405ff8:	cbz	x19, 406048 <ferror@plt+0x3978>
  405ffc:	mov	x0, x19
  406000:	bl	410fbc <ferror@plt+0xe8ec>
  406004:	mov	x28, x0
  406008:	mov	x0, x19
  40600c:	bl	410fcc <ferror@plt+0xe8fc>
  406010:	mov	x26, x0
  406014:	mov	x1, x23
  406018:	mov	x0, x28
  40601c:	bl	402410 <strcmp@plt>
  406020:	cbnz	w0, 406038 <ferror@plt+0x3968>
  406024:	mov	x3, x26
  406028:	mov	x2, x27
  40602c:	mov	x1, x24
  406030:	mov	x0, x22
  406034:	bl	402690 <fprintf@plt>
  406038:	ldr	x19, [x19]
  40603c:	ldr	x0, [x25, #32]
  406040:	cmp	x19, x0
  406044:	b.ne	405ff8 <ferror@plt+0x3928>  // b.any
  406048:	add	x20, x20, #0x1
  40604c:	b	405fbc <ferror@plt+0x38ec>
  406050:	stp	x29, x30, [sp, #-96]!
  406054:	mov	x29, sp
  406058:	stp	x23, x24, [sp, #48]
  40605c:	adrp	x23, 414000 <ferror@plt+0x11930>
  406060:	adrp	x24, 415000 <ferror@plt+0x12930>
  406064:	add	x23, x23, #0x865
  406068:	add	x24, x24, #0xc66
  40606c:	stp	x19, x20, [sp, #16]
  406070:	mov	x20, #0x0                   	// #0
  406074:	stp	x21, x22, [sp, #32]
  406078:	mov	x21, x0
  40607c:	mov	x22, x1
  406080:	adrp	x0, 415000 <ferror@plt+0x12930>
  406084:	add	x0, x0, #0xc38
  406088:	stp	x25, x26, [sp, #64]
  40608c:	stp	x27, x28, [sp, #80]
  406090:	bl	4020b0 <fputs@plt>
  406094:	ldr	x0, [x21, #24]
  406098:	cmp	x0, x20
  40609c:	b.hi	4060c0 <ferror@plt+0x39f0>  // b.pmore
  4060a0:	mov	w0, #0x0                   	// #0
  4060a4:	ldp	x19, x20, [sp, #16]
  4060a8:	ldp	x21, x22, [sp, #32]
  4060ac:	ldp	x23, x24, [sp, #48]
  4060b0:	ldp	x25, x26, [sp, #64]
  4060b4:	ldp	x27, x28, [sp, #80]
  4060b8:	ldp	x29, x30, [sp], #96
  4060bc:	ret
  4060c0:	ldr	x0, [x21, #16]
  4060c4:	ldr	x25, [x0, x20, lsl #3]
  4060c8:	add	x27, x25, #0x78
  4060cc:	ldr	x19, [x25, #32]
  4060d0:	cbz	x19, 406120 <ferror@plt+0x3a50>
  4060d4:	mov	x0, x19
  4060d8:	bl	410fbc <ferror@plt+0xe8ec>
  4060dc:	mov	x28, x0
  4060e0:	mov	x0, x19
  4060e4:	bl	410fcc <ferror@plt+0xe8fc>
  4060e8:	mov	x26, x0
  4060ec:	mov	x1, x23
  4060f0:	mov	x0, x28
  4060f4:	bl	402410 <strcmp@plt>
  4060f8:	cbnz	w0, 406110 <ferror@plt+0x3a40>
  4060fc:	mov	x3, x27
  406100:	mov	x2, x26
  406104:	mov	x1, x24
  406108:	mov	x0, x22
  40610c:	bl	402690 <fprintf@plt>
  406110:	ldr	x19, [x19]
  406114:	ldr	x0, [x25, #32]
  406118:	cmp	x19, x0
  40611c:	b.ne	4060d0 <ferror@plt+0x3a00>  // b.any
  406120:	add	x20, x20, #0x1
  406124:	b	406094 <ferror@plt+0x39c4>
  406128:	cbz	x0, 4062b0 <ferror@plt+0x3be0>
  40612c:	stp	x29, x30, [sp, #-80]!
  406130:	mov	x29, sp
  406134:	stp	x19, x20, [sp, #16]
  406138:	mov	x20, x0
  40613c:	mov	x19, x1
  406140:	stp	x21, x22, [sp, #32]
  406144:	str	x23, [sp, #48]
  406148:	ldrsb	w1, [x20, #16]
  40614c:	ldrb	w0, [x0, #16]
  406150:	tbnz	w1, #31, 406264 <ferror@plt+0x3b94>
  406154:	ldrb	w22, [x20, #17]
  406158:	mov	x21, #0x0                   	// #0
  40615c:	sub	w22, w22, w0
  406160:	add	w22, w22, #0x1
  406164:	sbfiz	x0, x22, #2, #32
  406168:	bl	402220 <malloc@plt>
  40616c:	mov	x23, x0
  406170:	cmp	w22, w21
  406174:	b.gt	40623c <ferror@plt+0x3b6c>
  406178:	mov	x0, x19
  40617c:	bl	402120 <ftell@plt>
  406180:	mov	x21, x0
  406184:	ldr	x0, [x20]
  406188:	ldrb	w1, [x0]
  40618c:	cbz	w1, 4061a8 <ferror@plt+0x3ad8>
  406190:	orr	x21, x21, #0x80000000
  406194:	mov	x1, x19
  406198:	bl	4020b0 <fputs@plt>
  40619c:	mov	x1, x19
  4061a0:	mov	w0, #0x0                   	// #0
  4061a4:	bl	402180 <fputc@plt>
  4061a8:	cbz	w22, 4061dc <ferror@plt+0x3b0c>
  4061ac:	ldrb	w0, [x20, #16]
  4061b0:	mov	x1, x19
  4061b4:	orr	x21, x21, #0x20000000
  4061b8:	bl	402180 <fputc@plt>
  4061bc:	ldrb	w0, [x20, #17]
  4061c0:	mov	x1, x19
  4061c4:	bl	402180 <fputc@plt>
  4061c8:	mov	x3, x19
  4061cc:	sxtw	x2, w22
  4061d0:	mov	x0, x23
  4061d4:	mov	x1, #0x4                   	// #4
  4061d8:	bl	4024e0 <fwrite@plt>
  4061dc:	mov	x0, x23
  4061e0:	bl	402480 <free@plt>
  4061e4:	ldr	x1, [x20, #8]
  4061e8:	cbz	x1, 406224 <ferror@plt+0x3b54>
  4061ec:	mov	w0, #0x0                   	// #0
  4061f0:	ldr	x1, [x1]
  4061f4:	add	w0, w0, #0x1
  4061f8:	cbnz	x1, 4061f0 <ferror@plt+0x3b20>
  4061fc:	rev	w0, w0
  406200:	mov	x3, x19
  406204:	mov	x2, #0x1                   	// #1
  406208:	mov	x1, #0x4                   	// #4
  40620c:	str	w0, [sp, #76]
  406210:	add	x0, sp, #0x4c
  406214:	bl	4024e0 <fwrite@plt>
  406218:	ldr	x20, [x20, #8]
  40621c:	cbnz	x20, 406270 <ferror@plt+0x3ba0>
  406220:	orr	x21, x21, #0x40000000
  406224:	mov	w0, w21
  406228:	ldp	x19, x20, [sp, #16]
  40622c:	ldp	x21, x22, [sp, #32]
  406230:	ldr	x23, [sp, #48]
  406234:	ldp	x29, x30, [sp], #80
  406238:	ret
  40623c:	ldrb	w0, [x20, #16]
  406240:	mov	x1, x19
  406244:	add	w0, w0, w21
  406248:	add	x0, x20, w0, sxtw #3
  40624c:	ldr	x0, [x0, #24]
  406250:	bl	406128 <ferror@plt+0x3a58>
  406254:	rev	w0, w0
  406258:	str	w0, [x23, x21, lsl #2]
  40625c:	add	x21, x21, #0x1
  406260:	b	406170 <ferror@plt+0x3aa0>
  406264:	mov	w22, #0x0                   	// #0
  406268:	mov	x23, #0x0                   	// #0
  40626c:	b	406178 <ferror@plt+0x3aa8>
  406270:	ldr	w0, [x20, #8]
  406274:	mov	x3, x19
  406278:	mov	x2, #0x1                   	// #1
  40627c:	mov	x1, #0x4                   	// #4
  406280:	rev	w0, w0
  406284:	str	w0, [sp, #76]
  406288:	add	x0, sp, #0x4c
  40628c:	bl	4024e0 <fwrite@plt>
  406290:	mov	x1, x19
  406294:	add	x0, x20, #0xc
  406298:	bl	4020b0 <fputs@plt>
  40629c:	mov	x1, x19
  4062a0:	mov	w0, #0x0                   	// #0
  4062a4:	bl	402180 <fputc@plt>
  4062a8:	ldr	x20, [x20]
  4062ac:	b	40621c <ferror@plt+0x3b4c>
  4062b0:	mov	w0, #0x0                   	// #0
  4062b4:	ret
  4062b8:	stp	x29, x30, [sp, #-64]!
  4062bc:	mov	x3, x1
  4062c0:	mov	x2, #0x1                   	// #1
  4062c4:	mov	x29, sp
  4062c8:	stp	x19, x20, [sp, #16]
  4062cc:	mov	x20, x0
  4062d0:	mov	w0, #0x7b0                 	// #1968
  4062d4:	movk	w0, #0x57f4, lsl #16
  4062d8:	mov	x19, x1
  4062dc:	mov	x1, #0x4                   	// #4
  4062e0:	str	x21, [sp, #32]
  4062e4:	str	w0, [sp, #60]
  4062e8:	add	x0, sp, #0x3c
  4062ec:	bl	4024e0 <fwrite@plt>
  4062f0:	mov	x3, x19
  4062f4:	mov	w0, #0x200                 	// #512
  4062f8:	movk	w0, #0x100, lsl #16
  4062fc:	mov	x2, #0x1                   	// #1
  406300:	mov	x1, #0x4                   	// #4
  406304:	str	w0, [sp, #60]
  406308:	add	x0, sp, #0x3c
  40630c:	bl	4024e0 <fwrite@plt>
  406310:	mov	x0, x19
  406314:	bl	402120 <ftell@plt>
  406318:	tbz	x0, #63, 40633c <ferror@plt+0x3c6c>
  40631c:	adrp	x3, 416000 <ferror@plt+0x13930>
  406320:	adrp	x1, 415000 <ferror@plt+0x12930>
  406324:	adrp	x0, 415000 <ferror@plt+0x12930>
  406328:	add	x3, x3, #0xd81
  40632c:	add	x1, x1, #0xc73
  406330:	add	x0, x0, #0xc82
  406334:	mov	w2, #0x1a0                 	// #416
  406338:	bl	402610 <__assert_fail@plt>
  40633c:	mov	x3, x19
  406340:	mov	x2, #0x1                   	// #1
  406344:	mov	x1, #0x4                   	// #4
  406348:	mov	x21, x0
  40634c:	add	x0, sp, #0x3c
  406350:	str	wzr, [sp, #60]
  406354:	bl	4024e0 <fwrite@plt>
  406358:	mov	x1, x19
  40635c:	mov	x0, x20
  406360:	bl	406128 <ferror@plt+0x3a58>
  406364:	rev	w0, w0
  406368:	str	w0, [sp, #60]
  40636c:	mov	x0, x19
  406370:	bl	402120 <ftell@plt>
  406374:	mov	x20, x0
  406378:	tbz	x0, #63, 40639c <ferror@plt+0x3ccc>
  40637c:	adrp	x3, 416000 <ferror@plt+0x13930>
  406380:	adrp	x1, 415000 <ferror@plt+0x12930>
  406384:	adrp	x0, 415000 <ferror@plt+0x12930>
  406388:	add	x3, x3, #0xd81
  40638c:	add	x1, x1, #0xc73
  406390:	add	x0, x0, #0xc96
  406394:	mov	w2, #0x1a9                 	// #425
  406398:	b	406338 <ferror@plt+0x3c68>
  40639c:	mov	x1, x21
  4063a0:	mov	x0, x19
  4063a4:	mov	w2, #0x0                   	// #0
  4063a8:	bl	402380 <fseek@plt>
  4063ac:	mov	x3, x19
  4063b0:	add	x0, sp, #0x3c
  4063b4:	mov	x2, #0x1                   	// #1
  4063b8:	mov	x1, #0x4                   	// #4
  4063bc:	bl	4024e0 <fwrite@plt>
  4063c0:	mov	x1, x20
  4063c4:	mov	x0, x19
  4063c8:	mov	w2, #0x0                   	// #0
  4063cc:	bl	402380 <fseek@plt>
  4063d0:	ldp	x19, x20, [sp, #16]
  4063d4:	ldr	x21, [sp, #32]
  4063d8:	ldp	x29, x30, [sp], #64
  4063dc:	ret
  4063e0:	sub	sp, sp, #0x480
  4063e4:	stp	x29, x30, [sp]
  4063e8:	mov	x29, sp
  4063ec:	stp	x21, x22, [sp, #32]
  4063f0:	mov	x22, x0
  4063f4:	mov	x0, #0x400                 	// #1024
  4063f8:	stp	x19, x20, [sp, #16]
  4063fc:	add	x19, sp, #0x80
  406400:	stp	x19, x0, [sp, #104]
  406404:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  406408:	ldr	x0, [x0, #944]
  40640c:	stp	x23, x24, [sp, #48]
  406410:	stp	x25, x26, [sp, #64]
  406414:	cmp	x0, x1
  406418:	strb	wzr, [sp, #120]
  40641c:	b.eq	406564 <ferror@plt+0x3e94>  // b.none
  406420:	mov	x21, x1
  406424:	bl	405968 <ferror@plt+0x3298>
  406428:	mov	x20, x0
  40642c:	cbz	x0, 40656c <ferror@plt+0x3e9c>
  406430:	adrp	x0, 415000 <ferror@plt+0x12930>
  406434:	add	x0, x0, #0xca8
  406438:	adrp	x25, 415000 <ferror@plt+0x12930>
  40643c:	add	x25, x25, #0xcb0
  406440:	ldr	w1, [x0]
  406444:	ldur	w0, [x0, #3]
  406448:	str	w1, [x19]
  40644c:	add	x1, sp, #0x58
  406450:	stur	w0, [x19, #3]
  406454:	ldr	x0, [x22, #64]
  406458:	bl	40a234 <ferror@plt+0x7b64>
  40645c:	add	x2, sp, #0x50
  406460:	add	x0, sp, #0x58
  406464:	mov	x1, #0x0                   	// #0
  406468:	bl	40a244 <ferror@plt+0x7b74>
  40646c:	tst	w0, #0xff
  406470:	b.ne	4064d4 <ferror@plt+0x3e04>  // b.any
  406474:	mov	w19, #0x0                   	// #0
  406478:	mov	x1, x21
  40647c:	mov	x0, x20
  406480:	bl	4062b8 <ferror@plt+0x3be8>
  406484:	mov	x0, x20
  406488:	bl	4050c8 <ferror@plt+0x29f8>
  40648c:	cbz	w19, 4064ac <ferror@plt+0x3ddc>
  406490:	neg	w0, w19
  406494:	bl	402310 <strerror@plt>
  406498:	adrp	x1, 415000 <ferror@plt+0x12930>
  40649c:	mov	x2, x0
  4064a0:	add	x1, x1, #0xcce
  4064a4:	mov	w0, #0x3                   	// #3
  4064a8:	bl	409530 <ferror@plt+0x6e60>
  4064ac:	add	x0, sp, #0x68
  4064b0:	bl	40a358 <ferror@plt+0x7c88>
  4064b4:	mov	w0, w19
  4064b8:	ldp	x29, x30, [sp]
  4064bc:	ldp	x19, x20, [sp, #16]
  4064c0:	ldp	x21, x22, [sp, #32]
  4064c4:	ldp	x23, x24, [sp, #48]
  4064c8:	ldp	x25, x26, [sp, #64]
  4064cc:	add	sp, sp, #0x480
  4064d0:	ret
  4064d4:	ldr	x23, [sp, #80]
  4064d8:	ldr	x0, [x23]
  4064dc:	cbz	x0, 40645c <ferror@plt+0x3d8c>
  4064e0:	add	x26, x23, #0x10
  4064e4:	mov	x0, x26
  4064e8:	bl	4020a0 <strlen@plt>
  4064ec:	mov	x24, x0
  4064f0:	add	x1, x0, #0x8
  4064f4:	add	x0, sp, #0x68
  4064f8:	bl	40a2d8 <ferror@plt+0x7c08>
  4064fc:	tbnz	w0, #31, 40655c <ferror@plt+0x3e8c>
  406500:	ldr	x0, [sp, #104]
  406504:	add	x2, x24, #0x1
  406508:	mov	x1, x26
  40650c:	add	x0, x0, #0x7
  406510:	bl	402060 <memcpy@plt>
  406514:	ldr	x2, [x23]
  406518:	mov	x1, x19
  40651c:	mov	x0, x20
  406520:	add	x2, x2, #0x78
  406524:	ldurh	w3, [x2, #-16]
  406528:	bl	4059ac <ferror@plt+0x32dc>
  40652c:	cbz	w0, 40645c <ferror@plt+0x3d8c>
  406530:	ldr	x0, [x22]
  406534:	add	x0, x0, #0x1, lsl #12
  406538:	ldrb	w0, [x0, #19]
  40653c:	cbz	w0, 40645c <ferror@plt+0x3d8c>
  406540:	ldr	x3, [x23]
  406544:	mov	x2, x19
  406548:	mov	x1, x25
  40654c:	mov	w0, #0x4                   	// #4
  406550:	add	x3, x3, #0x78
  406554:	bl	409530 <ferror@plt+0x6e60>
  406558:	b	40645c <ferror@plt+0x3d8c>
  40655c:	mov	w19, #0xfffffff4            	// #-12
  406560:	b	406484 <ferror@plt+0x3db4>
  406564:	mov	w19, #0x0                   	// #0
  406568:	b	4064ac <ferror@plt+0x3ddc>
  40656c:	mov	w19, #0xfffffff4            	// #-12
  406570:	b	4064ac <ferror@plt+0x3ddc>
  406574:	stp	x29, x30, [sp, #-64]!
  406578:	mov	x29, sp
  40657c:	stp	x19, x20, [sp, #16]
  406580:	stp	x21, x22, [sp, #32]
  406584:	mov	x22, x0
  406588:	mov	x21, x1
  40658c:	str	xzr, [sp, #56]
  406590:	bl	404fbc <ferror@plt+0x28ec>
  406594:	str	x0, [x1]
  406598:	cbnz	x0, 4065b4 <ferror@plt+0x3ee4>
  40659c:	mov	x19, #0x0                   	// #0
  4065a0:	mov	x0, x19
  4065a4:	ldp	x19, x20, [sp, #16]
  4065a8:	ldp	x21, x22, [sp, #32]
  4065ac:	ldp	x29, x30, [sp], #64
  4065b0:	ret
  4065b4:	mov	x20, x0
  4065b8:	lsl	x0, x0, #3
  4065bc:	bl	402220 <malloc@plt>
  4065c0:	mov	x19, x0
  4065c4:	cbz	x0, 40659c <ferror@plt+0x3ecc>
  4065c8:	mov	x1, x0
  4065cc:	add	x3, sp, #0x38
  4065d0:	mov	x2, x20
  4065d4:	mov	x0, x22
  4065d8:	bl	405014 <ferror@plt+0x2944>
  4065dc:	tbz	w0, #31, 4065ec <ferror@plt+0x3f1c>
  4065e0:	mov	x0, x19
  4065e4:	bl	402480 <free@plt>
  4065e8:	b	40659c <ferror@plt+0x3ecc>
  4065ec:	ldr	x1, [sp, #56]
  4065f0:	mov	x0, x19
  4065f4:	adrp	x3, 404000 <ferror@plt+0x1930>
  4065f8:	mov	x2, #0x8                   	// #8
  4065fc:	add	x3, x3, #0xfa4
  406600:	bl	402190 <qsort@plt>
  406604:	ldr	x0, [sp, #56]
  406608:	str	x0, [x21]
  40660c:	b	4065a0 <ferror@plt+0x3ed0>
  406610:	stp	x29, x30, [sp, #-96]!
  406614:	mov	x29, sp
  406618:	stp	x19, x20, [sp, #16]
  40661c:	mov	x19, x1
  406620:	stp	x21, x22, [sp, #32]
  406624:	mov	x22, x0
  406628:	mov	x21, #0x0                   	// #0
  40662c:	stp	x23, x24, [sp, #48]
  406630:	adrp	x24, 415000 <ferror@plt+0x12930>
  406634:	add	x24, x24, #0xce2
  406638:	str	x25, [sp, #64]
  40663c:	adrp	x25, 417000 <ferror@plt+0x14930>
  406640:	add	x25, x25, #0x110
  406644:	ldr	x0, [x22, #24]
  406648:	cmp	x0, x21
  40664c:	b.hi	40666c <ferror@plt+0x3f9c>  // b.pmore
  406650:	mov	w0, #0x0                   	// #0
  406654:	ldp	x19, x20, [sp, #16]
  406658:	ldp	x21, x22, [sp, #32]
  40665c:	ldp	x23, x24, [sp, #48]
  406660:	ldr	x25, [sp, #64]
  406664:	ldp	x29, x30, [sp], #96
  406668:	ret
  40666c:	ldr	x0, [x22, #16]
  406670:	ldr	x20, [x0, x21, lsl #3]
  406674:	ldr	x23, [x20, #16]
  406678:	cbnz	x23, 406680 <ferror@plt+0x3fb0>
  40667c:	ldr	x23, [x20, #8]
  406680:	mov	x2, x23
  406684:	mov	x1, x24
  406688:	mov	x0, x19
  40668c:	bl	402690 <fprintf@plt>
  406690:	ldr	x0, [x20, #56]
  406694:	cbz	x0, 4066c0 <ferror@plt+0x3ff0>
  406698:	mov	x0, x20
  40669c:	add	x1, sp, #0x58
  4066a0:	bl	406574 <ferror@plt+0x3ea4>
  4066a4:	mov	x20, x0
  4066a8:	cbnz	x0, 40670c <ferror@plt+0x403c>
  4066ac:	adrp	x1, 415000 <ferror@plt+0x12930>
  4066b0:	mov	x2, x23
  4066b4:	add	x1, x1, #0xce6
  4066b8:	mov	w0, #0x3                   	// #3
  4066bc:	bl	409530 <ferror@plt+0x6e60>
  4066c0:	mov	x1, x19
  4066c4:	mov	w0, #0xa                   	// #10
  4066c8:	add	x21, x21, #0x1
  4066cc:	bl	402140 <putc@plt>
  4066d0:	b	406644 <ferror@plt+0x3f74>
  4066d4:	ldr	x0, [x20, x23, lsl #3]
  4066d8:	ldr	x2, [x0, #16]
  4066dc:	cbnz	x2, 4066e4 <ferror@plt+0x4014>
  4066e0:	ldr	x2, [x0, #8]
  4066e4:	add	x23, x23, #0x1
  4066e8:	mov	x1, x25
  4066ec:	mov	x0, x19
  4066f0:	bl	402690 <fprintf@plt>
  4066f4:	ldr	x0, [sp, #88]
  4066f8:	cmp	x0, x23
  4066fc:	b.hi	4066d4 <ferror@plt+0x4004>  // b.pmore
  406700:	mov	x0, x20
  406704:	bl	402480 <free@plt>
  406708:	b	4066c0 <ferror@plt+0x3ff0>
  40670c:	mov	x23, #0x0                   	// #0
  406710:	b	4066f4 <ferror@plt+0x4024>
  406714:	stp	x29, x30, [sp, #-64]!
  406718:	mov	x29, sp
  40671c:	stp	x19, x20, [sp, #16]
  406720:	mov	x20, x1
  406724:	adrp	x1, 416000 <ferror@plt+0x13930>
  406728:	add	x1, x1, #0xd6f
  40672c:	stp	x21, x22, [sp, #32]
  406730:	str	x23, [sp, #48]
  406734:	mov	x23, x0
  406738:	mov	x0, x20
  40673c:	bl	402410 <strcmp@plt>
  406740:	cbz	w0, 4067a0 <ferror@plt+0x40d0>
  406744:	adrp	x1, 416000 <ferror@plt+0x13930>
  406748:	mov	x0, x20
  40674c:	add	x1, x1, #0xd78
  406750:	bl	402410 <strcmp@plt>
  406754:	cbz	w0, 4067ac <ferror@plt+0x40dc>
  406758:	mov	x0, x20
  40675c:	bl	4020a0 <strlen@plt>
  406760:	add	x21, x0, #0x1
  406764:	mov	w22, #0x0                   	// #0
  406768:	add	x0, x21, #0x18
  40676c:	bl	402220 <malloc@plt>
  406770:	mov	x19, x0
  406774:	cbnz	x0, 4067b4 <ferror@plt+0x40e4>
  406778:	mov	w0, #0x3                   	// #3
  40677c:	adrp	x1, 415000 <ferror@plt+0x12930>
  406780:	add	x1, x1, #0xd13
  406784:	bl	409530 <ferror@plt+0x6e60>
  406788:	mov	w0, #0xfffffff4            	// #-12
  40678c:	ldp	x19, x20, [sp, #16]
  406790:	ldp	x21, x22, [sp, #32]
  406794:	ldr	x23, [sp, #48]
  406798:	ldp	x29, x30, [sp], #64
  40679c:	ret
  4067a0:	mov	w22, #0x1                   	// #1
  4067a4:	mov	x21, #0x0                   	// #0
  4067a8:	b	406768 <ferror@plt+0x4098>
  4067ac:	mov	w22, #0x2                   	// #2
  4067b0:	b	4067a4 <ferror@plt+0x40d4>
  4067b4:	str	w22, [x0, #8]
  4067b8:	cbz	w22, 4067ec <ferror@plt+0x411c>
  4067bc:	str	xzr, [x0, #16]
  4067c0:	mov	w0, #0x7                   	// #7
  4067c4:	mov	w3, w22
  4067c8:	mov	x2, x20
  4067cc:	adrp	x1, 415000 <ferror@plt+0x12930>
  4067d0:	add	x1, x1, #0xd2e
  4067d4:	bl	409530 <ferror@plt+0x6e60>
  4067d8:	ldr	x0, [x23]
  4067dc:	str	x0, [x19]
  4067e0:	mov	w0, #0x0                   	// #0
  4067e4:	str	x19, [x23]
  4067e8:	b	40678c <ferror@plt+0x40bc>
  4067ec:	sub	x0, x21, #0x1
  4067f0:	mov	x2, x21
  4067f4:	mov	x1, x20
  4067f8:	str	x0, [x19, #16]
  4067fc:	add	x0, x19, #0x18
  406800:	bl	402060 <memcpy@plt>
  406804:	b	4067c0 <ferror@plt+0x40f0>
  406808:	stp	x29, x30, [sp, #-32]!
  40680c:	mov	x4, #0x0                   	// #0
  406810:	mov	x3, #0x0                   	// #0
  406814:	mov	x29, sp
  406818:	mov	w2, #0x1                   	// #1
  40681c:	adrp	x1, 415000 <ferror@plt+0x12930>
  406820:	add	x1, x1, #0xd50
  406824:	stp	x19, x20, [sp, #16]
  406828:	mov	x19, x0
  40682c:	bl	4054e0 <ferror@plt+0x2e10>
  406830:	adrp	x20, 415000 <ferror@plt+0x12930>
  406834:	mov	x4, #0x0                   	// #0
  406838:	mov	x3, #0x0                   	// #0
  40683c:	mov	w2, #0x1                   	// #1
  406840:	mov	x0, x19
  406844:	add	x20, x20, #0xd74
  406848:	adrp	x1, 415000 <ferror@plt+0x12930>
  40684c:	add	x1, x1, #0xd5e
  406850:	bl	4054e0 <ferror@plt+0x2e10>
  406854:	mov	x1, x20
  406858:	mov	x0, x19
  40685c:	bl	4055d4 <ferror@plt+0x2f04>
  406860:	cbnz	x0, 406884 <ferror@plt+0x41b4>
  406864:	mov	x1, x20
  406868:	mov	x0, x19
  40686c:	ldp	x19, x20, [sp, #16]
  406870:	mov	x4, #0x0                   	// #0
  406874:	ldp	x29, x30, [sp], #32
  406878:	mov	x3, #0x0                   	// #0
  40687c:	mov	w2, #0x1                   	// #1
  406880:	b	4054e0 <ferror@plt+0x2e10>
  406884:	ldp	x19, x20, [sp, #16]
  406888:	ldp	x29, x30, [sp], #32
  40688c:	ret
  406890:	stp	x29, x30, [sp, #-96]!
  406894:	mov	x29, sp
  406898:	stp	x19, x20, [sp, #16]
  40689c:	mov	x19, x1
  4068a0:	mov	x20, x0
  4068a4:	adrp	x1, 415000 <ferror@plt+0x12930>
  4068a8:	mov	x0, x19
  4068ac:	add	x1, x1, #0xd79
  4068b0:	bl	402410 <strcmp@plt>
  4068b4:	cbz	w0, 40690c <ferror@plt+0x423c>
  4068b8:	mov	x1, x19
  4068bc:	add	x0, sp, #0x20
  4068c0:	mov	w2, #0x9                   	// #9
  4068c4:	bl	4025c0 <regcomp@plt>
  4068c8:	cbnz	w0, 406904 <ferror@plt+0x4234>
  4068cc:	ldr	x1, [x20]
  4068d0:	mov	w4, #0x0                   	// #0
  4068d4:	mov	x3, #0x0                   	// #0
  4068d8:	mov	x2, #0x0                   	// #0
  4068dc:	add	x0, sp, #0x20
  4068e0:	bl	4025a0 <regexec@plt>
  4068e4:	mov	w19, w0
  4068e8:	add	x0, sp, #0x20
  4068ec:	bl	4025b0 <regfree@plt>
  4068f0:	cmp	w19, #0x0
  4068f4:	cset	w0, eq  // eq = none
  4068f8:	ldp	x19, x20, [sp, #16]
  4068fc:	ldp	x29, x30, [sp], #96
  406900:	ret
  406904:	mov	w0, #0x0                   	// #0
  406908:	b	4068f8 <ferror@plt+0x4228>
  40690c:	mov	w0, #0x1                   	// #1
  406910:	b	4068f8 <ferror@plt+0x4228>
  406914:	mov	x12, #0x1060                	// #4192
  406918:	sub	sp, sp, x12
  40691c:	stp	x29, x30, [sp]
  406920:	mov	x29, sp
  406924:	stp	x19, x20, [sp, #16]
  406928:	stp	x21, x22, [sp, #32]
  40692c:	mov	x21, x0
  406930:	stp	x23, x24, [sp, #48]
  406934:	stp	x25, x26, [sp, #64]
  406938:	mov	x25, x1
  40693c:	stp	x27, x28, [sp, #80]
  406940:	bl	405968 <ferror@plt+0x3298>
  406944:	cbz	x0, 406a64 <ferror@plt+0x4394>
  406948:	adrp	x26, 414000 <ferror@plt+0x11930>
  40694c:	mov	x19, x0
  406950:	add	x26, x26, #0x865
  406954:	mov	x22, #0x0                   	// #0
  406958:	ldr	x0, [x21, #24]
  40695c:	cmp	x22, x0
  406960:	b.cc	4069a0 <ferror@plt+0x42d0>  // b.lo, b.ul, b.last
  406964:	mov	x1, x25
  406968:	mov	x0, x19
  40696c:	bl	4062b8 <ferror@plt+0x3be8>
  406970:	mov	x0, x19
  406974:	bl	4050c8 <ferror@plt+0x29f8>
  406978:	mov	w0, #0x0                   	// #0
  40697c:	mov	x12, #0x1060                	// #4192
  406980:	ldp	x29, x30, [sp]
  406984:	ldp	x19, x20, [sp, #16]
  406988:	ldp	x21, x22, [sp, #32]
  40698c:	ldp	x23, x24, [sp, #48]
  406990:	ldp	x25, x26, [sp, #64]
  406994:	ldp	x27, x28, [sp, #80]
  406998:	add	sp, sp, x12
  40699c:	ret
  4069a0:	ldr	x0, [x21, #16]
  4069a4:	adrp	x27, 415000 <ferror@plt+0x12930>
  4069a8:	add	x27, x27, #0xd94
  4069ac:	ldr	x23, [x0, x22, lsl #3]
  4069b0:	ldr	x20, [x23, #32]
  4069b4:	cbz	x20, 406a18 <ferror@plt+0x4348>
  4069b8:	mov	x0, x20
  4069bc:	bl	410fbc <ferror@plt+0xe8ec>
  4069c0:	mov	x28, x0
  4069c4:	mov	x0, x20
  4069c8:	bl	410fcc <ferror@plt+0xe8fc>
  4069cc:	mov	x24, x0
  4069d0:	mov	x1, x26
  4069d4:	mov	x0, x28
  4069d8:	bl	402410 <strcmp@plt>
  4069dc:	cbnz	w0, 406a08 <ferror@plt+0x4338>
  4069e0:	add	x1, sp, #0x60
  4069e4:	mov	x0, x24
  4069e8:	mov	x2, #0x0                   	// #0
  4069ec:	bl	40a3d8 <ferror@plt+0x7d08>
  4069f0:	tbz	w0, #31, 406a20 <ferror@plt+0x4350>
  4069f4:	adrp	x1, 415000 <ferror@plt+0x12930>
  4069f8:	mov	x2, x24
  4069fc:	add	x1, x1, #0xd7b
  406a00:	mov	w0, #0x4                   	// #4
  406a04:	bl	409530 <ferror@plt+0x6e60>
  406a08:	ldr	x20, [x20]
  406a0c:	ldr	x0, [x23, #32]
  406a10:	cmp	x20, x0
  406a14:	b.ne	4069b4 <ferror@plt+0x42e4>  // b.any
  406a18:	add	x22, x22, #0x1
  406a1c:	b	406958 <ferror@plt+0x4288>
  406a20:	ldrh	w3, [x23, #104]
  406a24:	add	x24, x23, #0x78
  406a28:	mov	x2, x24
  406a2c:	add	x1, sp, #0x60
  406a30:	mov	x0, x19
  406a34:	bl	4059ac <ferror@plt+0x32dc>
  406a38:	cbz	w0, 406a08 <ferror@plt+0x4338>
  406a3c:	ldr	x0, [x21]
  406a40:	add	x0, x0, #0x1, lsl #12
  406a44:	ldrb	w0, [x0, #19]
  406a48:	cbz	w0, 406a08 <ferror@plt+0x4338>
  406a4c:	mov	x3, x24
  406a50:	add	x2, sp, #0x60
  406a54:	mov	x1, x27
  406a58:	mov	w0, #0x4                   	// #4
  406a5c:	bl	409530 <ferror@plt+0x6e60>
  406a60:	b	406a08 <ferror@plt+0x4338>
  406a64:	mov	w0, #0xfffffff4            	// #-12
  406a68:	b	40697c <ferror@plt+0x42ac>
  406a6c:	adrp	x2, 42d000 <ferror@plt+0x2a930>
  406a70:	ldr	x2, [x2, #944]
  406a74:	cmp	x2, x1
  406a78:	b.eq	406a80 <ferror@plt+0x43b0>  // b.none
  406a7c:	b	406914 <ferror@plt+0x4244>
  406a80:	mov	w0, #0x0                   	// #0
  406a84:	ret
  406a88:	stp	x29, x30, [sp, #-144]!
  406a8c:	mov	x29, sp
  406a90:	stp	x21, x22, [sp, #32]
  406a94:	mov	x21, x0
  406a98:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  406a9c:	stp	x19, x20, [sp, #16]
  406aa0:	ldr	x0, [x0, #944]
  406aa4:	stp	x23, x24, [sp, #48]
  406aa8:	stp	x25, x26, [sp, #64]
  406aac:	cmp	x0, x1
  406ab0:	stp	x27, x28, [sp, #80]
  406ab4:	b.eq	406af8 <ferror@plt+0x4428>  // b.none
  406ab8:	mov	x23, x1
  406abc:	bl	405968 <ferror@plt+0x3298>
  406ac0:	mov	x20, x0
  406ac4:	cbz	x0, 406ca4 <ferror@plt+0x45d4>
  406ac8:	adrp	x25, 415000 <ferror@plt+0x12930>
  406acc:	mov	x24, #0x0                   	// #0
  406ad0:	add	x0, x25, #0xdd4
  406ad4:	str	x0, [sp, #96]
  406ad8:	ldr	x0, [x21, #24]
  406adc:	cmp	x24, x0
  406ae0:	b.cc	406b18 <ferror@plt+0x4448>  // b.lo, b.ul, b.last
  406ae4:	mov	x1, x23
  406ae8:	mov	x0, x20
  406aec:	bl	4062b8 <ferror@plt+0x3be8>
  406af0:	mov	x0, x20
  406af4:	bl	4050c8 <ferror@plt+0x29f8>
  406af8:	mov	w0, #0x0                   	// #0
  406afc:	ldp	x19, x20, [sp, #16]
  406b00:	ldp	x21, x22, [sp, #32]
  406b04:	ldp	x23, x24, [sp, #48]
  406b08:	ldp	x25, x26, [sp, #64]
  406b0c:	ldp	x27, x28, [sp, #80]
  406b10:	ldp	x29, x30, [sp], #144
  406b14:	ret
  406b18:	ldr	x0, [x21, #16]
  406b1c:	ldr	x22, [x0, x24, lsl #3]
  406b20:	ldr	x25, [x22, #16]
  406b24:	cbnz	x25, 406b2c <ferror@plt+0x445c>
  406b28:	ldr	x25, [x22, #8]
  406b2c:	add	x1, sp, #0x88
  406b30:	mov	x0, x22
  406b34:	bl	406574 <ferror@plt+0x3ea4>
  406b38:	mov	x19, x0
  406b3c:	ldr	x26, [sp, #136]
  406b40:	cbnz	x0, 406b64 <ferror@plt+0x4494>
  406b44:	cbz	x26, 406b64 <ferror@plt+0x4494>
  406b48:	adrp	x1, 415000 <ferror@plt+0x12930>
  406b4c:	mov	x2, x25
  406b50:	add	x1, x1, #0xce6
  406b54:	mov	w0, #0x3                   	// #3
  406b58:	bl	409530 <ferror@plt+0x6e60>
  406b5c:	add	x24, x24, #0x1
  406b60:	b	406ad8 <ferror@plt+0x4408>
  406b64:	mov	x0, x25
  406b68:	bl	4020a0 <strlen@plt>
  406b6c:	add	x28, x0, #0x1
  406b70:	mov	x27, #0x0                   	// #0
  406b74:	cmp	x27, x26
  406b78:	b.ne	406ba8 <ferror@plt+0x44d8>  // b.any
  406b7c:	add	x0, x28, #0x1
  406b80:	bl	402220 <malloc@plt>
  406b84:	mov	x27, x0
  406b88:	cbnz	x0, 406bcc <ferror@plt+0x44fc>
  406b8c:	mov	x0, x19
  406b90:	bl	402480 <free@plt>
  406b94:	adrp	x1, 415000 <ferror@plt+0x12930>
  406b98:	mov	w0, #0x3                   	// #3
  406b9c:	add	x1, x1, #0xdb3
  406ba0:	bl	409530 <ferror@plt+0x6e60>
  406ba4:	b	406b5c <ferror@plt+0x448c>
  406ba8:	ldr	x2, [x19, x27, lsl #3]
  406bac:	ldr	x0, [x2, #16]
  406bb0:	cbnz	x0, 406bb8 <ferror@plt+0x44e8>
  406bb4:	ldr	x0, [x2, #8]
  406bb8:	bl	4020a0 <strlen@plt>
  406bbc:	add	x0, x0, #0x1
  406bc0:	add	x27, x27, #0x1
  406bc4:	add	x28, x28, x0
  406bc8:	b	406b74 <ferror@plt+0x44a4>
  406bcc:	mov	x0, x25
  406bd0:	bl	4020a0 <strlen@plt>
  406bd4:	mov	x28, x0
  406bd8:	mov	x2, x0
  406bdc:	mov	x1, x25
  406be0:	mov	x0, x27
  406be4:	bl	402060 <memcpy@plt>
  406be8:	add	x2, x28, #0x1
  406bec:	mov	w0, #0x3a                  	// #58
  406bf0:	mov	x3, #0x0                   	// #0
  406bf4:	strb	w0, [x27, x28]
  406bf8:	add	x0, x27, x2
  406bfc:	cmp	x26, x3
  406c00:	b.ne	406c54 <ferror@plt+0x4584>  // b.any
  406c04:	strb	wzr, [x0]
  406c08:	mov	x2, x27
  406c0c:	add	x1, x22, #0x78
  406c10:	mov	x0, x20
  406c14:	ldrh	w3, [x22, #104]
  406c18:	bl	4059ac <ferror@plt+0x32dc>
  406c1c:	cbz	w0, 406c40 <ferror@plt+0x4570>
  406c20:	ldr	x0, [x21]
  406c24:	add	x0, x0, #0x1, lsl #12
  406c28:	ldrb	w0, [x0, #19]
  406c2c:	cbz	w0, 406c40 <ferror@plt+0x4570>
  406c30:	ldr	x1, [sp, #96]
  406c34:	mov	x2, x27
  406c38:	mov	w0, #0x4                   	// #4
  406c3c:	bl	409530 <ferror@plt+0x6e60>
  406c40:	mov	x0, x27
  406c44:	bl	402480 <free@plt>
  406c48:	mov	x0, x19
  406c4c:	bl	402480 <free@plt>
  406c50:	b	406b5c <ferror@plt+0x448c>
  406c54:	ldr	x0, [x19, x3, lsl #3]
  406c58:	mov	w1, #0x20                  	// #32
  406c5c:	strb	w1, [x27, x2]
  406c60:	add	x28, x2, #0x1
  406c64:	ldr	x1, [x0, #16]
  406c68:	cbnz	x1, 406c70 <ferror@plt+0x45a0>
  406c6c:	ldr	x1, [x0, #8]
  406c70:	mov	x0, x1
  406c74:	stp	x1, x3, [sp, #112]
  406c78:	bl	4020a0 <strlen@plt>
  406c7c:	mov	x2, x0
  406c80:	ldr	x1, [sp, #112]
  406c84:	add	x0, x27, x28
  406c88:	str	x2, [sp, #104]
  406c8c:	bl	402060 <memcpy@plt>
  406c90:	ldr	x2, [sp, #104]
  406c94:	ldr	x3, [sp, #120]
  406c98:	add	x2, x28, x2
  406c9c:	add	x3, x3, #0x1
  406ca0:	b	406bf8 <ferror@plt+0x4528>
  406ca4:	mov	w0, #0xfffffff4            	// #-12
  406ca8:	b	406afc <ferror@plt+0x442c>
  406cac:	stp	x29, x30, [sp, #-48]!
  406cb0:	mov	x29, sp
  406cb4:	stp	x19, x20, [sp, #16]
  406cb8:	mov	x20, x1
  406cbc:	mov	x19, x0
  406cc0:	mov	w1, #0x0                   	// #0
  406cc4:	stp	x21, x22, [sp, #32]
  406cc8:	bl	402230 <open@plt>
  406ccc:	tbz	w0, #31, 406cfc <ferror@plt+0x462c>
  406cd0:	mov	x2, x19
  406cd4:	mov	x19, #0x0                   	// #0
  406cd8:	adrp	x1, 415000 <ferror@plt+0x12930>
  406cdc:	mov	w0, #0x4                   	// #4
  406ce0:	add	x1, x1, #0xdef
  406ce4:	bl	409530 <ferror@plt+0x6e60>
  406ce8:	mov	x0, x19
  406cec:	ldp	x19, x20, [sp, #16]
  406cf0:	ldp	x21, x22, [sp, #32]
  406cf4:	ldp	x29, x30, [sp], #48
  406cf8:	ret
  406cfc:	mov	w21, w0
  406d00:	mov	x1, x20
  406d04:	mov	w2, #0x0                   	// #0
  406d08:	bl	4025f0 <openat@plt>
  406d0c:	mov	w22, w0
  406d10:	tbz	w0, #31, 406d3c <ferror@plt+0x466c>
  406d14:	mov	x3, x19
  406d18:	mov	x19, #0x0                   	// #0
  406d1c:	mov	x2, x20
  406d20:	adrp	x1, 415000 <ferror@plt+0x12930>
  406d24:	mov	w0, #0x4                   	// #4
  406d28:	add	x1, x1, #0xe10
  406d2c:	bl	409530 <ferror@plt+0x6e60>
  406d30:	mov	w0, w21
  406d34:	bl	402320 <close@plt>
  406d38:	b	406ce8 <ferror@plt+0x4618>
  406d3c:	adrp	x1, 416000 <ferror@plt+0x13930>
  406d40:	add	x1, x1, #0x7f9
  406d44:	bl	402270 <fdopen@plt>
  406d48:	mov	x19, x0
  406d4c:	cbnz	x0, 406d30 <ferror@plt+0x4660>
  406d50:	mov	x2, x20
  406d54:	adrp	x1, 415000 <ferror@plt+0x12930>
  406d58:	add	x1, x1, #0xe2d
  406d5c:	mov	w0, #0x4                   	// #4
  406d60:	bl	409530 <ferror@plt+0x6e60>
  406d64:	mov	w0, w22
  406d68:	bl	402320 <close@plt>
  406d6c:	b	406d30 <ferror@plt+0x4660>
  406d70:	mov	x12, #0x2030                	// #8240
  406d74:	sub	sp, sp, x12
  406d78:	stp	x29, x30, [sp]
  406d7c:	mov	x29, sp
  406d80:	ldr	x0, [x0]
  406d84:	stp	x19, x20, [sp, #16]
  406d88:	add	x0, x0, #0x8
  406d8c:	stp	x21, x22, [sp, #32]
  406d90:	mov	x21, x1
  406d94:	adrp	x1, 415000 <ferror@plt+0x12930>
  406d98:	add	x1, x1, #0xe55
  406d9c:	bl	406cac <ferror@plt+0x45dc>
  406da0:	cbz	x0, 406dec <ferror@plt+0x471c>
  406da4:	mov	x19, x0
  406da8:	bl	405968 <ferror@plt+0x3298>
  406dac:	mov	x20, x0
  406db0:	cbz	x0, 406df4 <ferror@plt+0x4724>
  406db4:	adrp	x22, 417000 <ferror@plt+0x14930>
  406db8:	add	x22, x22, #0xc6c
  406dbc:	mov	x2, x19
  406dc0:	add	x0, sp, #0x30
  406dc4:	mov	w1, #0x1000                	// #4096
  406dc8:	bl	4026a0 <fgets@plt>
  406dcc:	cbnz	x0, 406e18 <ferror@plt+0x4748>
  406dd0:	mov	x1, x21
  406dd4:	mov	x0, x20
  406dd8:	bl	4062b8 <ferror@plt+0x3be8>
  406ddc:	mov	x0, x20
  406de0:	bl	4050c8 <ferror@plt+0x29f8>
  406de4:	mov	x0, x19
  406de8:	bl	4021e0 <fclose@plt>
  406dec:	mov	w0, #0x0                   	// #0
  406df0:	b	406e00 <ferror@plt+0x4730>
  406df4:	mov	x0, x19
  406df8:	bl	4021e0 <fclose@plt>
  406dfc:	mov	w0, #0xfffffff4            	// #-12
  406e00:	mov	x12, #0x2030                	// #8240
  406e04:	ldp	x29, x30, [sp]
  406e08:	ldp	x19, x20, [sp, #16]
  406e0c:	ldp	x21, x22, [sp, #32]
  406e10:	add	sp, sp, x12
  406e14:	ret
  406e18:	bl	402430 <__ctype_b_loc@plt>
  406e1c:	ldrb	w1, [sp, #48]
  406e20:	ldr	x0, [x0]
  406e24:	ldrh	w0, [x0, x1, lsl #1]
  406e28:	tbnz	w0, #10, 406e44 <ferror@plt+0x4774>
  406e2c:	add	x2, sp, #0x30
  406e30:	adrp	x1, 415000 <ferror@plt+0x12930>
  406e34:	mov	w0, #0x3                   	// #3
  406e38:	add	x1, x1, #0xe65
  406e3c:	bl	409530 <ferror@plt+0x6e60>
  406e40:	b	406dbc <ferror@plt+0x46ec>
  406e44:	mov	x0, #0x1030                	// #4144
  406e48:	mov	x2, #0x0                   	// #0
  406e4c:	add	x1, sp, x0
  406e50:	add	x0, sp, #0x30
  406e54:	bl	40a540 <ferror@plt+0x7e70>
  406e58:	mov	x2, x22
  406e5c:	mov	x0, x20
  406e60:	mov	w3, #0x0                   	// #0
  406e64:	mov	x1, #0x1030                	// #4144
  406e68:	add	x1, sp, x1
  406e6c:	bl	4059ac <ferror@plt+0x32dc>
  406e70:	b	406dbc <ferror@plt+0x46ec>
  406e74:	adrp	x2, 42d000 <ferror@plt+0x2a930>
  406e78:	ldr	x2, [x2, #944]
  406e7c:	cmp	x2, x1
  406e80:	b.eq	406e88 <ferror@plt+0x47b8>  // b.none
  406e84:	b	406d70 <ferror@plt+0x46a0>
  406e88:	mov	w0, #0x0                   	// #0
  406e8c:	ret
  406e90:	stp	x29, x30, [sp, #-288]!
  406e94:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  406e98:	mov	x29, sp
  406e9c:	ldr	w0, [x0, #880]
  406ea0:	str	x19, [sp, #16]
  406ea4:	str	q0, [sp, #96]
  406ea8:	cmp	w0, #0x4
  406eac:	str	q1, [sp, #112]
  406eb0:	str	q2, [sp, #128]
  406eb4:	str	q3, [sp, #144]
  406eb8:	str	q4, [sp, #160]
  406ebc:	str	q5, [sp, #176]
  406ec0:	str	q6, [sp, #192]
  406ec4:	str	q7, [sp, #208]
  406ec8:	stp	x1, x2, [sp, #232]
  406ecc:	stp	x3, x4, [sp, #248]
  406ed0:	stp	x5, x6, [sp, #264]
  406ed4:	str	x7, [sp, #280]
  406ed8:	b.le	406f2c <ferror@plt+0x485c>
  406edc:	add	x0, sp, #0x120
  406ee0:	stp	x0, x0, [sp, #64]
  406ee4:	add	x0, sp, #0xe0
  406ee8:	str	x0, [sp, #80]
  406eec:	mov	w0, #0xffffffc8            	// #-56
  406ef0:	str	w0, [sp, #88]
  406ef4:	mov	w0, #0xffffff80            	// #-128
  406ef8:	str	w0, [sp, #92]
  406efc:	adrp	x19, 42d000 <ferror@plt+0x2a930>
  406f00:	ldp	x0, x1, [sp, #64]
  406f04:	stp	x0, x1, [sp, #32]
  406f08:	add	x2, sp, #0x20
  406f0c:	ldp	x0, x1, [sp, #80]
  406f10:	stp	x0, x1, [sp, #48]
  406f14:	ldr	x0, [x19, #944]
  406f18:	adrp	x1, 415000 <ferror@plt+0x12930>
  406f1c:	add	x1, x1, #0xe87
  406f20:	bl	4025e0 <vfprintf@plt>
  406f24:	ldr	x0, [x19, #944]
  406f28:	bl	402510 <fflush@plt>
  406f2c:	ldr	x19, [sp, #16]
  406f30:	ldp	x29, x30, [sp], #288
  406f34:	ret
  406f38:	mov	x12, #0x10d0                	// #4304
  406f3c:	sub	sp, sp, x12
  406f40:	stp	x29, x30, [sp]
  406f44:	mov	x29, sp
  406f48:	stp	x21, x22, [sp, #32]
  406f4c:	mov	x21, x1
  406f50:	mov	x22, x0
  406f54:	mov	x1, x2
  406f58:	add	x0, x3, x21
  406f5c:	stp	x19, x20, [sp, #16]
  406f60:	mov	x19, x3
  406f64:	stp	x23, x24, [sp, #48]
  406f68:	stp	x25, x26, [sp, #64]
  406f6c:	stp	x27, x28, [sp, #80]
  406f70:	bl	40a588 <ferror@plt+0x7eb8>
  406f74:	tst	w0, #0xff
  406f78:	b.ne	406f84 <ferror@plt+0x48b4>  // b.any
  406f7c:	mov	w20, #0x0                   	// #0
  406f80:	b	406fb0 <ferror@plt+0x48e0>
  406f84:	add	x2, sp, #0xc8
  406f88:	add	x1, sp, #0xd0
  406f8c:	mov	x0, x19
  406f90:	bl	40a540 <ferror@plt+0x7e70>
  406f94:	cbnz	x0, 406fd8 <ferror@plt+0x4908>
  406f98:	mov	w20, #0xffffffea            	// #-22
  406f9c:	mov	x2, x19
  406fa0:	adrp	x1, 415000 <ferror@plt+0x12930>
  406fa4:	mov	w0, #0x3                   	// #3
  406fa8:	add	x1, x1, #0xeac
  406fac:	bl	409530 <ferror@plt+0x6e60>
  406fb0:	mov	w0, w20
  406fb4:	mov	x12, #0x10d0                	// #4304
  406fb8:	ldp	x29, x30, [sp]
  406fbc:	ldp	x19, x20, [sp, #16]
  406fc0:	ldp	x21, x22, [sp, #32]
  406fc4:	ldp	x23, x24, [sp, #48]
  406fc8:	ldp	x25, x26, [sp, #64]
  406fcc:	ldp	x27, x28, [sp, #80]
  406fd0:	add	sp, sp, x12
  406fd4:	ret
  406fd8:	ldr	x0, [x22]
  406fdc:	add	x3, sp, #0xd0
  406fe0:	adrp	x1, 415000 <ferror@plt+0x12930>
  406fe4:	add	x1, x1, #0xed0
  406fe8:	ldr	x0, [x0, #4104]
  406fec:	add	x0, x0, #0x1
  406ff0:	add	x0, x19, x0
  406ff4:	str	x0, [sp, #128]
  406ff8:	mov	x2, x0
  406ffc:	mov	w0, #0x7                   	// #7
  407000:	bl	409530 <ferror@plt+0x6e60>
  407004:	ldr	x0, [x22, #56]
  407008:	add	x1, sp, #0xd0
  40700c:	bl	40a0a4 <ferror@plt+0x79d4>
  407010:	mov	x20, x0
  407014:	cbz	x0, 407190 <ferror@plt+0x4ac0>
  407018:	ldr	x1, [sp, #200]
  40701c:	mov	x3, x19
  407020:	ldr	x27, [x0, #8]
  407024:	ldr	x0, [x22]
  407028:	str	x0, [sp, #96]
  40702c:	add	x0, x21, x1
  407030:	str	x0, [sp, #136]
  407034:	ldr	x1, [x20, #80]
  407038:	mov	x2, x27
  40703c:	ldr	x0, [x20, #88]
  407040:	add	x0, x1, x0
  407044:	adrp	x1, 415000 <ferror@plt+0x12930>
  407048:	add	x1, x1, #0xedd
  40704c:	str	x0, [sp, #144]
  407050:	mov	w0, #0x7                   	// #7
  407054:	bl	409530 <ferror@plt+0x6e60>
  407058:	ldr	x0, [sp, #96]
  40705c:	add	x23, x0, #0x8
  407060:	ldr	x21, [x0, #4104]
  407064:	mov	x1, x23
  407068:	mov	x0, x19
  40706c:	mov	x2, x21
  407070:	bl	402240 <strncmp@plt>
  407074:	cbnz	w0, 4071cc <ferror@plt+0x4afc>
  407078:	ldr	x1, [sp, #136]
  40707c:	add	x24, x21, #0x1
  407080:	mvn	x0, x21
  407084:	add	x24, x19, x24
  407088:	add	x0, x0, x1
  40708c:	str	x0, [sp, #104]
  407090:	mov	x2, x21
  407094:	mov	x1, x23
  407098:	mov	x0, x27
  40709c:	bl	402240 <strncmp@plt>
  4070a0:	cbnz	w0, 4071d8 <ferror@plt+0x4b08>
  4070a4:	ldr	x0, [sp, #144]
  4070a8:	add	x25, x21, #0x1
  4070ac:	add	x25, x27, x25
  4070b0:	mvn	x21, x21
  4070b4:	add	x0, x21, x0
  4070b8:	str	x0, [sp, #112]
  4070bc:	ldr	x0, [sp, #96]
  4070c0:	adrp	x23, 415000 <ferror@plt+0x12930>
  4070c4:	add	x23, x23, #0xf00
  4070c8:	ldr	x28, [x0, #4120]
  4070cc:	cbnz	x28, 4071e4 <ferror@plt+0x4b14>
  4070d0:	ldr	x0, [sp, #96]
  4070d4:	mov	w28, #0xffffffff            	// #-1
  4070d8:	mov	w23, w28
  4070dc:	mov	w26, #0x0                   	// #0
  4070e0:	str	w28, [sp, #124]
  4070e4:	ldr	x21, [x0, #4128]
  4070e8:	adrp	x0, 415000 <ferror@plt+0x12930>
  4070ec:	add	x0, x0, #0xe9a
  4070f0:	str	x0, [sp, #152]
  4070f4:	adrp	x0, 415000 <ferror@plt+0x12930>
  4070f8:	add	x0, x0, #0xea3
  4070fc:	str	x0, [sp, #160]
  407100:	cbnz	x21, 407260 <ferror@plt+0x4b90>
  407104:	ldr	w0, [sp, #124]
  407108:	cmn	w28, #0x1
  40710c:	adrp	x1, 415000 <ferror@plt+0x12930>
  407110:	add	x1, x1, #0xf40
  407114:	csel	w28, w28, w0, ne  // ne = any
  407118:	cmn	w23, #0x1
  40711c:	csel	w23, w23, w0, ne  // ne = any
  407120:	mov	x2, x0
  407124:	mov	w4, w28
  407128:	mov	w3, w23
  40712c:	mov	w0, #0x7                   	// #7
  407130:	bl	409530 <ferror@plt+0x6e60>
  407134:	cmp	w23, w28
  407138:	b.ge	40723c <ferror@plt+0x4b6c>  // b.tcont
  40713c:	ldr	x2, [x20, #16]
  407140:	mov	w0, #0x7                   	// #7
  407144:	ldr	x3, [sp, #128]
  407148:	adrp	x1, 415000 <ferror@plt+0x12930>
  40714c:	add	x1, x1, #0xf6c
  407150:	bl	409530 <ferror@plt+0x6e60>
  407154:	ldp	x3, x4, [x20]
  407158:	mov	x2, x20
  40715c:	adrp	x1, 415000 <ferror@plt+0x12930>
  407160:	mov	w0, #0x7                   	// #7
  407164:	add	x1, x1, #0xf9a
  407168:	bl	409530 <ferror@plt+0x6e60>
  40716c:	ldr	x1, [x20, #24]
  407170:	cbz	x1, 40717c <ferror@plt+0x4aac>
  407174:	ldr	x0, [x22, #48]
  407178:	bl	40a118 <ferror@plt+0x7a48>
  40717c:	ldr	x0, [x22, #56]
  407180:	add	x1, x20, #0x78
  407184:	bl	40a118 <ferror@plt+0x7a48>
  407188:	mov	x0, x20
  40718c:	bl	4057d4 <ferror@plt+0x3104>
  407190:	ldr	x0, [x22, #8]
  407194:	add	x2, sp, #0xc0
  407198:	mov	x1, x19
  40719c:	bl	40ef14 <ferror@plt+0xc844>
  4071a0:	mov	w20, w0
  4071a4:	tbz	w0, #31, 4073b0 <ferror@plt+0x4ce0>
  4071a8:	neg	w0, w0
  4071ac:	bl	402310 <strerror@plt>
  4071b0:	mov	x2, x19
  4071b4:	mov	x3, x0
  4071b8:	adrp	x1, 415000 <ferror@plt+0x12930>
  4071bc:	mov	w0, #0x3                   	// #3
  4071c0:	add	x1, x1, #0xfb3
  4071c4:	bl	409530 <ferror@plt+0x6e60>
  4071c8:	b	406fb0 <ferror@plt+0x48e0>
  4071cc:	mov	x24, #0x0                   	// #0
  4071d0:	str	xzr, [sp, #104]
  4071d4:	b	407090 <ferror@plt+0x49c0>
  4071d8:	mov	x25, #0x0                   	// #0
  4071dc:	str	xzr, [sp, #112]
  4071e0:	b	4070bc <ferror@plt+0x49ec>
  4071e4:	add	x21, x28, #0x10
  4071e8:	mov	w0, #0x7                   	// #7
  4071ec:	mov	x2, x21
  4071f0:	mov	x1, x23
  4071f4:	bl	409530 <ferror@plt+0x6e60>
  4071f8:	ldr	x26, [x28, #8]
  4071fc:	ldr	x0, [sp, #104]
  407200:	cmp	x26, x0
  407204:	b.ne	40721c <ferror@plt+0x4b4c>  // b.any
  407208:	mov	x2, x0
  40720c:	mov	x1, x24
  407210:	mov	x0, x21
  407214:	bl	4023d0 <memcmp@plt>
  407218:	cbz	w0, 40713c <ferror@plt+0x4a6c>
  40721c:	ldr	x0, [sp, #112]
  407220:	cmp	x26, x0
  407224:	b.ne	407258 <ferror@plt+0x4b88>  // b.any
  407228:	mov	x2, x0
  40722c:	mov	x1, x25
  407230:	mov	x0, x21
  407234:	bl	4023d0 <memcmp@plt>
  407238:	cbnz	w0, 407258 <ferror@plt+0x4b88>
  40723c:	ldr	x3, [x20, #8]
  407240:	mov	x2, x19
  407244:	adrp	x1, 415000 <ferror@plt+0x12930>
  407248:	mov	w0, #0x7                   	// #7
  40724c:	add	x1, x1, #0xf0d
  407250:	bl	409530 <ferror@plt+0x6e60>
  407254:	b	406f7c <ferror@plt+0x48ac>
  407258:	ldr	x28, [x28]
  40725c:	b	4070cc <ferror@plt+0x49fc>
  407260:	ldr	w0, [x21, #8]
  407264:	cmp	w0, #0x1
  407268:	b.eq	4072b8 <ferror@plt+0x4be8>  // b.none
  40726c:	cmp	w0, #0x2
  407270:	add	x2, x21, #0x18
  407274:	ldr	x0, [sp, #160]
  407278:	csel	x2, x0, x2, eq  // eq = none
  40727c:	adrp	x0, 415000 <ferror@plt+0x12930>
  407280:	add	x1, x0, #0xf35
  407284:	mov	w0, #0x7                   	// #7
  407288:	bl	409530 <ferror@plt+0x6e60>
  40728c:	ldr	w0, [x21, #8]
  407290:	cmp	w0, #0x1
  407294:	b.eq	4073a0 <ferror@plt+0x4cd0>  // b.none
  407298:	cmp	w0, #0x2
  40729c:	b.ne	40733c <ferror@plt+0x4c6c>  // b.any
  4072a0:	ldr	x0, [sp, #96]
  4072a4:	ldr	x6, [x0, #4136]
  4072a8:	cbnz	x6, 4072c0 <ferror@plt+0x4bf0>
  4072ac:	add	w26, w26, #0x1
  4072b0:	ldr	x21, [x21]
  4072b4:	b	407100 <ferror@plt+0x4a30>
  4072b8:	ldr	x2, [sp, #152]
  4072bc:	b	40727c <ferror@plt+0x4bac>
  4072c0:	ldr	x2, [x6, #8]
  4072c4:	add	x1, x6, #0x10
  4072c8:	ldr	x0, [sp, #136]
  4072cc:	cmp	x0, x2
  4072d0:	b.ls	407300 <ferror@plt+0x4c30>  // b.plast
  4072d4:	ldrb	w0, [x19, x2]
  4072d8:	cmp	w0, #0x2f
  4072dc:	b.ne	407300 <ferror@plt+0x4c30>  // b.any
  4072e0:	mov	x0, x19
  4072e4:	stp	x1, x2, [sp, #168]
  4072e8:	str	x6, [sp, #184]
  4072ec:	bl	4023d0 <memcmp@plt>
  4072f0:	ldp	x1, x2, [sp, #168]
  4072f4:	cmp	w0, #0x0
  4072f8:	ldr	x6, [sp, #184]
  4072fc:	csel	w28, w28, w26, ne  // ne = any
  407300:	ldr	x0, [sp, #144]
  407304:	cmp	x0, x2
  407308:	b.ls	407330 <ferror@plt+0x4c60>  // b.plast
  40730c:	ldrb	w0, [x27, x2]
  407310:	cmp	w0, #0x2f
  407314:	b.ne	407330 <ferror@plt+0x4c60>  // b.any
  407318:	mov	x0, x27
  40731c:	str	x6, [sp, #168]
  407320:	bl	4023d0 <memcmp@plt>
  407324:	cmp	w0, #0x0
  407328:	ldr	x6, [sp, #168]
  40732c:	csel	w23, w23, w26, ne  // ne = any
  407330:	add	w26, w26, #0x1
  407334:	ldr	x6, [x6]
  407338:	b	4072a8 <ferror@plt+0x4bd8>
  40733c:	ldr	x2, [x21, #16]
  407340:	ldr	x0, [sp, #104]
  407344:	cmp	x0, x2
  407348:	b.ls	407370 <ferror@plt+0x4ca0>  // b.plast
  40734c:	ldrb	w0, [x24, x2]
  407350:	cmp	w0, #0x2f
  407354:	b.ne	407370 <ferror@plt+0x4ca0>  // b.any
  407358:	mov	x1, x24
  40735c:	add	x0, x21, #0x18
  407360:	str	x2, [sp, #168]
  407364:	bl	4023d0 <memcmp@plt>
  407368:	ldr	x2, [sp, #168]
  40736c:	cbz	w0, 4073a8 <ferror@plt+0x4cd8>
  407370:	ldr	x0, [sp, #112]
  407374:	cmp	x0, x2
  407378:	b.ls	4072ac <ferror@plt+0x4bdc>  // b.plast
  40737c:	ldrb	w0, [x25, x2]
  407380:	cmp	w0, #0x2f
  407384:	b.ne	4072ac <ferror@plt+0x4bdc>  // b.any
  407388:	mov	x1, x25
  40738c:	add	x0, x21, #0x18
  407390:	bl	4023d0 <memcmp@plt>
  407394:	cmp	w0, #0x0
  407398:	csel	w23, w23, w26, ne  // ne = any
  40739c:	b	4072ac <ferror@plt+0x4bdc>
  4073a0:	str	w26, [sp, #124]
  4073a4:	b	4072ac <ferror@plt+0x4bdc>
  4073a8:	mov	w28, w26
  4073ac:	b	4072ac <ferror@plt+0x4bdc>
  4073b0:	ldr	x1, [sp, #192]
  4073b4:	mov	x0, x22
  4073b8:	bl	405b50 <ferror@plt+0x3480>
  4073bc:	mov	w20, w0
  4073c0:	tbz	w0, #31, 406f7c <ferror@plt+0x48ac>
  4073c4:	neg	w0, w0
  4073c8:	bl	402310 <strerror@plt>
  4073cc:	mov	x2, x19
  4073d0:	mov	x3, x0
  4073d4:	adrp	x1, 415000 <ferror@plt+0x12930>
  4073d8:	mov	w0, #0x3                   	// #3
  4073dc:	add	x1, x1, #0xfd3
  4073e0:	bl	409530 <ferror@plt+0x6e60>
  4073e4:	ldr	x0, [sp, #192]
  4073e8:	bl	40f360 <ferror@plt+0xcc90>
  4073ec:	b	406fb0 <ferror@plt+0x48e0>
  4073f0:	stp	x29, x30, [sp, #-256]!
  4073f4:	mov	x29, sp
  4073f8:	stp	x19, x20, [sp, #16]
  4073fc:	mov	w19, #0x0                   	// #0
  407400:	stp	x21, x22, [sp, #32]
  407404:	stp	x23, x24, [sp, #48]
  407408:	mov	x23, x2
  40740c:	mov	x24, x3
  407410:	stp	x25, x26, [sp, #64]
  407414:	stp	x27, x28, [sp, #80]
  407418:	mov	x27, x0
  40741c:	mov	x0, x1
  407420:	str	x1, [sp, #104]
  407424:	bl	402530 <dirfd@plt>
  407428:	mov	w22, w0
  40742c:	adrp	x0, 415000 <ferror@plt+0x12930>
  407430:	add	x0, x0, #0x968
  407434:	str	x0, [sp, #112]
  407438:	adrp	x0, 415000 <ferror@plt+0x12930>
  40743c:	add	x0, x0, #0x96e
  407440:	str	x0, [sp, #120]
  407444:	ldr	x0, [sp, #104]
  407448:	bl	4022b0 <readdir@plt>
  40744c:	mov	x20, x0
  407450:	cbnz	x0, 407474 <ferror@plt+0x4da4>
  407454:	mov	w0, w19
  407458:	ldp	x19, x20, [sp, #16]
  40745c:	ldp	x21, x22, [sp, #32]
  407460:	ldp	x23, x24, [sp, #48]
  407464:	ldp	x25, x26, [sp, #64]
  407468:	ldp	x27, x28, [sp, #80]
  40746c:	ldp	x29, x30, [sp], #256
  407470:	ret
  407474:	ldrb	w0, [x20, #19]
  407478:	add	x26, x20, #0x13
  40747c:	cmp	w0, #0x2e
  407480:	b.ne	40749c <ferror@plt+0x4dcc>  // b.any
  407484:	ldrb	w0, [x20, #20]
  407488:	cbz	w0, 407444 <ferror@plt+0x4d74>
  40748c:	cmp	w0, #0x2e
  407490:	b.ne	40749c <ferror@plt+0x4dcc>  // b.any
  407494:	ldrb	w0, [x20, #21]
  407498:	cbz	w0, 407444 <ferror@plt+0x4d74>
  40749c:	ldr	x1, [sp, #112]
  4074a0:	mov	x0, x26
  4074a4:	bl	402410 <strcmp@plt>
  4074a8:	cbz	w0, 407444 <ferror@plt+0x4d74>
  4074ac:	ldr	x1, [sp, #120]
  4074b0:	mov	x0, x26
  4074b4:	bl	402410 <strcmp@plt>
  4074b8:	cbz	w0, 407444 <ferror@plt+0x4d74>
  4074bc:	mov	x0, x26
  4074c0:	bl	4020a0 <strlen@plt>
  4074c4:	add	x28, x0, x23
  4074c8:	mov	x25, x0
  4074cc:	add	x1, x28, #0x2
  4074d0:	mov	x0, x24
  4074d4:	bl	40a2d8 <ferror@plt+0x7c08>
  4074d8:	tbz	w0, #31, 4074f4 <ferror@plt+0x4e24>
  4074dc:	adrp	x1, 415000 <ferror@plt+0x12930>
  4074e0:	mov	w0, #0x3                   	// #3
  4074e4:	add	x1, x1, #0xff0
  4074e8:	mov	w19, #0xfffffff4            	// #-12
  4074ec:	bl	409530 <ferror@plt+0x6e60>
  4074f0:	b	407444 <ferror@plt+0x4d74>
  4074f4:	ldr	x21, [x24]
  4074f8:	add	x2, x25, #0x1
  4074fc:	mov	x1, x26
  407500:	add	x0, x21, x23
  407504:	bl	402060 <memcpy@plt>
  407508:	ldrb	w0, [x20, #18]
  40750c:	cmp	w0, #0x8
  407510:	b.eq	407634 <ferror@plt+0x4f64>  // b.none
  407514:	cmp	w0, #0x4
  407518:	b.eq	407580 <ferror@plt+0x4eb0>  // b.none
  40751c:	add	x2, sp, #0x80
  407520:	mov	x1, x26
  407524:	mov	w0, w22
  407528:	mov	w3, #0x0                   	// #0
  40752c:	bl	413928 <ferror@plt+0x11258>
  407530:	tbz	w0, #31, 407550 <ferror@plt+0x4e80>
  407534:	adrp	x1, 415000 <ferror@plt+0x12930>
  407538:	mov	x3, x26
  40753c:	mov	w2, w22
  407540:	add	x1, x1, #0x98c
  407544:	mov	w0, #0x3                   	// #3
  407548:	bl	409530 <ferror@plt+0x6e60>
  40754c:	b	407444 <ferror@plt+0x4d74>
  407550:	ldr	w3, [sp, #144]
  407554:	and	w3, w3, #0xf000
  407558:	cmp	w3, #0x8, lsl #12
  40755c:	b.eq	407634 <ferror@plt+0x4f64>  // b.none
  407560:	cmp	w3, #0x4, lsl #12
  407564:	b.eq	407580 <ferror@plt+0x4eb0>  // b.none
  407568:	mov	x2, x21
  40756c:	adrp	x1, 415000 <ferror@plt+0x12930>
  407570:	mov	w0, #0x3                   	// #3
  407574:	add	x1, x1, #0xa0b
  407578:	bl	409530 <ferror@plt+0x6e60>
  40757c:	b	407444 <ferror@plt+0x4d74>
  407580:	mov	x1, x26
  407584:	mov	w0, w22
  407588:	mov	w2, #0x0                   	// #0
  40758c:	bl	4025f0 <openat@plt>
  407590:	mov	w25, w0
  407594:	tbz	w0, #31, 4075ac <ferror@plt+0x4edc>
  407598:	adrp	x1, 415000 <ferror@plt+0x12930>
  40759c:	mov	x3, x26
  4075a0:	mov	w2, w22
  4075a4:	add	x1, x1, #0x9c0
  4075a8:	b	407544 <ferror@plt+0x4e74>
  4075ac:	bl	402360 <fdopendir@plt>
  4075b0:	mov	x20, x0
  4075b4:	cbnz	x0, 4075d8 <ferror@plt+0x4f08>
  4075b8:	mov	w2, w25
  4075bc:	adrp	x1, 415000 <ferror@plt+0x12930>
  4075c0:	add	x1, x1, #0x9de
  4075c4:	mov	w0, #0x3                   	// #3
  4075c8:	bl	409530 <ferror@plt+0x6e60>
  4075cc:	mov	w0, w25
  4075d0:	bl	402320 <close@plt>
  4075d4:	b	407444 <ferror@plt+0x4d74>
  4075d8:	add	x2, x28, #0x1
  4075dc:	mov	w0, #0x2f                  	// #47
  4075e0:	strb	w0, [x21, x28]
  4075e4:	mov	x3, x24
  4075e8:	mov	x1, x20
  4075ec:	mov	x0, x27
  4075f0:	strb	wzr, [x21, x2]
  4075f4:	bl	4073f0 <ferror@plt+0x4d20>
  4075f8:	mov	w19, w0
  4075fc:	mov	x0, x20
  407600:	bl	4022f0 <closedir@plt>
  407604:	tbz	w19, #31, 407444 <ferror@plt+0x4d74>
  407608:	strb	wzr, [x21, x28]
  40760c:	neg	w0, w19
  407610:	mov	w19, #0x0                   	// #0
  407614:	bl	402310 <strerror@plt>
  407618:	mov	x3, x0
  40761c:	mov	x2, x21
  407620:	adrp	x1, 415000 <ferror@plt+0x12930>
  407624:	mov	w0, #0x3                   	// #3
  407628:	add	x1, x1, #0xa29
  40762c:	bl	409530 <ferror@plt+0x6e60>
  407630:	b	407444 <ferror@plt+0x4d74>
  407634:	mov	x3, x21
  407638:	mov	x2, x25
  40763c:	mov	x1, x23
  407640:	mov	x0, x27
  407644:	bl	406f38 <ferror@plt+0x4868>
  407648:	mov	w19, w0
  40764c:	b	407604 <ferror@plt+0x4f34>
  407650:	stp	x29, x30, [sp, #-336]!
  407654:	mov	x29, sp
  407658:	stp	x21, x22, [sp, #32]
  40765c:	mov	x22, x0
  407660:	add	x0, sp, #0x50
  407664:	str	x0, [sp, #56]
  407668:	mov	x0, #0x100                 	// #256
  40766c:	stp	x19, x20, [sp, #16]
  407670:	mov	x20, x1
  407674:	str	x0, [sp, #64]
  407678:	mov	x0, x1
  40767c:	strb	wzr, [sp, #72]
  407680:	bl	402150 <opendir@plt>
  407684:	cbnz	x0, 4076c4 <ferror@plt+0x4ff4>
  407688:	bl	402620 <__errno_location@plt>
  40768c:	ldr	w19, [x0]
  407690:	adrp	x1, 415000 <ferror@plt+0x12930>
  407694:	mov	x2, x20
  407698:	add	x1, x1, #0xdef
  40769c:	neg	w19, w19
  4076a0:	mov	w0, #0x3                   	// #3
  4076a4:	bl	409530 <ferror@plt+0x6e60>
  4076a8:	add	x0, sp, #0x38
  4076ac:	bl	40a358 <ferror@plt+0x7c88>
  4076b0:	mov	w0, w19
  4076b4:	ldp	x19, x20, [sp, #16]
  4076b8:	ldp	x21, x22, [sp, #32]
  4076bc:	ldp	x29, x30, [sp], #336
  4076c0:	ret
  4076c4:	mov	x21, x0
  4076c8:	mov	x0, x20
  4076cc:	bl	4020a0 <strlen@plt>
  4076d0:	mov	x19, x0
  4076d4:	add	x1, x0, #0x2
  4076d8:	add	x0, sp, #0x38
  4076dc:	bl	40a2d8 <ferror@plt+0x7c08>
  4076e0:	tbnz	w0, #31, 40772c <ferror@plt+0x505c>
  4076e4:	ldr	x3, [sp, #56]
  4076e8:	mov	x2, x19
  4076ec:	mov	x1, x20
  4076f0:	mov	x0, x3
  4076f4:	bl	402060 <memcpy@plt>
  4076f8:	mov	x3, x0
  4076fc:	add	x2, x19, #0x1
  407700:	mov	w0, #0x2f                  	// #47
  407704:	mov	x1, x21
  407708:	strb	w0, [x3, x19]
  40770c:	mov	x0, x22
  407710:	strb	wzr, [x3, x2]
  407714:	add	x3, sp, #0x38
  407718:	bl	4073f0 <ferror@plt+0x4d20>
  40771c:	mov	w19, w0
  407720:	mov	x0, x21
  407724:	bl	4022f0 <closedir@plt>
  407728:	b	4076a8 <ferror@plt+0x4fd8>
  40772c:	mov	w19, #0xfffffff4            	// #-12
  407730:	b	407720 <ferror@plt+0x5050>
  407734:	mov	x12, #0x3b60                	// #15200
  407738:	sub	sp, sp, x12
  40773c:	mov	x2, #0x1030                	// #4144
  407740:	stp	x29, x30, [sp]
  407744:	mov	x29, sp
  407748:	stp	x23, x24, [sp, #48]
  40774c:	add	x23, sp, #0x330
  407750:	mov	w24, #0x0                   	// #0
  407754:	stp	x19, x20, [sp, #16]
  407758:	mov	x19, #0x0                   	// #0
  40775c:	stp	x21, x22, [sp, #32]
  407760:	mov	x22, x1
  407764:	mov	w1, #0x0                   	// #0
  407768:	stp	x25, x26, [sp, #64]
  40776c:	mov	x21, #0x0                   	// #0
  407770:	mov	x25, #0x0                   	// #0
  407774:	stp	x27, x28, [sp, #80]
  407778:	mov	w28, w0
  40777c:	mov	x0, x23
  407780:	str	xzr, [sp, #200]
  407784:	bl	402260 <memset@plt>
  407788:	adrp	x27, 416000 <ferror@plt+0x13930>
  40778c:	adrp	x0, 417000 <ferror@plt+0x14930>
  407790:	add	x27, x27, #0xdd0
  407794:	add	x0, x0, #0x30
  407798:	mov	w26, #0x0                   	// #0
  40779c:	str	xzr, [sp, #96]
  4077a0:	str	wzr, [sp, #104]
  4077a4:	stp	xzr, x0, [sp, #112]
  4077a8:	adrp	x0, 416000 <ferror@plt+0x13930>
  4077ac:	add	x0, x0, #0xc20
  4077b0:	str	x0, [sp, #128]
  4077b4:	stp	xzr, xzr, [sp, #224]
  4077b8:	stp	xzr, xzr, [sp, #240]
  4077bc:	stp	xzr, xzr, [sp, #256]
  4077c0:	stp	xzr, xzr, [sp, #272]
  4077c4:	str	xzr, [sp, #288]
  4077c8:	ldr	x2, [sp, #120]
  4077cc:	mov	x7, #0x1360                	// #4960
  4077d0:	mov	x3, x27
  4077d4:	add	x4, sp, x7
  4077d8:	mov	x1, x22
  4077dc:	mov	w0, w28
  4077e0:	str	wzr, [sp, #4960]
  4077e4:	bl	4023f0 <getopt_long@plt>
  4077e8:	mov	w20, w0
  4077ec:	cmn	w0, #0x1
  4077f0:	b.eq	407a44 <ferror@plt+0x5374>  // b.none
  4077f4:	cmp	w0, #0x50
  4077f8:	b.gt	40783c <ferror@plt+0x516c>
  4077fc:	cmp	w0, #0x3e
  407800:	b.le	407848 <ferror@plt+0x5178>
  407804:	sub	w1, w0, #0x3f
  407808:	cmp	w1, #0x11
  40780c:	b.hi	407848 <ferror@plt+0x5178>  // b.pmore
  407810:	adrp	x0, 416000 <ferror@plt+0x13930>
  407814:	add	x0, x0, #0xbfc
  407818:	ldrh	w0, [x0, w1, uxtw #1]
  40781c:	adr	x1, 407828 <ferror@plt+0x5158>
  407820:	add	x0, x1, w0, sxth #2
  407824:	br	x0
  407828:	ldr	x1, [sp, #128]
  40782c:	ldrh	w0, [x1, w0, uxtw #1]
  407830:	adr	x1, 40783c <ferror@plt+0x516c>
  407834:	add	x0, x1, w0, sxth #2
  407838:	br	x0
  40783c:	sub	w0, w0, #0x56
  407840:	cmp	w0, #0x21
  407844:	b.ls	407828 <ferror@plt+0x5158>  // b.plast
  407848:	mov	w2, w20
  40784c:	adrp	x1, 413000 <ferror@plt+0x10930>
  407850:	mov	w0, #0x3                   	// #3
  407854:	add	x1, x1, #0xaaf
  407858:	bl	409530 <ferror@plt+0x6e60>
  40785c:	b	4078ac <ferror@plt+0x51dc>
  407860:	cbz	x25, 40786c <ferror@plt+0x519c>
  407864:	mov	x0, x25
  407868:	bl	402480 <free@plt>
  40786c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  407870:	ldr	x0, [x0, #928]
  407874:	bl	40a878 <ferror@plt+0x81a8>
  407878:	mov	x25, x0
  40787c:	b	4077c8 <ferror@plt+0x50f8>
  407880:	ldr	x0, [sp, #112]
  407884:	add	w20, w26, #0x2
  407888:	sbfiz	x20, x20, #3, #32
  40788c:	mov	x1, x20
  407890:	bl	4022c0 <realloc@plt>
  407894:	cbnz	x0, 4078bc <ferror@plt+0x51ec>
  407898:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  40789c:	ldr	x1, [x0, #920]
  4078a0:	adrp	x0, 416000 <ferror@plt+0x13930>
  4078a4:	add	x0, x0, #0x5
  4078a8:	bl	4020b0 <fputs@plt>
  4078ac:	mov	x0, x23
  4078b0:	mov	w19, #0x1                   	// #1
  4078b4:	bl	405138 <ferror@plt+0x2a68>
  4078b8:	b	4079dc <ferror@plt+0x530c>
  4078bc:	add	x20, x0, x20
  4078c0:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  4078c4:	add	w26, w26, #0x1
  4078c8:	str	x0, [sp, #112]
  4078cc:	ldr	x1, [x1, #928]
  4078d0:	stp	x1, xzr, [x20, #-16]
  4078d4:	b	4077c8 <ferror@plt+0x50f8>
  4078d8:	mov	x6, #0x1060                	// #4192
  4078dc:	add	x1, sp, x6
  4078e0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4078e4:	ldr	x21, [x0, #928]
  4078e8:	mov	w0, #0x1                   	// #1
  4078ec:	strb	w0, [x1, #737]
  4078f0:	b	4077c8 <ferror@plt+0x50f8>
  4078f4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4078f8:	ldr	x19, [x0, #928]
  4078fc:	b	4077c8 <ferror@plt+0x50f8>
  407900:	mov	x5, #0x1060                	// #4192
  407904:	add	x1, sp, x5
  407908:	mov	w0, #0x1                   	// #1
  40790c:	strb	w0, [x1, #738]
  407910:	b	4077c8 <ferror@plt+0x50f8>
  407914:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  407918:	ldr	w0, [x1, #880]
  40791c:	add	w0, w0, #0x1
  407920:	str	w0, [x1, #880]
  407924:	b	4077c8 <ferror@plt+0x50f8>
  407928:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  40792c:	ldr	x0, [x0, #944]
  407930:	str	x0, [sp, #96]
  407934:	b	4077c8 <ferror@plt+0x50f8>
  407938:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  40793c:	ldr	x0, [x0, #928]
  407940:	ldrb	w1, [x0, #1]
  407944:	cbz	w1, 40795c <ferror@plt+0x528c>
  407948:	adrp	x1, 416000 <ferror@plt+0x13930>
  40794c:	mov	w0, #0x2                   	// #2
  407950:	add	x1, x1, #0x1b
  407954:	bl	409530 <ferror@plt+0x6e60>
  407958:	b	4078ac <ferror@plt+0x51dc>
  40795c:	mov	x4, #0x1060                	// #4192
  407960:	add	x1, sp, x4
  407964:	ldrb	w0, [x0]
  407968:	strb	w0, [x1, #736]
  40796c:	b	4077c8 <ferror@plt+0x50f8>
  407970:	mov	x3, #0x1060                	// #4192
  407974:	add	x1, sp, x3
  407978:	mov	w0, #0x1                   	// #1
  40797c:	strb	w0, [x1, #739]
  407980:	b	4077c8 <ferror@plt+0x50f8>
  407984:	ldr	w0, [sp, #4960]
  407988:	cmp	w0, #0x0
  40798c:	b.le	4079ac <ferror@plt+0x52dc>
  407990:	sbfiz	x0, x0, #5, #32
  407994:	adrp	x1, 416000 <ferror@plt+0x13930>
  407998:	add	x1, x1, #0x38
  40799c:	ldr	x2, [x27, x0]
  4079a0:	mov	w0, #0x4                   	// #4
  4079a4:	bl	409530 <ferror@plt+0x6e60>
  4079a8:	b	4077c8 <ferror@plt+0x50f8>
  4079ac:	mov	w2, w20
  4079b0:	adrp	x1, 416000 <ferror@plt+0x13930>
  4079b4:	mov	w0, #0x4                   	// #4
  4079b8:	add	x1, x1, #0x58
  4079bc:	bl	409530 <ferror@plt+0x6e60>
  4079c0:	b	4077c8 <ferror@plt+0x50f8>
  4079c4:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4079c8:	ldr	x1, [x0, #952]
  4079cc:	adrp	x0, 416000 <ferror@plt+0x13930>
  4079d0:	add	x0, x0, #0x77
  4079d4:	bl	402600 <printf@plt>
  4079d8:	mov	w19, #0x0                   	// #0
  4079dc:	ldr	x0, [sp, #112]
  4079e0:	bl	402480 <free@plt>
  4079e4:	mov	x0, x25
  4079e8:	bl	402480 <free@plt>
  4079ec:	mov	w0, w19
  4079f0:	mov	x12, #0x3b60                	// #15200
  4079f4:	ldp	x29, x30, [sp]
  4079f8:	ldp	x19, x20, [sp, #16]
  4079fc:	ldp	x21, x22, [sp, #32]
  407a00:	ldp	x23, x24, [sp, #48]
  407a04:	ldp	x25, x26, [sp, #64]
  407a08:	ldp	x27, x28, [sp, #80]
  407a0c:	add	sp, sp, x12
  407a10:	ret
  407a14:	adrp	x0, 413000 <ferror@plt+0x10930>
  407a18:	add	x0, x0, #0xa77
  407a1c:	bl	4023b0 <puts@plt>
  407a20:	adrp	x0, 413000 <ferror@plt+0x10930>
  407a24:	add	x0, x0, #0xa87
  407a28:	bl	4023b0 <puts@plt>
  407a2c:	b	4079d8 <ferror@plt+0x5308>
  407a30:	mov	w24, #0x1                   	// #1
  407a34:	b	4077c8 <ferror@plt+0x50f8>
  407a38:	mov	w0, #0x1                   	// #1
  407a3c:	str	w0, [sp, #104]
  407a40:	b	4077c8 <ferror@plt+0x50f8>
  407a44:	adrp	x26, 42d000 <ferror@plt+0x2a930>
  407a48:	mov	x27, x26
  407a4c:	ldr	w0, [x26, #936]
  407a50:	cmp	w0, w28
  407a54:	b.lt	407a84 <ferror@plt+0x53b4>  // b.tstop
  407a58:	add	x0, sp, #0x1a8
  407a5c:	bl	402630 <uname@plt>
  407a60:	tbz	w0, #31, 407b50 <ferror@plt+0x5480>
  407a64:	bl	402620 <__errno_location@plt>
  407a68:	ldr	w0, [x0]
  407a6c:	bl	402310 <strerror@plt>
  407a70:	mov	x2, x0
  407a74:	adrp	x1, 416000 <ferror@plt+0x13930>
  407a78:	add	x1, x1, #0x469
  407a7c:	mov	w0, #0x2                   	// #2
  407a80:	b	407abc <ferror@plt+0x53ec>
  407a84:	ldr	x0, [x22, w0, sxtw #3]
  407a88:	mov	x2, #0x1360                	// #4960
  407a8c:	adrp	x1, 416000 <ferror@plt+0x13930>
  407a90:	add	x3, sp, x2
  407a94:	add	x1, x1, #0x44c
  407a98:	add	x2, sp, #0x1a8
  407a9c:	bl	402590 <__isoc99_sscanf@plt>
  407aa0:	cmp	w0, #0x2
  407aa4:	b.eq	407ac4 <ferror@plt+0x53f4>  // b.none
  407aa8:	ldrsw	x0, [x26, #936]
  407aac:	adrp	x1, 416000 <ferror@plt+0x13930>
  407ab0:	add	x1, x1, #0x452
  407ab4:	ldr	x2, [x22, x0, lsl #3]
  407ab8:	mov	w0, #0x3                   	// #3
  407abc:	bl	409530 <ferror@plt+0x6e60>
  407ac0:	b	4078ac <ferror@plt+0x51dc>
  407ac4:	ldr	w0, [x26, #936]
  407ac8:	ldr	x1, [x22, w0, sxtw #3]
  407acc:	add	w0, w0, #0x1
  407ad0:	str	w0, [x26, #936]
  407ad4:	str	x1, [sp, #816]
  407ad8:	ldr	x4, [sp, #816]
  407adc:	cmp	x25, #0x0
  407ae0:	add	x26, x23, #0x8
  407ae4:	adrp	x3, 417000 <ferror@plt+0x14930>
  407ae8:	add	x3, x3, #0xc6c
  407aec:	mov	x0, x26
  407af0:	csel	x3, x3, x25, eq  // eq = none
  407af4:	adrp	x2, 414000 <ferror@plt+0x11930>
  407af8:	mov	x1, #0x1000                	// #4096
  407afc:	add	x2, x2, #0x5a3
  407b00:	bl	4021d0 <snprintf@plt>
  407b04:	sxtw	x0, w0
  407b08:	str	x0, [sp, #4920]
  407b0c:	ldr	w0, [x27, #936]
  407b10:	cmp	w0, w28
  407b14:	ldr	w0, [sp, #104]
  407b18:	csinc	w24, w24, wzr, ne  // ne = any
  407b1c:	cbz	w0, 407ba0 <ferror@plt+0x54d0>
  407b20:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  407b24:	ldr	x1, [sp, #96]
  407b28:	ldr	x0, [x0, #944]
  407b2c:	cmp	x0, x1
  407b30:	b.ne	407b5c <ferror@plt+0x548c>  // b.any
  407b34:	mov	w19, #0x0                   	// #0
  407b38:	add	x0, sp, #0xe0
  407b3c:	bl	40583c <ferror@plt+0x316c>
  407b40:	mov	x0, x23
  407b44:	lsr	w19, w19, #31
  407b48:	bl	405138 <ferror@plt+0x2a68>
  407b4c:	b	4079dc <ferror@plt+0x530c>
  407b50:	add	x0, sp, #0x22a
  407b54:	str	x0, [sp, #816]
  407b58:	b	407ad8 <ferror@plt+0x5408>
  407b5c:	mov	x0, x26
  407b60:	bl	402150 <opendir@plt>
  407b64:	mov	x24, x0
  407b68:	cbnz	x0, 407bcc <ferror@plt+0x54fc>
  407b6c:	bl	402620 <__errno_location@plt>
  407b70:	ldr	w0, [x0]
  407b74:	adrp	x1, 415000 <ferror@plt+0x12930>
  407b78:	mov	x2, x26
  407b7c:	neg	w0, w0
  407b80:	add	x1, x1, #0xdef
  407b84:	str	w0, [sp, #120]
  407b88:	mov	w0, #0x3                   	// #3
  407b8c:	bl	409530 <ferror@plt+0x6e60>
  407b90:	ldr	w0, [sp, #120]
  407b94:	cmp	w0, #0x1
  407b98:	b.eq	407b34 <ferror@plt+0x5464>  // b.none
  407b9c:	ldr	w24, [sp, #104]
  407ba0:	add	x2, x23, #0x8
  407ba4:	add	x1, sp, #0xc8
  407ba8:	mov	x0, x2
  407bac:	str	x2, [sp, #104]
  407bb0:	bl	40af68 <ferror@plt+0x8898>
  407bb4:	mov	x26, x0
  407bb8:	ldr	x2, [sp, #104]
  407bbc:	cbnz	x0, 407c6c <ferror@plt+0x559c>
  407bc0:	adrp	x1, 416000 <ferror@plt+0x13930>
  407bc4:	add	x1, x1, #0x4b1
  407bc8:	b	407a7c <ferror@plt+0x53ac>
  407bcc:	bl	402530 <dirfd@plt>
  407bd0:	adrp	x1, 416000 <ferror@plt+0x13930>
  407bd4:	add	x2, sp, #0x128
  407bd8:	add	x1, x1, #0x47d
  407bdc:	mov	w3, #0x0                   	// #0
  407be0:	bl	413928 <ferror@plt+0x11258>
  407be4:	cbz	w0, 407c18 <ferror@plt+0x5548>
  407be8:	bl	402620 <__errno_location@plt>
  407bec:	ldr	w0, [x0]
  407bf0:	adrp	x1, 416000 <ferror@plt+0x13930>
  407bf4:	mov	x2, x26
  407bf8:	neg	w0, w0
  407bfc:	add	x1, x1, #0x489
  407c00:	str	w0, [sp, #120]
  407c04:	mov	w0, #0x3                   	// #3
  407c08:	bl	409530 <ferror@plt+0x6e60>
  407c0c:	mov	x0, x24
  407c10:	bl	4022f0 <closedir@plt>
  407c14:	b	407b90 <ferror@plt+0x54c0>
  407c18:	mov	x0, x26
  407c1c:	bl	4020a0 <strlen@plt>
  407c20:	mov	x1, x26
  407c24:	mov	x2, x0
  407c28:	mov	x0, #0x1360                	// #4960
  407c2c:	add	x0, sp, x0
  407c30:	str	x2, [sp, #120]
  407c34:	bl	402060 <memcpy@plt>
  407c38:	ldr	x2, [sp, #120]
  407c3c:	mov	x1, #0x1360                	// #4960
  407c40:	add	x1, sp, x1
  407c44:	mov	w0, #0x2f                  	// #47
  407c48:	mov	x3, x1
  407c4c:	strb	w0, [x1, x2]
  407c50:	add	x2, x2, #0x1
  407c54:	mov	x0, x24
  407c58:	strb	wzr, [x1, x2]
  407c5c:	ldr	x1, [sp, #384]
  407c60:	bl	405248 <ferror@plt+0x2b78>
  407c64:	str	w0, [sp, #120]
  407c68:	b	407c0c <ferror@plt+0x553c>
  407c6c:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  407c70:	ldr	w1, [x1, #880]
  407c74:	bl	40966c <ferror@plt+0x6f9c>
  407c78:	stp	x23, x26, [sp, #224]
  407c7c:	add	x0, sp, #0xf0
  407c80:	mov	x1, #0x80                  	// #128
  407c84:	bl	409ba8 <ferror@plt+0x74d8>
  407c88:	mov	x1, #0x0                   	// #0
  407c8c:	mov	w0, #0x200                 	// #512
  407c90:	bl	409d64 <ferror@plt+0x7694>
  407c94:	str	x0, [sp, #272]
  407c98:	cbnz	x0, 407cd4 <ferror@plt+0x5604>
  407c9c:	bl	402620 <__errno_location@plt>
  407ca0:	ldr	w1, [x0]
  407ca4:	neg	w1, w1
  407ca8:	tbz	w1, #31, 407d40 <ferror@plt+0x5670>
  407cac:	neg	w0, w1
  407cb0:	bl	402310 <strerror@plt>
  407cb4:	adrp	x1, 416000 <ferror@plt+0x13930>
  407cb8:	mov	x2, x0
  407cbc:	add	x1, x1, #0x4d4
  407cc0:	mov	w0, #0x2                   	// #2
  407cc4:	bl	409530 <ferror@plt+0x6e60>
  407cc8:	mov	x0, x26
  407ccc:	bl	40b8e4 <ferror@plt+0x9214>
  407cd0:	b	4078ac <ferror@plt+0x51dc>
  407cd4:	mov	x1, #0x0                   	// #0
  407cd8:	mov	w0, #0x200                 	// #512
  407cdc:	bl	409d64 <ferror@plt+0x7694>
  407ce0:	str	x0, [sp, #280]
  407ce4:	cbnz	x0, 407d08 <ferror@plt+0x5638>
  407ce8:	bl	402620 <__errno_location@plt>
  407cec:	ldr	w1, [x0]
  407cf0:	neg	w1, w1
  407cf4:	ldr	x0, [sp, #272]
  407cf8:	str	w1, [sp, #104]
  407cfc:	bl	409dd4 <ferror@plt+0x7704>
  407d00:	ldr	w1, [sp, #104]
  407d04:	b	407ca8 <ferror@plt+0x55d8>
  407d08:	adrp	x1, 405000 <ferror@plt+0x2930>
  407d0c:	mov	w0, #0x800                 	// #2048
  407d10:	add	x1, x1, #0x19c
  407d14:	bl	409d64 <ferror@plt+0x7694>
  407d18:	str	x0, [sp, #288]
  407d1c:	cbnz	x0, 407d40 <ferror@plt+0x5670>
  407d20:	bl	402620 <__errno_location@plt>
  407d24:	ldr	w1, [x0]
  407d28:	ldr	x0, [sp, #280]
  407d2c:	neg	w1, w1
  407d30:	str	w1, [sp, #104]
  407d34:	bl	409dd4 <ferror@plt+0x7704>
  407d38:	ldr	w1, [sp, #104]
  407d3c:	b	407cf4 <ferror@plt+0x5624>
  407d40:	cbz	x21, 408030 <ferror@plt+0x5960>
  407d44:	mov	x0, x21
  407d48:	adrp	x1, 416000 <ferror@plt+0x13930>
  407d4c:	add	x1, x1, #0x7f9
  407d50:	bl	402210 <fopen@plt>
  407d54:	mov	x19, x0
  407d58:	cbnz	x0, 407da4 <ferror@plt+0x56d4>
  407d5c:	bl	402620 <__errno_location@plt>
  407d60:	ldr	w19, [x0]
  407d64:	mov	x2, x21
  407d68:	adrp	x1, 416000 <ferror@plt+0x13930>
  407d6c:	mov	w0, #0x7                   	// #7
  407d70:	add	x1, x1, #0x4e5
  407d74:	bl	409530 <ferror@plt+0x6e60>
  407d78:	cmp	w19, #0x0
  407d7c:	b.le	407e0c <ferror@plt+0x573c>
  407d80:	mov	w0, w19
  407d84:	bl	402310 <strerror@plt>
  407d88:	mov	x2, x21
  407d8c:	mov	x3, x0
  407d90:	adrp	x1, 416000 <ferror@plt+0x13930>
  407d94:	mov	w0, #0x2                   	// #2
  407d98:	add	x1, x1, #0x551
  407d9c:	bl	409530 <ferror@plt+0x6e60>
  407da0:	b	4078ac <ferror@plt+0x51dc>
  407da4:	mov	w0, #0x7                   	// #7
  407da8:	mov	x2, x21
  407dac:	adrp	x1, 416000 <ferror@plt+0x13930>
  407db0:	adrp	x26, 416000 <ferror@plt+0x13930>
  407db4:	add	x1, x1, #0x4fb
  407db8:	add	x26, x26, #0x50d
  407dbc:	bl	409530 <ferror@plt+0x6e60>
  407dc0:	str	wzr, [sp, #104]
  407dc4:	adrp	x0, 416000 <ferror@plt+0x13930>
  407dc8:	add	x0, x0, #0x510
  407dcc:	str	x0, [sp, #128]
  407dd0:	mov	x18, #0x1360                	// #4960
  407dd4:	mov	x2, x19
  407dd8:	add	x0, sp, x18
  407ddc:	mov	w1, #0x2800                	// #10240
  407de0:	bl	4026a0 <fgets@plt>
  407de4:	cbnz	x0, 407f70 <ferror@plt+0x58a0>
  407de8:	add	x0, sp, #0xe0
  407dec:	bl	406808 <ferror@plt+0x4138>
  407df0:	mov	w0, #0x7                   	// #7
  407df4:	mov	x2, x21
  407df8:	adrp	x1, 416000 <ferror@plt+0x13930>
  407dfc:	add	x1, x1, #0x53d
  407e00:	bl	409530 <ferror@plt+0x6e60>
  407e04:	mov	x0, x19
  407e08:	bl	4021e0 <fclose@plt>
  407e0c:	cbz	w24, 4086c8 <ferror@plt+0x5ff8>
  407e10:	ldr	x0, [sp, #112]
  407e14:	adrp	x21, 42d000 <ferror@plt+0x2a930>
  407e18:	add	x21, x21, #0x350
  407e1c:	adrp	x24, 416000 <ferror@plt+0x13930>
  407e20:	cmp	x0, #0x0
  407e24:	add	x24, x24, #0x60b
  407e28:	csel	x21, x21, x0, eq  // eq = none
  407e2c:	stp	xzr, xzr, [sp, #208]
  407e30:	ldr	x19, [x21]
  407e34:	cbnz	x19, 4081e8 <ferror@plt+0x5b18>
  407e38:	mov	x11, #0x1020                	// #4128
  407e3c:	mov	x28, #0x0                   	// #0
  407e40:	add	x0, x23, x11
  407e44:	str	x0, [sp, #128]
  407e48:	ldp	x1, x0, [sp, #208]
  407e4c:	cmp	x28, x1
  407e50:	b.cc	408330 <ferror@plt+0x5c60>  // b.lo, b.ul, b.last
  407e54:	bl	402480 <free@plt>
  407e58:	ldr	x0, [sp, #4944]
  407e5c:	cbnz	x0, 407e74 <ferror@plt+0x57a4>
  407e60:	mov	x2, #0x1020                	// #4128
  407e64:	adrp	x1, 416000 <ferror@plt+0x13930>
  407e68:	add	x0, x23, x2
  407e6c:	add	x1, x1, #0x7cd
  407e70:	bl	406714 <ferror@plt+0x4044>
  407e74:	ldr	x1, [sp, #224]
  407e78:	add	x0, sp, #0xe0
  407e7c:	add	x1, x1, #0x8
  407e80:	bl	407650 <ferror@plt+0x4f80>
  407e84:	tbnz	w0, #31, 409400 <ferror@plt+0x6d30>
  407e88:	ldr	x0, [sp, #224]
  407e8c:	ldr	x19, [x0, #4136]
  407e90:	cbnz	x19, 4086b4 <ferror@plt+0x5fe4>
  407e94:	mov	x0, #0x1360                	// #4960
  407e98:	add	x1, sp, x0
  407e9c:	ldr	x0, [sp, #280]
  407ea0:	add	x19, sp, #0xf0
  407ea4:	bl	40a234 <ferror@plt+0x7b64>
  407ea8:	add	x2, sp, #0x128
  407eac:	mov	x1, #0x0                   	// #0
  407eb0:	mov	x28, #0x1360                	// #4960
  407eb4:	add	x0, sp, x28
  407eb8:	bl	40a244 <ferror@plt+0x7b74>
  407ebc:	tst	w0, #0xff
  407ec0:	b.ne	408780 <ferror@plt+0x60b0>  // b.any
  407ec4:	ldr	x0, [sp, #224]
  407ec8:	adrp	x22, 416000 <ferror@plt+0x13930>
  407ecc:	add	x22, x22, #0x7ed
  407ed0:	mov	x1, x22
  407ed4:	add	x0, x0, #0x8
  407ed8:	bl	406cac <ferror@plt+0x45dc>
  407edc:	mov	x21, x0
  407ee0:	cbz	x0, 4087f8 <ferror@plt+0x6128>
  407ee4:	mov	x0, #0x135f                	// #4959
  407ee8:	add	x24, sp, x0
  407eec:	mov	w19, #0x0                   	// #0
  407ef0:	mov	x26, #0x1360                	// #4960
  407ef4:	mov	x2, x21
  407ef8:	add	x0, sp, x26
  407efc:	mov	w1, #0x1000                	// #4096
  407f00:	bl	4026a0 <fgets@plt>
  407f04:	cbnz	x0, 4087b0 <ferror@plt+0x60e0>
  407f08:	mov	x22, #0x135f                	// #4959
  407f0c:	neg	w19, w19
  407f10:	add	x22, sp, x22
  407f14:	mov	x0, x21
  407f18:	mov	w2, #0x0                   	// #0
  407f1c:	mov	x1, #0x0                   	// #0
  407f20:	bl	402380 <fseek@plt>
  407f24:	mov	x16, #0x1360                	// #4960
  407f28:	mov	x2, x21
  407f2c:	add	x0, sp, x16
  407f30:	mov	w1, #0x1000                	// #4096
  407f34:	bl	4026a0 <fgets@plt>
  407f38:	cbnz	x0, 408930 <ferror@plt+0x6260>
  407f3c:	add	x0, sp, #0xf0
  407f40:	adrp	x1, 404000 <ferror@plt+0x1930>
  407f44:	add	x1, x1, #0xf8c
  407f48:	bl	409c8c <ferror@plt+0x75bc>
  407f4c:	ldp	x3, x0, [sp, #240]
  407f50:	mov	w1, #0x0                   	// #0
  407f54:	mov	w2, w1
  407f58:	cmp	x0, w1, uxtw
  407f5c:	b.ls	4087f0 <ferror@plt+0x6120>  // b.plast
  407f60:	ldr	x2, [x3, x2, lsl #3]
  407f64:	strh	w1, [x2, #104]
  407f68:	add	w1, w1, #0x1
  407f6c:	b	407f54 <ferror@plt+0x5884>
  407f70:	ldr	w0, [sp, #104]
  407f74:	mov	x30, #0x1360                	// #4960
  407f78:	mov	x1, x26
  407f7c:	add	w0, w0, #0x1
  407f80:	str	w0, [sp, #104]
  407f84:	add	x0, sp, x30
  407f88:	bl	402090 <strtok@plt>
  407f8c:	mov	x4, x0
  407f90:	mov	x1, x26
  407f94:	mov	x0, #0x0                   	// #0
  407f98:	str	x4, [sp, #136]
  407f9c:	bl	402090 <strtok@plt>
  407fa0:	str	x0, [sp, #120]
  407fa4:	mov	x1, x26
  407fa8:	mov	x0, #0x0                   	// #0
  407fac:	bl	402090 <strtok@plt>
  407fb0:	ldr	x4, [sp, #136]
  407fb4:	ldr	x2, [sp, #120]
  407fb8:	cmp	x4, #0x0
  407fbc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407fc0:	b.eq	407dd0 <ferror@plt+0x5700>  // b.none
  407fc4:	cbz	x0, 407dd0 <ferror@plt+0x5700>
  407fc8:	ldr	x1, [sp, #128]
  407fcc:	bl	402410 <strcmp@plt>
  407fd0:	cbnz	w0, 407dd0 <ferror@plt+0x5700>
  407fd4:	ldr	x4, [sp, #136]
  407fd8:	add	x1, sp, #0x128
  407fdc:	mov	w2, #0x10                  	// #16
  407fe0:	mov	x0, x4
  407fe4:	bl	4024c0 <strtoull@plt>
  407fe8:	mov	x3, x0
  407fec:	ldr	x0, [sp, #296]
  407ff0:	ldr	x4, [sp, #136]
  407ff4:	ldrb	w0, [x0]
  407ff8:	cbz	w0, 408018 <ferror@plt+0x5948>
  407ffc:	ldr	w3, [sp, #104]
  408000:	mov	x2, x21
  408004:	adrp	x1, 416000 <ferror@plt+0x13930>
  408008:	mov	w0, #0x3                   	// #3
  40800c:	add	x1, x1, #0x518
  408010:	bl	409530 <ferror@plt+0x6e60>
  408014:	b	407dd0 <ferror@plt+0x5700>
  408018:	ldr	x1, [sp, #120]
  40801c:	add	x0, sp, #0xe0
  408020:	mov	x4, #0x0                   	// #0
  408024:	mov	w2, #0x0                   	// #0
  408028:	bl	4054e0 <ferror@plt+0x2e10>
  40802c:	b	407dd0 <ferror@plt+0x5700>
  408030:	cbz	x19, 4081b8 <ferror@plt+0x5ae8>
  408034:	adrp	x0, 416000 <ferror@plt+0x13930>
  408038:	add	x0, x0, #0xbea
  40803c:	ldr	x1, [x0]
  408040:	str	x1, [sp, #296]
  408044:	add	x1, sp, #0x200
  408048:	ldur	w0, [x0, #7]
  40804c:	stur	w0, [x1, #-209]
  408050:	mov	x0, x19
  408054:	adrp	x1, 416000 <ferror@plt+0x13930>
  408058:	add	x1, x1, #0x7f9
  40805c:	bl	402210 <fopen@plt>
  408060:	mov	x21, x0
  408064:	cbnz	x0, 4080a0 <ferror@plt+0x59d0>
  408068:	bl	402620 <__errno_location@plt>
  40806c:	ldr	w21, [x0]
  408070:	mov	x2, x19
  408074:	adrp	x1, 416000 <ferror@plt+0x13930>
  408078:	mov	w0, #0x7                   	// #7
  40807c:	add	x1, x1, #0x568
  408080:	bl	409530 <ferror@plt+0x6e60>
  408084:	cmp	w21, #0x0
  408088:	b.le	407e0c <ferror@plt+0x573c>
  40808c:	mov	w0, w21
  408090:	bl	402310 <strerror@plt>
  408094:	mov	x2, x19
  408098:	mov	x3, x0
  40809c:	b	407d90 <ferror@plt+0x56c0>
  4080a0:	mov	w0, #0x7                   	// #7
  4080a4:	mov	x2, x19
  4080a8:	adrp	x1, 416000 <ferror@plt+0x13930>
  4080ac:	add	x1, x1, #0x581
  4080b0:	bl	409530 <ferror@plt+0x6e60>
  4080b4:	mov	w26, #0x0                   	// #0
  4080b8:	adrp	x0, 416000 <ferror@plt+0x13930>
  4080bc:	add	x0, x0, #0x596
  4080c0:	str	x0, [sp, #104]
  4080c4:	mov	x15, #0x1360                	// #4960
  4080c8:	mov	x2, x21
  4080cc:	add	x0, sp, x15
  4080d0:	mov	w1, #0x2800                	// #10240
  4080d4:	bl	4026a0 <fgets@plt>
  4080d8:	cbnz	x0, 408100 <ferror@plt+0x5a30>
  4080dc:	add	x0, sp, #0xe0
  4080e0:	bl	406808 <ferror@plt+0x4138>
  4080e4:	mov	w0, #0x7                   	// #7
  4080e8:	mov	x2, x19
  4080ec:	adrp	x1, 416000 <ferror@plt+0x13930>
  4080f0:	add	x1, x1, #0x5af
  4080f4:	bl	409530 <ferror@plt+0x6e60>
  4080f8:	mov	x0, x21
  4080fc:	b	407e08 <ferror@plt+0x5738>
  408100:	mov	x17, #0x1360                	// #4960
  408104:	add	w26, w26, #0x1
  408108:	add	x0, sp, x17
  40810c:	mov	w1, #0x20                  	// #32
  408110:	bl	4024b0 <strchr@plt>
  408114:	cbz	x0, 408198 <ferror@plt+0x5ac8>
  408118:	add	x0, x0, #0x1
  40811c:	mov	w1, #0x20                  	// #32
  408120:	bl	4024b0 <strchr@plt>
  408124:	cbz	x0, 408198 <ferror@plt+0x5ac8>
  408128:	ldr	x1, [sp, #224]
  40812c:	mov	x5, x0
  408130:	add	x0, x0, #0x2
  408134:	add	x1, x1, #0x1, lsl #12
  408138:	ldrb	w2, [x5, #1]!
  40813c:	ldrb	w1, [x1, #16]
  408140:	cmp	w2, w1
  408144:	add	x1, sp, #0x128
  408148:	csel	x5, x0, x5, eq  // eq = none
  40814c:	mov	x2, #0xa                   	// #10
  408150:	mov	x0, x5
  408154:	str	x5, [sp, #120]
  408158:	bl	402240 <strncmp@plt>
  40815c:	cbnz	w0, 4080c4 <ferror@plt+0x59f4>
  408160:	ldr	x5, [sp, #120]
  408164:	mov	w1, #0xa                   	// #10
  408168:	mov	x0, x5
  40816c:	bl	4024b0 <strchr@plt>
  408170:	ldr	x5, [sp, #120]
  408174:	cbz	x0, 40817c <ferror@plt+0x5aac>
  408178:	strb	wzr, [x0]
  40817c:	add	x1, x5, #0xa
  408180:	add	x0, sp, #0xe0
  408184:	mov	x4, #0x0                   	// #0
  408188:	mov	x3, #0x0                   	// #0
  40818c:	mov	w2, #0x1                   	// #1
  408190:	bl	4054e0 <ferror@plt+0x2e10>
  408194:	b	4080c4 <ferror@plt+0x59f4>
  408198:	ldr	x1, [sp, #104]
  40819c:	mov	x16, #0x1360                	// #4960
  4081a0:	mov	w3, w26
  4081a4:	add	x4, sp, x16
  4081a8:	mov	x2, x19
  4081ac:	mov	w0, #0x3                   	// #3
  4081b0:	bl	409530 <ferror@plt+0x6e60>
  4081b4:	b	4080c4 <ferror@plt+0x59f4>
  4081b8:	mov	x14, #0x1060                	// #4192
  4081bc:	add	x0, sp, x14
  4081c0:	ldrb	w0, [x0, #738]
  4081c4:	cbz	w0, 407e0c <ferror@plt+0x573c>
  4081c8:	mov	w0, #0x4                   	// #4
  4081cc:	adrp	x1, 416000 <ferror@plt+0x13930>
  4081d0:	add	x1, x1, #0x5c6
  4081d4:	bl	409530 <ferror@plt+0x6e60>
  4081d8:	mov	x13, #0x1060                	// #4192
  4081dc:	add	x0, sp, x13
  4081e0:	strb	wzr, [x0, #738]
  4081e4:	b	407e0c <ferror@plt+0x573c>
  4081e8:	add	x1, sp, #0x128
  4081ec:	mov	x0, x19
  4081f0:	bl	413908 <ferror@plt+0x11238>
  4081f4:	cbz	w0, 40820c <ferror@plt+0x5b3c>
  4081f8:	adrp	x1, 416000 <ferror@plt+0x13930>
  4081fc:	mov	x2, x19
  408200:	add	x1, x1, #0x5d9
  408204:	mov	w0, #0x7                   	// #7
  408208:	b	408258 <ferror@plt+0x5b88>
  40820c:	ldr	w0, [sp, #312]
  408210:	and	w0, w0, #0xf000
  408214:	cmp	w0, #0x4, lsl #12
  408218:	b.eq	408238 <ferror@plt+0x5b68>  // b.none
  40821c:	mov	x2, x19
  408220:	add	x1, sp, #0xd0
  408224:	add	x0, sp, #0xd8
  408228:	mov	x3, #0x0                   	// #0
  40822c:	bl	405608 <ferror@plt+0x2f38>
  408230:	add	x21, x21, #0x8
  408234:	b	407e30 <ferror@plt+0x5760>
  408238:	mov	x0, x19
  40823c:	bl	402150 <opendir@plt>
  408240:	mov	x22, x0
  408244:	cbnz	x0, 408260 <ferror@plt+0x5b90>
  408248:	adrp	x1, 416000 <ferror@plt+0x13930>
  40824c:	mov	x2, x19
  408250:	add	x1, x1, #0x5f2
  408254:	mov	w0, #0x3                   	// #3
  408258:	bl	409530 <ferror@plt+0x6e60>
  40825c:	b	408230 <ferror@plt+0x5b60>
  408260:	adrp	x26, 416000 <ferror@plt+0x13930>
  408264:	add	x26, x26, #0x605
  408268:	bl	4022b0 <readdir@plt>
  40826c:	cbnz	x0, 408288 <ferror@plt+0x5bb8>
  408270:	mov	x0, x22
  408274:	bl	4022f0 <closedir@plt>
  408278:	adrp	x1, 416000 <ferror@plt+0x13930>
  40827c:	mov	x2, x19
  408280:	add	x1, x1, #0x665
  408284:	b	408204 <ferror@plt+0x5b34>
  408288:	add	x27, x0, #0x13
  40828c:	ldrb	w0, [x0, #19]
  408290:	cmp	w0, #0x2e
  408294:	b.eq	4082d0 <ferror@plt+0x5c00>  // b.none
  408298:	mov	x0, x27
  40829c:	bl	4020a0 <strlen@plt>
  4082a0:	cmp	x0, #0x5
  4082a4:	b.ls	4082bc <ferror@plt+0x5bec>  // b.plast
  4082a8:	sub	x0, x0, #0x5
  4082ac:	mov	x1, x26
  4082b0:	add	x0, x27, x0
  4082b4:	bl	402410 <strcmp@plt>
  4082b8:	cbz	w0, 4082dc <ferror@plt+0x5c0c>
  4082bc:	mov	x3, x27
  4082c0:	mov	x2, x19
  4082c4:	mov	x1, x24
  4082c8:	mov	w0, #0x6                   	// #6
  4082cc:	bl	409530 <ferror@plt+0x6e60>
  4082d0:	mov	x0, x22
  4082d4:	bl	4022b0 <readdir@plt>
  4082d8:	b	40826c <ferror@plt+0x5b9c>
  4082dc:	mov	x0, x22
  4082e0:	bl	402530 <dirfd@plt>
  4082e4:	mov	x12, #0x1360                	// #4960
  4082e8:	mov	w3, #0x0                   	// #0
  4082ec:	add	x2, sp, x12
  4082f0:	mov	x1, x27
  4082f4:	bl	413928 <ferror@plt+0x11258>
  4082f8:	ldr	w0, [sp, #4976]
  4082fc:	mov	x3, x27
  408300:	mov	x2, x19
  408304:	and	w0, w0, #0xf000
  408308:	cmp	w0, #0x4, lsl #12
  40830c:	b.ne	408320 <ferror@plt+0x5c50>  // b.any
  408310:	adrp	x1, 416000 <ferror@plt+0x13930>
  408314:	mov	w0, #0x3                   	// #3
  408318:	add	x1, x1, #0x62c
  40831c:	b	4082cc <ferror@plt+0x5bfc>
  408320:	add	x1, sp, #0xd0
  408324:	add	x0, sp, #0xd8
  408328:	bl	405608 <ferror@plt+0x2f38>
  40832c:	b	4082d0 <ferror@plt+0x5c00>
  408330:	ldr	x0, [x0, x28, lsl #3]
  408334:	adrp	x1, 416000 <ferror@plt+0x13930>
  408338:	add	x1, x1, #0x7f9
  40833c:	str	x0, [sp, #120]
  408340:	add	x22, x0, #0x18
  408344:	str	wzr, [sp, #296]
  408348:	mov	x0, x22
  40834c:	bl	402210 <fopen@plt>
  408350:	mov	x24, x0
  408354:	cbnz	x0, 4083e0 <ferror@plt+0x5d10>
  408358:	adrp	x1, 416000 <ferror@plt+0x13930>
  40835c:	mov	x2, x22
  408360:	add	x1, x1, #0x689
  408364:	mov	w0, #0x3                   	// #3
  408368:	bl	409530 <ferror@plt+0x6e60>
  40836c:	ldr	x0, [sp, #120]
  408370:	add	x28, x28, #0x1
  408374:	bl	402480 <free@plt>
  408378:	b	407e48 <ferror@plt+0x5778>
  40837c:	ldrb	w1, [x27]
  408380:	cmp	w1, #0x23
  408384:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  408388:	b.eq	4083d8 <ferror@plt+0x5d08>  // b.none
  40838c:	mov	x10, #0x1360                	// #4960
  408390:	adrp	x1, 416000 <ferror@plt+0x13930>
  408394:	add	x21, x1, #0x69c
  408398:	add	x2, sp, x10
  40839c:	mov	x1, x21
  4083a0:	bl	402200 <strtok_r@plt>
  4083a4:	mov	x19, x0
  4083a8:	cbz	x0, 4083d8 <ferror@plt+0x5d08>
  4083ac:	adrp	x1, 416000 <ferror@plt+0x13930>
  4083b0:	add	x1, x1, #0x69f
  4083b4:	bl	402410 <strcmp@plt>
  4083b8:	cbnz	w0, 40840c <ferror@plt+0x5d3c>
  4083bc:	mov	x9, #0x1360                	// #4960
  4083c0:	mov	x1, x21
  4083c4:	add	x2, sp, x9
  4083c8:	mov	x0, #0x0                   	// #0
  4083cc:	bl	402200 <strtok_r@plt>
  4083d0:	mov	x1, x0
  4083d4:	cbnz	x0, 408400 <ferror@plt+0x5d30>
  4083d8:	mov	x0, x27
  4083dc:	bl	402480 <free@plt>
  4083e0:	add	x1, sp, #0x128
  4083e4:	mov	x0, x24
  4083e8:	bl	40a778 <ferror@plt+0x80a8>
  4083ec:	mov	x27, x0
  4083f0:	cbnz	x0, 40837c <ferror@plt+0x5cac>
  4083f4:	mov	x0, x24
  4083f8:	bl	4021e0 <fclose@plt>
  4083fc:	b	40836c <ferror@plt+0x5c9c>
  408400:	ldr	x0, [sp, #128]
  408404:	bl	406714 <ferror@plt+0x4044>
  408408:	b	4083bc <ferror@plt+0x5cec>
  40840c:	adrp	x1, 416000 <ferror@plt+0x13930>
  408410:	mov	x0, x19
  408414:	add	x1, x1, #0x6a6
  408418:	bl	402410 <strcmp@plt>
  40841c:	cbnz	w0, 408578 <ferror@plt+0x5ea8>
  408420:	mov	x6, #0x1360                	// #4960
  408424:	mov	x1, x21
  408428:	add	x2, sp, x6
  40842c:	mov	x0, #0x0                   	// #0
  408430:	bl	402200 <strtok_r@plt>
  408434:	mov	x26, x0
  408438:	mov	x7, #0x1360                	// #4960
  40843c:	mov	x1, x21
  408440:	add	x2, sp, x7
  408444:	mov	x0, #0x0                   	// #0
  408448:	bl	402200 <strtok_r@plt>
  40844c:	mov	x4, x0
  408450:	mov	x8, #0x1360                	// #4960
  408454:	mov	x1, x21
  408458:	add	x2, sp, x8
  40845c:	mov	x0, #0x0                   	// #0
  408460:	str	x4, [sp, #104]
  408464:	bl	402200 <strtok_r@plt>
  408468:	ldr	x4, [sp, #104]
  40846c:	cmp	x26, #0x0
  408470:	mov	x21, x0
  408474:	ccmp	x4, #0x0, #0x4, ne  // ne = any
  408478:	b.eq	408698 <ferror@plt+0x5fc8>  // b.none
  40847c:	cbz	x0, 408698 <ferror@plt+0x5fc8>
  408480:	mov	x1, x4
  408484:	mov	x0, x23
  408488:	bl	406890 <ferror@plt+0x41c0>
  40848c:	ldr	x4, [sp, #104]
  408490:	cbnz	w0, 4084b0 <ferror@plt+0x5de0>
  408494:	ldr	w3, [sp, #296]
  408498:	adrp	x1, 416000 <ferror@plt+0x13930>
  40849c:	mov	x2, x22
  4084a0:	add	x1, x1, #0x6af
  4084a4:	mov	w0, #0x6                   	// #6
  4084a8:	bl	409530 <ferror@plt+0x6e60>
  4084ac:	b	4083d8 <ferror@plt+0x5d08>
  4084b0:	mov	x0, x26
  4084b4:	bl	4020a0 <strlen@plt>
  4084b8:	str	x0, [sp, #104]
  4084bc:	mov	x0, x21
  4084c0:	bl	4020a0 <strlen@plt>
  4084c4:	mov	x2, x0
  4084c8:	ldr	x0, [sp, #104]
  4084cc:	str	x2, [sp, #136]
  4084d0:	add	x0, x0, x2
  4084d4:	add	x0, x0, #0x12
  4084d8:	bl	402220 <malloc@plt>
  4084dc:	mov	x19, x0
  4084e0:	ldr	x2, [sp, #136]
  4084e4:	cbnz	x0, 4084fc <ferror@plt+0x5e2c>
  4084e8:	adrp	x1, 416000 <ferror@plt+0x13930>
  4084ec:	add	x1, x1, #0x6d8
  4084f0:	mov	w0, #0x3                   	// #3
  4084f4:	bl	409530 <ferror@plt+0x6e60>
  4084f8:	b	4083d8 <ferror@plt+0x5d08>
  4084fc:	add	x4, x0, #0x10
  408500:	mov	x1, x21
  408504:	mov	x0, x4
  408508:	str	x2, [sp, #136]
  40850c:	bl	402060 <memcpy@plt>
  408510:	mov	x4, x0
  408514:	ldr	x2, [sp, #136]
  408518:	mov	w1, #0x2f                  	// #47
  40851c:	str	x4, [sp, #136]
  408520:	add	x0, x19, x2
  408524:	add	x21, x2, #0x1
  408528:	ldr	x2, [sp, #104]
  40852c:	strb	w1, [x0, #16]
  408530:	mov	x1, x26
  408534:	add	x0, x4, x21
  408538:	bl	402060 <memcpy@plt>
  40853c:	ldr	x0, [sp, #104]
  408540:	adrp	x1, 416000 <ferror@plt+0x13930>
  408544:	ldr	x4, [sp, #136]
  408548:	add	x2, x0, x21
  40854c:	add	x0, x19, x2
  408550:	add	x1, x1, #0x6f5
  408554:	strb	wzr, [x0, #16]
  408558:	mov	w0, #0x7                   	// #7
  40855c:	str	x2, [x19, #8]
  408560:	mov	x2, x4
  408564:	bl	409530 <ferror@plt+0x6e60>
  408568:	ldr	x0, [sp, #4936]
  40856c:	str	x0, [x19]
  408570:	str	x19, [sp, #4936]
  408574:	b	4083d8 <ferror@plt+0x5d08>
  408578:	adrp	x1, 415000 <ferror@plt+0x12930>
  40857c:	mov	x0, x19
  408580:	add	x1, x1, #0xea3
  408584:	bl	402410 <strcmp@plt>
  408588:	cbnz	w0, 408658 <ferror@plt+0x5f88>
  40858c:	mov	x3, #0x1360                	// #4960
  408590:	mov	x1, x21
  408594:	add	x2, sp, x3
  408598:	mov	x0, #0x0                   	// #0
  40859c:	bl	402200 <strtok_r@plt>
  4085a0:	mov	x4, x0
  4085a4:	mov	x5, #0x1360                	// #4960
  4085a8:	mov	x1, x21
  4085ac:	add	x2, sp, x5
  4085b0:	mov	x0, #0x0                   	// #0
  4085b4:	str	x4, [sp, #104]
  4085b8:	bl	402200 <strtok_r@plt>
  4085bc:	ldr	x4, [sp, #104]
  4085c0:	mov	x26, x0
  4085c4:	cmp	x4, #0x0
  4085c8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4085cc:	b.eq	408698 <ferror@plt+0x5fc8>  // b.none
  4085d0:	mov	x1, x4
  4085d4:	mov	x0, x23
  4085d8:	bl	406890 <ferror@plt+0x41c0>
  4085dc:	ldr	x4, [sp, #104]
  4085e0:	cbnz	w0, 4085f8 <ferror@plt+0x5f28>
  4085e4:	adrp	x1, 416000 <ferror@plt+0x13930>
  4085e8:	ldr	w3, [sp, #296]
  4085ec:	mov	x2, x22
  4085f0:	add	x1, x1, #0x707
  4085f4:	b	4084a4 <ferror@plt+0x5dd4>
  4085f8:	mov	x0, x26
  4085fc:	bl	4020a0 <strlen@plt>
  408600:	mov	x19, x0
  408604:	add	x0, x0, #0x11
  408608:	bl	402220 <malloc@plt>
  40860c:	mov	x21, x0
  408610:	cbnz	x0, 408620 <ferror@plt+0x5f50>
  408614:	adrp	x1, 416000 <ferror@plt+0x13930>
  408618:	add	x1, x1, #0x733
  40861c:	b	4084f0 <ferror@plt+0x5e20>
  408620:	add	x2, x0, #0x10
  408624:	mov	x1, x26
  408628:	mov	x0, x2
  40862c:	bl	402520 <strcpy@plt>
  408630:	str	x19, [x21, #8]
  408634:	mov	x2, x0
  408638:	adrp	x1, 416000 <ferror@plt+0x13930>
  40863c:	mov	w0, #0x7                   	// #7
  408640:	add	x1, x1, #0x750
  408644:	bl	409530 <ferror@plt+0x6e60>
  408648:	ldr	x0, [sp, #4952]
  40864c:	str	x0, [x21]
  408650:	str	x21, [sp, #4952]
  408654:	b	4083d8 <ferror@plt+0x5d08>
  408658:	adrp	x1, 416000 <ferror@plt+0x13930>
  40865c:	mov	x0, x19
  408660:	add	x1, x1, #0x762
  408664:	bl	402410 <strcmp@plt>
  408668:	cbz	w0, 408680 <ferror@plt+0x5fb0>
  40866c:	adrp	x1, 416000 <ferror@plt+0x13930>
  408670:	mov	x0, x19
  408674:	add	x1, x1, #0x76a
  408678:	bl	402410 <strcmp@plt>
  40867c:	cbnz	w0, 408698 <ferror@plt+0x5fc8>
  408680:	adrp	x1, 416000 <ferror@plt+0x13930>
  408684:	ldr	w3, [sp, #296]
  408688:	mov	x4, x19
  40868c:	mov	x2, x22
  408690:	add	x1, x1, #0x779
  408694:	b	4084a4 <ferror@plt+0x5dd4>
  408698:	adrp	x1, 416000 <ferror@plt+0x13930>
  40869c:	ldr	w3, [sp, #296]
  4086a0:	mov	x4, x19
  4086a4:	mov	x2, x22
  4086a8:	add	x1, x1, #0x7a0
  4086ac:	mov	w0, #0x3                   	// #3
  4086b0:	b	4084a8 <ferror@plt+0x5dd8>
  4086b4:	add	x1, x19, #0x10
  4086b8:	add	x0, sp, #0xe0
  4086bc:	bl	407650 <ferror@plt+0x4f80>
  4086c0:	ldr	x19, [x19]
  4086c4:	b	407e90 <ferror@plt+0x57c0>
  4086c8:	ldrsw	x21, [x27, #936]
  4086cc:	cmp	w28, w21
  4086d0:	b.le	407e94 <ferror@plt+0x57c4>
  4086d4:	ldr	x19, [x22, x21, lsl #3]
  4086d8:	ldrb	w0, [x19]
  4086dc:	cmp	w0, #0x2f
  4086e0:	b.eq	4086fc <ferror@plt+0x602c>  // b.none
  4086e4:	adrp	x1, 416000 <ferror@plt+0x13930>
  4086e8:	mov	x2, x19
  4086ec:	add	x1, x1, #0x7d5
  4086f0:	mov	w0, #0x2                   	// #2
  4086f4:	bl	409530 <ferror@plt+0x6e60>
  4086f8:	b	408734 <ferror@plt+0x6064>
  4086fc:	ldr	x0, [sp, #232]
  408700:	mov	x30, #0x1360                	// #4960
  408704:	mov	x1, x19
  408708:	add	x2, sp, x30
  40870c:	bl	40ef14 <ferror@plt+0xc844>
  408710:	tbz	w0, #31, 408740 <ferror@plt+0x6070>
  408714:	neg	w0, w0
  408718:	bl	402310 <strerror@plt>
  40871c:	adrp	x1, 415000 <ferror@plt+0x12930>
  408720:	mov	x3, x0
  408724:	mov	x2, x19
  408728:	add	x1, x1, #0xfb3
  40872c:	mov	w0, #0x2                   	// #2
  408730:	bl	409530 <ferror@plt+0x6e60>
  408734:	add	x0, sp, #0xe0
  408738:	bl	40583c <ferror@plt+0x316c>
  40873c:	b	4078ac <ferror@plt+0x51dc>
  408740:	ldr	x1, [sp, #4960]
  408744:	add	x0, sp, #0xe0
  408748:	add	x21, x21, #0x1
  40874c:	bl	405b50 <ferror@plt+0x3480>
  408750:	tbz	w0, #31, 4086cc <ferror@plt+0x5ffc>
  408754:	neg	w0, w0
  408758:	bl	402310 <strerror@plt>
  40875c:	mov	x2, x19
  408760:	mov	x3, x0
  408764:	adrp	x1, 415000 <ferror@plt+0x12930>
  408768:	mov	w0, #0x2                   	// #2
  40876c:	add	x1, x1, #0xfd3
  408770:	bl	409530 <ferror@plt+0x6e60>
  408774:	ldr	x0, [sp, #4960]
  408778:	bl	40f360 <ferror@plt+0xcc90>
  40877c:	b	408734 <ferror@plt+0x6064>
  408780:	ldr	x1, [sp, #296]
  408784:	ldr	x0, [sp, #248]
  408788:	strh	w0, [x1, #104]
  40878c:	mov	x0, x19
  408790:	bl	409be0 <ferror@plt+0x7510>
  408794:	tbz	w0, #31, 407ea8 <ferror@plt+0x57d8>
  408798:	neg	w0, w0
  40879c:	bl	402310 <strerror@plt>
  4087a0:	adrp	x1, 416000 <ferror@plt+0x13930>
  4087a4:	mov	x2, x0
  4087a8:	add	x1, x1, #0xbaa
  4087ac:	b	4086f0 <ferror@plt+0x6020>
  4087b0:	mov	x27, #0x1360                	// #4960
  4087b4:	add	w19, w19, #0x1
  4087b8:	add	x0, sp, x27
  4087bc:	bl	4020a0 <strlen@plt>
  4087c0:	cbz	x0, 407ef0 <ferror@plt+0x5820>
  4087c4:	ldrb	w0, [x24, x0]
  4087c8:	cmp	w0, #0xa
  4087cc:	b.eq	407ef0 <ferror@plt+0x5820>  // b.none
  4087d0:	ldr	x2, [sp, #224]
  4087d4:	adrp	x1, 416000 <ferror@plt+0x13930>
  4087d8:	mov	w4, w19
  4087dc:	mov	x3, x22
  4087e0:	add	x1, x1, #0x7fb
  4087e4:	add	x2, x2, #0x8
  4087e8:	mov	w0, #0x3                   	// #3
  4087ec:	bl	409530 <ferror@plt+0x6e60>
  4087f0:	mov	x0, x21
  4087f4:	bl	4021e0 <fclose@plt>
  4087f8:	ldr	x2, [sp, #248]
  4087fc:	adrp	x1, 416000 <ferror@plt+0x13930>
  408800:	mov	w0, #0x7                   	// #7
  408804:	add	x1, x1, #0x820
  408808:	adrp	x24, 416000 <ferror@plt+0x13930>
  40880c:	adrp	x26, 416000 <ferror@plt+0x13930>
  408810:	bl	409530 <ferror@plt+0x6e60>
  408814:	add	x24, x24, #0x855
  408818:	ldp	x21, x22, [sp, #240]
  40881c:	add	x26, x26, #0x83c
  408820:	add	x22, x21, x22, lsl #3
  408824:	cmp	x22, x21
  408828:	b.hi	408964 <ferror@plt+0x6294>  // b.pmore
  40882c:	ldr	x0, [sp, #288]
  408830:	ldr	x19, [sp, #248]
  408834:	bl	40a22c <ferror@plt+0x7b5c>
  408838:	mov	w3, w0
  40883c:	mov	x2, x19
  408840:	mov	w0, #0x7                   	// #7
  408844:	adrp	x1, 416000 <ferror@plt+0x13930>
  408848:	add	x1, x1, #0x879
  40884c:	bl	409530 <ferror@plt+0x6e60>
  408850:	ldr	x0, [sp, #288]
  408854:	ldr	x19, [sp, #248]
  408858:	bl	40a22c <ferror@plt+0x7b5c>
  40885c:	mov	w3, w0
  408860:	mov	x2, x19
  408864:	mov	w0, #0x7                   	// #7
  408868:	adrp	x1, 416000 <ferror@plt+0x13930>
  40886c:	add	x1, x1, #0x8a3
  408870:	bl	409530 <ferror@plt+0x6e60>
  408874:	ldp	x24, x0, [sp, #240]
  408878:	add	x0, x24, x0, lsl #3
  40887c:	str	x0, [sp, #104]
  408880:	adrp	x0, 416000 <ferror@plt+0x13930>
  408884:	add	x0, x0, #0x8f4
  408888:	str	x0, [sp, #128]
  40888c:	adrp	x0, 416000 <ferror@plt+0x13930>
  408890:	add	x0, x0, #0x994
  408894:	str	x0, [sp, #136]
  408898:	ldr	x0, [sp, #104]
  40889c:	cmp	x0, x24
  4088a0:	b.hi	408a3c <ferror@plt+0x636c>  // b.pmore
  4088a4:	ldr	x0, [sp, #288]
  4088a8:	ldr	x19, [sp, #248]
  4088ac:	bl	40a22c <ferror@plt+0x7b5c>
  4088b0:	mov	w3, w0
  4088b4:	mov	x2, x19
  4088b8:	mov	w0, #0x7                   	// #7
  4088bc:	adrp	x1, 416000 <ferror@plt+0x13930>
  4088c0:	add	x1, x1, #0x9a9
  4088c4:	bl	409530 <ferror@plt+0x6e60>
  4088c8:	ldr	x22, [sp, #248]
  4088cc:	mov	x0, #0x6                   	// #6
  4088d0:	and	x26, x22, #0xffff
  4088d4:	mul	x0, x26, x0
  4088d8:	bl	402220 <malloc@plt>
  4088dc:	mov	x24, x0
  4088e0:	cbz	x0, 408734 <ferror@plt+0x6064>
  4088e4:	and	w22, w22, #0xffff
  4088e8:	add	x21, x0, x26, lsl #1
  4088ec:	mov	w2, w22
  4088f0:	mov	w0, #0x7                   	// #7
  4088f4:	adrp	x1, 416000 <ferror@plt+0x13930>
  4088f8:	add	x1, x1, #0x9d8
  4088fc:	bl	409530 <ferror@plt+0x6e60>
  408900:	ldr	x5, [sp, #248]
  408904:	mov	x0, #0xfffe                	// #65534
  408908:	cmp	x5, x0
  40890c:	b.ls	408bf4 <ferror@plt+0x6524>  // b.plast
  408910:	adrp	x3, 416000 <ferror@plt+0x13930>
  408914:	adrp	x1, 415000 <ferror@plt+0x12930>
  408918:	adrp	x0, 416000 <ferror@plt+0x13930>
  40891c:	add	x3, x3, #0xdac
  408920:	add	x1, x1, #0xc73
  408924:	add	x0, x0, #0xa0b
  408928:	mov	w2, #0x767                 	// #1895
  40892c:	bl	402610 <__assert_fail@plt>
  408930:	mov	x18, #0x1360                	// #4960
  408934:	add	x0, sp, x18
  408938:	bl	4020a0 <strlen@plt>
  40893c:	cbz	x0, 40895c <ferror@plt+0x628c>
  408940:	strb	wzr, [x22, x0]
  408944:	mov	x17, #0x1360                	// #4960
  408948:	ldr	x0, [sp, #272]
  40894c:	add	x1, sp, x17
  408950:	bl	40a0a4 <ferror@plt+0x79d4>
  408954:	cbz	x0, 40895c <ferror@plt+0x628c>
  408958:	str	w19, [x0, #96]
  40895c:	add	w19, w19, #0x1
  408960:	b	407f24 <ferror@plt+0x5854>
  408964:	ldr	x19, [x21]
  408968:	mov	x15, #0x1360                	// #4960
  40896c:	add	x1, sp, x15
  408970:	ldr	x0, [x19]
  408974:	str	xzr, [sp, #4960]
  408978:	bl	4113a4 <ferror@plt+0xecd4>
  40897c:	tbz	w0, #31, 4089ec <ferror@plt+0x631c>
  408980:	cmn	w0, #0x2
  408984:	ldr	x27, [x19, #8]
  408988:	b.ne	4089cc <ferror@plt+0x62fc>  // b.any
  40898c:	mov	x2, x27
  408990:	mov	x1, x26
  408994:	mov	w0, #0x7                   	// #7
  408998:	bl	409530 <ferror@plt+0x6e60>
  40899c:	mov	x27, x19
  4089a0:	add	x1, x19, #0x20
  4089a4:	add	x21, x21, #0x8
  4089a8:	ldr	x0, [x27], #40
  4089ac:	bl	410fe0 <ferror@plt+0xe910>
  4089b0:	ldr	x0, [x19]
  4089b4:	mov	x1, x27
  4089b8:	bl	411538 <ferror@plt+0xee68>
  4089bc:	ldr	x0, [x19]
  4089c0:	bl	40f360 <ferror@plt+0xcc90>
  4089c4:	str	xzr, [x19]
  4089c8:	b	408824 <ferror@plt+0x6154>
  4089cc:	neg	w0, w0
  4089d0:	bl	402310 <strerror@plt>
  4089d4:	mov	x2, x27
  4089d8:	mov	x3, x0
  4089dc:	mov	x1, x24
  4089e0:	mov	w0, #0x3                   	// #3
  4089e4:	bl	409530 <ferror@plt+0x6e60>
  4089e8:	b	40899c <ferror@plt+0x62cc>
  4089ec:	ldr	x27, [sp, #4960]
  4089f0:	cbz	x27, 408a30 <ferror@plt+0x6360>
  4089f4:	mov	x0, x27
  4089f8:	bl	411370 <ferror@plt+0xeca0>
  4089fc:	mov	x28, x0
  408a00:	mov	x0, x27
  408a04:	bl	411384 <ferror@plt+0xecb4>
  408a08:	mov	x3, x0
  408a0c:	mov	x4, x19
  408a10:	mov	x1, x28
  408a14:	add	x0, sp, #0xe0
  408a18:	mov	w2, #0x0                   	// #0
  408a1c:	bl	4054e0 <ferror@plt+0x2e10>
  408a20:	ldr	x27, [x27]
  408a24:	ldr	x0, [sp, #4960]
  408a28:	cmp	x27, x0
  408a2c:	b.ne	4089f0 <ferror@plt+0x6320>  // b.any
  408a30:	ldr	x0, [sp, #4960]
  408a34:	bl	4113a0 <ferror@plt+0xecd0>
  408a38:	b	40899c <ferror@plt+0x62cc>
  408a3c:	ldr	x19, [x24]
  408a40:	ldr	x0, [x19, #40]
  408a44:	ldr	x2, [x19, #8]
  408a48:	cbnz	x0, 408a64 <ferror@plt+0x6394>
  408a4c:	adrp	x1, 416000 <ferror@plt+0x13930>
  408a50:	mov	w0, #0x7                   	// #7
  408a54:	add	x1, x1, #0x8d0
  408a58:	bl	409530 <ferror@plt+0x6e60>
  408a5c:	add	x24, x24, #0x8
  408a60:	b	408898 <ferror@plt+0x61c8>
  408a64:	ldr	x1, [sp, #128]
  408a68:	mov	w0, #0x7                   	// #7
  408a6c:	ldr	x27, [sp, #224]
  408a70:	adrp	x28, 415000 <ferror@plt+0x12930>
  408a74:	bl	409530 <ferror@plt+0x6e60>
  408a78:	ldr	x22, [x19, #40]
  408a7c:	add	x27, x27, #0x1, lsl #12
  408a80:	add	x0, x28, #0xe87
  408a84:	str	x0, [sp, #120]
  408a88:	cbz	x22, 408a5c <ferror@plt+0x638c>
  408a8c:	mov	x0, x22
  408a90:	bl	4114e8 <ferror@plt+0xee18>
  408a94:	mov	x28, x0
  408a98:	mov	x0, x22
  408a9c:	bl	4114fc <ferror@plt+0xee2c>
  408aa0:	mov	x5, x0
  408aa4:	mov	x0, x22
  408aa8:	str	x5, [sp, #152]
  408aac:	bl	411518 <ferror@plt+0xee48>
  408ab0:	mov	w7, w0
  408ab4:	mov	x1, x28
  408ab8:	add	x0, sp, #0xe0
  408abc:	str	w7, [sp, #144]
  408ac0:	bl	4055d4 <ferror@plt+0x2f04>
  408ac4:	mov	x21, x0
  408ac8:	ldr	w7, [sp, #144]
  408acc:	ldr	x5, [sp, #152]
  408ad0:	cbnz	x0, 408b34 <ferror@plt+0x6464>
  408ad4:	ldr	x2, [x19, #8]
  408ad8:	mov	w0, #0x7                   	// #7
  408adc:	mov	x4, x28
  408ae0:	mov	w3, w7
  408ae4:	adrp	x1, 416000 <ferror@plt+0x13930>
  408ae8:	add	x1, x1, #0x90b
  408aec:	str	w7, [sp, #144]
  408af0:	bl	409530 <ferror@plt+0x6e60>
  408af4:	ldrb	w0, [x27, #18]
  408af8:	cbz	w0, 408b20 <ferror@plt+0x6450>
  408afc:	ldr	w7, [sp, #144]
  408b00:	cmp	w7, #0x57
  408b04:	b.eq	408b20 <ferror@plt+0x6450>  // b.none
  408b08:	ldr	x2, [x19, #8]
  408b0c:	adrp	x1, 416000 <ferror@plt+0x13930>
  408b10:	mov	x3, x28
  408b14:	add	x1, x1, #0x92c
  408b18:	mov	w0, #0x4                   	// #4
  408b1c:	bl	409530 <ferror@plt+0x6e60>
  408b20:	ldr	x22, [x22]
  408b24:	ldr	x0, [x19, #40]
  408b28:	cmp	x22, x0
  408b2c:	b.ne	408a88 <ferror@plt+0x63b8>  // b.any
  408b30:	b	408a5c <ferror@plt+0x638c>
  408b34:	add	x26, x0, #0x10
  408b38:	ldrb	w0, [x27, #17]
  408b3c:	cbz	w0, 408b8c <ferror@plt+0x64bc>
  408b40:	ldr	x3, [x21, #8]
  408b44:	cmp	x5, x3
  408b48:	b.eq	408b8c <ferror@plt+0x64bc>  // b.none
  408b4c:	cmp	w7, #0x57
  408b50:	b.eq	408b8c <ferror@plt+0x64bc>  // b.none
  408b54:	ldr	x4, [x19, #8]
  408b58:	mov	w0, #0x7                   	// #7
  408b5c:	mov	x2, x26
  408b60:	adrp	x1, 416000 <ferror@plt+0x13930>
  408b64:	add	x1, x1, #0x948
  408b68:	bl	409530 <ferror@plt+0x6e60>
  408b6c:	ldrb	w0, [x27, #18]
  408b70:	cbz	w0, 408b8c <ferror@plt+0x64bc>
  408b74:	ldr	x2, [x19, #8]
  408b78:	adrp	x1, 416000 <ferror@plt+0x13930>
  408b7c:	mov	x3, x28
  408b80:	add	x1, x1, #0x96b
  408b84:	mov	w0, #0x4                   	// #4
  408b88:	bl	409530 <ferror@plt+0x6e60>
  408b8c:	ldr	x0, [x21]
  408b90:	ldr	x2, [x19, #8]
  408b94:	cbz	x0, 408be8 <ferror@plt+0x6518>
  408b98:	ldr	x4, [x0, #8]
  408b9c:	mov	x3, x26
  408ba0:	ldr	x1, [sp, #136]
  408ba4:	mov	w0, #0x7                   	// #7
  408ba8:	bl	409530 <ferror@plt+0x6e60>
  408bac:	ldr	x1, [x21]
  408bb0:	cbz	x1, 408b20 <ferror@plt+0x6450>
  408bb4:	add	x0, x19, #0x30
  408bb8:	bl	409c34 <ferror@plt+0x7564>
  408bbc:	tbnz	w0, #31, 408b20 <ferror@plt+0x6450>
  408bc0:	ldr	x0, [x21]
  408bc4:	mov	x2, x26
  408bc8:	ldrh	w1, [x0, #106]
  408bcc:	ldr	x3, [x0, #8]
  408bd0:	add	w1, w1, #0x1
  408bd4:	strh	w1, [x0, #106]
  408bd8:	ldr	x1, [x19, #8]
  408bdc:	ldr	x0, [sp, #120]
  408be0:	bl	406e90 <ferror@plt+0x47c0>
  408be4:	b	408b20 <ferror@plt+0x6450>
  408be8:	adrp	x4, 415000 <ferror@plt+0x12930>
  408bec:	add	x4, x4, #0xffb
  408bf0:	b	408b9c <ferror@plt+0x64cc>
  408bf4:	ldr	x19, [sp, #240]
  408bf8:	mov	x1, #0x0                   	// #0
  408bfc:	mov	w0, #0x0                   	// #0
  408c00:	and	w3, w1, #0xffff
  408c04:	cmp	w22, w1, uxth
  408c08:	b.hi	408c2c <ferror@plt+0x655c>  // b.pmore
  408c0c:	mov	w1, #0x0                   	// #0
  408c10:	cbnz	w0, 408c54 <ferror@plt+0x6584>
  408c14:	cmp	w22, w1
  408c18:	b.ls	409154 <ferror@plt+0x6a84>  // b.plast
  408c1c:	mov	x26, #0x0                   	// #0
  408c20:	mov	x19, #0x0                   	// #0
  408c24:	str	xzr, [sp, #120]
  408c28:	b	408da4 <ferror@plt+0x66d4>
  408c2c:	ldr	x2, [x19, x1, lsl #3]
  408c30:	ldrh	w2, [x2, #106]
  408c34:	strh	w2, [x24, x1, lsl #1]
  408c38:	cbnz	w2, 408c4c <ferror@plt+0x657c>
  408c3c:	ubfiz	x2, x0, #1, #16
  408c40:	add	w0, w0, #0x1
  408c44:	and	w0, w0, #0xffff
  408c48:	strh	w3, [x21, x2]
  408c4c:	add	x1, x1, #0x1
  408c50:	b	408c00 <ferror@plt+0x6530>
  408c54:	sub	w2, w0, #0x1
  408c58:	add	x3, x26, w1, uxth
  408c5c:	and	w0, w2, #0xffff
  408c60:	ubfiz	x2, x2, #1, #16
  408c64:	ldrh	w4, [x21, x2]
  408c68:	ldrh	w2, [x21, x2]
  408c6c:	strh	w4, [x21, x3, lsl #1]
  408c70:	ldr	x2, [x19, x2, lsl #3]
  408c74:	ldp	x3, x4, [x2, #48]
  408c78:	str	w1, [x2, #100]
  408c7c:	add	w1, w1, #0x1
  408c80:	and	w1, w1, #0xffff
  408c84:	add	x4, x3, x4, lsl #3
  408c88:	cmp	x4, x3
  408c8c:	b.ls	408c10 <ferror@plt+0x6540>  // b.plast
  408c90:	ldr	x2, [x3]
  408c94:	ldrh	w6, [x2, #104]
  408c98:	ldrh	w2, [x2, #104]
  408c9c:	lsl	x7, x2, #1
  408ca0:	ldrh	w2, [x24, x2, lsl #1]
  408ca4:	cbnz	w2, 408cc8 <ferror@plt+0x65f8>
  408ca8:	adrp	x3, 416000 <ferror@plt+0x13930>
  408cac:	adrp	x1, 415000 <ferror@plt+0x12930>
  408cb0:	adrp	x0, 416000 <ferror@plt+0x13930>
  408cb4:	add	x3, x3, #0xdac
  408cb8:	add	x1, x1, #0xc73
  408cbc:	add	x0, x0, #0xa2e
  408cc0:	mov	w2, #0x784                 	// #1924
  408cc4:	b	40892c <ferror@plt+0x625c>
  408cc8:	sub	w2, w2, #0x1
  408ccc:	and	w2, w2, #0xffff
  408cd0:	strh	w2, [x24, x7]
  408cd4:	cbnz	w2, 408ce8 <ferror@plt+0x6618>
  408cd8:	ubfiz	x2, x0, #1, #16
  408cdc:	add	w0, w0, #0x1
  408ce0:	and	w0, w0, #0xffff
  408ce4:	strh	w6, [x21, x2]
  408ce8:	add	x3, x3, #0x8
  408cec:	b	408c88 <ferror@plt+0x65b8>
  408cf0:	ldrh	w0, [x24, x26, lsl #1]
  408cf4:	cbz	w0, 408da0 <ferror@plt+0x66d0>
  408cf8:	ldr	x0, [sp, #240]
  408cfc:	ldr	x1, [x0, x26, lsl #3]
  408d00:	mov	x0, x19
  408d04:	bl	40bb6c <ferror@plt+0x949c>
  408d08:	mov	x21, x0
  408d0c:	cbnz	x0, 408d90 <ferror@plt+0x66c0>
  408d10:	adrp	x1, 416000 <ferror@plt+0x13930>
  408d14:	mov	w0, #0x3                   	// #3
  408d18:	add	x1, x1, #0xa41
  408d1c:	bl	409530 <ferror@plt+0x6e60>
  408d20:	cbnz	x19, 409144 <ferror@plt+0x6a74>
  408d24:	mov	w19, #0xffffffea            	// #-22
  408d28:	mov	x0, x21
  408d2c:	bl	402480 <free@plt>
  408d30:	mov	x0, x24
  408d34:	bl	402480 <free@plt>
  408d38:	cbnz	w19, 408734 <ferror@plt+0x6064>
  408d3c:	add	x0, sp, #0x128
  408d40:	mov	x1, #0x0                   	// #0
  408d44:	ldr	x22, [sp, #224]
  408d48:	bl	402280 <gettimeofday@plt>
  408d4c:	ldr	x0, [sp, #96]
  408d50:	add	x22, x22, #0x8
  408d54:	cbnz	x0, 4091a8 <ferror@plt+0x6ad8>
  408d58:	mov	x0, x22
  408d5c:	mov	w1, #0x0                   	// #0
  408d60:	bl	402230 <open@plt>
  408d64:	mov	w20, w0
  408d68:	tbz	w0, #31, 4091a8 <ferror@plt+0x6ad8>
  408d6c:	bl	402620 <__errno_location@plt>
  408d70:	ldr	w19, [x0]
  408d74:	mov	x2, x22
  408d78:	adrp	x1, 415000 <ferror@plt+0x12930>
  408d7c:	neg	w19, w19
  408d80:	add	x1, x1, #0xdef
  408d84:	mov	w0, #0x2                   	// #2
  408d88:	bl	409530 <ferror@plt+0x6e60>
  408d8c:	b	407b38 <ferror@plt+0x5468>
  408d90:	mov	x19, x0
  408d94:	ldr	x0, [sp, #120]
  408d98:	add	x0, x0, #0x1
  408d9c:	str	x0, [sp, #120]
  408da0:	add	x26, x26, #0x1
  408da4:	cmp	w22, w26
  408da8:	b.gt	408cf0 <ferror@plt+0x6620>
  408dac:	ldr	x0, [sp, #120]
  408db0:	lsl	x0, x0, #3
  408db4:	bl	402220 <malloc@plt>
  408db8:	mov	x21, x0
  408dbc:	cbz	x0, 408d10 <ferror@plt+0x6640>
  408dc0:	mov	x1, #0x0                   	// #0
  408dc4:	mov	w0, #0x10                  	// #16
  408dc8:	bl	409d64 <ferror@plt+0x7694>
  408dcc:	mov	x28, x0
  408dd0:	cbz	x0, 408d10 <ferror@plt+0x6640>
  408dd4:	adrp	x0, 416000 <ferror@plt+0x13930>
  408dd8:	add	x0, x0, #0xbf5
  408ddc:	str	x0, [sp, #136]
  408de0:	cbnz	x19, 408e04 <ferror@plt+0x6734>
  408de4:	mov	x0, x28
  408de8:	bl	40a22c <ferror@plt+0x7b5c>
  408dec:	adrp	x1, 416000 <ferror@plt+0x13930>
  408df0:	mov	w2, w0
  408df4:	add	x1, x1, #0xa81
  408df8:	mov	w0, #0x3                   	// #3
  408dfc:	bl	409530 <ferror@plt+0x6e60>
  408e00:	b	408e44 <ferror@plt+0x6774>
  408e04:	mov	x0, x19
  408e08:	ldr	x22, [x19, #16]
  408e0c:	bl	40bc84 <ferror@plt+0x95b4>
  408e10:	mov	x19, x0
  408e14:	mov	x0, #0x10                  	// #16
  408e18:	bl	402220 <malloc@plt>
  408e1c:	mov	x27, x0
  408e20:	cbnz	x0, 408e50 <ferror@plt+0x6780>
  408e24:	mov	x22, #0x0                   	// #0
  408e28:	adrp	x1, 416000 <ferror@plt+0x13930>
  408e2c:	mov	w0, #0x3                   	// #3
  408e30:	add	x1, x1, #0xa41
  408e34:	bl	409530 <ferror@plt+0x6e60>
  408e38:	mov	w1, #0xfffffff4            	// #-12
  408e3c:	cbnz	x22, 409120 <ferror@plt+0x6a50>
  408e40:	tbz	w1, #31, 408de0 <ferror@plt+0x6710>
  408e44:	mov	x0, x28
  408e48:	bl	409dd4 <ferror@plt+0x7704>
  408e4c:	b	408d20 <ferror@plt+0x6650>
  408e50:	stp	xzr, x22, [x27]
  408e54:	mov	x1, x0
  408e58:	mov	x0, #0x0                   	// #0
  408e5c:	bl	40bb6c <ferror@plt+0x949c>
  408e60:	mov	x22, x0
  408e64:	cbnz	x0, 408e7c <ferror@plt+0x67ac>
  408e68:	adrp	x1, 416000 <ferror@plt+0x13930>
  408e6c:	mov	w0, #0x3                   	// #3
  408e70:	add	x1, x1, #0xa41
  408e74:	bl	409530 <ferror@plt+0x6e60>
  408e78:	b	408e38 <ferror@plt+0x6768>
  408e7c:	adrp	x0, 416000 <ferror@plt+0x13930>
  408e80:	mov	x26, #0x1                   	// #1
  408e84:	add	x0, x0, #0xa5d
  408e88:	str	x27, [x21]
  408e8c:	str	x0, [sp, #144]
  408e90:	sub	x26, x26, #0x1
  408e94:	ldr	x0, [x21, x26, lsl #3]
  408e98:	str	x0, [sp, #104]
  408e9c:	ldr	x1, [x0, #8]
  408ea0:	ldrb	w0, [x1, #108]
  408ea4:	cbz	w0, 409070 <ferror@plt+0x69a0>
  408ea8:	ldr	x0, [x27, #8]
  408eac:	cmp	x1, x0
  408eb0:	b.ne	409070 <ferror@plt+0x69a0>  // b.any
  408eb4:	ldr	x0, [sp, #136]
  408eb8:	mov	x14, #0x1360                	// #4960
  408ebc:	mov	x1, #0x3                   	// #3
  408ec0:	ldr	w0, [x0]
  408ec4:	str	w0, [sp, #296]
  408ec8:	ldr	x0, [sp, #136]
  408ecc:	ldrb	w0, [x0, #4]
  408ed0:	strb	w0, [sp, #300]
  408ed4:	add	x0, sp, x14
  408ed8:	bl	409ba8 <ferror@plt+0x74d8>
  408edc:	ldr	x0, [sp, #104]
  408ee0:	mov	w5, #0x0                   	// #0
  408ee4:	mov	x4, #0x0                   	// #0
  408ee8:	ldr	x3, [x0]
  408eec:	cbnz	x3, 408f84 <ferror@plt+0x68b4>
  408ef0:	add	x0, sp, #0x128
  408ef4:	str	x4, [sp, #128]
  408ef8:	str	w5, [sp, #152]
  408efc:	bl	4020a0 <strlen@plt>
  408f00:	ldr	x1, [sp, #104]
  408f04:	ldr	w5, [sp, #152]
  408f08:	ldr	x4, [sp, #128]
  408f0c:	ldr	x1, [x1, #8]
  408f10:	sxtw	x5, w5
  408f14:	ldr	x1, [x1, #88]
  408f18:	add	x4, x4, x1
  408f1c:	madd	x0, x5, x0, x4
  408f20:	bl	402220 <malloc@plt>
  408f24:	str	x0, [sp, #128]
  408f28:	ldr	x3, [sp, #4968]
  408f2c:	mov	x4, #0x0                   	// #0
  408f30:	sub	w3, w3, #0x1
  408f34:	sbfiz	x5, x3, #3, #32
  408f38:	ldr	x0, [sp, #128]
  408f3c:	add	x0, x0, x4
  408f40:	tbz	w3, #31, 408fe8 <ferror@plt+0x6918>
  408f44:	ldr	x1, [sp, #104]
  408f48:	ldr	x1, [x1, #8]
  408f4c:	add	x1, x1, #0x78
  408f50:	bl	402520 <strcpy@plt>
  408f54:	ldr	x2, [sp, #128]
  408f58:	mov	w0, #0x3                   	// #3
  408f5c:	ldr	x1, [sp, #144]
  408f60:	bl	409530 <ferror@plt+0x6e60>
  408f64:	ldr	x0, [sp, #128]
  408f68:	bl	402480 <free@plt>
  408f6c:	mov	x12, #0x1360                	// #4960
  408f70:	add	x0, sp, x12
  408f74:	bl	409c64 <ferror@plt+0x7594>
  408f78:	cbnz	x26, 408e90 <ferror@plt+0x67c0>
  408f7c:	mov	w1, #0x0                   	// #0
  408f80:	b	408e3c <ferror@plt+0x676c>
  408f84:	ldr	x0, [x3, #8]
  408f88:	mov	x13, #0x1360                	// #4960
  408f8c:	mov	x1, x3
  408f90:	str	x3, [sp, #128]
  408f94:	str	w5, [sp, #160]
  408f98:	ldr	x0, [x0, #88]
  408f9c:	sub	x0, x0, #0x1
  408fa0:	add	x4, x4, x0
  408fa4:	add	x0, sp, x13
  408fa8:	str	x4, [sp, #152]
  408fac:	bl	409be0 <ferror@plt+0x7510>
  408fb0:	ldr	x3, [sp, #128]
  408fb4:	mov	x0, x28
  408fb8:	mov	x2, #0x0                   	// #0
  408fbc:	ldr	x1, [x3, #8]
  408fc0:	add	x1, x1, #0x78
  408fc4:	bl	409e5c <ferror@plt+0x778c>
  408fc8:	mov	w1, w0
  408fcc:	cbnz	w0, 408e3c <ferror@plt+0x676c>
  408fd0:	ldr	x3, [sp, #128]
  408fd4:	ldr	w5, [sp, #160]
  408fd8:	ldr	x4, [sp, #152]
  408fdc:	add	w5, w5, #0x1
  408fe0:	ldr	x3, [x3]
  408fe4:	b	408eec <ferror@plt+0x681c>
  408fe8:	ldr	x1, [sp, #4960]
  408fec:	str	x5, [sp, #168]
  408ff0:	str	w3, [sp, #180]
  408ff4:	str	x4, [sp, #184]
  408ff8:	ldr	x6, [x1, x5]
  408ffc:	ldr	x1, [x6, #8]
  409000:	add	x1, x1, #0x78
  409004:	ldur	x2, [x1, #-32]
  409008:	sub	x2, x2, #0x1
  40900c:	stp	x2, x6, [sp, #152]
  409010:	bl	402060 <memcpy@plt>
  409014:	ldr	x2, [sp, #152]
  409018:	add	x1, sp, #0x128
  40901c:	ldr	x4, [sp, #184]
  409020:	ldr	x0, [sp, #128]
  409024:	add	x4, x2, x4
  409028:	str	x4, [sp, #152]
  40902c:	add	x0, x0, x4
  409030:	bl	402520 <strcpy@plt>
  409034:	add	x0, sp, #0x128
  409038:	bl	4020a0 <strlen@plt>
  40903c:	ldp	x4, x6, [sp, #152]
  409040:	ldr	x1, [x6, #8]
  409044:	add	x4, x4, x0
  409048:	mov	x0, x19
  40904c:	str	x4, [sp, #152]
  409050:	bl	40bd20 <ferror@plt+0x9650>
  409054:	mov	x19, x0
  409058:	ldr	x5, [sp, #168]
  40905c:	ldr	w3, [sp, #180]
  409060:	sub	x5, x5, #0x8
  409064:	sub	w3, w3, #0x1
  409068:	ldr	x4, [sp, #152]
  40906c:	b	408f38 <ferror@plt+0x6868>
  409070:	mov	w0, #0x1                   	// #1
  409074:	strb	w0, [x1, #108]
  409078:	ldr	x0, [x1, #56]
  40907c:	cbnz	x0, 409090 <ferror@plt+0x69c0>
  409080:	mov	x0, x19
  409084:	bl	40bd20 <ferror@plt+0x9650>
  409088:	mov	x19, x0
  40908c:	b	408f78 <ferror@plt+0x68a8>
  409090:	ldr	x2, [x1, #48]
  409094:	add	x0, x2, x0, lsl #3
  409098:	str	x0, [sp, #128]
  40909c:	ldr	x0, [sp, #128]
  4090a0:	cmp	x0, x2
  4090a4:	b.ls	408f78 <ferror@plt+0x68a8>  // b.plast
  4090a8:	ldr	x3, [x2]
  4090ac:	mov	x0, #0x10                  	// #16
  4090b0:	stp	x3, x2, [sp, #152]
  4090b4:	bl	402220 <malloc@plt>
  4090b8:	mov	x1, x0
  4090bc:	ldp	x3, x2, [sp, #152]
  4090c0:	cbz	x0, 408e68 <ferror@plt+0x6798>
  4090c4:	ldr	x0, [sp, #104]
  4090c8:	stp	x0, x3, [x1]
  4090cc:	ldr	x0, [sp, #120]
  4090d0:	cmp	x26, x0
  4090d4:	b.cc	4090f8 <ferror@plt+0x6a28>  // b.lo, b.ul, b.last
  4090d8:	adrp	x3, 416000 <ferror@plt+0x13930>
  4090dc:	adrp	x1, 415000 <ferror@plt+0x12930>
  4090e0:	adrp	x0, 416000 <ferror@plt+0x13930>
  4090e4:	add	x3, x3, #0xd8d
  4090e8:	add	x1, x1, #0xc73
  4090ec:	add	x0, x0, #0xa71
  4090f0:	mov	w2, #0x700                 	// #1792
  4090f4:	b	40892c <ferror@plt+0x625c>
  4090f8:	str	x1, [x21, x26, lsl #3]
  4090fc:	mov	x0, x22
  409100:	str	x2, [sp, #152]
  409104:	add	x26, x26, #0x1
  409108:	bl	40bb6c <ferror@plt+0x949c>
  40910c:	ldr	x2, [sp, #152]
  409110:	cbz	x0, 408e68 <ferror@plt+0x6798>
  409114:	add	x2, x2, #0x8
  409118:	mov	x22, x0
  40911c:	b	40909c <ferror@plt+0x69cc>
  409120:	ldr	x26, [x22, #16]
  409124:	mov	x0, x22
  409128:	str	w1, [sp, #104]
  40912c:	bl	40bc84 <ferror@plt+0x95b4>
  409130:	mov	x22, x0
  409134:	mov	x0, x26
  409138:	bl	402480 <free@plt>
  40913c:	ldr	w1, [sp, #104]
  409140:	b	408e3c <ferror@plt+0x676c>
  409144:	mov	x0, x19
  409148:	bl	40bc84 <ferror@plt+0x95b4>
  40914c:	mov	x19, x0
  409150:	b	408d20 <ferror@plt+0x6650>
  409154:	adrp	x26, 404000 <ferror@plt+0x1930>
  409158:	add	x21, x19, x5, lsl #3
  40915c:	add	x26, x26, #0xfa4
  409160:	cmp	x21, x19
  409164:	b.hi	409184 <ferror@plt+0x6ab4>  // b.pmore
  409168:	mov	w2, w22
  40916c:	adrp	x1, 416000 <ferror@plt+0x13930>
  409170:	mov	w0, #0x7                   	// #7
  409174:	add	x1, x1, #0xaa9
  409178:	mov	w19, #0x0                   	// #0
  40917c:	bl	409530 <ferror@plt+0x6e60>
  409180:	b	408d30 <ferror@plt+0x6660>
  409184:	ldr	x0, [x19]
  409188:	ldr	x1, [x0, #56]
  40918c:	cmp	x1, #0x1
  409190:	b.ls	4091a0 <ferror@plt+0x6ad0>  // b.plast
  409194:	mov	x1, x26
  409198:	add	x0, x0, #0x30
  40919c:	bl	409c8c <ferror@plt+0x75bc>
  4091a0:	add	x19, x19, #0x8
  4091a4:	b	409160 <ferror@plt+0x6a90>
  4091a8:	adrp	x21, 42d000 <ferror@plt+0x2a930>
  4091ac:	adrp	x27, 416000 <ferror@plt+0x13930>
  4091b0:	adrp	x26, 416000 <ferror@plt+0x13930>
  4091b4:	add	x27, x27, #0xadd
  4091b8:	add	x26, x26, #0xb07
  4091bc:	adrp	x0, 417000 <ferror@plt+0x14930>
  4091c0:	add	x0, x0, #0x48
  4091c4:	str	x0, [x21, #1024]
  4091c8:	ldr	x24, [x21, #1024]
  4091cc:	ldr	x0, [x24]
  4091d0:	cbz	x0, 409368 <ferror@plt+0x6c98>
  4091d4:	mov	x10, #0x1460                	// #5216
  4091d8:	add	x0, sp, x10
  4091dc:	mov	x11, #0x1370                	// #4976
  4091e0:	mov	x2, #0xef                  	// #239
  4091e4:	mov	w1, #0x0                   	// #0
  4091e8:	stp	xzr, xzr, [x0, #-256]
  4091ec:	add	x0, sp, x11
  4091f0:	bl	402260 <memset@plt>
  4091f4:	ldr	x0, [sp, #96]
  4091f8:	cbnz	x0, 4092b4 <ferror@plt+0x6be4>
  4091fc:	ldr	x24, [x24]
  409200:	bl	4021f0 <getpid@plt>
  409204:	ldp	x6, x5, [sp, #296]
  409208:	mov	x8, #0x1360                	// #4960
  40920c:	mov	w4, w0
  409210:	mov	x3, x24
  409214:	mov	x2, x27
  409218:	add	x0, sp, x8
  40921c:	mov	x1, #0xff                  	// #255
  409220:	bl	4021d0 <snprintf@plt>
  409224:	mov	x9, #0x1360                	// #4960
  409228:	mov	w0, w20
  40922c:	add	x1, sp, x9
  409230:	mov	w3, #0x1a4                 	// #420
  409234:	mov	w2, #0xc1                  	// #193
  409238:	bl	4025f0 <openat@plt>
  40923c:	mov	w24, w0
  409240:	tbz	w0, #31, 409278 <ferror@plt+0x6ba8>
  409244:	mov	x7, #0x1360                	// #4960
  409248:	adrp	x1, 416000 <ferror@plt+0x13930>
  40924c:	add	x3, sp, x7
  409250:	mov	x2, x22
  409254:	add	x1, x1, #0xaeb
  409258:	mov	w5, #0x1a4                 	// #420
  40925c:	mov	w4, #0xc1                  	// #193
  409260:	mov	w0, #0x3                   	// #3
  409264:	bl	409530 <ferror@plt+0x6e60>
  409268:	ldr	x0, [x21, #1024]
  40926c:	add	x0, x0, #0x10
  409270:	str	x0, [x21, #1024]
  409274:	b	4091c8 <ferror@plt+0x6af8>
  409278:	mov	x1, x26
  40927c:	bl	402270 <fdopen@plt>
  409280:	mov	x28, x0
  409284:	cbnz	x0, 4092b8 <ferror@plt+0x6be8>
  409288:	mov	x6, #0x1360                	// #4960
  40928c:	mov	x3, x22
  409290:	add	x4, sp, x6
  409294:	mov	w2, w24
  409298:	adrp	x1, 416000 <ferror@plt+0x13930>
  40929c:	add	x1, x1, #0xb0a
  4092a0:	mov	w0, #0x3                   	// #3
  4092a4:	bl	409530 <ferror@plt+0x6e60>
  4092a8:	mov	w0, w24
  4092ac:	bl	402320 <close@plt>
  4092b0:	b	409268 <ferror@plt+0x6b98>
  4092b4:	ldr	x28, [sp, #96]
  4092b8:	mov	x1, x28
  4092bc:	ldr	x0, [x21, #1024]
  4092c0:	ldr	x2, [x0, #8]
  4092c4:	add	x0, sp, #0xe0
  4092c8:	blr	x2
  4092cc:	mov	w24, w0
  4092d0:	ldr	x0, [sp, #96]
  4092d4:	cmp	x0, x28
  4092d8:	b.eq	409268 <ferror@plt+0x6b98>  // b.none
  4092dc:	mov	x0, x28
  4092e0:	bl	4026d0 <ferror@plt>
  4092e4:	mov	w1, w0
  4092e8:	mov	x0, x28
  4092ec:	str	w1, [sp, #104]
  4092f0:	bl	4021e0 <fclose@plt>
  4092f4:	ldr	w1, [sp, #104]
  4092f8:	orr	w28, w1, w0
  4092fc:	tbz	w24, #31, 40937c <ferror@plt+0x6cac>
  409300:	mov	x5, #0x1360                	// #4960
  409304:	mov	w0, w20
  409308:	add	x1, sp, x5
  40930c:	mov	w2, #0x0                   	// #0
  409310:	bl	402170 <unlinkat@plt>
  409314:	cbz	w0, 409334 <ferror@plt+0x6c64>
  409318:	mov	x4, #0x1360                	// #4960
  40931c:	adrp	x1, 416000 <ferror@plt+0x13930>
  409320:	add	x3, sp, x4
  409324:	mov	x2, x22
  409328:	add	x1, x1, #0xb20
  40932c:	mov	w0, #0x3                   	// #3
  409330:	bl	409530 <ferror@plt+0x6e60>
  409334:	ldr	x0, [x21, #1024]
  409338:	ldr	x19, [x0]
  40933c:	neg	w0, w24
  409340:	bl	402310 <strerror@plt>
  409344:	mov	x3, x0
  409348:	mov	x2, x19
  40934c:	adrp	x1, 416000 <ferror@plt+0x13930>
  409350:	add	x1, x1, #0xb36
  409354:	mov	w0, #0x3                   	// #3
  409358:	bl	409530 <ferror@plt+0x6e60>
  40935c:	bl	402620 <__errno_location@plt>
  409360:	ldr	w19, [x0]
  409364:	neg	w19, w19
  409368:	cmn	w20, #0x1
  40936c:	b.eq	407b38 <ferror@plt+0x5468>  // b.none
  409370:	mov	w0, w20
  409374:	bl	402320 <close@plt>
  409378:	b	407b38 <ferror@plt+0x5468>
  40937c:	ldr	x24, [x21, #1024]
  409380:	mov	x3, #0x1360                	// #4960
  409384:	add	x1, sp, x3
  409388:	mov	w2, w20
  40938c:	mov	w0, w20
  409390:	ldr	x3, [x24]
  409394:	bl	402490 <renameat@plt>
  409398:	cbz	w0, 4093d0 <ferror@plt+0x6d00>
  40939c:	bl	402620 <__errno_location@plt>
  4093a0:	ldr	w19, [x0]
  4093a4:	ldr	x5, [x24]
  4093a8:	mov	x1, #0x1360                	// #4960
  4093ac:	mov	x4, x22
  4093b0:	add	x3, sp, x1
  4093b4:	mov	x2, x22
  4093b8:	neg	w19, w19
  4093bc:	adrp	x1, 416000 <ferror@plt+0x13930>
  4093c0:	mov	w0, #0x2                   	// #2
  4093c4:	add	x1, x1, #0xb56
  4093c8:	bl	409530 <ferror@plt+0x6e60>
  4093cc:	b	409368 <ferror@plt+0x6c98>
  4093d0:	cbz	w28, 409268 <ferror@plt+0x6b98>
  4093d4:	ldr	x19, [x24]
  4093d8:	mov	w0, #0x1c                  	// #28
  4093dc:	bl	402310 <strerror@plt>
  4093e0:	mov	x3, x0
  4093e4:	mov	x2, x19
  4093e8:	adrp	x1, 416000 <ferror@plt+0x13930>
  4093ec:	mov	w0, #0x3                   	// #3
  4093f0:	add	x1, x1, #0xb74
  4093f4:	mov	w19, #0xffffffe4            	// #-28
  4093f8:	bl	409530 <ferror@plt+0x6e60>
  4093fc:	b	409368 <ferror@plt+0x6c98>
  409400:	neg	w0, w0
  409404:	bl	402310 <strerror@plt>
  409408:	adrp	x1, 416000 <ferror@plt+0x13930>
  40940c:	mov	x2, x0
  409410:	add	x1, x1, #0xbcc
  409414:	b	4086f0 <ferror@plt+0x6020>
  409418:	stp	x29, x30, [sp, #-128]!
  40941c:	mov	x29, sp
  409420:	stp	x19, x20, [sp, #16]
  409424:	mov	w20, w1
  409428:	sub	w1, w1, #0x2
  40942c:	stp	x21, x22, [sp, #32]
  409430:	cmp	w1, #0x5
  409434:	mov	x22, x5
  409438:	mov	x21, x6
  40943c:	b.hi	4094ac <ferror@plt+0x6ddc>  // b.pmore
  409440:	adrp	x0, 417000 <ferror@plt+0x14930>
  409444:	add	x0, x0, #0x140
  409448:	ldr	x19, [x0, w1, uxtw #3]
  40944c:	add	x2, sp, #0x30
  409450:	ldp	x0, x1, [x21]
  409454:	stp	x0, x1, [sp, #48]
  409458:	ldp	x0, x1, [x21, #16]
  40945c:	stp	x0, x1, [sp, #64]
  409460:	mov	x1, x22
  409464:	add	x0, sp, #0x58
  409468:	bl	4024a0 <vasprintf@plt>
  40946c:	tbnz	w0, #31, 40949c <ferror@plt+0x6dcc>
  409470:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  409474:	ldr	x3, [sp, #88]
  409478:	ldrb	w0, [x0, #1032]
  40947c:	cbz	w0, 4094cc <ferror@plt+0x6dfc>
  409480:	adrp	x1, 417000 <ferror@plt+0x14930>
  409484:	mov	x2, x19
  409488:	add	x1, x1, #0x10d
  40948c:	mov	w0, w20
  409490:	bl	4020c0 <syslog@plt>
  409494:	ldr	x0, [sp, #88]
  409498:	bl	402480 <free@plt>
  40949c:	ldp	x19, x20, [sp, #16]
  4094a0:	ldp	x21, x22, [sp, #32]
  4094a4:	ldp	x29, x30, [sp], #128
  4094a8:	ret
  4094ac:	mov	w3, w20
  4094b0:	add	x0, sp, #0x60
  4094b4:	adrp	x2, 417000 <ferror@plt+0x14930>
  4094b8:	mov	x1, #0x20                  	// #32
  4094bc:	add	x2, x2, #0x100
  4094c0:	add	x19, sp, #0x60
  4094c4:	bl	4021d0 <snprintf@plt>
  4094c8:	b	40944c <ferror@plt+0x6d7c>
  4094cc:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4094d0:	mov	x4, x3
  4094d4:	adrp	x1, 417000 <ferror@plt+0x14930>
  4094d8:	mov	x3, x19
  4094dc:	ldr	x2, [x0, #952]
  4094e0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4094e4:	add	x1, x1, #0x109
  4094e8:	ldr	x0, [x0, #920]
  4094ec:	bl	402690 <fprintf@plt>
  4094f0:	b	409494 <ferror@plt+0x6dc4>
  4094f4:	adrp	x1, 42d000 <ferror@plt+0x2a930>
  4094f8:	and	w0, w0, #0xff
  4094fc:	strb	w0, [x1, #1032]
  409500:	cbz	w0, 409518 <ferror@plt+0x6e48>
  409504:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  409508:	mov	w2, #0x18                  	// #24
  40950c:	mov	w1, #0x2                   	// #2
  409510:	ldr	x0, [x0, #952]
  409514:	b	4023a0 <openlog@plt>
  409518:	ret
  40951c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  409520:	ldrb	w0, [x0, #1032]
  409524:	cbz	w0, 40952c <ferror@plt+0x6e5c>
  409528:	b	402160 <closelog@plt>
  40952c:	ret
  409530:	stp	x29, x30, [sp, #-320]!
  409534:	mov	x29, sp
  409538:	str	x19, [sp, #16]
  40953c:	mov	w19, w0
  409540:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  409544:	str	q0, [sp, #144]
  409548:	ldr	w0, [x0, #884]
  40954c:	str	q1, [sp, #160]
  409550:	cmp	w0, w19
  409554:	str	q2, [sp, #176]
  409558:	str	q3, [sp, #192]
  40955c:	str	q4, [sp, #208]
  409560:	str	q5, [sp, #224]
  409564:	str	q6, [sp, #240]
  409568:	str	q7, [sp, #256]
  40956c:	stp	x2, x3, [sp, #272]
  409570:	stp	x4, x5, [sp, #288]
  409574:	stp	x6, x7, [sp, #304]
  409578:	b.lt	409660 <ferror@plt+0x6f90>  // b.tstop
  40957c:	add	x0, sp, #0x140
  409580:	stp	x0, x0, [sp, #112]
  409584:	add	x0, sp, #0x110
  409588:	str	x0, [sp, #128]
  40958c:	mov	w0, #0xffffffd0            	// #-48
  409590:	str	w0, [sp, #136]
  409594:	mov	w0, #0xffffff80            	// #-128
  409598:	str	w0, [sp, #140]
  40959c:	add	x0, sp, #0x48
  4095a0:	ldp	x2, x3, [sp, #112]
  4095a4:	stp	x2, x3, [sp, #32]
  4095a8:	ldp	x2, x3, [sp, #128]
  4095ac:	stp	x2, x3, [sp, #48]
  4095b0:	add	x2, sp, #0x20
  4095b4:	bl	4024a0 <vasprintf@plt>
  4095b8:	tbz	w0, #31, 4095c0 <ferror@plt+0x6ef0>
  4095bc:	str	xzr, [sp, #72]
  4095c0:	ldr	x0, [sp, #72]
  4095c4:	cbz	x0, 409660 <ferror@plt+0x6f90>
  4095c8:	sub	w1, w19, #0x2
  4095cc:	cmp	w1, #0x5
  4095d0:	b.hi	409618 <ferror@plt+0x6f48>  // b.pmore
  4095d4:	adrp	x0, 417000 <ferror@plt+0x14930>
  4095d8:	add	x0, x0, #0x140
  4095dc:	ldr	x2, [x0, w1, uxtw #3]
  4095e0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4095e4:	ldr	x3, [sp, #72]
  4095e8:	ldrb	w0, [x0, #1032]
  4095ec:	cbz	w0, 409638 <ferror@plt+0x6f68>
  4095f0:	adrp	x1, 417000 <ferror@plt+0x14930>
  4095f4:	mov	w0, w19
  4095f8:	add	x1, x1, #0x10d
  4095fc:	bl	4020c0 <syslog@plt>
  409600:	ldr	x0, [sp, #72]
  409604:	bl	402480 <free@plt>
  409608:	cmp	w19, #0x2
  40960c:	b.gt	409660 <ferror@plt+0x6f90>
  409610:	mov	w0, #0x1                   	// #1
  409614:	bl	4020d0 <exit@plt>
  409618:	mov	w3, w19
  40961c:	add	x0, sp, #0x50
  409620:	adrp	x2, 417000 <ferror@plt+0x14930>
  409624:	mov	x1, #0x20                  	// #32
  409628:	add	x2, x2, #0x100
  40962c:	bl	4021d0 <snprintf@plt>
  409630:	add	x2, sp, #0x50
  409634:	b	4095e0 <ferror@plt+0x6f10>
  409638:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  40963c:	mov	x4, x3
  409640:	mov	x3, x2
  409644:	adrp	x1, 417000 <ferror@plt+0x14930>
  409648:	ldr	x2, [x0, #952]
  40964c:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  409650:	add	x1, x1, #0x109
  409654:	ldr	x0, [x0, #920]
  409658:	bl	402690 <fprintf@plt>
  40965c:	b	409600 <ferror@plt+0x6f30>
  409660:	ldr	x19, [sp, #16]
  409664:	ldp	x29, x30, [sp], #320
  409668:	ret
  40966c:	stp	x29, x30, [sp, #-32]!
  409670:	adrp	x2, 42d000 <ferror@plt+0x2a930>
  409674:	mov	x29, sp
  409678:	str	w1, [x2, #884]
  40967c:	str	x19, [sp, #16]
  409680:	mov	x19, x0
  409684:	bl	40af5c <ferror@plt+0x888c>
  409688:	mov	x0, x19
  40968c:	mov	x2, #0x0                   	// #0
  409690:	ldr	x19, [sp, #16]
  409694:	adrp	x1, 409000 <ferror@plt+0x6930>
  409698:	ldp	x29, x30, [sp], #32
  40969c:	add	x1, x1, #0x418
  4096a0:	b	40ad60 <ferror@plt+0x8690>
  4096a4:	stp	x29, x30, [sp, #-16]!
  4096a8:	mov	w6, w5
  4096ac:	mov	w5, w4
  4096b0:	mov	x29, sp
  4096b4:	and	w4, w3, #0xff
  4096b8:	mov	x3, x2
  4096bc:	mov	x2, x1
  4096c0:	adrp	x1, 415000 <ferror@plt+0x12930>
  4096c4:	add	x1, x1, #0xb4d
  4096c8:	bl	402690 <fprintf@plt>
  4096cc:	ldp	x29, x30, [sp], #16
  4096d0:	lsr	w0, w0, #31
  4096d4:	ret
  4096d8:	and	w3, w3, #0xff
  4096dc:	adrp	x7, 417000 <ferror@plt+0x14930>
  4096e0:	cmp	w3, #0x63
  4096e4:	add	x7, x7, #0x17a
  4096e8:	stp	x29, x30, [sp, #-16]!
  4096ec:	adrp	x8, 417000 <ferror@plt+0x14930>
  4096f0:	mov	w6, w5
  4096f4:	mov	w5, w4
  4096f8:	add	x4, x8, #0x170
  4096fc:	mov	x29, sp
  409700:	mov	x3, x2
  409704:	mov	x2, x1
  409708:	csel	x4, x4, x7, eq  // eq = none
  40970c:	adrp	x1, 417000 <ferror@plt+0x14930>
  409710:	add	x1, x1, #0x180
  409714:	bl	402690 <fprintf@plt>
  409718:	ldp	x29, x30, [sp], #16
  40971c:	lsr	w0, w0, #31
  409720:	ret
  409724:	stp	x29, x30, [sp, #-64]!
  409728:	mov	w1, #0x2f                  	// #47
  40972c:	mov	x29, sp
  409730:	stp	x19, x20, [sp, #16]
  409734:	mov	x20, x0
  409738:	mov	x19, x2
  40973c:	mov	x0, x2
  409740:	stp	x21, x22, [sp, #32]
  409744:	mov	w21, w4
  409748:	mov	w22, w5
  40974c:	str	x23, [sp, #48]
  409750:	and	w23, w3, #0xff
  409754:	bl	402340 <strrchr@plt>
  409758:	cbnz	x0, 409794 <ferror@plt+0x70c4>
  40975c:	mov	w5, w22
  409760:	mov	w4, w21
  409764:	mov	x3, x19
  409768:	mov	w2, w23
  40976c:	mov	x0, x20
  409770:	adrp	x1, 417000 <ferror@plt+0x14930>
  409774:	add	x1, x1, #0x1cc
  409778:	bl	402690 <fprintf@plt>
  40977c:	lsr	w0, w0, #31
  409780:	ldp	x19, x20, [sp, #16]
  409784:	ldp	x21, x22, [sp, #32]
  409788:	ldr	x23, [sp, #48]
  40978c:	ldp	x29, x30, [sp], #64
  409790:	ret
  409794:	sub	w2, w0, w19
  409798:	adrp	x1, 417000 <ferror@plt+0x14930>
  40979c:	mov	x3, x19
  4097a0:	add	x1, x1, #0x1ea
  4097a4:	mov	x0, x20
  4097a8:	bl	402690 <fprintf@plt>
  4097ac:	tbz	w0, #31, 40975c <ferror@plt+0x708c>
  4097b0:	mov	w0, #0x1                   	// #1
  4097b4:	b	409780 <ferror@plt+0x70b0>
  4097b8:	stp	x29, x30, [sp, #-48]!
  4097bc:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4097c0:	mov	x29, sp
  4097c4:	ldr	x1, [x0, #952]
  4097c8:	stp	x19, x20, [sp, #16]
  4097cc:	adrp	x20, 417000 <ferror@plt+0x14930>
  4097d0:	add	x20, x20, #0x688
  4097d4:	str	x21, [sp, #32]
  4097d8:	adrp	x21, 417000 <ferror@plt+0x14930>
  4097dc:	add	x21, x21, #0x31b
  4097e0:	mov	x19, #0x0                   	// #0
  4097e4:	adrp	x0, 417000 <ferror@plt+0x14930>
  4097e8:	add	x0, x0, #0x202
  4097ec:	bl	402600 <printf@plt>
  4097f0:	ldr	x0, [x20, x19, lsl #3]
  4097f4:	ldr	x2, [x0, #16]
  4097f8:	cbz	x2, 409808 <ferror@plt+0x7138>
  4097fc:	ldr	x1, [x0]
  409800:	mov	x0, x21
  409804:	bl	402600 <printf@plt>
  409808:	add	x19, x19, #0x1
  40980c:	cmp	x19, #0x3
  409810:	b.ne	4097f0 <ferror@plt+0x7120>  // b.any
  409814:	ldp	x19, x20, [sp, #16]
  409818:	ldr	x21, [sp, #32]
  40981c:	ldp	x29, x30, [sp], #48
  409820:	ret
  409824:	mov	x12, #0x4210                	// #16912
  409828:	sub	sp, sp, x12
  40982c:	stp	x29, x30, [sp]
  409830:	mov	x29, sp
  409834:	stp	x19, x20, [sp, #16]
  409838:	mov	w20, w0
  40983c:	stp	x21, x22, [sp, #32]
  409840:	adrp	x21, 417000 <ferror@plt+0x14930>
  409844:	mov	x22, x1
  409848:	add	x21, x21, #0x326
  40984c:	stp	x23, x24, [sp, #48]
  409850:	adrp	x23, 417000 <ferror@plt+0x14930>
  409854:	adrp	x24, 417000 <ferror@plt+0x14930>
  409858:	add	x23, x23, #0x658
  40985c:	add	x24, x24, #0x5a0
  409860:	stp	x25, x26, [sp, #64]
  409864:	adrp	x25, 417000 <ferror@plt+0x14930>
  409868:	adrp	x26, 417000 <ferror@plt+0x14930>
  40986c:	add	x25, x25, #0x620
  409870:	add	x26, x26, #0x688
  409874:	stp	x27, x28, [sp, #80]
  409878:	mov	x11, #0x3210                	// #12816
  40987c:	mov	x2, x25
  409880:	add	x4, sp, x11
  409884:	mov	x3, x24
  409888:	mov	x1, x22
  40988c:	mov	w0, w20
  409890:	str	wzr, [sp, #12816]
  409894:	bl	4023f0 <getopt_long@plt>
  409898:	mov	w2, w0
  40989c:	cmn	w0, #0x1
  4098a0:	b.eq	409988 <ferror@plt+0x72b8>  // b.none
  4098a4:	cmp	w0, #0x68
  4098a8:	b.eq	409958 <ferror@plt+0x7288>  // b.none
  4098ac:	b.gt	4098d8 <ferror@plt+0x7208>
  4098b0:	cmp	w0, #0x3f
  4098b4:	b.eq	409950 <ferror@plt+0x7280>  // b.none
  4098b8:	cmp	w0, #0x66
  4098bc:	b.eq	4098ec <ferror@plt+0x721c>  // b.none
  4098c0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4098c4:	adrp	x1, 417000 <ferror@plt+0x14930>
  4098c8:	add	x1, x1, #0x349
  4098cc:	ldr	x0, [x0, #920]
  4098d0:	bl	402690 <fprintf@plt>
  4098d4:	b	40994c <ferror@plt+0x727c>
  4098d8:	cmp	w0, #0x6f
  4098dc:	b.ne	4098c0 <ferror@plt+0x71f0>  // b.any
  4098e0:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4098e4:	ldr	x21, [x0, #928]
  4098e8:	b	409878 <ferror@plt+0x71a8>
  4098ec:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4098f0:	mov	x19, #0x0                   	// #0
  4098f4:	mov	w27, #0x0                   	// #0
  4098f8:	ldr	x28, [x0, #928]
  4098fc:	mov	x1, x28
  409900:	ldr	x2, [x26, x19, lsl #3]
  409904:	str	x2, [sp, #104]
  409908:	add	x19, x19, #0x1
  40990c:	ldr	x0, [x2]
  409910:	bl	402410 <strcmp@plt>
  409914:	cmp	w0, #0x0
  409918:	ldr	x2, [sp, #104]
  40991c:	mov	w3, #0x1                   	// #1
  409920:	csel	w27, w27, w3, ne  // ne = any
  409924:	csel	x23, x23, x2, ne  // ne = any
  409928:	cmp	x19, #0x3
  40992c:	b.ne	4098fc <ferror@plt+0x722c>  // b.any
  409930:	cbnz	w27, 409878 <ferror@plt+0x71a8>
  409934:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  409938:	adrp	x1, 417000 <ferror@plt+0x14930>
  40993c:	mov	x2, x28
  409940:	add	x1, x1, #0x332
  409944:	ldr	x0, [x0, #920]
  409948:	bl	402690 <fprintf@plt>
  40994c:	bl	4097b8 <ferror@plt+0x70e8>
  409950:	mov	w19, #0x1                   	// #1
  409954:	b	409960 <ferror@plt+0x7290>
  409958:	bl	4097b8 <ferror@plt+0x70e8>
  40995c:	mov	w19, #0x0                   	// #0
  409960:	mov	w0, w19
  409964:	mov	x12, #0x4210                	// #16912
  409968:	ldp	x29, x30, [sp]
  40996c:	ldp	x19, x20, [sp, #16]
  409970:	ldp	x21, x22, [sp, #32]
  409974:	ldp	x23, x24, [sp, #48]
  409978:	ldp	x25, x26, [sp, #64]
  40997c:	ldp	x27, x28, [sp, #80]
  409980:	add	sp, sp, x12
  409984:	ret
  409988:	add	x0, sp, #0x88
  40998c:	bl	402630 <uname@plt>
  409990:	tbz	w0, #31, 4099ac <ferror@plt+0x72dc>
  409994:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  409998:	ldr	x1, [x0, #920]
  40999c:	adrp	x0, 417000 <ferror@plt+0x14930>
  4099a0:	add	x0, x0, #0x36e
  4099a4:	bl	4020b0 <fputs@plt>
  4099a8:	b	409950 <ferror@plt+0x7280>
  4099ac:	add	x19, sp, #0x10a
  4099b0:	adrp	x2, 417000 <ferror@plt+0x14930>
  4099b4:	mov	x3, x19
  4099b8:	add	x2, x2, #0x384
  4099bc:	mov	x1, #0x1000                	// #4096
  4099c0:	add	x0, sp, #0x210
  4099c4:	bl	4021d0 <snprintf@plt>
  4099c8:	add	x0, sp, #0x210
  4099cc:	adrp	x1, 418000 <ferror@plt+0x15930>
  4099d0:	add	x1, x1, #0x69
  4099d4:	bl	402210 <fopen@plt>
  4099d8:	mov	x22, x0
  4099dc:	cbnz	x0, 409a20 <ferror@plt+0x7350>
  4099e0:	bl	402620 <__errno_location@plt>
  4099e4:	mov	x1, x0
  4099e8:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  4099ec:	mov	x2, x19
  4099f0:	ldr	w1, [x1]
  4099f4:	ldr	x0, [x0, #920]
  4099f8:	cmp	w1, #0x2
  4099fc:	b.ne	409a10 <ferror@plt+0x7340>  // b.any
  409a00:	adrp	x1, 417000 <ferror@plt+0x14930>
  409a04:	add	x1, x1, #0x3a4
  409a08:	bl	402690 <fprintf@plt>
  409a0c:	b	40995c <ferror@plt+0x728c>
  409a10:	adrp	x1, 417000 <ferror@plt+0x14930>
  409a14:	add	x1, x1, #0x3e3
  409a18:	bl	402690 <fprintf@plt>
  409a1c:	b	409950 <ferror@plt+0x7280>
  409a20:	mov	x0, x21
  409a24:	mov	w1, #0x1ed                 	// #493
  409a28:	bl	40aa94 <ferror@plt+0x83c4>
  409a2c:	tbz	w0, #31, 409a68 <ferror@plt+0x7398>
  409a30:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  409a34:	mov	w19, #0x1                   	// #1
  409a38:	mov	x20, #0x0                   	// #0
  409a3c:	mov	x2, x21
  409a40:	ldr	x0, [x0, #920]
  409a44:	adrp	x1, 417000 <ferror@plt+0x14930>
  409a48:	add	x1, x1, #0x41f
  409a4c:	bl	402690 <fprintf@plt>
  409a50:	mov	x0, x22
  409a54:	bl	4021e0 <fclose@plt>
  409a58:	cbz	x20, 409960 <ferror@plt+0x7290>
  409a5c:	mov	x0, x20
  409a60:	bl	4021e0 <fclose@plt>
  409a64:	b	409960 <ferror@plt+0x7290>
  409a68:	mov	x0, x21
  409a6c:	adrp	x1, 417000 <ferror@plt+0x14930>
  409a70:	mov	w19, #0x0                   	// #0
  409a74:	add	x1, x1, #0x456
  409a78:	bl	402210 <fopen@plt>
  409a7c:	mov	x20, x0
  409a80:	cbnz	x0, 409b24 <ferror@plt+0x7454>
  409a84:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  409a88:	mov	x2, x21
  409a8c:	adrp	x1, 417000 <ferror@plt+0x14930>
  409a90:	mov	w19, #0x1                   	// #1
  409a94:	ldr	x0, [x0, #920]
  409a98:	add	x1, x1, #0x459
  409a9c:	bl	402690 <fprintf@plt>
  409aa0:	b	409a50 <ferror@plt+0x7380>
  409aa4:	mov	x10, #0x1010                	// #4112
  409aa8:	add	x0, sp, x10
  409aac:	ldrb	w0, [x0, #512]
  409ab0:	cmp	w0, #0x23
  409ab4:	b.eq	409b24 <ferror@plt+0x7454>  // b.none
  409ab8:	mov	x7, #0x3210                	// #12816
  409abc:	mov	x8, #0x2210                	// #8720
  409ac0:	mov	x9, #0x1210                	// #4624
  409ac4:	add	x6, sp, #0x84
  409ac8:	add	x5, sp, #0x80
  409acc:	add	x4, sp, #0x7f
  409ad0:	add	x3, sp, x7
  409ad4:	add	x2, sp, x8
  409ad8:	add	x0, sp, x9
  409adc:	adrp	x1, 417000 <ferror@plt+0x14930>
  409ae0:	add	x1, x1, #0x47a
  409ae4:	bl	402590 <__isoc99_sscanf@plt>
  409ae8:	cmp	w0, #0x5
  409aec:	b.ne	409b04 <ferror@plt+0x7434>  // b.any
  409af0:	ldrb	w3, [sp, #127]
  409af4:	sub	w0, w3, #0x62
  409af8:	and	w0, w0, #0xff
  409afc:	cmp	w0, #0x1
  409b00:	b.ls	409b40 <ferror@plt+0x7470>  // b.plast
  409b04:	adrp	x0, 42d000 <ferror@plt+0x2a930>
  409b08:	mov	x5, #0x1210                	// #4624
  409b0c:	mov	w19, #0x1                   	// #1
  409b10:	add	x2, sp, x5
  409b14:	ldr	x0, [x0, #920]
  409b18:	adrp	x1, 417000 <ferror@plt+0x14930>
  409b1c:	add	x1, x1, #0x488
  409b20:	bl	402690 <fprintf@plt>
  409b24:	mov	x0, #0x1210                	// #4624
  409b28:	mov	x2, x22
  409b2c:	add	x0, sp, x0
  409b30:	mov	w1, #0x1000                	// #4096
  409b34:	bl	4026a0 <fgets@plt>
  409b38:	cbnz	x0, 409aa4 <ferror@plt+0x73d4>
  409b3c:	b	409a50 <ferror@plt+0x7380>
  409b40:	mov	x1, #0x3210                	// #12816
  409b44:	mov	x4, #0x2210                	// #8720
  409b48:	add	x2, sp, x1
  409b4c:	add	x1, sp, x4
  409b50:	ldp	w4, w5, [sp, #128]
  409b54:	mov	x0, x20
  409b58:	ldr	x6, [x23, #8]
  409b5c:	blr	x6
  409b60:	b	409b24 <ferror@plt+0x7454>
  409b64:	stp	x29, x30, [sp, #-32]!
  409b68:	mov	x29, sp
  409b6c:	stp	x19, x20, [sp, #16]
  409b70:	mov	x19, x0
  409b74:	mov	x20, x1
  409b78:	ldr	x0, [x0]
  409b7c:	lsl	x1, x1, #3
  409b80:	bl	4022c0 <realloc@plt>
  409b84:	cbz	x0, 409ba0 <ferror@plt+0x74d0>
  409b88:	str	x0, [x19]
  409b8c:	mov	w0, #0x0                   	// #0
  409b90:	str	x20, [x19, #16]
  409b94:	ldp	x19, x20, [sp, #16]
  409b98:	ldp	x29, x30, [sp], #32
  409b9c:	ret
  409ba0:	mov	w0, #0xfffffff4            	// #-12
  409ba4:	b	409b94 <ferror@plt+0x74c4>
  409ba8:	cbnz	x1, 409bd4 <ferror@plt+0x7504>
  409bac:	stp	x29, x30, [sp, #-16]!
  409bb0:	adrp	x3, 417000 <ferror@plt+0x14930>
  409bb4:	adrp	x1, 417000 <ferror@plt+0x14930>
  409bb8:	mov	x29, sp
  409bbc:	adrp	x0, 417000 <ferror@plt+0x14930>
  409bc0:	add	x3, x3, #0x6b8
  409bc4:	add	x1, x1, #0x6a0
  409bc8:	add	x0, x0, #0x6af
  409bcc:	mov	w2, #0x2a                  	// #42
  409bd0:	bl	402610 <__assert_fail@plt>
  409bd4:	stp	xzr, xzr, [x0]
  409bd8:	stp	xzr, x1, [x0, #16]
  409bdc:	ret
  409be0:	stp	x29, x30, [sp, #-32]!
  409be4:	mov	x29, sp
  409be8:	stp	x19, x20, [sp, #16]
  409bec:	mov	x20, x1
  409bf0:	mov	x19, x0
  409bf4:	ldp	x2, x1, [x0, #8]
  409bf8:	add	x2, x2, #0x1
  409bfc:	cmp	x2, x1
  409c00:	b.cs	409c20 <ferror@plt+0x7550>  // b.hs, b.nlast
  409c04:	ldp	x1, x0, [x19]
  409c08:	str	x20, [x1, x0, lsl #3]
  409c0c:	add	x1, x0, #0x1
  409c10:	str	x1, [x19, #8]
  409c14:	ldp	x19, x20, [sp, #16]
  409c18:	ldp	x29, x30, [sp], #32
  409c1c:	ret
  409c20:	ldr	x2, [x0, #24]
  409c24:	add	x1, x1, x2
  409c28:	bl	409b64 <ferror@plt+0x7494>
  409c2c:	tbz	w0, #31, 409c04 <ferror@plt+0x7534>
  409c30:	b	409c14 <ferror@plt+0x7544>
  409c34:	ldp	x2, x3, [x0]
  409c38:	add	x3, x2, x3, lsl #3
  409c3c:	cmp	x2, x3
  409c40:	b.cc	409c48 <ferror@plt+0x7578>  // b.lo, b.ul, b.last
  409c44:	b	409be0 <ferror@plt+0x7510>
  409c48:	ldr	x4, [x2]
  409c4c:	cmp	x4, x1
  409c50:	b.eq	409c5c <ferror@plt+0x758c>  // b.none
  409c54:	add	x2, x2, #0x8
  409c58:	b	409c3c <ferror@plt+0x756c>
  409c5c:	mov	w0, #0xffffffef            	// #-17
  409c60:	ret
  409c64:	stp	x29, x30, [sp, #-32]!
  409c68:	mov	x29, sp
  409c6c:	str	x19, [sp, #16]
  409c70:	mov	x19, x0
  409c74:	ldr	x0, [x0]
  409c78:	bl	402480 <free@plt>
  409c7c:	stp	xzr, xzr, [x19, #8]
  409c80:	ldr	x19, [sp, #16]
  409c84:	ldp	x29, x30, [sp], #32
  409c88:	ret
  409c8c:	mov	x3, x1
  409c90:	mov	x2, #0x8                   	// #8
  409c94:	ldr	x1, [x0, #8]
  409c98:	ldr	x0, [x0]
  409c9c:	b	402190 <qsort@plt>
  409ca0:	lsr	w2, w1, #2
  409ca4:	and	w5, w1, #0x3
  409ca8:	mov	w6, w2
  409cac:	mov	x3, x0
  409cb0:	cbnz	w6, 409ce8 <ferror@plt+0x7618>
  409cb4:	lsl	w2, w2, #2
  409cb8:	cmp	w5, #0x2
  409cbc:	add	x3, x0, x2
  409cc0:	b.eq	409d44 <ferror@plt+0x7674>  // b.none
  409cc4:	cmp	w5, #0x3
  409cc8:	b.eq	409d10 <ferror@plt+0x7640>  // b.none
  409ccc:	cmp	w5, #0x1
  409cd0:	b.ne	409d28 <ferror@plt+0x7658>  // b.any
  409cd4:	ldrb	w0, [x0, x2]
  409cd8:	add	w1, w0, w1
  409cdc:	eor	w1, w1, w1, lsl #10
  409ce0:	add	w1, w1, w1, lsr #1
  409ce4:	b	409d28 <ferror@plt+0x7658>
  409ce8:	ldrh	w4, [x3]
  409cec:	sub	w6, w6, #0x1
  409cf0:	add	x3, x3, #0x4
  409cf4:	add	w4, w4, w1
  409cf8:	ldurh	w1, [x3, #-2]
  409cfc:	lsl	w7, w4, #16
  409d00:	eor	w1, w7, w1, lsl #11
  409d04:	eor	w1, w1, w4
  409d08:	add	w1, w1, w1, lsr #11
  409d0c:	b	409cb0 <ferror@plt+0x75e0>
  409d10:	ldrh	w0, [x0, x2]
  409d14:	add	w0, w0, w1
  409d18:	ldrb	w1, [x3, #2]
  409d1c:	eor	w1, w0, w1, lsl #18
  409d20:	eor	w1, w1, w0, lsl #16
  409d24:	add	w1, w1, w1, lsr #11
  409d28:	eor	w0, w1, w1, lsl #3
  409d2c:	add	w0, w0, w0, lsr #5
  409d30:	eor	w0, w0, w0, lsl #4
  409d34:	add	w0, w0, w0, lsr #17
  409d38:	eor	w0, w0, w0, lsl #25
  409d3c:	add	w0, w0, w0, lsr #6
  409d40:	ret
  409d44:	ldrh	w0, [x0, x2]
  409d48:	add	w1, w0, w1
  409d4c:	eor	w1, w1, w1, lsl #11
  409d50:	add	w1, w1, w1, lsr #17
  409d54:	b	409d28 <ferror@plt+0x7658>
  409d58:	ldr	x0, [x0]
  409d5c:	ldr	x1, [x1]
  409d60:	b	402410 <strcmp@plt>
  409d64:	stp	x29, x30, [sp, #-32]!
  409d68:	sub	w0, w0, #0x1
  409d6c:	clz	w0, w0
  409d70:	neg	w0, w0
  409d74:	mov	x29, sp
  409d78:	stp	x19, x20, [sp, #16]
  409d7c:	mov	w19, #0x1                   	// #1
  409d80:	lsl	w19, w19, w0
  409d84:	mov	x20, x1
  409d88:	ubfiz	x1, x19, #4, #32
  409d8c:	add	x1, x1, #0x18
  409d90:	mov	x0, #0x1                   	// #1
  409d94:	bl	402290 <calloc@plt>
  409d98:	cbz	x0, 409db8 <ferror@plt+0x76e8>
  409d9c:	str	w19, [x0, #8]
  409da0:	lsr	w1, w19, #5
  409da4:	str	x20, [x0, #16]
  409da8:	cmp	wzr, w19, lsr #5
  409dac:	b.ne	409dc4 <ferror@plt+0x76f4>  // b.any
  409db0:	mov	w1, #0x4                   	// #4
  409db4:	str	w1, [x0, #4]
  409db8:	ldp	x19, x20, [sp, #16]
  409dbc:	ldp	x29, x30, [sp], #32
  409dc0:	ret
  409dc4:	cmp	w1, #0x41
  409dc8:	mov	w2, #0x40                  	// #64
  409dcc:	csel	w1, w1, w2, cc  // cc = lo, ul, last
  409dd0:	b	409db4 <ferror@plt+0x76e4>
  409dd4:	cbz	x0, 409e58 <ferror@plt+0x7788>
  409dd8:	stp	x29, x30, [sp, #-64]!
  409ddc:	mov	x29, sp
  409de0:	stp	x21, x22, [sp, #32]
  409de4:	ldr	w22, [x0, #8]
  409de8:	stp	x19, x20, [sp, #16]
  409dec:	add	x20, x0, #0x18
  409df0:	mov	x19, x0
  409df4:	add	x22, x20, x22, lsl #4
  409df8:	str	x23, [sp, #48]
  409dfc:	cmp	x20, x22
  409e00:	b.cc	409e1c <ferror@plt+0x774c>  // b.lo, b.ul, b.last
  409e04:	mov	x0, x19
  409e08:	ldp	x19, x20, [sp, #16]
  409e0c:	ldp	x21, x22, [sp, #32]
  409e10:	ldr	x23, [sp, #48]
  409e14:	ldp	x29, x30, [sp], #64
  409e18:	b	402480 <free@plt>
  409e1c:	ldr	x0, [x19, #16]
  409e20:	cbnz	x0, 409e30 <ferror@plt+0x7760>
  409e24:	ldr	x0, [x20], #16
  409e28:	bl	402480 <free@plt>
  409e2c:	b	409dfc <ferror@plt+0x772c>
  409e30:	ldr	x21, [x20]
  409e34:	ldr	w23, [x20, #8]
  409e38:	add	x23, x21, x23, lsl #4
  409e3c:	cmp	x21, x23
  409e40:	b.cs	409e24 <ferror@plt+0x7754>  // b.hs, b.nlast
  409e44:	ldr	x0, [x21, #8]
  409e48:	add	x21, x21, #0x10
  409e4c:	ldr	x1, [x19, #16]
  409e50:	blr	x1
  409e54:	b	409e3c <ferror@plt+0x776c>
  409e58:	ret
  409e5c:	stp	x29, x30, [sp, #-80]!
  409e60:	mov	x29, sp
  409e64:	stp	x21, x22, [sp, #32]
  409e68:	mov	x22, x0
  409e6c:	mov	x0, x1
  409e70:	stp	x19, x20, [sp, #16]
  409e74:	add	x20, x22, #0x18
  409e78:	stp	x23, x24, [sp, #48]
  409e7c:	mov	x23, x1
  409e80:	mov	x24, x2
  409e84:	str	x25, [sp, #64]
  409e88:	bl	4020a0 <strlen@plt>
  409e8c:	mov	w1, w0
  409e90:	mov	x0, x23
  409e94:	bl	409ca0 <ferror@plt+0x75d0>
  409e98:	ldr	w19, [x22, #8]
  409e9c:	sub	w19, w19, #0x1
  409ea0:	and	w19, w19, w0
  409ea4:	lsl	x21, x19, #4
  409ea8:	add	x19, x20, x19, lsl #4
  409eac:	ldp	w0, w1, [x19, #8]
  409eb0:	add	w0, w0, #0x1
  409eb4:	cmp	w0, w1
  409eb8:	b.cc	409f08 <ferror@plt+0x7838>  // b.lo, b.ul, b.last
  409ebc:	ldr	w0, [x22, #4]
  409ec0:	add	w25, w1, w0
  409ec4:	add	w1, w1, w0
  409ec8:	ldr	x0, [x20, x21]
  409ecc:	lsl	x1, x1, #4
  409ed0:	bl	4022c0 <realloc@plt>
  409ed4:	cbnz	x0, 409f00 <ferror@plt+0x7830>
  409ed8:	bl	402620 <__errno_location@plt>
  409edc:	ldr	w21, [x0]
  409ee0:	neg	w21, w21
  409ee4:	mov	w0, w21
  409ee8:	ldp	x19, x20, [sp, #16]
  409eec:	ldp	x21, x22, [sp, #32]
  409ef0:	ldp	x23, x24, [sp, #48]
  409ef4:	ldr	x25, [sp, #64]
  409ef8:	ldp	x29, x30, [sp], #80
  409efc:	ret
  409f00:	str	x0, [x20, x21]
  409f04:	str	w25, [x19, #12]
  409f08:	ldr	x20, [x20, x21]
  409f0c:	ldr	w25, [x19, #8]
  409f10:	add	x25, x20, x25, lsl #4
  409f14:	cmp	x20, x25
  409f18:	b.cs	409f60 <ferror@plt+0x7890>  // b.hs, b.nlast
  409f1c:	ldr	x1, [x20]
  409f20:	mov	x0, x23
  409f24:	bl	402410 <strcmp@plt>
  409f28:	mov	w21, w0
  409f2c:	cmp	w0, #0x0
  409f30:	cbnz	w0, 409f4c <ferror@plt+0x787c>
  409f34:	ldr	x1, [x22, #16]
  409f38:	cbz	x1, 409f44 <ferror@plt+0x7874>
  409f3c:	ldr	x0, [x20, #8]
  409f40:	blr	x1
  409f44:	stp	x23, x24, [x20]
  409f48:	b	409ee4 <ferror@plt+0x7814>
  409f4c:	add	x0, x20, #0x10
  409f50:	b.ge	409f84 <ferror@plt+0x78b4>  // b.tcont
  409f54:	sub	x2, x25, x20
  409f58:	mov	x1, x20
  409f5c:	bl	402070 <memmove@plt>
  409f60:	ldr	w0, [x19, #8]
  409f64:	mov	w21, #0x0                   	// #0
  409f68:	stp	x23, x24, [x20]
  409f6c:	add	w0, w0, #0x1
  409f70:	str	w0, [x19, #8]
  409f74:	ldr	w0, [x22]
  409f78:	add	w0, w0, #0x1
  409f7c:	str	w0, [x22]
  409f80:	b	409ee4 <ferror@plt+0x7814>
  409f84:	mov	x20, x0
  409f88:	b	409f14 <ferror@plt+0x7844>
  409f8c:	stp	x29, x30, [sp, #-80]!
  409f90:	mov	x29, sp
  409f94:	stp	x21, x22, [sp, #32]
  409f98:	mov	x21, x0
  409f9c:	mov	x22, x1
  409fa0:	mov	x0, x1
  409fa4:	stp	x19, x20, [sp, #16]
  409fa8:	add	x20, x21, #0x18
  409fac:	stp	x23, x24, [sp, #48]
  409fb0:	mov	x23, x2
  409fb4:	str	x25, [sp, #64]
  409fb8:	bl	4020a0 <strlen@plt>
  409fbc:	mov	w1, w0
  409fc0:	mov	x0, x22
  409fc4:	bl	409ca0 <ferror@plt+0x75d0>
  409fc8:	ldr	w19, [x21, #8]
  409fcc:	sub	w19, w19, #0x1
  409fd0:	and	w19, w19, w0
  409fd4:	lsl	x24, x19, #4
  409fd8:	add	x19, x20, x19, lsl #4
  409fdc:	ldp	w0, w1, [x19, #8]
  409fe0:	add	w0, w0, #0x1
  409fe4:	cmp	w0, w1
  409fe8:	b.cc	40a034 <ferror@plt+0x7964>  // b.lo, b.ul, b.last
  409fec:	ldr	w0, [x21, #4]
  409ff0:	add	w25, w1, w0
  409ff4:	add	w1, w1, w0
  409ff8:	ldr	x0, [x20, x24]
  409ffc:	lsl	x1, x1, #4
  40a000:	bl	4022c0 <realloc@plt>
  40a004:	cbnz	x0, 40a02c <ferror@plt+0x795c>
  40a008:	bl	402620 <__errno_location@plt>
  40a00c:	ldr	w0, [x0]
  40a010:	neg	w0, w0
  40a014:	ldp	x19, x20, [sp, #16]
  40a018:	ldp	x21, x22, [sp, #32]
  40a01c:	ldp	x23, x24, [sp, #48]
  40a020:	ldr	x25, [sp, #64]
  40a024:	ldp	x29, x30, [sp], #80
  40a028:	ret
  40a02c:	str	x0, [x20, x24]
  40a030:	str	w25, [x19, #12]
  40a034:	ldr	x20, [x20, x24]
  40a038:	ldr	w24, [x19, #8]
  40a03c:	add	x24, x20, x24, lsl #4
  40a040:	cmp	x20, x24
  40a044:	b.cs	40a070 <ferror@plt+0x79a0>  // b.hs, b.nlast
  40a048:	ldr	x1, [x20]
  40a04c:	mov	x0, x22
  40a050:	bl	402410 <strcmp@plt>
  40a054:	cmp	w0, #0x0
  40a058:	cbz	w0, 40a09c <ferror@plt+0x79cc>
  40a05c:	add	x0, x20, #0x10
  40a060:	b.ge	40a094 <ferror@plt+0x79c4>  // b.tcont
  40a064:	sub	x2, x24, x20
  40a068:	mov	x1, x20
  40a06c:	bl	402070 <memmove@plt>
  40a070:	ldr	w0, [x19, #8]
  40a074:	stp	x22, x23, [x20]
  40a078:	add	w0, w0, #0x1
  40a07c:	str	w0, [x19, #8]
  40a080:	ldr	w0, [x21]
  40a084:	add	w0, w0, #0x1
  40a088:	str	w0, [x21]
  40a08c:	mov	w0, #0x0                   	// #0
  40a090:	b	40a014 <ferror@plt+0x7944>
  40a094:	mov	x20, x0
  40a098:	b	40a040 <ferror@plt+0x7970>
  40a09c:	mov	w0, #0xffffffef            	// #-17
  40a0a0:	b	40a014 <ferror@plt+0x7944>
  40a0a4:	stp	x29, x30, [sp, #-48]!
  40a0a8:	mov	x29, sp
  40a0ac:	stp	x19, x20, [sp, #16]
  40a0b0:	mov	x20, x0
  40a0b4:	mov	x19, x1
  40a0b8:	mov	x0, x1
  40a0bc:	bl	4020a0 <strlen@plt>
  40a0c0:	mov	w1, w0
  40a0c4:	mov	x0, x19
  40a0c8:	bl	409ca0 <ferror@plt+0x75d0>
  40a0cc:	stp	x19, xzr, [sp, #32]
  40a0d0:	ldr	w2, [x20, #8]
  40a0d4:	add	x1, x20, #0x18
  40a0d8:	adrp	x4, 409000 <ferror@plt+0x6930>
  40a0dc:	sub	w2, w2, #0x1
  40a0e0:	add	x4, x4, #0xd58
  40a0e4:	and	w0, w2, w0
  40a0e8:	mov	x3, #0x10                  	// #16
  40a0ec:	lsl	x5, x0, #4
  40a0f0:	add	x0, x1, x0, lsl #4
  40a0f4:	ldr	w2, [x0, #8]
  40a0f8:	add	x0, sp, #0x20
  40a0fc:	ldr	x1, [x1, x5]
  40a100:	bl	4022a0 <bsearch@plt>
  40a104:	cbz	x0, 40a10c <ferror@plt+0x7a3c>
  40a108:	ldr	x0, [x0, #8]
  40a10c:	ldp	x19, x20, [sp, #16]
  40a110:	ldp	x29, x30, [sp], #48
  40a114:	ret
  40a118:	stp	x29, x30, [sp, #-80]!
  40a11c:	mov	x29, sp
  40a120:	str	x23, [sp, #48]
  40a124:	mov	x23, x0
  40a128:	mov	x0, x1
  40a12c:	stp	x19, x20, [sp, #16]
  40a130:	mov	x20, x1
  40a134:	stp	x21, x22, [sp, #32]
  40a138:	bl	4020a0 <strlen@plt>
  40a13c:	mov	w1, w0
  40a140:	mov	x0, x20
  40a144:	bl	409ca0 <ferror@plt+0x75d0>
  40a148:	ldr	w19, [x23, #8]
  40a14c:	add	x21, x23, #0x18
  40a150:	adrp	x4, 409000 <ferror@plt+0x6930>
  40a154:	mov	x3, #0x10                  	// #16
  40a158:	sub	w19, w19, #0x1
  40a15c:	add	x4, x4, #0xd58
  40a160:	and	w19, w19, w0
  40a164:	add	x0, sp, #0x40
  40a168:	stp	x20, xzr, [sp, #64]
  40a16c:	lsl	x22, x19, #4
  40a170:	add	x19, x21, x19, lsl #4
  40a174:	ldr	x1, [x21, x22]
  40a178:	ldr	w2, [x19, #8]
  40a17c:	bl	4022a0 <bsearch@plt>
  40a180:	cbz	x0, 40a224 <ferror@plt+0x7b54>
  40a184:	ldr	x1, [x23, #16]
  40a188:	mov	x20, x0
  40a18c:	cbz	x1, 40a198 <ferror@plt+0x7ac8>
  40a190:	ldr	x0, [x0, #8]
  40a194:	blr	x1
  40a198:	ldr	x0, [x21, x22]
  40a19c:	add	x1, x20, #0x10
  40a1a0:	ldr	w2, [x19, #8]
  40a1a4:	add	x2, x0, x2, lsl #4
  40a1a8:	mov	x0, x20
  40a1ac:	sub	x2, x2, x20
  40a1b0:	bl	402070 <memmove@plt>
  40a1b4:	ldp	w0, w1, [x23]
  40a1b8:	ldr	w20, [x19, #8]
  40a1bc:	sub	w0, w0, #0x1
  40a1c0:	sub	w20, w20, #0x1
  40a1c4:	str	w20, [x19, #8]
  40a1c8:	str	w0, [x23]
  40a1cc:	ldr	w0, [x19, #12]
  40a1d0:	udiv	w20, w20, w1
  40a1d4:	udiv	w0, w0, w1
  40a1d8:	add	w20, w20, #0x1
  40a1dc:	cmp	w20, w0
  40a1e0:	b.cc	40a1fc <ferror@plt+0x7b2c>  // b.lo, b.ul, b.last
  40a1e4:	mov	w0, #0x0                   	// #0
  40a1e8:	ldp	x19, x20, [sp, #16]
  40a1ec:	ldp	x21, x22, [sp, #32]
  40a1f0:	ldr	x23, [sp, #48]
  40a1f4:	ldp	x29, x30, [sp], #80
  40a1f8:	ret
  40a1fc:	ldr	x0, [x21, x22]
  40a200:	mul	w1, w1, w20
  40a204:	lsl	x1, x1, #4
  40a208:	bl	4022c0 <realloc@plt>
  40a20c:	cbz	x0, 40a1e4 <ferror@plt+0x7b14>
  40a210:	str	x0, [x21, x22]
  40a214:	ldr	w0, [x23, #4]
  40a218:	mul	w20, w0, w20
  40a21c:	str	w20, [x19, #12]
  40a220:	b	40a1e4 <ferror@plt+0x7b14>
  40a224:	mov	w0, #0xfffffffe            	// #-2
  40a228:	b	40a1e8 <ferror@plt+0x7b18>
  40a22c:	ldr	w0, [x0]
  40a230:	ret
  40a234:	str	x0, [x1]
  40a238:	mov	x0, #0xffffffff00000000    	// #-4294967296
  40a23c:	str	x0, [x1, #8]
  40a240:	ret
  40a244:	ldp	w4, w5, [x0, #8]
  40a248:	ldr	x7, [x0]
  40a24c:	add	w5, w5, #0x1
  40a250:	ubfiz	x3, x4, #4, #32
  40a254:	add	x6, x7, #0x18
  40a258:	add	x3, x6, x3
  40a25c:	ldr	w8, [x3, #8]
  40a260:	str	w5, [x0, #12]
  40a264:	cmp	w5, w8
  40a268:	b.cc	40a2a8 <ferror@plt+0x7bd8>  // b.lo, b.ul, b.last
  40a26c:	ldr	w5, [x7, #8]
  40a270:	add	w4, w4, #0x1
  40a274:	stp	w4, wzr, [x0, #8]
  40a278:	ldr	w4, [x0, #8]
  40a27c:	cmp	w4, w5
  40a280:	b.cc	40a28c <ferror@plt+0x7bbc>  // b.lo, b.ul, b.last
  40a284:	mov	w0, #0x0                   	// #0
  40a288:	ret
  40a28c:	ubfiz	x3, x4, #4, #32
  40a290:	add	x3, x6, x3
  40a294:	ldr	w7, [x3, #8]
  40a298:	cbnz	w7, 40a2a8 <ferror@plt+0x7bd8>
  40a29c:	add	w4, w4, #0x1
  40a2a0:	str	w4, [x0, #8]
  40a2a4:	b	40a278 <ferror@plt+0x7ba8>
  40a2a8:	ldr	x3, [x3]
  40a2ac:	ldr	w0, [x0, #12]
  40a2b0:	lsl	x4, x0, #4
  40a2b4:	add	x0, x3, x0, lsl #4
  40a2b8:	cbz	x2, 40a2c4 <ferror@plt+0x7bf4>
  40a2bc:	ldr	x0, [x0, #8]
  40a2c0:	str	x0, [x2]
  40a2c4:	cbz	x1, 40a2d0 <ferror@plt+0x7c00>
  40a2c8:	ldr	x0, [x3, x4]
  40a2cc:	str	x0, [x1]
  40a2d0:	mov	w0, #0x1                   	// #1
  40a2d4:	b	40a288 <ferror@plt+0x7bb8>
  40a2d8:	stp	x29, x30, [sp, #-48]!
  40a2dc:	mov	x29, sp
  40a2e0:	stp	x21, x22, [sp, #32]
  40a2e4:	ldr	x22, [x0, #8]
  40a2e8:	stp	x19, x20, [sp, #16]
  40a2ec:	cmp	x22, x1
  40a2f0:	b.cs	40a350 <ferror@plt+0x7c80>  // b.hs, b.nlast
  40a2f4:	mov	x19, x0
  40a2f8:	ldrb	w0, [x0, #16]
  40a2fc:	mov	x21, x1
  40a300:	cbz	w0, 40a328 <ferror@plt+0x7c58>
  40a304:	ldr	x0, [x19]
  40a308:	bl	4022c0 <realloc@plt>
  40a30c:	mov	x20, x0
  40a310:	cbnz	x0, 40a344 <ferror@plt+0x7c74>
  40a314:	mov	w0, #0xfffffff4            	// #-12
  40a318:	ldp	x19, x20, [sp, #16]
  40a31c:	ldp	x21, x22, [sp, #32]
  40a320:	ldp	x29, x30, [sp], #48
  40a324:	ret
  40a328:	mov	x0, x1
  40a32c:	bl	402220 <malloc@plt>
  40a330:	mov	x20, x0
  40a334:	cbz	x0, 40a314 <ferror@plt+0x7c44>
  40a338:	ldr	x1, [x19]
  40a33c:	mov	x2, x22
  40a340:	bl	402060 <memcpy@plt>
  40a344:	mov	w0, #0x1                   	// #1
  40a348:	stp	x20, x21, [x19]
  40a34c:	strb	w0, [x19, #16]
  40a350:	mov	w0, #0x0                   	// #0
  40a354:	b	40a318 <ferror@plt+0x7c48>
  40a358:	ldrb	w1, [x0, #16]
  40a35c:	cbz	w1, 40a368 <ferror@plt+0x7c98>
  40a360:	ldr	x0, [x0]
  40a364:	b	402480 <free@plt>
  40a368:	ret
  40a36c:	stp	x29, x30, [sp, #-32]!
  40a370:	mov	x29, sp
  40a374:	stp	x19, x20, [sp, #16]
  40a378:	mov	x20, x0
  40a37c:	mov	x19, x1
  40a380:	mov	x0, x1
  40a384:	bl	402220 <malloc@plt>
  40a388:	cbz	x0, 40a3a0 <ferror@plt+0x7cd0>
  40a38c:	mov	x2, x19
  40a390:	mov	x1, x20
  40a394:	ldp	x19, x20, [sp, #16]
  40a398:	ldp	x29, x30, [sp], #32
  40a39c:	b	402060 <memcpy@plt>
  40a3a0:	ldp	x19, x20, [sp, #16]
  40a3a4:	ldp	x29, x30, [sp], #32
  40a3a8:	ret
  40a3ac:	and	w1, w1, #0xff
  40a3b0:	and	w2, w2, #0xff
  40a3b4:	mov	x3, x0
  40a3b8:	ldrb	w4, [x3]
  40a3bc:	cbnz	w4, 40a3c4 <ferror@plt+0x7cf4>
  40a3c0:	ret
  40a3c4:	cmp	w4, w1
  40a3c8:	b.ne	40a3d0 <ferror@plt+0x7d00>  // b.any
  40a3cc:	strb	w2, [x3]
  40a3d0:	add	x3, x3, #0x1
  40a3d4:	b	40a3b8 <ferror@plt+0x7ce8>
  40a3d8:	mov	x3, #0x0                   	// #0
  40a3dc:	mov	w5, #0x5f                  	// #95
  40a3e0:	ldrb	w4, [x0, x3]
  40a3e4:	cmp	w4, #0x5b
  40a3e8:	b.eq	40a440 <ferror@plt+0x7d70>  // b.none
  40a3ec:	b.hi	40a404 <ferror@plt+0x7d34>  // b.pmore
  40a3f0:	cbz	w4, 40a424 <ferror@plt+0x7d54>
  40a3f4:	cmp	w4, #0x2d
  40a3f8:	b.eq	40a414 <ferror@plt+0x7d44>  // b.none
  40a3fc:	strb	w4, [x1, x3]
  40a400:	b	40a418 <ferror@plt+0x7d48>
  40a404:	cmp	w4, #0x5d
  40a408:	b.ne	40a3fc <ferror@plt+0x7d2c>  // b.any
  40a40c:	mov	w0, #0xffffffea            	// #-22
  40a410:	ret
  40a414:	strb	w5, [x1, x3]
  40a418:	add	x3, x3, #0x1
  40a41c:	cmp	x3, #0xffe
  40a420:	b.ls	40a3e0 <ferror@plt+0x7d10>  // b.plast
  40a424:	strb	wzr, [x1, x3]
  40a428:	cbz	x2, 40a430 <ferror@plt+0x7d60>
  40a42c:	str	x3, [x2]
  40a430:	mov	w0, #0x0                   	// #0
  40a434:	b	40a410 <ferror@plt+0x7d40>
  40a438:	strb	w4, [x1, x3]
  40a43c:	add	x3, x3, #0x1
  40a440:	ldrb	w4, [x0, x3]
  40a444:	cmp	w4, #0x5d
  40a448:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40a44c:	b.ne	40a438 <ferror@plt+0x7d68>  // b.any
  40a450:	cmp	w4, #0x5d
  40a454:	b.eq	40a3fc <ferror@plt+0x7d2c>  // b.none
  40a458:	b	40a40c <ferror@plt+0x7d3c>
  40a45c:	cbz	x0, 40a4e8 <ferror@plt+0x7e18>
  40a460:	stp	x29, x30, [sp, #-48]!
  40a464:	mov	x29, sp
  40a468:	stp	x19, x20, [sp, #16]
  40a46c:	mov	x20, x0
  40a470:	mov	w19, #0x0                   	// #0
  40a474:	stp	x21, x22, [sp, #32]
  40a478:	adrp	x21, 417000 <ferror@plt+0x14930>
  40a47c:	add	x21, x21, #0x6c3
  40a480:	mov	w22, #0x5f                  	// #95
  40a484:	ldrb	w2, [x20, w19, uxtw]
  40a488:	mov	w1, w19
  40a48c:	add	x0, x20, w19, uxtw
  40a490:	cbnz	w2, 40a4a8 <ferror@plt+0x7dd8>
  40a494:	mov	w0, #0x0                   	// #0
  40a498:	ldp	x19, x20, [sp, #16]
  40a49c:	ldp	x21, x22, [sp, #32]
  40a4a0:	ldp	x29, x30, [sp], #48
  40a4a4:	ret
  40a4a8:	cmp	w2, #0x5b
  40a4ac:	b.eq	40a4cc <ferror@plt+0x7dfc>  // b.none
  40a4b0:	cmp	w2, #0x5d
  40a4b4:	b.eq	40a4e0 <ferror@plt+0x7e10>  // b.none
  40a4b8:	cmp	w2, #0x2d
  40a4bc:	b.ne	40a4c4 <ferror@plt+0x7df4>  // b.any
  40a4c0:	strb	w22, [x20, x1]
  40a4c4:	add	w19, w19, #0x1
  40a4c8:	b	40a484 <ferror@plt+0x7db4>
  40a4cc:	mov	x1, x21
  40a4d0:	bl	4025d0 <strcspn@plt>
  40a4d4:	add	w19, w19, w0
  40a4d8:	ldrb	w0, [x20, w19, uxtw]
  40a4dc:	cbnz	w0, 40a4c4 <ferror@plt+0x7df4>
  40a4e0:	mov	w0, #0xffffffea            	// #-22
  40a4e4:	b	40a498 <ferror@plt+0x7dc8>
  40a4e8:	mov	w0, #0xffffffea            	// #-22
  40a4ec:	ret
  40a4f0:	mov	x4, x0
  40a4f4:	mov	x0, x1
  40a4f8:	mov	x3, #0x0                   	// #0
  40a4fc:	mov	w5, #0x5f                  	// #95
  40a500:	ldrb	w1, [x4, x3]
  40a504:	cmp	w1, #0x2d
  40a508:	b.ne	40a52c <ferror@plt+0x7e5c>  // b.any
  40a50c:	strb	w5, [x0, x3]
  40a510:	add	x3, x3, #0x1
  40a514:	cmp	x3, #0xfff
  40a518:	b.ne	40a500 <ferror@plt+0x7e30>  // b.any
  40a51c:	strb	wzr, [x0, x3]
  40a520:	cbz	x2, 40a528 <ferror@plt+0x7e58>
  40a524:	str	x3, [x2]
  40a528:	ret
  40a52c:	cmp	w1, #0x2e
  40a530:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40a534:	b.eq	40a51c <ferror@plt+0x7e4c>  // b.none
  40a538:	strb	w1, [x0, x3]
  40a53c:	b	40a510 <ferror@plt+0x7e40>
  40a540:	stp	x29, x30, [sp, #-32]!
  40a544:	mov	x29, sp
  40a548:	stp	x19, x20, [sp, #16]
  40a54c:	mov	x19, x1
  40a550:	mov	x20, x2
  40a554:	bl	402420 <basename@plt>
  40a558:	cbz	x0, 40a578 <ferror@plt+0x7ea8>
  40a55c:	ldrb	w1, [x0]
  40a560:	cbz	w1, 40a578 <ferror@plt+0x7ea8>
  40a564:	mov	x2, x20
  40a568:	mov	x1, x19
  40a56c:	ldp	x19, x20, [sp, #16]
  40a570:	ldp	x29, x30, [sp], #32
  40a574:	b	40a4f0 <ferror@plt+0x7e20>
  40a578:	mov	x0, #0x0                   	// #0
  40a57c:	ldp	x19, x20, [sp, #16]
  40a580:	ldp	x29, x30, [sp], #32
  40a584:	ret
  40a588:	stp	x29, x30, [sp, #-48]!
  40a58c:	mov	x29, sp
  40a590:	stp	x19, x20, [sp, #16]
  40a594:	adrp	x19, 42c000 <ferror@plt+0x29930>
  40a598:	mov	x20, x1
  40a59c:	add	x19, x19, #0xc68
  40a5a0:	str	x21, [sp, #32]
  40a5a4:	mov	x21, x0
  40a5a8:	ldr	x1, [x19]
  40a5ac:	cbnz	x1, 40a5c4 <ferror@plt+0x7ef4>
  40a5b0:	mov	w0, #0x0                   	// #0
  40a5b4:	ldp	x19, x20, [sp, #16]
  40a5b8:	ldr	x21, [sp, #32]
  40a5bc:	ldp	x29, x30, [sp], #48
  40a5c0:	ret
  40a5c4:	ldr	x2, [x19, #8]
  40a5c8:	cmp	x2, x20
  40a5cc:	b.cs	40a5e0 <ferror@plt+0x7f10>  // b.hs, b.nlast
  40a5d0:	sub	x2, x20, x2
  40a5d4:	add	x0, x21, x2
  40a5d8:	bl	402410 <strcmp@plt>
  40a5dc:	cbz	w0, 40a5e8 <ferror@plt+0x7f18>
  40a5e0:	add	x19, x19, #0x10
  40a5e4:	b	40a5a8 <ferror@plt+0x7ed8>
  40a5e8:	mov	w0, #0x1                   	// #1
  40a5ec:	b	40a5b4 <ferror@plt+0x7ee4>
  40a5f0:	stp	x29, x30, [sp, #-48]!
  40a5f4:	mov	x29, sp
  40a5f8:	stp	x19, x20, [sp, #16]
  40a5fc:	sub	x20, x2, #0x1
  40a600:	mov	x19, #0x0                   	// #0
  40a604:	stp	x21, x22, [sp, #32]
  40a608:	mov	w22, w0
  40a60c:	mov	x21, x1
  40a610:	mov	x2, x20
  40a614:	add	x1, x21, x19
  40a618:	mov	w0, w22
  40a61c:	bl	402560 <read@plt>
  40a620:	cmp	x0, #0x0
  40a624:	cbz	x0, 40a638 <ferror@plt+0x7f68>
  40a628:	b.le	40a644 <ferror@plt+0x7f74>
  40a62c:	sub	x20, x20, x0
  40a630:	add	x19, x19, x0
  40a634:	cbnz	x20, 40a610 <ferror@plt+0x7f40>
  40a638:	mov	x0, x19
  40a63c:	strb	wzr, [x21, x19]
  40a640:	b	40a660 <ferror@plt+0x7f90>
  40a644:	bl	402620 <__errno_location@plt>
  40a648:	ldr	w2, [x0]
  40a64c:	cmp	w2, #0xb
  40a650:	ccmp	w2, #0x4, #0x4, ne  // ne = any
  40a654:	b.eq	40a634 <ferror@plt+0x7f64>  // b.none
  40a658:	neg	w0, w2
  40a65c:	sxtw	x0, w0
  40a660:	ldp	x19, x20, [sp, #16]
  40a664:	ldp	x21, x22, [sp, #32]
  40a668:	ldp	x29, x30, [sp], #48
  40a66c:	ret
  40a670:	stp	x29, x30, [sp, #-48]!
  40a674:	mov	x29, sp
  40a678:	stp	x19, x20, [sp, #16]
  40a67c:	mov	x20, x2
  40a680:	mov	x19, #0x0                   	// #0
  40a684:	stp	x21, x22, [sp, #32]
  40a688:	mov	w21, w0
  40a68c:	mov	x22, x1
  40a690:	mov	x2, x20
  40a694:	add	x1, x22, x19
  40a698:	mov	w0, w21
  40a69c:	bl	402370 <write@plt>
  40a6a0:	cmp	x0, #0x0
  40a6a4:	cbz	x0, 40a6b8 <ferror@plt+0x7fe8>
  40a6a8:	b.le	40a6c0 <ferror@plt+0x7ff0>
  40a6ac:	sub	x20, x20, x0
  40a6b0:	add	x19, x19, x0
  40a6b4:	cbnz	x20, 40a690 <ferror@plt+0x7fc0>
  40a6b8:	mov	x0, x19
  40a6bc:	b	40a6dc <ferror@plt+0x800c>
  40a6c0:	bl	402620 <__errno_location@plt>
  40a6c4:	ldr	w2, [x0]
  40a6c8:	cmp	w2, #0xb
  40a6cc:	ccmp	w2, #0x4, #0x4, ne  // ne = any
  40a6d0:	b.eq	40a6b4 <ferror@plt+0x7fe4>  // b.none
  40a6d4:	neg	w0, w2
  40a6d8:	sxtw	x0, w0
  40a6dc:	ldp	x19, x20, [sp, #16]
  40a6e0:	ldp	x21, x22, [sp, #32]
  40a6e4:	ldp	x29, x30, [sp], #48
  40a6e8:	ret
  40a6ec:	stp	x29, x30, [sp, #-96]!
  40a6f0:	mov	x29, sp
  40a6f4:	stp	x19, x20, [sp, #16]
  40a6f8:	mov	x19, x1
  40a6fc:	mov	w20, w2
  40a700:	stp	x21, x22, [sp, #32]
  40a704:	add	x21, sp, #0x40
  40a708:	mov	x2, #0x20                  	// #32
  40a70c:	str	xzr, [x1]
  40a710:	mov	x1, x21
  40a714:	bl	40a5f0 <ferror@plt+0x7f20>
  40a718:	tbnz	w0, #31, 40a760 <ferror@plt+0x8090>
  40a71c:	bl	402620 <__errno_location@plt>
  40a720:	str	wzr, [x0]
  40a724:	mov	w2, w20
  40a728:	add	x1, sp, #0x38
  40a72c:	mov	x0, x21
  40a730:	bl	402450 <strtol@plt>
  40a734:	ldr	x22, [sp, #56]
  40a738:	mov	x20, x0
  40a73c:	cmp	x22, x21
  40a740:	b.eq	40a770 <ferror@plt+0x80a0>  // b.none
  40a744:	bl	402430 <__ctype_b_loc@plt>
  40a748:	ldrb	w1, [x22]
  40a74c:	ldr	x0, [x0]
  40a750:	ldrh	w0, [x0, x1, lsl #1]
  40a754:	tbz	w0, #13, 40a770 <ferror@plt+0x80a0>
  40a758:	mov	w0, #0x0                   	// #0
  40a75c:	str	x20, [x19]
  40a760:	ldp	x19, x20, [sp, #16]
  40a764:	ldp	x21, x22, [sp, #32]
  40a768:	ldp	x29, x30, [sp], #96
  40a76c:	ret
  40a770:	mov	w0, #0xffffffea            	// #-22
  40a774:	b	40a760 <ferror@plt+0x8090>
  40a778:	stp	x29, x30, [sp, #-80]!
  40a77c:	mov	x29, sp
  40a780:	stp	x19, x20, [sp, #16]
  40a784:	stp	x21, x22, [sp, #32]
  40a788:	mov	x22, x1
  40a78c:	stp	x23, x24, [sp, #48]
  40a790:	mov	x23, x0
  40a794:	mov	x0, #0x100                 	// #256
  40a798:	str	x25, [sp, #64]
  40a79c:	bl	402220 <malloc@plt>
  40a7a0:	mov	x19, x0
  40a7a4:	cbz	x0, 40a870 <ferror@plt+0x81a0>
  40a7a8:	mov	w21, #0x0                   	// #0
  40a7ac:	mov	w20, #0x0                   	// #0
  40a7b0:	mov	w24, #0x100                 	// #256
  40a7b4:	mov	x0, x23
  40a7b8:	bl	402300 <getc_unlocked@plt>
  40a7bc:	cmp	w0, #0xa
  40a7c0:	b.eq	40a7d8 <ferror@plt+0x8108>  // b.none
  40a7c4:	cmp	w0, #0x5c
  40a7c8:	b.eq	40a808 <ferror@plt+0x8138>  // b.none
  40a7cc:	cmn	w0, #0x1
  40a7d0:	b.ne	40a824 <ferror@plt+0x8154>  // b.any
  40a7d4:	cbz	w20, 40a870 <ferror@plt+0x81a0>
  40a7d8:	strb	wzr, [x19, w20, sxtw]
  40a7dc:	cbz	x22, 40a7f0 <ferror@plt+0x8120>
  40a7e0:	ldr	w0, [x22]
  40a7e4:	add	w21, w21, #0x1
  40a7e8:	add	w21, w0, w21
  40a7ec:	str	w21, [x22]
  40a7f0:	mov	x20, x19
  40a7f4:	mov	x19, #0x0                   	// #0
  40a7f8:	b	40a84c <ferror@plt+0x817c>
  40a7fc:	mov	x19, x20
  40a800:	mov	w20, w25
  40a804:	b	40a7b4 <ferror@plt+0x80e4>
  40a808:	mov	x0, x23
  40a80c:	bl	402300 <getc_unlocked@plt>
  40a810:	cmp	w0, #0xa
  40a814:	b.ne	40a824 <ferror@plt+0x8154>  // b.any
  40a818:	add	w21, w21, #0x1
  40a81c:	mov	w25, w20
  40a820:	b	40a800 <ferror@plt+0x8130>
  40a824:	strb	w0, [x19, w20, sxtw]
  40a828:	add	w25, w20, #0x1
  40a82c:	cmp	w24, w25
  40a830:	b.ne	40a800 <ferror@plt+0x8130>  // b.any
  40a834:	lsl	w24, w24, #1
  40a838:	mov	x0, x19
  40a83c:	sxtw	x1, w24
  40a840:	bl	4022c0 <realloc@plt>
  40a844:	mov	x20, x0
  40a848:	cbnz	x0, 40a7fc <ferror@plt+0x812c>
  40a84c:	mov	x0, x19
  40a850:	bl	402480 <free@plt>
  40a854:	mov	x0, x20
  40a858:	ldp	x19, x20, [sp, #16]
  40a85c:	ldp	x21, x22, [sp, #32]
  40a860:	ldp	x23, x24, [sp, #48]
  40a864:	ldr	x25, [sp, #64]
  40a868:	ldp	x29, x30, [sp], #80
  40a86c:	ret
  40a870:	mov	x20, #0x0                   	// #0
  40a874:	b	40a84c <ferror@plt+0x817c>
  40a878:	stp	x29, x30, [sp, #-64]!
  40a87c:	mov	x29, sp
  40a880:	stp	x19, x20, [sp, #16]
  40a884:	stp	x21, x22, [sp, #32]
  40a888:	str	x23, [sp, #48]
  40a88c:	ldrb	w1, [x0]
  40a890:	cmp	w1, #0x2f
  40a894:	b.ne	40a8c4 <ferror@plt+0x81f4>  // b.any
  40a898:	bl	4022e0 <strdup@plt>
  40a89c:	mov	x19, x0
  40a8a0:	mov	x20, #0x0                   	// #0
  40a8a4:	mov	x0, x20
  40a8a8:	bl	402480 <free@plt>
  40a8ac:	mov	x0, x19
  40a8b0:	ldp	x19, x20, [sp, #16]
  40a8b4:	ldp	x21, x22, [sp, #32]
  40a8b8:	ldr	x23, [sp, #48]
  40a8bc:	ldp	x29, x30, [sp], #64
  40a8c0:	ret
  40a8c4:	mov	x22, x0
  40a8c8:	bl	402550 <get_current_dir_name@plt>
  40a8cc:	mov	x20, x0
  40a8d0:	cbz	x0, 40a924 <ferror@plt+0x8254>
  40a8d4:	mov	x0, x22
  40a8d8:	bl	4020a0 <strlen@plt>
  40a8dc:	mov	x23, x0
  40a8e0:	mov	x0, x20
  40a8e4:	bl	4020a0 <strlen@plt>
  40a8e8:	add	x1, x23, x0
  40a8ec:	mov	x21, x0
  40a8f0:	add	x1, x1, #0x2
  40a8f4:	mov	x0, x20
  40a8f8:	bl	4022c0 <realloc@plt>
  40a8fc:	mov	x19, x0
  40a900:	cbz	x0, 40a8a4 <ferror@plt+0x81d4>
  40a904:	mov	w0, #0x2f                  	// #47
  40a908:	strb	w0, [x19, x21]
  40a90c:	add	x21, x21, #0x1
  40a910:	add	x2, x23, #0x1
  40a914:	mov	x1, x22
  40a918:	add	x0, x19, x21
  40a91c:	bl	402060 <memcpy@plt>
  40a920:	b	40a8a0 <ferror@plt+0x81d0>
  40a924:	mov	x19, #0x0                   	// #0
  40a928:	b	40a8a4 <ferror@plt+0x81d4>
  40a92c:	stp	x29, x30, [sp, #-192]!
  40a930:	mov	x29, sp
  40a934:	stp	x21, x22, [sp, #32]
  40a938:	sxtw	x21, w1
  40a93c:	mov	x1, x21
  40a940:	stp	x19, x20, [sp, #16]
  40a944:	mov	x19, x0
  40a948:	add	x22, x29, #0x40
  40a94c:	str	x23, [sp, #48]
  40a950:	mov	w23, w2
  40a954:	bl	4020f0 <strnlen@plt>
  40a958:	mov	x2, x0
  40a95c:	add	x0, x0, #0x10
  40a960:	mov	x1, x19
  40a964:	and	x0, x0, #0xfffffffffffffff0
  40a968:	sub	sp, sp, x0
  40a96c:	mov	x0, sp
  40a970:	strb	wzr, [x0, x2]
  40a974:	bl	402060 <memcpy@plt>
  40a978:	add	x21, x0, x21
  40a97c:	mov	x20, x0
  40a980:	mov	x19, x21
  40a984:	mov	x1, x22
  40a988:	mov	x0, x20
  40a98c:	bl	413908 <ferror@plt+0x11238>
  40a990:	tbnz	w0, #31, 40a9dc <ferror@plt+0x830c>
  40a994:	ldr	w0, [x29, #80]
  40a998:	and	w0, w0, #0xf000
  40a99c:	cmp	w0, #0x4, lsl #12
  40a9a0:	cset	w0, eq  // eq = none
  40a9a4:	cmp	w0, #0x0
  40a9a8:	b.le	40aa30 <ferror@plt+0x8360>
  40a9ac:	mov	x0, x19
  40a9b0:	bl	4020a0 <strlen@plt>
  40a9b4:	add	x22, x19, x0
  40a9b8:	cmp	x21, x22
  40a9bc:	b.ne	40a9ec <ferror@plt+0x831c>  // b.any
  40a9c0:	mov	w0, #0x0                   	// #0
  40a9c4:	mov	sp, x29
  40a9c8:	ldp	x19, x20, [sp, #16]
  40a9cc:	ldp	x21, x22, [sp, #32]
  40a9d0:	ldr	x23, [sp, #48]
  40a9d4:	ldp	x29, x30, [sp], #192
  40a9d8:	ret
  40a9dc:	bl	402620 <__errno_location@plt>
  40a9e0:	ldr	w0, [x0]
  40a9e4:	neg	w0, w0
  40a9e8:	b	40a9a4 <ferror@plt+0x82d4>
  40a9ec:	mov	w1, #0x2f                  	// #47
  40a9f0:	strb	w1, [x19, x0]
  40a9f4:	mov	w19, #0x2f                  	// #47
  40a9f8:	cmp	x22, x21
  40a9fc:	b.cs	40a9c0 <ferror@plt+0x82f0>  // b.hs, b.nlast
  40aa00:	mov	w1, w23
  40aa04:	mov	x0, x20
  40aa08:	bl	402680 <mkdir@plt>
  40aa0c:	tbz	w0, #31, 40aa78 <ferror@plt+0x83a8>
  40aa10:	bl	402620 <__errno_location@plt>
  40aa14:	ldr	w0, [x0]
  40aa18:	cmp	w0, #0x11
  40aa1c:	b.eq	40aa78 <ferror@plt+0x83a8>  // b.none
  40aa20:	neg	w0, w0
  40aa24:	b	40a9c4 <ferror@plt+0x82f4>
  40aa28:	mov	x22, x20
  40aa2c:	b	40a9f4 <ferror@plt+0x8324>
  40aa30:	b.eq	40aa8c <ferror@plt+0x83bc>  // b.none
  40aa34:	cmp	x19, x20
  40aa38:	b.eq	40aa28 <ferror@plt+0x8358>  // b.none
  40aa3c:	strb	wzr, [x19]
  40aa40:	cmp	x19, x20
  40aa44:	b.ls	40a984 <ferror@plt+0x82b4>  // b.plast
  40aa48:	ldrb	w0, [x19]
  40aa4c:	cmp	w0, #0x2f
  40aa50:	b.ne	40aa70 <ferror@plt+0x83a0>  // b.any
  40aa54:	ldurb	w0, [x19, #-1]
  40aa58:	cmp	w0, #0x2f
  40aa5c:	b.ne	40a984 <ferror@plt+0x82b4>  // b.any
  40aa60:	sub	x19, x19, #0x1
  40aa64:	cmp	x20, x19
  40aa68:	b.cc	40aa54 <ferror@plt+0x8384>  // b.lo, b.ul, b.last
  40aa6c:	b	40a984 <ferror@plt+0x82b4>
  40aa70:	sub	x19, x19, #0x1
  40aa74:	b	40aa40 <ferror@plt+0x8370>
  40aa78:	mov	x0, x22
  40aa7c:	bl	4020a0 <strlen@plt>
  40aa80:	add	x22, x22, x0
  40aa84:	strb	w19, [x22]
  40aa88:	b	40a9f8 <ferror@plt+0x8328>
  40aa8c:	mov	w0, #0xffffffec            	// #-20
  40aa90:	b	40a9c4 <ferror@plt+0x82f4>
  40aa94:	stp	x29, x30, [sp, #-32]!
  40aa98:	mov	x29, sp
  40aa9c:	stp	x19, x20, [sp, #16]
  40aaa0:	mov	w20, w1
  40aaa4:	mov	x19, x0
  40aaa8:	mov	w1, #0x2f                  	// #47
  40aaac:	bl	402340 <strrchr@plt>
  40aab0:	cbz	x0, 40aacc <ferror@plt+0x83fc>
  40aab4:	sub	w1, w0, w19
  40aab8:	mov	w2, w20
  40aabc:	mov	x0, x19
  40aac0:	ldp	x19, x20, [sp, #16]
  40aac4:	ldp	x29, x30, [sp], #32
  40aac8:	b	40a92c <ferror@plt+0x825c>
  40aacc:	mov	w0, #0x0                   	// #0
  40aad0:	ldp	x19, x20, [sp, #16]
  40aad4:	ldp	x29, x30, [sp], #32
  40aad8:	ret
  40aadc:	ldp	x2, x1, [x0]
  40aae0:	mov	x0, #0x3e8                 	// #1000
  40aae4:	udiv	x1, x1, x0
  40aae8:	mov	x0, #0x4240                	// #16960
  40aaec:	movk	x0, #0xf, lsl #16
  40aaf0:	madd	x0, x2, x0, x1
  40aaf4:	ret
  40aaf8:	add	x0, x0, #0x58
  40aafc:	b	40aadc <ferror@plt+0x840c>
  40ab00:	stp	x29, x30, [sp, #-80]!
  40ab04:	mov	x2, x4
  40ab08:	adrp	x1, 417000 <ferror@plt+0x14930>
  40ab0c:	mov	x29, sp
  40ab10:	stp	x19, x20, [sp, #16]
  40ab14:	mov	x19, x6
  40ab18:	mov	x20, x0
  40ab1c:	add	x1, x1, #0x6d7
  40ab20:	str	x21, [sp, #32]
  40ab24:	mov	x21, x5
  40ab28:	bl	402690 <fprintf@plt>
  40ab2c:	ldp	x0, x1, [x19]
  40ab30:	stp	x0, x1, [sp, #48]
  40ab34:	add	x2, sp, #0x30
  40ab38:	ldp	x0, x1, [x19, #16]
  40ab3c:	stp	x0, x1, [sp, #64]
  40ab40:	mov	x1, x21
  40ab44:	mov	x0, x20
  40ab48:	bl	4025e0 <vfprintf@plt>
  40ab4c:	ldp	x19, x20, [sp, #16]
  40ab50:	ldr	x21, [sp, #32]
  40ab54:	ldp	x29, x30, [sp], #80
  40ab58:	ret
  40ab5c:	stp	x29, x30, [sp, #-432]!
  40ab60:	mov	x29, sp
  40ab64:	stp	x19, x20, [sp, #16]
  40ab68:	cbz	x0, 40ab84 <ferror@plt+0x84b4>
  40ab6c:	bl	40a878 <ferror@plt+0x81a8>
  40ab70:	mov	x19, x0
  40ab74:	mov	x0, x19
  40ab78:	ldp	x19, x20, [sp, #16]
  40ab7c:	ldp	x29, x30, [sp], #432
  40ab80:	ret
  40ab84:	add	x20, sp, #0x28
  40ab88:	mov	x19, x0
  40ab8c:	mov	x0, x20
  40ab90:	bl	402630 <uname@plt>
  40ab94:	tbnz	w0, #31, 40ab74 <ferror@plt+0x84a4>
  40ab98:	adrp	x2, 417000 <ferror@plt+0x14930>
  40ab9c:	adrp	x1, 417000 <ferror@plt+0x14930>
  40aba0:	add	x3, x20, #0x82
  40aba4:	add	x2, x2, #0x6e5
  40aba8:	add	x1, x1, #0x6f2
  40abac:	add	x0, sp, #0x20
  40abb0:	bl	4021a0 <asprintf@plt>
  40abb4:	tbnz	w0, #31, 40ab74 <ferror@plt+0x84a4>
  40abb8:	ldr	x19, [sp, #32]
  40abbc:	b	40ab74 <ferror@plt+0x84a4>
  40abc0:	mov	x12, #0x1020                	// #4128
  40abc4:	sub	sp, sp, x12
  40abc8:	adrp	x4, 415000 <ferror@plt+0x12930>
  40abcc:	adrp	x2, 417000 <ferror@plt+0x14930>
  40abd0:	add	x4, x4, #0xe55
  40abd4:	add	x2, x2, #0x6f8
  40abd8:	stp	x29, x30, [sp]
  40abdc:	mov	x29, sp
  40abe0:	ldr	x3, [x0, #32]
  40abe4:	stp	x19, x20, [sp, #16]
  40abe8:	add	x19, sp, #0x20
  40abec:	mov	x20, x1
  40abf0:	mov	x1, #0x1000                	// #4096
  40abf4:	mov	x0, x19
  40abf8:	bl	4021d0 <snprintf@plt>
  40abfc:	mov	x0, x19
  40ac00:	bl	40de50 <ferror@plt+0xb780>
  40ac04:	mov	x19, x0
  40ac08:	cbz	x0, 40ac24 <ferror@plt+0x8554>
  40ac0c:	mov	x1, x20
  40ac10:	bl	40df90 <ferror@plt+0xb8c0>
  40ac14:	mov	x20, x0
  40ac18:	mov	x0, x19
  40ac1c:	mov	x19, x20
  40ac20:	bl	40defc <ferror@plt+0xb82c>
  40ac24:	mov	x0, x19
  40ac28:	mov	x12, #0x1020                	// #4128
  40ac2c:	ldp	x29, x30, [sp]
  40ac30:	ldp	x19, x20, [sp, #16]
  40ac34:	add	sp, sp, x12
  40ac38:	ret
  40ac3c:	mov	x12, #0x1020                	// #4128
  40ac40:	sub	sp, sp, x12
  40ac44:	adrp	x4, 416000 <ferror@plt+0x13930>
  40ac48:	adrp	x2, 417000 <ferror@plt+0x14930>
  40ac4c:	add	x4, x4, #0x47d
  40ac50:	add	x2, x2, #0x6f8
  40ac54:	stp	x29, x30, [sp]
  40ac58:	mov	x29, sp
  40ac5c:	ldr	x3, [x0, #32]
  40ac60:	stp	x19, x20, [sp, #16]
  40ac64:	add	x19, sp, #0x20
  40ac68:	mov	x20, x1
  40ac6c:	mov	x1, #0x1000                	// #4096
  40ac70:	mov	x0, x19
  40ac74:	bl	4021d0 <snprintf@plt>
  40ac78:	mov	x0, x19
  40ac7c:	bl	40de50 <ferror@plt+0xb780>
  40ac80:	mov	x19, x0
  40ac84:	cbz	x0, 40aca0 <ferror@plt+0x85d0>
  40ac88:	mov	x1, x20
  40ac8c:	bl	40df90 <ferror@plt+0xb8c0>
  40ac90:	mov	x20, x0
  40ac94:	mov	x0, x19
  40ac98:	mov	x19, x20
  40ac9c:	bl	40defc <ferror@plt+0xb82c>
  40aca0:	mov	x0, x19
  40aca4:	mov	x12, #0x1020                	// #4128
  40aca8:	ldp	x29, x30, [sp]
  40acac:	ldp	x19, x20, [sp, #16]
  40acb0:	add	sp, sp, x12
  40acb4:	ret
  40acb8:	stp	x29, x30, [sp, #-224]!
  40acbc:	mov	x29, sp
  40acc0:	str	q0, [sp, #80]
  40acc4:	str	q1, [sp, #96]
  40acc8:	str	q2, [sp, #112]
  40accc:	str	q3, [sp, #128]
  40acd0:	str	q4, [sp, #144]
  40acd4:	str	q5, [sp, #160]
  40acd8:	str	q6, [sp, #176]
  40acdc:	str	q7, [sp, #192]
  40ace0:	stp	x6, x7, [sp, #208]
  40ace4:	ldr	x7, [x0, #8]
  40ace8:	cbz	x7, 40ad28 <ferror@plt+0x8658>
  40acec:	add	x6, sp, #0xe0
  40acf0:	stp	x6, x6, [sp, #48]
  40acf4:	add	x6, sp, #0xd0
  40acf8:	str	x6, [sp, #64]
  40acfc:	mov	w6, #0xfffffff0            	// #-16
  40ad00:	str	w6, [sp, #72]
  40ad04:	mov	w6, #0xffffff80            	// #-128
  40ad08:	str	w6, [sp, #76]
  40ad0c:	add	x6, sp, #0x10
  40ad10:	ldp	x8, x9, [sp, #48]
  40ad14:	stp	x8, x9, [sp, #16]
  40ad18:	ldp	x8, x9, [sp, #64]
  40ad1c:	stp	x8, x9, [sp, #32]
  40ad20:	ldr	x0, [x0, #16]
  40ad24:	blr	x7
  40ad28:	ldp	x29, x30, [sp], #224
  40ad2c:	ret
  40ad30:	ldr	x0, [x0, #32]
  40ad34:	ret
  40ad38:	cbz	x0, 40ad48 <ferror@plt+0x8678>
  40ad3c:	ldr	w1, [x0]
  40ad40:	add	w1, w1, #0x1
  40ad44:	str	w1, [x0]
  40ad48:	ret
  40ad4c:	cbz	x0, 40ad58 <ferror@plt+0x8688>
  40ad50:	ldr	w0, [x0, #4]
  40ad54:	ret
  40ad58:	mov	w0, #0xffffffff            	// #-1
  40ad5c:	b	40ad54 <ferror@plt+0x8684>
  40ad60:	cbz	x0, 40adc8 <ferror@plt+0x86f8>
  40ad64:	stp	x29, x30, [sp, #-32]!
  40ad68:	mov	x29, sp
  40ad6c:	stp	x19, x20, [sp, #16]
  40ad70:	mov	x19, x0
  40ad74:	mov	x20, x1
  40ad78:	stp	x1, x2, [x0, #8]
  40ad7c:	bl	40ad4c <ferror@plt+0x867c>
  40ad80:	cmp	w0, #0x5
  40ad84:	b.le	40adbc <ferror@plt+0x86ec>
  40ad88:	mov	x6, x20
  40ad8c:	mov	x0, x19
  40ad90:	ldp	x19, x20, [sp, #16]
  40ad94:	adrp	x5, 417000 <ferror@plt+0x14930>
  40ad98:	ldp	x29, x30, [sp], #32
  40ad9c:	add	x5, x5, #0x702
  40ada0:	adrp	x4, 417000 <ferror@plt+0x14930>
  40ada4:	mov	w3, #0x16c                 	// #364
  40ada8:	add	x4, x4, #0x8c8
  40adac:	adrp	x2, 417000 <ferror@plt+0x14930>
  40adb0:	mov	w1, #0x6                   	// #6
  40adb4:	add	x2, x2, #0x729
  40adb8:	b	40acb8 <ferror@plt+0x85e8>
  40adbc:	ldp	x19, x20, [sp, #16]
  40adc0:	ldp	x29, x30, [sp], #32
  40adc4:	ret
  40adc8:	ret
  40adcc:	mov	x12, #0x1070                	// #4208
  40add0:	sub	sp, sp, x12
  40add4:	mov	w1, w1
  40add8:	stp	x29, x30, [sp, #16]
  40addc:	add	x29, sp, #0x10
  40ade0:	stp	x19, x20, [sp, #32]
  40ade4:	mov	x20, x0
  40ade8:	add	x0, x0, x1, lsl #3
  40adec:	stp	x21, x22, [sp, #48]
  40adf0:	mov	x22, x2
  40adf4:	ldr	x0, [x0, #56]
  40adf8:	stp	x23, x24, [sp, #64]
  40adfc:	mov	x23, x3
  40ae00:	stp	x25, x26, [sp, #80]
  40ae04:	str	x27, [sp, #96]
  40ae08:	cbz	x0, 40ae34 <ferror@plt+0x8764>
  40ae0c:	mov	x1, x2
  40ae10:	bl	40e58c <ferror@plt+0xbebc>
  40ae14:	mov	x19, x0
  40ae18:	mov	x25, x19
  40ae1c:	add	x27, sp, #0x70
  40ae20:	mov	w21, #0x0                   	// #0
  40ae24:	cbnz	x25, 40aeb4 <ferror@plt+0x87e4>
  40ae28:	mov	x0, x19
  40ae2c:	bl	40db88 <ferror@plt+0xb4b8>
  40ae30:	b	40ae74 <ferror@plt+0x87a4>
  40ae34:	lsl	x1, x1, #4
  40ae38:	adrp	x0, 42c000 <ferror@plt+0x29930>
  40ae3c:	add	x0, x0, #0xca8
  40ae40:	adrp	x2, 417000 <ferror@plt+0x14930>
  40ae44:	ldr	x3, [x20, #32]
  40ae48:	add	x2, x2, #0x6f8
  40ae4c:	ldr	x4, [x0, x1]
  40ae50:	add	x19, sp, #0x70
  40ae54:	mov	x1, #0x1000                	// #4096
  40ae58:	mov	x0, x19
  40ae5c:	bl	4021d0 <snprintf@plt>
  40ae60:	mov	x0, x19
  40ae64:	bl	40de50 <ferror@plt+0xb780>
  40ae68:	mov	x21, x0
  40ae6c:	cbnz	x0, 40ae9c <ferror@plt+0x87cc>
  40ae70:	mov	w21, #0xffffffda            	// #-38
  40ae74:	mov	w0, w21
  40ae78:	mov	x12, #0x1070                	// #4208
  40ae7c:	ldp	x29, x30, [sp, #16]
  40ae80:	ldp	x19, x20, [sp, #32]
  40ae84:	ldp	x21, x22, [sp, #48]
  40ae88:	ldp	x23, x24, [sp, #64]
  40ae8c:	ldp	x25, x26, [sp, #80]
  40ae90:	ldr	x27, [sp, #96]
  40ae94:	add	sp, sp, x12
  40ae98:	ret
  40ae9c:	mov	x1, x22
  40aea0:	bl	40e04c <ferror@plt+0xb97c>
  40aea4:	mov	x19, x0
  40aea8:	mov	x0, x21
  40aeac:	bl	40defc <ferror@plt+0xb82c>
  40aeb0:	b	40ae18 <ferror@plt+0x8748>
  40aeb4:	add	x26, x25, #0x10
  40aeb8:	mov	x3, x27
  40aebc:	mov	x2, x26
  40aec0:	mov	x1, x22
  40aec4:	mov	x0, x20
  40aec8:	bl	40ee40 <ferror@plt+0xc770>
  40aecc:	mov	w24, w0
  40aed0:	tbz	w0, #31, 40af40 <ferror@plt+0x8870>
  40aed4:	mov	x0, x20
  40aed8:	bl	40ad4c <ferror@plt+0x867c>
  40aedc:	cmp	w0, #0x2
  40aee0:	b.le	40af20 <ferror@plt+0x8850>
  40aee4:	neg	w0, w24
  40aee8:	bl	402310 <strerror@plt>
  40aeec:	str	x0, [sp]
  40aef0:	adrp	x5, 417000 <ferror@plt+0x14930>
  40aef4:	adrp	x4, 417000 <ferror@plt+0x14930>
  40aef8:	adrp	x2, 417000 <ferror@plt+0x14930>
  40aefc:	mov	x7, x26
  40af00:	mov	x6, x22
  40af04:	add	x5, x5, #0x73b
  40af08:	add	x4, x4, #0x8d8
  40af0c:	add	x2, x2, #0x729
  40af10:	mov	x0, x20
  40af14:	mov	w3, #0x1ca                 	// #458
  40af18:	mov	w1, #0x3                   	// #3
  40af1c:	bl	40acb8 <ferror@plt+0x85e8>
  40af20:	ldr	x0, [x23]
  40af24:	mov	w1, w21
  40af28:	mov	w21, w24
  40af2c:	bl	40bda4 <ferror@plt+0x96d4>
  40af30:	str	x0, [x23]
  40af34:	mov	x0, x19
  40af38:	bl	40db88 <ferror@plt+0xb4b8>
  40af3c:	b	40ae74 <ferror@plt+0x87a4>
  40af40:	ldr	x0, [x23]
  40af44:	add	w21, w21, #0x1
  40af48:	ldr	x1, [sp, #112]
  40af4c:	bl	40bb6c <ferror@plt+0x949c>
  40af50:	ldr	x25, [x25]
  40af54:	str	x0, [x23]
  40af58:	b	40ae24 <ferror@plt+0x8754>
  40af5c:	cbz	x0, 40af64 <ferror@plt+0x8894>
  40af60:	str	w1, [x0, #4]
  40af64:	ret
  40af68:	stp	x29, x30, [sp, #-80]!
  40af6c:	mov	x29, sp
  40af70:	stp	x19, x20, [sp, #16]
  40af74:	mov	x20, x0
  40af78:	mov	x0, #0x1                   	// #1
  40af7c:	stp	x21, x22, [sp, #32]
  40af80:	mov	x21, x1
  40af84:	mov	x1, #0x78                  	// #120
  40af88:	str	x23, [sp, #48]
  40af8c:	bl	402290 <calloc@plt>
  40af90:	mov	x19, x0
  40af94:	cbz	x0, 40b16c <ferror@plt+0x8a9c>
  40af98:	adrp	x0, 40a000 <ferror@plt+0x7930>
  40af9c:	add	x0, x0, #0xb00
  40afa0:	str	x0, [x19, #8]
  40afa4:	adrp	x0, 42c000 <ferror@plt+0x29930>
  40afa8:	ldr	x0, [x0, #4056]
  40afac:	ldr	x0, [x0]
  40afb0:	str	x0, [x19, #16]
  40afb4:	mov	x0, #0x1                   	// #1
  40afb8:	movk	x0, #0x3, lsl #32
  40afbc:	str	x0, [x19]
  40afc0:	mov	x0, x20
  40afc4:	bl	40ab5c <ferror@plt+0x848c>
  40afc8:	str	x0, [x19, #32]
  40afcc:	adrp	x0, 417000 <ferror@plt+0x14930>
  40afd0:	add	x0, x0, #0x771
  40afd4:	bl	402100 <secure_getenv@plt>
  40afd8:	mov	x22, x0
  40afdc:	cbz	x0, 40b06c <ferror@plt+0x899c>
  40afe0:	add	x1, sp, #0x48
  40afe4:	mov	w2, #0xa                   	// #10
  40afe8:	bl	402450 <strtol@plt>
  40afec:	mov	w20, w0
  40aff0:	ldr	x0, [sp, #72]
  40aff4:	ldrb	w23, [x0]
  40aff8:	cbz	w23, 40b060 <ferror@plt+0x8990>
  40affc:	bl	402430 <__ctype_b_loc@plt>
  40b000:	ubfiz	x23, x23, #1, #8
  40b004:	ldr	x0, [x0]
  40b008:	ldrh	w0, [x0, x23]
  40b00c:	tbnz	w0, #13, 40b060 <ferror@plt+0x8990>
  40b010:	adrp	x1, 417000 <ferror@plt+0x14930>
  40b014:	mov	x0, x22
  40b018:	add	x1, x1, #0x77a
  40b01c:	mov	x2, #0x3                   	// #3
  40b020:	bl	402240 <strncmp@plt>
  40b024:	cbz	w0, 40b0e4 <ferror@plt+0x8a14>
  40b028:	adrp	x1, 418000 <ferror@plt+0x15930>
  40b02c:	mov	x0, x22
  40b030:	add	x1, x1, #0x3a
  40b034:	mov	x2, #0x4                   	// #4
  40b038:	bl	402240 <strncmp@plt>
  40b03c:	cbz	w0, 40b0ec <ferror@plt+0x8a1c>
  40b040:	mov	x0, x22
  40b044:	mov	x2, #0x5                   	// #5
  40b048:	adrp	x1, 417000 <ferror@plt+0x14930>
  40b04c:	add	x1, x1, #0x77e
  40b050:	bl	402240 <strncmp@plt>
  40b054:	cmp	w0, #0x0
  40b058:	mov	w20, #0x7                   	// #7
  40b05c:	csel	w20, wzr, w20, ne  // ne = any
  40b060:	mov	w1, w20
  40b064:	mov	x0, x19
  40b068:	bl	40af5c <ferror@plt+0x888c>
  40b06c:	cbnz	x21, 40b078 <ferror@plt+0x89a8>
  40b070:	adrp	x21, 42d000 <ferror@plt+0x2a930>
  40b074:	add	x21, x21, #0x378
  40b078:	mov	x2, x21
  40b07c:	add	x1, x19, #0x28
  40b080:	mov	x0, x19
  40b084:	bl	40c624 <ferror@plt+0x9f54>
  40b088:	tbz	w0, #31, 40b0f4 <ferror@plt+0x8a24>
  40b08c:	mov	x0, x19
  40b090:	bl	40ad4c <ferror@plt+0x867c>
  40b094:	cmp	w0, #0x2
  40b098:	b.le	40b0c4 <ferror@plt+0x89f4>
  40b09c:	adrp	x5, 417000 <ferror@plt+0x14930>
  40b0a0:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b0a4:	add	x5, x5, #0x784
  40b0a8:	add	x4, x4, #0x8b4
  40b0ac:	mov	w3, #0x114                 	// #276
  40b0b0:	adrp	x2, 417000 <ferror@plt+0x14930>
  40b0b4:	mov	x0, x19
  40b0b8:	add	x2, x2, #0x729
  40b0bc:	mov	w1, #0x3                   	// #3
  40b0c0:	bl	40acb8 <ferror@plt+0x85e8>
  40b0c4:	ldr	x0, [x19, #48]
  40b0c8:	bl	402480 <free@plt>
  40b0cc:	ldr	x0, [x19, #32]
  40b0d0:	bl	402480 <free@plt>
  40b0d4:	mov	x0, x19
  40b0d8:	mov	x19, #0x0                   	// #0
  40b0dc:	bl	402480 <free@plt>
  40b0e0:	b	40b16c <ferror@plt+0x8a9c>
  40b0e4:	mov	w20, #0x3                   	// #3
  40b0e8:	b	40b060 <ferror@plt+0x8990>
  40b0ec:	mov	w20, #0x6                   	// #6
  40b0f0:	b	40b060 <ferror@plt+0x8990>
  40b0f4:	mov	x1, #0x0                   	// #0
  40b0f8:	mov	w0, #0x100                 	// #256
  40b0fc:	bl	409d64 <ferror@plt+0x7694>
  40b100:	str	x0, [x19, #48]
  40b104:	cbnz	x0, 40b130 <ferror@plt+0x8a60>
  40b108:	mov	x0, x19
  40b10c:	bl	40ad4c <ferror@plt+0x867c>
  40b110:	cmp	w0, #0x2
  40b114:	b.le	40b0c4 <ferror@plt+0x89f4>
  40b118:	adrp	x5, 417000 <ferror@plt+0x14930>
  40b11c:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b120:	add	x5, x5, #0x79d
  40b124:	add	x4, x4, #0x8b4
  40b128:	mov	w3, #0x11a                 	// #282
  40b12c:	b	40b0b0 <ferror@plt+0x89e0>
  40b130:	mov	x0, x19
  40b134:	bl	40ad4c <ferror@plt+0x867c>
  40b138:	cmp	w0, #0x5
  40b13c:	b.le	40b16c <ferror@plt+0x8a9c>
  40b140:	adrp	x5, 417000 <ferror@plt+0x14930>
  40b144:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b148:	adrp	x2, 417000 <ferror@plt+0x14930>
  40b14c:	mov	x6, x19
  40b150:	add	x5, x5, #0x7bc
  40b154:	add	x4, x4, #0x8b4
  40b158:	add	x2, x2, #0x729
  40b15c:	mov	x0, x19
  40b160:	mov	w3, #0x11e                 	// #286
  40b164:	mov	w1, #0x6                   	// #6
  40b168:	bl	40acb8 <ferror@plt+0x85e8>
  40b16c:	mov	x0, x19
  40b170:	ldp	x19, x20, [sp, #16]
  40b174:	ldp	x21, x22, [sp, #32]
  40b178:	ldr	x23, [sp, #48]
  40b17c:	ldp	x29, x30, [sp], #80
  40b180:	ret
  40b184:	ldr	x0, [x0, #48]
  40b188:	b	40a0a4 <ferror@plt+0x79d4>
  40b18c:	ldr	x0, [x0, #48]
  40b190:	mov	x3, x1
  40b194:	mov	x1, x2
  40b198:	mov	x2, x3
  40b19c:	b	409e5c <ferror@plt+0x778c>
  40b1a0:	ldr	x0, [x0, #48]
  40b1a4:	mov	x1, x2
  40b1a8:	b	40a118 <ferror@plt+0x7a48>
  40b1ac:	stp	x29, x30, [sp, #-48]!
  40b1b0:	mov	x29, sp
  40b1b4:	stp	x19, x20, [sp, #16]
  40b1b8:	mov	x19, x1
  40b1bc:	mov	x20, x0
  40b1c0:	adrp	x1, 415000 <ferror@plt+0x12930>
  40b1c4:	mov	x0, x19
  40b1c8:	add	x1, x1, #0xca8
  40b1cc:	str	x21, [sp, #32]
  40b1d0:	mov	x21, x2
  40b1d4:	mov	x2, #0x7                   	// #7
  40b1d8:	bl	402240 <strncmp@plt>
  40b1dc:	cbnz	w0, 40b200 <ferror@plt+0x8b30>
  40b1e0:	mov	x3, x21
  40b1e4:	mov	x2, x19
  40b1e8:	mov	x0, x20
  40b1ec:	mov	w1, #0x2                   	// #2
  40b1f0:	ldp	x19, x20, [sp, #16]
  40b1f4:	ldr	x21, [sp, #32]
  40b1f8:	ldp	x29, x30, [sp], #48
  40b1fc:	b	40adcc <ferror@plt+0x86fc>
  40b200:	mov	w0, #0x0                   	// #0
  40b204:	ldp	x19, x20, [sp, #16]
  40b208:	ldr	x21, [sp, #32]
  40b20c:	ldp	x29, x30, [sp], #48
  40b210:	ret
  40b214:	mov	x3, x2
  40b218:	mov	x2, x1
  40b21c:	mov	w1, #0x1                   	// #1
  40b220:	b	40adcc <ferror@plt+0x86fc>
  40b224:	stp	x29, x30, [sp, #-80]!
  40b228:	mov	x29, sp
  40b22c:	stp	x21, x22, [sp, #32]
  40b230:	mov	x22, x2
  40b234:	ldr	x2, [x2]
  40b238:	stp	x19, x20, [sp, #16]
  40b23c:	str	x23, [sp, #48]
  40b240:	cbz	x2, 40b264 <ferror@plt+0x8b94>
  40b244:	adrp	x3, 417000 <ferror@plt+0x14930>
  40b248:	adrp	x1, 417000 <ferror@plt+0x14930>
  40b24c:	adrp	x0, 417000 <ferror@plt+0x14930>
  40b250:	add	x3, x3, #0x890
  40b254:	add	x1, x1, #0x729
  40b258:	add	x0, x0, #0xf32
  40b25c:	mov	w2, #0x213                 	// #531
  40b260:	bl	402610 <__assert_fail@plt>
  40b264:	ldr	x2, [x0, #80]
  40b268:	mov	x21, x0
  40b26c:	mov	x23, x1
  40b270:	cbz	x2, 40b304 <ferror@plt+0x8c34>
  40b274:	mov	x0, x2
  40b278:	bl	40e4c8 <ferror@plt+0xbdf8>
  40b27c:	mov	x20, x0
  40b280:	cbz	x0, 40b338 <ferror@plt+0x8c68>
  40b284:	add	x2, sp, #0x48
  40b288:	mov	x1, x23
  40b28c:	mov	x0, x21
  40b290:	bl	40edc0 <ferror@plt+0xc6f0>
  40b294:	mov	w19, w0
  40b298:	tbz	w0, #31, 40b30c <ferror@plt+0x8c3c>
  40b29c:	mov	x0, x21
  40b2a0:	bl	40ad4c <ferror@plt+0x867c>
  40b2a4:	cmp	w0, #0x2
  40b2a8:	b.le	40b2e4 <ferror@plt+0x8c14>
  40b2ac:	neg	w0, w19
  40b2b0:	bl	402310 <strerror@plt>
  40b2b4:	adrp	x5, 417000 <ferror@plt+0x14930>
  40b2b8:	mov	x7, x0
  40b2bc:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b2c0:	adrp	x2, 417000 <ferror@plt+0x14930>
  40b2c4:	mov	x6, x23
  40b2c8:	add	x5, x5, #0x7cc
  40b2cc:	add	x4, x4, #0x8f9
  40b2d0:	add	x2, x2, #0x729
  40b2d4:	mov	x0, x21
  40b2d8:	mov	w3, #0x21b                 	// #539
  40b2dc:	mov	w1, #0x3                   	// #3
  40b2e0:	bl	40acb8 <ferror@plt+0x85e8>
  40b2e4:	mov	x0, x20
  40b2e8:	bl	402480 <free@plt>
  40b2ec:	mov	w0, w19
  40b2f0:	ldp	x19, x20, [sp, #16]
  40b2f4:	ldp	x21, x22, [sp, #32]
  40b2f8:	ldr	x23, [sp, #48]
  40b2fc:	ldp	x29, x30, [sp], #80
  40b300:	ret
  40b304:	bl	40abc0 <ferror@plt+0x84f0>
  40b308:	b	40b27c <ferror@plt+0x8bac>
  40b30c:	ldr	x0, [sp, #72]
  40b310:	mov	w1, #0x1                   	// #1
  40b314:	bl	40ec0c <ferror@plt+0xc53c>
  40b318:	ldr	x0, [x22]
  40b31c:	ldr	x1, [sp, #72]
  40b320:	bl	40bb6c <ferror@plt+0x949c>
  40b324:	cmp	x0, #0x0
  40b328:	str	x0, [x22]
  40b32c:	mov	w0, #0xfffffff4            	// #-12
  40b330:	csel	w19, w19, w0, ne  // ne = any
  40b334:	b	40b2e4 <ferror@plt+0x8c14>
  40b338:	mov	w19, #0x0                   	// #0
  40b33c:	b	40b2e4 <ferror@plt+0x8c14>
  40b340:	stp	x29, x30, [sp, #-32]!
  40b344:	mov	x29, sp
  40b348:	ldr	x2, [x0, #80]
  40b34c:	str	x19, [sp, #16]
  40b350:	cbz	x2, 40b378 <ferror@plt+0x8ca8>
  40b354:	mov	x0, x2
  40b358:	bl	40e4c8 <ferror@plt+0xbdf8>
  40b35c:	mov	x19, x0
  40b360:	bl	402480 <free@plt>
  40b364:	cmp	x19, #0x0
  40b368:	cset	w0, ne  // ne = any
  40b36c:	ldr	x19, [sp, #16]
  40b370:	ldp	x29, x30, [sp], #32
  40b374:	ret
  40b378:	bl	40abc0 <ferror@plt+0x84f0>
  40b37c:	b	40b35c <ferror@plt+0x8c8c>
  40b380:	ldr	x2, [x0, #56]
  40b384:	cbz	x2, 40b390 <ferror@plt+0x8cc0>
  40b388:	mov	x0, x2
  40b38c:	b	40e4c8 <ferror@plt+0xbdf8>
  40b390:	b	40ac3c <ferror@plt+0x856c>
  40b394:	stp	x29, x30, [sp, #-80]!
  40b398:	mov	x29, sp
  40b39c:	stp	x21, x22, [sp, #32]
  40b3a0:	mov	x21, x1
  40b3a4:	mov	w1, #0x3a                  	// #58
  40b3a8:	stp	x19, x20, [sp, #16]
  40b3ac:	mov	x20, x0
  40b3b0:	mov	x0, x21
  40b3b4:	str	x23, [sp, #48]
  40b3b8:	mov	x23, x2
  40b3bc:	bl	4024b0 <strchr@plt>
  40b3c0:	cbnz	x0, 40b480 <ferror@plt+0x8db0>
  40b3c4:	mov	x1, x21
  40b3c8:	mov	x0, x20
  40b3cc:	bl	40b380 <ferror@plt+0x8cb0>
  40b3d0:	mov	x22, x0
  40b3d4:	cbz	x0, 40b478 <ferror@plt+0x8da8>
  40b3d8:	add	x2, sp, #0x48
  40b3dc:	mov	x1, x21
  40b3e0:	mov	x0, x20
  40b3e4:	bl	40edc0 <ferror@plt+0xc6f0>
  40b3e8:	mov	w19, w0
  40b3ec:	tbz	w0, #31, 40b458 <ferror@plt+0x8d88>
  40b3f0:	mov	x0, x20
  40b3f4:	bl	40ad4c <ferror@plt+0x867c>
  40b3f8:	cmp	w0, #0x2
  40b3fc:	b.le	40b438 <ferror@plt+0x8d68>
  40b400:	neg	w0, w19
  40b404:	bl	402310 <strerror@plt>
  40b408:	adrp	x5, 417000 <ferror@plt+0x14930>
  40b40c:	mov	x7, x0
  40b410:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b414:	adrp	x2, 417000 <ferror@plt+0x14930>
  40b418:	mov	x6, x21
  40b41c:	add	x5, x5, #0x7cc
  40b420:	add	x4, x4, #0x91d
  40b424:	add	x2, x2, #0x729
  40b428:	mov	x0, x20
  40b42c:	mov	w3, #0x267                 	// #615
  40b430:	mov	w1, #0x3                   	// #3
  40b434:	bl	40acb8 <ferror@plt+0x85e8>
  40b438:	mov	x0, x22
  40b43c:	bl	402480 <free@plt>
  40b440:	mov	w0, w19
  40b444:	ldp	x19, x20, [sp, #16]
  40b448:	ldp	x21, x22, [sp, #32]
  40b44c:	ldr	x23, [sp, #48]
  40b450:	ldp	x29, x30, [sp], #80
  40b454:	ret
  40b458:	ldr	x0, [x23]
  40b45c:	ldr	x1, [sp, #72]
  40b460:	bl	40bb6c <ferror@plt+0x949c>
  40b464:	str	x0, [x23]
  40b468:	ldr	x0, [sp, #72]
  40b46c:	mov	x1, x22
  40b470:	bl	40f0e4 <ferror@plt+0xca14>
  40b474:	b	40b438 <ferror@plt+0x8d68>
  40b478:	mov	w19, #0x0                   	// #0
  40b47c:	b	40b438 <ferror@plt+0x8d68>
  40b480:	mov	w19, #0x0                   	// #0
  40b484:	b	40b440 <ferror@plt+0x8d70>
  40b488:	sub	sp, sp, #0x80
  40b48c:	stp	x29, x30, [sp, #16]
  40b490:	add	x29, sp, #0x10
  40b494:	stp	x25, x26, [sp, #80]
  40b498:	ldr	x26, [x0, #40]
  40b49c:	stp	x19, x20, [sp, #32]
  40b4a0:	mov	x20, x0
  40b4a4:	stp	x21, x22, [sp, #48]
  40b4a8:	mov	x21, x2
  40b4ac:	mov	w22, #0x0                   	// #0
  40b4b0:	stp	x23, x24, [sp, #64]
  40b4b4:	mov	x24, x1
  40b4b8:	ldr	x19, [x26, #8]
  40b4bc:	str	x27, [sp, #96]
  40b4c0:	add	x27, sp, #0x78
  40b4c4:	cbz	x19, 40b570 <ferror@plt+0x8ea0>
  40b4c8:	mov	x0, x19
  40b4cc:	bl	40bde4 <ferror@plt+0x9714>
  40b4d0:	mov	x23, x0
  40b4d4:	mov	x0, x19
  40b4d8:	bl	40bdf0 <ferror@plt+0x9720>
  40b4dc:	mov	x25, x0
  40b4e0:	mov	x1, x24
  40b4e4:	mov	x0, x23
  40b4e8:	mov	w2, #0x0                   	// #0
  40b4ec:	bl	4024f0 <fnmatch@plt>
  40b4f0:	cbnz	w0, 40b5a8 <ferror@plt+0x8ed8>
  40b4f4:	mov	x1, x23
  40b4f8:	mov	x3, x27
  40b4fc:	mov	x2, x25
  40b500:	mov	x0, x20
  40b504:	bl	40ee40 <ferror@plt+0xc770>
  40b508:	mov	w23, w0
  40b50c:	tbz	w0, #31, 40b594 <ferror@plt+0x8ec4>
  40b510:	mov	x0, x20
  40b514:	bl	40ad4c <ferror@plt+0x867c>
  40b518:	cmp	w0, #0x2
  40b51c:	b.le	40b55c <ferror@plt+0x8e8c>
  40b520:	neg	w0, w23
  40b524:	bl	402310 <strerror@plt>
  40b528:	str	x0, [sp]
  40b52c:	adrp	x5, 417000 <ferror@plt+0x14930>
  40b530:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b534:	adrp	x2, 417000 <ferror@plt+0x14930>
  40b538:	mov	x7, x25
  40b53c:	mov	x6, x24
  40b540:	add	x5, x5, #0x7f6
  40b544:	add	x4, x4, #0x940
  40b548:	add	x2, x2, #0x729
  40b54c:	mov	x0, x20
  40b550:	mov	w3, #0x287                 	// #647
  40b554:	mov	w1, #0x3                   	// #3
  40b558:	bl	40acb8 <ferror@plt+0x85e8>
  40b55c:	ldr	x0, [x21]
  40b560:	mov	w1, w22
  40b564:	mov	w22, w23
  40b568:	bl	40bda4 <ferror@plt+0x96d4>
  40b56c:	str	x0, [x21]
  40b570:	mov	w0, w22
  40b574:	ldp	x29, x30, [sp, #16]
  40b578:	ldp	x19, x20, [sp, #32]
  40b57c:	ldp	x21, x22, [sp, #48]
  40b580:	ldp	x23, x24, [sp, #64]
  40b584:	ldp	x25, x26, [sp, #80]
  40b588:	ldr	x27, [sp, #96]
  40b58c:	add	sp, sp, #0x80
  40b590:	ret
  40b594:	ldr	x0, [x21]
  40b598:	add	w22, w22, #0x1
  40b59c:	ldr	x1, [sp, #120]
  40b5a0:	bl	40bb6c <ferror@plt+0x949c>
  40b5a4:	str	x0, [x21]
  40b5a8:	ldr	x19, [x19]
  40b5ac:	ldr	x0, [x26, #8]
  40b5b0:	cmp	x19, x0
  40b5b4:	b.ne	40b4c4 <ferror@plt+0x8df4>  // b.any
  40b5b8:	b	40b570 <ferror@plt+0x8ea0>
  40b5bc:	stp	x29, x30, [sp, #-80]!
  40b5c0:	mov	x29, sp
  40b5c4:	stp	x21, x22, [sp, #32]
  40b5c8:	mov	x21, x2
  40b5cc:	ldr	x22, [x0, #40]
  40b5d0:	stp	x19, x20, [sp, #16]
  40b5d4:	mov	x20, x0
  40b5d8:	stp	x23, x24, [sp, #48]
  40b5dc:	mov	x23, x1
  40b5e0:	ldr	x19, [x22, #40]
  40b5e4:	cbz	x19, 40b6fc <ferror@plt+0x902c>
  40b5e8:	mov	x0, x19
  40b5ec:	bl	40be20 <ferror@plt+0x9750>
  40b5f0:	mov	x1, x23
  40b5f4:	mov	x24, x0
  40b5f8:	bl	402410 <strcmp@plt>
  40b5fc:	cbnz	w0, 40b6ec <ferror@plt+0x901c>
  40b600:	mov	x0, x19
  40b604:	bl	40be14 <ferror@plt+0x9744>
  40b608:	add	x2, sp, #0x48
  40b60c:	mov	x22, x0
  40b610:	mov	x1, x24
  40b614:	mov	x0, x20
  40b618:	bl	40edc0 <ferror@plt+0xc6f0>
  40b61c:	mov	w19, w0
  40b620:	tbz	w0, #31, 40b684 <ferror@plt+0x8fb4>
  40b624:	mov	x0, x20
  40b628:	bl	40ad4c <ferror@plt+0x867c>
  40b62c:	cmp	w0, #0x2
  40b630:	b.le	40b66c <ferror@plt+0x8f9c>
  40b634:	neg	w0, w19
  40b638:	bl	402310 <strerror@plt>
  40b63c:	adrp	x5, 417000 <ferror@plt+0x14930>
  40b640:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b644:	mov	x7, x0
  40b648:	mov	x6, x24
  40b64c:	add	x5, x5, #0x7cc
  40b650:	add	x4, x4, #0x95e
  40b654:	mov	w3, #0x2a8                 	// #680
  40b658:	adrp	x2, 417000 <ferror@plt+0x14930>
  40b65c:	mov	x0, x20
  40b660:	add	x2, x2, #0x729
  40b664:	mov	w1, #0x3                   	// #3
  40b668:	bl	40acb8 <ferror@plt+0x85e8>
  40b66c:	mov	w0, w19
  40b670:	ldp	x19, x20, [sp, #16]
  40b674:	ldp	x21, x22, [sp, #32]
  40b678:	ldp	x23, x24, [sp, #48]
  40b67c:	ldp	x29, x30, [sp], #80
  40b680:	ret
  40b684:	ldr	x0, [x21]
  40b688:	ldr	x1, [sp, #72]
  40b68c:	bl	40bb6c <ferror@plt+0x949c>
  40b690:	cbnz	x0, 40b6d4 <ferror@plt+0x9004>
  40b694:	mov	x0, x20
  40b698:	bl	40ad4c <ferror@plt+0x867c>
  40b69c:	cmp	w0, #0x2
  40b6a0:	b.le	40b6cc <ferror@plt+0x8ffc>
  40b6a4:	adrp	x5, 416000 <ferror@plt+0x13930>
  40b6a8:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b6ac:	add	x5, x5, #0x6e6
  40b6b0:	add	x4, x4, #0x95e
  40b6b4:	mov	w3, #0x2af                 	// #687
  40b6b8:	adrp	x2, 417000 <ferror@plt+0x14930>
  40b6bc:	mov	x0, x20
  40b6c0:	add	x2, x2, #0x729
  40b6c4:	mov	w1, #0x3                   	// #3
  40b6c8:	bl	40acb8 <ferror@plt+0x85e8>
  40b6cc:	mov	w19, #0xfffffff4            	// #-12
  40b6d0:	b	40b66c <ferror@plt+0x8f9c>
  40b6d4:	str	x0, [x21]
  40b6d8:	mov	x1, x22
  40b6dc:	ldr	x0, [sp, #72]
  40b6e0:	bl	40fdf0 <ferror@plt+0xd720>
  40b6e4:	mov	w19, #0x1                   	// #1
  40b6e8:	b	40b66c <ferror@plt+0x8f9c>
  40b6ec:	ldr	x19, [x19]
  40b6f0:	ldr	x0, [x22, #40]
  40b6f4:	cmp	x19, x0
  40b6f8:	b.ne	40b5e4 <ferror@plt+0x8f14>  // b.any
  40b6fc:	ldr	x19, [x22, #32]
  40b700:	cbz	x19, 40b7d4 <ferror@plt+0x9104>
  40b704:	mov	x0, x19
  40b708:	bl	40be20 <ferror@plt+0x9750>
  40b70c:	mov	x1, x23
  40b710:	mov	x24, x0
  40b714:	bl	402410 <strcmp@plt>
  40b718:	cbnz	w0, 40b7c4 <ferror@plt+0x90f4>
  40b71c:	mov	x0, x19
  40b720:	bl	40be14 <ferror@plt+0x9744>
  40b724:	add	x2, sp, #0x48
  40b728:	mov	x22, x0
  40b72c:	mov	x1, x24
  40b730:	mov	x0, x20
  40b734:	bl	40edc0 <ferror@plt+0xc6f0>
  40b738:	mov	w19, w0
  40b73c:	tbz	w0, #31, 40b778 <ferror@plt+0x90a8>
  40b740:	mov	x0, x20
  40b744:	bl	40ad4c <ferror@plt+0x867c>
  40b748:	cmp	w0, #0x2
  40b74c:	b.le	40b66c <ferror@plt+0x8f9c>
  40b750:	neg	w0, w19
  40b754:	bl	402310 <strerror@plt>
  40b758:	adrp	x5, 417000 <ferror@plt+0x14930>
  40b75c:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b760:	mov	x7, x0
  40b764:	mov	x6, x24
  40b768:	add	x5, x5, #0x7cc
  40b76c:	add	x4, x4, #0x95e
  40b770:	mov	w3, #0x2cc                 	// #716
  40b774:	b	40b658 <ferror@plt+0x8f88>
  40b778:	ldr	x0, [x21]
  40b77c:	ldr	x1, [sp, #72]
  40b780:	bl	40bb6c <ferror@plt+0x949c>
  40b784:	cbnz	x0, 40b7b0 <ferror@plt+0x90e0>
  40b788:	mov	x0, x20
  40b78c:	bl	40ad4c <ferror@plt+0x867c>
  40b790:	cmp	w0, #0x2
  40b794:	b.le	40b6cc <ferror@plt+0x8ffc>
  40b798:	adrp	x5, 416000 <ferror@plt+0x13930>
  40b79c:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b7a0:	add	x5, x5, #0x6e6
  40b7a4:	add	x4, x4, #0x95e
  40b7a8:	mov	w3, #0x2d3                 	// #723
  40b7ac:	b	40b6b8 <ferror@plt+0x8fe8>
  40b7b0:	str	x0, [x21]
  40b7b4:	mov	x1, x22
  40b7b8:	ldr	x0, [sp, #72]
  40b7bc:	bl	410248 <ferror@plt+0xdb78>
  40b7c0:	b	40b6e4 <ferror@plt+0x9014>
  40b7c4:	ldr	x19, [x19]
  40b7c8:	ldr	x0, [x22, #32]
  40b7cc:	cmp	x19, x0
  40b7d0:	b.ne	40b700 <ferror@plt+0x9030>  // b.any
  40b7d4:	mov	w19, #0x0                   	// #0
  40b7d8:	b	40b66c <ferror@plt+0x8f9c>
  40b7dc:	stp	x29, x30, [sp, #-80]!
  40b7e0:	mov	x29, sp
  40b7e4:	ldr	x0, [x0, #48]
  40b7e8:	stp	x19, x20, [sp, #16]
  40b7ec:	add	x19, sp, #0x40
  40b7f0:	add	x20, sp, #0x38
  40b7f4:	str	x21, [sp, #32]
  40b7f8:	and	w21, w1, #0xff
  40b7fc:	mov	x1, x19
  40b800:	bl	40a234 <ferror@plt+0x7b64>
  40b804:	mov	x2, x20
  40b808:	mov	x0, x19
  40b80c:	mov	x1, #0x0                   	// #0
  40b810:	bl	40a244 <ferror@plt+0x7b74>
  40b814:	tst	w0, #0xff
  40b818:	b.ne	40b82c <ferror@plt+0x915c>  // b.any
  40b81c:	ldp	x19, x20, [sp, #16]
  40b820:	ldr	x21, [sp, #32]
  40b824:	ldp	x29, x30, [sp], #80
  40b828:	ret
  40b82c:	ldr	x0, [sp, #56]
  40b830:	mov	w1, w21
  40b834:	bl	40ebfc <ferror@plt+0xc52c>
  40b838:	b	40b804 <ferror@plt+0x9134>
  40b83c:	stp	x29, x30, [sp, #-80]!
  40b840:	mov	x29, sp
  40b844:	ldr	x0, [x0, #48]
  40b848:	stp	x19, x20, [sp, #16]
  40b84c:	add	x19, sp, #0x40
  40b850:	add	x20, sp, #0x38
  40b854:	str	x21, [sp, #32]
  40b858:	and	w21, w1, #0xff
  40b85c:	mov	x1, x19
  40b860:	bl	40a234 <ferror@plt+0x7b64>
  40b864:	mov	x2, x20
  40b868:	mov	x0, x19
  40b86c:	mov	x1, #0x0                   	// #0
  40b870:	bl	40a244 <ferror@plt+0x7b74>
  40b874:	tst	w0, #0xff
  40b878:	b.ne	40b88c <ferror@plt+0x91bc>  // b.any
  40b87c:	ldp	x19, x20, [sp, #16]
  40b880:	ldr	x21, [sp, #32]
  40b884:	ldp	x29, x30, [sp], #80
  40b888:	ret
  40b88c:	ldr	x0, [sp, #56]
  40b890:	mov	w1, w21
  40b894:	bl	40ec20 <ferror@plt+0xc550>
  40b898:	b	40b864 <ferror@plt+0x9194>
  40b89c:	cbz	x0, 40b8e0 <ferror@plt+0x9210>
  40b8a0:	stp	x29, x30, [sp, #-32]!
  40b8a4:	mov	x29, sp
  40b8a8:	stp	x19, x20, [sp, #16]
  40b8ac:	add	x20, x0, #0x38
  40b8b0:	add	x19, x0, #0x58
  40b8b4:	ldr	x0, [x20]
  40b8b8:	cbz	x0, 40b8c8 <ferror@plt+0x91f8>
  40b8bc:	bl	40e434 <ferror@plt+0xbd64>
  40b8c0:	str	xzr, [x20]
  40b8c4:	str	xzr, [x20, #32]
  40b8c8:	add	x20, x20, #0x8
  40b8cc:	cmp	x20, x19
  40b8d0:	b.ne	40b8b4 <ferror@plt+0x91e4>  // b.any
  40b8d4:	ldp	x19, x20, [sp, #16]
  40b8d8:	ldp	x29, x30, [sp], #32
  40b8dc:	ret
  40b8e0:	ret
  40b8e4:	stp	x29, x30, [sp, #-32]!
  40b8e8:	mov	x29, sp
  40b8ec:	str	x19, [sp, #16]
  40b8f0:	mov	x19, x0
  40b8f4:	cbz	x0, 40b974 <ferror@plt+0x92a4>
  40b8f8:	ldr	w1, [x0]
  40b8fc:	sub	w1, w1, #0x1
  40b900:	str	w1, [x0]
  40b904:	cmp	w1, #0x0
  40b908:	b.gt	40b974 <ferror@plt+0x92a4>
  40b90c:	bl	40ad4c <ferror@plt+0x867c>
  40b910:	cmp	w0, #0x5
  40b914:	b.le	40b944 <ferror@plt+0x9274>
  40b918:	adrp	x5, 417000 <ferror@plt+0x14930>
  40b91c:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b920:	adrp	x2, 417000 <ferror@plt+0x14930>
  40b924:	mov	x6, x19
  40b928:	add	x5, x5, #0x82b
  40b92c:	add	x4, x4, #0x8bd
  40b930:	add	x2, x2, #0x729
  40b934:	mov	x0, x19
  40b938:	mov	w3, #0x14b                 	// #331
  40b93c:	mov	w1, #0x6                   	// #6
  40b940:	bl	40acb8 <ferror@plt+0x85e8>
  40b944:	mov	x0, x19
  40b948:	bl	40b89c <ferror@plt+0x91cc>
  40b94c:	ldr	x0, [x19, #48]
  40b950:	bl	409dd4 <ferror@plt+0x7704>
  40b954:	ldr	x0, [x19, #32]
  40b958:	bl	402480 <free@plt>
  40b95c:	ldr	x0, [x19, #40]
  40b960:	cbz	x0, 40b968 <ferror@plt+0x9298>
  40b964:	bl	40c524 <ferror@plt+0x9e54>
  40b968:	mov	x0, x19
  40b96c:	mov	x19, #0x0                   	// #0
  40b970:	bl	402480 <free@plt>
  40b974:	mov	x0, x19
  40b978:	ldr	x19, [sp, #16]
  40b97c:	ldp	x29, x30, [sp], #32
  40b980:	ret
  40b984:	cbz	x0, 40ba84 <ferror@plt+0x93b4>
  40b988:	mov	x12, #0x1050                	// #4176
  40b98c:	sub	sp, sp, x12
  40b990:	stp	x29, x30, [sp]
  40b994:	mov	x29, sp
  40b998:	stp	x19, x20, [sp, #16]
  40b99c:	mov	x19, x0
  40b9a0:	add	x20, x0, #0x58
  40b9a4:	stp	x21, x22, [sp, #32]
  40b9a8:	adrp	x21, 42c000 <ferror@plt+0x29930>
  40b9ac:	adrp	x22, 417000 <ferror@plt+0x14930>
  40b9b0:	add	x21, x21, #0xca8
  40b9b4:	add	x22, x22, #0x6f8
  40b9b8:	stp	x23, x24, [sp, #48]
  40b9bc:	adrp	x23, 417000 <ferror@plt+0x14930>
  40b9c0:	add	x24, sp, #0x50
  40b9c4:	add	x23, x23, #0x840
  40b9c8:	str	x25, [sp, #64]
  40b9cc:	add	x25, x0, #0x78
  40b9d0:	ldur	x0, [x20, #-32]
  40b9d4:	cbz	x0, 40ba44 <ferror@plt+0x9374>
  40b9d8:	mov	x0, x19
  40b9dc:	bl	40ad4c <ferror@plt+0x867c>
  40b9e0:	cmp	w0, #0x5
  40b9e4:	b.le	40ba10 <ferror@plt+0x9340>
  40b9e8:	ldr	x6, [x21]
  40b9ec:	adrp	x4, 417000 <ferror@plt+0x14930>
  40b9f0:	adrp	x2, 417000 <ferror@plt+0x14930>
  40b9f4:	mov	x5, x23
  40b9f8:	add	x4, x4, #0x97e
  40b9fc:	add	x2, x2, #0x729
  40ba00:	mov	x0, x19
  40ba04:	mov	w3, #0x34d                 	// #845
  40ba08:	mov	w1, #0x6                   	// #6
  40ba0c:	bl	40acb8 <ferror@plt+0x85e8>
  40ba10:	add	x20, x20, #0x8
  40ba14:	add	x21, x21, #0x10
  40ba18:	cmp	x20, x25
  40ba1c:	b.ne	40b9d0 <ferror@plt+0x9300>  // b.any
  40ba20:	mov	w0, #0x0                   	// #0
  40ba24:	mov	x12, #0x1050                	// #4176
  40ba28:	ldp	x29, x30, [sp]
  40ba2c:	ldp	x19, x20, [sp, #16]
  40ba30:	ldp	x21, x22, [sp, #32]
  40ba34:	ldp	x23, x24, [sp, #48]
  40ba38:	ldr	x25, [sp, #64]
  40ba3c:	add	sp, sp, x12
  40ba40:	ret
  40ba44:	ldr	x4, [x21]
  40ba48:	mov	x2, x22
  40ba4c:	ldr	x3, [x19, #32]
  40ba50:	mov	x1, #0x1000                	// #4096
  40ba54:	mov	x0, x24
  40ba58:	bl	4021d0 <snprintf@plt>
  40ba5c:	mov	x2, x20
  40ba60:	mov	x1, x24
  40ba64:	mov	x0, x19
  40ba68:	bl	40e228 <ferror@plt+0xbb58>
  40ba6c:	stur	x0, [x20, #-32]
  40ba70:	cbnz	x0, 40ba10 <ferror@plt+0x9340>
  40ba74:	mov	x0, x19
  40ba78:	bl	40b89c <ferror@plt+0x91cc>
  40ba7c:	mov	w0, #0xfffffff4            	// #-12
  40ba80:	b	40ba24 <ferror@plt+0x9354>
  40ba84:	mov	w0, #0xfffffffe            	// #-2
  40ba88:	ret
  40ba8c:	cbz	x0, 40bb54 <ferror@plt+0x9484>
  40ba90:	cmp	w1, #0x3
  40ba94:	b.hi	40bb5c <ferror@plt+0x948c>  // b.pmore
  40ba98:	mov	w1, w1
  40ba9c:	mov	x12, #0x1030                	// #4144
  40baa0:	sub	sp, sp, x12
  40baa4:	mov	x5, x0
  40baa8:	add	x0, x0, x1, lsl #3
  40baac:	adrp	x3, 42c000 <ferror@plt+0x29930>
  40bab0:	lsl	x1, x1, #4
  40bab4:	add	x3, x3, #0xca8
  40bab8:	stp	x29, x30, [sp]
  40babc:	mov	x29, sp
  40bac0:	ldr	x0, [x0, #56]
  40bac4:	stp	x19, x20, [sp, #16]
  40bac8:	mov	w20, w2
  40bacc:	str	x21, [sp, #32]
  40bad0:	cbz	x0, 40baec <ferror@plt+0x941c>
  40bad4:	add	x1, x3, x1
  40bad8:	ldr	x2, [x1, #8]
  40badc:	mov	w1, w20
  40bae0:	bl	40e460 <ferror@plt+0xbd90>
  40bae4:	mov	w0, #0x0                   	// #0
  40bae8:	b	40bb24 <ferror@plt+0x9454>
  40baec:	add	x21, x3, x1
  40baf0:	adrp	x2, 417000 <ferror@plt+0x14930>
  40baf4:	ldr	x4, [x3, x1]
  40baf8:	add	x2, x2, #0x6f8
  40bafc:	ldr	x3, [x5, #32]
  40bb00:	add	x19, sp, #0x30
  40bb04:	mov	x1, #0x1000                	// #4096
  40bb08:	mov	x0, x19
  40bb0c:	bl	4021d0 <snprintf@plt>
  40bb10:	mov	x0, x19
  40bb14:	bl	40de50 <ferror@plt+0xb780>
  40bb18:	mov	x19, x0
  40bb1c:	cbnz	x0, 40bb3c <ferror@plt+0x946c>
  40bb20:	mov	w0, #0xffffffda            	// #-38
  40bb24:	mov	x12, #0x1030                	// #4144
  40bb28:	ldp	x29, x30, [sp]
  40bb2c:	ldp	x19, x20, [sp, #16]
  40bb30:	ldr	x21, [sp, #32]
  40bb34:	add	sp, sp, x12
  40bb38:	ret
  40bb3c:	ldr	x2, [x21, #8]
  40bb40:	mov	w1, w20
  40bb44:	bl	40df24 <ferror@plt+0xb854>
  40bb48:	mov	x0, x19
  40bb4c:	bl	40defc <ferror@plt+0xb82c>
  40bb50:	b	40bae4 <ferror@plt+0x9414>
  40bb54:	mov	w0, #0xffffffda            	// #-38
  40bb58:	ret
  40bb5c:	mov	w0, #0xfffffffe            	// #-2
  40bb60:	ret
  40bb64:	ldr	x0, [x0, #40]
  40bb68:	ret
  40bb6c:	stp	x29, x30, [sp, #-32]!
  40bb70:	mov	x29, sp
  40bb74:	stp	x19, x20, [sp, #16]
  40bb78:	mov	x19, x0
  40bb7c:	mov	x20, x1
  40bb80:	mov	x0, #0x18                  	// #24
  40bb84:	bl	402220 <malloc@plt>
  40bb88:	cbz	x0, 40bb98 <ferror@plt+0x94c8>
  40bb8c:	str	x20, [x0, #16]
  40bb90:	cbnz	x19, 40bba4 <ferror@plt+0x94d4>
  40bb94:	stp	x0, x0, [x0]
  40bb98:	ldp	x19, x20, [sp, #16]
  40bb9c:	ldp	x29, x30, [sp], #32
  40bba0:	ret
  40bba4:	ldr	x1, [x19, #8]
  40bba8:	str	x1, [x0, #8]
  40bbac:	str	x0, [x1]
  40bbb0:	str	x19, [x0]
  40bbb4:	str	x0, [x19, #8]
  40bbb8:	mov	x0, x19
  40bbbc:	b	40bb98 <ferror@plt+0x94c8>
  40bbc0:	cbnz	x0, 40bbc8 <ferror@plt+0x94f8>
  40bbc4:	b	40bb6c <ferror@plt+0x949c>
  40bbc8:	stp	x29, x30, [sp, #-32]!
  40bbcc:	mov	x29, sp
  40bbd0:	stp	x19, x20, [sp, #16]
  40bbd4:	mov	x19, x0
  40bbd8:	mov	x20, x1
  40bbdc:	mov	x0, #0x18                  	// #24
  40bbe0:	bl	402220 <malloc@plt>
  40bbe4:	cbz	x0, 40bbfc <ferror@plt+0x952c>
  40bbe8:	ldr	x1, [x19, #8]
  40bbec:	stp	x19, x1, [x0]
  40bbf0:	str	x20, [x0, #16]
  40bbf4:	str	x0, [x1]
  40bbf8:	str	x0, [x19, #8]
  40bbfc:	ldp	x19, x20, [sp, #16]
  40bc00:	ldp	x29, x30, [sp], #32
  40bc04:	ret
  40bc08:	cbz	x0, 40bc2c <ferror@plt+0x955c>
  40bc0c:	cbz	x1, 40bc28 <ferror@plt+0x9558>
  40bc10:	ldr	x2, [x0, #8]
  40bc14:	ldr	x3, [x1, #8]
  40bc18:	str	x1, [x2]
  40bc1c:	str	x0, [x3]
  40bc20:	str	x3, [x0, #8]
  40bc24:	str	x2, [x1, #8]
  40bc28:	ret
  40bc2c:	mov	x0, x1
  40bc30:	b	40bc28 <ferror@plt+0x9558>
  40bc34:	stp	x29, x30, [sp, #-32]!
  40bc38:	mov	x29, sp
  40bc3c:	stp	x19, x20, [sp, #16]
  40bc40:	mov	x19, x0
  40bc44:	mov	x20, x1
  40bc48:	mov	x0, #0x18                  	// #24
  40bc4c:	bl	402220 <malloc@plt>
  40bc50:	cbz	x0, 40bc60 <ferror@plt+0x9590>
  40bc54:	str	x20, [x0, #16]
  40bc58:	cbnz	x19, 40bc6c <ferror@plt+0x959c>
  40bc5c:	stp	x0, x0, [x0]
  40bc60:	ldp	x19, x20, [sp, #16]
  40bc64:	ldp	x29, x30, [sp], #32
  40bc68:	ret
  40bc6c:	ldr	x1, [x19, #8]
  40bc70:	str	x1, [x0, #8]
  40bc74:	str	x0, [x1]
  40bc78:	str	x19, [x0]
  40bc7c:	str	x0, [x19, #8]
  40bc80:	b	40bc60 <ferror@plt+0x9590>
  40bc84:	cbz	x0, 40bcd0 <ferror@plt+0x9600>
  40bc88:	stp	x29, x30, [sp, #-32]!
  40bc8c:	mov	x29, sp
  40bc90:	ldr	x1, [x0, #8]
  40bc94:	str	x19, [sp, #16]
  40bc98:	cmp	x0, x1
  40bc9c:	b.eq	40bcc8 <ferror@plt+0x95f8>  // b.none
  40bca0:	ldr	x19, [x0]
  40bca4:	cmp	x0, x19
  40bca8:	b.eq	40bcc8 <ferror@plt+0x95f8>  // b.none
  40bcac:	str	x19, [x1]
  40bcb0:	str	x1, [x19, #8]
  40bcb4:	bl	402480 <free@plt>
  40bcb8:	mov	x0, x19
  40bcbc:	ldr	x19, [sp, #16]
  40bcc0:	ldp	x29, x30, [sp], #32
  40bcc4:	ret
  40bcc8:	mov	x19, #0x0                   	// #0
  40bccc:	b	40bcb4 <ferror@plt+0x95e4>
  40bcd0:	ret
  40bcd4:	cmp	x0, #0x0
  40bcd8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40bcdc:	b.eq	40bcf0 <ferror@plt+0x9620>  // b.none
  40bce0:	cmp	x0, x1
  40bce4:	b.eq	40bcf0 <ferror@plt+0x9620>  // b.none
  40bce8:	ldr	x0, [x1, #8]
  40bcec:	ret
  40bcf0:	mov	x0, #0x0                   	// #0
  40bcf4:	b	40bcec <ferror@plt+0x961c>
  40bcf8:	cmp	x0, #0x0
  40bcfc:	mov	x2, x0
  40bd00:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40bd04:	b.eq	40bd18 <ferror@plt+0x9648>  // b.none
  40bd08:	ldr	x0, [x1]
  40bd0c:	cmp	x0, x2
  40bd10:	csel	x0, x0, xzr, ne  // ne = any
  40bd14:	ret
  40bd18:	mov	x0, #0x0                   	// #0
  40bd1c:	b	40bd14 <ferror@plt+0x9644>
  40bd20:	stp	x29, x30, [sp, #-32]!
  40bd24:	mov	x29, sp
  40bd28:	stp	x19, x20, [sp, #16]
  40bd2c:	mov	x19, x0
  40bd30:	mov	x20, x1
  40bd34:	cbnz	x0, 40bd48 <ferror@plt+0x9678>
  40bd38:	mov	x0, x19
  40bd3c:	ldp	x19, x20, [sp, #16]
  40bd40:	ldp	x29, x30, [sp], #32
  40bd44:	ret
  40bd48:	ldr	x1, [x0, #16]
  40bd4c:	cmp	x1, x20
  40bd50:	b.eq	40bd84 <ferror@plt+0x96b4>  // b.none
  40bd54:	mov	x1, x0
  40bd58:	mov	x0, x19
  40bd5c:	bl	40bcf8 <ferror@plt+0x9628>
  40bd60:	b	40bd34 <ferror@plt+0x9664>
  40bd64:	ldr	x2, [x0]
  40bd68:	cmp	x0, x2
  40bd6c:	b.eq	40bd90 <ferror@plt+0x96c0>  // b.none
  40bd70:	str	x2, [x1]
  40bd74:	ldr	x19, [x0]
  40bd78:	str	x1, [x19, #8]
  40bd7c:	bl	402480 <free@plt>
  40bd80:	b	40bd38 <ferror@plt+0x9668>
  40bd84:	ldr	x1, [x0, #8]
  40bd88:	cmp	x0, x1
  40bd8c:	b.ne	40bd64 <ferror@plt+0x9694>  // b.any
  40bd90:	mov	x19, #0x0                   	// #0
  40bd94:	b	40bd7c <ferror@plt+0x96ac>
  40bd98:	cbz	x0, 40bda0 <ferror@plt+0x96d0>
  40bd9c:	ldr	x0, [x0, #8]
  40bda0:	ret
  40bda4:	stp	x29, x30, [sp, #-32]!
  40bda8:	mov	x29, sp
  40bdac:	stp	x19, x20, [sp, #16]
  40bdb0:	mov	w19, w1
  40bdb4:	mov	w20, #0x0                   	// #0
  40bdb8:	cmp	w20, w19
  40bdbc:	b.ne	40bdcc <ferror@plt+0x96fc>  // b.any
  40bdc0:	ldp	x19, x20, [sp, #16]
  40bdc4:	ldp	x29, x30, [sp], #32
  40bdc8:	ret
  40bdcc:	bl	40bd98 <ferror@plt+0x96c8>
  40bdd0:	add	w20, w20, #0x1
  40bdd4:	bl	40bc84 <ferror@plt+0x95b4>
  40bdd8:	b	40bdb8 <ferror@plt+0x96e8>
  40bddc:	ldr	x0, [x0, #16]
  40bde0:	ret
  40bde4:	ldr	x0, [x0, #16]
  40bde8:	ldr	x0, [x0]
  40bdec:	ret
  40bdf0:	ldr	x0, [x0, #16]
  40bdf4:	add	x0, x0, #0x8
  40bdf8:	ret
  40bdfc:	ldr	x0, [x0, #16]
  40be00:	ldr	x0, [x0]
  40be04:	ret
  40be08:	ldr	x0, [x0, #16]
  40be0c:	add	x0, x0, #0x8
  40be10:	ret
  40be14:	ldr	x0, [x0, #16]
  40be18:	ldr	x0, [x0]
  40be1c:	ret
  40be20:	ldr	x0, [x0, #16]
  40be24:	add	x0, x0, #0x8
  40be28:	ret
  40be2c:	ldr	x0, [x0, #16]
  40be30:	ldr	x0, [x0]
  40be34:	ret
  40be38:	stp	x29, x30, [sp, #-64]!
  40be3c:	mov	x29, sp
  40be40:	str	x23, [sp, #48]
  40be44:	ldr	x23, [x0, #16]
  40be48:	stp	x19, x20, [sp, #16]
  40be4c:	stp	x21, x22, [sp, #32]
  40be50:	ldr	w0, [x23, #24]
  40be54:	cbz	w0, 40bf94 <ferror@plt+0x98c4>
  40be58:	ldr	x20, [x23, #8]
  40be5c:	sub	w0, w0, #0x1
  40be60:	ldr	x21, [x20, x0, lsl #3]
  40be64:	mov	x0, x21
  40be68:	bl	4020a0 <strlen@plt>
  40be6c:	ldr	x19, [x20]
  40be70:	add	x21, x21, x0
  40be74:	sub	x21, x21, x19
  40be78:	add	x22, x21, #0x6
  40be7c:	ldr	w0, [x23, #28]
  40be80:	cbz	w0, 40bfa0 <ferror@plt+0x98d0>
  40be84:	ldr	x19, [x23, #16]
  40be88:	sub	w0, w0, #0x1
  40be8c:	add	x22, x22, #0x6
  40be90:	ldr	x20, [x19, x0, lsl #3]
  40be94:	mov	x0, x20
  40be98:	bl	4020a0 <strlen@plt>
  40be9c:	ldr	x19, [x19]
  40bea0:	add	x20, x20, x0
  40bea4:	sub	x20, x20, x19
  40bea8:	add	x22, x20, x22
  40beac:	mov	x0, x22
  40beb0:	bl	402220 <malloc@plt>
  40beb4:	mov	x22, x0
  40beb8:	cbz	x0, 40bf7c <ferror@plt+0x98ac>
  40bebc:	cbz	x21, 40bfbc <ferror@plt+0x98ec>
  40bec0:	adrp	x1, 417000 <ferror@plt+0x14930>
  40bec4:	add	x1, x1, #0x992
  40bec8:	add	x19, x0, #0x5
  40becc:	add	x2, x21, #0x1
  40bed0:	ldr	w0, [x1]
  40bed4:	str	w0, [x22]
  40bed8:	ldrb	w0, [x1, #4]
  40bedc:	strb	w0, [x22, #4]
  40bee0:	ldr	x0, [x23, #8]
  40bee4:	ldr	x1, [x0]
  40bee8:	mov	x0, x19
  40beec:	bl	402060 <memcpy@plt>
  40bef0:	mov	x1, x19
  40bef4:	add	x0, x19, x21
  40bef8:	mov	w2, #0x20                  	// #32
  40befc:	cmp	x1, x0
  40bf00:	b.cc	40bfa8 <ferror@plt+0x98d8>  // b.lo, b.ul, b.last
  40bf04:	add	x0, x21, #0x5
  40bf08:	add	x0, x22, x0
  40bf0c:	cmp	x19, x0
  40bf10:	csel	x21, x21, xzr, ls  // ls = plast
  40bf14:	add	x19, x19, x21
  40bf18:	cbz	x20, 40bf78 <ferror@plt+0x98a8>
  40bf1c:	adrp	x1, 417000 <ferror@plt+0x14930>
  40bf20:	add	x1, x1, #0x998
  40bf24:	add	x3, x19, #0x6
  40bf28:	add	x2, x20, #0x1
  40bf2c:	ldr	w0, [x1]
  40bf30:	str	w0, [x19]
  40bf34:	ldrh	w0, [x1, #4]
  40bf38:	strh	w0, [x19, #4]
  40bf3c:	ldr	x0, [x23, #16]
  40bf40:	ldr	x1, [x0]
  40bf44:	mov	x0, x3
  40bf48:	bl	402060 <memcpy@plt>
  40bf4c:	mov	x3, x0
  40bf50:	mov	x1, x0
  40bf54:	add	x0, x0, x20
  40bf58:	mov	w2, #0x20                  	// #32
  40bf5c:	cmp	x1, x0
  40bf60:	b.cc	40bfc4 <ferror@plt+0x98f4>  // b.lo, b.ul, b.last
  40bf64:	add	x0, x20, #0x6
  40bf68:	add	x19, x19, x0
  40bf6c:	cmp	x3, x19
  40bf70:	csel	x19, x20, xzr, ls  // ls = plast
  40bf74:	add	x19, x3, x19
  40bf78:	strb	wzr, [x19]
  40bf7c:	mov	x0, x22
  40bf80:	ldp	x19, x20, [sp, #16]
  40bf84:	ldp	x21, x22, [sp, #32]
  40bf88:	ldr	x23, [sp, #48]
  40bf8c:	ldp	x29, x30, [sp], #64
  40bf90:	ret
  40bf94:	mov	x21, #0x0                   	// #0
  40bf98:	mov	x22, #0x1                   	// #1
  40bf9c:	b	40be7c <ferror@plt+0x97ac>
  40bfa0:	mov	x20, #0x0                   	// #0
  40bfa4:	b	40beac <ferror@plt+0x97dc>
  40bfa8:	ldrb	w3, [x1]
  40bfac:	cbnz	w3, 40bfb4 <ferror@plt+0x98e4>
  40bfb0:	strb	w2, [x1]
  40bfb4:	add	x1, x1, #0x1
  40bfb8:	b	40befc <ferror@plt+0x982c>
  40bfbc:	mov	x19, x0
  40bfc0:	b	40bf18 <ferror@plt+0x9848>
  40bfc4:	ldrb	w4, [x1]
  40bfc8:	cbnz	w4, 40bfd0 <ferror@plt+0x9900>
  40bfcc:	strb	w2, [x1]
  40bfd0:	add	x1, x1, #0x1
  40bfd4:	b	40bf5c <ferror@plt+0x988c>
  40bfd8:	stp	x29, x30, [sp, #-48]!
  40bfdc:	mov	x29, sp
  40bfe0:	stp	x19, x20, [sp, #16]
  40bfe4:	mov	w20, w1
  40bfe8:	mov	x1, #0x30                  	// #48
  40bfec:	str	x21, [sp, #32]
  40bff0:	mov	x21, x0
  40bff4:	mov	x0, #0x1                   	// #1
  40bff8:	bl	402290 <calloc@plt>
  40bffc:	mov	x19, x0
  40c000:	mov	x0, x21
  40c004:	bl	40bb64 <ferror@plt+0x9494>
  40c008:	cbz	x19, 40c048 <ferror@plt+0x9978>
  40c00c:	str	w20, [x19]
  40c010:	sub	w20, w20, #0x1
  40c014:	cmp	w20, #0x4
  40c018:	b.hi	40c034 <ferror@plt+0x9964>  // b.pmore
  40c01c:	adrp	x1, 417000 <ferror@plt+0x14930>
  40c020:	add	x1, x1, #0x9a0
  40c024:	ldrb	w1, [x1, w20, uxtw]
  40c028:	adr	x2, 40c034 <ferror@plt+0x9964>
  40c02c:	add	x1, x2, w1, sxtb #2
  40c030:	br	x1
  40c034:	ldr	x0, [x0, #16]
  40c038:	str	x0, [x19, #8]
  40c03c:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40c040:	add	x0, x0, #0xddc
  40c044:	str	x0, [x19, #32]
  40c048:	mov	x0, x19
  40c04c:	ldp	x19, x20, [sp, #16]
  40c050:	ldr	x21, [sp, #32]
  40c054:	ldp	x29, x30, [sp], #48
  40c058:	ret
  40c05c:	ldr	x0, [x0, #40]
  40c060:	str	x0, [x19, #8]
  40c064:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40c068:	add	x0, x0, #0xe20
  40c06c:	str	x0, [x19, #32]
  40c070:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40c074:	add	x0, x0, #0xe14
  40c078:	str	x0, [x19, #40]
  40c07c:	b	40c048 <ferror@plt+0x9978>
  40c080:	ldr	x0, [x0, #32]
  40c084:	b	40c060 <ferror@plt+0x9990>
  40c088:	ldr	x0, [x0, #8]
  40c08c:	str	x0, [x19, #8]
  40c090:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40c094:	add	x0, x0, #0xde4
  40c098:	str	x0, [x19, #32]
  40c09c:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40c0a0:	add	x0, x0, #0xdf0
  40c0a4:	b	40c078 <ferror@plt+0x99a8>
  40c0a8:	ldr	x0, [x0, #24]
  40c0ac:	str	x0, [x19, #8]
  40c0b0:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40c0b4:	add	x0, x0, #0xe08
  40c0b8:	str	x0, [x19, #32]
  40c0bc:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40c0c0:	add	x0, x0, #0xdfc
  40c0c4:	b	40c078 <ferror@plt+0x99a8>
  40c0c8:	ldr	x0, [x0, #48]
  40c0cc:	str	x0, [x19, #8]
  40c0d0:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40c0d4:	add	x0, x0, #0xe2c
  40c0d8:	str	x0, [x19, #32]
  40c0dc:	adrp	x0, 40b000 <ferror@plt+0x8930>
  40c0e0:	add	x0, x0, #0xe38
  40c0e4:	str	x0, [x19, #40]
  40c0e8:	mov	w0, #0x1                   	// #1
  40c0ec:	strb	w0, [x19, #4]
  40c0f0:	b	40c048 <ferror@plt+0x9978>
  40c0f4:	stp	x29, x30, [sp, #-80]!
  40c0f8:	mov	x29, sp
  40c0fc:	stp	x19, x20, [sp, #16]
  40c100:	stp	x21, x22, [sp, #32]
  40c104:	mov	x22, x0
  40c108:	stp	x23, x24, [sp, #48]
  40c10c:	mov	x23, x1
  40c110:	stp	x25, x26, [sp, #64]
  40c114:	cbnz	x2, 40c1ac <ferror@plt+0x9adc>
  40c118:	mov	x0, x1
  40c11c:	bl	402420 <basename@plt>
  40c120:	mov	x21, x0
  40c124:	mov	w25, #0x1                   	// #1
  40c128:	ldr	x24, [x22]
  40c12c:	mov	w2, #0xffffffff            	// #-1
  40c130:	mov	x19, x24
  40c134:	cbnz	x19, 40c1b8 <ferror@plt+0x9ae8>
  40c138:	mov	w0, #0xffffffef            	// #-17
  40c13c:	cbz	w2, 40c194 <ferror@plt+0x9ac4>
  40c140:	mov	x0, x21
  40c144:	bl	4020a0 <strlen@plt>
  40c148:	mov	x26, x0
  40c14c:	add	x0, x0, #0x11
  40c150:	bl	402220 <malloc@plt>
  40c154:	mov	x20, x0
  40c158:	cbz	x0, 40c190 <ferror@plt+0x9ac0>
  40c15c:	mov	x1, x21
  40c160:	add	x2, x26, #0x1
  40c164:	add	x0, x0, #0x9
  40c168:	bl	402060 <memcpy@plt>
  40c16c:	str	x23, [x20]
  40c170:	mov	x1, x20
  40c174:	strb	w25, [x20, #8]
  40c178:	cbnz	x19, 40c1e8 <ferror@plt+0x9b18>
  40c17c:	mov	x0, x24
  40c180:	bl	40bb6c <ferror@plt+0x949c>
  40c184:	cbnz	x0, 40c208 <ferror@plt+0x9b38>
  40c188:	mov	x0, x20
  40c18c:	bl	402480 <free@plt>
  40c190:	mov	w0, #0xfffffff4            	// #-12
  40c194:	ldp	x19, x20, [sp, #16]
  40c198:	ldp	x21, x22, [sp, #32]
  40c19c:	ldp	x23, x24, [sp, #48]
  40c1a0:	ldp	x25, x26, [sp, #64]
  40c1a4:	ldp	x29, x30, [sp], #80
  40c1a8:	ret
  40c1ac:	mov	x21, x2
  40c1b0:	mov	w25, #0x0                   	// #0
  40c1b4:	b	40c128 <ferror@plt+0x9a58>
  40c1b8:	ldr	x1, [x19, #16]
  40c1bc:	mov	x0, x21
  40c1c0:	add	x1, x1, #0x9
  40c1c4:	bl	402410 <strcmp@plt>
  40c1c8:	mov	w2, w0
  40c1cc:	cmp	w0, #0x0
  40c1d0:	b.le	40c138 <ferror@plt+0x9a68>
  40c1d4:	ldr	x19, [x19]
  40c1d8:	cmp	x19, x24
  40c1dc:	b.ne	40c134 <ferror@plt+0x9a64>  // b.any
  40c1e0:	mov	x19, #0x0                   	// #0
  40c1e4:	b	40c140 <ferror@plt+0x9a70>
  40c1e8:	mov	x0, x19
  40c1ec:	cmp	x24, x19
  40c1f0:	b.ne	40c214 <ferror@plt+0x9b44>  // b.any
  40c1f4:	bl	40bc34 <ferror@plt+0x9564>
  40c1f8:	cbz	x0, 40c188 <ferror@plt+0x9ab8>
  40c1fc:	ldr	x1, [x22]
  40c200:	cmp	x1, x19
  40c204:	b.ne	40c20c <ferror@plt+0x9b3c>  // b.any
  40c208:	str	x0, [x22]
  40c20c:	mov	w0, #0x0                   	// #0
  40c210:	b	40c194 <ferror@plt+0x9ac4>
  40c214:	bl	40bbc0 <ferror@plt+0x94f0>
  40c218:	b	40c1f8 <ferror@plt+0x9b28>
  40c21c:	stp	x29, x30, [sp, #-80]!
  40c220:	mov	x29, sp
  40c224:	stp	x19, x20, [sp, #16]
  40c228:	stp	x21, x22, [sp, #32]
  40c22c:	mov	x22, x2
  40c230:	mov	x21, x0
  40c234:	mov	x0, x1
  40c238:	stp	x23, x24, [sp, #48]
  40c23c:	mov	x24, x1
  40c240:	str	x25, [sp, #64]
  40c244:	bl	4020a0 <strlen@plt>
  40c248:	add	x25, x0, #0x1
  40c24c:	mov	x20, x0
  40c250:	mov	x0, x22
  40c254:	bl	4020a0 <strlen@plt>
  40c258:	add	x23, x0, #0x1
  40c25c:	add	x0, x25, x23
  40c260:	add	x0, x0, #0x8
  40c264:	bl	402220 <malloc@plt>
  40c268:	mov	x19, x0
  40c26c:	cbz	x0, 40c2e8 <ferror@plt+0x9c18>
  40c270:	add	x20, x20, #0x9
  40c274:	mov	x2, x25
  40c278:	add	x20, x0, x20
  40c27c:	str	x20, [x0], #8
  40c280:	mov	x1, x24
  40c284:	bl	402060 <memcpy@plt>
  40c288:	mov	x2, x23
  40c28c:	mov	x1, x22
  40c290:	mov	x0, x20
  40c294:	bl	402060 <memcpy@plt>
  40c298:	ldr	x0, [x19]
  40c29c:	mov	w1, #0x9                   	// #9
  40c2a0:	mov	w2, #0x20                  	// #32
  40c2a4:	bl	40a3ac <ferror@plt+0x7cdc>
  40c2a8:	ldr	x0, [x21]
  40c2ac:	mov	x1, x19
  40c2b0:	bl	40bb6c <ferror@plt+0x949c>
  40c2b4:	cbz	x0, 40c2e8 <ferror@plt+0x9c18>
  40c2b8:	mov	x19, #0x0                   	// #0
  40c2bc:	mov	w20, #0x0                   	// #0
  40c2c0:	str	x0, [x21]
  40c2c4:	mov	x0, x19
  40c2c8:	bl	402480 <free@plt>
  40c2cc:	mov	w0, w20
  40c2d0:	ldp	x19, x20, [sp, #16]
  40c2d4:	ldp	x21, x22, [sp, #32]
  40c2d8:	ldp	x23, x24, [sp, #48]
  40c2dc:	ldr	x25, [sp, #64]
  40c2e0:	ldp	x29, x30, [sp], #80
  40c2e4:	ret
  40c2e8:	mov	w20, #0xfffffff4            	// #-12
  40c2ec:	b	40c2c4 <ferror@plt+0x9bf4>
  40c2f0:	stp	x29, x30, [sp, #-32]!
  40c2f4:	mov	x29, sp
  40c2f8:	stp	x19, x20, [sp, #16]
  40c2fc:	mov	x20, x0
  40c300:	mov	x0, x1
  40c304:	bl	4022e0 <strdup@plt>
  40c308:	mov	x19, x0
  40c30c:	cbz	x0, 40c344 <ferror@plt+0x9c74>
  40c310:	mov	x1, x0
  40c314:	ldr	x0, [x20]
  40c318:	bl	40bb6c <ferror@plt+0x949c>
  40c31c:	cbz	x0, 40c344 <ferror@plt+0x9c74>
  40c320:	mov	x19, #0x0                   	// #0
  40c324:	str	x0, [x20]
  40c328:	mov	w20, #0x0                   	// #0
  40c32c:	mov	x0, x19
  40c330:	bl	402480 <free@plt>
  40c334:	mov	w0, w20
  40c338:	ldp	x19, x20, [sp, #16]
  40c33c:	ldp	x29, x30, [sp], #32
  40c340:	ret
  40c344:	mov	w20, #0xfffffff4            	// #-12
  40c348:	b	40c32c <ferror@plt+0x9c5c>
  40c34c:	stp	x29, x30, [sp, #-64]!
  40c350:	cmp	x1, #0x0
  40c354:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40c358:	mov	x29, sp
  40c35c:	stp	x19, x20, [sp, #16]
  40c360:	str	x21, [sp, #32]
  40c364:	str	x3, [sp, #56]
  40c368:	b.eq	40c42c <ferror@plt+0x9d5c>  // b.none
  40c36c:	mov	x20, x1
  40c370:	mov	x19, x0
  40c374:	adrp	x1, 414000 <ferror@plt+0x11930>
  40c378:	mov	x21, x2
  40c37c:	add	x1, x1, #0x828
  40c380:	mov	x0, x20
  40c384:	bl	402410 <strcmp@plt>
  40c388:	cbnz	w0, 40c3d4 <ferror@plt+0x9d04>
  40c38c:	adrp	x1, 417000 <ferror@plt+0x14930>
  40c390:	mov	x0, x21
  40c394:	add	x1, x1, #0x9a5
  40c398:	mov	x2, #0xa                   	// #10
  40c39c:	bl	402240 <strncmp@plt>
  40c3a0:	cbnz	w0, 40c3d4 <ferror@plt+0x9d04>
  40c3a4:	adrp	x20, 417000 <ferror@plt+0x14930>
  40c3a8:	add	x21, sp, #0x38
  40c3ac:	add	x20, x20, #0x9b0
  40c3b0:	add	x19, x19, #0x10
  40c3b4:	mov	x1, x20
  40c3b8:	mov	x0, x21
  40c3bc:	bl	4023e0 <strsep@plt>
  40c3c0:	mov	x1, x0
  40c3c4:	cbz	x0, 40c42c <ferror@plt+0x9d5c>
  40c3c8:	mov	x0, x19
  40c3cc:	bl	40c2f0 <ferror@plt+0x9c20>
  40c3d0:	b	40c3b4 <ferror@plt+0x9ce4>
  40c3d4:	mov	x0, x20
  40c3d8:	bl	40a45c <ferror@plt+0x7d8c>
  40c3dc:	tbz	w0, #31, 40c41c <ferror@plt+0x9d4c>
  40c3e0:	ldr	x0, [x19]
  40c3e4:	bl	40ad4c <ferror@plt+0x867c>
  40c3e8:	cmp	w0, #0x2
  40c3ec:	b.le	40c41c <ferror@plt+0x9d4c>
  40c3f0:	ldr	x0, [x19]
  40c3f4:	adrp	x5, 417000 <ferror@plt+0x14930>
  40c3f8:	adrp	x4, 417000 <ferror@plt+0x14930>
  40c3fc:	adrp	x2, 417000 <ferror@plt+0x14930>
  40c400:	mov	x6, x20
  40c404:	add	x5, x5, #0x9b2
  40c408:	add	x4, x4, #0xb34
  40c40c:	add	x2, x2, #0x9fe
  40c410:	mov	w3, #0x1e8                 	// #488
  40c414:	mov	w1, #0x3                   	// #3
  40c418:	bl	40acb8 <ferror@plt+0x85e8>
  40c41c:	mov	x2, x21
  40c420:	mov	x1, x20
  40c424:	add	x0, x19, #0x18
  40c428:	bl	40c21c <ferror@plt+0x9b4c>
  40c42c:	ldp	x19, x20, [sp, #16]
  40c430:	ldr	x21, [sp, #32]
  40c434:	ldp	x29, x30, [sp], #64
  40c438:	ret
  40c43c:	stp	x29, x30, [sp, #-80]!
  40c440:	mov	x29, sp
  40c444:	stp	x19, x20, [sp, #16]
  40c448:	stp	x21, x22, [sp, #32]
  40c44c:	mov	x22, x1
  40c450:	mov	x21, x2
  40c454:	stp	x23, x24, [sp, #48]
  40c458:	mov	x24, x0
  40c45c:	str	x25, [sp, #64]
  40c460:	bl	4020a0 <strlen@plt>
  40c464:	add	x25, x0, #0x1
  40c468:	mov	x19, x0
  40c46c:	mov	x0, x22
  40c470:	bl	4020a0 <strlen@plt>
  40c474:	add	x23, x0, #0x1
  40c478:	add	x0, x25, x23
  40c47c:	add	x0, x0, #0x8
  40c480:	bl	402220 <malloc@plt>
  40c484:	mov	x20, x0
  40c488:	cbz	x0, 40c4f4 <ferror@plt+0x9e24>
  40c48c:	add	x19, x19, #0x9
  40c490:	mov	x2, x25
  40c494:	add	x19, x0, x19
  40c498:	str	x19, [x0], #8
  40c49c:	mov	x1, x24
  40c4a0:	bl	402060 <memcpy@plt>
  40c4a4:	mov	x1, x22
  40c4a8:	mov	x2, x23
  40c4ac:	mov	x0, x19
  40c4b0:	bl	402060 <memcpy@plt>
  40c4b4:	ldr	x0, [x21]
  40c4b8:	mov	x1, x20
  40c4bc:	bl	40bb6c <ferror@plt+0x949c>
  40c4c0:	cbz	x0, 40c4f4 <ferror@plt+0x9e24>
  40c4c4:	mov	x20, #0x0                   	// #0
  40c4c8:	mov	w19, #0x0                   	// #0
  40c4cc:	str	x0, [x21]
  40c4d0:	mov	x0, x20
  40c4d4:	bl	402480 <free@plt>
  40c4d8:	mov	w0, w19
  40c4dc:	ldp	x19, x20, [sp, #16]
  40c4e0:	ldp	x21, x22, [sp, #32]
  40c4e4:	ldp	x23, x24, [sp, #48]
  40c4e8:	ldr	x25, [sp, #64]
  40c4ec:	ldp	x29, x30, [sp], #80
  40c4f0:	ret
  40c4f4:	mov	w19, #0xfffffff4            	// #-12
  40c4f8:	b	40c4d0 <ferror@plt+0x9e00>
  40c4fc:	ldr	x0, [x0, #16]
  40c500:	ldr	w2, [x0, #24]
  40c504:	ldr	x0, [x0, #8]
  40c508:	str	w2, [x1]
  40c50c:	ret
  40c510:	ldr	x0, [x0, #16]
  40c514:	ldr	w2, [x0, #28]
  40c518:	ldr	x0, [x0, #16]
  40c51c:	str	w2, [x1]
  40c520:	ret
  40c524:	stp	x29, x30, [sp, #-32]!
  40c528:	mov	x29, sp
  40c52c:	stp	x19, x20, [sp, #16]
  40c530:	mov	x19, x0
  40c534:	ldr	x20, [x19, #8]
  40c538:	cbnz	x20, 40c57c <ferror@plt+0x9eac>
  40c53c:	ldr	x20, [x19, #16]
  40c540:	cbnz	x20, 40c594 <ferror@plt+0x9ec4>
  40c544:	ldr	x20, [x19, #24]
  40c548:	cbnz	x20, 40c5ac <ferror@plt+0x9edc>
  40c54c:	ldr	x20, [x19, #40]
  40c550:	cbnz	x20, 40c5c4 <ferror@plt+0x9ef4>
  40c554:	ldr	x20, [x19, #32]
  40c558:	cbnz	x20, 40c5dc <ferror@plt+0x9f0c>
  40c55c:	ldr	x20, [x19, #48]
  40c560:	cbnz	x20, 40c5f4 <ferror@plt+0x9f24>
  40c564:	ldr	x0, [x19, #56]
  40c568:	cbnz	x0, 40c60c <ferror@plt+0x9f3c>
  40c56c:	mov	x0, x19
  40c570:	ldp	x19, x20, [sp, #16]
  40c574:	ldp	x29, x30, [sp], #32
  40c578:	b	402480 <free@plt>
  40c57c:	ldr	x0, [x20, #16]
  40c580:	bl	402480 <free@plt>
  40c584:	mov	x0, x20
  40c588:	bl	40bc84 <ferror@plt+0x95b4>
  40c58c:	str	x0, [x19, #8]
  40c590:	b	40c534 <ferror@plt+0x9e64>
  40c594:	ldr	x0, [x20, #16]
  40c598:	bl	402480 <free@plt>
  40c59c:	mov	x0, x20
  40c5a0:	bl	40bc84 <ferror@plt+0x95b4>
  40c5a4:	str	x0, [x19, #16]
  40c5a8:	b	40c53c <ferror@plt+0x9e6c>
  40c5ac:	ldr	x0, [x20, #16]
  40c5b0:	bl	402480 <free@plt>
  40c5b4:	mov	x0, x20
  40c5b8:	bl	40bc84 <ferror@plt+0x95b4>
  40c5bc:	str	x0, [x19, #24]
  40c5c0:	b	40c544 <ferror@plt+0x9e74>
  40c5c4:	ldr	x0, [x20, #16]
  40c5c8:	bl	402480 <free@plt>
  40c5cc:	mov	x0, x20
  40c5d0:	bl	40bc84 <ferror@plt+0x95b4>
  40c5d4:	str	x0, [x19, #40]
  40c5d8:	b	40c54c <ferror@plt+0x9e7c>
  40c5dc:	ldr	x0, [x20, #16]
  40c5e0:	bl	402480 <free@plt>
  40c5e4:	mov	x0, x20
  40c5e8:	bl	40bc84 <ferror@plt+0x95b4>
  40c5ec:	str	x0, [x19, #32]
  40c5f0:	b	40c554 <ferror@plt+0x9e84>
  40c5f4:	ldr	x0, [x20, #16]
  40c5f8:	bl	402480 <free@plt>
  40c5fc:	mov	x0, x20
  40c600:	bl	40bc84 <ferror@plt+0x95b4>
  40c604:	str	x0, [x19, #48]
  40c608:	b	40c55c <ferror@plt+0x9e8c>
  40c60c:	ldr	x0, [x0, #16]
  40c610:	bl	402480 <free@plt>
  40c614:	ldr	x0, [x19, #56]
  40c618:	bl	40bc84 <ferror@plt+0x95b4>
  40c61c:	str	x0, [x19, #56]
  40c620:	b	40c564 <ferror@plt+0x9e94>
  40c624:	mov	x12, #0x1180                	// #4480
  40c628:	sub	sp, sp, x12
  40c62c:	stp	x29, x30, [sp, #16]
  40c630:	add	x29, sp, #0x10
  40c634:	stp	x19, x20, [sp, #32]
  40c638:	mov	x19, #0x0                   	// #0
  40c63c:	stp	x21, x22, [sp, #48]
  40c640:	mov	x21, x2
  40c644:	stp	x23, x24, [sp, #64]
  40c648:	mov	x23, x0
  40c64c:	stp	x25, x26, [sp, #80]
  40c650:	add	x26, sp, #0xf8
  40c654:	stp	x27, x28, [sp, #96]
  40c658:	add	x28, sp, #0x180
  40c65c:	str	x1, [sp, #120]
  40c660:	str	xzr, [sp, #248]
  40c664:	bl	40ad30 <ferror@plt+0x8660>
  40c668:	adrp	x2, 416000 <ferror@plt+0x13930>
  40c66c:	mov	x1, x0
  40c670:	add	x2, x2, #0xc94
  40c674:	mov	x0, x26
  40c678:	bl	40c0f4 <ferror@plt+0x9a24>
  40c67c:	adrp	x0, 416000 <ferror@plt+0x13930>
  40c680:	add	x0, x0, #0x605
  40c684:	str	x0, [sp, #128]
  40c688:	ldr	x20, [x21]
  40c68c:	cbnz	x20, 40c778 <ferror@plt+0xa0a8>
  40c690:	mov	x1, #0x40                  	// #64
  40c694:	mov	x0, #0x1                   	// #1
  40c698:	bl	402290 <calloc@plt>
  40c69c:	mov	x20, x0
  40c6a0:	ldr	x0, [sp, #120]
  40c6a4:	str	x20, [x0]
  40c6a8:	cbz	x20, 40d29c <ferror@plt+0xabcc>
  40c6ac:	add	x0, sp, #0xf4
  40c6b0:	str	x23, [x20]
  40c6b4:	str	x19, [x20, #56]
  40c6b8:	str	x0, [sp, #208]
  40c6bc:	adrp	x0, 417000 <ferror@plt+0x14930>
  40c6c0:	add	x0, x0, #0xa5c
  40c6c4:	str	x0, [sp, #176]
  40c6c8:	ldr	x0, [sp, #248]
  40c6cc:	cbnz	x0, 40c960 <ferror@plt+0xa290>
  40c6d0:	mov	w1, #0x80000               	// #524288
  40c6d4:	adrp	x0, 417000 <ferror@plt+0x14930>
  40c6d8:	add	x0, x0, #0xae3
  40c6dc:	bl	402230 <open@plt>
  40c6e0:	mov	w22, w0
  40c6e4:	tbnz	w0, #31, 40c750 <ferror@plt+0xa080>
  40c6e8:	add	x19, sp, #0x180
  40c6ec:	mov	x2, #0x1000                	// #4096
  40c6f0:	mov	x1, x19
  40c6f4:	bl	40a5f0 <ferror@plt+0x7f20>
  40c6f8:	mov	x21, x0
  40c6fc:	mov	w0, w22
  40c700:	bl	402320 <close@plt>
  40c704:	tbz	w21, #31, 40d270 <ferror@plt+0xaba0>
  40c708:	ldr	x0, [x20]
  40c70c:	bl	40ad4c <ferror@plt+0x867c>
  40c710:	cmp	w0, #0x2
  40c714:	b.le	40c750 <ferror@plt+0xa080>
  40c718:	ldr	x19, [x20]
  40c71c:	neg	w0, w21
  40c720:	bl	402310 <strerror@plt>
  40c724:	mov	x6, x0
  40c728:	adrp	x5, 417000 <ferror@plt+0x14930>
  40c72c:	adrp	x4, 417000 <ferror@plt+0x14930>
  40c730:	adrp	x2, 417000 <ferror@plt+0x14930>
  40c734:	add	x5, x5, #0xaf1
  40c738:	add	x4, x4, #0xb4a
  40c73c:	add	x2, x2, #0x9fe
  40c740:	mov	x0, x19
  40c744:	mov	w3, #0x200                 	// #512
  40c748:	mov	w1, #0x3                   	// #3
  40c74c:	bl	40acb8 <ferror@plt+0x85e8>
  40c750:	mov	w0, #0x0                   	// #0
  40c754:	mov	x12, #0x1180                	// #4480
  40c758:	ldp	x29, x30, [sp, #16]
  40c75c:	ldp	x19, x20, [sp, #32]
  40c760:	ldp	x21, x22, [sp, #48]
  40c764:	ldp	x23, x24, [sp, #64]
  40c768:	ldp	x25, x26, [sp, #80]
  40c76c:	ldp	x27, x28, [sp, #96]
  40c770:	add	sp, sp, x12
  40c774:	ret
  40c778:	add	x22, sp, #0x100
  40c77c:	mov	x0, x20
  40c780:	mov	x1, x22
  40c784:	bl	413908 <ferror@plt+0x11238>
  40c788:	cbz	w0, 40c7e4 <ferror@plt+0xa114>
  40c78c:	bl	402620 <__errno_location@plt>
  40c790:	ldr	w0, [x0]
  40c794:	cmp	w0, #0x0
  40c798:	b.gt	40c860 <ferror@plt+0xa190>
  40c79c:	mov	x25, #0x0                   	// #0
  40c7a0:	mov	x0, x20
  40c7a4:	bl	4020a0 <strlen@plt>
  40c7a8:	add	x24, x0, #0x1
  40c7ac:	add	x0, x0, #0x9
  40c7b0:	bl	402220 <malloc@plt>
  40c7b4:	mov	x22, x0
  40c7b8:	cbz	x0, 40d29c <ferror@plt+0xabcc>
  40c7bc:	mov	x2, x24
  40c7c0:	str	x25, [x0], #8
  40c7c4:	mov	x1, x20
  40c7c8:	bl	402060 <memcpy@plt>
  40c7cc:	mov	x1, x22
  40c7d0:	mov	x0, x19
  40c7d4:	bl	40bb6c <ferror@plt+0x949c>
  40c7d8:	cbz	x0, 40d29c <ferror@plt+0xabcc>
  40c7dc:	mov	x19, x0
  40c7e0:	b	40c860 <ferror@plt+0xa190>
  40c7e4:	mov	x0, x22
  40c7e8:	bl	40aaf8 <ferror@plt+0x8428>
  40c7ec:	mov	x25, x0
  40c7f0:	ldr	w0, [sp, #272]
  40c7f4:	and	w0, w0, #0xf000
  40c7f8:	cmp	w0, #0x4, lsl #12
  40c7fc:	b.eq	40c814 <ferror@plt+0xa144>  // b.none
  40c800:	mov	x1, x20
  40c804:	mov	x0, x26
  40c808:	mov	x2, #0x0                   	// #0
  40c80c:	bl	40c0f4 <ferror@plt+0x9a24>
  40c810:	b	40c7a0 <ferror@plt+0xa0d0>
  40c814:	mov	x0, x20
  40c818:	bl	402150 <opendir@plt>
  40c81c:	mov	x22, x0
  40c820:	cbnz	x0, 40c868 <ferror@plt+0xa198>
  40c824:	mov	x0, x23
  40c828:	bl	40ad4c <ferror@plt+0x867c>
  40c82c:	cmp	w0, #0x2
  40c830:	b.le	40c860 <ferror@plt+0xa190>
  40c834:	adrp	x5, 417000 <ferror@plt+0x14930>
  40c838:	adrp	x4, 417000 <ferror@plt+0x14930>
  40c83c:	adrp	x2, 417000 <ferror@plt+0x14930>
  40c840:	mov	x6, x20
  40c844:	add	x5, x5, #0xa17
  40c848:	add	x4, x4, #0xb8d
  40c84c:	add	x2, x2, #0x9fe
  40c850:	mov	x0, x23
  40c854:	mov	w3, #0x32b                 	// #811
  40c858:	mov	w1, #0x3                   	// #3
  40c85c:	bl	40acb8 <ferror@plt+0x85e8>
  40c860:	add	x21, x21, #0x8
  40c864:	b	40c688 <ferror@plt+0x9fb8>
  40c868:	adrp	x27, 416000 <ferror@plt+0x13930>
  40c86c:	add	x27, x27, #0x62c
  40c870:	bl	4022b0 <readdir@plt>
  40c874:	cbnz	x0, 40c884 <ferror@plt+0xa1b4>
  40c878:	mov	x0, x22
  40c87c:	bl	4022f0 <closedir@plt>
  40c880:	b	40c7a0 <ferror@plt+0xa0d0>
  40c884:	add	x24, x0, #0x13
  40c888:	ldrb	w0, [x0, #19]
  40c88c:	cmp	w0, #0x2e
  40c890:	b.eq	40c940 <ferror@plt+0xa270>  // b.none
  40c894:	mov	x0, x24
  40c898:	bl	4020a0 <strlen@plt>
  40c89c:	mov	x2, x0
  40c8a0:	cmp	x0, #0x5
  40c8a4:	b.ls	40c940 <ferror@plt+0xa270>  // b.plast
  40c8a8:	ldr	x1, [sp, #128]
  40c8ac:	sub	x0, x0, #0x5
  40c8b0:	add	x0, x24, x0
  40c8b4:	str	x2, [sp, #136]
  40c8b8:	bl	402410 <strcmp@plt>
  40c8bc:	cbz	w0, 40c8dc <ferror@plt+0xa20c>
  40c8c0:	ldr	x2, [sp, #136]
  40c8c4:	adrp	x1, 416000 <ferror@plt+0x13930>
  40c8c8:	add	x1, x1, #0xc7b
  40c8cc:	sub	x0, x2, #0x6
  40c8d0:	add	x0, x24, x0
  40c8d4:	bl	402410 <strcmp@plt>
  40c8d8:	cbnz	w0, 40c940 <ferror@plt+0xa270>
  40c8dc:	mov	x0, x22
  40c8e0:	bl	402530 <dirfd@plt>
  40c8e4:	mov	x2, x28
  40c8e8:	mov	x1, x24
  40c8ec:	mov	w3, #0x0                   	// #0
  40c8f0:	bl	413928 <ferror@plt+0x11258>
  40c8f4:	ldr	w0, [sp, #400]
  40c8f8:	and	w0, w0, #0xf000
  40c8fc:	cmp	w0, #0x4, lsl #12
  40c900:	b.ne	40c94c <ferror@plt+0xa27c>  // b.any
  40c904:	mov	x0, x23
  40c908:	bl	40ad4c <ferror@plt+0x867c>
  40c90c:	cmp	w0, #0x2
  40c910:	b.le	40c940 <ferror@plt+0xa270>
  40c914:	adrp	x4, 417000 <ferror@plt+0x14930>
  40c918:	adrp	x2, 417000 <ferror@plt+0x14930>
  40c91c:	mov	x7, x24
  40c920:	mov	x6, x20
  40c924:	mov	x5, x27
  40c928:	add	x4, x4, #0xb77
  40c92c:	add	x2, x2, #0x9fe
  40c930:	mov	x0, x23
  40c934:	mov	w3, #0x2cb                 	// #715
  40c938:	mov	w1, #0x3                   	// #3
  40c93c:	bl	40acb8 <ferror@plt+0x85e8>
  40c940:	mov	x0, x22
  40c944:	bl	4022b0 <readdir@plt>
  40c948:	b	40c874 <ferror@plt+0xa1a4>
  40c94c:	mov	x2, x24
  40c950:	mov	x1, x20
  40c954:	mov	x0, x26
  40c958:	bl	40c0f4 <ferror@plt+0x9a24>
  40c95c:	b	40c940 <ferror@plt+0xa270>
  40c960:	ldr	x24, [x0, #16]
  40c964:	ldrb	w0, [x24, #8]
  40c968:	ldr	x27, [x24]
  40c96c:	cbnz	w0, 40c9f8 <ferror@plt+0xa328>
  40c970:	add	x21, x24, #0x9
  40c974:	add	x19, sp, #0x180
  40c978:	mov	x4, x21
  40c97c:	mov	x3, x27
  40c980:	mov	x0, x19
  40c984:	adrp	x2, 417000 <ferror@plt+0x14930>
  40c988:	mov	x1, #0x1000                	// #4096
  40c98c:	add	x2, x2, #0x6f2
  40c990:	bl	4021d0 <snprintf@plt>
  40c994:	cmp	w0, #0xfff
  40c998:	b.le	40c9f4 <ferror@plt+0xa324>
  40c99c:	mov	x0, x23
  40c9a0:	bl	40ad4c <ferror@plt+0x867c>
  40c9a4:	cmp	w0, #0x2
  40c9a8:	b.le	40c9dc <ferror@plt+0xa30c>
  40c9ac:	ldr	x6, [x24]
  40c9b0:	adrp	x5, 417000 <ferror@plt+0x14930>
  40c9b4:	adrp	x4, 417000 <ferror@plt+0x14930>
  40c9b8:	adrp	x2, 417000 <ferror@plt+0x14930>
  40c9bc:	mov	x7, x21
  40c9c0:	add	x5, x5, #0xa28
  40c9c4:	add	x4, x4, #0xb9d
  40c9c8:	add	x2, x2, #0x9fe
  40c9cc:	mov	x0, x23
  40c9d0:	mov	w3, #0x36d                 	// #877
  40c9d4:	mov	w1, #0x3                   	// #3
  40c9d8:	bl	40acb8 <ferror@plt+0x85e8>
  40c9dc:	mov	x0, x24
  40c9e0:	bl	402480 <free@plt>
  40c9e4:	ldr	x0, [sp, #248]
  40c9e8:	bl	40bc84 <ferror@plt+0x95b4>
  40c9ec:	str	x0, [sp, #248]
  40c9f0:	b	40c6c8 <ferror@plt+0x9ff8>
  40c9f4:	mov	x27, x19
  40c9f8:	mov	x0, x27
  40c9fc:	mov	w1, #0x80000               	// #524288
  40ca00:	bl	402230 <open@plt>
  40ca04:	mov	w19, w0
  40ca08:	tbnz	w0, #31, 40c9dc <ferror@plt+0xa30c>
  40ca0c:	adrp	x1, 416000 <ferror@plt+0x13930>
  40ca10:	add	x1, x1, #0x7f9
  40ca14:	str	wzr, [sp, #244]
  40ca18:	ldr	x28, [x20]
  40ca1c:	bl	402270 <fdopen@plt>
  40ca20:	str	x0, [sp, #152]
  40ca24:	cbz	x0, 40ca4c <ferror@plt+0xa37c>
  40ca28:	add	x21, sp, #0x100
  40ca2c:	ldr	x0, [sp, #152]
  40ca30:	ldr	x1, [sp, #208]
  40ca34:	bl	40a778 <ferror@plt+0x80a8>
  40ca38:	str	x0, [sp, #160]
  40ca3c:	cbnz	x0, 40ca94 <ferror@plt+0xa3c4>
  40ca40:	ldr	x0, [sp, #152]
  40ca44:	bl	4021e0 <fclose@plt>
  40ca48:	b	40c9dc <ferror@plt+0xa30c>
  40ca4c:	ldr	x0, [x20]
  40ca50:	bl	40ad4c <ferror@plt+0x867c>
  40ca54:	cmp	w0, #0x2
  40ca58:	b.le	40ca88 <ferror@plt+0xa3b8>
  40ca5c:	ldr	x0, [x20]
  40ca60:	adrp	x5, 417000 <ferror@plt+0x14930>
  40ca64:	adrp	x4, 417000 <ferror@plt+0x14930>
  40ca68:	adrp	x2, 417000 <ferror@plt+0x14930>
  40ca6c:	mov	w6, w19
  40ca70:	add	x5, x5, #0xa4c
  40ca74:	add	x4, x4, #0xb65
  40ca78:	add	x2, x2, #0x9fe
  40ca7c:	mov	w3, #0x249                 	// #585
  40ca80:	mov	w1, #0x3                   	// #3
  40ca84:	bl	40acb8 <ferror@plt+0x85e8>
  40ca88:	mov	w0, w19
  40ca8c:	bl	402320 <close@plt>
  40ca90:	b	40c9dc <ferror@plt+0xa30c>
  40ca94:	ldr	x1, [sp, #160]
  40ca98:	ldrb	w2, [x1]
  40ca9c:	cmp	w2, #0x0
  40caa0:	cset	w1, eq  // eq = none
  40caa4:	cmp	w2, #0x23
  40caa8:	csinc	w1, w1, wzr, ne  // ne = any
  40caac:	cbnz	w1, 40cbe0 <ferror@plt+0xa510>
  40cab0:	adrp	x19, 416000 <ferror@plt+0x13930>
  40cab4:	add	x19, x19, #0x69c
  40cab8:	mov	x2, x21
  40cabc:	mov	x1, x19
  40cac0:	bl	402200 <strtok_r@plt>
  40cac4:	mov	x22, x0
  40cac8:	cbz	x0, 40cbe0 <ferror@plt+0xa510>
  40cacc:	adrp	x1, 414000 <ferror@plt+0x11930>
  40cad0:	add	x1, x1, #0x865
  40cad4:	bl	402410 <strcmp@plt>
  40cad8:	cbnz	w0, 40cba4 <ferror@plt+0xa4d4>
  40cadc:	mov	x1, x19
  40cae0:	mov	x2, x21
  40cae4:	mov	x0, #0x0                   	// #0
  40cae8:	bl	402200 <strtok_r@plt>
  40caec:	mov	x1, x19
  40caf0:	mov	x2, x21
  40caf4:	mov	x25, x0
  40caf8:	mov	x0, #0x0                   	// #0
  40cafc:	bl	402200 <strtok_r@plt>
  40cb00:	mov	x19, x0
  40cb04:	mov	x0, x25
  40cb08:	bl	40a45c <ferror@plt+0x7d8c>
  40cb0c:	tbnz	w0, #31, 40d160 <ferror@plt+0xaa90>
  40cb10:	mov	x0, x19
  40cb14:	bl	40a45c <ferror@plt+0x7d8c>
  40cb18:	tbnz	w0, #31, 40d160 <ferror@plt+0xaa90>
  40cb1c:	mov	x0, x25
  40cb20:	bl	4020a0 <strlen@plt>
  40cb24:	add	x22, x0, #0x1
  40cb28:	mov	x0, x19
  40cb2c:	bl	4020a0 <strlen@plt>
  40cb30:	mov	x3, x0
  40cb34:	add	x2, x0, #0x1
  40cb38:	stp	x3, x2, [sp, #120]
  40cb3c:	add	x0, x22, x2
  40cb40:	add	x0, x0, #0x8
  40cb44:	bl	402220 <malloc@plt>
  40cb48:	mov	x26, x0
  40cb4c:	cbz	x0, 40cb98 <ferror@plt+0xa4c8>
  40cb50:	ldp	x3, x2, [sp, #120]
  40cb54:	mov	x1, x19
  40cb58:	add	x3, x3, #0x9
  40cb5c:	add	x3, x0, x3
  40cb60:	str	x3, [x0], #8
  40cb64:	str	x3, [sp, #120]
  40cb68:	bl	402060 <memcpy@plt>
  40cb6c:	ldr	x3, [sp, #120]
  40cb70:	mov	x1, x25
  40cb74:	mov	x2, x22
  40cb78:	mov	x0, x3
  40cb7c:	bl	402060 <memcpy@plt>
  40cb80:	ldr	x0, [x20, #8]
  40cb84:	mov	x1, x26
  40cb88:	bl	40bb6c <ferror@plt+0x949c>
  40cb8c:	cbz	x0, 40cb98 <ferror@plt+0xa4c8>
  40cb90:	mov	x26, #0x0                   	// #0
  40cb94:	str	x0, [x20, #8]
  40cb98:	mov	x0, x26
  40cb9c:	bl	402480 <free@plt>
  40cba0:	b	40cbe0 <ferror@plt+0xa510>
  40cba4:	adrp	x1, 414000 <ferror@plt+0x11930>
  40cba8:	mov	x0, x22
  40cbac:	add	x1, x1, #0x897
  40cbb0:	bl	402410 <strcmp@plt>
  40cbb4:	cbnz	w0, 40cbec <ferror@plt+0xa51c>
  40cbb8:	mov	x1, x19
  40cbbc:	mov	x2, x21
  40cbc0:	mov	x0, #0x0                   	// #0
  40cbc4:	bl	402200 <strtok_r@plt>
  40cbc8:	mov	x19, x0
  40cbcc:	bl	40a45c <ferror@plt+0x7d8c>
  40cbd0:	tbnz	w0, #31, 40d160 <ferror@plt+0xaa90>
  40cbd4:	mov	x1, x19
  40cbd8:	add	x0, x20, #0x10
  40cbdc:	bl	40c2f0 <ferror@plt+0x9c20>
  40cbe0:	ldr	x0, [sp, #160]
  40cbe4:	bl	402480 <free@plt>
  40cbe8:	b	40ca2c <ferror@plt+0xa35c>
  40cbec:	adrp	x1, 414000 <ferror@plt+0x11930>
  40cbf0:	mov	x0, x22
  40cbf4:	add	x1, x1, #0x820
  40cbf8:	bl	402410 <strcmp@plt>
  40cbfc:	cbnz	w0, 40cc50 <ferror@plt+0xa580>
  40cc00:	mov	x1, x19
  40cc04:	mov	x2, x21
  40cc08:	mov	x0, #0x0                   	// #0
  40cc0c:	bl	402200 <strtok_r@plt>
  40cc10:	mov	x2, x21
  40cc14:	adrp	x1, 417000 <ferror@plt+0x14930>
  40cc18:	add	x1, x1, #0xb1a
  40cc1c:	mov	x19, x0
  40cc20:	mov	x0, #0x0                   	// #0
  40cc24:	bl	402200 <strtok_r@plt>
  40cc28:	mov	x25, x0
  40cc2c:	mov	x0, x19
  40cc30:	bl	40a45c <ferror@plt+0x7d8c>
  40cc34:	tbnz	w0, #31, 40d160 <ferror@plt+0xaa90>
  40cc38:	cbz	x25, 40d160 <ferror@plt+0xaa90>
  40cc3c:	mov	x2, x25
  40cc40:	mov	x1, x19
  40cc44:	add	x0, x20, #0x18
  40cc48:	bl	40c21c <ferror@plt+0x9b4c>
  40cc4c:	b	40cbe0 <ferror@plt+0xa510>
  40cc50:	adrp	x1, 414000 <ferror@plt+0x11930>
  40cc54:	mov	x0, x22
  40cc58:	add	x1, x1, #0x87d
  40cc5c:	bl	402410 <strcmp@plt>
  40cc60:	cbnz	w0, 40ccb4 <ferror@plt+0xa5e4>
  40cc64:	mov	x1, x19
  40cc68:	mov	x2, x21
  40cc6c:	mov	x0, #0x0                   	// #0
  40cc70:	bl	402200 <strtok_r@plt>
  40cc74:	mov	x2, x21
  40cc78:	adrp	x1, 417000 <ferror@plt+0x14930>
  40cc7c:	add	x1, x1, #0xb1a
  40cc80:	mov	x19, x0
  40cc84:	mov	x0, #0x0                   	// #0
  40cc88:	bl	402200 <strtok_r@plt>
  40cc8c:	mov	x25, x0
  40cc90:	mov	x0, x19
  40cc94:	bl	40a45c <ferror@plt+0x7d8c>
  40cc98:	tbnz	w0, #31, 40d160 <ferror@plt+0xaa90>
  40cc9c:	cbz	x25, 40d160 <ferror@plt+0xaa90>
  40cca0:	add	x2, x20, #0x28
  40cca4:	mov	x1, x25
  40cca8:	mov	x0, x19
  40ccac:	bl	40c43c <ferror@plt+0x9d6c>
  40ccb0:	b	40cbe0 <ferror@plt+0xa510>
  40ccb4:	adrp	x1, 414000 <ferror@plt+0x11930>
  40ccb8:	mov	x0, x22
  40ccbc:	add	x1, x1, #0x88c
  40ccc0:	bl	402410 <strcmp@plt>
  40ccc4:	cbnz	w0, 40cd0c <ferror@plt+0xa63c>
  40ccc8:	mov	x1, x19
  40cccc:	mov	x2, x21
  40ccd0:	mov	x0, #0x0                   	// #0
  40ccd4:	bl	402200 <strtok_r@plt>
  40ccd8:	mov	x2, x21
  40ccdc:	adrp	x1, 417000 <ferror@plt+0x14930>
  40cce0:	add	x1, x1, #0xb1a
  40cce4:	mov	x19, x0
  40cce8:	mov	x0, #0x0                   	// #0
  40ccec:	bl	402200 <strtok_r@plt>
  40ccf0:	mov	x25, x0
  40ccf4:	mov	x0, x19
  40ccf8:	bl	40a45c <ferror@plt+0x7d8c>
  40ccfc:	tbnz	w0, #31, 40d160 <ferror@plt+0xaa90>
  40cd00:	cbz	x25, 40d160 <ferror@plt+0xaa90>
  40cd04:	add	x2, x20, #0x20
  40cd08:	b	40cca4 <ferror@plt+0xa5d4>
  40cd0c:	adrp	x1, 416000 <ferror@plt+0x13930>
  40cd10:	mov	x0, x22
  40cd14:	add	x1, x1, #0xc9c
  40cd18:	bl	402410 <strcmp@plt>
  40cd1c:	cbnz	w0, 40d0f4 <ferror@plt+0xaa24>
  40cd20:	mov	x1, x19
  40cd24:	mov	x2, x21
  40cd28:	mov	x0, #0x0                   	// #0
  40cd2c:	bl	402200 <strtok_r@plt>
  40cd30:	mov	x2, x21
  40cd34:	adrp	x1, 417000 <ferror@plt+0x14930>
  40cd38:	add	x1, x1, #0xb1a
  40cd3c:	mov	x25, x0
  40cd40:	mov	x0, #0x0                   	// #0
  40cd44:	bl	402200 <strtok_r@plt>
  40cd48:	mov	x19, x0
  40cd4c:	mov	x0, x25
  40cd50:	bl	40a45c <ferror@plt+0x7d8c>
  40cd54:	tbnz	w0, #31, 40d160 <ferror@plt+0xaa90>
  40cd58:	cbz	x19, 40d160 <ferror@plt+0xaa90>
  40cd5c:	mov	x0, x25
  40cd60:	bl	4020a0 <strlen@plt>
  40cd64:	add	x1, x0, #0x21
  40cd68:	add	x0, x0, #0x1
  40cd6c:	str	x0, [sp, #168]
  40cd70:	mov	x4, x19
  40cd74:	ldr	x0, [x20]
  40cd78:	mov	x2, x19
  40cd7c:	mov	w22, #0x0                   	// #0
  40cd80:	mov	x26, #0x0                   	// #0
  40cd84:	str	wzr, [sp, #128]
  40cd88:	str	wzr, [sp, #136]
  40cd8c:	str	wzr, [sp, #144]
  40cd90:	str	x1, [sp, #184]
  40cd94:	str	x0, [sp, #192]
  40cd98:	adrp	x0, 417000 <ferror@plt+0x14930>
  40cd9c:	add	x0, x0, #0xa57
  40cda0:	str	x0, [sp, #200]
  40cda4:	mov	x5, x2
  40cda8:	ldrb	w0, [x5], #1
  40cdac:	str	w0, [sp, #120]
  40cdb0:	cbz	w0, 40cdec <ferror@plt+0xa71c>
  40cdb4:	stp	x2, x4, [sp, #216]
  40cdb8:	str	x5, [sp, #232]
  40cdbc:	bl	402430 <__ctype_b_loc@plt>
  40cdc0:	ldr	x1, [sp, #120]
  40cdc4:	ldr	x0, [x0]
  40cdc8:	ubfiz	x1, x1, #1, #8
  40cdcc:	ldp	x4, x5, [sp, #224]
  40cdd0:	ldrh	w0, [x0, x1]
  40cdd4:	tbz	w0, #13, 40cea8 <ferror@plt+0xa7d8>
  40cdd8:	cbnz	w22, 40ce48 <ferror@plt+0xa778>
  40cddc:	ldr	x2, [sp, #216]
  40cde0:	mov	w22, #0x1                   	// #1
  40cde4:	cmp	x4, x2
  40cde8:	b.cs	40ceac <ferror@plt+0xa7dc>  // b.hs, b.nlast
  40cdec:	sub	x2, x2, x4
  40cdf0:	cmp	x2, #0x4
  40cdf4:	b.ne	40ce50 <ferror@plt+0xa780>  // b.any
  40cdf8:	ldr	x1, [sp, #200]
  40cdfc:	mov	x0, x4
  40ce00:	stp	x2, x5, [sp, #216]
  40ce04:	bl	4023d0 <memcmp@plt>
  40ce08:	ldr	x5, [sp, #224]
  40ce0c:	cbz	w0, 40ce9c <ferror@plt+0xa7cc>
  40ce10:	ldr	x2, [sp, #216]
  40ce14:	ldr	w0, [sp, #120]
  40ce18:	cbnz	w0, 40ce20 <ferror@plt+0xa750>
  40ce1c:	cbnz	w22, 40ceb4 <ferror@plt+0xa7e4>
  40ce20:	ldr	w0, [sp, #128]
  40ce24:	cmp	w0, #0x1
  40ce28:	b.ne	40ce78 <ferror@plt+0xa7a8>  // b.any
  40ce2c:	ldr	w0, [sp, #136]
  40ce30:	add	x3, x26, #0x1
  40ce34:	add	x26, x2, x3
  40ce38:	add	w0, w0, #0x1
  40ce3c:	str	w0, [sp, #136]
  40ce40:	ldr	w0, [sp, #120]
  40ce44:	cbz	w0, 40ceb4 <ferror@plt+0xa7e4>
  40ce48:	mov	x4, x5
  40ce4c:	b	40ceac <ferror@plt+0xa7dc>
  40ce50:	cmp	x2, #0x5
  40ce54:	b.ne	40ce14 <ferror@plt+0xa744>  // b.any
  40ce58:	ldr	x1, [sp, #176]
  40ce5c:	mov	x0, x4
  40ce60:	stp	x2, x5, [sp, #216]
  40ce64:	bl	4023d0 <memcmp@plt>
  40ce68:	ldp	x2, x5, [sp, #216]
  40ce6c:	cbnz	w0, 40ce14 <ferror@plt+0xa744>
  40ce70:	mov	w0, #0x2                   	// #2
  40ce74:	b	40cea0 <ferror@plt+0xa7d0>
  40ce78:	ldr	w0, [sp, #128]
  40ce7c:	cmp	w0, #0x2
  40ce80:	b.ne	40ce40 <ferror@plt+0xa770>  // b.any
  40ce84:	ldr	w0, [sp, #144]
  40ce88:	add	x3, x26, #0x1
  40ce8c:	add	x26, x2, x3
  40ce90:	add	w0, w0, #0x1
  40ce94:	str	w0, [sp, #144]
  40ce98:	b	40ce40 <ferror@plt+0xa770>
  40ce9c:	mov	w0, #0x1                   	// #1
  40cea0:	str	w0, [sp, #128]
  40cea4:	b	40ce40 <ferror@plt+0xa770>
  40cea8:	mov	w22, #0x0                   	// #0
  40ceac:	mov	x2, x5
  40ceb0:	b	40cda4 <ferror@plt+0xa6d4>
  40ceb4:	ldr	x0, [sp, #136]
  40ceb8:	ubfiz	x2, x0, #3, #32
  40cebc:	ldr	x0, [sp, #144]
  40cec0:	ubfiz	x1, x0, #3, #32
  40cec4:	stp	x2, x1, [sp, #120]
  40cec8:	add	x0, x2, x1
  40cecc:	ldr	x1, [sp, #184]
  40ced0:	add	x0, x0, x1
  40ced4:	add	x0, x0, x26
  40ced8:	bl	402220 <malloc@plt>
  40cedc:	mov	x26, x0
  40cee0:	ldp	x2, x1, [sp, #120]
  40cee4:	cbnz	x0, 40cf28 <ferror@plt+0xa858>
  40cee8:	ldr	x0, [sp, #192]
  40ceec:	bl	40ad4c <ferror@plt+0x867c>
  40cef0:	cmp	w0, #0x2
  40cef4:	b.le	40cbe0 <ferror@plt+0xa510>
  40cef8:	ldr	x0, [x20]
  40cefc:	mov	x6, x25
  40cf00:	adrp	x5, 417000 <ferror@plt+0x14930>
  40cf04:	adrp	x4, 417000 <ferror@plt+0x14930>
  40cf08:	add	x5, x5, #0xa62
  40cf0c:	add	x4, x4, #0xb1c
  40cf10:	mov	w3, #0x142                 	// #322
  40cf14:	adrp	x2, 417000 <ferror@plt+0x14930>
  40cf18:	mov	w1, #0x3                   	// #3
  40cf1c:	add	x2, x2, #0x9fe
  40cf20:	bl	40acb8 <ferror@plt+0x85e8>
  40cf24:	b	40cbe0 <ferror@plt+0xa510>
  40cf28:	ldr	w0, [sp, #136]
  40cf2c:	str	w0, [x26, #24]
  40cf30:	ldr	w0, [sp, #144]
  40cf34:	str	w0, [x26, #28]
  40cf38:	add	x0, x26, #0x20
  40cf3c:	str	x0, [x26, #8]
  40cf40:	add	x0, x0, x2
  40cf44:	ldr	x2, [sp, #168]
  40cf48:	str	x0, [x26, #16]
  40cf4c:	add	x0, x0, x1
  40cf50:	str	x0, [x26]
  40cf54:	mov	x1, x25
  40cf58:	bl	402060 <memcpy@plt>
  40cf5c:	str	wzr, [sp, #120]
  40cf60:	ldr	x4, [x26]
  40cf64:	mov	x5, x19
  40cf68:	ldr	x0, [sp, #168]
  40cf6c:	str	wzr, [sp, #144]
  40cf70:	str	wzr, [sp, #168]
  40cf74:	add	x25, x4, x0
  40cf78:	adrp	x0, 417000 <ferror@plt+0x14930>
  40cf7c:	add	x0, x0, #0xa57
  40cf80:	str	x0, [sp, #184]
  40cf84:	mov	x0, x19
  40cf88:	ldrb	w1, [x0], #1
  40cf8c:	str	x0, [sp, #128]
  40cf90:	str	w1, [sp, #136]
  40cf94:	mov	w0, w1
  40cf98:	cbz	w0, 40cfcc <ferror@plt+0xa8fc>
  40cf9c:	str	x5, [sp, #192]
  40cfa0:	bl	402430 <__ctype_b_loc@plt>
  40cfa4:	ldr	x1, [sp, #136]
  40cfa8:	ldr	x0, [x0]
  40cfac:	ubfiz	x1, x1, #1, #8
  40cfb0:	ldr	x5, [sp, #192]
  40cfb4:	ldrh	w0, [x0, x1]
  40cfb8:	tbz	w0, #13, 40d0d0 <ferror@plt+0xaa00>
  40cfbc:	cbnz	w22, 40d04c <ferror@plt+0xa97c>
  40cfc0:	cmp	x5, x19
  40cfc4:	mov	w22, #0x1                   	// #1
  40cfc8:	b.cs	40d0d4 <ferror@plt+0xaa04>  // b.hs, b.nlast
  40cfcc:	sub	x19, x19, x5
  40cfd0:	cmp	x19, #0x4
  40cfd4:	b.ne	40d054 <ferror@plt+0xa984>  // b.any
  40cfd8:	ldr	x1, [sp, #184]
  40cfdc:	mov	x2, x19
  40cfe0:	mov	x0, x5
  40cfe4:	str	x5, [sp, #192]
  40cfe8:	bl	4023d0 <memcmp@plt>
  40cfec:	cbz	w0, 40d0c4 <ferror@plt+0xa9f4>
  40cff0:	ldr	x5, [sp, #192]
  40cff4:	ldr	w0, [sp, #136]
  40cff8:	cbnz	w0, 40d000 <ferror@plt+0xa930>
  40cffc:	cbnz	w22, 40d040 <ferror@plt+0xa970>
  40d000:	ldr	w0, [sp, #120]
  40d004:	cmp	w0, #0x1
  40d008:	b.ne	40d080 <ferror@plt+0xa9b0>  // b.any
  40d00c:	ldr	w1, [sp, #144]
  40d010:	mov	x2, x19
  40d014:	ldr	x0, [x26, #8]
  40d018:	str	x25, [x0, w1, uxtw #3]
  40d01c:	mov	x0, x25
  40d020:	mov	x1, x5
  40d024:	bl	402060 <memcpy@plt>
  40d028:	strb	wzr, [x25, x19]
  40d02c:	ldr	w0, [sp, #144]
  40d030:	add	x19, x19, #0x1
  40d034:	add	x25, x25, x19
  40d038:	add	w0, w0, #0x1
  40d03c:	str	w0, [sp, #144]
  40d040:	ldr	x0, [sp, #128]
  40d044:	ldurb	w0, [x0, #-1]
  40d048:	cbz	w0, 40d0dc <ferror@plt+0xaa0c>
  40d04c:	ldr	x5, [sp, #128]
  40d050:	b	40d0d4 <ferror@plt+0xaa04>
  40d054:	cmp	x19, #0x5
  40d058:	b.ne	40cff4 <ferror@plt+0xa924>  // b.any
  40d05c:	ldr	x1, [sp, #176]
  40d060:	mov	x0, x5
  40d064:	mov	x2, x19
  40d068:	str	x5, [sp, #192]
  40d06c:	bl	4023d0 <memcmp@plt>
  40d070:	ldr	x5, [sp, #192]
  40d074:	cbnz	w0, 40cff4 <ferror@plt+0xa924>
  40d078:	mov	w0, #0x2                   	// #2
  40d07c:	b	40d0c8 <ferror@plt+0xa9f8>
  40d080:	ldr	w0, [sp, #120]
  40d084:	cmp	w0, #0x2
  40d088:	b.ne	40d040 <ferror@plt+0xa970>  // b.any
  40d08c:	ldr	w1, [sp, #168]
  40d090:	mov	x2, x19
  40d094:	ldr	x0, [x26, #16]
  40d098:	str	x25, [x0, w1, uxtw #3]
  40d09c:	mov	x0, x25
  40d0a0:	mov	x1, x5
  40d0a4:	bl	402060 <memcpy@plt>
  40d0a8:	strb	wzr, [x25, x19]
  40d0ac:	ldr	w0, [sp, #168]
  40d0b0:	add	x19, x19, #0x1
  40d0b4:	add	x25, x25, x19
  40d0b8:	add	w0, w0, #0x1
  40d0bc:	str	w0, [sp, #168]
  40d0c0:	b	40d040 <ferror@plt+0xa970>
  40d0c4:	mov	w0, #0x1                   	// #1
  40d0c8:	str	w0, [sp, #120]
  40d0cc:	b	40d040 <ferror@plt+0xa970>
  40d0d0:	mov	w22, #0x0                   	// #0
  40d0d4:	ldr	x19, [sp, #128]
  40d0d8:	b	40cf84 <ferror@plt+0xa8b4>
  40d0dc:	ldr	x0, [x20, #48]
  40d0e0:	mov	x1, x26
  40d0e4:	bl	40bb6c <ferror@plt+0x949c>
  40d0e8:	cbz	x0, 40cb98 <ferror@plt+0xa4c8>
  40d0ec:	str	x0, [x20, #48]
  40d0f0:	b	40cbe0 <ferror@plt+0xa510>
  40d0f4:	adrp	x1, 416000 <ferror@plt+0x13930>
  40d0f8:	mov	x0, x22
  40d0fc:	add	x1, x1, #0x762
  40d100:	bl	402410 <strcmp@plt>
  40d104:	cbz	w0, 40d11c <ferror@plt+0xaa4c>
  40d108:	adrp	x1, 414000 <ferror@plt+0x11930>
  40d10c:	mov	x0, x22
  40d110:	add	x1, x1, #0x8de
  40d114:	bl	402410 <strcmp@plt>
  40d118:	cbnz	w0, 40d160 <ferror@plt+0xaa90>
  40d11c:	mov	x0, x28
  40d120:	bl	40ad4c <ferror@plt+0x867c>
  40d124:	cmp	w0, #0x2
  40d128:	b.le	40cbe0 <ferror@plt+0xa510>
  40d12c:	mov	x7, x22
  40d130:	mov	x6, x27
  40d134:	mov	x0, x28
  40d138:	adrp	x5, 417000 <ferror@plt+0x14930>
  40d13c:	adrp	x4, 417000 <ferror@plt+0x14930>
  40d140:	add	x5, x5, #0xa7c
  40d144:	add	x4, x4, #0xb65
  40d148:	mov	w3, #0x28b                 	// #651
  40d14c:	adrp	x2, 417000 <ferror@plt+0x14930>
  40d150:	mov	w1, #0x3                   	// #3
  40d154:	add	x2, x2, #0x9fe
  40d158:	bl	40acb8 <ferror@plt+0x85e8>
  40d15c:	b	40cbe0 <ferror@plt+0xa510>
  40d160:	mov	x0, x28
  40d164:	bl	40ad4c <ferror@plt+0x867c>
  40d168:	cmp	w0, #0x2
  40d16c:	b.le	40cbe0 <ferror@plt+0xa510>
  40d170:	ldr	w7, [sp, #244]
  40d174:	mov	x6, x27
  40d178:	str	x22, [sp]
  40d17c:	mov	x0, x28
  40d180:	adrp	x5, 417000 <ferror@plt+0x14930>
  40d184:	adrp	x4, 417000 <ferror@plt+0x14930>
  40d188:	add	x5, x5, #0xab1
  40d18c:	add	x4, x4, #0xb65
  40d190:	mov	w3, #0x28f                 	// #655
  40d194:	adrp	x2, 417000 <ferror@plt+0x14930>
  40d198:	mov	w1, #0x3                   	// #3
  40d19c:	add	x2, x2, #0x9fe
  40d1a0:	bl	40acb8 <ferror@plt+0x85e8>
  40d1a4:	b	40cbe0 <ferror@plt+0xa510>
  40d1a8:	add	x19, x19, #0x1
  40d1ac:	cmp	w4, #0x22
  40d1b0:	b.ne	40d1f8 <ferror@plt+0xab28>  // b.any
  40d1b4:	cbz	w21, 40d258 <ferror@plt+0xab88>
  40d1b8:	cmp	x2, #0x0
  40d1bc:	cset	w21, ne  // ne = any
  40d1c0:	cmp	x3, #0x0
  40d1c4:	csel	w21, w21, wzr, ne  // ne = any
  40d1c8:	cbnz	w21, 40d264 <ferror@plt+0xab94>
  40d1cc:	ldrb	w4, [x19]
  40d1d0:	cmp	w4, #0x0
  40d1d4:	cset	w22, ne  // ne = any
  40d1d8:	cmp	w4, #0xa
  40d1dc:	csel	w22, w22, wzr, ne  // ne = any
  40d1e0:	cbnz	w22, 40d1a8 <ferror@plt+0xaad8>
  40d1e4:	strb	wzr, [x19]
  40d1e8:	cbz	w0, 40c750 <ferror@plt+0xa080>
  40d1ec:	mov	x0, x20
  40d1f0:	bl	40c34c <ferror@plt+0x9c7c>
  40d1f4:	b	40c750 <ferror@plt+0xa080>
  40d1f8:	cbnz	w21, 40d1cc <ferror@plt+0xaafc>
  40d1fc:	cmp	w4, #0x2e
  40d200:	b.eq	40d238 <ferror@plt+0xab68>  // b.none
  40d204:	cmp	w4, #0x3d
  40d208:	b.eq	40d248 <ferror@plt+0xab78>  // b.none
  40d20c:	cmp	w4, #0x20
  40d210:	b.ne	40d1cc <ferror@plt+0xaafc>  // b.any
  40d214:	sturb	wzr, [x19, #-1]
  40d218:	cbz	w0, 40d224 <ferror@plt+0xab54>
  40d21c:	mov	x0, x20
  40d220:	bl	40c34c <ferror@plt+0x9c7c>
  40d224:	mov	w0, w22
  40d228:	mov	x1, x19
  40d22c:	mov	x3, #0x0                   	// #0
  40d230:	mov	x2, #0x0                   	// #0
  40d234:	b	40d1cc <ferror@plt+0xaafc>
  40d238:	cbnz	x2, 40d1cc <ferror@plt+0xaafc>
  40d23c:	mov	x2, x19
  40d240:	sturb	wzr, [x19, #-1]
  40d244:	b	40d1cc <ferror@plt+0xaafc>
  40d248:	cmp	x2, #0x0
  40d24c:	csel	w0, w0, wzr, ne  // ne = any
  40d250:	csel	x3, x19, x3, ne  // ne = any
  40d254:	b	40d1cc <ferror@plt+0xaafc>
  40d258:	mov	w21, w22
  40d25c:	mov	w0, #0x0                   	// #0
  40d260:	b	40d1cc <ferror@plt+0xaafc>
  40d264:	mov	w0, w21
  40d268:	mov	w21, #0x0                   	// #0
  40d26c:	b	40d1cc <ferror@plt+0xaafc>
  40d270:	mov	x1, x19
  40d274:	mov	x3, #0x0                   	// #0
  40d278:	mov	x2, #0x0                   	// #0
  40d27c:	mov	w0, #0x1                   	// #1
  40d280:	mov	w21, #0x0                   	// #0
  40d284:	b	40d1cc <ferror@plt+0xaafc>
  40d288:	ldr	x0, [x0, #16]
  40d28c:	bl	402480 <free@plt>
  40d290:	ldr	x0, [sp, #248]
  40d294:	bl	40bc84 <ferror@plt+0x95b4>
  40d298:	str	x0, [sp, #248]
  40d29c:	ldr	x0, [sp, #248]
  40d2a0:	cbnz	x0, 40d288 <ferror@plt+0xabb8>
  40d2a4:	cbnz	x19, 40d2b0 <ferror@plt+0xabe0>
  40d2a8:	mov	w0, #0xfffffff4            	// #-12
  40d2ac:	b	40c754 <ferror@plt+0xa084>
  40d2b0:	ldr	x0, [x19, #16]
  40d2b4:	bl	402480 <free@plt>
  40d2b8:	mov	x0, x19
  40d2bc:	bl	40bc84 <ferror@plt+0x95b4>
  40d2c0:	mov	x19, x0
  40d2c4:	b	40d2a4 <ferror@plt+0xabd4>
  40d2c8:	cbz	x0, 40d2d4 <ferror@plt+0xac04>
  40d2cc:	mov	w1, #0x0                   	// #0
  40d2d0:	b	40bfd8 <ferror@plt+0x9908>
  40d2d4:	ret
  40d2d8:	cbz	x0, 40d2e4 <ferror@plt+0xac14>
  40d2dc:	mov	w1, #0x1                   	// #1
  40d2e0:	b	40bfd8 <ferror@plt+0x9908>
  40d2e4:	ret
  40d2e8:	cbz	x0, 40d2f4 <ferror@plt+0xac24>
  40d2ec:	mov	w1, #0x2                   	// #2
  40d2f0:	b	40bfd8 <ferror@plt+0x9908>
  40d2f4:	ret
  40d2f8:	cbz	x0, 40d304 <ferror@plt+0xac34>
  40d2fc:	mov	w1, #0x3                   	// #3
  40d300:	b	40bfd8 <ferror@plt+0x9908>
  40d304:	ret
  40d308:	cbz	x0, 40d314 <ferror@plt+0xac44>
  40d30c:	mov	w1, #0x4                   	// #4
  40d310:	b	40bfd8 <ferror@plt+0x9908>
  40d314:	ret
  40d318:	cbz	x0, 40d324 <ferror@plt+0xac54>
  40d31c:	mov	w1, #0x5                   	// #5
  40d320:	b	40bfd8 <ferror@plt+0x9908>
  40d324:	ret
  40d328:	mov	x1, x0
  40d32c:	cbz	x0, 40d344 <ferror@plt+0xac74>
  40d330:	ldr	x0, [x0, #16]
  40d334:	cbz	x0, 40d344 <ferror@plt+0xac74>
  40d338:	ldr	x1, [x1, #32]
  40d33c:	mov	x16, x1
  40d340:	br	x16
  40d344:	mov	x0, #0x0                   	// #0
  40d348:	ret
  40d34c:	cbz	x0, 40d3ac <ferror@plt+0xacdc>
  40d350:	stp	x29, x30, [sp, #-32]!
  40d354:	mov	x29, sp
  40d358:	str	x19, [sp, #16]
  40d35c:	mov	x19, x0
  40d360:	ldr	x0, [x0, #16]
  40d364:	cbz	x0, 40d390 <ferror@plt+0xacc0>
  40d368:	ldr	x1, [x19, #40]
  40d36c:	cbz	x1, 40d3b4 <ferror@plt+0xace4>
  40d370:	ldrb	w2, [x19, #4]
  40d374:	cbz	w2, 40d39c <ferror@plt+0xaccc>
  40d378:	ldr	x0, [x19, #24]
  40d37c:	bl	402480 <free@plt>
  40d380:	ldr	x0, [x19, #16]
  40d384:	ldr	x1, [x19, #40]
  40d388:	blr	x1
  40d38c:	str	x0, [x19, #24]
  40d390:	ldr	x19, [sp, #16]
  40d394:	ldp	x29, x30, [sp], #32
  40d398:	ret
  40d39c:	ldr	x19, [sp, #16]
  40d3a0:	mov	x16, x1
  40d3a4:	ldp	x29, x30, [sp], #32
  40d3a8:	br	x16
  40d3ac:	mov	x0, #0x0                   	// #0
  40d3b0:	ret
  40d3b4:	mov	x0, #0x0                   	// #0
  40d3b8:	b	40d390 <ferror@plt+0xacc0>
  40d3bc:	cbz	x0, 40d3f8 <ferror@plt+0xad28>
  40d3c0:	stp	x29, x30, [sp, #-32]!
  40d3c4:	mov	x29, sp
  40d3c8:	str	x19, [sp, #16]
  40d3cc:	mov	x19, x0
  40d3d0:	ldp	x0, x1, [x0, #8]
  40d3d4:	cbnz	x1, 40d3f0 <ferror@plt+0xad20>
  40d3d8:	str	x0, [x19, #16]
  40d3dc:	cmp	x0, #0x0
  40d3e0:	cset	w0, ne  // ne = any
  40d3e4:	ldr	x19, [sp, #16]
  40d3e8:	ldp	x29, x30, [sp], #32
  40d3ec:	ret
  40d3f0:	bl	40bcf8 <ferror@plt+0x9628>
  40d3f4:	b	40d3d8 <ferror@plt+0xad08>
  40d3f8:	mov	w0, #0x0                   	// #0
  40d3fc:	ret
  40d400:	stp	x29, x30, [sp, #-32]!
  40d404:	mov	x29, sp
  40d408:	str	x19, [sp, #16]
  40d40c:	mov	x19, x0
  40d410:	ldr	x0, [x0, #24]
  40d414:	bl	402480 <free@plt>
  40d418:	mov	x0, x19
  40d41c:	ldr	x19, [sp, #16]
  40d420:	ldp	x29, x30, [sp], #32
  40d424:	b	402480 <free@plt>
  40d428:	stp	x29, x30, [sp, #-48]!
  40d42c:	mov	x29, sp
  40d430:	str	x19, [sp, #16]
  40d434:	mov	x19, x0
  40d438:	bl	402620 <__errno_location@plt>
  40d43c:	str	wzr, [x0]
  40d440:	mov	x3, x19
  40d444:	add	x0, sp, #0x2c
  40d448:	mov	x2, #0x1                   	// #1
  40d44c:	mov	x1, #0x4                   	// #4
  40d450:	bl	402460 <fread@plt>
  40d454:	ldr	w0, [sp, #44]
  40d458:	ldr	x19, [sp, #16]
  40d45c:	rev	w0, w0
  40d460:	ldp	x29, x30, [sp], #48
  40d464:	ret
  40d468:	stp	x29, x30, [sp, #-80]!
  40d46c:	mov	x29, sp
  40d470:	stp	x19, x20, [sp, #16]
  40d474:	mov	x20, x0
  40d478:	stp	x21, x22, [sp, #32]
  40d47c:	mov	w22, w2
  40d480:	stp	x23, x24, [sp, #48]
  40d484:	mov	w23, w3
  40d488:	str	x25, [sp, #64]
  40d48c:	mov	x25, x1
  40d490:	ldr	x24, [x20]
  40d494:	cbz	x24, 40d4a4 <ferror@plt+0xadd4>
  40d498:	ldr	w0, [x24, #8]
  40d49c:	cmp	w0, w23
  40d4a0:	b.cc	40d4f8 <ferror@plt+0xae28>  // b.lo, b.ul, b.last
  40d4a4:	mov	w21, w22
  40d4a8:	add	x0, x21, #0x11
  40d4ac:	bl	402220 <malloc@plt>
  40d4b0:	mov	x19, x0
  40d4b4:	cbz	x0, 40d500 <ferror@plt+0xae30>
  40d4b8:	mov	x2, x21
  40d4bc:	add	x21, x19, x21
  40d4c0:	mov	x1, x25
  40d4c4:	add	x0, x0, #0x10
  40d4c8:	str	x24, [x19]
  40d4cc:	stp	w23, w22, [x19, #8]
  40d4d0:	bl	402060 <memcpy@plt>
  40d4d4:	strb	wzr, [x21, #16]
  40d4d8:	mov	w0, #0x0                   	// #0
  40d4dc:	str	x19, [x20]
  40d4e0:	ldp	x19, x20, [sp, #16]
  40d4e4:	ldp	x21, x22, [sp, #32]
  40d4e8:	ldp	x23, x24, [sp, #48]
  40d4ec:	ldr	x25, [sp, #64]
  40d4f0:	ldp	x29, x30, [sp], #80
  40d4f4:	ret
  40d4f8:	mov	x20, x24
  40d4fc:	b	40d490 <ferror@plt+0xadc0>
  40d500:	mov	w0, #0xffffffff            	// #-1
  40d504:	b	40d4e0 <ferror@plt+0xae10>
  40d508:	stp	x29, x30, [sp, #-48]!
  40d50c:	mov	x29, sp
  40d510:	stp	x19, x20, [sp, #16]
  40d514:	mov	x20, x0
  40d518:	ldr	x19, [x0, #16]
  40d51c:	stp	x21, x22, [sp, #32]
  40d520:	ldr	w21, [x0, #24]
  40d524:	mov	x22, x1
  40d528:	add	x21, x19, x21, lsl #4
  40d52c:	cmp	x19, x21
  40d530:	b.cc	40d548 <ferror@plt+0xae78>  // b.lo, b.ul, b.last
  40d534:	mov	x0, x20
  40d538:	ldp	x19, x20, [sp, #16]
  40d53c:	ldp	x21, x22, [sp, #32]
  40d540:	ldp	x29, x30, [sp], #48
  40d544:	b	402480 <free@plt>
  40d548:	ldp	w3, w2, [x19]
  40d54c:	mov	x0, x22
  40d550:	ldr	x1, [x19, #8]
  40d554:	add	x19, x19, #0x10
  40d558:	bl	40d468 <ferror@plt+0xad98>
  40d55c:	b	40d52c <ferror@plt+0xae5c>
  40d560:	sub	sp, sp, #0x260
  40d564:	stp	x29, x30, [sp]
  40d568:	mov	x29, sp
  40d56c:	stp	x19, x20, [sp, #16]
  40d570:	stp	x21, x22, [sp, #32]
  40d574:	stp	x23, x24, [sp, #48]
  40d578:	mov	x24, x0
  40d57c:	stp	x25, x26, [sp, #64]
  40d580:	stp	x27, x28, [sp, #80]
  40d584:	ldr	x19, [x0, #8]
  40d588:	ands	w0, w1, #0xfffffff
  40d58c:	b.ne	40d5b8 <ferror@plt+0xaee8>  // b.any
  40d590:	mov	x21, #0x0                   	// #0
  40d594:	mov	x0, x21
  40d598:	ldp	x29, x30, [sp]
  40d59c:	ldp	x19, x20, [sp, #16]
  40d5a0:	ldp	x21, x22, [sp, #32]
  40d5a4:	ldp	x23, x24, [sp, #48]
  40d5a8:	ldp	x25, x26, [sp, #64]
  40d5ac:	ldp	x27, x28, [sp, #80]
  40d5b0:	add	sp, sp, #0x260
  40d5b4:	ret
  40d5b8:	mov	w0, w0
  40d5bc:	mov	w20, w1
  40d5c0:	add	x19, x19, x0
  40d5c4:	tbz	w1, #31, 40d6c8 <ferror@plt+0xaff8>
  40d5c8:	mov	x0, x19
  40d5cc:	bl	4020a0 <strlen@plt>
  40d5d0:	mov	w0, w0
  40d5d4:	mov	x25, x19
  40d5d8:	add	x0, x0, #0x1
  40d5dc:	add	x19, x19, x0
  40d5e0:	tbz	w20, #29, 40d6e8 <ferror@plt+0xb018>
  40d5e4:	ldrb	w27, [x19]
  40d5e8:	add	x4, sp, #0x60
  40d5ec:	ldrb	w26, [x19, #1]
  40d5f0:	add	x19, x19, #0x2
  40d5f4:	mov	x0, #0x0                   	// #0
  40d5f8:	sub	w3, w26, w27
  40d5fc:	add	w2, w3, #0x1
  40d600:	cmp	w2, w0
  40d604:	b.gt	40d6d4 <ferror@plt+0xb004>
  40d608:	ubfiz	x0, x2, #2, #32
  40d60c:	cmn	w3, #0x1
  40d610:	csel	x0, x0, xzr, ge  // ge = tcont
  40d614:	add	x19, x19, x0
  40d618:	sxtw	x22, w2
  40d61c:	add	x1, x22, #0xa
  40d620:	ubfiz	w0, w22, #2, #1
  40d624:	tbz	w20, #30, 40d6f8 <ferror@plt+0xb028>
  40d628:	ldr	w23, [x19], #4
  40d62c:	rev	w23, w23
  40d630:	add	x1, x1, w23, sxtw #2
  40d634:	sxtw	x28, w0
  40d638:	lsl	x1, x1, #2
  40d63c:	add	x0, x1, w0, sxtw
  40d640:	bl	402220 <malloc@plt>
  40d644:	mov	x21, x0
  40d648:	cbz	x0, 40d590 <ferror@plt+0xaec0>
  40d64c:	lsl	x2, x22, #2
  40d650:	cmp	w23, #0x0
  40d654:	add	x20, x2, #0x28
  40d658:	strb	w27, [x0, #32]
  40d65c:	add	x20, x20, x28
  40d660:	strb	w26, [x0, #33]
  40d664:	add	x20, x0, x20
  40d668:	stp	x24, x25, [x21]
  40d66c:	csel	x20, x20, xzr, ne  // ne = any
  40d670:	mov	w24, #0x0                   	// #0
  40d674:	str	x20, [x21, #16]
  40d678:	str	w23, [x21, #24]
  40d67c:	add	x1, sp, #0x60
  40d680:	add	x0, x0, #0x24
  40d684:	bl	402060 <memcpy@plt>
  40d688:	cmp	w24, w23
  40d68c:	b.ge	40d594 <ferror@plt+0xaec4>  // b.tcont
  40d690:	mov	x22, x19
  40d694:	add	w24, w24, #0x1
  40d698:	add	x20, x20, #0x10
  40d69c:	ldr	w0, [x22], #4
  40d6a0:	rev	w0, w0
  40d6a4:	stur	w0, [x20, #-16]
  40d6a8:	mov	x0, x22
  40d6ac:	bl	4020a0 <strlen@plt>
  40d6b0:	and	x19, x0, #0xffffffff
  40d6b4:	add	x19, x19, #0x1
  40d6b8:	stur	w0, [x20, #-12]
  40d6bc:	add	x19, x22, x19
  40d6c0:	stur	x22, [x20, #-8]
  40d6c4:	b	40d688 <ferror@plt+0xafb8>
  40d6c8:	adrp	x25, 417000 <ferror@plt+0x14930>
  40d6cc:	add	x25, x25, #0xc63
  40d6d0:	b	40d5e0 <ferror@plt+0xaf10>
  40d6d4:	ldr	w1, [x19, x0, lsl #2]
  40d6d8:	rev	w1, w1
  40d6dc:	str	w1, [x4, x0, lsl #2]
  40d6e0:	add	x0, x0, #0x1
  40d6e4:	b	40d600 <ferror@plt+0xaf30>
  40d6e8:	mov	w26, #0x0                   	// #0
  40d6ec:	mov	w27, #0x80                  	// #128
  40d6f0:	mov	w2, #0x0                   	// #0
  40d6f4:	b	40d618 <ferror@plt+0xaf48>
  40d6f8:	mov	w23, #0x0                   	// #0
  40d6fc:	b	40d630 <ferror@plt+0xaf60>
  40d700:	ldrb	w2, [x0, #32]
  40d704:	cmp	w2, w1
  40d708:	b.gt	40d72c <ferror@plt+0xb05c>
  40d70c:	ldrb	w3, [x0, #33]
  40d710:	cmp	w3, w1
  40d714:	b.lt	40d72c <ferror@plt+0xb05c>  // b.tstop
  40d718:	sub	w1, w1, w2
  40d71c:	add	x1, x0, w1, sxtw #2
  40d720:	ldr	x0, [x0]
  40d724:	ldr	w1, [x1, #36]
  40d728:	b	40d560 <ferror@plt+0xae90>
  40d72c:	mov	x0, #0x0                   	// #0
  40d730:	ret
  40d734:	stp	x29, x30, [sp, #-80]!
  40d738:	mov	x29, sp
  40d73c:	stp	x19, x20, [sp, #16]
  40d740:	mov	x20, x1
  40d744:	mov	x19, x0
  40d748:	ldr	x1, [x0, #8]
  40d74c:	mov	x0, x20
  40d750:	stp	x21, x22, [sp, #32]
  40d754:	mov	w21, w2
  40d758:	stp	x23, x24, [sp, #48]
  40d75c:	stp	x25, x26, [sp, #64]
  40d760:	bl	413728 <ferror@plt+0x11058>
  40d764:	ldr	w23, [x19, #24]
  40d768:	ldr	x22, [x19, #16]
  40d76c:	adrp	x25, 416000 <ferror@plt+0x13930>
  40d770:	adrp	x26, 413000 <ferror@plt+0x10930>
  40d774:	add	x25, x25, #0x69d
  40d778:	add	x26, x26, #0xc00
  40d77c:	mov	w24, w0
  40d780:	add	x23, x22, x23, lsl #4
  40d784:	cmp	x22, x23
  40d788:	b.cc	40d7c4 <ferror@plt+0xb0f4>  // b.lo, b.ul, b.last
  40d78c:	ldrb	w22, [x19, #32]
  40d790:	ldrb	w0, [x19, #33]
  40d794:	cmp	w0, w22
  40d798:	b.ge	40d80c <ferror@plt+0xb13c>  // b.tcont
  40d79c:	mov	w1, w24
  40d7a0:	mov	x0, x20
  40d7a4:	bl	413834 <ferror@plt+0x11164>
  40d7a8:	mov	x0, x19
  40d7ac:	ldp	x19, x20, [sp, #16]
  40d7b0:	ldp	x21, x22, [sp, #32]
  40d7b4:	ldp	x23, x24, [sp, #48]
  40d7b8:	ldp	x25, x26, [sp, #64]
  40d7bc:	ldp	x29, x30, [sp], #80
  40d7c0:	b	402480 <free@plt>
  40d7c4:	ldr	w2, [x20, #12]
  40d7c8:	mov	w0, w21
  40d7cc:	ldr	x1, [x20]
  40d7d0:	add	x22, x22, #0x10
  40d7d4:	bl	40a670 <ferror@plt+0x7fa0>
  40d7d8:	mov	x1, x25
  40d7dc:	mov	x2, #0x1                   	// #1
  40d7e0:	mov	w0, w21
  40d7e4:	bl	40a670 <ferror@plt+0x7fa0>
  40d7e8:	ldur	w2, [x22, #-12]
  40d7ec:	mov	w0, w21
  40d7f0:	ldur	x1, [x22, #-8]
  40d7f4:	bl	40a670 <ferror@plt+0x7fa0>
  40d7f8:	mov	x1, x26
  40d7fc:	mov	w0, w21
  40d800:	mov	x2, #0x1                   	// #1
  40d804:	bl	40a670 <ferror@plt+0x7fa0>
  40d808:	b	40d784 <ferror@plt+0xb0b4>
  40d80c:	mov	w1, w22
  40d810:	mov	x0, x19
  40d814:	bl	40d700 <ferror@plt+0xb030>
  40d818:	mov	x23, x0
  40d81c:	cbz	x0, 40d844 <ferror@plt+0xb174>
  40d820:	mov	w1, w22
  40d824:	mov	x0, x20
  40d828:	bl	4136cc <ferror@plt+0x10ffc>
  40d82c:	mov	w2, w21
  40d830:	mov	x1, x20
  40d834:	mov	x0, x23
  40d838:	bl	40d734 <ferror@plt+0xb064>
  40d83c:	mov	x0, x20
  40d840:	bl	4137f8 <ferror@plt+0x11128>
  40d844:	add	w22, w22, #0x1
  40d848:	b	40d790 <ferror@plt+0xb0c0>
  40d84c:	stp	x29, x30, [sp, #-80]!
  40d850:	mov	x29, sp
  40d854:	stp	x19, x20, [sp, #16]
  40d858:	mov	x19, x0
  40d85c:	mov	x20, x2
  40d860:	stp	x21, x22, [sp, #32]
  40d864:	sxtw	x21, w1
  40d868:	mov	x22, #0x0                   	// #0
  40d86c:	stp	x23, x24, [sp, #48]
  40d870:	mov	x24, x3
  40d874:	mov	x23, x4
  40d878:	str	x25, [sp, #64]
  40d87c:	ldr	x0, [x19, #8]
  40d880:	add	x25, x22, #0x1
  40d884:	add	x0, x0, x22
  40d888:	ldrb	w1, [x0, x21]
  40d88c:	cbnz	w1, 40d8ec <ferror@plt+0xb21c>
  40d890:	ldrb	w21, [x19, #32]
  40d894:	ldrb	w0, [x19, #33]
  40d898:	cmp	w0, w21
  40d89c:	b.ge	40d8fc <ferror@plt+0xb22c>  // b.tcont
  40d8a0:	ldr	w0, [x19, #24]
  40d8a4:	cbz	w0, 40d944 <ferror@plt+0xb274>
  40d8a8:	mov	x0, x20
  40d8ac:	bl	41367c <ferror@plt+0x10fac>
  40d8b0:	mov	x1, x24
  40d8b4:	mov	w2, #0x0                   	// #0
  40d8b8:	bl	4024f0 <fnmatch@plt>
  40d8bc:	cbnz	w0, 40d944 <ferror@plt+0xb274>
  40d8c0:	mov	x1, x23
  40d8c4:	mov	x0, x19
  40d8c8:	bl	40d508 <ferror@plt+0xae38>
  40d8cc:	mov	w1, w22
  40d8d0:	mov	x0, x20
  40d8d4:	ldp	x19, x20, [sp, #16]
  40d8d8:	ldp	x21, x22, [sp, #32]
  40d8dc:	ldp	x23, x24, [sp, #48]
  40d8e0:	ldr	x25, [sp, #64]
  40d8e4:	ldp	x29, x30, [sp], #80
  40d8e8:	b	413834 <ferror@plt+0x11164>
  40d8ec:	mov	x0, x20
  40d8f0:	mov	x22, x25
  40d8f4:	bl	4136cc <ferror@plt+0x10ffc>
  40d8f8:	b	40d87c <ferror@plt+0xb1ac>
  40d8fc:	mov	w1, w21
  40d900:	mov	x0, x19
  40d904:	bl	40d700 <ferror@plt+0xb030>
  40d908:	mov	x25, x0
  40d90c:	cbz	x0, 40d93c <ferror@plt+0xb26c>
  40d910:	mov	w1, w21
  40d914:	mov	x0, x20
  40d918:	bl	4136cc <ferror@plt+0x10ffc>
  40d91c:	mov	x4, x23
  40d920:	mov	x3, x24
  40d924:	mov	x2, x20
  40d928:	mov	w1, #0x0                   	// #0
  40d92c:	mov	x0, x25
  40d930:	bl	40d84c <ferror@plt+0xb17c>
  40d934:	mov	x0, x20
  40d938:	bl	4137f8 <ferror@plt+0x11128>
  40d93c:	add	w21, w21, #0x1
  40d940:	b	40d894 <ferror@plt+0xb1c4>
  40d944:	mov	x0, x19
  40d948:	bl	402480 <free@plt>
  40d94c:	b	40d8cc <ferror@plt+0xb1fc>
  40d950:	stp	x29, x30, [sp, #-48]!
  40d954:	mov	x29, sp
  40d958:	stp	x19, x20, [sp, #16]
  40d95c:	mov	x20, x1
  40d960:	mov	w19, #0x0                   	// #0
  40d964:	stp	x21, x22, [sp, #32]
  40d968:	mov	x22, x0
  40d96c:	bl	402620 <__errno_location@plt>
  40d970:	mov	x21, x0
  40d974:	str	wzr, [x21]
  40d978:	mov	x0, x20
  40d97c:	bl	402300 <getc_unlocked@plt>
  40d980:	mov	w1, w0
  40d984:	cbnz	w0, 40d99c <ferror@plt+0xb2cc>
  40d988:	mov	w0, w19
  40d98c:	ldp	x19, x20, [sp, #16]
  40d990:	ldp	x21, x22, [sp, #32]
  40d994:	ldp	x29, x30, [sp], #48
  40d998:	ret
  40d99c:	mov	x0, x22
  40d9a0:	bl	4136cc <ferror@plt+0x10ffc>
  40d9a4:	tst	w0, #0xff
  40d9a8:	b.eq	40d988 <ferror@plt+0xb2b8>  // b.none
  40d9ac:	add	w19, w19, #0x1
  40d9b0:	b	40d974 <ferror@plt+0xb2a4>
  40d9b4:	stp	x29, x30, [sp, #-96]!
  40d9b8:	mov	x29, sp
  40d9bc:	stp	x19, x20, [sp, #16]
  40d9c0:	stp	x21, x22, [sp, #32]
  40d9c4:	mov	w21, w1
  40d9c8:	ands	w1, w1, #0xfffffff
  40d9cc:	stp	x23, x24, [sp, #48]
  40d9d0:	str	x25, [sp, #64]
  40d9d4:	b.ne	40d9f8 <ferror@plt+0xb328>  // b.any
  40d9d8:	mov	x19, #0x0                   	// #0
  40d9dc:	mov	x0, x19
  40d9e0:	ldp	x19, x20, [sp, #16]
  40d9e4:	ldp	x21, x22, [sp, #32]
  40d9e8:	ldp	x23, x24, [sp, #48]
  40d9ec:	ldr	x25, [sp, #64]
  40d9f0:	ldp	x29, x30, [sp], #96
  40d9f4:	ret
  40d9f8:	mov	x20, x0
  40d9fc:	and	x1, x1, #0xfffffff
  40da00:	mov	w2, #0x0                   	// #0
  40da04:	bl	402380 <fseek@plt>
  40da08:	tbnz	w0, #31, 40d9d8 <ferror@plt+0xb308>
  40da0c:	tbz	w21, #31, 40dad8 <ferror@plt+0xb408>
  40da10:	add	x19, sp, #0x50
  40da14:	mov	x0, x19
  40da18:	bl	413620 <ferror@plt+0x10f50>
  40da1c:	mov	x1, x20
  40da20:	mov	x0, x19
  40da24:	bl	40d950 <ferror@plt+0xb280>
  40da28:	mov	x0, x19
  40da2c:	bl	413630 <ferror@plt+0x10f60>
  40da30:	mov	x22, x0
  40da34:	tbz	w21, #29, 40dafc <ferror@plt+0xb42c>
  40da38:	bl	402620 <__errno_location@plt>
  40da3c:	mov	x19, x0
  40da40:	mov	x0, x20
  40da44:	str	wzr, [x19]
  40da48:	bl	402300 <getc_unlocked@plt>
  40da4c:	str	wzr, [x19]
  40da50:	mov	w25, w0
  40da54:	mov	x0, x20
  40da58:	bl	402300 <getc_unlocked@plt>
  40da5c:	and	w23, w0, #0xff
  40da60:	sub	w23, w23, w25, uxtb
  40da64:	mov	w24, w0
  40da68:	add	w23, w23, #0x1
  40da6c:	sxtw	x0, w23
  40da70:	add	x0, x0, #0x8
  40da74:	lsl	x0, x0, #2
  40da78:	bl	402220 <malloc@plt>
  40da7c:	mov	x19, x0
  40da80:	strb	w25, [x0, #24]
  40da84:	add	x25, x0, #0x1c
  40da88:	strb	w24, [x0, #25]
  40da8c:	mov	x24, #0x0                   	// #0
  40da90:	cmp	w23, w24
  40da94:	b.gt	40dae8 <ferror@plt+0xb418>
  40da98:	str	xzr, [x19, #16]
  40da9c:	tbz	w21, #30, 40dad0 <ferror@plt+0xb400>
  40daa0:	add	x25, x19, #0x10
  40daa4:	mov	x0, x20
  40daa8:	add	x21, sp, #0x50
  40daac:	bl	40d428 <ferror@plt+0xad58>
  40dab0:	mov	w23, w0
  40dab4:	mov	x0, x21
  40dab8:	bl	413620 <ferror@plt+0x10f50>
  40dabc:	sub	w23, w23, #0x1
  40dac0:	cmn	w23, #0x1
  40dac4:	b.ne	40db14 <ferror@plt+0xb444>  // b.any
  40dac8:	mov	x0, x21
  40dacc:	bl	413628 <ferror@plt+0x10f58>
  40dad0:	stp	x20, x22, [x19]
  40dad4:	b	40d9dc <ferror@plt+0xb30c>
  40dad8:	adrp	x0, 417000 <ferror@plt+0x14930>
  40dadc:	add	x0, x0, #0xc6c
  40dae0:	bl	4022e0 <strdup@plt>
  40dae4:	b	40da30 <ferror@plt+0xb360>
  40dae8:	mov	x0, x20
  40daec:	bl	40d428 <ferror@plt+0xad58>
  40daf0:	str	w0, [x25, x24, lsl #2]
  40daf4:	add	x24, x24, #0x1
  40daf8:	b	40da90 <ferror@plt+0xb3c0>
  40dafc:	mov	x0, #0x20                  	// #32
  40db00:	bl	402220 <malloc@plt>
  40db04:	mov	x19, x0
  40db08:	mov	w0, #0x80                  	// #128
  40db0c:	strh	w0, [x19, #24]
  40db10:	b	40da98 <ferror@plt+0xb3c8>
  40db14:	mov	x0, x20
  40db18:	bl	40d428 <ferror@plt+0xad58>
  40db1c:	mov	x1, x20
  40db20:	mov	w24, w0
  40db24:	mov	x0, x21
  40db28:	bl	40d950 <ferror@plt+0xb280>
  40db2c:	mov	x0, x21
  40db30:	bl	41367c <ferror@plt+0x10fac>
  40db34:	mov	x1, x0
  40db38:	ldr	w2, [sp, #92]
  40db3c:	mov	w3, w24
  40db40:	mov	x0, x25
  40db44:	bl	40d468 <ferror@plt+0xad98>
  40db48:	mov	x0, x21
  40db4c:	bl	413874 <ferror@plt+0x111a4>
  40db50:	b	40dabc <ferror@plt+0xb3ec>
  40db54:	ldrb	w2, [x0, #24]
  40db58:	cmp	w2, w1
  40db5c:	b.gt	40db80 <ferror@plt+0xb4b0>
  40db60:	ldrb	w3, [x0, #25]
  40db64:	cmp	w3, w1
  40db68:	b.lt	40db80 <ferror@plt+0xb4b0>  // b.tstop
  40db6c:	sub	w1, w1, w2
  40db70:	add	x1, x0, w1, sxtw #2
  40db74:	ldr	x0, [x0]
  40db78:	ldr	w1, [x1, #28]
  40db7c:	b	40d9b4 <ferror@plt+0xb2e4>
  40db80:	mov	x0, #0x0                   	// #0
  40db84:	ret
  40db88:	cbnz	x0, 40db90 <ferror@plt+0xb4c0>
  40db8c:	ret
  40db90:	stp	x29, x30, [sp, #-32]!
  40db94:	mov	x29, sp
  40db98:	str	x19, [sp, #16]
  40db9c:	ldr	x19, [x0]
  40dba0:	bl	402480 <free@plt>
  40dba4:	mov	x0, x19
  40dba8:	cbnz	x19, 40db9c <ferror@plt+0xb4cc>
  40dbac:	ldr	x19, [sp, #16]
  40dbb0:	ldp	x29, x30, [sp], #32
  40dbb4:	ret
  40dbb8:	stp	x29, x30, [sp, #-32]!
  40dbbc:	mov	x29, sp
  40dbc0:	str	x19, [sp, #16]
  40dbc4:	mov	x19, x0
  40dbc8:	ldr	x0, [x0, #8]
  40dbcc:	bl	402480 <free@plt>
  40dbd0:	ldr	x0, [x19, #16]
  40dbd4:	bl	40db88 <ferror@plt+0xb4b8>
  40dbd8:	mov	x0, x19
  40dbdc:	ldr	x19, [sp, #16]
  40dbe0:	ldp	x29, x30, [sp], #32
  40dbe4:	b	402480 <free@plt>
  40dbe8:	stp	x29, x30, [sp, #-80]!
  40dbec:	mov	x29, sp
  40dbf0:	stp	x19, x20, [sp, #16]
  40dbf4:	mov	x19, x1
  40dbf8:	mov	x20, x0
  40dbfc:	ldr	x1, [x0, #8]
  40dc00:	mov	x0, x19
  40dc04:	stp	x21, x22, [sp, #32]
  40dc08:	mov	w21, w2
  40dc0c:	stp	x23, x24, [sp, #48]
  40dc10:	adrp	x23, 416000 <ferror@plt+0x13930>
  40dc14:	add	x23, x23, #0x69d
  40dc18:	stp	x25, x26, [sp, #64]
  40dc1c:	bl	413728 <ferror@plt+0x11058>
  40dc20:	adrp	x25, 413000 <ferror@plt+0x10930>
  40dc24:	ldr	x22, [x20, #16]
  40dc28:	add	x25, x25, #0xc00
  40dc2c:	mov	w24, w0
  40dc30:	cbnz	x22, 40dc6c <ferror@plt+0xb59c>
  40dc34:	ldrb	w22, [x20, #24]
  40dc38:	ldrb	w0, [x20, #25]
  40dc3c:	cmp	w0, w22
  40dc40:	b.ge	40dcc0 <ferror@plt+0xb5f0>  // b.tcont
  40dc44:	mov	w1, w24
  40dc48:	mov	x0, x19
  40dc4c:	bl	413834 <ferror@plt+0x11164>
  40dc50:	mov	x0, x20
  40dc54:	ldp	x19, x20, [sp, #16]
  40dc58:	ldp	x21, x22, [sp, #32]
  40dc5c:	ldp	x23, x24, [sp, #48]
  40dc60:	ldp	x25, x26, [sp, #64]
  40dc64:	ldp	x29, x30, [sp], #80
  40dc68:	b	40dbb8 <ferror@plt+0xb4e8>
  40dc6c:	ldr	w2, [x19, #12]
  40dc70:	mov	w0, w21
  40dc74:	ldr	x1, [x19]
  40dc78:	add	x26, x22, #0x10
  40dc7c:	bl	40a670 <ferror@plt+0x7fa0>
  40dc80:	mov	x1, x23
  40dc84:	mov	x2, #0x1                   	// #1
  40dc88:	mov	w0, w21
  40dc8c:	bl	40a670 <ferror@plt+0x7fa0>
  40dc90:	mov	x0, x26
  40dc94:	bl	4020a0 <strlen@plt>
  40dc98:	mov	x2, x0
  40dc9c:	mov	x1, x26
  40dca0:	mov	w0, w21
  40dca4:	bl	40a670 <ferror@plt+0x7fa0>
  40dca8:	mov	x1, x25
  40dcac:	mov	w0, w21
  40dcb0:	mov	x2, #0x1                   	// #1
  40dcb4:	bl	40a670 <ferror@plt+0x7fa0>
  40dcb8:	ldr	x22, [x22]
  40dcbc:	b	40dc30 <ferror@plt+0xb560>
  40dcc0:	mov	w1, w22
  40dcc4:	mov	x0, x20
  40dcc8:	bl	40db54 <ferror@plt+0xb484>
  40dccc:	mov	x23, x0
  40dcd0:	cbz	x0, 40dcf8 <ferror@plt+0xb628>
  40dcd4:	mov	w1, w22
  40dcd8:	mov	x0, x19
  40dcdc:	bl	4136cc <ferror@plt+0x10ffc>
  40dce0:	mov	w2, w21
  40dce4:	mov	x1, x19
  40dce8:	mov	x0, x23
  40dcec:	bl	40dbe8 <ferror@plt+0xb518>
  40dcf0:	mov	x0, x19
  40dcf4:	bl	4137f8 <ferror@plt+0x11128>
  40dcf8:	add	w22, w22, #0x1
  40dcfc:	b	40dc38 <ferror@plt+0xb568>
  40dd00:	stp	x29, x30, [sp, #-48]!
  40dd04:	mov	x29, sp
  40dd08:	stp	x19, x20, [sp, #16]
  40dd0c:	mov	x20, x0
  40dd10:	ldr	x19, [x0, #16]
  40dd14:	str	x21, [sp, #32]
  40dd18:	mov	x21, x1
  40dd1c:	cbnz	x19, 40dd34 <ferror@plt+0xb664>
  40dd20:	mov	x0, x20
  40dd24:	ldp	x19, x20, [sp, #16]
  40dd28:	ldr	x21, [sp, #32]
  40dd2c:	ldp	x29, x30, [sp], #48
  40dd30:	b	40dbb8 <ferror@plt+0xb4e8>
  40dd34:	ldp	w3, w2, [x19, #8]
  40dd38:	add	x1, x19, #0x10
  40dd3c:	mov	x0, x21
  40dd40:	bl	40d468 <ferror@plt+0xad98>
  40dd44:	ldr	x19, [x19]
  40dd48:	b	40dd1c <ferror@plt+0xb64c>
  40dd4c:	stp	x29, x30, [sp, #-80]!
  40dd50:	mov	x29, sp
  40dd54:	stp	x19, x20, [sp, #16]
  40dd58:	mov	x19, x0
  40dd5c:	mov	x20, x2
  40dd60:	stp	x21, x22, [sp, #32]
  40dd64:	sxtw	x21, w1
  40dd68:	mov	x22, #0x0                   	// #0
  40dd6c:	stp	x23, x24, [sp, #48]
  40dd70:	mov	x24, x3
  40dd74:	mov	x23, x4
  40dd78:	str	x25, [sp, #64]
  40dd7c:	ldr	x0, [x19, #8]
  40dd80:	add	x25, x22, #0x1
  40dd84:	add	x0, x0, x22
  40dd88:	ldrb	w1, [x0, x21]
  40dd8c:	cbnz	w1, 40ddec <ferror@plt+0xb71c>
  40dd90:	ldrb	w21, [x19, #24]
  40dd94:	ldrb	w0, [x19, #25]
  40dd98:	cmp	w0, w21
  40dd9c:	b.ge	40ddfc <ferror@plt+0xb72c>  // b.tcont
  40dda0:	ldr	x0, [x19, #16]
  40dda4:	cbz	x0, 40de44 <ferror@plt+0xb774>
  40dda8:	mov	x0, x20
  40ddac:	bl	41367c <ferror@plt+0x10fac>
  40ddb0:	mov	x1, x24
  40ddb4:	mov	w2, #0x0                   	// #0
  40ddb8:	bl	4024f0 <fnmatch@plt>
  40ddbc:	cbnz	w0, 40de44 <ferror@plt+0xb774>
  40ddc0:	mov	x1, x23
  40ddc4:	mov	x0, x19
  40ddc8:	bl	40dd00 <ferror@plt+0xb630>
  40ddcc:	mov	w1, w22
  40ddd0:	mov	x0, x20
  40ddd4:	ldp	x19, x20, [sp, #16]
  40ddd8:	ldp	x21, x22, [sp, #32]
  40dddc:	ldp	x23, x24, [sp, #48]
  40dde0:	ldr	x25, [sp, #64]
  40dde4:	ldp	x29, x30, [sp], #80
  40dde8:	b	413834 <ferror@plt+0x11164>
  40ddec:	mov	x0, x20
  40ddf0:	mov	x22, x25
  40ddf4:	bl	4136cc <ferror@plt+0x10ffc>
  40ddf8:	b	40dd7c <ferror@plt+0xb6ac>
  40ddfc:	mov	w1, w21
  40de00:	mov	x0, x19
  40de04:	bl	40db54 <ferror@plt+0xb484>
  40de08:	mov	x25, x0
  40de0c:	cbz	x0, 40de3c <ferror@plt+0xb76c>
  40de10:	mov	w1, w21
  40de14:	mov	x0, x20
  40de18:	bl	4136cc <ferror@plt+0x10ffc>
  40de1c:	mov	x4, x23
  40de20:	mov	x3, x24
  40de24:	mov	x2, x20
  40de28:	mov	w1, #0x0                   	// #0
  40de2c:	mov	x0, x25
  40de30:	bl	40dd4c <ferror@plt+0xb67c>
  40de34:	mov	x0, x20
  40de38:	bl	4137f8 <ferror@plt+0x11128>
  40de3c:	add	w21, w21, #0x1
  40de40:	b	40dd94 <ferror@plt+0xb6c4>
  40de44:	mov	x0, x19
  40de48:	bl	40dbb8 <ferror@plt+0xb4e8>
  40de4c:	b	40ddcc <ferror@plt+0xb6fc>
  40de50:	stp	x29, x30, [sp, #-48]!
  40de54:	adrp	x1, 418000 <ferror@plt+0x15930>
  40de58:	add	x1, x1, #0x69
  40de5c:	mov	x29, sp
  40de60:	stp	x19, x20, [sp, #16]
  40de64:	str	x21, [sp, #32]
  40de68:	bl	402210 <fopen@plt>
  40de6c:	mov	x19, x0
  40de70:	cbz	x0, 40dea8 <ferror@plt+0xb7d8>
  40de74:	bl	402620 <__errno_location@plt>
  40de78:	mov	x21, x0
  40de7c:	mov	w0, #0x16                  	// #22
  40de80:	str	w0, [x21]
  40de84:	mov	x0, x19
  40de88:	bl	40d428 <ferror@plt+0xad58>
  40de8c:	mov	w1, #0xf457                	// #62551
  40de90:	movk	w1, #0xb007, lsl #16
  40de94:	cmp	w0, w1
  40de98:	mov	x0, x19
  40de9c:	b.eq	40debc <ferror@plt+0xb7ec>  // b.none
  40dea0:	mov	x19, #0x0                   	// #0
  40dea4:	bl	4021e0 <fclose@plt>
  40dea8:	mov	x0, x19
  40deac:	ldp	x19, x20, [sp, #16]
  40deb0:	ldr	x21, [sp, #32]
  40deb4:	ldp	x29, x30, [sp], #48
  40deb8:	ret
  40debc:	bl	40d428 <ferror@plt+0xad58>
  40dec0:	lsr	w0, w0, #16
  40dec4:	cmp	w0, #0x2
  40dec8:	b.eq	40ded4 <ferror@plt+0xb804>  // b.none
  40decc:	mov	x0, x19
  40ded0:	b	40dea0 <ferror@plt+0xb7d0>
  40ded4:	mov	x0, #0x10                  	// #16
  40ded8:	bl	402220 <malloc@plt>
  40dedc:	mov	x20, x0
  40dee0:	mov	x0, x19
  40dee4:	str	x19, [x20]
  40dee8:	bl	40d428 <ferror@plt+0xad58>
  40deec:	mov	x19, x20
  40def0:	str	wzr, [x21]
  40def4:	str	w0, [x20, #8]
  40def8:	b	40dea8 <ferror@plt+0xb7d8>
  40defc:	stp	x29, x30, [sp, #-32]!
  40df00:	mov	x29, sp
  40df04:	str	x19, [sp, #16]
  40df08:	mov	x19, x0
  40df0c:	ldr	x0, [x0]
  40df10:	bl	4021e0 <fclose@plt>
  40df14:	mov	x0, x19
  40df18:	ldr	x19, [sp, #16]
  40df1c:	ldp	x29, x30, [sp], #32
  40df20:	b	402480 <free@plt>
  40df24:	stp	x29, x30, [sp, #-64]!
  40df28:	mov	x29, sp
  40df2c:	stp	x21, x22, [sp, #32]
  40df30:	mov	w21, w1
  40df34:	ldr	w1, [x0, #8]
  40df38:	ldr	x0, [x0]
  40df3c:	mov	x22, x2
  40df40:	stp	x19, x20, [sp, #16]
  40df44:	bl	40d9b4 <ferror@plt+0xb2e4>
  40df48:	cbz	x0, 40df80 <ferror@plt+0xb8b0>
  40df4c:	add	x19, sp, #0x30
  40df50:	mov	x20, x0
  40df54:	mov	x0, x19
  40df58:	bl	413620 <ferror@plt+0x10f50>
  40df5c:	mov	x1, x22
  40df60:	mov	x0, x19
  40df64:	bl	413728 <ferror@plt+0x11058>
  40df68:	mov	w2, w21
  40df6c:	mov	x1, x19
  40df70:	mov	x0, x20
  40df74:	bl	40dbe8 <ferror@plt+0xb518>
  40df78:	mov	x0, x19
  40df7c:	bl	413628 <ferror@plt+0x10f58>
  40df80:	ldp	x19, x20, [sp, #16]
  40df84:	ldp	x21, x22, [sp, #32]
  40df88:	ldp	x29, x30, [sp], #64
  40df8c:	ret
  40df90:	stp	x29, x30, [sp, #-48]!
  40df94:	mov	x29, sp
  40df98:	stp	x19, x20, [sp, #16]
  40df9c:	mov	x20, x1
  40dfa0:	ldr	w1, [x0, #8]
  40dfa4:	ldr	x0, [x0]
  40dfa8:	stp	x21, x22, [sp, #32]
  40dfac:	bl	40d9b4 <ferror@plt+0xb2e4>
  40dfb0:	mov	x19, x0
  40dfb4:	mov	w2, #0x0                   	// #0
  40dfb8:	cbz	x19, 40e018 <ferror@plt+0xb948>
  40dfbc:	ldr	x5, [x19, #8]
  40dfc0:	add	x4, x20, w2, sxtw
  40dfc4:	mov	x0, #0x0                   	// #0
  40dfc8:	ldrb	w3, [x5, x0]
  40dfcc:	add	w22, w2, w0
  40dfd0:	ldrb	w1, [x4, x0]
  40dfd4:	cbnz	w3, 40e000 <ferror@plt+0xb930>
  40dfd8:	cbnz	w1, 40e02c <ferror@plt+0xb95c>
  40dfdc:	ldr	x20, [x19, #16]
  40dfe0:	cbz	x20, 40dff0 <ferror@plt+0xb920>
  40dfe4:	add	x0, x20, #0x10
  40dfe8:	bl	4022e0 <strdup@plt>
  40dfec:	mov	x20, x0
  40dff0:	mov	x0, x19
  40dff4:	mov	x19, x20
  40dff8:	bl	40dbb8 <ferror@plt+0xb4e8>
  40dffc:	b	40e018 <ferror@plt+0xb948>
  40e000:	add	x0, x0, #0x1
  40e004:	cmp	w3, w1
  40e008:	b.eq	40dfc8 <ferror@plt+0xb8f8>  // b.none
  40e00c:	mov	x0, x19
  40e010:	mov	x19, #0x0                   	// #0
  40e014:	bl	40dbb8 <ferror@plt+0xb4e8>
  40e018:	mov	x0, x19
  40e01c:	ldp	x19, x20, [sp, #16]
  40e020:	ldp	x21, x22, [sp, #32]
  40e024:	ldp	x29, x30, [sp], #48
  40e028:	ret
  40e02c:	mov	x0, x19
  40e030:	bl	40db54 <ferror@plt+0xb484>
  40e034:	mov	x21, x0
  40e038:	mov	x0, x19
  40e03c:	bl	40dbb8 <ferror@plt+0xb4e8>
  40e040:	mov	x19, x21
  40e044:	add	w2, w22, #0x1
  40e048:	b	40dfb8 <ferror@plt+0xb8e8>
  40e04c:	stp	x29, x30, [sp, #-128]!
  40e050:	mov	x29, sp
  40e054:	stp	x21, x22, [sp, #32]
  40e058:	mov	x22, x1
  40e05c:	ldr	w1, [x0, #8]
  40e060:	ldr	x0, [x0]
  40e064:	stp	x23, x24, [sp, #48]
  40e068:	mov	x24, #0x1                   	// #1
  40e06c:	movk	x24, #0x20, lsl #16
  40e070:	stp	x19, x20, [sp, #16]
  40e074:	add	x20, sp, #0x70
  40e078:	stp	x25, x26, [sp, #64]
  40e07c:	add	x23, sp, #0x68
  40e080:	mov	w21, #0x0                   	// #0
  40e084:	str	x27, [sp, #80]
  40e088:	bl	40d9b4 <ferror@plt+0xb2e4>
  40e08c:	movk	x24, #0x2, lsl #48
  40e090:	mov	x19, x0
  40e094:	mov	x0, x20
  40e098:	str	xzr, [sp, #104]
  40e09c:	bl	413620 <ferror@plt+0x10f50>
  40e0a0:	cbz	x19, 40e1c4 <ferror@plt+0xbaf4>
  40e0a4:	ldr	x4, [x19, #8]
  40e0a8:	add	x3, x22, w21, sxtw
  40e0ac:	mov	x1, #0x0                   	// #0
  40e0b0:	ldrb	w2, [x4, x1]
  40e0b4:	cbnz	w2, 40e19c <ferror@plt+0xbacc>
  40e0b8:	add	w21, w21, w1
  40e0bc:	mov	x0, x19
  40e0c0:	mov	w1, #0x2a                  	// #42
  40e0c4:	bl	40db54 <ferror@plt+0xb484>
  40e0c8:	sxtw	x27, w21
  40e0cc:	mov	x25, x0
  40e0d0:	add	x26, x22, w21, sxtw
  40e0d4:	cbz	x0, 40e104 <ferror@plt+0xba34>
  40e0d8:	mov	w1, #0x2a                  	// #42
  40e0dc:	mov	x0, x20
  40e0e0:	bl	4136cc <ferror@plt+0x10ffc>
  40e0e4:	mov	x4, x23
  40e0e8:	mov	x3, x26
  40e0ec:	mov	x2, x20
  40e0f0:	mov	w1, #0x0                   	// #0
  40e0f4:	mov	x0, x25
  40e0f8:	bl	40dd4c <ferror@plt+0xb67c>
  40e0fc:	mov	x0, x20
  40e100:	bl	4137f8 <ferror@plt+0x11128>
  40e104:	mov	x0, x19
  40e108:	mov	w1, #0x3f                  	// #63
  40e10c:	bl	40db54 <ferror@plt+0xb484>
  40e110:	mov	x25, x0
  40e114:	cbz	x0, 40e144 <ferror@plt+0xba74>
  40e118:	mov	w1, #0x3f                  	// #63
  40e11c:	mov	x0, x20
  40e120:	bl	4136cc <ferror@plt+0x10ffc>
  40e124:	mov	x4, x23
  40e128:	mov	x3, x26
  40e12c:	mov	x2, x20
  40e130:	mov	w1, #0x0                   	// #0
  40e134:	mov	x0, x25
  40e138:	bl	40dd4c <ferror@plt+0xb67c>
  40e13c:	mov	x0, x20
  40e140:	bl	4137f8 <ferror@plt+0x11128>
  40e144:	mov	x0, x19
  40e148:	mov	w1, #0x5b                  	// #91
  40e14c:	bl	40db54 <ferror@plt+0xb484>
  40e150:	mov	x25, x0
  40e154:	cbz	x0, 40e184 <ferror@plt+0xbab4>
  40e158:	mov	w1, #0x5b                  	// #91
  40e15c:	mov	x0, x20
  40e160:	bl	4136cc <ferror@plt+0x10ffc>
  40e164:	mov	x4, x23
  40e168:	mov	x3, x26
  40e16c:	mov	x2, x20
  40e170:	mov	w1, #0x0                   	// #0
  40e174:	mov	x0, x25
  40e178:	bl	40dd4c <ferror@plt+0xb67c>
  40e17c:	mov	x0, x20
  40e180:	bl	4137f8 <ferror@plt+0x11128>
  40e184:	ldrb	w1, [x22, x27]
  40e188:	cbnz	w1, 40e208 <ferror@plt+0xbb38>
  40e18c:	add	x1, sp, #0x68
  40e190:	mov	x0, x19
  40e194:	bl	40dd00 <ferror@plt+0xb630>
  40e198:	b	40e1c4 <ferror@plt+0xbaf4>
  40e19c:	sub	w0, w2, #0x2a
  40e1a0:	and	w0, w0, #0xff
  40e1a4:	cmp	w0, #0x31
  40e1a8:	b.hi	40e1ec <ferror@plt+0xbb1c>  // b.pmore
  40e1ac:	lsr	x0, x24, x0
  40e1b0:	tbz	w0, #0, 40e1ec <ferror@plt+0xbb1c>
  40e1b4:	add	x4, sp, #0x68
  40e1b8:	mov	x2, x20
  40e1bc:	mov	x0, x19
  40e1c0:	bl	40dd4c <ferror@plt+0xb67c>
  40e1c4:	mov	x0, x20
  40e1c8:	bl	413628 <ferror@plt+0x10f58>
  40e1cc:	ldp	x19, x20, [sp, #16]
  40e1d0:	ldp	x21, x22, [sp, #32]
  40e1d4:	ldp	x23, x24, [sp, #48]
  40e1d8:	ldp	x25, x26, [sp, #64]
  40e1dc:	ldr	x27, [sp, #80]
  40e1e0:	ldr	x0, [sp, #104]
  40e1e4:	ldp	x29, x30, [sp], #128
  40e1e8:	ret
  40e1ec:	ldrb	w0, [x3], #1
  40e1f0:	add	x1, x1, #0x1
  40e1f4:	cmp	w2, w0
  40e1f8:	b.eq	40e0b0 <ferror@plt+0xb9e0>  // b.none
  40e1fc:	mov	x0, x19
  40e200:	bl	40dbb8 <ferror@plt+0xb4e8>
  40e204:	b	40e1c4 <ferror@plt+0xbaf4>
  40e208:	mov	x0, x19
  40e20c:	bl	40db54 <ferror@plt+0xb484>
  40e210:	mov	x25, x0
  40e214:	add	w21, w21, #0x1
  40e218:	mov	x0, x19
  40e21c:	mov	x19, x25
  40e220:	bl	40dbb8 <ferror@plt+0xb4e8>
  40e224:	b	40e0a0 <ferror@plt+0xb9d0>
  40e228:	stp	x29, x30, [sp, #-208]!
  40e22c:	mov	x29, sp
  40e230:	stp	x19, x20, [sp, #16]
  40e234:	mov	x20, x0
  40e238:	mov	x0, #0x20                  	// #32
  40e23c:	stp	x21, x22, [sp, #32]
  40e240:	mov	x21, x1
  40e244:	stp	x23, x24, [sp, #48]
  40e248:	mov	x23, x2
  40e24c:	stp	x25, x26, [sp, #64]
  40e250:	bl	402220 <malloc@plt>
  40e254:	mov	x19, x0
  40e258:	cbnz	x0, 40e2b0 <ferror@plt+0xbbe0>
  40e25c:	mov	x0, x20
  40e260:	bl	40ad4c <ferror@plt+0x867c>
  40e264:	cmp	w0, #0x2
  40e268:	b.le	40e294 <ferror@plt+0xbbc4>
  40e26c:	adrp	x5, 417000 <ferror@plt+0x14930>
  40e270:	adrp	x4, 417000 <ferror@plt+0x14930>
  40e274:	adrp	x2, 417000 <ferror@plt+0x14930>
  40e278:	add	x5, x5, #0xbad
  40e27c:	add	x4, x4, #0xc55
  40e280:	add	x2, x2, #0xbb9
  40e284:	mov	x0, x20
  40e288:	mov	w3, #0x2f7                 	// #759
  40e28c:	mov	w1, #0x3                   	// #3
  40e290:	bl	40acb8 <ferror@plt+0x85e8>
  40e294:	mov	x0, x19
  40e298:	ldp	x19, x20, [sp, #16]
  40e29c:	ldp	x21, x22, [sp, #32]
  40e2a0:	ldp	x23, x24, [sp, #48]
  40e2a4:	ldp	x25, x26, [sp, #64]
  40e2a8:	ldp	x29, x30, [sp], #208
  40e2ac:	ret
  40e2b0:	mov	x0, x21
  40e2b4:	mov	w1, #0x80000               	// #524288
  40e2b8:	bl	402230 <open@plt>
  40e2bc:	mov	w21, w0
  40e2c0:	tbnz	w0, #31, 40e34c <ferror@plt+0xbc7c>
  40e2c4:	add	x24, sp, #0x50
  40e2c8:	mov	x1, x24
  40e2cc:	bl	413918 <ferror@plt+0x11248>
  40e2d0:	tbnz	w0, #31, 40e344 <ferror@plt+0xbc74>
  40e2d4:	ldr	x1, [sp, #128]
  40e2d8:	cmp	x1, #0xb
  40e2dc:	b.ls	40e344 <ferror@plt+0xbc74>  // b.plast
  40e2e0:	mov	w4, w21
  40e2e4:	mov	x5, #0x0                   	// #0
  40e2e8:	mov	w3, #0x2                   	// #2
  40e2ec:	mov	w2, #0x1                   	// #1
  40e2f0:	mov	x0, #0x0                   	// #0
  40e2f4:	bl	402440 <mmap@plt>
  40e2f8:	str	x0, [x19, #8]
  40e2fc:	cmn	x0, #0x1
  40e300:	b.ne	40e35c <ferror@plt+0xbc8c>  // b.any
  40e304:	mov	x0, x20
  40e308:	bl	40ad4c <ferror@plt+0x867c>
  40e30c:	cmp	w0, #0x2
  40e310:	b.le	40e344 <ferror@plt+0xbc74>
  40e314:	ldr	x6, [sp, #128]
  40e318:	adrp	x5, 417000 <ferror@plt+0x14930>
  40e31c:	adrp	x4, 417000 <ferror@plt+0x14930>
  40e320:	adrp	x2, 417000 <ferror@plt+0x14930>
  40e324:	mov	w7, w21
  40e328:	add	x5, x5, #0xbd1
  40e32c:	add	x4, x4, #0xc55
  40e330:	add	x2, x2, #0xbb9
  40e334:	mov	x0, x20
  40e338:	mov	w3, #0x307                 	// #775
  40e33c:	mov	w1, #0x3                   	// #3
  40e340:	bl	40acb8 <ferror@plt+0x85e8>
  40e344:	mov	w0, w21
  40e348:	bl	402320 <close@plt>
  40e34c:	mov	x0, x19
  40e350:	mov	x19, #0x0                   	// #0
  40e354:	bl	402480 <free@plt>
  40e358:	b	40e294 <ferror@plt+0xbbc4>
  40e35c:	ldp	w25, w22, [x0]
  40e360:	mov	w26, #0xf457                	// #62551
  40e364:	movk	w26, #0xb007, lsl #16
  40e368:	rev	w25, w25
  40e36c:	rev	w22, w22
  40e370:	cmp	w25, w26
  40e374:	b.eq	40e3c8 <ferror@plt+0xbcf8>  // b.none
  40e378:	mov	x0, x20
  40e37c:	bl	40ad4c <ferror@plt+0x867c>
  40e380:	cmp	w0, #0x2
  40e384:	b.le	40e3b8 <ferror@plt+0xbce8>
  40e388:	adrp	x5, 417000 <ferror@plt+0x14930>
  40e38c:	adrp	x4, 417000 <ferror@plt+0x14930>
  40e390:	mov	w7, w26
  40e394:	mov	w6, w25
  40e398:	add	x5, x5, #0xc05
  40e39c:	add	x4, x4, #0xc55
  40e3a0:	mov	w3, #0x312                 	// #786
  40e3a4:	adrp	x2, 417000 <ferror@plt+0x14930>
  40e3a8:	mov	x0, x20
  40e3ac:	add	x2, x2, #0xbb9
  40e3b0:	mov	w1, #0x3                   	// #3
  40e3b4:	bl	40acb8 <ferror@plt+0x85e8>
  40e3b8:	ldr	x0, [x19, #8]
  40e3bc:	ldr	x1, [sp, #128]
  40e3c0:	bl	402500 <munmap@plt>
  40e3c4:	b	40e344 <ferror@plt+0xbc74>
  40e3c8:	lsr	w22, w22, #16
  40e3cc:	cmp	w22, #0x2
  40e3d0:	b.eq	40e404 <ferror@plt+0xbd34>  // b.none
  40e3d4:	mov	x0, x20
  40e3d8:	bl	40ad4c <ferror@plt+0x867c>
  40e3dc:	cmp	w0, #0x2
  40e3e0:	b.le	40e3b8 <ferror@plt+0xbce8>
  40e3e4:	adrp	x5, 417000 <ferror@plt+0x14930>
  40e3e8:	adrp	x4, 417000 <ferror@plt+0x14930>
  40e3ec:	mov	w6, w22
  40e3f0:	add	x5, x5, #0xc29
  40e3f4:	add	x4, x4, #0xc55
  40e3f8:	mov	w7, #0x2                   	// #2
  40e3fc:	mov	w3, #0x318                 	// #792
  40e400:	b	40e3a4 <ferror@plt+0xbcd4>
  40e404:	ldr	w0, [x0, #8]
  40e408:	str	x20, [x19]
  40e40c:	rev	w0, w0
  40e410:	str	w0, [x19, #16]
  40e414:	ldr	x0, [sp, #128]
  40e418:	str	x0, [x19, #24]
  40e41c:	mov	w0, w21
  40e420:	bl	402320 <close@plt>
  40e424:	mov	x0, x24
  40e428:	bl	40aaf8 <ferror@plt+0x8428>
  40e42c:	str	x0, [x23]
  40e430:	b	40e294 <ferror@plt+0xbbc4>
  40e434:	stp	x29, x30, [sp, #-32]!
  40e438:	mov	x29, sp
  40e43c:	str	x19, [sp, #16]
  40e440:	mov	x19, x0
  40e444:	ldr	x0, [x0, #8]
  40e448:	ldr	x1, [x19, #24]
  40e44c:	bl	402500 <munmap@plt>
  40e450:	mov	x0, x19
  40e454:	ldr	x19, [sp, #16]
  40e458:	ldp	x29, x30, [sp], #32
  40e45c:	b	402480 <free@plt>
  40e460:	stp	x29, x30, [sp, #-64]!
  40e464:	mov	x29, sp
  40e468:	stp	x21, x22, [sp, #32]
  40e46c:	mov	w21, w1
  40e470:	ldr	w1, [x0, #16]
  40e474:	mov	x22, x2
  40e478:	stp	x19, x20, [sp, #16]
  40e47c:	bl	40d560 <ferror@plt+0xae90>
  40e480:	cbz	x0, 40e4b8 <ferror@plt+0xbde8>
  40e484:	add	x19, sp, #0x30
  40e488:	mov	x20, x0
  40e48c:	mov	x0, x19
  40e490:	bl	413620 <ferror@plt+0x10f50>
  40e494:	mov	x1, x22
  40e498:	mov	x0, x19
  40e49c:	bl	413728 <ferror@plt+0x11058>
  40e4a0:	mov	w2, w21
  40e4a4:	mov	x1, x19
  40e4a8:	mov	x0, x20
  40e4ac:	bl	40d734 <ferror@plt+0xb064>
  40e4b0:	mov	x0, x19
  40e4b4:	bl	413628 <ferror@plt+0x10f58>
  40e4b8:	ldp	x19, x20, [sp, #16]
  40e4bc:	ldp	x21, x22, [sp, #32]
  40e4c0:	ldp	x29, x30, [sp], #64
  40e4c4:	ret
  40e4c8:	stp	x29, x30, [sp, #-48]!
  40e4cc:	mov	x29, sp
  40e4d0:	stp	x19, x20, [sp, #16]
  40e4d4:	mov	x20, x1
  40e4d8:	ldr	w1, [x0, #16]
  40e4dc:	stp	x21, x22, [sp, #32]
  40e4e0:	bl	40d560 <ferror@plt+0xae90>
  40e4e4:	mov	x19, x0
  40e4e8:	mov	w2, #0x0                   	// #0
  40e4ec:	cbz	x19, 40e550 <ferror@plt+0xbe80>
  40e4f0:	ldr	x5, [x19, #8]
  40e4f4:	add	x4, x20, w2, sxtw
  40e4f8:	mov	x0, #0x0                   	// #0
  40e4fc:	ldrb	w3, [x5, x0]
  40e500:	add	w22, w2, w0
  40e504:	ldrb	w1, [x4, x0]
  40e508:	cbnz	w3, 40e538 <ferror@plt+0xbe68>
  40e50c:	cbnz	w1, 40e56c <ferror@plt+0xbe9c>
  40e510:	ldr	w0, [x19, #24]
  40e514:	cbz	w0, 40e564 <ferror@plt+0xbe94>
  40e518:	ldr	x0, [x19, #16]
  40e51c:	ldr	x0, [x0, #8]
  40e520:	bl	4022e0 <strdup@plt>
  40e524:	mov	x20, x0
  40e528:	mov	x0, x19
  40e52c:	mov	x19, x20
  40e530:	bl	402480 <free@plt>
  40e534:	b	40e550 <ferror@plt+0xbe80>
  40e538:	add	x0, x0, #0x1
  40e53c:	cmp	w3, w1
  40e540:	b.eq	40e4fc <ferror@plt+0xbe2c>  // b.none
  40e544:	mov	x0, x19
  40e548:	mov	x19, #0x0                   	// #0
  40e54c:	bl	402480 <free@plt>
  40e550:	mov	x0, x19
  40e554:	ldp	x19, x20, [sp, #16]
  40e558:	ldp	x21, x22, [sp, #32]
  40e55c:	ldp	x29, x30, [sp], #48
  40e560:	ret
  40e564:	mov	x20, #0x0                   	// #0
  40e568:	b	40e528 <ferror@plt+0xbe58>
  40e56c:	mov	x0, x19
  40e570:	bl	40d700 <ferror@plt+0xb030>
  40e574:	mov	x21, x0
  40e578:	mov	x0, x19
  40e57c:	bl	402480 <free@plt>
  40e580:	mov	x19, x21
  40e584:	add	w2, w22, #0x1
  40e588:	b	40e4ec <ferror@plt+0xbe1c>
  40e58c:	stp	x29, x30, [sp, #-128]!
  40e590:	mov	x29, sp
  40e594:	stp	x21, x22, [sp, #32]
  40e598:	mov	x22, x1
  40e59c:	ldr	w1, [x0, #16]
  40e5a0:	stp	x23, x24, [sp, #48]
  40e5a4:	mov	x24, #0x1                   	// #1
  40e5a8:	movk	x24, #0x20, lsl #16
  40e5ac:	stp	x19, x20, [sp, #16]
  40e5b0:	add	x20, sp, #0x70
  40e5b4:	add	x23, sp, #0x68
  40e5b8:	stp	x25, x26, [sp, #64]
  40e5bc:	mov	w21, #0x0                   	// #0
  40e5c0:	movk	x24, #0x2, lsl #48
  40e5c4:	str	x27, [sp, #80]
  40e5c8:	bl	40d560 <ferror@plt+0xae90>
  40e5cc:	mov	x19, x0
  40e5d0:	mov	x0, x20
  40e5d4:	str	xzr, [sp, #104]
  40e5d8:	bl	413620 <ferror@plt+0x10f50>
  40e5dc:	cbz	x19, 40e700 <ferror@plt+0xc030>
  40e5e0:	ldr	x4, [x19, #8]
  40e5e4:	add	x3, x22, w21, sxtw
  40e5e8:	mov	x1, #0x0                   	// #0
  40e5ec:	ldrb	w2, [x4, x1]
  40e5f0:	cbnz	w2, 40e6d8 <ferror@plt+0xc008>
  40e5f4:	add	w21, w21, w1
  40e5f8:	mov	x0, x19
  40e5fc:	mov	w1, #0x2a                  	// #42
  40e600:	bl	40d700 <ferror@plt+0xb030>
  40e604:	sxtw	x27, w21
  40e608:	mov	x25, x0
  40e60c:	add	x26, x22, w21, sxtw
  40e610:	cbz	x0, 40e640 <ferror@plt+0xbf70>
  40e614:	mov	w1, #0x2a                  	// #42
  40e618:	mov	x0, x20
  40e61c:	bl	4136cc <ferror@plt+0x10ffc>
  40e620:	mov	x4, x23
  40e624:	mov	x3, x26
  40e628:	mov	x2, x20
  40e62c:	mov	w1, #0x0                   	// #0
  40e630:	mov	x0, x25
  40e634:	bl	40d84c <ferror@plt+0xb17c>
  40e638:	mov	x0, x20
  40e63c:	bl	4137f8 <ferror@plt+0x11128>
  40e640:	mov	x0, x19
  40e644:	mov	w1, #0x3f                  	// #63
  40e648:	bl	40d700 <ferror@plt+0xb030>
  40e64c:	mov	x25, x0
  40e650:	cbz	x0, 40e680 <ferror@plt+0xbfb0>
  40e654:	mov	w1, #0x3f                  	// #63
  40e658:	mov	x0, x20
  40e65c:	bl	4136cc <ferror@plt+0x10ffc>
  40e660:	mov	x4, x23
  40e664:	mov	x3, x26
  40e668:	mov	x2, x20
  40e66c:	mov	w1, #0x0                   	// #0
  40e670:	mov	x0, x25
  40e674:	bl	40d84c <ferror@plt+0xb17c>
  40e678:	mov	x0, x20
  40e67c:	bl	4137f8 <ferror@plt+0x11128>
  40e680:	mov	x0, x19
  40e684:	mov	w1, #0x5b                  	// #91
  40e688:	bl	40d700 <ferror@plt+0xb030>
  40e68c:	mov	x25, x0
  40e690:	cbz	x0, 40e6c0 <ferror@plt+0xbff0>
  40e694:	mov	w1, #0x5b                  	// #91
  40e698:	mov	x0, x20
  40e69c:	bl	4136cc <ferror@plt+0x10ffc>
  40e6a0:	mov	x4, x23
  40e6a4:	mov	x3, x26
  40e6a8:	mov	x2, x20
  40e6ac:	mov	w1, #0x0                   	// #0
  40e6b0:	mov	x0, x25
  40e6b4:	bl	40d84c <ferror@plt+0xb17c>
  40e6b8:	mov	x0, x20
  40e6bc:	bl	4137f8 <ferror@plt+0x11128>
  40e6c0:	ldrb	w1, [x22, x27]
  40e6c4:	cbnz	w1, 40e744 <ferror@plt+0xc074>
  40e6c8:	add	x1, sp, #0x68
  40e6cc:	mov	x0, x19
  40e6d0:	bl	40d508 <ferror@plt+0xae38>
  40e6d4:	b	40e700 <ferror@plt+0xc030>
  40e6d8:	sub	w0, w2, #0x2a
  40e6dc:	and	w0, w0, #0xff
  40e6e0:	cmp	w0, #0x31
  40e6e4:	b.hi	40e728 <ferror@plt+0xc058>  // b.pmore
  40e6e8:	lsr	x0, x24, x0
  40e6ec:	tbz	w0, #0, 40e728 <ferror@plt+0xc058>
  40e6f0:	add	x4, sp, #0x68
  40e6f4:	mov	x2, x20
  40e6f8:	mov	x0, x19
  40e6fc:	bl	40d84c <ferror@plt+0xb17c>
  40e700:	mov	x0, x20
  40e704:	bl	413628 <ferror@plt+0x10f58>
  40e708:	ldp	x19, x20, [sp, #16]
  40e70c:	ldp	x21, x22, [sp, #32]
  40e710:	ldp	x23, x24, [sp, #48]
  40e714:	ldp	x25, x26, [sp, #64]
  40e718:	ldr	x27, [sp, #80]
  40e71c:	ldr	x0, [sp, #104]
  40e720:	ldp	x29, x30, [sp], #128
  40e724:	ret
  40e728:	ldrb	w0, [x3], #1
  40e72c:	add	x1, x1, #0x1
  40e730:	cmp	w2, w0
  40e734:	b.eq	40e5ec <ferror@plt+0xbf1c>  // b.none
  40e738:	mov	x0, x19
  40e73c:	bl	402480 <free@plt>
  40e740:	b	40e700 <ferror@plt+0xc030>
  40e744:	mov	x0, x19
  40e748:	bl	40d700 <ferror@plt+0xb030>
  40e74c:	mov	x25, x0
  40e750:	add	w21, w21, #0x1
  40e754:	mov	x0, x19
  40e758:	mov	x19, x25
  40e75c:	bl	402480 <free@plt>
  40e760:	b	40e5dc <ferror@plt+0xbf0c>
  40e764:	stp	x29, x30, [sp, #-48]!
  40e768:	mov	x29, sp
  40e76c:	stp	x19, x20, [sp, #16]
  40e770:	mov	x19, x0
  40e774:	str	x21, [sp, #32]
  40e778:	mov	x21, x1
  40e77c:	ldrb	w1, [x0]
  40e780:	cmp	w1, #0x2f
  40e784:	b.eq	40e7b4 <ferror@plt+0xc0e4>  // b.none
  40e788:	mov	x20, x2
  40e78c:	bl	4020a0 <strlen@plt>
  40e790:	add	x1, x21, #0x1
  40e794:	add	x1, x1, x0
  40e798:	cmp	x1, #0xfff
  40e79c:	b.hi	40e7c8 <ferror@plt+0xc0f8>  // b.pmore
  40e7a0:	mov	x1, x19
  40e7a4:	mov	x19, x20
  40e7a8:	add	x2, x0, #0x1
  40e7ac:	add	x0, x20, x21
  40e7b0:	bl	402060 <memcpy@plt>
  40e7b4:	mov	x0, x19
  40e7b8:	ldp	x19, x20, [sp, #16]
  40e7bc:	ldr	x21, [sp, #32]
  40e7c0:	ldp	x29, x30, [sp], #48
  40e7c4:	ret
  40e7c8:	mov	x19, #0x0                   	// #0
  40e7cc:	b	40e7b4 <ferror@plt+0xc0e4>
  40e7d0:	stp	x29, x30, [sp, #-64]!
  40e7d4:	mov	x29, sp
  40e7d8:	stp	x21, x22, [sp, #32]
  40e7dc:	mov	x22, x0
  40e7e0:	add	x0, x4, #0xa
  40e7e4:	mov	x21, x2
  40e7e8:	add	x0, x0, x2
  40e7ec:	stp	x19, x20, [sp, #16]
  40e7f0:	mov	x20, x4
  40e7f4:	stp	x23, x24, [sp, #48]
  40e7f8:	mov	x24, x1
  40e7fc:	mov	x23, x3
  40e800:	bl	402220 <malloc@plt>
  40e804:	cbz	x0, 40e880 <ferror@plt+0xc1b0>
  40e808:	mov	x19, x0
  40e80c:	add	x0, x20, #0x9
  40e810:	add	x0, x19, x0
  40e814:	mov	x2, x21
  40e818:	mov	x1, x24
  40e81c:	str	x0, [x19]
  40e820:	bl	402060 <memcpy@plt>
  40e824:	mov	x0, x19
  40e828:	mov	x2, x20
  40e82c:	add	x20, x19, x20
  40e830:	ldr	x1, [x0], #8
  40e834:	strb	wzr, [x1, x21]
  40e838:	mov	x1, x23
  40e83c:	bl	402060 <memcpy@plt>
  40e840:	strb	wzr, [x20, #8]
  40e844:	ldr	x0, [x22]
  40e848:	mov	x1, x19
  40e84c:	bl	40bb6c <ferror@plt+0x949c>
  40e850:	mov	x20, x0
  40e854:	cbz	x0, 40e874 <ferror@plt+0xc1a4>
  40e858:	str	x0, [x22]
  40e85c:	mov	x0, x20
  40e860:	ldp	x19, x20, [sp, #16]
  40e864:	ldp	x21, x22, [sp, #32]
  40e868:	ldp	x23, x24, [sp, #48]
  40e86c:	ldp	x29, x30, [sp], #64
  40e870:	ret
  40e874:	mov	x0, x19
  40e878:	bl	402480 <free@plt>
  40e87c:	b	40e85c <ferror@plt+0xc18c>
  40e880:	mov	x20, #0x0                   	// #0
  40e884:	b	40e85c <ferror@plt+0xc18c>
  40e888:	stp	x29, x30, [sp, #-48]!
  40e88c:	mov	x29, sp
  40e890:	stp	x19, x20, [sp, #16]
  40e894:	mov	x20, x0
  40e898:	ldr	x0, [x0]
  40e89c:	str	x21, [sp, #32]
  40e8a0:	bl	40bb64 <ferror@plt+0x9494>
  40e8a4:	ldr	x21, [x0, #16]
  40e8a8:	mov	x19, x21
  40e8ac:	cbz	x19, 40e8d0 <ferror@plt+0xc200>
  40e8b0:	mov	x0, x19
  40e8b4:	bl	40bddc <ferror@plt+0x970c>
  40e8b8:	ldr	x1, [x20, #16]
  40e8bc:	bl	402410 <strcmp@plt>
  40e8c0:	cbz	w0, 40e8e4 <ferror@plt+0xc214>
  40e8c4:	ldr	x19, [x19]
  40e8c8:	cmp	x19, x21
  40e8cc:	b.ne	40e8ac <ferror@plt+0xc1dc>  // b.any
  40e8d0:	mov	w0, #0x0                   	// #0
  40e8d4:	ldp	x19, x20, [sp, #16]
  40e8d8:	ldr	x21, [sp, #32]
  40e8dc:	ldp	x29, x30, [sp], #48
  40e8e0:	ret
  40e8e4:	mov	w0, #0x1                   	// #1
  40e8e8:	b	40e8d4 <ferror@plt+0xc204>
  40e8ec:	stp	x29, x30, [sp, #-112]!
  40e8f0:	mov	x29, sp
  40e8f4:	stp	x19, x20, [sp, #16]
  40e8f8:	stp	x21, x22, [sp, #32]
  40e8fc:	stp	x23, x24, [sp, #48]
  40e900:	stp	x25, x26, [sp, #64]
  40e904:	stp	x27, x28, [sp, #80]
  40e908:	str	x3, [sp, #104]
  40e90c:	cbz	x4, 40ea1c <ferror@plt+0xc34c>
  40e910:	mov	x22, x1
  40e914:	add	x1, x4, x4, lsl #1
  40e918:	mov	x21, x0
  40e91c:	add	x0, x1, #0x13
  40e920:	mov	x23, x2
  40e924:	mov	x2, #0x14                  	// #20
  40e928:	sub	x1, x1, #0x3
  40e92c:	mov	x28, x4
  40e930:	udiv	x0, x0, x2
  40e934:	add	x0, x0, x0, lsl #1
  40e938:	add	x0, x0, x1
  40e93c:	bl	402220 <malloc@plt>
  40e940:	mov	x19, x0
  40e944:	cbz	x0, 40e99c <ferror@plt+0xc2cc>
  40e948:	adrp	x25, 417000 <ferror@plt+0x14930>
  40e94c:	adrp	x26, 417000 <ferror@plt+0x14930>
  40e950:	add	x25, x25, #0xc64
  40e954:	sub	w27, w28, #0x1
  40e958:	add	x26, x26, #0xc69
  40e95c:	mov	x20, #0x0                   	// #0
  40e960:	mov	w24, #0x0                   	// #0
  40e964:	cmp	w20, w28
  40e968:	b.lt	40e9bc <ferror@plt+0xc2ec>  // b.tstop
  40e96c:	mov	x0, x19
  40e970:	bl	4020a0 <strlen@plt>
  40e974:	mov	x3, x19
  40e978:	mov	x4, x0
  40e97c:	mov	x2, x23
  40e980:	mov	x1, x22
  40e984:	mov	x0, x21
  40e988:	bl	40e7d0 <ferror@plt+0xc100>
  40e98c:	mov	x20, x0
  40e990:	mov	x0, x19
  40e994:	mov	x19, x20
  40e998:	bl	402480 <free@plt>
  40e99c:	mov	x0, x19
  40e9a0:	ldp	x19, x20, [sp, #16]
  40e9a4:	ldp	x21, x22, [sp, #32]
  40e9a8:	ldp	x23, x24, [sp, #48]
  40e9ac:	ldp	x25, x26, [sp, #64]
  40e9b0:	ldp	x27, x28, [sp, #80]
  40e9b4:	ldp	x29, x30, [sp], #112
  40e9b8:	ret
  40e9bc:	ldr	x0, [sp, #104]
  40e9c0:	mov	x1, x25
  40e9c4:	ldrb	w2, [x0, x20]
  40e9c8:	add	x0, x19, w24, sxtw
  40e9cc:	bl	402130 <sprintf@plt>
  40e9d0:	cmp	w20, w27
  40e9d4:	add	w1, w24, #0x2
  40e9d8:	add	x20, x20, #0x1
  40e9dc:	b.ge	40ea0c <ferror@plt+0xc33c>  // b.tcont
  40e9e0:	mov	w2, #0x3a                  	// #58
  40e9e4:	strb	w2, [x19, w1, sxtw]
  40e9e8:	mov	x2, #0x14                  	// #20
  40e9ec:	add	w0, w24, #0x3
  40e9f0:	udiv	x1, x20, x2
  40e9f4:	msub	x1, x1, x2, x20
  40e9f8:	cbnz	x1, 40ea14 <ferror@plt+0xc344>
  40e9fc:	mov	x1, x26
  40ea00:	add	x0, x19, w0, sxtw
  40ea04:	bl	402520 <strcpy@plt>
  40ea08:	add	w1, w24, #0x6
  40ea0c:	mov	w24, w1
  40ea10:	b	40e964 <ferror@plt+0xc294>
  40ea14:	mov	w1, w0
  40ea18:	b	40ea0c <ferror@plt+0xc33c>
  40ea1c:	mov	x3, #0x0                   	// #0
  40ea20:	bl	40e7d0 <ferror@plt+0xc100>
  40ea24:	mov	x19, x0
  40ea28:	b	40e99c <ferror@plt+0xc2cc>
  40ea2c:	mov	x12, #0x10c0                	// #4288
  40ea30:	sub	sp, sp, x12
  40ea34:	adrp	x2, 417000 <ferror@plt+0x14930>
  40ea38:	add	x2, x2, #0xc6d
  40ea3c:	mov	x1, #0x1000                	// #4096
  40ea40:	stp	x29, x30, [sp]
  40ea44:	mov	x29, sp
  40ea48:	ldr	x3, [x0, #16]
  40ea4c:	stp	x21, x22, [sp, #32]
  40ea50:	add	x21, sp, #0xc0
  40ea54:	stp	x19, x20, [sp, #16]
  40ea58:	mov	x20, x0
  40ea5c:	mov	x0, x21
  40ea60:	stp	x23, x24, [sp, #48]
  40ea64:	bl	4021d0 <snprintf@plt>
  40ea68:	mov	w1, #0x80000               	// #524288
  40ea6c:	mov	w22, w0
  40ea70:	mov	x0, x21
  40ea74:	bl	402230 <open@plt>
  40ea78:	tbz	w0, #31, 40eaf0 <ferror@plt+0xc420>
  40ea7c:	bl	402620 <__errno_location@plt>
  40ea80:	ldr	w20, [x0]
  40ea84:	mov	w0, w20
  40ea88:	bl	402310 <strerror@plt>
  40ea8c:	neg	w19, w20
  40ea90:	cmp	w22, #0xa
  40ea94:	b.le	40eac8 <ferror@plt+0xc3f8>
  40ea98:	add	x0, sp, #0xb6
  40ea9c:	add	x1, sp, #0x40
  40eaa0:	strb	wzr, [x0, w22, sxtw]
  40eaa4:	mov	x0, x21
  40eaa8:	bl	413908 <ferror@plt+0x11238>
  40eaac:	cbnz	w0, 40eac8 <ferror@plt+0xc3f8>
  40eab0:	ldr	w0, [sp, #80]
  40eab4:	and	w0, w0, #0xf000
  40eab8:	cmp	w0, #0x4, lsl #12
  40eabc:	b.ne	40eac8 <ferror@plt+0xc3f8>  // b.any
  40eac0:	mov	w19, #0x2                   	// #2
  40eac4:	b	40ead0 <ferror@plt+0xc400>
  40eac8:	mov	w0, w20
  40eacc:	bl	402310 <strerror@plt>
  40ead0:	mov	w0, w19
  40ead4:	mov	x12, #0x10c0                	// #4288
  40ead8:	ldp	x29, x30, [sp]
  40eadc:	ldp	x19, x20, [sp, #16]
  40eae0:	ldp	x21, x22, [sp, #32]
  40eae4:	ldp	x23, x24, [sp, #48]
  40eae8:	add	sp, sp, x12
  40eaec:	ret
  40eaf0:	add	x22, sp, #0x40
  40eaf4:	mov	x2, #0x20                  	// #32
  40eaf8:	mov	x1, x22
  40eafc:	mov	w24, w0
  40eb00:	bl	40a5f0 <ferror@plt+0x7f20>
  40eb04:	mov	x23, x0
  40eb08:	mov	w19, w0
  40eb0c:	mov	w0, w24
  40eb10:	bl	402320 <close@plt>
  40eb14:	tbz	w23, #31, 40eb68 <ferror@plt+0xc498>
  40eb18:	ldr	x0, [x20]
  40eb1c:	bl	40ad4c <ferror@plt+0x867c>
  40eb20:	cmp	w0, #0x2
  40eb24:	b.le	40ead0 <ferror@plt+0xc400>
  40eb28:	ldr	x20, [x20]
  40eb2c:	neg	w0, w23
  40eb30:	bl	402310 <strerror@plt>
  40eb34:	mov	x7, x0
  40eb38:	mov	x6, x21
  40eb3c:	mov	x0, x20
  40eb40:	adrp	x5, 417000 <ferror@plt+0x14930>
  40eb44:	adrp	x4, 418000 <ferror@plt+0x15930>
  40eb48:	add	x5, x5, #0xc86
  40eb4c:	add	x4, x4, #0x248
  40eb50:	mov	w3, #0x6e7                 	// #1767
  40eb54:	adrp	x2, 417000 <ferror@plt+0x14930>
  40eb58:	mov	w1, #0x3                   	// #3
  40eb5c:	add	x2, x2, #0xca4
  40eb60:	bl	40acb8 <ferror@plt+0x85e8>
  40eb64:	b	40ead0 <ferror@plt+0xc400>
  40eb68:	adrp	x1, 417000 <ferror@plt+0x14930>
  40eb6c:	mov	x0, x22
  40eb70:	add	x1, x1, #0xcbd
  40eb74:	bl	402410 <strcmp@plt>
  40eb78:	cbz	w0, 40ebec <ferror@plt+0xc51c>
  40eb7c:	adrp	x1, 417000 <ferror@plt+0x14930>
  40eb80:	mov	x0, x22
  40eb84:	add	x1, x1, #0xcc3
  40eb88:	bl	402410 <strcmp@plt>
  40eb8c:	cbz	w0, 40eac0 <ferror@plt+0xc3f0>
  40eb90:	adrp	x1, 417000 <ferror@plt+0x14930>
  40eb94:	mov	x0, x22
  40eb98:	add	x1, x1, #0xccb
  40eb9c:	bl	402410 <strcmp@plt>
  40eba0:	cbz	w0, 40ebf4 <ferror@plt+0xc524>
  40eba4:	ldr	x0, [x20]
  40eba8:	bl	40ad4c <ferror@plt+0x867c>
  40ebac:	cmp	w0, #0x2
  40ebb0:	b.le	40ebe4 <ferror@plt+0xc514>
  40ebb4:	ldr	x0, [x20]
  40ebb8:	adrp	x5, 417000 <ferror@plt+0x14930>
  40ebbc:	adrp	x4, 418000 <ferror@plt+0x15930>
  40ebc0:	adrp	x2, 417000 <ferror@plt+0x14930>
  40ebc4:	mov	x7, x22
  40ebc8:	mov	x6, x21
  40ebcc:	add	x5, x5, #0xcd2
  40ebd0:	add	x4, x4, #0x248
  40ebd4:	add	x2, x2, #0xca4
  40ebd8:	mov	w3, #0x6f3                 	// #1779
  40ebdc:	mov	w1, #0x3                   	// #3
  40ebe0:	bl	40acb8 <ferror@plt+0x85e8>
  40ebe4:	mov	w19, #0xffffffea            	// #-22
  40ebe8:	b	40ead0 <ferror@plt+0xc400>
  40ebec:	mov	w19, #0x1                   	// #1
  40ebf0:	b	40ead0 <ferror@plt+0xc400>
  40ebf4:	mov	w19, #0x3                   	// #3
  40ebf8:	b	40ead0 <ferror@plt+0xc400>
  40ebfc:	ldrb	w2, [x0, #96]
  40ec00:	bfxil	w2, w1, #0, #1
  40ec04:	strb	w2, [x0, #96]
  40ec08:	ret
  40ec0c:	tst	w1, #0xff
  40ec10:	cset	w1, ne  // ne = any
  40ec14:	add	w1, w1, #0x1
  40ec18:	str	w1, [x0, #92]
  40ec1c:	ret
  40ec20:	ldrb	w2, [x0, #96]
  40ec24:	bfi	w2, w1, #2, #1
  40ec28:	strb	w2, [x0, #96]
  40ec2c:	ret
  40ec30:	stp	x29, x30, [sp, #-32]!
  40ec34:	mov	x29, sp
  40ec38:	str	x19, [sp, #16]
  40ec3c:	mov	x19, x0
  40ec40:	ldr	w0, [x0, #92]
  40ec44:	cbnz	w0, 40ec64 <ferror@plt+0xc594>
  40ec48:	ldr	x0, [x19]
  40ec4c:	ldr	x1, [x19, #16]
  40ec50:	bl	40b340 <ferror@plt+0x8c70>
  40ec54:	tst	w0, #0xff
  40ec58:	cset	w0, ne  // ne = any
  40ec5c:	add	w0, w0, #0x1
  40ec60:	str	w0, [x19, #92]
  40ec64:	ldr	w0, [x19, #92]
  40ec68:	ldr	x19, [sp, #16]
  40ec6c:	cmp	w0, #0x2
  40ec70:	cset	w0, eq  // eq = none
  40ec74:	ldp	x29, x30, [sp], #32
  40ec78:	ret
  40ec7c:	cbz	x0, 40ec8c <ferror@plt+0xc5bc>
  40ec80:	ldr	w1, [x0, #84]
  40ec84:	add	w1, w1, #0x1
  40ec88:	str	w1, [x0, #84]
  40ec8c:	ret
  40ec90:	stp	x29, x30, [sp, #-80]!
  40ec94:	mov	x29, sp
  40ec98:	stp	x19, x20, [sp, #16]
  40ec9c:	mov	x20, x2
  40eca0:	mov	x19, x4
  40eca4:	stp	x21, x22, [sp, #32]
  40eca8:	mov	x21, x0
  40ecac:	mov	x22, x1
  40ecb0:	stp	x23, x24, [sp, #48]
  40ecb4:	mov	x23, x3
  40ecb8:	mov	x24, x5
  40ecbc:	str	x25, [sp, #64]
  40ecc0:	bl	40b184 <ferror@plt+0x8ab4>
  40ecc4:	cbz	x0, 40ecec <ferror@plt+0xc61c>
  40ecc8:	bl	40ec7c <ferror@plt+0xc5ac>
  40eccc:	str	x0, [x24]
  40ecd0:	mov	w0, #0x0                   	// #0
  40ecd4:	ldp	x19, x20, [sp, #16]
  40ecd8:	ldp	x21, x22, [sp, #32]
  40ecdc:	ldp	x23, x24, [sp, #48]
  40ece0:	ldr	x25, [sp, #64]
  40ece4:	ldp	x29, x30, [sp], #80
  40ece8:	ret
  40ecec:	cbz	x23, 40ed80 <ferror@plt+0xc6b0>
  40ecf0:	add	x4, x19, #0x1
  40ecf4:	mov	x0, #0x2                   	// #2
  40ecf8:	add	x4, x4, x20
  40ecfc:	madd	x0, x4, x0, x0
  40ed00:	add	x25, x4, #0x1
  40ed04:	add	x0, x0, #0x68
  40ed08:	bl	402220 <malloc@plt>
  40ed0c:	mov	x19, x0
  40ed10:	cbz	x0, 40edb8 <ferror@plt+0xc6e8>
  40ed14:	stp	xzr, xzr, [x0]
  40ed18:	stp	xzr, xzr, [x0, #16]
  40ed1c:	stp	xzr, xzr, [x0, #32]
  40ed20:	stp	xzr, xzr, [x0, #48]
  40ed24:	stp	xzr, xzr, [x0, #64]
  40ed28:	stp	xzr, xzr, [x0, #80]
  40ed2c:	mov	x0, x21
  40ed30:	str	xzr, [x19, #96]
  40ed34:	bl	40ad38 <ferror@plt+0x8668>
  40ed38:	mov	x3, x19
  40ed3c:	mov	x2, x25
  40ed40:	mov	x1, x22
  40ed44:	str	x0, [x3], #104
  40ed48:	str	x3, [x19, #16]
  40ed4c:	mov	x0, x3
  40ed50:	bl	402060 <memcpy@plt>
  40ed54:	cbnz	x23, 40ed8c <ferror@plt+0xc6bc>
  40ed58:	str	x0, [x19, #8]
  40ed5c:	str	xzr, [x19, #64]
  40ed60:	ldr	x2, [x19, #8]
  40ed64:	mov	w0, #0x1                   	// #1
  40ed68:	str	w0, [x19, #84]
  40ed6c:	mov	x1, x19
  40ed70:	mov	x0, x21
  40ed74:	bl	40b18c <ferror@plt+0x8abc>
  40ed78:	str	x19, [x24]
  40ed7c:	b	40ecd0 <ferror@plt+0xc600>
  40ed80:	mov	x4, x20
  40ed84:	mov	x0, #0x1                   	// #1
  40ed88:	b	40ecfc <ferror@plt+0xc62c>
  40ed8c:	strb	wzr, [x0, x20]
  40ed90:	add	x20, x20, #0x1
  40ed94:	mov	x2, x25
  40ed98:	mov	x1, x22
  40ed9c:	ldr	x0, [x19, #16]
  40eda0:	add	x20, x0, x20
  40eda4:	add	x0, x0, x25
  40eda8:	str	x0, [x19, #8]
  40edac:	str	x20, [x19, #64]
  40edb0:	bl	402060 <memcpy@plt>
  40edb4:	b	40ed60 <ferror@plt+0xc690>
  40edb8:	mov	w0, #0xfffffff4            	// #-12
  40edbc:	b	40ecd4 <ferror@plt+0xc604>
  40edc0:	mov	x12, #0x1040                	// #4160
  40edc4:	sub	sp, sp, x12
  40edc8:	cmp	x0, #0x0
  40edcc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40edd0:	stp	x29, x30, [sp]
  40edd4:	mov	x29, sp
  40edd8:	stp	x19, x20, [sp, #16]
  40eddc:	mov	x19, x0
  40ede0:	str	x21, [sp, #32]
  40ede4:	b.eq	40ee38 <ferror@plt+0xc768>  // b.none
  40ede8:	mov	x21, x2
  40edec:	cbz	x2, 40ee38 <ferror@plt+0xc768>
  40edf0:	add	x20, sp, #0x40
  40edf4:	mov	x0, x1
  40edf8:	add	x2, sp, #0x38
  40edfc:	mov	x1, x20
  40ee00:	bl	40a4f0 <ferror@plt+0x7e20>
  40ee04:	ldr	x2, [sp, #56]
  40ee08:	mov	x5, x21
  40ee0c:	mov	x1, x20
  40ee10:	mov	x0, x19
  40ee14:	mov	x4, #0x0                   	// #0
  40ee18:	mov	x3, #0x0                   	// #0
  40ee1c:	bl	40ec90 <ferror@plt+0xc5c0>
  40ee20:	mov	x12, #0x1040                	// #4160
  40ee24:	ldp	x29, x30, [sp]
  40ee28:	ldp	x19, x20, [sp, #16]
  40ee2c:	ldr	x21, [sp, #32]
  40ee30:	add	sp, sp, x12
  40ee34:	ret
  40ee38:	mov	w0, #0xfffffffe            	// #-2
  40ee3c:	b	40ee20 <ferror@plt+0xc750>
  40ee40:	mov	x12, #0x1050                	// #4176
  40ee44:	sub	sp, sp, x12
  40ee48:	stp	x29, x30, [sp]
  40ee4c:	mov	x29, sp
  40ee50:	stp	x19, x20, [sp, #16]
  40ee54:	stp	x21, x22, [sp, #32]
  40ee58:	mov	x21, x1
  40ee5c:	stp	x23, x24, [sp, #48]
  40ee60:	mov	x23, x2
  40ee64:	mov	x24, x0
  40ee68:	mov	x0, x2
  40ee6c:	str	x25, [sp, #64]
  40ee70:	mov	x25, x3
  40ee74:	bl	4020a0 <strlen@plt>
  40ee78:	mov	x19, x0
  40ee7c:	mov	x0, x21
  40ee80:	bl	4020a0 <strlen@plt>
  40ee84:	mov	x22, x0
  40ee88:	add	x0, x19, x0
  40ee8c:	add	x0, x0, #0x2
  40ee90:	cmp	x0, #0x1, lsl #12
  40ee94:	b.hi	40ef0c <ferror@plt+0xc83c>  // b.pmore
  40ee98:	add	x20, sp, #0x50
  40ee9c:	mov	x2, x19
  40eea0:	mov	x1, x23
  40eea4:	mov	x0, x20
  40eea8:	bl	402060 <memcpy@plt>
  40eeac:	add	x0, x19, #0x1
  40eeb0:	add	x2, x22, #0x1
  40eeb4:	mov	x1, x21
  40eeb8:	add	x0, x20, x0
  40eebc:	bl	402060 <memcpy@plt>
  40eec0:	mov	w0, #0x5c                  	// #92
  40eec4:	mov	x5, x25
  40eec8:	mov	x4, x22
  40eecc:	mov	x3, x21
  40eed0:	mov	x2, x19
  40eed4:	mov	x1, x20
  40eed8:	strb	w0, [x20, x19]
  40eedc:	mov	x0, x24
  40eee0:	bl	40ec90 <ferror@plt+0xc5c0>
  40eee4:	cmp	w0, #0x0
  40eee8:	csel	w0, w0, wzr, le
  40eeec:	mov	x12, #0x1050                	// #4176
  40eef0:	ldp	x29, x30, [sp]
  40eef4:	ldp	x19, x20, [sp, #16]
  40eef8:	ldp	x21, x22, [sp, #32]
  40eefc:	ldp	x23, x24, [sp, #48]
  40ef00:	ldr	x25, [sp, #64]
  40ef04:	add	sp, sp, x12
  40ef08:	ret
  40ef0c:	mov	w0, #0xffffffdc            	// #-36
  40ef10:	b	40eeec <ferror@plt+0xc81c>
  40ef14:	mov	x12, #0x10e0                	// #4320
  40ef18:	sub	sp, sp, x12
  40ef1c:	cmp	x0, #0x0
  40ef20:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40ef24:	stp	x29, x30, [sp, #16]
  40ef28:	add	x29, sp, #0x10
  40ef2c:	stp	x19, x20, [sp, #32]
  40ef30:	stp	x21, x22, [sp, #48]
  40ef34:	str	x23, [sp, #64]
  40ef38:	b.eq	40efa4 <ferror@plt+0xc8d4>  // b.none
  40ef3c:	mov	x21, x2
  40ef40:	cbz	x2, 40efa4 <ferror@plt+0xc8d4>
  40ef44:	mov	x19, x0
  40ef48:	mov	x22, x1
  40ef4c:	mov	x0, x1
  40ef50:	bl	40a878 <ferror@plt+0x81a8>
  40ef54:	mov	x20, x0
  40ef58:	cbz	x0, 40f0a4 <ferror@plt+0xc9d4>
  40ef5c:	add	x1, sp, #0x60
  40ef60:	bl	413908 <ferror@plt+0x11238>
  40ef64:	tbz	w0, #31, 40ef84 <ferror@plt+0xc8b4>
  40ef68:	bl	402620 <__errno_location@plt>
  40ef6c:	ldr	w0, [x0]
  40ef70:	neg	w19, w0
  40ef74:	bl	402310 <strerror@plt>
  40ef78:	mov	x0, x20
  40ef7c:	bl	402480 <free@plt>
  40ef80:	b	40f054 <ferror@plt+0xc984>
  40ef84:	add	x23, sp, #0xe0
  40ef88:	add	x2, sp, #0x58
  40ef8c:	mov	x1, x23
  40ef90:	mov	x0, x22
  40ef94:	bl	40a540 <ferror@plt+0x7e70>
  40ef98:	cbnz	x0, 40efac <ferror@plt+0xc8dc>
  40ef9c:	mov	x0, x20
  40efa0:	bl	402480 <free@plt>
  40efa4:	mov	w19, #0xfffffffe            	// #-2
  40efa8:	b	40f054 <ferror@plt+0xc984>
  40efac:	mov	x1, x23
  40efb0:	mov	x0, x19
  40efb4:	bl	40b184 <ferror@plt+0x8ab4>
  40efb8:	str	x0, [sp, #80]
  40efbc:	mov	x1, x0
  40efc0:	cbz	x0, 40f074 <ferror@plt+0xc9a4>
  40efc4:	ldr	x0, [x0, #24]
  40efc8:	cbnz	x0, 40efe4 <ferror@plt+0xc914>
  40efcc:	str	x20, [x1, #24]
  40efd0:	ldr	x0, [sp, #80]
  40efd4:	bl	40ec7c <ferror@plt+0xc5ac>
  40efd8:	mov	w19, #0x0                   	// #0
  40efdc:	str	x0, [x21]
  40efe0:	b	40f054 <ferror@plt+0xc984>
  40efe4:	mov	x1, x20
  40efe8:	bl	402410 <strcmp@plt>
  40efec:	cbnz	w0, 40effc <ferror@plt+0xc92c>
  40eff0:	mov	x0, x20
  40eff4:	bl	402480 <free@plt>
  40eff8:	b	40efd0 <ferror@plt+0xc900>
  40effc:	mov	x0, x19
  40f000:	bl	40ad4c <ferror@plt+0x867c>
  40f004:	cmp	w0, #0x2
  40f008:	b.le	40f048 <ferror@plt+0xc978>
  40f00c:	ldr	x0, [sp, #80]
  40f010:	adrp	x5, 417000 <ferror@plt+0x14930>
  40f014:	adrp	x4, 418000 <ferror@plt+0x15930>
  40f018:	adrp	x2, 417000 <ferror@plt+0x14930>
  40f01c:	mov	x7, x20
  40f020:	mov	x6, x23
  40f024:	ldr	x0, [x0, #24]
  40f028:	str	x0, [sp]
  40f02c:	add	x5, x5, #0xce4
  40f030:	add	x4, x4, #0x158
  40f034:	add	x2, x2, #0xca4
  40f038:	mov	x0, x19
  40f03c:	mov	w3, #0x1ac                 	// #428
  40f040:	mov	w1, #0x3                   	// #3
  40f044:	bl	40acb8 <ferror@plt+0x85e8>
  40f048:	mov	w19, #0xffffffef            	// #-17
  40f04c:	mov	x0, x20
  40f050:	bl	402480 <free@plt>
  40f054:	mov	w0, w19
  40f058:	mov	x12, #0x10e0                	// #4320
  40f05c:	ldp	x29, x30, [sp, #16]
  40f060:	ldp	x19, x20, [sp, #32]
  40f064:	ldp	x21, x22, [sp, #48]
  40f068:	ldr	x23, [sp, #64]
  40f06c:	add	sp, sp, x12
  40f070:	ret
  40f074:	ldr	x2, [sp, #88]
  40f078:	mov	x0, x19
  40f07c:	add	x5, sp, #0x50
  40f080:	mov	x1, x23
  40f084:	mov	x4, #0x0                   	// #0
  40f088:	mov	x3, #0x0                   	// #0
  40f08c:	bl	40ec90 <ferror@plt+0xc5c0>
  40f090:	mov	w19, w0
  40f094:	tbnz	w0, #31, 40ef78 <ferror@plt+0xc8a8>
  40f098:	ldr	x0, [sp, #80]
  40f09c:	str	x20, [x0, #24]
  40f0a0:	b	40efd8 <ferror@plt+0xc908>
  40f0a4:	mov	w19, #0xfffffff4            	// #-12
  40f0a8:	b	40f054 <ferror@plt+0xc984>
  40f0ac:	stp	x29, x30, [sp, #-32]!
  40f0b0:	mov	x29, sp
  40f0b4:	str	x19, [sp, #16]
  40f0b8:	mov	x19, x0
  40f0bc:	cbnz	x0, 40f0d0 <ferror@plt+0xca00>
  40f0c0:	mov	w0, #0x0                   	// #0
  40f0c4:	ldr	x19, [sp, #16]
  40f0c8:	ldp	x29, x30, [sp], #32
  40f0cc:	ret
  40f0d0:	ldr	x0, [x19, #16]
  40f0d4:	bl	40f360 <ferror@plt+0xcc90>
  40f0d8:	mov	x0, x19
  40f0dc:	bl	40bc84 <ferror@plt+0x95b4>
  40f0e0:	b	40f0b8 <ferror@plt+0xc9e8>
  40f0e4:	mov	x12, #0x10a0                	// #4256
  40f0e8:	sub	sp, sp, x12
  40f0ec:	stp	x29, x30, [sp, #16]
  40f0f0:	add	x29, sp, #0x10
  40f0f4:	stp	x19, x20, [sp, #32]
  40f0f8:	mov	x19, x0
  40f0fc:	ldrb	w0, [x0, #88]
  40f100:	stp	x21, x22, [sp, #48]
  40f104:	stp	x23, x24, [sp, #64]
  40f108:	stp	x25, x26, [sp, #80]
  40f10c:	stp	x27, x28, [sp, #96]
  40f110:	tbz	w0, #0, 40f140 <ferror@plt+0xca70>
  40f114:	ldr	w28, [x19, #80]
  40f118:	mov	w0, w28
  40f11c:	mov	x12, #0x10a0                	// #4256
  40f120:	ldp	x29, x30, [sp, #16]
  40f124:	ldp	x19, x20, [sp, #32]
  40f128:	ldp	x21, x22, [sp, #48]
  40f12c:	ldp	x23, x24, [sp, #64]
  40f130:	ldp	x25, x26, [sp, #80]
  40f134:	ldp	x27, x28, [sp, #96]
  40f138:	add	sp, sp, x12
  40f13c:	ret
  40f140:	ldr	x21, [x19, #32]
  40f144:	cbz	x21, 40f168 <ferror@plt+0xca98>
  40f148:	adrp	x3, 418000 <ferror@plt+0x15930>
  40f14c:	adrp	x1, 417000 <ferror@plt+0x14930>
  40f150:	adrp	x0, 417000 <ferror@plt+0x14930>
  40f154:	add	x3, x3, #0x6c
  40f158:	add	x1, x1, #0xca4
  40f15c:	add	x0, x0, #0xd36
  40f160:	mov	w2, #0x95                  	// #149
  40f164:	bl	402610 <__assert_fail@plt>
  40f168:	orr	w0, w0, #0x1
  40f16c:	strb	w0, [x19, #88]
  40f170:	mov	x23, x1
  40f174:	mov	w1, #0x3a                  	// #58
  40f178:	mov	x0, x23
  40f17c:	bl	4024b0 <strchr@plt>
  40f180:	mov	x22, x0
  40f184:	ldr	x24, [x19]
  40f188:	cbnz	x0, 40f194 <ferror@plt+0xcac4>
  40f18c:	mov	w28, #0x0                   	// #0
  40f190:	b	40f118 <ferror@plt+0xca48>
  40f194:	strb	wzr, [x0]
  40f198:	ldr	x0, [x19]
  40f19c:	bl	40ad30 <ferror@plt+0x8660>
  40f1a0:	mov	x26, x0
  40f1a4:	bl	4020a0 <strlen@plt>
  40f1a8:	mov	x20, x0
  40f1ac:	add	x0, x0, #0x2
  40f1b0:	cmp	x0, #0xfff
  40f1b4:	b.hi	40f18c <ferror@plt+0xcabc>  // b.pmore
  40f1b8:	add	x25, sp, #0xa0
  40f1bc:	mov	x2, x20
  40f1c0:	mov	x1, x26
  40f1c4:	mov	x0, x25
  40f1c8:	bl	402060 <memcpy@plt>
  40f1cc:	mov	w0, #0x2f                  	// #47
  40f1d0:	strb	w0, [x25, x20]
  40f1d4:	add	x20, x20, #0x1
  40f1d8:	ldr	x0, [x19, #24]
  40f1dc:	strb	wzr, [x25, x20]
  40f1e0:	cbz	x0, 40f224 <ferror@plt+0xcb54>
  40f1e4:	add	x27, sp, #0x90
  40f1e8:	adrp	x23, 416000 <ferror@plt+0x13930>
  40f1ec:	add	x23, x23, #0x50d
  40f1f0:	add	x0, x22, #0x1
  40f1f4:	mov	x2, x27
  40f1f8:	mov	x1, x23
  40f1fc:	bl	402200 <strtok_r@plt>
  40f200:	mov	w28, #0x0                   	// #0
  40f204:	mov	x7, x0
  40f208:	mov	w22, #0x0                   	// #0
  40f20c:	add	x0, sp, #0x98
  40f210:	stp	x0, x23, [sp, #120]
  40f214:	cbnz	x7, 40f248 <ferror@plt+0xcb78>
  40f218:	str	x21, [x19, #32]
  40f21c:	str	w28, [x19, #80]
  40f220:	b	40f118 <ferror@plt+0xca48>
  40f224:	mov	x2, x25
  40f228:	mov	x1, x20
  40f22c:	mov	x0, x23
  40f230:	bl	40e764 <ferror@plt+0xc094>
  40f234:	cbz	x0, 40f18c <ferror@plt+0xcabc>
  40f238:	bl	4022e0 <strdup@plt>
  40f23c:	str	x0, [x19, #24]
  40f240:	cbnz	x0, 40f1e4 <ferror@plt+0xcb14>
  40f244:	b	40f18c <ferror@plt+0xcabc>
  40f248:	mov	x0, x7
  40f24c:	mov	x2, x25
  40f250:	mov	x1, x20
  40f254:	str	x7, [sp, #136]
  40f258:	str	xzr, [sp, #152]
  40f25c:	bl	40e764 <ferror@plt+0xc094>
  40f260:	mov	x23, x0
  40f264:	ldr	x7, [sp, #136]
  40f268:	cbnz	x0, 40f2cc <ferror@plt+0xcbfc>
  40f26c:	mov	x0, x24
  40f270:	str	x7, [sp, #120]
  40f274:	bl	40ad4c <ferror@plt+0x867c>
  40f278:	cmp	w0, #0x2
  40f27c:	ldr	x7, [sp, #120]
  40f280:	b.le	40f2b0 <ferror@plt+0xcbe0>
  40f284:	adrp	x5, 417000 <ferror@plt+0x14930>
  40f288:	adrp	x4, 418000 <ferror@plt+0x15930>
  40f28c:	adrp	x2, 417000 <ferror@plt+0x14930>
  40f290:	mov	x6, x26
  40f294:	add	x5, x5, #0xd47
  40f298:	add	x4, x4, #0x13e
  40f29c:	add	x2, x2, #0xca4
  40f2a0:	mov	x0, x24
  40f2a4:	mov	w3, #0xb8                  	// #184
  40f2a8:	mov	w1, #0x3                   	// #3
  40f2ac:	bl	40acb8 <ferror@plt+0x85e8>
  40f2b0:	mov	x0, x21
  40f2b4:	bl	40f0ac <ferror@plt+0xc9dc>
  40f2b8:	ldrb	w0, [x19, #88]
  40f2bc:	mov	w28, w22
  40f2c0:	and	w0, w0, #0xfffffffe
  40f2c4:	strb	w0, [x19, #88]
  40f2c8:	b	40f118 <ferror@plt+0xca48>
  40f2cc:	ldr	x2, [sp, #120]
  40f2d0:	mov	x1, x0
  40f2d4:	mov	x0, x24
  40f2d8:	bl	40ef14 <ferror@plt+0xc844>
  40f2dc:	mov	w22, w0
  40f2e0:	tbz	w0, #31, 40f334 <ferror@plt+0xcc64>
  40f2e4:	mov	x0, x24
  40f2e8:	bl	40ad4c <ferror@plt+0x867c>
  40f2ec:	cmp	w0, #0x2
  40f2f0:	b.le	40f2b0 <ferror@plt+0xcbe0>
  40f2f4:	neg	w0, w22
  40f2f8:	bl	402310 <strerror@plt>
  40f2fc:	str	x0, [sp]
  40f300:	mov	x7, x23
  40f304:	mov	x6, x24
  40f308:	mov	x0, x24
  40f30c:	adrp	x5, 417000 <ferror@plt+0x14930>
  40f310:	adrp	x4, 418000 <ferror@plt+0x15930>
  40f314:	add	x5, x5, #0xd6b
  40f318:	add	x4, x4, #0x13e
  40f31c:	mov	w3, #0xbf                  	// #191
  40f320:	adrp	x2, 417000 <ferror@plt+0x14930>
  40f324:	mov	w1, #0x3                   	// #3
  40f328:	add	x2, x2, #0xca4
  40f32c:	bl	40acb8 <ferror@plt+0x85e8>
  40f330:	b	40f2b0 <ferror@plt+0xcbe0>
  40f334:	ldr	x1, [sp, #152]
  40f338:	mov	x0, x21
  40f33c:	add	w28, w28, #0x1
  40f340:	bl	40bc34 <ferror@plt+0x9564>
  40f344:	mov	x21, x0
  40f348:	ldr	x1, [sp, #128]
  40f34c:	mov	x2, x27
  40f350:	mov	x0, #0x0                   	// #0
  40f354:	bl	402200 <strtok_r@plt>
  40f358:	mov	x7, x0
  40f35c:	b	40f214 <ferror@plt+0xcb44>
  40f360:	stp	x29, x30, [sp, #-32]!
  40f364:	mov	x29, sp
  40f368:	str	x19, [sp, #16]
  40f36c:	mov	x19, x0
  40f370:	cbz	x0, 40f3cc <ferror@plt+0xccfc>
  40f374:	ldr	w0, [x0, #84]
  40f378:	sub	w0, w0, #0x1
  40f37c:	str	w0, [x19, #84]
  40f380:	cmp	w0, #0x0
  40f384:	b.gt	40f3cc <ferror@plt+0xccfc>
  40f388:	ldp	x0, x2, [x19]
  40f38c:	mov	x1, x19
  40f390:	bl	40b1a0 <ferror@plt+0x8ad0>
  40f394:	ldr	x0, [x19, #32]
  40f398:	bl	40f0ac <ferror@plt+0xc9dc>
  40f39c:	ldr	x0, [x19, #72]
  40f3a0:	cbz	x0, 40f3a8 <ferror@plt+0xccd8>
  40f3a4:	bl	411dc4 <ferror@plt+0xf6f4>
  40f3a8:	ldr	x0, [x19]
  40f3ac:	bl	40b8e4 <ferror@plt+0x9214>
  40f3b0:	ldr	x0, [x19, #40]
  40f3b4:	bl	402480 <free@plt>
  40f3b8:	ldr	x0, [x19, #24]
  40f3bc:	bl	402480 <free@plt>
  40f3c0:	mov	x0, x19
  40f3c4:	mov	x19, #0x0                   	// #0
  40f3c8:	bl	402480 <free@plt>
  40f3cc:	mov	x0, x19
  40f3d0:	ldr	x19, [sp, #16]
  40f3d4:	ldp	x29, x30, [sp], #32
  40f3d8:	ret
  40f3dc:	mov	x12, #0x1030                	// #4144
  40f3e0:	sub	sp, sp, x12
  40f3e4:	cmp	x0, #0x0
  40f3e8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40f3ec:	stp	x29, x30, [sp]
  40f3f0:	mov	x29, sp
  40f3f4:	stp	x19, x20, [sp, #16]
  40f3f8:	stp	x21, x22, [sp, #32]
  40f3fc:	mov	x21, x0
  40f400:	b.eq	40f54c <ferror@plt+0xce7c>  // b.none
  40f404:	mov	x20, x2
  40f408:	cbz	x2, 40f418 <ferror@plt+0xcd48>
  40f40c:	mov	x0, x1
  40f410:	ldr	x1, [x2]
  40f414:	cbz	x1, 40f458 <ferror@plt+0xcd88>
  40f418:	mov	x0, x21
  40f41c:	bl	40ad4c <ferror@plt+0x867c>
  40f420:	cmp	w0, #0x2
  40f424:	b.le	40f450 <ferror@plt+0xcd80>
  40f428:	adrp	x5, 417000 <ferror@plt+0x14930>
  40f42c:	adrp	x4, 418000 <ferror@plt+0x15930>
  40f430:	adrp	x2, 417000 <ferror@plt+0x14930>
  40f434:	add	x5, x5, #0xd84
  40f438:	add	x4, x4, #0x172
  40f43c:	add	x2, x2, #0xca4
  40f440:	mov	x0, x21
  40f444:	mov	w3, #0x223                 	// #547
  40f448:	mov	w1, #0x3                   	// #3
  40f44c:	bl	40acb8 <ferror@plt+0x85e8>
  40f450:	mov	w19, #0xffffffda            	// #-38
  40f454:	b	40f530 <ferror@plt+0xce60>
  40f458:	add	x22, sp, #0x30
  40f45c:	mov	x2, #0x0                   	// #0
  40f460:	mov	x1, x22
  40f464:	bl	40a3d8 <ferror@plt+0x7d08>
  40f468:	tbnz	w0, #31, 40f554 <ferror@plt+0xce84>
  40f46c:	mov	x2, x20
  40f470:	mov	x1, x22
  40f474:	mov	x0, x21
  40f478:	bl	40b488 <ferror@plt+0x8db8>
  40f47c:	mov	w19, w0
  40f480:	tbnz	w0, #31, 40f524 <ferror@plt+0xce54>
  40f484:	ldr	x0, [x20]
  40f488:	cbnz	x0, 40f530 <ferror@plt+0xce60>
  40f48c:	mov	x2, x20
  40f490:	mov	x1, x22
  40f494:	mov	x0, x21
  40f498:	bl	40b394 <ferror@plt+0x8cc4>
  40f49c:	mov	w19, w0
  40f4a0:	tbnz	w0, #31, 40f524 <ferror@plt+0xce54>
  40f4a4:	ldr	x0, [x20]
  40f4a8:	cbnz	x0, 40f530 <ferror@plt+0xce60>
  40f4ac:	mov	x2, x20
  40f4b0:	mov	x1, x22
  40f4b4:	mov	x0, x21
  40f4b8:	bl	40b1ac <ferror@plt+0x8adc>
  40f4bc:	mov	w19, w0
  40f4c0:	tbnz	w0, #31, 40f524 <ferror@plt+0xce54>
  40f4c4:	ldr	x0, [x20]
  40f4c8:	cbnz	x0, 40f530 <ferror@plt+0xce60>
  40f4cc:	mov	x2, x20
  40f4d0:	mov	x1, x22
  40f4d4:	mov	x0, x21
  40f4d8:	bl	40b5bc <ferror@plt+0x8eec>
  40f4dc:	mov	w19, w0
  40f4e0:	tbnz	w0, #31, 40f524 <ferror@plt+0xce54>
  40f4e4:	ldr	x0, [x20]
  40f4e8:	cbnz	x0, 40f530 <ferror@plt+0xce60>
  40f4ec:	mov	x2, x20
  40f4f0:	mov	x1, x22
  40f4f4:	mov	x0, x21
  40f4f8:	bl	40b214 <ferror@plt+0x8b44>
  40f4fc:	mov	w19, w0
  40f500:	tbnz	w0, #31, 40f524 <ferror@plt+0xce54>
  40f504:	ldr	x0, [x20]
  40f508:	cbnz	x0, 40f530 <ferror@plt+0xce60>
  40f50c:	mov	x2, x20
  40f510:	mov	x1, x22
  40f514:	mov	x0, x21
  40f518:	bl	40b224 <ferror@plt+0x8b54>
  40f51c:	mov	w19, w0
  40f520:	tbz	w0, #31, 40f530 <ferror@plt+0xce60>
  40f524:	ldr	x0, [x20]
  40f528:	bl	40f0ac <ferror@plt+0xc9dc>
  40f52c:	str	xzr, [x20]
  40f530:	mov	w0, w19
  40f534:	mov	x12, #0x1030                	// #4144
  40f538:	ldp	x29, x30, [sp]
  40f53c:	ldp	x19, x20, [sp, #16]
  40f540:	ldp	x21, x22, [sp, #32]
  40f544:	add	sp, sp, x12
  40f548:	ret
  40f54c:	mov	w19, #0xfffffffe            	// #-2
  40f550:	b	40f530 <ferror@plt+0xce60>
  40f554:	mov	w19, #0xffffffea            	// #-22
  40f558:	b	40f530 <ferror@plt+0xce60>
  40f55c:	stp	x29, x30, [sp, #-112]!
  40f560:	mov	x29, sp
  40f564:	stp	x19, x20, [sp, #16]
  40f568:	mov	x20, x0
  40f56c:	mov	x19, #0x0                   	// #0
  40f570:	stp	x21, x22, [sp, #32]
  40f574:	mov	w22, w2
  40f578:	mov	x21, #0x0                   	// #0
  40f57c:	stp	x23, x24, [sp, #48]
  40f580:	adrp	x24, 417000 <ferror@plt+0x14930>
  40f584:	mov	x23, x1
  40f588:	add	x24, x24, #0xdae
  40f58c:	stp	x25, x26, [sp, #64]
  40f590:	adrp	x25, 418000 <ferror@plt+0x15930>
  40f594:	add	x25, x25, #0x21d
  40f598:	str	x27, [sp, #80]
  40f59c:	add	x27, sp, #0x68
  40f5a0:	cmp	x21, x22
  40f5a4:	b.ne	40f5c8 <ferror@plt+0xcef8>  // b.any
  40f5a8:	mov	x0, x19
  40f5ac:	ldp	x19, x20, [sp, #16]
  40f5b0:	ldp	x21, x22, [sp, #32]
  40f5b4:	ldp	x23, x24, [sp, #48]
  40f5b8:	ldp	x25, x26, [sp, #64]
  40f5bc:	ldr	x27, [sp, #80]
  40f5c0:	ldp	x29, x30, [sp], #112
  40f5c4:	ret
  40f5c8:	ldr	x26, [x23, x21, lsl #3]
  40f5cc:	mov	x2, x27
  40f5d0:	mov	x0, x20
  40f5d4:	str	xzr, [sp, #104]
  40f5d8:	mov	x1, x26
  40f5dc:	bl	40f3dc <ferror@plt+0xcd0c>
  40f5e0:	tbz	w0, #31, 40f620 <ferror@plt+0xcf50>
  40f5e4:	mov	x0, x20
  40f5e8:	bl	40ad4c <ferror@plt+0x867c>
  40f5ec:	cmp	w0, #0x2
  40f5f0:	b.le	40f618 <ferror@plt+0xcf48>
  40f5f4:	adrp	x2, 417000 <ferror@plt+0x14930>
  40f5f8:	mov	x6, x26
  40f5fc:	mov	x5, x24
  40f600:	mov	x4, x25
  40f604:	add	x2, x2, #0xca4
  40f608:	mov	x0, x20
  40f60c:	mov	w3, #0x5db                 	// #1499
  40f610:	mov	w1, #0x3                   	// #3
  40f614:	bl	40acb8 <ferror@plt+0x85e8>
  40f618:	add	x21, x21, #0x1
  40f61c:	b	40f5a0 <ferror@plt+0xced0>
  40f620:	ldr	x1, [sp, #104]
  40f624:	cbz	x1, 40f618 <ferror@plt+0xcf48>
  40f628:	mov	x0, x19
  40f62c:	bl	40bc08 <ferror@plt+0x9538>
  40f630:	mov	x19, x0
  40f634:	b	40f618 <ferror@plt+0xcf48>
  40f638:	stp	x29, x30, [sp, #-48]!
  40f63c:	mov	x29, sp
  40f640:	stp	x19, x20, [sp, #16]
  40f644:	stp	x21, x22, [sp, #32]
  40f648:	cbz	x0, 40f724 <ferror@plt+0xd054>
  40f64c:	mov	x19, x0
  40f650:	ldrb	w0, [x0, #88]
  40f654:	tbnz	w0, #0, 40f680 <ferror@plt+0xcfb0>
  40f658:	ldr	x0, [x19]
  40f65c:	ldr	x1, [x19, #16]
  40f660:	bl	40b380 <ferror@plt+0x8cb0>
  40f664:	mov	x20, x0
  40f668:	cbz	x0, 40f680 <ferror@plt+0xcfb0>
  40f66c:	mov	x1, x0
  40f670:	mov	x0, x19
  40f674:	bl	40f0e4 <ferror@plt+0xca14>
  40f678:	mov	x0, x20
  40f67c:	bl	402480 <free@plt>
  40f680:	ldr	x21, [x19, #32]
  40f684:	mov	x22, #0x0                   	// #0
  40f688:	cbnz	x21, 40f6a4 <ferror@plt+0xcfd4>
  40f68c:	mov	x20, x22
  40f690:	mov	x0, x20
  40f694:	ldp	x19, x20, [sp, #16]
  40f698:	ldp	x21, x22, [sp, #32]
  40f69c:	ldp	x29, x30, [sp], #48
  40f6a0:	ret
  40f6a4:	ldr	x0, [x21, #16]
  40f6a8:	bl	40ec7c <ferror@plt+0xc5ac>
  40f6ac:	mov	x1, x0
  40f6b0:	mov	x0, x22
  40f6b4:	bl	40bb6c <ferror@plt+0x949c>
  40f6b8:	mov	x20, x0
  40f6bc:	cbnz	x0, 40f70c <ferror@plt+0xd03c>
  40f6c0:	ldr	x0, [x21, #16]
  40f6c4:	bl	40f360 <ferror@plt+0xcc90>
  40f6c8:	ldr	x0, [x19]
  40f6cc:	bl	40ad4c <ferror@plt+0x867c>
  40f6d0:	cmp	w0, #0x2
  40f6d4:	b.le	40f700 <ferror@plt+0xd030>
  40f6d8:	ldr	x0, [x19]
  40f6dc:	adrp	x5, 416000 <ferror@plt+0x13930>
  40f6e0:	adrp	x4, 418000 <ferror@plt+0x15930>
  40f6e4:	adrp	x2, 417000 <ferror@plt+0x14930>
  40f6e8:	add	x5, x5, #0x6e6
  40f6ec:	add	x4, x4, #0x18e
  40f6f0:	add	x2, x2, #0xca4
  40f6f4:	mov	w3, #0x2ab                 	// #683
  40f6f8:	mov	w1, #0x3                   	// #3
  40f6fc:	bl	40acb8 <ferror@plt+0x85e8>
  40f700:	mov	x0, x22
  40f704:	bl	40f0ac <ferror@plt+0xc9dc>
  40f708:	b	40f690 <ferror@plt+0xcfc0>
  40f70c:	ldr	x21, [x21]
  40f710:	ldr	x0, [x19, #32]
  40f714:	cmp	x21, x0
  40f718:	b.eq	40f690 <ferror@plt+0xcfc0>  // b.none
  40f71c:	mov	x22, x20
  40f720:	b	40f688 <ferror@plt+0xcfb8>
  40f724:	mov	x20, #0x0                   	// #0
  40f728:	b	40f690 <ferror@plt+0xcfc0>
  40f72c:	cbz	x0, 40f738 <ferror@plt+0xd068>
  40f730:	ldr	x0, [x0, #16]
  40f734:	b	40ec7c <ferror@plt+0xc5ac>
  40f738:	ret
  40f73c:	cbz	x0, 40f744 <ferror@plt+0xd074>
  40f740:	ldr	x0, [x0, #16]
  40f744:	ret
  40f748:	cbnz	x0, 40f764 <ferror@plt+0xd094>
  40f74c:	mov	x0, #0x0                   	// #0
  40f750:	ret
  40f754:	mov	x0, #0x0                   	// #0
  40f758:	ldp	x19, x20, [sp, #16]
  40f75c:	ldp	x29, x30, [sp], #32
  40f760:	ret
  40f764:	stp	x29, x30, [sp, #-32]!
  40f768:	mov	x29, sp
  40f76c:	stp	x19, x20, [sp, #16]
  40f770:	mov	x19, x0
  40f774:	ldr	x0, [x0, #24]
  40f778:	cbnz	x0, 40f758 <ferror@plt+0xd088>
  40f77c:	ldrb	w0, [x19, #88]
  40f780:	tbnz	w0, #0, 40f754 <ferror@plt+0xd084>
  40f784:	ldr	x0, [x19]
  40f788:	ldr	x1, [x19, #16]
  40f78c:	bl	40b380 <ferror@plt+0x8cb0>
  40f790:	mov	x20, x0
  40f794:	cbz	x0, 40f754 <ferror@plt+0xd084>
  40f798:	mov	x1, x0
  40f79c:	mov	x0, x19
  40f7a0:	bl	40f0e4 <ferror@plt+0xca14>
  40f7a4:	mov	x0, x20
  40f7a8:	bl	402480 <free@plt>
  40f7ac:	ldr	x0, [x19, #24]
  40f7b0:	b	40f758 <ferror@plt+0xd088>
  40f7b4:	stp	x29, x30, [sp, #-32]!
  40f7b8:	mov	x29, sp
  40f7bc:	ldr	x1, [x0, #72]
  40f7c0:	str	x19, [sp, #16]
  40f7c4:	mov	x19, x0
  40f7c8:	cbz	x1, 40f7dc <ferror@plt+0xd10c>
  40f7cc:	ldr	x0, [x19, #72]
  40f7d0:	ldr	x19, [sp, #16]
  40f7d4:	ldp	x29, x30, [sp], #32
  40f7d8:	b	411c14 <ferror@plt+0xf544>
  40f7dc:	bl	40f748 <ferror@plt+0xd078>
  40f7e0:	mov	x1, x0
  40f7e4:	cbnz	x0, 40f804 <ferror@plt+0xd134>
  40f7e8:	bl	402620 <__errno_location@plt>
  40f7ec:	mov	w1, #0x2                   	// #2
  40f7f0:	str	w1, [x0]
  40f7f4:	mov	x0, #0x0                   	// #0
  40f7f8:	ldr	x19, [sp, #16]
  40f7fc:	ldp	x29, x30, [sp], #32
  40f800:	ret
  40f804:	ldr	x0, [x19]
  40f808:	bl	411c44 <ferror@plt+0xf574>
  40f80c:	str	x0, [x19, #72]
  40f810:	cbnz	x0, 40f7cc <ferror@plt+0xd0fc>
  40f814:	b	40f7f4 <ferror@plt+0xd124>
  40f818:	stp	x29, x30, [sp, #-32]!
  40f81c:	mov	x29, sp
  40f820:	stp	x19, x20, [sp, #16]
  40f824:	cbz	x0, 40f89c <ferror@plt+0xd1cc>
  40f828:	mov	x19, x0
  40f82c:	and	w1, w1, #0x200
  40f830:	ldr	x0, [x0, #16]
  40f834:	orr	w1, w1, #0x800
  40f838:	bl	4026b0 <delete_module@plt>
  40f83c:	mov	w20, w0
  40f840:	cbz	w0, 40f88c <ferror@plt+0xd1bc>
  40f844:	bl	402620 <__errno_location@plt>
  40f848:	ldr	w20, [x0]
  40f84c:	ldr	x0, [x19]
  40f850:	neg	w20, w20
  40f854:	bl	40ad4c <ferror@plt+0x867c>
  40f858:	cmp	w0, #0x2
  40f85c:	b.le	40f88c <ferror@plt+0xd1bc>
  40f860:	ldr	x0, [x19]
  40f864:	adrp	x5, 417000 <ferror@plt+0x14930>
  40f868:	ldr	x6, [x19, #16]
  40f86c:	adrp	x4, 418000 <ferror@plt+0x15930>
  40f870:	adrp	x2, 417000 <ferror@plt+0x14930>
  40f874:	add	x5, x5, #0xde9
  40f878:	add	x4, x4, #0x1ab
  40f87c:	add	x2, x2, #0xca4
  40f880:	mov	w3, #0x319                 	// #793
  40f884:	mov	w1, #0x3                   	// #3
  40f888:	bl	40acb8 <ferror@plt+0x85e8>
  40f88c:	mov	w0, w20
  40f890:	ldp	x19, x20, [sp, #16]
  40f894:	ldp	x29, x30, [sp], #32
  40f898:	ret
  40f89c:	mov	w20, #0xfffffffe            	// #-2
  40f8a0:	b	40f88c <ferror@plt+0xd1bc>
  40f8a4:	stp	x29, x30, [sp, #-80]!
  40f8a8:	mov	x29, sp
  40f8ac:	stp	x19, x20, [sp, #16]
  40f8b0:	mov	x19, x0
  40f8b4:	stp	x21, x22, [sp, #32]
  40f8b8:	mov	w22, w1
  40f8bc:	stp	x23, x24, [sp, #48]
  40f8c0:	str	x25, [sp, #64]
  40f8c4:	cbnz	x2, 40f8f4 <ferror@plt+0xd224>
  40f8c8:	adrp	x21, 417000 <ferror@plt+0x14930>
  40f8cc:	add	x21, x21, #0xc6c
  40f8d0:	cbnz	x19, 40f8fc <ferror@plt+0xd22c>
  40f8d4:	mov	w20, #0xfffffffe            	// #-2
  40f8d8:	mov	w0, w20
  40f8dc:	ldp	x19, x20, [sp, #16]
  40f8e0:	ldp	x21, x22, [sp, #32]
  40f8e4:	ldp	x23, x24, [sp, #48]
  40f8e8:	ldr	x25, [sp, #64]
  40f8ec:	ldp	x29, x30, [sp], #80
  40f8f0:	ret
  40f8f4:	mov	x21, x2
  40f8f8:	b	40f8d0 <ferror@plt+0xd200>
  40f8fc:	mov	x0, x19
  40f900:	bl	40f748 <ferror@plt+0xd078>
  40f904:	mov	x23, x0
  40f908:	cbnz	x0, 40f94c <ferror@plt+0xd27c>
  40f90c:	ldr	x0, [x19]
  40f910:	bl	40ad4c <ferror@plt+0x867c>
  40f914:	cmp	w0, #0x2
  40f918:	b.le	40f8d4 <ferror@plt+0xd204>
  40f91c:	ldr	x0, [x19]
  40f920:	adrp	x5, 417000 <ferror@plt+0x14930>
  40f924:	ldr	x6, [x19, #16]
  40f928:	add	x5, x5, #0xe04
  40f92c:	adrp	x4, 418000 <ferror@plt+0x15930>
  40f930:	mov	w3, #0x340                 	// #832
  40f934:	add	x4, x4, #0x1c5
  40f938:	adrp	x2, 417000 <ferror@plt+0x14930>
  40f93c:	mov	w1, #0x3                   	// #3
  40f940:	add	x2, x2, #0xca4
  40f944:	bl	40acb8 <ferror@plt+0x85e8>
  40f948:	b	40f8d4 <ferror@plt+0xd204>
  40f94c:	ldr	x0, [x19, #72]
  40f950:	cbnz	x0, 40f978 <ferror@plt+0xd2a8>
  40f954:	ldr	x0, [x19]
  40f958:	mov	x1, x23
  40f95c:	bl	411c44 <ferror@plt+0xf574>
  40f960:	str	x0, [x19, #72]
  40f964:	cbnz	x0, 40f978 <ferror@plt+0xd2a8>
  40f968:	bl	402620 <__errno_location@plt>
  40f96c:	ldr	w20, [x0]
  40f970:	neg	w20, w20
  40f974:	b	40f8d8 <ferror@plt+0xd208>
  40f978:	ldr	x0, [x19, #72]
  40f97c:	bl	411db4 <ferror@plt+0xf6e4>
  40f980:	tst	w0, #0xff
  40f984:	b.ne	40f99c <ferror@plt+0xd2cc>  // b.any
  40f988:	tst	x22, #0x3
  40f98c:	ldr	x0, [x19, #72]
  40f990:	b.ne	40fa34 <ferror@plt+0xd364>  // b.any
  40f994:	bl	411da4 <ferror@plt+0xf6d4>
  40f998:	b	40fb04 <ferror@plt+0xd434>
  40f99c:	ands	w20, w22, #0x1
  40f9a0:	mov	w0, #0x2                   	// #2
  40f9a4:	csel	w20, w20, w0, eq  // eq = none
  40f9a8:	tbz	w22, #1, 40f9b0 <ferror@plt+0xd2e0>
  40f9ac:	orr	w20, w20, #0x1
  40f9b0:	ldr	x0, [x19, #72]
  40f9b4:	bl	411dbc <ferror@plt+0xf6ec>
  40f9b8:	mov	w1, w0
  40f9bc:	mov	w3, w20
  40f9c0:	mov	x2, x21
  40f9c4:	mov	x0, #0x111                 	// #273
  40f9c8:	bl	402670 <syscall@plt>
  40f9cc:	mov	w20, w0
  40f9d0:	cbz	w0, 40f8d8 <ferror@plt+0xd208>
  40f9d4:	bl	402620 <__errno_location@plt>
  40f9d8:	ldr	w0, [x0]
  40f9dc:	cmp	w0, #0x26
  40f9e0:	b.eq	40f988 <ferror@plt+0xd2b8>  // b.none
  40f9e4:	tbz	w20, #31, 40f8d8 <ferror@plt+0xd208>
  40f9e8:	bl	402620 <__errno_location@plt>
  40f9ec:	ldr	w20, [x0]
  40f9f0:	ldr	x0, [x19]
  40f9f4:	neg	w20, w20
  40f9f8:	bl	40ad4c <ferror@plt+0x867c>
  40f9fc:	cmp	w0, #0x5
  40fa00:	b.le	40f8d8 <ferror@plt+0xd208>
  40fa04:	ldr	x0, [x19]
  40fa08:	mov	x6, x23
  40fa0c:	adrp	x5, 417000 <ferror@plt+0x14930>
  40fa10:	adrp	x4, 418000 <ferror@plt+0x15930>
  40fa14:	add	x5, x5, #0xe71
  40fa18:	add	x4, x4, #0x1c5
  40fa1c:	mov	w3, #0x376                 	// #886
  40fa20:	adrp	x2, 417000 <ferror@plt+0x14930>
  40fa24:	mov	w1, #0x6                   	// #6
  40fa28:	add	x2, x2, #0xca4
  40fa2c:	bl	40acb8 <ferror@plt+0x85e8>
  40fa30:	b	40f8d8 <ferror@plt+0xd208>
  40fa34:	bl	411c14 <ferror@plt+0xf544>
  40fa38:	mov	x20, x0
  40fa3c:	cbz	x0, 40f968 <ferror@plt+0xd298>
  40fa40:	tbz	w22, #1, 40faa0 <ferror@plt+0xd3d0>
  40fa44:	adrp	x1, 417000 <ferror@plt+0x14930>
  40fa48:	add	x1, x1, #0xe28
  40fa4c:	bl	412680 <ferror@plt+0xffb0>
  40fa50:	mov	w24, w0
  40fa54:	tbz	w0, #31, 40faa0 <ferror@plt+0xd3d0>
  40fa58:	ldr	x0, [x19]
  40fa5c:	bl	40ad4c <ferror@plt+0x867c>
  40fa60:	cmp	w0, #0x5
  40fa64:	b.le	40faa0 <ferror@plt+0xd3d0>
  40fa68:	ldr	x25, [x19]
  40fa6c:	neg	w0, w24
  40fa70:	bl	402310 <strerror@plt>
  40fa74:	mov	x6, x0
  40fa78:	adrp	x5, 417000 <ferror@plt+0x14930>
  40fa7c:	adrp	x4, 418000 <ferror@plt+0x15930>
  40fa80:	adrp	x2, 417000 <ferror@plt+0x14930>
  40fa84:	add	x5, x5, #0xe33
  40fa88:	add	x4, x4, #0x1c5
  40fa8c:	add	x2, x2, #0xca4
  40fa90:	mov	x0, x25
  40fa94:	mov	w3, #0x363                 	// #867
  40fa98:	mov	w1, #0x6                   	// #6
  40fa9c:	bl	40acb8 <ferror@plt+0x85e8>
  40faa0:	tbz	w22, #0, 40fafc <ferror@plt+0xd42c>
  40faa4:	mov	x0, x20
  40faa8:	bl	412824 <ferror@plt+0x10154>
  40faac:	mov	w22, w0
  40fab0:	tbz	w0, #31, 40fafc <ferror@plt+0xd42c>
  40fab4:	ldr	x0, [x19]
  40fab8:	bl	40ad4c <ferror@plt+0x867c>
  40fabc:	cmp	w0, #0x5
  40fac0:	b.le	40fafc <ferror@plt+0xd42c>
  40fac4:	ldr	x24, [x19]
  40fac8:	neg	w0, w22
  40facc:	bl	402310 <strerror@plt>
  40fad0:	mov	x6, x0
  40fad4:	adrp	x5, 417000 <ferror@plt+0x14930>
  40fad8:	adrp	x4, 418000 <ferror@plt+0x15930>
  40fadc:	adrp	x2, 417000 <ferror@plt+0x14930>
  40fae0:	add	x5, x5, #0xe53
  40fae4:	add	x4, x4, #0x1c5
  40fae8:	add	x2, x2, #0xca4
  40faec:	mov	x0, x24
  40faf0:	mov	w3, #0x369                 	// #873
  40faf4:	mov	w1, #0x6                   	// #6
  40faf8:	bl	40acb8 <ferror@plt+0x85e8>
  40fafc:	mov	x0, x20
  40fb00:	bl	412288 <ferror@plt+0xfbb8>
  40fb04:	mov	x20, x0
  40fb08:	ldr	x0, [x19, #72]
  40fb0c:	bl	411dac <ferror@plt+0xf6dc>
  40fb10:	mov	x1, x0
  40fb14:	mov	x2, x21
  40fb18:	mov	x0, x20
  40fb1c:	bl	4024d0 <init_module@plt>
  40fb20:	mov	w20, w0
  40fb24:	b	40f9e4 <ferror@plt+0xd314>
  40fb28:	cmp	x0, #0x0
  40fb2c:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40fb30:	b.eq	40fbf4 <ferror@plt+0xd524>  // b.none
  40fb34:	stp	x29, x30, [sp, #-64]!
  40fb38:	mov	x29, sp
  40fb3c:	str	xzr, [x3]
  40fb40:	stp	x19, x20, [sp, #16]
  40fb44:	mov	x19, x3
  40fb48:	stp	x21, x22, [sp, #32]
  40fb4c:	mov	x22, x2
  40fb50:	stp	x23, x24, [sp, #48]
  40fb54:	cbnz	x2, 40fb70 <ferror@plt+0xd4a0>
  40fb58:	mov	w0, #0x0                   	// #0
  40fb5c:	ldp	x19, x20, [sp, #16]
  40fb60:	ldp	x21, x22, [sp, #32]
  40fb64:	ldp	x23, x24, [sp, #48]
  40fb68:	ldp	x29, x30, [sp], #64
  40fb6c:	ret
  40fb70:	mov	x21, x2
  40fb74:	and	w24, w1, #0x1
  40fb78:	and	w20, w1, #0x2
  40fb7c:	ldr	x23, [x21, #16]
  40fb80:	cbnz	w24, 40fbac <ferror@plt+0xd4dc>
  40fb84:	cbnz	w20, 40fbd0 <ferror@plt+0xd500>
  40fb88:	ldr	x0, [x19]
  40fb8c:	mov	x1, x23
  40fb90:	bl	40bb6c <ferror@plt+0x949c>
  40fb94:	cbnz	x0, 40fbe4 <ferror@plt+0xd514>
  40fb98:	ldr	x0, [x19]
  40fb9c:	bl	40f0ac <ferror@plt+0xc9dc>
  40fba0:	str	xzr, [x19]
  40fba4:	mov	w0, #0xfffffff4            	// #-12
  40fba8:	b	40fb5c <ferror@plt+0xd48c>
  40fbac:	mov	x0, x23
  40fbb0:	bl	40e888 <ferror@plt+0xc1b8>
  40fbb4:	tst	w0, #0xff
  40fbb8:	b.eq	40fb84 <ferror@plt+0xd4b4>  // b.none
  40fbbc:	ldr	x21, [x21]
  40fbc0:	cmp	x21, x22
  40fbc4:	b.eq	40fb58 <ferror@plt+0xd488>  // b.none
  40fbc8:	cbnz	x21, 40fb7c <ferror@plt+0xd4ac>
  40fbcc:	b	40fb58 <ferror@plt+0xd488>
  40fbd0:	mov	x0, x23
  40fbd4:	bl	40ec30 <ferror@plt+0xc560>
  40fbd8:	tst	w0, #0xff
  40fbdc:	b.eq	40fb88 <ferror@plt+0xd4b8>  // b.none
  40fbe0:	b	40fbbc <ferror@plt+0xd4ec>
  40fbe4:	str	x0, [x19]
  40fbe8:	mov	x0, x23
  40fbec:	bl	40ec7c <ferror@plt+0xc5ac>
  40fbf0:	b	40fbbc <ferror@plt+0xd4ec>
  40fbf4:	mov	w0, #0xfffffffe            	// #-2
  40fbf8:	ret
  40fbfc:	stp	x29, x30, [sp, #-96]!
  40fc00:	mov	x29, sp
  40fc04:	stp	x19, x20, [sp, #16]
  40fc08:	stp	x21, x22, [sp, #32]
  40fc0c:	stp	x23, x24, [sp, #48]
  40fc10:	stp	x25, x26, [sp, #64]
  40fc14:	str	x27, [sp, #80]
  40fc18:	cbnz	x0, 40fc40 <ferror@plt+0xd570>
  40fc1c:	mov	x20, #0x0                   	// #0
  40fc20:	mov	x0, x20
  40fc24:	ldp	x19, x20, [sp, #16]
  40fc28:	ldp	x21, x22, [sp, #32]
  40fc2c:	ldp	x23, x24, [sp, #48]
  40fc30:	ldp	x25, x26, [sp, #64]
  40fc34:	ldr	x27, [sp, #80]
  40fc38:	ldp	x29, x30, [sp], #96
  40fc3c:	ret
  40fc40:	mov	x19, x0
  40fc44:	ldrb	w0, [x0, #88]
  40fc48:	tbnz	w0, #1, 40fc7c <ferror@plt+0xd5ac>
  40fc4c:	ldr	x0, [x19]
  40fc50:	mov	x21, #0x0                   	// #0
  40fc54:	mov	x24, #0x0                   	// #0
  40fc58:	mov	w27, #0x20                  	// #32
  40fc5c:	bl	40bb64 <ferror@plt+0x9494>
  40fc60:	mov	x25, x0
  40fc64:	ldr	x22, [x0, #24]
  40fc68:	cbnz	x22, 40fc84 <ferror@plt+0xd5b4>
  40fc6c:	ldrb	w0, [x19, #88]
  40fc70:	str	x24, [x19, #40]
  40fc74:	orr	w0, w0, #0x2
  40fc78:	strb	w0, [x19, #88]
  40fc7c:	ldr	x20, [x19, #40]
  40fc80:	b	40fc20 <ferror@plt+0xd550>
  40fc84:	mov	x0, x22
  40fc88:	bl	40be08 <ferror@plt+0x9738>
  40fc8c:	ldr	x1, [x19, #16]
  40fc90:	mov	x20, x0
  40fc94:	bl	402410 <strcmp@plt>
  40fc98:	cbz	w0, 40fcb0 <ferror@plt+0xd5e0>
  40fc9c:	ldr	x1, [x19, #64]
  40fca0:	cbz	x1, 40fd4c <ferror@plt+0xd67c>
  40fca4:	mov	x0, x20
  40fca8:	bl	402410 <strcmp@plt>
  40fcac:	cbnz	w0, 40fd4c <ferror@plt+0xd67c>
  40fcb0:	mov	x0, x22
  40fcb4:	bl	40bdfc <ferror@plt+0x972c>
  40fcb8:	mov	x26, x0
  40fcbc:	bl	4020a0 <strlen@plt>
  40fcc0:	mov	x23, x0
  40fcc4:	cbz	x0, 40fd4c <ferror@plt+0xd67c>
  40fcc8:	add	x1, x21, #0x2
  40fccc:	add	x1, x1, x0
  40fcd0:	mov	x0, x24
  40fcd4:	bl	4022c0 <realloc@plt>
  40fcd8:	mov	x20, x0
  40fcdc:	cbnz	x0, 40fd24 <ferror@plt+0xd654>
  40fce0:	mov	x0, x24
  40fce4:	bl	402480 <free@plt>
  40fce8:	ldr	x0, [x19]
  40fcec:	bl	40ad4c <ferror@plt+0x867c>
  40fcf0:	cmp	w0, #0x2
  40fcf4:	b.le	40fc1c <ferror@plt+0xd54c>
  40fcf8:	ldr	x0, [x19]
  40fcfc:	adrp	x5, 416000 <ferror@plt+0x13930>
  40fd00:	adrp	x4, 418000 <ferror@plt+0x15930>
  40fd04:	add	x5, x5, #0x6e6
  40fd08:	add	x4, x4, #0x205
  40fd0c:	mov	w3, #0x595                 	// #1429
  40fd10:	adrp	x2, 417000 <ferror@plt+0x14930>
  40fd14:	mov	w1, #0x3                   	// #3
  40fd18:	add	x2, x2, #0xca4
  40fd1c:	bl	40acb8 <ferror@plt+0x85e8>
  40fd20:	b	40fc20 <ferror@plt+0xd550>
  40fd24:	cbz	x21, 40fd30 <ferror@plt+0xd660>
  40fd28:	strb	w27, [x0, x21]
  40fd2c:	add	x21, x21, #0x1
  40fd30:	add	x0, x20, x21
  40fd34:	add	x21, x21, x23
  40fd38:	mov	x24, x20
  40fd3c:	mov	x2, x23
  40fd40:	mov	x1, x26
  40fd44:	bl	402060 <memcpy@plt>
  40fd48:	strb	wzr, [x20, x21]
  40fd4c:	ldr	x22, [x22]
  40fd50:	ldr	x0, [x25, #24]
  40fd54:	cmp	x22, x0
  40fd58:	csel	x22, x22, xzr, ne  // ne = any
  40fd5c:	b	40fc68 <ferror@plt+0xd598>
  40fd60:	stp	x29, x30, [sp, #-48]!
  40fd64:	mov	x29, sp
  40fd68:	stp	x19, x20, [sp, #16]
  40fd6c:	mov	x19, x0
  40fd70:	str	x21, [sp, #32]
  40fd74:	cbz	x0, 40fdcc <ferror@plt+0xd6fc>
  40fd78:	ldrb	w0, [x0, #88]
  40fd7c:	tbnz	w0, #2, 40fdc8 <ferror@plt+0xd6f8>
  40fd80:	ldr	x0, [x19]
  40fd84:	bl	40bb64 <ferror@plt+0x9494>
  40fd88:	mov	x21, x0
  40fd8c:	ldr	x20, [x0, #40]
  40fd90:	cbz	x20, 40fdbc <ferror@plt+0xd6ec>
  40fd94:	mov	x0, x20
  40fd98:	bl	40be20 <ferror@plt+0x9750>
  40fd9c:	ldr	x1, [x19, #16]
  40fda0:	mov	w2, #0x0                   	// #0
  40fda4:	bl	4024f0 <fnmatch@plt>
  40fda8:	cbz	w0, 40fde0 <ferror@plt+0xd710>
  40fdac:	ldr	x20, [x20]
  40fdb0:	ldr	x0, [x21, #40]
  40fdb4:	cmp	x20, x0
  40fdb8:	b.ne	40fd90 <ferror@plt+0xd6c0>  // b.any
  40fdbc:	ldrb	w0, [x19, #88]
  40fdc0:	orr	w0, w0, #0x4
  40fdc4:	strb	w0, [x19, #88]
  40fdc8:	ldr	x19, [x19, #48]
  40fdcc:	mov	x0, x19
  40fdd0:	ldp	x19, x20, [sp, #16]
  40fdd4:	ldr	x21, [sp, #32]
  40fdd8:	ldp	x29, x30, [sp], #48
  40fddc:	ret
  40fde0:	mov	x0, x20
  40fde4:	bl	40be14 <ferror@plt+0x9744>
  40fde8:	str	x0, [x19, #48]
  40fdec:	b	40fdbc <ferror@plt+0xd6ec>
  40fdf0:	ldrb	w2, [x0, #88]
  40fdf4:	str	x1, [x0, #48]
  40fdf8:	orr	w2, w2, #0x4
  40fdfc:	strb	w2, [x0, #88]
  40fe00:	ret
  40fe04:	stp	x29, x30, [sp, #-80]!
  40fe08:	cmp	x0, #0x0
  40fe0c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40fe10:	mov	x29, sp
  40fe14:	stp	x19, x20, [sp, #16]
  40fe18:	stp	x21, x22, [sp, #32]
  40fe1c:	stp	x23, x24, [sp, #48]
  40fe20:	b.eq	40ff28 <ferror@plt+0xd858>  // b.none
  40fe24:	mov	x23, x2
  40fe28:	cbz	x2, 40ff28 <ferror@plt+0xd858>
  40fe2c:	mov	x21, x0
  40fe30:	mov	x22, x1
  40fe34:	ldr	x0, [x1]
  40fe38:	cbz	x0, 40fe5c <ferror@plt+0xd78c>
  40fe3c:	adrp	x3, 418000 <ferror@plt+0x15930>
  40fe40:	adrp	x1, 417000 <ferror@plt+0x14930>
  40fe44:	adrp	x0, 417000 <ferror@plt+0x14930>
  40fe48:	add	x3, x3, #0xbc
  40fe4c:	add	x1, x1, #0xca4
  40fe50:	add	x0, x0, #0xe93
  40fe54:	mov	w2, #0x5fe                 	// #1534
  40fe58:	bl	402610 <__assert_fail@plt>
  40fe5c:	ldr	x0, [x2]
  40fe60:	cbz	x0, 40fe84 <ferror@plt+0xd7b4>
  40fe64:	adrp	x3, 418000 <ferror@plt+0x15930>
  40fe68:	adrp	x1, 417000 <ferror@plt+0x14930>
  40fe6c:	adrp	x0, 417000 <ferror@plt+0x14930>
  40fe70:	add	x3, x3, #0xbc
  40fe74:	add	x1, x1, #0xca4
  40fe78:	add	x0, x0, #0xea0
  40fe7c:	mov	w2, #0x5ff                 	// #1535
  40fe80:	b	40fe58 <ferror@plt+0xd788>
  40fe84:	ldr	x0, [x21]
  40fe88:	bl	40bb64 <ferror@plt+0x9494>
  40fe8c:	mov	x24, x0
  40fe90:	ldr	x20, [x0, #48]
  40fe94:	cbz	x20, 40fec4 <ferror@plt+0xd7f4>
  40fe98:	mov	x0, x20
  40fe9c:	bl	40be2c <ferror@plt+0x975c>
  40fea0:	ldr	x1, [x21, #16]
  40fea4:	mov	w2, #0x0                   	// #0
  40fea8:	bl	4024f0 <fnmatch@plt>
  40feac:	mov	w19, w0
  40feb0:	cbz	w0, 40fee0 <ferror@plt+0xd810>
  40feb4:	ldr	x20, [x20]
  40feb8:	ldr	x0, [x24, #48]
  40febc:	cmp	x20, x0
  40fec0:	b.ne	40fe94 <ferror@plt+0xd7c4>  // b.any
  40fec4:	mov	w19, #0x0                   	// #0
  40fec8:	mov	w0, w19
  40fecc:	ldp	x19, x20, [sp, #16]
  40fed0:	ldp	x21, x22, [sp, #32]
  40fed4:	ldp	x23, x24, [sp, #48]
  40fed8:	ldp	x29, x30, [sp], #80
  40fedc:	ret
  40fee0:	add	x24, sp, #0x4c
  40fee4:	mov	x0, x20
  40fee8:	mov	x1, x24
  40feec:	bl	40c4fc <ferror@plt+0x9e2c>
  40fef0:	ldr	w2, [sp, #76]
  40fef4:	mov	x1, x0
  40fef8:	ldr	x0, [x21]
  40fefc:	bl	40f55c <ferror@plt+0xce8c>
  40ff00:	str	x0, [x22]
  40ff04:	mov	x1, x24
  40ff08:	mov	x0, x20
  40ff0c:	bl	40c510 <ferror@plt+0x9e40>
  40ff10:	mov	x1, x0
  40ff14:	ldr	w2, [sp, #76]
  40ff18:	ldr	x0, [x21]
  40ff1c:	bl	40f55c <ferror@plt+0xce8c>
  40ff20:	str	x0, [x23]
  40ff24:	b	40fec8 <ferror@plt+0xd7f8>
  40ff28:	mov	w19, #0xfffffffe            	// #-2
  40ff2c:	b	40fec8 <ferror@plt+0xd7f8>
  40ff30:	stp	x29, x30, [sp, #-64]!
  40ff34:	mov	x29, sp
  40ff38:	add	x2, sp, #0x38
  40ff3c:	stp	x19, x20, [sp, #16]
  40ff40:	mov	x20, x0
  40ff44:	stp	x21, x22, [sp, #32]
  40ff48:	mov	x22, x1
  40ff4c:	add	x1, sp, #0x30
  40ff50:	stp	xzr, xzr, [sp, #48]
  40ff54:	bl	40fe04 <ferror@plt+0xd734>
  40ff58:	mov	w19, w0
  40ff5c:	tbz	w0, #31, 40ffcc <ferror@plt+0xd8fc>
  40ff60:	ldr	x0, [x20]
  40ff64:	bl	40ad4c <ferror@plt+0x867c>
  40ff68:	cmp	w0, #0x2
  40ff6c:	b.le	40ffa8 <ferror@plt+0xd8d8>
  40ff70:	ldr	x20, [x20]
  40ff74:	neg	w0, w19
  40ff78:	bl	402310 <strerror@plt>
  40ff7c:	mov	x6, x0
  40ff80:	adrp	x5, 417000 <ferror@plt+0x14930>
  40ff84:	adrp	x4, 418000 <ferror@plt+0x15930>
  40ff88:	adrp	x2, 417000 <ferror@plt+0x14930>
  40ff8c:	add	x5, x5, #0xeae
  40ff90:	add	x4, x4, #0x1ea
  40ff94:	add	x2, x2, #0xca4
  40ff98:	mov	x0, x20
  40ff9c:	mov	w3, #0x43a                 	// #1082
  40ffa0:	mov	w1, #0x3                   	// #3
  40ffa4:	bl	40acb8 <ferror@plt+0x85e8>
  40ffa8:	ldr	x0, [sp, #48]
  40ffac:	bl	40f0ac <ferror@plt+0xc9dc>
  40ffb0:	ldr	x0, [sp, #56]
  40ffb4:	bl	40f0ac <ferror@plt+0xc9dc>
  40ffb8:	mov	w0, w19
  40ffbc:	ldp	x19, x20, [sp, #16]
  40ffc0:	ldp	x21, x22, [sp, #32]
  40ffc4:	ldp	x29, x30, [sp], #64
  40ffc8:	ret
  40ffcc:	ldr	x21, [sp, #48]
  40ffd0:	cbz	x21, 410008 <ferror@plt+0xd938>
  40ffd4:	ldr	x0, [x21, #16]
  40ffd8:	ldrb	w1, [x0, #96]
  40ffdc:	tbnz	w1, #0, 410034 <ferror@plt+0xd964>
  40ffe0:	mov	x3, x22
  40ffe4:	mov	w2, #0x0                   	// #0
  40ffe8:	mov	w1, #0x0                   	// #0
  40ffec:	bl	4100ac <ferror@plt+0xd9dc>
  40fff0:	mov	w19, w0
  40fff4:	tbnz	w0, #31, 40ffa8 <ferror@plt+0xd8d8>
  40fff8:	ldr	x21, [x21]
  40fffc:	ldr	x0, [sp, #48]
  410000:	cmp	x21, x0
  410004:	b.ne	40ffd0 <ferror@plt+0xd900>  // b.any
  410008:	ldr	x21, [x22]
  41000c:	mov	x0, x20
  410010:	bl	40ec7c <ferror@plt+0xc5ac>
  410014:	mov	x1, x0
  410018:	mov	x0, x21
  41001c:	bl	40bb6c <ferror@plt+0x949c>
  410020:	cbnz	x0, 41003c <ferror@plt+0xd96c>
  410024:	mov	x0, x20
  410028:	mov	w19, #0xfffffff4            	// #-12
  41002c:	bl	40f360 <ferror@plt+0xcc90>
  410030:	b	40ffa8 <ferror@plt+0xd8d8>
  410034:	mov	w19, #0x0                   	// #0
  410038:	b	40fff8 <ferror@plt+0xd928>
  41003c:	str	x0, [x22]
  410040:	ldr	x0, [sp, #48]
  410044:	ldr	x21, [sp, #56]
  410048:	cbnz	x0, 41009c <ferror@plt+0xd9cc>
  41004c:	cmp	x21, #0x0
  410050:	cset	w1, ne  // ne = any
  410054:	ldrb	w0, [x20, #96]
  410058:	bfi	w0, w1, #1, #1
  41005c:	strb	w0, [x20, #96]
  410060:	cbz	x21, 40ffa8 <ferror@plt+0xd8d8>
  410064:	ldr	x0, [x21, #16]
  410068:	ldrb	w1, [x0, #96]
  41006c:	tbnz	w1, #0, 4100a4 <ferror@plt+0xd9d4>
  410070:	mov	x3, x22
  410074:	mov	w2, #0x0                   	// #0
  410078:	mov	w1, #0x0                   	// #0
  41007c:	bl	4100ac <ferror@plt+0xd9dc>
  410080:	mov	w19, w0
  410084:	tbnz	w0, #31, 40ffa8 <ferror@plt+0xd8d8>
  410088:	ldr	x21, [x21]
  41008c:	ldr	x0, [sp, #56]
  410090:	cmp	x21, x0
  410094:	b.ne	410060 <ferror@plt+0xd990>  // b.any
  410098:	b	40ffa8 <ferror@plt+0xd8d8>
  41009c:	mov	w1, #0x1                   	// #1
  4100a0:	b	410054 <ferror@plt+0xd984>
  4100a4:	mov	w19, #0x0                   	// #0
  4100a8:	b	410088 <ferror@plt+0xd9b8>
  4100ac:	stp	x29, x30, [sp, #-64]!
  4100b0:	mov	x29, sp
  4100b4:	stp	x23, x24, [sp, #48]
  4100b8:	and	w24, w2, #0xff
  4100bc:	ldrb	w2, [x0, #96]
  4100c0:	stp	x19, x20, [sp, #16]
  4100c4:	mov	x19, x0
  4100c8:	orr	w2, w2, #0x1
  4100cc:	stp	x21, x22, [sp, #32]
  4100d0:	and	w20, w1, #0xff
  4100d4:	mov	x22, x3
  4100d8:	strb	w2, [x0, #96]
  4100dc:	bl	40f638 <ferror@plt+0xcf68>
  4100e0:	mov	x21, x0
  4100e4:	cbz	w20, 410118 <ferror@plt+0xda48>
  4100e8:	ldrb	w0, [x19, #96]
  4100ec:	orr	w0, w0, #0x4
  4100f0:	strb	w0, [x19, #96]
  4100f4:	mov	x0, x21
  4100f8:	cbz	x0, 410118 <ferror@plt+0xda48>
  4100fc:	ldr	x2, [x0, #16]
  410100:	ldr	x0, [x0]
  410104:	ldrb	w1, [x2, #96]
  410108:	cmp	x0, x21
  41010c:	orr	w1, w1, #0x4
  410110:	strb	w1, [x2, #96]
  410114:	b.ne	4100f8 <ferror@plt+0xda28>  // b.any
  410118:	mov	x23, x21
  41011c:	mov	w20, #0x0                   	// #0
  410120:	cbz	x23, 410144 <ferror@plt+0xda74>
  410124:	ldr	x0, [x23, #16]
  410128:	mov	x1, x22
  41012c:	bl	40ff30 <ferror@plt+0xd860>
  410130:	mov	w20, w0
  410134:	tbnz	w0, #31, 410170 <ferror@plt+0xdaa0>
  410138:	ldr	x23, [x23]
  41013c:	cmp	x23, x21
  410140:	b.ne	410120 <ferror@plt+0xda50>  // b.any
  410144:	cbz	w24, 4101a4 <ferror@plt+0xdad4>
  410148:	ldr	x23, [x22]
  41014c:	mov	x0, x19
  410150:	bl	40ec7c <ferror@plt+0xc5ac>
  410154:	mov	x1, x0
  410158:	mov	x0, x23
  41015c:	bl	40bb6c <ferror@plt+0x949c>
  410160:	cbnz	x0, 410190 <ferror@plt+0xdac0>
  410164:	mov	w20, #0xfffffff4            	// #-12
  410168:	mov	x0, x19
  41016c:	bl	40f360 <ferror@plt+0xcc90>
  410170:	mov	x0, x21
  410174:	bl	40f0ac <ferror@plt+0xc9dc>
  410178:	mov	w0, w20
  41017c:	ldp	x19, x20, [sp, #16]
  410180:	ldp	x21, x22, [sp, #32]
  410184:	ldp	x23, x24, [sp, #48]
  410188:	ldp	x29, x30, [sp], #64
  41018c:	ret
  410190:	str	x0, [x22]
  410194:	ldrb	w0, [x19, #96]
  410198:	orr	w0, w0, #0x2
  41019c:	strb	w0, [x19, #96]
  4101a0:	b	410170 <ferror@plt+0xdaa0>
  4101a4:	mov	x1, x22
  4101a8:	mov	x0, x19
  4101ac:	bl	40ff30 <ferror@plt+0xd860>
  4101b0:	mov	w20, w0
  4101b4:	b	410170 <ferror@plt+0xdaa0>
  4101b8:	stp	x29, x30, [sp, #-48]!
  4101bc:	mov	x29, sp
  4101c0:	stp	x19, x20, [sp, #16]
  4101c4:	mov	x19, x0
  4101c8:	str	x21, [sp, #32]
  4101cc:	cbz	x0, 410224 <ferror@plt+0xdb54>
  4101d0:	ldrb	w0, [x0, #88]
  4101d4:	tbnz	w0, #3, 410220 <ferror@plt+0xdb50>
  4101d8:	ldr	x0, [x19]
  4101dc:	bl	40bb64 <ferror@plt+0x9494>
  4101e0:	mov	x21, x0
  4101e4:	ldr	x20, [x0, #32]
  4101e8:	cbz	x20, 410214 <ferror@plt+0xdb44>
  4101ec:	mov	x0, x20
  4101f0:	bl	40be20 <ferror@plt+0x9750>
  4101f4:	ldr	x1, [x19, #16]
  4101f8:	mov	w2, #0x0                   	// #0
  4101fc:	bl	4024f0 <fnmatch@plt>
  410200:	cbz	w0, 410238 <ferror@plt+0xdb68>
  410204:	ldr	x20, [x20]
  410208:	ldr	x0, [x21, #32]
  41020c:	cmp	x20, x0
  410210:	b.ne	4101e8 <ferror@plt+0xdb18>  // b.any
  410214:	ldrb	w0, [x19, #88]
  410218:	orr	w0, w0, #0x8
  41021c:	strb	w0, [x19, #88]
  410220:	ldr	x19, [x19, #56]
  410224:	mov	x0, x19
  410228:	ldp	x19, x20, [sp, #16]
  41022c:	ldr	x21, [sp, #32]
  410230:	ldp	x29, x30, [sp], #48
  410234:	ret
  410238:	mov	x0, x20
  41023c:	bl	40be14 <ferror@plt+0x9744>
  410240:	str	x0, [x19, #56]
  410244:	b	410214 <ferror@plt+0xdb44>
  410248:	ldrb	w2, [x0, #88]
  41024c:	str	x1, [x0, #56]
  410250:	orr	w2, w2, #0x8
  410254:	strb	w2, [x0, #88]
  410258:	ret
  41025c:	mov	x12, #0x1080                	// #4224
  410260:	sub	sp, sp, x12
  410264:	cmp	x0, #0x0
  410268:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  41026c:	stp	x29, x30, [sp]
  410270:	mov	x29, sp
  410274:	stp	x19, x20, [sp, #16]
  410278:	stp	x21, x22, [sp, #32]
  41027c:	stp	x23, x24, [sp, #48]
  410280:	stp	x25, x26, [sp, #64]
  410284:	stp	x27, x28, [sp, #80]
  410288:	b.eq	410488 <ferror@plt+0xddb8>  // b.none
  41028c:	mov	x19, x0
  410290:	mov	x23, x1
  410294:	adrp	x0, 417000 <ferror@plt+0x14930>
  410298:	adrp	x1, 418000 <ferror@plt+0x15930>
  41029c:	add	x0, x0, #0xec9
  4102a0:	add	x1, x1, #0x69
  4102a4:	mov	x24, #0x0                   	// #0
  4102a8:	bl	402210 <fopen@plt>
  4102ac:	mov	x20, x0
  4102b0:	cbz	x0, 4102f0 <ferror@plt+0xdc20>
  4102b4:	adrp	x25, 416000 <ferror@plt+0x13930>
  4102b8:	add	x22, sp, #0x80
  4102bc:	add	x26, sp, #0x78
  4102c0:	add	x25, x25, #0x50d
  4102c4:	add	x27, sp, #0x70
  4102c8:	mov	x2, x20
  4102cc:	mov	x0, x22
  4102d0:	mov	w1, #0x1000                	// #4096
  4102d4:	bl	4026a0 <fgets@plt>
  4102d8:	cbnz	x0, 41036c <ferror@plt+0xdc9c>
  4102dc:	mov	x0, x20
  4102e0:	mov	w20, #0x0                   	// #0
  4102e4:	bl	4021e0 <fclose@plt>
  4102e8:	str	x24, [x23]
  4102ec:	b	410344 <ferror@plt+0xdc74>
  4102f0:	bl	402620 <__errno_location@plt>
  4102f4:	mov	x21, x0
  4102f8:	mov	x0, x19
  4102fc:	ldr	w20, [x21]
  410300:	bl	40ad4c <ferror@plt+0x867c>
  410304:	cmp	w0, #0x2
  410308:	neg	w20, w20
  41030c:	b.le	410344 <ferror@plt+0xdc74>
  410310:	ldr	w0, [x21]
  410314:	bl	402310 <strerror@plt>
  410318:	mov	x6, x0
  41031c:	adrp	x5, 417000 <ferror@plt+0x14930>
  410320:	adrp	x4, 418000 <ferror@plt+0x15930>
  410324:	adrp	x2, 417000 <ferror@plt+0x14930>
  410328:	add	x5, x5, #0xed7
  41032c:	add	x4, x4, #0x22c
  410330:	add	x2, x2, #0xca4
  410334:	mov	x0, x19
  410338:	mov	w3, #0x679                 	// #1657
  41033c:	mov	w1, #0x3                   	// #3
  410340:	bl	40acb8 <ferror@plt+0x85e8>
  410344:	mov	w0, w20
  410348:	mov	x12, #0x1080                	// #4224
  41034c:	ldp	x29, x30, [sp]
  410350:	ldp	x19, x20, [sp, #16]
  410354:	ldp	x21, x22, [sp, #32]
  410358:	ldp	x23, x24, [sp, #48]
  41035c:	ldp	x25, x26, [sp, #64]
  410360:	ldp	x27, x28, [sp, #80]
  410364:	add	sp, sp, x12
  410368:	ret
  41036c:	mov	x0, x22
  410370:	bl	4020a0 <strlen@plt>
  410374:	mov	x1, x25
  410378:	mov	x2, x26
  41037c:	mov	x21, x0
  410380:	mov	x0, x22
  410384:	bl	402200 <strtok_r@plt>
  410388:	mov	x1, x0
  41038c:	mov	x28, x0
  410390:	mov	x2, x27
  410394:	mov	x0, x19
  410398:	bl	40edc0 <ferror@plt+0xc6f0>
  41039c:	mov	w1, w0
  4103a0:	tbz	w0, #31, 4103fc <ferror@plt+0xdd2c>
  4103a4:	mov	x0, x19
  4103a8:	str	w1, [sp, #108]
  4103ac:	bl	40ad4c <ferror@plt+0x867c>
  4103b0:	cmp	w0, #0x2
  4103b4:	ldr	w1, [sp, #108]
  4103b8:	b.le	4103f4 <ferror@plt+0xdd24>
  4103bc:	neg	w0, w1
  4103c0:	bl	402310 <strerror@plt>
  4103c4:	adrp	x5, 417000 <ferror@plt+0x14930>
  4103c8:	mov	x7, x0
  4103cc:	adrp	x4, 418000 <ferror@plt+0x15930>
  4103d0:	adrp	x2, 417000 <ferror@plt+0x14930>
  4103d4:	mov	x6, x28
  4103d8:	add	x5, x5, #0xef9
  4103dc:	add	x4, x4, #0x22c
  4103e0:	add	x2, x2, #0xca4
  4103e4:	mov	x0, x19
  4103e8:	mov	w3, #0x686                 	// #1670
  4103ec:	mov	w1, #0x3                   	// #3
  4103f0:	bl	40acb8 <ferror@plt+0x85e8>
  4103f4:	add	x28, sp, #0x7f
  4103f8:	b	41045c <ferror@plt+0xdd8c>
  4103fc:	ldr	x1, [sp, #112]
  410400:	mov	x0, x24
  410404:	bl	40bb6c <ferror@plt+0x949c>
  410408:	cbnz	x0, 410480 <ferror@plt+0xddb0>
  41040c:	mov	x0, x19
  410410:	bl	40ad4c <ferror@plt+0x867c>
  410414:	cmp	w0, #0x2
  410418:	b.le	410444 <ferror@plt+0xdd74>
  41041c:	adrp	x5, 416000 <ferror@plt+0x13930>
  410420:	adrp	x4, 418000 <ferror@plt+0x15930>
  410424:	adrp	x2, 417000 <ferror@plt+0x14930>
  410428:	add	x5, x5, #0x6e6
  41042c:	add	x4, x4, #0x22c
  410430:	add	x2, x2, #0xca4
  410434:	mov	x0, x19
  410438:	mov	w3, #0x68f                 	// #1679
  41043c:	mov	w1, #0x3                   	// #3
  410440:	bl	40acb8 <ferror@plt+0x85e8>
  410444:	ldr	x0, [sp, #112]
  410448:	bl	40f360 <ferror@plt+0xcc90>
  41044c:	b	4103f4 <ferror@plt+0xdd24>
  410450:	mov	x0, x22
  410454:	bl	4020a0 <strlen@plt>
  410458:	mov	x21, x0
  41045c:	ldrb	w0, [x28, x21]
  410460:	cmp	w0, #0xa
  410464:	b.eq	4102c8 <ferror@plt+0xdbf8>  // b.none
  410468:	mov	x2, x20
  41046c:	mov	x0, x22
  410470:	mov	w1, #0x1000                	// #4096
  410474:	bl	4026a0 <fgets@plt>
  410478:	cbnz	x0, 410450 <ferror@plt+0xdd80>
  41047c:	b	4102c8 <ferror@plt+0xdbf8>
  410480:	mov	x24, x0
  410484:	b	4103f4 <ferror@plt+0xdd24>
  410488:	mov	w20, #0xfffffffe            	// #-2
  41048c:	b	410344 <ferror@plt+0xdc74>
  410490:	cbz	x0, 4104c0 <ferror@plt+0xddf0>
  410494:	stp	x29, x30, [sp, #-32]!
  410498:	mov	x29, sp
  41049c:	str	x19, [sp, #16]
  4104a0:	mov	x19, x0
  4104a4:	bl	40ec30 <ferror@plt+0xc560>
  4104a8:	tst	w0, #0xff
  4104ac:	b.ne	4104c8 <ferror@plt+0xddf8>  // b.any
  4104b0:	mov	x0, x19
  4104b4:	ldr	x19, [sp, #16]
  4104b8:	ldp	x29, x30, [sp], #32
  4104bc:	b	40ea2c <ferror@plt+0xc35c>
  4104c0:	mov	w0, #0xfffffffe            	// #-2
  4104c4:	ret
  4104c8:	mov	w0, #0x0                   	// #0
  4104cc:	ldr	x19, [sp, #16]
  4104d0:	ldp	x29, x30, [sp], #32
  4104d4:	ret
  4104d8:	stp	x29, x30, [sp, #-208]!
  4104dc:	mov	x29, sp
  4104e0:	stp	x19, x20, [sp, #16]
  4104e4:	stp	x21, x22, [sp, #32]
  4104e8:	stp	x23, x24, [sp, #48]
  4104ec:	stp	x25, x26, [sp, #64]
  4104f0:	stp	x27, x28, [sp, #80]
  4104f4:	str	x3, [sp, #128]
  4104f8:	stp	x2, x4, [sp, #160]
  4104fc:	str	xzr, [sp, #192]
  410500:	cbz	x0, 410854 <ferror@plt+0xe184>
  410504:	mov	w19, w1
  410508:	and	w1, w1, #0x8
  41050c:	str	w1, [sp, #140]
  410510:	mov	x22, x0
  410514:	mov	x26, x5
  410518:	tbnz	w19, #3, 410554 <ferror@plt+0xde84>
  41051c:	bl	410490 <ferror@plt+0xddc0>
  410520:	cmp	w0, #0x1
  410524:	b.hi	410554 <ferror@plt+0xde84>  // b.pmore
  410528:	tst	x19, #0x20
  41052c:	mov	w0, #0xffffffef            	// #-17
  410530:	csel	w24, w0, wzr, ne  // ne = any
  410534:	mov	w0, w24
  410538:	ldp	x19, x20, [sp, #16]
  41053c:	ldp	x21, x22, [sp, #32]
  410540:	ldp	x23, x24, [sp, #48]
  410544:	ldp	x25, x26, [sp, #64]
  410548:	ldp	x27, x28, [sp, #80]
  41054c:	ldp	x29, x30, [sp], #208
  410550:	ret
  410554:	ldr	x0, [x22, #64]
  410558:	cbz	x0, 410564 <ferror@plt+0xde94>
  41055c:	and	w24, w19, #0x40000
  410560:	tbnz	w19, #18, 41059c <ferror@plt+0xdecc>
  410564:	and	w24, w19, #0x10000
  410568:	tbnz	w19, #16, 41059c <ferror@plt+0xdecc>
  41056c:	and	w24, w19, #0x20000
  410570:	tbnz	w19, #17, 41059c <ferror@plt+0xdecc>
  410574:	ldr	x0, [sp, #192]
  410578:	cbz	x0, 4105b0 <ferror@plt+0xdee0>
  41057c:	adrp	x3, 418000 <ferror@plt+0x15930>
  410580:	adrp	x1, 417000 <ferror@plt+0x14930>
  410584:	adrp	x0, 417000 <ferror@plt+0x14930>
  410588:	add	x3, x3, #0xa1
  41058c:	add	x1, x1, #0xca4
  410590:	add	x0, x0, #0xf22
  410594:	mov	w2, #0x49a                 	// #1178
  410598:	bl	402610 <__assert_fail@plt>
  41059c:	mov	x0, x22
  4105a0:	bl	40e888 <ferror@plt+0xc1b8>
  4105a4:	tst	w0, #0xff
  4105a8:	b.eq	410574 <ferror@plt+0xdea4>  // b.none
  4105ac:	b	410534 <ferror@plt+0xde64>
  4105b0:	ldr	x0, [x22]
  4105b4:	mov	w1, #0x0                   	// #0
  4105b8:	bl	40b7dc <ferror@plt+0x910c>
  4105bc:	ldr	x0, [x22]
  4105c0:	mov	w1, #0x0                   	// #0
  4105c4:	bl	40b83c <ferror@plt+0x916c>
  4105c8:	ldrb	w0, [x22, #96]
  4105cc:	tbnz	w0, #0, 41085c <ferror@plt+0xe18c>
  4105d0:	add	x3, sp, #0xc0
  4105d4:	ubfx	x2, x19, #2, #1
  4105d8:	mov	x0, x22
  4105dc:	mov	w1, #0x1                   	// #1
  4105e0:	bl	4100ac <ferror@plt+0xd9dc>
  4105e4:	mov	w24, w0
  4105e8:	tbz	w0, #31, 410860 <ferror@plt+0xe190>
  4105ec:	ldr	x0, [sp, #192]
  4105f0:	bl	40f0ac <ferror@plt+0xc9dc>
  4105f4:	b	410534 <ferror@plt+0xde64>
  4105f8:	mov	w24, #0x10000               	// #65536
  4105fc:	b	410534 <ferror@plt+0xde64>
  410600:	mov	x0, x21
  410604:	bl	410490 <ferror@plt+0xddc0>
  410608:	cmp	w0, #0x1
  41060c:	b.hi	4108dc <ferror@plt+0xe20c>  // b.pmore
  410610:	mov	w24, #0xffffffef            	// #-17
  410614:	b	4106bc <ferror@plt+0xdfec>
  410618:	mov	x0, x23
  41061c:	bl	4020a0 <strlen@plt>
  410620:	mov	x27, x0
  410624:	cbnz	x20, 4108f4 <ferror@plt+0xe224>
  410628:	mov	x25, #0x0                   	// #0
  41062c:	b	410900 <ferror@plt+0xe230>
  410630:	mov	x20, #0x0                   	// #0
  410634:	b	410964 <ferror@plt+0xe294>
  410638:	cmp	x20, #0x0
  41063c:	ldr	x0, [sp, #112]
  410640:	csel	x0, x0, x20, eq  // eq = none
  410644:	str	x0, [sp, #120]
  410648:	bl	4020a0 <strlen@plt>
  41064c:	str	x0, [sp, #104]
  410650:	mov	x0, x23
  410654:	bl	4020a0 <strlen@plt>
  410658:	add	x1, x0, #0x1
  41065c:	mov	x24, x0
  410660:	mov	x0, x23
  410664:	bl	40a36c <ferror@plt+0x7c9c>
  410668:	mov	x23, x0
  41066c:	cbz	x0, 4107e4 <ferror@plt+0xe114>
  410670:	ldr	x0, [sp, #104]
  410674:	sub	x0, x0, #0xd
  410678:	str	x0, [sp, #176]
  41067c:	ldr	x1, [sp, #184]
  410680:	mov	x0, x23
  410684:	bl	402580 <strstr@plt>
  410688:	cbnz	x0, 4106d4 <ferror@plt+0xe004>
  41068c:	ldr	x0, [sp, #128]
  410690:	cbz	x0, 410744 <ferror@plt+0xe074>
  410694:	ldr	x3, [sp, #128]
  410698:	mov	x1, x23
  41069c:	ldr	x2, [sp, #168]
  4106a0:	mov	x0, x21
  4106a4:	blr	x3
  4106a8:	mov	w24, w0
  4106ac:	mov	x0, x23
  4106b0:	bl	402480 <free@plt>
  4106b4:	mov	x0, x20
  4106b8:	bl	402480 <free@plt>
  4106bc:	cmp	x22, x21
  4106c0:	ccmn	w24, #0x11, #0x0, eq  // eq = none
  4106c4:	b.ne	410824 <ferror@plt+0xe154>  // b.any
  4106c8:	tbnz	w19, #5, 41084c <ferror@plt+0xe17c>
  4106cc:	mov	w24, #0x0                   	// #0
  4106d0:	b	410838 <ferror@plt+0xe168>
  4106d4:	sub	x27, x0, x23
  4106d8:	sub	x1, x24, #0xd
  4106dc:	sub	x1, x1, x27
  4106e0:	add	x0, x0, #0xd
  4106e4:	stp	x1, x0, [sp, #144]
  4106e8:	ldr	x1, [sp, #176]
  4106ec:	add	x24, x24, x1
  4106f0:	add	x0, x24, #0x1
  4106f4:	bl	402220 <malloc@plt>
  4106f8:	mov	x25, x0
  4106fc:	cbz	x0, 4107e4 <ferror@plt+0xe114>
  410700:	mov	x1, x23
  410704:	mov	x2, x27
  410708:	bl	402060 <memcpy@plt>
  41070c:	ldr	x2, [sp, #104]
  410710:	add	x0, x25, x27
  410714:	ldr	x1, [sp, #120]
  410718:	bl	402060 <memcpy@plt>
  41071c:	ldp	x2, x1, [sp, #144]
  410720:	ldr	x0, [sp, #104]
  410724:	add	x0, x0, x27
  410728:	add	x0, x25, x0
  41072c:	bl	402060 <memcpy@plt>
  410730:	strb	wzr, [x25, x24]
  410734:	mov	x0, x23
  410738:	mov	x23, x25
  41073c:	bl	402480 <free@plt>
  410740:	b	41067c <ferror@plt+0xdfac>
  410744:	mov	x0, x21
  410748:	bl	40f73c <ferror@plt+0xd06c>
  41074c:	mov	x1, x0
  410750:	mov	w2, #0x1                   	// #1
  410754:	adrp	x27, 414000 <ferror@plt+0x11930>
  410758:	add	x27, x27, #0xb03
  41075c:	mov	x25, x0
  410760:	mov	x0, x27
  410764:	bl	402110 <setenv@plt>
  410768:	mov	x0, x23
  41076c:	bl	4022d0 <system@plt>
  410770:	mov	w24, w0
  410774:	mov	x0, x27
  410778:	bl	402540 <unsetenv@plt>
  41077c:	cmn	w24, #0x1
  410780:	b.eq	41078c <ferror@plt+0xe0bc>  // b.none
  410784:	tst	x24, #0xff00
  410788:	b.eq	4106ac <ferror@plt+0xdfdc>  // b.none
  41078c:	ldr	x0, [x21]
  410790:	bl	40ad4c <ferror@plt+0x867c>
  410794:	cmp	w0, #0x2
  410798:	b.le	4107d0 <ferror@plt+0xe100>
  41079c:	ldr	x0, [x21]
  4107a0:	adrp	x6, 414000 <ferror@plt+0x11930>
  4107a4:	adrp	x5, 414000 <ferror@plt+0x11930>
  4107a8:	adrp	x4, 418000 <ferror@plt+0x15930>
  4107ac:	adrp	x2, 417000 <ferror@plt+0x14930>
  4107b0:	mov	x7, x25
  4107b4:	add	x6, x6, #0x87d
  4107b8:	add	x5, x5, #0xb13
  4107bc:	add	x4, x4, #0x1df
  4107c0:	add	x2, x2, #0xca4
  4107c4:	mov	w3, #0x3d2                 	// #978
  4107c8:	mov	w1, #0x3                   	// #3
  4107cc:	bl	40acb8 <ferror@plt+0x85e8>
  4107d0:	cmn	w24, #0x1
  4107d4:	b.eq	4106ac <ferror@plt+0xdfdc>  // b.none
  4107d8:	ubfx	x0, x24, #8, #8
  4107dc:	neg	w24, w0
  4107e0:	b	4106ac <ferror@plt+0xdfdc>
  4107e4:	mov	w24, #0xfffffff4            	// #-12
  4107e8:	b	4106ac <ferror@plt+0xdfdc>
  4107ec:	cbz	x26, 410808 <ferror@plt+0xe138>
  4107f0:	cmp	x20, #0x0
  4107f4:	mov	w1, #0x0                   	// #0
  4107f8:	ldr	x0, [sp, #112]
  4107fc:	csel	x2, x0, x20, eq  // eq = none
  410800:	mov	x0, x21
  410804:	blr	x26
  410808:	cbnz	w23, 4106b4 <ferror@plt+0xdfe4>
  41080c:	mov	x2, x20
  410810:	mov	w1, w19
  410814:	mov	x0, x21
  410818:	bl	40f8a4 <ferror@plt+0xd1d4>
  41081c:	mov	w24, w0
  410820:	b	4106b4 <ferror@plt+0xdfe4>
  410824:	cmn	w24, #0x11
  410828:	b.eq	4106cc <ferror@plt+0xdffc>  // b.none
  41082c:	ldrb	w0, [x21, #96]
  410830:	tbz	w0, #2, 4106cc <ferror@plt+0xdffc>
  410834:	tbnz	w24, #31, 4105ec <ferror@plt+0xdf1c>
  410838:	ldr	x28, [x28]
  41083c:	ldr	x0, [sp, #192]
  410840:	cmp	x28, x0
  410844:	b.ne	4108b4 <ferror@plt+0xe1e4>  // b.any
  410848:	b	4105ec <ferror@plt+0xdf1c>
  41084c:	mov	w24, #0xffffffef            	// #-17
  410850:	b	4105ec <ferror@plt+0xdf1c>
  410854:	mov	w24, #0xfffffffe            	// #-2
  410858:	b	410534 <ferror@plt+0xde64>
  41085c:	mov	w24, #0x0                   	// #0
  410860:	tbz	w19, #16, 410898 <ferror@plt+0xe1c8>
  410864:	ldr	x0, [x22]
  410868:	add	x3, sp, #0xc8
  41086c:	ldr	x2, [sp, #192]
  410870:	mov	w1, #0x1                   	// #1
  410874:	str	xzr, [sp, #200]
  410878:	bl	40fb28 <ferror@plt+0xd458>
  41087c:	mov	w24, w0
  410880:	tbnz	w0, #31, 410534 <ferror@plt+0xde64>
  410884:	ldr	x0, [sp, #192]
  410888:	bl	40f0ac <ferror@plt+0xc9dc>
  41088c:	ldr	x0, [sp, #200]
  410890:	cbz	x0, 4105f8 <ferror@plt+0xdf28>
  410894:	str	x0, [sp, #192]
  410898:	ldr	x28, [sp, #192]
  41089c:	adrp	x0, 417000 <ferror@plt+0x14930>
  4108a0:	add	x0, x0, #0xc6c
  4108a4:	str	x0, [sp, #112]
  4108a8:	adrp	x0, 414000 <ferror@plt+0x11930>
  4108ac:	add	x0, x0, #0xaf5
  4108b0:	str	x0, [sp, #184]
  4108b4:	cbz	x28, 4105ec <ferror@plt+0xdf1c>
  4108b8:	ldr	x21, [x28, #16]
  4108bc:	mov	x0, x21
  4108c0:	bl	40fbfc <ferror@plt+0xd52c>
  4108c4:	mov	x23, x0
  4108c8:	mov	x0, x21
  4108cc:	bl	40fd60 <ferror@plt+0xd690>
  4108d0:	str	x0, [sp, #104]
  4108d4:	ldr	w0, [sp, #140]
  4108d8:	cbz	w0, 410600 <ferror@plt+0xdf30>
  4108dc:	ldr	x0, [sp, #160]
  4108e0:	cmp	x22, x21
  4108e4:	csel	x20, x0, xzr, eq  // eq = none
  4108e8:	cbnz	x23, 410618 <ferror@plt+0xdf48>
  4108ec:	cbz	x20, 410964 <ferror@plt+0xe294>
  4108f0:	mov	x27, #0x0                   	// #0
  4108f4:	mov	x0, x20
  4108f8:	bl	4020a0 <strlen@plt>
  4108fc:	mov	x25, x0
  410900:	orr	x0, x27, x25
  410904:	cbz	x0, 410630 <ferror@plt+0xdf60>
  410908:	add	x0, x27, x25
  41090c:	add	x0, x0, #0x2
  410910:	bl	402220 <malloc@plt>
  410914:	mov	x3, x0
  410918:	cbz	x23, 41093c <ferror@plt+0xe26c>
  41091c:	mov	x2, x27
  410920:	mov	x1, x23
  410924:	str	x0, [sp, #120]
  410928:	bl	402060 <memcpy@plt>
  41092c:	ldr	x3, [sp, #120]
  410930:	mov	w0, #0x20                  	// #32
  410934:	strb	w0, [x3, x27]
  410938:	add	x27, x27, #0x1
  41093c:	add	x27, x3, x27
  410940:	cbz	x20, 41095c <ferror@plt+0xe28c>
  410944:	mov	x2, x25
  410948:	mov	x1, x20
  41094c:	mov	x0, x27
  410950:	str	x3, [sp, #120]
  410954:	bl	402060 <memcpy@plt>
  410958:	ldr	x3, [sp, #120]
  41095c:	mov	x20, x3
  410960:	strb	wzr, [x27, x25]
  410964:	ldr	x0, [sp, #104]
  410968:	and	w23, w19, #0x10
  41096c:	cbz	x0, 4107ec <ferror@plt+0xe11c>
  410970:	ldrb	w0, [x21, #96]
  410974:	tbnz	w0, #1, 4107ec <ferror@plt+0xe11c>
  410978:	cbz	x26, 410994 <ferror@plt+0xe2c4>
  41097c:	cmp	x20, #0x0
  410980:	mov	w1, #0x1                   	// #1
  410984:	ldr	x0, [sp, #112]
  410988:	csel	x2, x0, x20, eq  // eq = none
  41098c:	mov	x0, x21
  410990:	blr	x26
  410994:	cbnz	w23, 4106b4 <ferror@plt+0xdfe4>
  410998:	mov	x0, x21
  41099c:	bl	40fd60 <ferror@plt+0xd690>
  4109a0:	mov	x23, x0
  4109a4:	cbnz	x0, 410638 <ferror@plt+0xdf68>
  4109a8:	adrp	x3, 418000 <ferror@plt+0x15930>
  4109ac:	adrp	x1, 417000 <ferror@plt+0x14930>
  4109b0:	adrp	x0, 413000 <ferror@plt+0x10930>
  4109b4:	add	x3, x3, #0x86
  4109b8:	add	x1, x1, #0xca4
  4109bc:	add	x0, x0, #0xf16
  4109c0:	mov	w2, #0x3ea                 	// #1002
  4109c4:	b	410598 <ferror@plt+0xdec8>
  4109c8:	mov	x12, #0x1080                	// #4224
  4109cc:	sub	sp, sp, x12
  4109d0:	stp	x29, x30, [sp]
  4109d4:	mov	x29, sp
  4109d8:	stp	x19, x20, [sp, #16]
  4109dc:	mov	x20, x0
  4109e0:	mov	x0, #0xfffffffffffffffe    	// #-2
  4109e4:	stp	x21, x22, [sp, #32]
  4109e8:	stp	x23, x24, [sp, #48]
  4109ec:	stp	x25, x26, [sp, #64]
  4109f0:	str	x27, [sp, #80]
  4109f4:	str	x0, [sp, #104]
  4109f8:	cbz	x20, 410a3c <ferror@plt+0xe36c>
  4109fc:	ldr	x3, [x20, #16]
  410a00:	adrp	x2, 417000 <ferror@plt+0x14930>
  410a04:	add	x2, x2, #0xf40
  410a08:	add	x19, sp, #0x80
  410a0c:	mov	x1, #0x1000                	// #4096
  410a10:	mov	x0, x19
  410a14:	bl	4021d0 <snprintf@plt>
  410a18:	mov	x0, x19
  410a1c:	mov	w1, #0x80000               	// #524288
  410a20:	bl	402230 <open@plt>
  410a24:	mov	w23, w0
  410a28:	tbz	w0, #31, 410a60 <ferror@plt+0xe390>
  410a2c:	bl	402620 <__errno_location@plt>
  410a30:	ldr	w0, [x0]
  410a34:	neg	w0, w0
  410a38:	sxtw	x0, w0
  410a3c:	mov	x12, #0x1080                	// #4224
  410a40:	ldp	x29, x30, [sp]
  410a44:	ldp	x19, x20, [sp, #16]
  410a48:	ldp	x21, x22, [sp, #32]
  410a4c:	ldp	x23, x24, [sp, #48]
  410a50:	ldp	x25, x26, [sp, #64]
  410a54:	ldr	x27, [sp, #80]
  410a58:	add	sp, sp, x12
  410a5c:	ret
  410a60:	mov	w2, #0x80000               	// #524288
  410a64:	adrp	x1, 417000 <ferror@plt+0x14930>
  410a68:	add	x1, x1, #0xf4f
  410a6c:	bl	4025f0 <openat@plt>
  410a70:	mov	w21, w0
  410a74:	tbnz	w0, #31, 410adc <ferror@plt+0xe40c>
  410a78:	add	x1, sp, #0x68
  410a7c:	mov	w2, #0xa                   	// #10
  410a80:	bl	40a6ec <ferror@plt+0x801c>
  410a84:	tbz	w0, #31, 410ac4 <ferror@plt+0xe3f4>
  410a88:	ldr	x0, [x20]
  410a8c:	bl	40ad4c <ferror@plt+0x867c>
  410a90:	cmp	w0, #0x2
  410a94:	b.le	410ac4 <ferror@plt+0xe3f4>
  410a98:	ldr	x0, [x20]
  410a9c:	adrp	x5, 417000 <ferror@plt+0x14930>
  410aa0:	adrp	x4, 418000 <ferror@plt+0x15930>
  410aa4:	adrp	x2, 417000 <ferror@plt+0x14930>
  410aa8:	mov	x6, x19
  410aac:	add	x5, x5, #0xf58
  410ab0:	add	x4, x4, #0x262
  410ab4:	add	x2, x2, #0xca4
  410ab8:	mov	w3, #0x71a                 	// #1818
  410abc:	mov	w1, #0x3                   	// #3
  410ac0:	bl	40acb8 <ferror@plt+0x85e8>
  410ac4:	mov	w0, w21
  410ac8:	bl	402320 <close@plt>
  410acc:	mov	w0, w23
  410ad0:	bl	402320 <close@plt>
  410ad4:	ldr	x0, [sp, #104]
  410ad8:	b	410a3c <ferror@plt+0xe36c>
  410adc:	adrp	x1, 418000 <ferror@plt+0x15930>
  410ae0:	adrp	x0, 417000 <ferror@plt+0x14930>
  410ae4:	add	x1, x1, #0x69
  410ae8:	add	x0, x0, #0xec9
  410aec:	mov	w24, #0x0                   	// #0
  410af0:	bl	402210 <fopen@plt>
  410af4:	mov	x21, x0
  410af8:	cbz	x0, 410bb0 <ferror@plt+0xe4e0>
  410afc:	adrp	x25, 416000 <ferror@plt+0x13930>
  410b00:	add	x26, sp, #0x70
  410b04:	add	x25, x25, #0x50d
  410b08:	add	x27, sp, #0x7f
  410b0c:	mov	x2, x21
  410b10:	mov	x0, x19
  410b14:	mov	w1, #0x1000                	// #4096
  410b18:	bl	4026a0 <fgets@plt>
  410b1c:	cbz	x0, 410ba4 <ferror@plt+0xe4d4>
  410b20:	mov	x0, x19
  410b24:	bl	4020a0 <strlen@plt>
  410b28:	mov	x2, x26
  410b2c:	mov	x22, x0
  410b30:	mov	x1, x25
  410b34:	mov	x0, x19
  410b38:	add	w24, w24, #0x1
  410b3c:	bl	402200 <strtok_r@plt>
  410b40:	cbz	x0, 410c78 <ferror@plt+0xe5a8>
  410b44:	ldr	x1, [x20, #16]
  410b48:	bl	402410 <strcmp@plt>
  410b4c:	cbnz	w0, 410c78 <ferror@plt+0xe5a8>
  410b50:	mov	x2, x26
  410b54:	mov	x1, x25
  410b58:	mov	x0, #0x0                   	// #0
  410b5c:	bl	402200 <strtok_r@plt>
  410b60:	mov	x19, x0
  410b64:	cbnz	x0, 410c18 <ferror@plt+0xe548>
  410b68:	ldr	x0, [x20]
  410b6c:	bl	40ad4c <ferror@plt+0x867c>
  410b70:	cmp	w0, #0x2
  410b74:	b.le	410ba4 <ferror@plt+0xe4d4>
  410b78:	adrp	x5, 417000 <ferror@plt+0x14930>
  410b7c:	adrp	x4, 418000 <ferror@plt+0x15930>
  410b80:	mov	w6, w24
  410b84:	add	x5, x5, #0xf79
  410b88:	add	x4, x4, #0x262
  410b8c:	mov	w3, #0x734                 	// #1844
  410b90:	ldr	x0, [x20]
  410b94:	adrp	x2, 417000 <ferror@plt+0x14930>
  410b98:	mov	w1, #0x3                   	// #3
  410b9c:	add	x2, x2, #0xca4
  410ba0:	bl	40acb8 <ferror@plt+0x85e8>
  410ba4:	mov	x0, x21
  410ba8:	bl	4021e0 <fclose@plt>
  410bac:	b	410acc <ferror@plt+0xe3fc>
  410bb0:	bl	402620 <__errno_location@plt>
  410bb4:	ldr	w19, [x0]
  410bb8:	mov	x21, x0
  410bbc:	ldr	x0, [x20]
  410bc0:	neg	w19, w19
  410bc4:	bl	40ad4c <ferror@plt+0x867c>
  410bc8:	cmp	w0, #0x2
  410bcc:	b.le	410c08 <ferror@plt+0xe538>
  410bd0:	ldr	w0, [x21]
  410bd4:	ldr	x20, [x20]
  410bd8:	bl	402310 <strerror@plt>
  410bdc:	mov	x6, x0
  410be0:	adrp	x5, 417000 <ferror@plt+0x14930>
  410be4:	adrp	x4, 418000 <ferror@plt+0x15930>
  410be8:	adrp	x2, 417000 <ferror@plt+0x14930>
  410bec:	add	x5, x5, #0xed7
  410bf0:	add	x4, x4, #0x262
  410bf4:	add	x2, x2, #0xca4
  410bf8:	mov	x0, x20
  410bfc:	mov	w3, #0x723                 	// #1827
  410c00:	mov	w1, #0x3                   	// #3
  410c04:	bl	40acb8 <ferror@plt+0x85e8>
  410c08:	mov	w0, w23
  410c0c:	bl	402320 <close@plt>
  410c10:	sxtw	x0, w19
  410c14:	b	410a3c <ferror@plt+0xe36c>
  410c18:	add	x1, sp, #0x78
  410c1c:	mov	w2, #0xa                   	// #10
  410c20:	bl	402450 <strtol@plt>
  410c24:	ldr	x1, [sp, #120]
  410c28:	cmp	x1, x19
  410c2c:	b.eq	410c38 <ferror@plt+0xe568>  // b.none
  410c30:	ldrb	w1, [x1]
  410c34:	cbz	w1, 410c64 <ferror@plt+0xe594>
  410c38:	ldr	x0, [x20]
  410c3c:	bl	40ad4c <ferror@plt+0x867c>
  410c40:	cmp	w0, #0x2
  410c44:	b.le	410ba4 <ferror@plt+0xe4d4>
  410c48:	adrp	x5, 417000 <ferror@plt+0x14930>
  410c4c:	adrp	x4, 418000 <ferror@plt+0x15930>
  410c50:	mov	w6, w24
  410c54:	add	x5, x5, #0xf79
  410c58:	add	x4, x4, #0x262
  410c5c:	mov	w3, #0x73b                 	// #1851
  410c60:	b	410b90 <ferror@plt+0xe4c0>
  410c64:	str	x0, [sp, #104]
  410c68:	b	410ba4 <ferror@plt+0xe4d4>
  410c6c:	mov	x0, x19
  410c70:	bl	4020a0 <strlen@plt>
  410c74:	mov	x22, x0
  410c78:	ldrb	w0, [x27, x22]
  410c7c:	cmp	w0, #0xa
  410c80:	b.eq	410b0c <ferror@plt+0xe43c>  // b.none
  410c84:	mov	x2, x21
  410c88:	mov	x0, x19
  410c8c:	mov	w1, #0x1000                	// #4096
  410c90:	bl	4026a0 <fgets@plt>
  410c94:	cbnz	x0, 410c6c <ferror@plt+0xe59c>
  410c98:	b	410b0c <ferror@plt+0xe43c>
  410c9c:	mov	x12, #0x1040                	// #4160
  410ca0:	sub	sp, sp, x12
  410ca4:	stp	x29, x30, [sp]
  410ca8:	mov	x29, sp
  410cac:	stp	x19, x20, [sp, #16]
  410cb0:	stp	x21, x22, [sp, #32]
  410cb4:	cbz	x0, 410d8c <ferror@plt+0xe6bc>
  410cb8:	mov	x20, x0
  410cbc:	adrp	x2, 417000 <ferror@plt+0x14930>
  410cc0:	add	x2, x2, #0xfa2
  410cc4:	add	x22, sp, #0x40
  410cc8:	mov	x1, #0x1000                	// #4096
  410ccc:	mov	x0, x22
  410cd0:	ldr	x3, [x20, #16]
  410cd4:	bl	4021d0 <snprintf@plt>
  410cd8:	mov	x0, x22
  410cdc:	mov	w1, #0x80000               	// #524288
  410ce0:	bl	402230 <open@plt>
  410ce4:	mov	w21, w0
  410ce8:	tbz	w0, #31, 410d18 <ferror@plt+0xe648>
  410cec:	bl	402620 <__errno_location@plt>
  410cf0:	ldr	w0, [x0]
  410cf4:	neg	w19, w0
  410cf8:	bl	402310 <strerror@plt>
  410cfc:	mov	w0, w19
  410d00:	mov	x12, #0x1040                	// #4160
  410d04:	ldp	x29, x30, [sp]
  410d08:	ldp	x19, x20, [sp, #16]
  410d0c:	ldp	x21, x22, [sp, #32]
  410d10:	add	sp, sp, x12
  410d14:	ret
  410d18:	add	x1, sp, #0x38
  410d1c:	mov	w2, #0xa                   	// #10
  410d20:	bl	40a6ec <ferror@plt+0x801c>
  410d24:	mov	w19, w0
  410d28:	mov	w0, w21
  410d2c:	bl	402320 <close@plt>
  410d30:	tbz	w19, #31, 410d84 <ferror@plt+0xe6b4>
  410d34:	ldr	x0, [x20]
  410d38:	bl	40ad4c <ferror@plt+0x867c>
  410d3c:	cmp	w0, #0x2
  410d40:	b.le	410cfc <ferror@plt+0xe62c>
  410d44:	ldr	x20, [x20]
  410d48:	neg	w0, w19
  410d4c:	bl	402310 <strerror@plt>
  410d50:	mov	x7, x0
  410d54:	mov	x6, x22
  410d58:	mov	x0, x20
  410d5c:	adrp	x5, 417000 <ferror@plt+0x14930>
  410d60:	adrp	x4, 418000 <ferror@plt+0x15930>
  410d64:	add	x5, x5, #0xfb8
  410d68:	add	x4, x4, #0x277
  410d6c:	mov	w3, #0x76b                 	// #1899
  410d70:	adrp	x2, 417000 <ferror@plt+0x14930>
  410d74:	mov	w1, #0x3                   	// #3
  410d78:	add	x2, x2, #0xca4
  410d7c:	bl	40acb8 <ferror@plt+0x85e8>
  410d80:	b	410cfc <ferror@plt+0xe62c>
  410d84:	ldr	w19, [sp, #56]
  410d88:	b	410cfc <ferror@plt+0xe62c>
  410d8c:	mov	w19, #0xfffffffe            	// #-2
  410d90:	b	410cfc <ferror@plt+0xe62c>
  410d94:	mov	x12, #0x1050                	// #4176
  410d98:	sub	sp, sp, x12
  410d9c:	stp	x29, x30, [sp]
  410da0:	mov	x29, sp
  410da4:	stp	x19, x20, [sp, #16]
  410da8:	stp	x21, x22, [sp, #32]
  410dac:	stp	x23, x24, [sp, #48]
  410db0:	cbnz	x0, 410dd8 <ferror@plt+0xe708>
  410db4:	mov	x21, #0x0                   	// #0
  410db8:	mov	x0, x21
  410dbc:	mov	x12, #0x1050                	// #4176
  410dc0:	ldp	x29, x30, [sp]
  410dc4:	ldp	x19, x20, [sp, #16]
  410dc8:	ldp	x21, x22, [sp, #32]
  410dcc:	ldp	x23, x24, [sp, #48]
  410dd0:	add	sp, sp, x12
  410dd4:	ret
  410dd8:	mov	x20, x0
  410ddc:	ldr	x0, [x0]
  410de0:	cbz	x0, 410db4 <ferror@plt+0xe6e4>
  410de4:	ldr	x3, [x20, #16]
  410de8:	adrp	x2, 417000 <ferror@plt+0x14930>
  410dec:	add	x2, x2, #0xfe0
  410df0:	add	x19, sp, #0x50
  410df4:	mov	x1, #0x1000                	// #4096
  410df8:	mov	x0, x19
  410dfc:	bl	4021d0 <snprintf@plt>
  410e00:	mov	x0, x19
  410e04:	bl	402150 <opendir@plt>
  410e08:	mov	x22, x0
  410e0c:	cbnz	x0, 410e64 <ferror@plt+0xe794>
  410e10:	ldr	x0, [x20]
  410e14:	bl	40ad4c <ferror@plt+0x867c>
  410e18:	cmp	w0, #0x2
  410e1c:	b.le	410db4 <ferror@plt+0xe6e4>
  410e20:	bl	402620 <__errno_location@plt>
  410e24:	ldr	w0, [x0]
  410e28:	ldr	x20, [x20]
  410e2c:	bl	402310 <strerror@plt>
  410e30:	mov	x7, x0
  410e34:	mov	x6, x19
  410e38:	mov	x0, x20
  410e3c:	adrp	x5, 417000 <ferror@plt+0x14930>
  410e40:	adrp	x4, 418000 <ferror@plt+0x15930>
  410e44:	add	x5, x5, #0xff7
  410e48:	add	x4, x4, #0x28e
  410e4c:	mov	w3, #0x78a                 	// #1930
  410e50:	adrp	x2, 417000 <ferror@plt+0x14930>
  410e54:	mov	w1, #0x3                   	// #3
  410e58:	add	x2, x2, #0xca4
  410e5c:	bl	40acb8 <ferror@plt+0x85e8>
  410e60:	b	410db4 <ferror@plt+0xe6e4>
  410e64:	add	x24, sp, #0x48
  410e68:	mov	x21, #0x0                   	// #0
  410e6c:	bl	4022b0 <readdir@plt>
  410e70:	cbnz	x0, 410e80 <ferror@plt+0xe7b0>
  410e74:	mov	x0, x22
  410e78:	bl	4022f0 <closedir@plt>
  410e7c:	b	410db8 <ferror@plt+0xe6e8>
  410e80:	ldrb	w1, [x0, #19]
  410e84:	cmp	w1, #0x2e
  410e88:	b.ne	410eb4 <ferror@plt+0xe7e4>  // b.any
  410e8c:	ldrb	w1, [x0, #20]
  410e90:	cbz	w1, 410ea0 <ferror@plt+0xe7d0>
  410e94:	ldrh	w1, [x0, #20]
  410e98:	cmp	w1, #0x2e
  410e9c:	b.ne	410eb4 <ferror@plt+0xe7e4>  // b.any
  410ea0:	mov	x19, x21
  410ea4:	mov	x0, x22
  410ea8:	mov	x21, x19
  410eac:	bl	4022b0 <readdir@plt>
  410eb0:	b	410e70 <ferror@plt+0xe7a0>
  410eb4:	add	x19, x0, #0x13
  410eb8:	mov	x2, x24
  410ebc:	ldr	x0, [x20]
  410ec0:	mov	x1, x19
  410ec4:	bl	40edc0 <ferror@plt+0xc6f0>
  410ec8:	mov	w23, w0
  410ecc:	tbz	w0, #31, 410f30 <ferror@plt+0xe860>
  410ed0:	ldr	x0, [x20]
  410ed4:	bl	40ad4c <ferror@plt+0x867c>
  410ed8:	cmp	w0, #0x2
  410edc:	b.le	410f1c <ferror@plt+0xe84c>
  410ee0:	ldr	x20, [x20]
  410ee4:	neg	w0, w23
  410ee8:	bl	402310 <strerror@plt>
  410eec:	mov	x7, x0
  410ef0:	adrp	x5, 418000 <ferror@plt+0x15930>
  410ef4:	adrp	x4, 418000 <ferror@plt+0x15930>
  410ef8:	adrp	x2, 417000 <ferror@plt+0x14930>
  410efc:	mov	x6, x19
  410f00:	add	x5, x5, #0x10
  410f04:	add	x4, x4, #0x28e
  410f08:	add	x2, x2, #0xca4
  410f0c:	mov	x0, x20
  410f10:	mov	w3, #0x79d                 	// #1949
  410f14:	mov	w1, #0x3                   	// #3
  410f18:	bl	40acb8 <ferror@plt+0x85e8>
  410f1c:	mov	x0, x22
  410f20:	bl	4022f0 <closedir@plt>
  410f24:	mov	x0, x21
  410f28:	bl	40f0ac <ferror@plt+0xc9dc>
  410f2c:	b	410db4 <ferror@plt+0xe6e4>
  410f30:	ldr	x1, [sp, #72]
  410f34:	mov	x0, x21
  410f38:	bl	40bb6c <ferror@plt+0x949c>
  410f3c:	mov	x19, x0
  410f40:	cbnz	x0, 410ea4 <ferror@plt+0xe7d4>
  410f44:	ldr	x0, [x20]
  410f48:	bl	40ad4c <ferror@plt+0x867c>
  410f4c:	cmp	w0, #0x2
  410f50:	b.le	410f7c <ferror@plt+0xe8ac>
  410f54:	ldr	x0, [x20]
  410f58:	adrp	x5, 416000 <ferror@plt+0x13930>
  410f5c:	adrp	x4, 418000 <ferror@plt+0x15930>
  410f60:	adrp	x2, 417000 <ferror@plt+0x14930>
  410f64:	add	x5, x5, #0x6e6
  410f68:	add	x4, x4, #0x28e
  410f6c:	add	x2, x2, #0xca4
  410f70:	mov	w3, #0x7a6                 	// #1958
  410f74:	mov	w1, #0x3                   	// #3
  410f78:	bl	40acb8 <ferror@plt+0x85e8>
  410f7c:	ldr	x0, [sp, #72]
  410f80:	bl	40f360 <ferror@plt+0xcc90>
  410f84:	b	410f1c <ferror@plt+0xe84c>
  410f88:	stp	x29, x30, [sp, #-32]!
  410f8c:	mov	x29, sp
  410f90:	str	x19, [sp, #16]
  410f94:	mov	x19, x0
  410f98:	cbnz	x0, 410fa8 <ferror@plt+0xe8d8>
  410f9c:	ldr	x19, [sp, #16]
  410fa0:	ldp	x29, x30, [sp], #32
  410fa4:	ret
  410fa8:	ldr	x0, [x19, #16]
  410fac:	bl	402480 <free@plt>
  410fb0:	mov	x0, x19
  410fb4:	bl	40bc84 <ferror@plt+0x95b4>
  410fb8:	b	410f94 <ferror@plt+0xe8c4>
  410fbc:	cbz	x0, 410fc8 <ferror@plt+0xe8f8>
  410fc0:	ldr	x0, [x0, #16]
  410fc4:	ldr	x0, [x0]
  410fc8:	ret
  410fcc:	cbz	x0, 410fd8 <ferror@plt+0xe908>
  410fd0:	ldr	x0, [x0, #16]
  410fd4:	add	x0, x0, #0x8
  410fd8:	ret
  410fdc:	b	410f88 <ferror@plt+0xe8b8>
  410fe0:	stp	x29, x30, [sp, #-176]!
  410fe4:	cmp	x0, #0x0
  410fe8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  410fec:	mov	x29, sp
  410ff0:	stp	x19, x20, [sp, #16]
  410ff4:	stp	x21, x22, [sp, #32]
  410ff8:	stp	x23, x24, [sp, #48]
  410ffc:	str	x25, [sp, #64]
  411000:	stp	xzr, xzr, [sp, #88]
  411004:	stp	xzr, xzr, [sp, #104]
  411008:	stp	xzr, xzr, [sp, #120]
  41100c:	stp	xzr, xzr, [sp, #136]
  411010:	stp	xzr, xzr, [sp, #152]
  411014:	str	xzr, [sp, #168]
  411018:	b.eq	4111f0 <ferror@plt+0xeb20>  // b.none
  41101c:	mov	x20, x1
  411020:	ldr	x1, [x1]
  411024:	cbz	x1, 411048 <ferror@plt+0xe978>
  411028:	adrp	x3, 418000 <ferror@plt+0x15930>
  41102c:	adrp	x1, 417000 <ferror@plt+0x14930>
  411030:	adrp	x0, 417000 <ferror@plt+0x14930>
  411034:	add	x3, x3, #0xd5
  411038:	add	x1, x1, #0xca4
  41103c:	add	x0, x0, #0xf32
  411040:	mov	w2, #0x8e9                 	// #2281
  411044:	bl	402610 <__assert_fail@plt>
  411048:	mov	x23, x0
  41104c:	bl	40f7b4 <ferror@plt+0xd0e4>
  411050:	cbnz	x0, 41107c <ferror@plt+0xe9ac>
  411054:	bl	402620 <__errno_location@plt>
  411058:	ldr	w19, [x0]
  41105c:	neg	w19, w19
  411060:	mov	w0, w19
  411064:	ldp	x19, x20, [sp, #16]
  411068:	ldp	x21, x22, [sp, #32]
  41106c:	ldp	x23, x24, [sp, #48]
  411070:	ldr	x25, [sp, #64]
  411074:	ldp	x29, x30, [sp], #176
  411078:	ret
  41107c:	add	x2, sp, #0x50
  411080:	adrp	x1, 418000 <ferror@plt+0x15930>
  411084:	add	x1, x1, #0x36
  411088:	bl	412378 <ferror@plt+0xfca8>
  41108c:	mov	w19, w0
  411090:	tbnz	w0, #31, 411060 <ferror@plt+0xe990>
  411094:	mov	x24, #0x0                   	// #0
  411098:	cmp	w19, w24
  41109c:	b.gt	411168 <ferror@plt+0xea98>
  4110a0:	ldr	x0, [x23, #72]
  4110a4:	add	x1, sp, #0x58
  4110a8:	bl	413464 <ferror@plt+0x10d94>
  4110ac:	tst	w0, #0xff
  4110b0:	b.eq	4111b4 <ferror@plt+0xeae4>  // b.none
  4110b4:	ldr	x21, [sp, #136]
  4110b8:	mov	x0, x21
  4110bc:	bl	4020a0 <strlen@plt>
  4110c0:	adrp	x1, 418000 <ferror@plt+0x15930>
  4110c4:	mov	x4, x0
  4110c8:	mov	x3, x21
  4110cc:	add	x1, x1, #0x3f
  4110d0:	mov	x0, x20
  4110d4:	mov	x2, #0x6                   	// #6
  4110d8:	bl	40e7d0 <ferror@plt+0xc100>
  4110dc:	cbz	x0, 4111b0 <ferror@plt+0xeae0>
  4110e0:	ldp	x3, x4, [sp, #88]
  4110e4:	adrp	x1, 418000 <ferror@plt+0x15930>
  4110e8:	mov	x0, x20
  4110ec:	add	x1, x1, #0x46
  4110f0:	mov	x2, #0x6                   	// #6
  4110f4:	bl	40e7d0 <ferror@plt+0xc100>
  4110f8:	cbz	x0, 4111b0 <ferror@plt+0xeae0>
  4110fc:	ldp	x3, x4, [sp, #104]
  411100:	adrp	x1, 418000 <ferror@plt+0x15930>
  411104:	mov	x0, x20
  411108:	add	x1, x1, #0x4d
  41110c:	mov	x2, #0x7                   	// #7
  411110:	bl	40e8ec <ferror@plt+0xc21c>
  411114:	cbz	x0, 4111b0 <ferror@plt+0xeae0>
  411118:	ldr	x21, [sp, #128]
  41111c:	mov	x0, x21
  411120:	bl	4020a0 <strlen@plt>
  411124:	adrp	x1, 418000 <ferror@plt+0x15930>
  411128:	mov	x4, x0
  41112c:	mov	x3, x21
  411130:	add	x1, x1, #0x55
  411134:	mov	x0, x20
  411138:	mov	x2, #0xc                   	// #12
  41113c:	bl	40e7d0 <ferror@plt+0xc100>
  411140:	cbz	x0, 4111b0 <ferror@plt+0xeae0>
  411144:	ldp	x3, x4, [sp, #144]
  411148:	adrp	x1, 418000 <ferror@plt+0x15930>
  41114c:	mov	x0, x20
  411150:	add	x1, x1, #0x62
  411154:	mov	x2, #0x9                   	// #9
  411158:	bl	40e8ec <ferror@plt+0xc21c>
  41115c:	cbz	x0, 4111b0 <ferror@plt+0xeae0>
  411160:	add	w19, w19, #0x5
  411164:	b	4111b4 <ferror@plt+0xeae4>
  411168:	ldr	x0, [sp, #80]
  41116c:	mov	w1, #0x3d                  	// #61
  411170:	ldr	x22, [x0, x24, lsl #3]
  411174:	mov	x0, x22
  411178:	bl	4024b0 <strchr@plt>
  41117c:	cbnz	x0, 4111d8 <ferror@plt+0xeb08>
  411180:	mov	x0, x22
  411184:	mov	x21, x22
  411188:	bl	4020a0 <strlen@plt>
  41118c:	mov	x25, x0
  411190:	mov	x4, #0x0                   	// #0
  411194:	mov	x3, x21
  411198:	mov	x2, x25
  41119c:	mov	x1, x22
  4111a0:	mov	x0, x20
  4111a4:	add	x24, x24, #0x1
  4111a8:	bl	40e7d0 <ferror@plt+0xc100>
  4111ac:	cbnz	x0, 411098 <ferror@plt+0xe9c8>
  4111b0:	mov	w19, #0xfffffff4            	// #-12
  4111b4:	add	x0, sp, #0x58
  4111b8:	bl	4135b0 <ferror@plt+0x10ee0>
  4111bc:	tbz	w19, #31, 4111cc <ferror@plt+0xeafc>
  4111c0:	ldr	x0, [x20]
  4111c4:	bl	410fdc <ferror@plt+0xe90c>
  4111c8:	str	xzr, [x20]
  4111cc:	ldr	x0, [sp, #80]
  4111d0:	bl	402480 <free@plt>
  4111d4:	b	411060 <ferror@plt+0xe990>
  4111d8:	add	x21, x0, #0x1
  4111dc:	sub	x25, x0, x22
  4111e0:	mov	x0, x21
  4111e4:	bl	4020a0 <strlen@plt>
  4111e8:	mov	x4, x0
  4111ec:	b	411194 <ferror@plt+0xeac4>
  4111f0:	mov	w19, #0xfffffffe            	// #-2
  4111f4:	b	411060 <ferror@plt+0xe990>
  4111f8:	cbz	x0, 411208 <ferror@plt+0xeb38>
  4111fc:	ldr	x0, [x0, #16]
  411200:	cbz	x0, 411208 <ferror@plt+0xeb38>
  411204:	add	x0, x0, #0x8
  411208:	ret
  41120c:	cbz	x0, 411220 <ferror@plt+0xeb50>
  411210:	ldr	x0, [x0, #16]
  411214:	cbz	x0, 411220 <ferror@plt+0xeb50>
  411218:	ldr	x0, [x0]
  41121c:	ret
  411220:	mov	x0, #0x0                   	// #0
  411224:	b	41121c <ferror@plt+0xeb4c>
  411228:	b	410f88 <ferror@plt+0xe8b8>
  41122c:	stp	x29, x30, [sp, #-96]!
  411230:	cmp	x0, #0x0
  411234:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  411238:	mov	x29, sp
  41123c:	stp	x19, x20, [sp, #16]
  411240:	stp	x21, x22, [sp, #32]
  411244:	stp	x23, x24, [sp, #48]
  411248:	stp	x25, x26, [sp, #64]
  41124c:	b.eq	411368 <ferror@plt+0xec98>  // b.none
  411250:	mov	x20, x1
  411254:	ldr	x1, [x1]
  411258:	cbz	x1, 41127c <ferror@plt+0xebac>
  41125c:	adrp	x3, 418000 <ferror@plt+0x15930>
  411260:	adrp	x1, 417000 <ferror@plt+0x14930>
  411264:	adrp	x0, 417000 <ferror@plt+0x14930>
  411268:	add	x3, x3, #0xea
  41126c:	add	x1, x1, #0xca4
  411270:	add	x0, x0, #0xf32
  411274:	mov	w2, #0x9a8                 	// #2472
  411278:	bl	402610 <__assert_fail@plt>
  41127c:	bl	40f7b4 <ferror@plt+0xd0e4>
  411280:	cbnz	x0, 4112ac <ferror@plt+0xebdc>
  411284:	bl	402620 <__errno_location@plt>
  411288:	ldr	w19, [x0]
  41128c:	neg	w19, w19
  411290:	mov	w0, w19
  411294:	ldp	x19, x20, [sp, #16]
  411298:	ldp	x21, x22, [sp, #32]
  41129c:	ldp	x23, x24, [sp, #48]
  4112a0:	ldp	x25, x26, [sp, #64]
  4112a4:	ldp	x29, x30, [sp], #96
  4112a8:	ret
  4112ac:	add	x1, sp, #0x58
  4112b0:	bl	4124e0 <ferror@plt+0xfe10>
  4112b4:	mov	w19, w0
  4112b8:	tbnz	w0, #31, 411290 <ferror@plt+0xebc0>
  4112bc:	mov	x22, #0x0                   	// #0
  4112c0:	mov	x23, #0x18                  	// #24
  4112c4:	cmp	w19, w22
  4112c8:	ldr	x0, [sp, #88]
  4112cc:	b.le	411314 <ferror@plt+0xec44>
  4112d0:	mul	x1, x22, x23
  4112d4:	add	x2, x0, x1
  4112d8:	ldr	x26, [x0, x1]
  4112dc:	ldr	x24, [x2, #16]
  4112e0:	mov	x0, x24
  4112e4:	bl	4020a0 <strlen@plt>
  4112e8:	add	x25, x0, #0x1
  4112ec:	add	x0, x0, #0x9
  4112f0:	bl	402220 <malloc@plt>
  4112f4:	mov	x21, x0
  4112f8:	cbnz	x0, 411320 <ferror@plt+0xec50>
  4112fc:	bl	402620 <__errno_location@plt>
  411300:	ldr	w19, [x0]
  411304:	ldr	x0, [x20]
  411308:	neg	w19, w19
  41130c:	bl	411228 <ferror@plt+0xeb58>
  411310:	str	xzr, [x20]
  411314:	ldr	x0, [sp, #88]
  411318:	bl	402480 <free@plt>
  41131c:	b	411290 <ferror@plt+0xebc0>
  411320:	str	x26, [x0], #8
  411324:	mov	x1, x24
  411328:	mov	x2, x25
  41132c:	add	x22, x22, #0x1
  411330:	bl	402060 <memcpy@plt>
  411334:	ldr	x0, [x20]
  411338:	mov	x1, x21
  41133c:	bl	40bb6c <ferror@plt+0x949c>
  411340:	cbz	x0, 41134c <ferror@plt+0xec7c>
  411344:	str	x0, [x20]
  411348:	b	4112c4 <ferror@plt+0xebf4>
  41134c:	mov	x0, x21
  411350:	bl	402480 <free@plt>
  411354:	ldr	x0, [x20]
  411358:	mov	w19, #0xfffffff4            	// #-12
  41135c:	bl	411228 <ferror@plt+0xeb58>
  411360:	str	xzr, [x20]
  411364:	b	411314 <ferror@plt+0xec44>
  411368:	mov	w19, #0xfffffffe            	// #-2
  41136c:	b	411290 <ferror@plt+0xebc0>
  411370:	cbz	x0, 411380 <ferror@plt+0xecb0>
  411374:	ldr	x0, [x0, #16]
  411378:	cbz	x0, 411380 <ferror@plt+0xecb0>
  41137c:	add	x0, x0, #0x8
  411380:	ret
  411384:	cbz	x0, 411398 <ferror@plt+0xecc8>
  411388:	ldr	x0, [x0, #16]
  41138c:	cbz	x0, 411398 <ferror@plt+0xecc8>
  411390:	ldr	x0, [x0]
  411394:	ret
  411398:	mov	x0, #0x0                   	// #0
  41139c:	b	411394 <ferror@plt+0xecc4>
  4113a0:	b	410f88 <ferror@plt+0xe8b8>
  4113a4:	stp	x29, x30, [sp, #-96]!
  4113a8:	cmp	x0, #0x0
  4113ac:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4113b0:	mov	x29, sp
  4113b4:	stp	x19, x20, [sp, #16]
  4113b8:	stp	x21, x22, [sp, #32]
  4113bc:	stp	x23, x24, [sp, #48]
  4113c0:	stp	x25, x26, [sp, #64]
  4113c4:	b.eq	4114e0 <ferror@plt+0xee10>  // b.none
  4113c8:	mov	x20, x1
  4113cc:	ldr	x1, [x1]
  4113d0:	cbz	x1, 4113f4 <ferror@plt+0xed24>
  4113d4:	adrp	x3, 418000 <ferror@plt+0x15930>
  4113d8:	adrp	x1, 417000 <ferror@plt+0x14930>
  4113dc:	adrp	x0, 417000 <ferror@plt+0x14930>
  4113e0:	add	x3, x3, #0x103
  4113e4:	add	x1, x1, #0xca4
  4113e8:	add	x0, x0, #0xf32
  4113ec:	mov	w2, #0xa34                 	// #2612
  4113f0:	bl	402610 <__assert_fail@plt>
  4113f4:	bl	40f7b4 <ferror@plt+0xd0e4>
  4113f8:	cbnz	x0, 411424 <ferror@plt+0xed54>
  4113fc:	bl	402620 <__errno_location@plt>
  411400:	ldr	w19, [x0]
  411404:	neg	w19, w19
  411408:	mov	w0, w19
  41140c:	ldp	x19, x20, [sp, #16]
  411410:	ldp	x21, x22, [sp, #32]
  411414:	ldp	x23, x24, [sp, #48]
  411418:	ldp	x25, x26, [sp, #64]
  41141c:	ldp	x29, x30, [sp], #96
  411420:	ret
  411424:	add	x1, sp, #0x58
  411428:	bl	412980 <ferror@plt+0x102b0>
  41142c:	mov	w19, w0
  411430:	tbnz	w0, #31, 411408 <ferror@plt+0xed38>
  411434:	mov	x22, #0x0                   	// #0
  411438:	mov	x23, #0x18                  	// #24
  41143c:	cmp	w19, w22
  411440:	ldr	x0, [sp, #88]
  411444:	b.le	41148c <ferror@plt+0xedbc>
  411448:	mul	x1, x22, x23
  41144c:	add	x2, x0, x1
  411450:	ldr	x26, [x0, x1]
  411454:	ldr	x24, [x2, #16]
  411458:	mov	x0, x24
  41145c:	bl	4020a0 <strlen@plt>
  411460:	add	x25, x0, #0x1
  411464:	add	x0, x0, #0x9
  411468:	bl	402220 <malloc@plt>
  41146c:	mov	x21, x0
  411470:	cbnz	x0, 411498 <ferror@plt+0xedc8>
  411474:	bl	402620 <__errno_location@plt>
  411478:	ldr	w19, [x0]
  41147c:	ldr	x0, [x20]
  411480:	neg	w19, w19
  411484:	bl	4113a0 <ferror@plt+0xecd0>
  411488:	str	xzr, [x20]
  41148c:	ldr	x0, [sp, #88]
  411490:	bl	402480 <free@plt>
  411494:	b	411408 <ferror@plt+0xed38>
  411498:	str	x26, [x0], #8
  41149c:	mov	x1, x24
  4114a0:	mov	x2, x25
  4114a4:	add	x22, x22, #0x1
  4114a8:	bl	402060 <memcpy@plt>
  4114ac:	ldr	x0, [x20]
  4114b0:	mov	x1, x21
  4114b4:	bl	40bb6c <ferror@plt+0x949c>
  4114b8:	cbz	x0, 4114c4 <ferror@plt+0xedf4>
  4114bc:	str	x0, [x20]
  4114c0:	b	41143c <ferror@plt+0xed6c>
  4114c4:	mov	x0, x21
  4114c8:	bl	402480 <free@plt>
  4114cc:	ldr	x0, [x20]
  4114d0:	mov	w19, #0xfffffff4            	// #-12
  4114d4:	bl	4113a0 <ferror@plt+0xecd0>
  4114d8:	str	xzr, [x20]
  4114dc:	b	41148c <ferror@plt+0xedbc>
  4114e0:	mov	w19, #0xfffffffe            	// #-2
  4114e4:	b	411408 <ferror@plt+0xed38>
  4114e8:	cbz	x0, 4114f8 <ferror@plt+0xee28>
  4114ec:	ldr	x0, [x0, #16]
  4114f0:	cbz	x0, 4114f8 <ferror@plt+0xee28>
  4114f4:	add	x0, x0, #0x9
  4114f8:	ret
  4114fc:	cbz	x0, 411510 <ferror@plt+0xee40>
  411500:	ldr	x0, [x0, #16]
  411504:	cbz	x0, 411510 <ferror@plt+0xee40>
  411508:	ldr	x0, [x0]
  41150c:	ret
  411510:	mov	x0, #0x0                   	// #0
  411514:	b	41150c <ferror@plt+0xee3c>
  411518:	cbz	x0, 41152c <ferror@plt+0xee5c>
  41151c:	ldr	x0, [x0, #16]
  411520:	cbz	x0, 41152c <ferror@plt+0xee5c>
  411524:	ldrb	w0, [x0, #8]
  411528:	ret
  41152c:	mov	w0, #0x0                   	// #0
  411530:	b	411528 <ferror@plt+0xee58>
  411534:	b	410f88 <ferror@plt+0xe8b8>
  411538:	stp	x29, x30, [sp, #-112]!
  41153c:	cmp	x0, #0x0
  411540:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  411544:	mov	x29, sp
  411548:	stp	x19, x20, [sp, #16]
  41154c:	stp	x21, x22, [sp, #32]
  411550:	stp	x23, x24, [sp, #48]
  411554:	stp	x25, x26, [sp, #64]
  411558:	str	x27, [sp, #80]
  41155c:	b.eq	411688 <ferror@plt+0xefb8>  // b.none
  411560:	mov	x20, x1
  411564:	ldr	x1, [x1]
  411568:	cbz	x1, 41158c <ferror@plt+0xeebc>
  41156c:	adrp	x3, 418000 <ferror@plt+0x15930>
  411570:	adrp	x1, 417000 <ferror@plt+0x14930>
  411574:	adrp	x0, 417000 <ferror@plt+0x14930>
  411578:	add	x3, x3, #0x11b
  41157c:	add	x1, x1, #0xca4
  411580:	add	x0, x0, #0xf32
  411584:	mov	w2, #0xac3                 	// #2755
  411588:	bl	402610 <__assert_fail@plt>
  41158c:	bl	40f7b4 <ferror@plt+0xd0e4>
  411590:	cbnz	x0, 4115c0 <ferror@plt+0xeef0>
  411594:	bl	402620 <__errno_location@plt>
  411598:	ldr	w19, [x0]
  41159c:	neg	w19, w19
  4115a0:	mov	w0, w19
  4115a4:	ldp	x19, x20, [sp, #16]
  4115a8:	ldp	x21, x22, [sp, #32]
  4115ac:	ldp	x23, x24, [sp, #48]
  4115b0:	ldp	x25, x26, [sp, #64]
  4115b4:	ldr	x27, [sp, #80]
  4115b8:	ldp	x29, x30, [sp], #112
  4115bc:	ret
  4115c0:	add	x1, sp, #0x68
  4115c4:	bl	412e54 <ferror@plt+0x10784>
  4115c8:	mov	w19, w0
  4115cc:	tbnz	w0, #31, 4115a0 <ferror@plt+0xeed0>
  4115d0:	mov	x22, #0x0                   	// #0
  4115d4:	mov	x23, #0x18                  	// #24
  4115d8:	cmp	w19, w22
  4115dc:	ldr	x0, [sp, #104]
  4115e0:	b.le	41162c <ferror@plt+0xef5c>
  4115e4:	mul	x2, x22, x23
  4115e8:	add	x1, x0, x2
  4115ec:	ldr	x27, [x0, x2]
  4115f0:	ldr	x24, [x1, #16]
  4115f4:	ldrb	w26, [x1, #8]
  4115f8:	mov	x0, x24
  4115fc:	bl	4020a0 <strlen@plt>
  411600:	add	x25, x0, #0x1
  411604:	add	x0, x0, #0x11
  411608:	bl	402220 <malloc@plt>
  41160c:	mov	x21, x0
  411610:	cbnz	x0, 411638 <ferror@plt+0xef68>
  411614:	bl	402620 <__errno_location@plt>
  411618:	ldr	w19, [x0]
  41161c:	ldr	x0, [x20]
  411620:	neg	w19, w19
  411624:	bl	411534 <ferror@plt+0xee64>
  411628:	str	xzr, [x20]
  41162c:	ldr	x0, [sp, #104]
  411630:	bl	402480 <free@plt>
  411634:	b	4115a0 <ferror@plt+0xeed0>
  411638:	strb	w26, [x0, #8]
  41163c:	mov	x1, x24
  411640:	mov	x2, x25
  411644:	add	x0, x0, #0x9
  411648:	str	x27, [x21]
  41164c:	bl	402060 <memcpy@plt>
  411650:	ldr	x0, [x20]
  411654:	add	x22, x22, #0x1
  411658:	mov	x1, x21
  41165c:	bl	40bb6c <ferror@plt+0x949c>
  411660:	cbz	x0, 41166c <ferror@plt+0xef9c>
  411664:	str	x0, [x20]
  411668:	b	4115d8 <ferror@plt+0xef08>
  41166c:	mov	x0, x21
  411670:	bl	402480 <free@plt>
  411674:	ldr	x0, [x20]
  411678:	mov	w19, #0xfffffff4            	// #-12
  41167c:	bl	411534 <ferror@plt+0xee64>
  411680:	str	xzr, [x20]
  411684:	b	41162c <ferror@plt+0xef5c>
  411688:	mov	w19, #0xfffffffe            	// #-2
  41168c:	b	4115a0 <ferror@plt+0xeed0>
  411690:	ldrb	w1, [x0]
  411694:	cbz	w1, 4116a0 <ferror@plt+0xefd0>
  411698:	ldr	x0, [x0, #32]
  41169c:	b	402480 <free@plt>
  4116a0:	ret
  4116a4:	ldp	x1, x0, [x0, #24]
  4116a8:	b	402500 <munmap@plt>
  4116ac:	stp	x29, x30, [sp, #-80]!
  4116b0:	mov	x29, sp
  4116b4:	stp	x19, x20, [sp, #16]
  4116b8:	mov	x20, x0
  4116bc:	stp	x21, x22, [sp, #32]
  4116c0:	stp	x23, x24, [sp, #48]
  4116c4:	bl	402620 <__errno_location@plt>
  4116c8:	mov	x23, x0
  4116cc:	str	wzr, [x0]
  4116d0:	adrp	x1, 418000 <ferror@plt+0x15930>
  4116d4:	add	x1, x1, #0x2a6
  4116d8:	ldr	w0, [x20, #16]
  4116dc:	bl	4021b0 <gzdopen@plt>
  4116e0:	str	x0, [x20, #8]
  4116e4:	cbnz	x0, 411714 <ferror@plt+0xf044>
  4116e8:	ldr	w19, [x23]
  4116ec:	mov	x21, x0
  4116f0:	neg	w19, w19
  4116f4:	mov	x0, x21
  4116f8:	bl	402480 <free@plt>
  4116fc:	mov	w0, w19
  411700:	ldp	x19, x20, [sp, #16]
  411704:	ldp	x21, x22, [sp, #32]
  411708:	ldp	x23, x24, [sp, #48]
  41170c:	ldp	x29, x30, [sp], #80
  411710:	ret
  411714:	mov	w0, #0xffffffff            	// #-1
  411718:	mov	x21, #0x0                   	// #0
  41171c:	mov	x24, #0x0                   	// #0
  411720:	mov	x22, #0x0                   	// #0
  411724:	str	w0, [x20, #16]
  411728:	cmp	x22, x24
  41172c:	b.ne	41175c <ferror@plt+0xf08c>  // b.any
  411730:	add	x24, x22, #0x400, lsl #12
  411734:	mov	x0, x21
  411738:	mov	x1, x24
  41173c:	bl	4022c0 <realloc@plt>
  411740:	cbnz	x0, 411758 <ferror@plt+0xf088>
  411744:	ldr	w19, [x23]
  411748:	neg	w19, w19
  41174c:	ldr	x0, [x20, #8]
  411750:	bl	402080 <gzclose@plt>
  411754:	b	4116f4 <ferror@plt+0xf024>
  411758:	mov	x21, x0
  41175c:	ldr	x0, [x20, #8]
  411760:	sub	w2, w24, w22
  411764:	add	x1, x21, x22
  411768:	bl	402330 <gzread@plt>
  41176c:	mov	w19, w0
  411770:	cmp	w0, #0x0
  411774:	cbz	w0, 4117e4 <ferror@plt+0xf114>
  411778:	b.ge	4117dc <ferror@plt+0xf10c>  // b.tcont
  41177c:	ldr	x0, [x20, #8]
  411780:	add	x1, sp, #0x4c
  411784:	bl	402470 <gzerror@plt>
  411788:	mov	x19, x0
  41178c:	ldr	x0, [x20, #48]
  411790:	bl	40ad4c <ferror@plt+0x867c>
  411794:	cmp	w0, #0x2
  411798:	b.le	4117c8 <ferror@plt+0xf0f8>
  41179c:	ldr	x0, [x20, #48]
  4117a0:	adrp	x5, 418000 <ferror@plt+0x15930>
  4117a4:	adrp	x4, 418000 <ferror@plt+0x15930>
  4117a8:	adrp	x2, 418000 <ferror@plt+0x15930>
  4117ac:	mov	x6, x19
  4117b0:	add	x5, x5, #0x2a9
  4117b4:	add	x4, x4, #0x386
  4117b8:	add	x2, x2, #0x2b3
  4117bc:	mov	w3, #0xce                  	// #206
  4117c0:	mov	w1, #0x3                   	// #3
  4117c4:	bl	40acb8 <ferror@plt+0x85e8>
  4117c8:	ldr	w0, [sp, #76]
  4117cc:	cmn	w0, #0x1
  4117d0:	b.eq	411744 <ferror@plt+0xf074>  // b.none
  4117d4:	mov	w19, #0xffffffea            	// #-22
  4117d8:	b	41174c <ferror@plt+0xf07c>
  4117dc:	add	x22, x22, w0, sxtw
  4117e0:	b	411728 <ferror@plt+0xf058>
  4117e4:	stp	x22, x21, [x20, #24]
  4117e8:	mov	x21, #0x0                   	// #0
  4117ec:	b	4116f4 <ferror@plt+0xf024>
  4117f0:	stp	x29, x30, [sp, #-160]!
  4117f4:	mov	x29, sp
  4117f8:	str	x19, [sp, #16]
  4117fc:	mov	x19, x0
  411800:	ldr	w0, [x0, #16]
  411804:	add	x1, sp, #0x20
  411808:	bl	413918 <ferror@plt+0x11248>
  41180c:	tbz	w0, #31, 411828 <ferror@plt+0xf158>
  411810:	bl	402620 <__errno_location@plt>
  411814:	ldr	w0, [x0]
  411818:	neg	w0, w0
  41181c:	ldr	x19, [sp, #16]
  411820:	ldp	x29, x30, [sp], #160
  411824:	ret
  411828:	ldr	w4, [x19, #16]
  41182c:	mov	x5, #0x0                   	// #0
  411830:	ldr	x1, [sp, #80]
  411834:	str	x1, [x19, #24]
  411838:	mov	w3, #0x2                   	// #2
  41183c:	mov	w2, #0x1                   	// #1
  411840:	mov	x0, #0x0                   	// #0
  411844:	bl	402440 <mmap@plt>
  411848:	str	x0, [x19, #32]
  41184c:	cmn	x0, #0x1
  411850:	b.eq	411810 <ferror@plt+0xf140>  // b.none
  411854:	mov	w0, #0x1                   	// #1
  411858:	strb	w0, [x19, #20]
  41185c:	mov	w0, #0x0                   	// #0
  411860:	b	41181c <ferror@plt+0xf14c>
  411864:	stp	x29, x30, [sp, #-32]!
  411868:	mov	x29, sp
  41186c:	str	x19, [sp, #16]
  411870:	mov	x19, x0
  411874:	ldr	x0, [x0, #8]
  411878:	cbz	x0, 411894 <ferror@plt+0xf1c4>
  41187c:	ldr	x0, [x19, #32]
  411880:	bl	402480 <free@plt>
  411884:	ldr	x0, [x19, #8]
  411888:	ldr	x19, [sp, #16]
  41188c:	ldp	x29, x30, [sp], #32
  411890:	b	402080 <gzclose@plt>
  411894:	ldr	x19, [sp, #16]
  411898:	ldp	x29, x30, [sp], #32
  41189c:	ret
  4118a0:	mov	x12, #0x4070                	// #16496
  4118a4:	sub	sp, sp, x12
  4118a8:	stp	x29, x30, [sp]
  4118ac:	mov	x29, sp
  4118b0:	stp	x19, x20, [sp, #16]
  4118b4:	mov	x20, x0
  4118b8:	mov	x19, x1
  4118bc:	stp	x21, x22, [sp, #32]
  4118c0:	mov	x0, #0x2070                	// #8304
  4118c4:	mov	x22, #0x2000                	// #8192
  4118c8:	stp	x23, x24, [sp, #48]
  4118cc:	mov	x24, #0x0                   	// #0
  4118d0:	mov	x23, #0x0                   	// #0
  4118d4:	stp	x25, x26, [sp, #64]
  4118d8:	add	x26, sp, x0
  4118dc:	mov	w25, #0x0                   	// #0
  4118e0:	stp	x27, x28, [sp, #80]
  4118e4:	add	x27, sp, #0x70
  4118e8:	str	xzr, [x20, #8]
  4118ec:	stp	x26, x22, [x20, #24]
  4118f0:	str	x22, [sp, #96]
  4118f4:	ldr	x0, [x20, #8]
  4118f8:	cbnz	x0, 411940 <ferror@plt+0xf270>
  4118fc:	ldr	w0, [x19, #16]
  411900:	mov	x1, x27
  411904:	mov	x2, #0x2000                	// #8192
  411908:	bl	402560 <read@plt>
  41190c:	cmp	x0, #0x0
  411910:	b.ge	411934 <ferror@plt+0xf264>  // b.tcont
  411914:	bl	402620 <__errno_location@plt>
  411918:	ldr	w19, [x0]
  41191c:	mov	x21, x23
  411920:	neg	w19, w19
  411924:	mov	x0, x21
  411928:	bl	402480 <free@plt>
  41192c:	mov	w0, w19
  411930:	b	411af8 <ferror@plt+0xf428>
  411934:	stp	x27, x0, [x20]
  411938:	mov	w0, #0x3                   	// #3
  41193c:	csel	w25, w25, w0, ne  // ne = any
  411940:	mov	w1, w25
  411944:	mov	x0, x20
  411948:	bl	4020e0 <lzma_code@plt>
  41194c:	mov	w22, w0
  411950:	ldr	x2, [x20, #32]
  411954:	cbz	x2, 41195c <ferror@plt+0xf28c>
  411958:	cbz	w0, 4118f4 <ferror@plt+0xf224>
  41195c:	ldr	x0, [sp, #96]
  411960:	sub	x2, x0, x2
  411964:	mov	x0, x23
  411968:	add	x28, x24, x2
  41196c:	str	x2, [sp, #104]
  411970:	mov	x1, x28
  411974:	bl	4022c0 <realloc@plt>
  411978:	mov	x21, x0
  41197c:	ldr	x2, [sp, #104]
  411980:	cbz	x0, 411914 <ferror@plt+0xf244>
  411984:	mov	x1, x26
  411988:	add	x0, x0, x24
  41198c:	bl	402060 <memcpy@plt>
  411990:	ldr	x0, [sp, #96]
  411994:	stp	x26, x0, [x20, #24]
  411998:	cmp	w22, #0x1
  41199c:	b.eq	411aec <ferror@plt+0xf41c>  // b.none
  4119a0:	cbnz	w22, 4119b0 <ferror@plt+0xf2e0>
  4119a4:	mov	x24, x28
  4119a8:	mov	x23, x21
  4119ac:	b	4118f4 <ferror@plt+0xf224>
  4119b0:	sub	w3, w22, #0x5
  4119b4:	cmp	w3, #0x5
  4119b8:	ldr	x0, [x19, #48]
  4119bc:	b.hi	411ac8 <ferror@plt+0xf3f8>  // b.pmore
  4119c0:	adrp	x1, 418000 <ferror@plt+0x15930>
  4119c4:	add	x1, x1, #0x364
  4119c8:	ldrb	w1, [x1, w3, uxtw]
  4119cc:	adr	x2, 4119d8 <ferror@plt+0xf308>
  4119d0:	add	x1, x2, w1, sxtb #2
  4119d4:	br	x1
  4119d8:	bl	40ad4c <ferror@plt+0x867c>
  4119dc:	cmp	w0, #0x2
  4119e0:	b.le	411a1c <ferror@plt+0xf34c>
  4119e4:	ldr	x19, [x19, #48]
  4119e8:	mov	w0, #0xc                   	// #12
  4119ec:	bl	402310 <strerror@plt>
  4119f0:	mov	x6, x0
  4119f4:	adrp	x5, 418000 <ferror@plt+0x15930>
  4119f8:	adrp	x4, 418000 <ferror@plt+0x15930>
  4119fc:	adrp	x2, 418000 <ferror@plt+0x15930>
  411a00:	add	x5, x5, #0x2ca
  411a04:	add	x4, x4, #0x36a
  411a08:	add	x2, x2, #0x2b3
  411a0c:	mov	x0, x19
  411a10:	mov	w3, #0x44                  	// #68
  411a14:	mov	w1, #0x3                   	// #3
  411a18:	bl	40acb8 <ferror@plt+0x85e8>
  411a1c:	mov	w19, #0xffffffea            	// #-22
  411a20:	b	411924 <ferror@plt+0xf254>
  411a24:	bl	40ad4c <ferror@plt+0x867c>
  411a28:	cmp	w0, #0x2
  411a2c:	b.le	411a1c <ferror@plt+0xf34c>
  411a30:	adrp	x5, 418000 <ferror@plt+0x15930>
  411a34:	adrp	x4, 418000 <ferror@plt+0x15930>
  411a38:	add	x5, x5, #0x2d2
  411a3c:	add	x4, x4, #0x36a
  411a40:	mov	w3, #0x47                  	// #71
  411a44:	ldr	x0, [x19, #48]
  411a48:	adrp	x2, 418000 <ferror@plt+0x15930>
  411a4c:	mov	w1, #0x3                   	// #3
  411a50:	add	x2, x2, #0x2b3
  411a54:	bl	40acb8 <ferror@plt+0x85e8>
  411a58:	b	411a1c <ferror@plt+0xf34c>
  411a5c:	bl	40ad4c <ferror@plt+0x867c>
  411a60:	cmp	w0, #0x2
  411a64:	b.le	411a1c <ferror@plt+0xf34c>
  411a68:	adrp	x5, 418000 <ferror@plt+0x15930>
  411a6c:	adrp	x4, 418000 <ferror@plt+0x15930>
  411a70:	add	x5, x5, #0x2f2
  411a74:	add	x4, x4, #0x36a
  411a78:	mov	w3, #0x4a                  	// #74
  411a7c:	b	411a44 <ferror@plt+0xf374>
  411a80:	bl	40ad4c <ferror@plt+0x867c>
  411a84:	cmp	w0, #0x2
  411a88:	b.le	411a1c <ferror@plt+0xf34c>
  411a8c:	adrp	x5, 418000 <ferror@plt+0x15930>
  411a90:	adrp	x4, 418000 <ferror@plt+0x15930>
  411a94:	add	x5, x5, #0x317
  411a98:	add	x4, x4, #0x36a
  411a9c:	mov	w3, #0x4d                  	// #77
  411aa0:	b	411a44 <ferror@plt+0xf374>
  411aa4:	bl	40ad4c <ferror@plt+0x867c>
  411aa8:	cmp	w0, #0x2
  411aac:	b.le	411a1c <ferror@plt+0xf34c>
  411ab0:	adrp	x5, 418000 <ferror@plt+0x15930>
  411ab4:	adrp	x4, 418000 <ferror@plt+0x15930>
  411ab8:	add	x5, x5, #0x32c
  411abc:	add	x4, x4, #0x36a
  411ac0:	mov	w3, #0x50                  	// #80
  411ac4:	b	411a44 <ferror@plt+0xf374>
  411ac8:	bl	40ad4c <ferror@plt+0x867c>
  411acc:	cmp	w0, #0x2
  411ad0:	b.le	411a1c <ferror@plt+0xf34c>
  411ad4:	adrp	x5, 418000 <ferror@plt+0x15930>
  411ad8:	adrp	x4, 418000 <ferror@plt+0x15930>
  411adc:	add	x5, x5, #0x349
  411ae0:	add	x4, x4, #0x36a
  411ae4:	mov	w3, #0x53                  	// #83
  411ae8:	b	411a44 <ferror@plt+0xf374>
  411aec:	mov	w0, #0x0                   	// #0
  411af0:	strb	w22, [x19]
  411af4:	stp	x28, x21, [x19, #24]
  411af8:	mov	x12, #0x4070                	// #16496
  411afc:	ldp	x29, x30, [sp]
  411b00:	ldp	x19, x20, [sp, #16]
  411b04:	ldp	x21, x22, [sp, #32]
  411b08:	ldp	x23, x24, [sp, #48]
  411b0c:	ldp	x25, x26, [sp, #64]
  411b10:	ldp	x27, x28, [sp, #80]
  411b14:	add	sp, sp, x12
  411b18:	ret
  411b1c:	stp	x29, x30, [sp, #-176]!
  411b20:	mov	x2, #0x88                  	// #136
  411b24:	mov	w1, #0x0                   	// #0
  411b28:	mov	x29, sp
  411b2c:	stp	x19, x20, [sp, #16]
  411b30:	add	x20, sp, #0x28
  411b34:	mov	x19, x0
  411b38:	mov	x0, x20
  411b3c:	bl	402260 <memset@plt>
  411b40:	mov	x0, x20
  411b44:	mov	w2, #0x8                   	// #8
  411b48:	mov	x1, #0xffffffffffffffff    	// #-1
  411b4c:	bl	4023c0 <lzma_stream_decoder@plt>
  411b50:	cmp	w0, #0x5
  411b54:	b.ne	411ba8 <ferror@plt+0xf4d8>  // b.any
  411b58:	ldr	x0, [x19, #48]
  411b5c:	bl	40ad4c <ferror@plt+0x867c>
  411b60:	cmp	w0, #0x2
  411b64:	b.le	411ba0 <ferror@plt+0xf4d0>
  411b68:	ldr	x19, [x19, #48]
  411b6c:	mov	w0, #0xc                   	// #12
  411b70:	bl	402310 <strerror@plt>
  411b74:	mov	x6, x0
  411b78:	adrp	x5, 418000 <ferror@plt+0x15930>
  411b7c:	adrp	x4, 418000 <ferror@plt+0x15930>
  411b80:	adrp	x2, 418000 <ferror@plt+0x15930>
  411b84:	add	x5, x5, #0x2ca
  411b88:	add	x4, x4, #0x37e
  411b8c:	add	x2, x2, #0x2b3
  411b90:	mov	x0, x19
  411b94:	mov	w3, #0x97                  	// #151
  411b98:	mov	w1, #0x3                   	// #3
  411b9c:	bl	40acb8 <ferror@plt+0x85e8>
  411ba0:	mov	w19, #0xfffffff4            	// #-12
  411ba4:	b	411c04 <ferror@plt+0xf534>
  411ba8:	cbz	w0, 411bec <ferror@plt+0xf51c>
  411bac:	ldr	x0, [x19, #48]
  411bb0:	bl	40ad4c <ferror@plt+0x867c>
  411bb4:	cmp	w0, #0x2
  411bb8:	b.le	411be4 <ferror@plt+0xf514>
  411bbc:	ldr	x0, [x19, #48]
  411bc0:	adrp	x5, 418000 <ferror@plt+0x15930>
  411bc4:	adrp	x4, 418000 <ferror@plt+0x15930>
  411bc8:	adrp	x2, 418000 <ferror@plt+0x15930>
  411bcc:	add	x5, x5, #0x349
  411bd0:	add	x4, x4, #0x37e
  411bd4:	add	x2, x2, #0x2b3
  411bd8:	mov	w3, #0x9a                  	// #154
  411bdc:	mov	w1, #0x3                   	// #3
  411be0:	bl	40acb8 <ferror@plt+0x85e8>
  411be4:	mov	w19, #0xffffffea            	// #-22
  411be8:	b	411c04 <ferror@plt+0xf534>
  411bec:	mov	x1, x19
  411bf0:	mov	x0, x20
  411bf4:	bl	4118a0 <ferror@plt+0xf1d0>
  411bf8:	mov	w19, w0
  411bfc:	mov	x0, x20
  411c00:	bl	402400 <lzma_end@plt>
  411c04:	mov	w0, w19
  411c08:	ldp	x19, x20, [sp, #16]
  411c0c:	ldp	x29, x30, [sp], #176
  411c10:	ret
  411c14:	stp	x29, x30, [sp, #-32]!
  411c18:	mov	x29, sp
  411c1c:	str	x19, [sp, #16]
  411c20:	mov	x19, x0
  411c24:	ldr	x0, [x0, #56]
  411c28:	cbnz	x0, 411c38 <ferror@plt+0xf568>
  411c2c:	ldp	x1, x0, [x19, #24]
  411c30:	bl	412030 <ferror@plt+0xf960>
  411c34:	str	x0, [x19, #56]
  411c38:	ldr	x19, [sp, #16]
  411c3c:	ldp	x29, x30, [sp], #32
  411c40:	ret
  411c44:	stp	x29, x30, [sp, #-64]!
  411c48:	mov	x29, sp
  411c4c:	stp	x19, x20, [sp, #16]
  411c50:	mov	x19, x1
  411c54:	mov	x1, #0x40                  	// #64
  411c58:	stp	x21, x22, [sp, #32]
  411c5c:	mov	x22, x0
  411c60:	mov	x0, #0x1                   	// #1
  411c64:	stp	x23, x24, [sp, #48]
  411c68:	bl	402290 <calloc@plt>
  411c6c:	mov	x20, x0
  411c70:	cbz	x0, 411cbc <ferror@plt+0xf5ec>
  411c74:	mov	x0, x19
  411c78:	mov	w1, #0x80000               	// #524288
  411c7c:	bl	402230 <open@plt>
  411c80:	str	w0, [x20, #16]
  411c84:	tbz	w0, #31, 411cd8 <ferror@plt+0xf608>
  411c88:	bl	402620 <__errno_location@plt>
  411c8c:	ldr	w19, [x0]
  411c90:	neg	w19, w19
  411c94:	tbz	w19, #31, 411cbc <ferror@plt+0xf5ec>
  411c98:	ldr	w0, [x20, #16]
  411c9c:	tbnz	w0, #31, 411ca4 <ferror@plt+0xf5d4>
  411ca0:	bl	402320 <close@plt>
  411ca4:	mov	x0, x20
  411ca8:	bl	402480 <free@plt>
  411cac:	neg	w19, w19
  411cb0:	mov	x20, #0x0                   	// #0
  411cb4:	bl	402620 <__errno_location@plt>
  411cb8:	str	w19, [x0]
  411cbc:	mov	sp, x29
  411cc0:	mov	x0, x20
  411cc4:	ldp	x19, x20, [sp, #16]
  411cc8:	ldp	x21, x22, [sp, #32]
  411ccc:	ldp	x23, x24, [sp, #48]
  411cd0:	ldp	x29, x30, [sp], #64
  411cd4:	ret
  411cd8:	adrp	x19, 42c000 <ferror@plt+0x29930>
  411cdc:	add	x1, x19, #0xce8
  411ce0:	mov	x21, x19
  411ce4:	mov	x23, #0x0                   	// #0
  411ce8:	ldr	x2, [x1], #32
  411cec:	cmp	x23, x2
  411cf0:	csel	x23, x23, x2, cs  // cs = hs, nlast
  411cf4:	ldr	x2, [x1, #16]
  411cf8:	cbnz	x2, 411ce8 <ferror@plt+0xf618>
  411cfc:	strb	wzr, [x20, #20]
  411d00:	cbz	x23, 411d68 <ferror@plt+0xf698>
  411d04:	add	x1, x23, #0x10
  411d08:	add	x2, x23, #0x1
  411d0c:	and	x1, x1, #0xfffffffffffffff0
  411d10:	sub	sp, sp, x1
  411d14:	mov	x24, sp
  411d18:	mov	x1, x24
  411d1c:	bl	40a5f0 <ferror@plt+0x7f20>
  411d20:	mov	x19, x0
  411d24:	ldr	w0, [x20, #16]
  411d28:	mov	w2, #0x0                   	// #0
  411d2c:	mov	x1, #0x0                   	// #0
  411d30:	bl	4021c0 <lseek@plt>
  411d34:	cmp	x23, x19
  411d38:	b.eq	411d48 <ferror@plt+0xf678>  // b.none
  411d3c:	tbnz	x19, #63, 411c94 <ferror@plt+0xf5c4>
  411d40:	mov	w19, #0xffffffea            	// #-22
  411d44:	b	411c98 <ferror@plt+0xf5c8>
  411d48:	add	x19, x21, #0xce8
  411d4c:	ldp	x2, x1, [x19]
  411d50:	mov	x0, x24
  411d54:	bl	4023d0 <memcmp@plt>
  411d58:	cbz	w0, 411d98 <ferror@plt+0xf6c8>
  411d5c:	ldr	x0, [x19, #48]
  411d60:	add	x19, x19, #0x20
  411d64:	cbnz	x0, 411d4c <ferror@plt+0xf67c>
  411d68:	ldr	x0, [x20, #40]
  411d6c:	cbnz	x0, 411d7c <ferror@plt+0xf6ac>
  411d70:	adrp	x0, 42c000 <ferror@plt+0x29930>
  411d74:	add	x0, x0, #0xd48
  411d78:	str	x0, [x20, #40]
  411d7c:	ldr	x0, [x20, #40]
  411d80:	ldr	x1, [x0]
  411d84:	mov	x0, x20
  411d88:	blr	x1
  411d8c:	mov	w19, w0
  411d90:	str	x22, [x20, #48]
  411d94:	b	411c94 <ferror@plt+0xf5c4>
  411d98:	add	x19, x19, #0x10
  411d9c:	str	x19, [x20, #40]
  411da0:	b	411d7c <ferror@plt+0xf6ac>
  411da4:	ldr	x0, [x0, #32]
  411da8:	ret
  411dac:	ldr	x0, [x0, #24]
  411db0:	ret
  411db4:	ldrb	w0, [x0, #20]
  411db8:	ret
  411dbc:	ldr	w0, [x0, #16]
  411dc0:	ret
  411dc4:	stp	x29, x30, [sp, #-32]!
  411dc8:	mov	x29, sp
  411dcc:	str	x19, [sp, #16]
  411dd0:	mov	x19, x0
  411dd4:	ldr	x0, [x0, #56]
  411dd8:	cbz	x0, 411de0 <ferror@plt+0xf710>
  411ddc:	bl	412260 <ferror@plt+0xfb90>
  411de0:	ldr	x0, [x19, #40]
  411de4:	ldr	x1, [x0, #8]
  411de8:	mov	x0, x19
  411dec:	blr	x1
  411df0:	ldr	w0, [x19, #16]
  411df4:	tbnz	w0, #31, 411dfc <ferror@plt+0xf72c>
  411df8:	bl	402320 <close@plt>
  411dfc:	mov	x0, x19
  411e00:	ldr	x19, [sp, #16]
  411e04:	ldp	x29, x30, [sp], #32
  411e08:	b	402480 <free@plt>
  411e0c:	ldr	x2, [x0, #16]
  411e10:	cmp	x2, x1
  411e14:	b.hi	411e40 <ferror@plt+0xf770>  // b.pmore
  411e18:	stp	x29, x30, [sp, #-16]!
  411e1c:	adrp	x3, 418000 <ferror@plt+0x15930>
  411e20:	adrp	x1, 418000 <ferror@plt+0x15930>
  411e24:	mov	x29, sp
  411e28:	adrp	x0, 418000 <ferror@plt+0x15930>
  411e2c:	add	x3, x3, #0x45b
  411e30:	add	x1, x1, #0x398
  411e34:	add	x0, x0, #0x3ae
  411e38:	mov	w2, #0xca                  	// #202
  411e3c:	bl	402610 <__assert_fail@plt>
  411e40:	ldr	x0, [x0]
  411e44:	add	x0, x0, x1
  411e48:	ret
  411e4c:	ldr	x4, [x0, #16]
  411e50:	and	x3, x2, #0xffff
  411e54:	add	x2, x1, w2, uxth
  411e58:	cmp	x2, x4
  411e5c:	b.ls	411e88 <ferror@plt+0xf7b8>  // b.plast
  411e60:	stp	x29, x30, [sp, #-16]!
  411e64:	adrp	x3, 418000 <ferror@plt+0x15930>
  411e68:	adrp	x1, 418000 <ferror@plt+0x15930>
  411e6c:	mov	x29, sp
  411e70:	adrp	x0, 418000 <ferror@plt+0x15930>
  411e74:	add	x3, x3, #0x441
  411e78:	add	x1, x1, #0x398
  411e7c:	add	x0, x0, #0x3c1
  411e80:	mov	w2, #0x89                  	// #137
  411e84:	bl	402610 <__assert_fail@plt>
  411e88:	ldr	x2, [x0]
  411e8c:	ldr	w0, [x0, #24]
  411e90:	add	x1, x2, x1
  411e94:	tbnz	w0, #4, 411ec4 <ferror@plt+0xf7f4>
  411e98:	add	x2, x1, x3
  411e9c:	mov	x0, #0x0                   	// #0
  411ea0:	cmp	x2, x1
  411ea4:	b.ne	411ed0 <ferror@plt+0xf800>  // b.any
  411ea8:	ret
  411eac:	ldrb	w4, [x1, x2]
  411eb0:	add	x2, x2, #0x1
  411eb4:	orr	x0, x4, x0, lsl #8
  411eb8:	cmp	x3, x2
  411ebc:	b.hi	411eac <ferror@plt+0xf7dc>  // b.pmore
  411ec0:	ret
  411ec4:	mov	x2, #0x0                   	// #0
  411ec8:	mov	x0, #0x0                   	// #0
  411ecc:	b	411eb8 <ferror@plt+0xf7e8>
  411ed0:	ldrb	w3, [x2, #-1]!
  411ed4:	orr	x0, x3, x0, lsl #8
  411ed8:	b	411ea0 <ferror@plt+0xf7d0>
  411edc:	stp	x29, x30, [sp, #-16]!
  411ee0:	ands	w3, w1, #0xffff
  411ee4:	mov	x29, sp
  411ee8:	b.ne	411f0c <ferror@plt+0xf83c>  // b.any
  411eec:	adrp	x3, 418000 <ferror@plt+0x15930>
  411ef0:	adrp	x1, 418000 <ferror@plt+0x15930>
  411ef4:	adrp	x0, 418000 <ferror@plt+0x15930>
  411ef8:	add	x3, x3, #0x467
  411efc:	add	x1, x1, #0x398
  411f00:	add	x0, x0, #0x3dc
  411f04:	mov	w2, #0xd5                  	// #213
  411f08:	bl	402610 <__assert_fail@plt>
  411f0c:	ldrh	w1, [x0, #40]
  411f10:	cmp	w1, w3
  411f14:	b.hi	411f38 <ferror@plt+0xf868>  // b.pmore
  411f18:	adrp	x3, 418000 <ferror@plt+0x15930>
  411f1c:	adrp	x1, 418000 <ferror@plt+0x15930>
  411f20:	adrp	x0, 418000 <ferror@plt+0x15930>
  411f24:	add	x3, x3, #0x467
  411f28:	add	x1, x1, #0x398
  411f2c:	add	x0, x0, #0x3ed
  411f30:	mov	w2, #0xd6                  	// #214
  411f34:	b	411f08 <ferror@plt+0xf838>
  411f38:	ldrh	w1, [x0, #42]
  411f3c:	ldp	x29, x30, [sp], #16
  411f40:	ldr	x2, [x0, #32]
  411f44:	mul	w1, w1, w3
  411f48:	add	x1, x2, w1, sxtw
  411f4c:	b	411e0c <ferror@plt+0xf73c>
  411f50:	stp	x29, x30, [sp, #-64]!
  411f54:	mov	x29, sp
  411f58:	stp	x19, x20, [sp, #16]
  411f5c:	mov	x19, x0
  411f60:	stp	x21, x22, [sp, #32]
  411f64:	mov	x22, x2
  411f68:	mov	x21, x3
  411f6c:	str	x23, [sp, #48]
  411f70:	mov	x23, x4
  411f74:	bl	411edc <ferror@plt+0xf80c>
  411f78:	ldr	x20, [x19]
  411f7c:	sub	x20, x0, x20
  411f80:	cbnz	x0, 411f98 <ferror@plt+0xf8c8>
  411f84:	str	xzr, [x22]
  411f88:	str	xzr, [x21]
  411f8c:	str	wzr, [x23]
  411f90:	mov	w0, #0xffffffea            	// #-22
  411f94:	b	411ffc <ferror@plt+0xf92c>
  411f98:	ldr	w0, [x19, #24]
  411f9c:	tbz	w0, #1, 412010 <ferror@plt+0xf940>
  411fa0:	add	x1, x20, #0x14
  411fa4:	mov	w2, #0x4                   	// #4
  411fa8:	mov	x0, x19
  411fac:	bl	411e4c <ferror@plt+0xf77c>
  411fb0:	add	x1, x20, #0x10
  411fb4:	mov	w2, #0x4                   	// #4
  411fb8:	str	x0, [x21]
  411fbc:	mov	x0, x19
  411fc0:	bl	411e4c <ferror@plt+0xf77c>
  411fc4:	str	x0, [x22]
  411fc8:	mov	x1, x20
  411fcc:	mov	x0, x19
  411fd0:	mov	w2, #0x4                   	// #4
  411fd4:	bl	411e4c <ferror@plt+0xf77c>
  411fd8:	ldr	x1, [x21]
  411fdc:	str	w0, [x23]
  411fe0:	ldr	x0, [x22]
  411fe4:	adds	x0, x0, x1
  411fe8:	b.cs	411f90 <ferror@plt+0xf8c0>  // b.hs, b.nlast
  411fec:	ldr	x1, [x19, #16]
  411ff0:	cmp	x1, x0
  411ff4:	mov	w0, #0xffffffea            	// #-22
  411ff8:	csel	w0, w0, wzr, cc  // cc = lo, ul, last
  411ffc:	ldp	x19, x20, [sp, #16]
  412000:	ldp	x21, x22, [sp, #32]
  412004:	ldr	x23, [sp, #48]
  412008:	ldp	x29, x30, [sp], #64
  41200c:	ret
  412010:	add	x1, x20, #0x20
  412014:	mov	w2, #0x8                   	// #8
  412018:	mov	x0, x19
  41201c:	bl	411e4c <ferror@plt+0xf77c>
  412020:	add	x1, x20, #0x18
  412024:	mov	w2, #0x8                   	// #8
  412028:	str	x0, [x21]
  41202c:	b	411fbc <ferror@plt+0xf8ec>
  412030:	stp	x29, x30, [sp, #-48]!
  412034:	cmp	x1, #0x10
  412038:	mov	x29, sp
  41203c:	stp	x19, x20, [sp, #16]
  412040:	stp	x21, x22, [sp, #32]
  412044:	b.ls	412170 <ferror@plt+0xfaa0>  // b.plast
  412048:	mov	x20, x1
  41204c:	mov	x22, x0
  412050:	adrp	x1, 418000 <ferror@plt+0x15930>
  412054:	mov	x2, #0x4                   	// #4
  412058:	add	x1, x1, #0x40d
  41205c:	bl	4023d0 <memcmp@plt>
  412060:	cbnz	w0, 412170 <ferror@plt+0xfaa0>
  412064:	ldrb	w0, [x22, #4]
  412068:	cmp	w0, #0x1
  41206c:	b.eq	412080 <ferror@plt+0xf9b0>  // b.none
  412070:	cmp	w0, #0x2
  412074:	b.eq	4120a8 <ferror@plt+0xf9d8>  // b.none
  412078:	mov	w19, #0xffffffea            	// #-22
  41207c:	b	412174 <ferror@plt+0xfaa4>
  412080:	cmp	x20, #0x34
  412084:	b.ls	412078 <ferror@plt+0xf9a8>  // b.plast
  412088:	mov	w21, #0x2                   	// #2
  41208c:	ldrb	w0, [x22, #5]
  412090:	cmp	w0, #0x1
  412094:	b.eq	4120b8 <ferror@plt+0xf9e8>  // b.none
  412098:	cmp	w0, #0x2
  41209c:	b.ne	412078 <ferror@plt+0xf9a8>  // b.any
  4120a0:	orr	w21, w21, #0x10
  4120a4:	b	4120bc <ferror@plt+0xf9ec>
  4120a8:	cmp	x20, #0x40
  4120ac:	b.ls	412078 <ferror@plt+0xf9a8>  // b.plast
  4120b0:	mov	w21, #0x4                   	// #4
  4120b4:	b	41208c <ferror@plt+0xf9bc>
  4120b8:	orr	w21, w21, #0x8
  4120bc:	mov	x0, #0x58                  	// #88
  4120c0:	bl	402220 <malloc@plt>
  4120c4:	mov	x19, x0
  4120c8:	cbz	x0, 412184 <ferror@plt+0xfab4>
  4120cc:	stp	x22, xzr, [x19]
  4120d0:	mov	x1, #0x0                   	// #0
  4120d4:	str	x20, [x19, #16]
  4120d8:	str	w21, [x19, #24]
  4120dc:	tbz	w21, #1, 412198 <ferror@plt+0xfac8>
  4120e0:	bl	411e0c <ferror@plt+0xf73c>
  4120e4:	mov	w2, #0x4                   	// #4
  4120e8:	mov	x1, #0x20                  	// #32
  4120ec:	mov	x0, x19
  4120f0:	bl	411e4c <ferror@plt+0xf77c>
  4120f4:	str	x0, [x19, #32]
  4120f8:	mov	w2, #0x2                   	// #2
  4120fc:	mov	x1, #0x30                  	// #48
  412100:	mov	x0, x19
  412104:	bl	411e4c <ferror@plt+0xf77c>
  412108:	strh	w0, [x19, #40]
  41210c:	mov	w2, #0x2                   	// #2
  412110:	mov	x1, #0x2e                  	// #46
  412114:	mov	x0, x19
  412118:	bl	411e4c <ferror@plt+0xf77c>
  41211c:	strh	w0, [x19, #42]
  412120:	mov	w2, #0x2                   	// #2
  412124:	mov	x1, #0x32                  	// #50
  412128:	mov	x0, x19
  41212c:	bl	411e4c <ferror@plt+0xf77c>
  412130:	strh	w0, [x19, #48]
  412134:	mov	x1, #0x12                  	// #18
  412138:	mov	x0, x19
  41213c:	mov	w2, #0x2                   	// #2
  412140:	bl	411e4c <ferror@plt+0xf77c>
  412144:	mov	x1, #0x28                  	// #40
  412148:	strh	w0, [x19, #80]
  41214c:	ldrh	w0, [x19, #42]
  412150:	cmp	x0, x1
  412154:	b.eq	412208 <ferror@plt+0xfb38>  // b.none
  412158:	mov	x0, x19
  41215c:	bl	402480 <free@plt>
  412160:	bl	402620 <__errno_location@plt>
  412164:	mov	w1, #0x16                  	// #22
  412168:	str	w1, [x0]
  41216c:	b	412180 <ferror@plt+0xfab0>
  412170:	mov	w19, #0xfffffff8            	// #-8
  412174:	neg	w19, w19
  412178:	bl	402620 <__errno_location@plt>
  41217c:	str	w19, [x0]
  412180:	mov	x19, #0x0                   	// #0
  412184:	mov	x0, x19
  412188:	ldp	x19, x20, [sp, #16]
  41218c:	ldp	x21, x22, [sp, #32]
  412190:	ldp	x29, x30, [sp], #48
  412194:	ret
  412198:	bl	411e0c <ferror@plt+0xf73c>
  41219c:	mov	w2, #0x8                   	// #8
  4121a0:	mov	x1, #0x28                  	// #40
  4121a4:	mov	x0, x19
  4121a8:	bl	411e4c <ferror@plt+0xf77c>
  4121ac:	str	x0, [x19, #32]
  4121b0:	mov	w2, #0x2                   	// #2
  4121b4:	mov	x1, #0x3c                  	// #60
  4121b8:	mov	x0, x19
  4121bc:	bl	411e4c <ferror@plt+0xf77c>
  4121c0:	strh	w0, [x19, #40]
  4121c4:	mov	w2, #0x2                   	// #2
  4121c8:	mov	x1, #0x3a                  	// #58
  4121cc:	mov	x0, x19
  4121d0:	bl	411e4c <ferror@plt+0xf77c>
  4121d4:	strh	w0, [x19, #42]
  4121d8:	mov	w2, #0x2                   	// #2
  4121dc:	mov	x1, #0x3e                  	// #62
  4121e0:	mov	x0, x19
  4121e4:	bl	411e4c <ferror@plt+0xf77c>
  4121e8:	strh	w0, [x19, #48]
  4121ec:	mov	x1, #0x12                  	// #18
  4121f0:	mov	x0, x19
  4121f4:	mov	w2, #0x2                   	// #2
  4121f8:	bl	411e4c <ferror@plt+0xf77c>
  4121fc:	mov	x1, #0x40                  	// #64
  412200:	strh	w0, [x19, #80]
  412204:	b	41214c <ferror@plt+0xfa7c>
  412208:	ldrh	w0, [x19, #40]
  41220c:	mul	x0, x0, x1
  412210:	ldr	x1, [x19, #32]
  412214:	adds	x0, x0, x1
  412218:	b.cs	412158 <ferror@plt+0xfa88>  // b.hs, b.nlast
  41221c:	cmp	x20, x0
  412220:	b.cc	412158 <ferror@plt+0xfa88>  // b.lo, b.ul, b.last
  412224:	ldrh	w1, [x19, #48]
  412228:	add	x4, x19, #0x48
  41222c:	add	x3, x19, #0x38
  412230:	add	x2, x19, #0x40
  412234:	mov	x0, x19
  412238:	bl	411f50 <ferror@plt+0xf880>
  41223c:	tbnz	w0, #31, 412158 <ferror@plt+0xfa88>
  412240:	ldp	x20, x1, [x19, #56]
  412244:	mov	x0, x19
  412248:	bl	411e0c <ferror@plt+0xf73c>
  41224c:	cbz	x20, 412158 <ferror@plt+0xfa88>
  412250:	add	x0, x0, x20
  412254:	ldurb	w0, [x0, #-1]
  412258:	cbz	w0, 412184 <ferror@plt+0xfab4>
  41225c:	b	412158 <ferror@plt+0xfa88>
  412260:	stp	x29, x30, [sp, #-32]!
  412264:	mov	x29, sp
  412268:	str	x19, [sp, #16]
  41226c:	mov	x19, x0
  412270:	ldr	x0, [x0, #8]
  412274:	bl	402480 <free@plt>
  412278:	mov	x0, x19
  41227c:	ldr	x19, [sp, #16]
  412280:	ldp	x29, x30, [sp], #32
  412284:	b	402480 <free@plt>
  412288:	ldr	x0, [x0]
  41228c:	ret
  412290:	stp	x29, x30, [sp, #-144]!
  412294:	mov	x29, sp
  412298:	stp	x23, x24, [sp, #48]
  41229c:	mov	x24, x1
  4122a0:	stp	x25, x26, [sp, #64]
  4122a4:	add	x26, sp, #0x7c
  4122a8:	ldp	x25, x1, [x0, #56]
  4122ac:	stp	x21, x22, [sp, #32]
  4122b0:	mov	x21, x2
  4122b4:	mov	x22, x3
  4122b8:	stp	x19, x20, [sp, #16]
  4122bc:	mov	x19, x0
  4122c0:	stp	x27, x28, [sp, #80]
  4122c4:	add	x27, sp, #0x88
  4122c8:	bl	411e0c <ferror@plt+0xf73c>
  4122cc:	add	x28, sp, #0x80
  4122d0:	mov	x23, x0
  4122d4:	str	xzr, [x21]
  4122d8:	mov	w20, #0x1                   	// #1
  4122dc:	str	xzr, [x22]
  4122e0:	ldrh	w0, [x19, #40]
  4122e4:	cmp	w0, w20
  4122e8:	b.hi	4122f4 <ferror@plt+0xfc24>  // b.pmore
  4122ec:	mov	w2, #0xfffffffe            	// #-2
  4122f0:	b	41234c <ferror@plt+0xfc7c>
  4122f4:	mov	x4, x26
  4122f8:	mov	x3, x27
  4122fc:	mov	x2, x28
  412300:	mov	w1, w20
  412304:	mov	x0, x19
  412308:	bl	411f50 <ferror@plt+0xf880>
  41230c:	tbnz	w0, #31, 41236c <ferror@plt+0xfc9c>
  412310:	ldr	w1, [sp, #124]
  412314:	cmp	x1, x25
  412318:	b.cs	41236c <ferror@plt+0xfc9c>  // b.hs, b.nlast
  41231c:	add	x1, x23, x1
  412320:	mov	x0, x24
  412324:	bl	402410 <strcmp@plt>
  412328:	str	w0, [sp, #108]
  41232c:	cbnz	w0, 41236c <ferror@plt+0xfc9c>
  412330:	ldr	x1, [sp, #128]
  412334:	mov	x0, x19
  412338:	bl	411e0c <ferror@plt+0xf73c>
  41233c:	str	x0, [x21]
  412340:	ldr	w2, [sp, #108]
  412344:	ldr	x0, [sp, #136]
  412348:	str	x0, [x22]
  41234c:	mov	w0, w2
  412350:	ldp	x19, x20, [sp, #16]
  412354:	ldp	x21, x22, [sp, #32]
  412358:	ldp	x23, x24, [sp, #48]
  41235c:	ldp	x25, x26, [sp, #64]
  412360:	ldp	x27, x28, [sp, #80]
  412364:	ldp	x29, x30, [sp], #144
  412368:	ret
  41236c:	add	w20, w20, #0x1
  412370:	and	w20, w20, #0xffff
  412374:	b	4122e0 <ferror@plt+0xfc10>
  412378:	stp	x29, x30, [sp, #-80]!
  41237c:	mov	x29, sp
  412380:	stp	x19, x20, [sp, #16]
  412384:	add	x3, sp, #0x40
  412388:	stp	x21, x22, [sp, #32]
  41238c:	stp	x23, x24, [sp, #48]
  412390:	mov	x23, x2
  412394:	str	xzr, [x2]
  412398:	add	x2, sp, #0x48
  41239c:	bl	412290 <ferror@plt+0xfbc0>
  4123a0:	tbnz	w0, #31, 4123b0 <ferror@plt+0xfce0>
  4123a4:	ldr	x21, [sp, #72]
  4123a8:	cbnz	x21, 4123c4 <ferror@plt+0xfcf4>
  4123ac:	mov	w0, #0x0                   	// #0
  4123b0:	ldp	x19, x20, [sp, #16]
  4123b4:	ldp	x21, x22, [sp, #32]
  4123b8:	ldp	x23, x24, [sp, #48]
  4123bc:	ldp	x29, x30, [sp], #80
  4123c0:	ret
  4123c4:	ldr	x0, [sp, #64]
  4123c8:	cbz	x0, 4123ac <ferror@plt+0xfcdc>
  4123cc:	ldrb	w0, [x21]
  4123d0:	ldr	x20, [sp, #64]
  4123d4:	cmp	x20, #0x1
  4123d8:	cbz	w0, 41243c <ferror@plt+0xfd6c>
  4123dc:	b.ls	4123ac <ferror@plt+0xfcdc>  // b.plast
  4123e0:	mov	x19, #0x0                   	// #0
  4123e4:	mov	x0, #0x0                   	// #0
  4123e8:	ldrb	w1, [x21, x0]
  4123ec:	cbz	w1, 41245c <ferror@plt+0xfd8c>
  4123f0:	add	x0, x0, #0x1
  4123f4:	cmp	x0, x20
  4123f8:	b.cc	4123e8 <ferror@plt+0xfd18>  // b.lo, b.ul, b.last
  4123fc:	add	x0, x21, x0
  412400:	ldurb	w0, [x0, #-1]
  412404:	cbz	w0, 41240c <ferror@plt+0xfd3c>
  412408:	add	x19, x19, #0x1
  41240c:	add	x1, x20, #0x1
  412410:	add	x0, x19, #0x1
  412414:	lsl	x22, x0, #3
  412418:	add	x0, x1, x0, lsl #3
  41241c:	bl	402220 <malloc@plt>
  412420:	str	x0, [x23]
  412424:	mov	x24, x0
  412428:	cbnz	x0, 41246c <ferror@plt+0xfd9c>
  41242c:	bl	402620 <__errno_location@plt>
  412430:	ldr	w0, [x0]
  412434:	neg	w0, w0
  412438:	b	4123b0 <ferror@plt+0xfce0>
  41243c:	b.ls	4123ac <ferror@plt+0xfcdc>  // b.plast
  412440:	sub	x20, x20, #0x1
  412444:	add	x21, x21, #0x1
  412448:	str	x20, [sp, #64]
  41244c:	b	4123cc <ferror@plt+0xfcfc>
  412450:	add	x0, x0, #0x1
  412454:	ldrb	w1, [x21, x0]
  412458:	cbnz	w1, 412464 <ferror@plt+0xfd94>
  41245c:	cmp	x0, x20
  412460:	b.cc	412450 <ferror@plt+0xfd80>  // b.lo, b.ul, b.last
  412464:	add	x19, x19, #0x1
  412468:	b	4123f4 <ferror@plt+0xfd24>
  41246c:	add	x22, x0, x22
  412470:	mov	x2, x20
  412474:	mov	x1, x21
  412478:	mov	x0, x22
  41247c:	bl	402060 <memcpy@plt>
  412480:	strb	wzr, [x22, x20]
  412484:	mov	x0, #0x1                   	// #1
  412488:	stur	xzr, [x22, #-8]
  41248c:	mov	x2, #0x0                   	// #0
  412490:	str	x22, [x24]
  412494:	cmp	x0, x19
  412498:	b.cs	4124a4 <ferror@plt+0xfdd4>  // b.hs, b.nlast
  41249c:	cmp	x2, x20
  4124a0:	b.cc	4124ac <ferror@plt+0xfddc>  // b.lo, b.ul, b.last
  4124a4:	mov	w0, w19
  4124a8:	b	4123b0 <ferror@plt+0xfce0>
  4124ac:	ldrb	w1, [x22, x2]
  4124b0:	cbz	w1, 4124c0 <ferror@plt+0xfdf0>
  4124b4:	add	x2, x2, #0x1
  4124b8:	b	412494 <ferror@plt+0xfdc4>
  4124bc:	add	x2, x2, #0x1
  4124c0:	ldrb	w1, [x21, x2]
  4124c4:	cbnz	w1, 4124d0 <ferror@plt+0xfe00>
  4124c8:	cmp	x2, x20
  4124cc:	b.ne	4124bc <ferror@plt+0xfdec>  // b.any
  4124d0:	add	x1, x22, x2
  4124d4:	str	x1, [x24, x0, lsl #3]
  4124d8:	add	x0, x0, #0x1
  4124dc:	b	412494 <ferror@plt+0xfdc4>
  4124e0:	stp	x29, x30, [sp, #-112]!
  4124e4:	mov	x29, sp
  4124e8:	stp	x23, x24, [sp, #48]
  4124ec:	mov	x24, x1
  4124f0:	ldr	w1, [x0, #24]
  4124f4:	stp	x19, x20, [sp, #16]
  4124f8:	mov	x23, x0
  4124fc:	add	x3, sp, #0x60
  412500:	tst	x1, #0x2
  412504:	stp	x21, x22, [sp, #32]
  412508:	mov	x1, #0x8                   	// #8
  41250c:	stp	x25, x26, [sp, #64]
  412510:	add	x2, sp, #0x68
  412514:	mov	x25, #0x4                   	// #4
  412518:	stp	x27, x28, [sp, #80]
  41251c:	csel	x25, x25, x1, ne  // ne = any
  412520:	adrp	x1, 417000 <ferror@plt+0x14930>
  412524:	str	xzr, [x24]
  412528:	add	x1, x1, #0xe28
  41252c:	bl	412290 <ferror@plt+0xfbc0>
  412530:	mov	w20, w0
  412534:	tbnz	w0, #31, 412598 <ferror@plt+0xfec8>
  412538:	ldr	x22, [sp, #104]
  41253c:	cbz	x22, 412670 <ferror@plt+0xffa0>
  412540:	ldr	x19, [sp, #96]
  412544:	cbz	x19, 412670 <ferror@plt+0xffa0>
  412548:	ands	x21, x19, #0x3f
  41254c:	b.ne	412678 <ferror@plt+0xffa8>  // b.any
  412550:	ldr	x0, [x23]
  412554:	lsr	x19, x19, #6
  412558:	mov	w20, w19
  41255c:	mov	w26, #0x0                   	// #0
  412560:	sub	x22, x22, x0
  412564:	add	x27, x25, x22
  412568:	cmp	w26, w20
  41256c:	b.lt	4125b8 <ferror@plt+0xfee8>  // b.tstop
  412570:	mov	w0, #0x18                  	// #24
  412574:	smull	x19, w19, w0
  412578:	add	x0, x19, x21
  41257c:	bl	402220 <malloc@plt>
  412580:	str	x0, [x24]
  412584:	mov	x21, x0
  412588:	cbnz	x0, 4125ec <ferror@plt+0xff1c>
  41258c:	bl	402620 <__errno_location@plt>
  412590:	ldr	w20, [x0]
  412594:	neg	w20, w20
  412598:	mov	w0, w20
  41259c:	ldp	x19, x20, [sp, #16]
  4125a0:	ldp	x21, x22, [sp, #32]
  4125a4:	ldp	x23, x24, [sp, #48]
  4125a8:	ldp	x25, x26, [sp, #64]
  4125ac:	ldp	x27, x28, [sp, #80]
  4125b0:	ldp	x29, x30, [sp], #112
  4125b4:	ret
  4125b8:	mov	x1, x27
  4125bc:	mov	x0, x23
  4125c0:	bl	411e0c <ferror@plt+0xf73c>
  4125c4:	ldrb	w1, [x0]
  4125c8:	cmp	w1, #0x2e
  4125cc:	b.ne	4125d4 <ferror@plt+0xff04>  // b.any
  4125d0:	add	x0, x0, #0x1
  4125d4:	bl	4020a0 <strlen@plt>
  4125d8:	add	x0, x0, #0x1
  4125dc:	add	x21, x21, x0
  4125e0:	add	w26, w26, #0x1
  4125e4:	add	x27, x27, #0x40
  4125e8:	b	412568 <ferror@plt+0xfe98>
  4125ec:	add	x19, x0, x19
  4125f0:	mov	w28, #0x0                   	// #0
  4125f4:	mov	w27, #0x55                  	// #85
  4125f8:	cmp	w28, w20
  4125fc:	b.ge	412598 <ferror@plt+0xfec8>  // b.tcont
  412600:	mov	w2, w25
  412604:	mov	x1, x22
  412608:	mov	x0, x23
  41260c:	bl	411e4c <ferror@plt+0xf77c>
  412610:	add	x1, x22, x25
  412614:	mov	x26, x0
  412618:	mov	x0, x23
  41261c:	bl	411e0c <ferror@plt+0xf73c>
  412620:	mov	x24, x0
  412624:	ldrb	w0, [x0]
  412628:	cmp	w0, #0x2e
  41262c:	b.ne	412634 <ferror@plt+0xff64>  // b.any
  412630:	add	x24, x24, #0x1
  412634:	str	x26, [x21]
  412638:	mov	x0, x24
  41263c:	str	w27, [x21, #8]
  412640:	add	w28, w28, #0x1
  412644:	str	x19, [x21, #16]
  412648:	add	x22, x22, #0x40
  41264c:	add	x21, x21, #0x18
  412650:	bl	4020a0 <strlen@plt>
  412654:	add	x26, x0, #0x1
  412658:	mov	x2, x26
  41265c:	mov	x0, x19
  412660:	mov	x1, x24
  412664:	add	x19, x19, x26
  412668:	bl	402060 <memcpy@plt>
  41266c:	b	4125f8 <ferror@plt+0xff28>
  412670:	mov	w20, #0x0                   	// #0
  412674:	b	412598 <ferror@plt+0xfec8>
  412678:	mov	w20, #0xffffffea            	// #-22
  41267c:	b	412598 <ferror@plt+0xfec8>
  412680:	stp	x29, x30, [sp, #-128]!
  412684:	mov	x29, sp
  412688:	stp	x23, x24, [sp, #48]
  41268c:	mov	x23, x1
  412690:	ldp	x24, x1, [x0, #56]
  412694:	stp	x19, x20, [sp, #16]
  412698:	mov	x19, x0
  41269c:	stp	x21, x22, [sp, #32]
  4126a0:	mov	w20, #0x1                   	// #1
  4126a4:	stp	x25, x26, [sp, #64]
  4126a8:	add	x25, sp, #0x6c
  4126ac:	add	x26, sp, #0x78
  4126b0:	str	x27, [sp, #80]
  4126b4:	bl	411e0c <ferror@plt+0xf73c>
  4126b8:	add	x27, sp, #0x70
  4126bc:	mov	x22, x0
  4126c0:	ldrh	w0, [x19, #40]
  4126c4:	cmp	w0, w20
  4126c8:	b.hi	4126f0 <ferror@plt+0x10020>  // b.pmore
  4126cc:	mov	w21, #0xfffffffe            	// #-2
  4126d0:	mov	w0, w21
  4126d4:	ldp	x19, x20, [sp, #16]
  4126d8:	ldp	x21, x22, [sp, #32]
  4126dc:	ldp	x23, x24, [sp, #48]
  4126e0:	ldp	x25, x26, [sp, #64]
  4126e4:	ldr	x27, [sp, #80]
  4126e8:	ldp	x29, x30, [sp], #128
  4126ec:	ret
  4126f0:	mov	x4, x25
  4126f4:	mov	x3, x26
  4126f8:	mov	x2, x27
  4126fc:	mov	w1, w20
  412700:	mov	x0, x19
  412704:	bl	411f50 <ferror@plt+0xf880>
  412708:	tbnz	w0, #31, 41279c <ferror@plt+0x100cc>
  41270c:	ldr	w1, [sp, #108]
  412710:	cmp	x1, x24
  412714:	b.cs	41279c <ferror@plt+0x100cc>  // b.hs, b.nlast
  412718:	add	x1, x22, x1
  41271c:	mov	x0, x23
  412720:	bl	402410 <strcmp@plt>
  412724:	mov	w21, w0
  412728:	cbnz	w0, 41279c <ferror@plt+0x100cc>
  41272c:	mov	w1, w20
  412730:	mov	x0, x19
  412734:	bl	411edc <ferror@plt+0xf80c>
  412738:	ldr	w25, [x19, #24]
  41273c:	ldr	x26, [x19]
  412740:	mov	x20, #0x4                   	// #4
  412744:	tst	x25, #0x2
  412748:	sub	x23, x0, x26
  41274c:	mov	x0, #0x8                   	// #8
  412750:	add	x23, x23, #0x8
  412754:	csel	x20, x20, x0, ne  // ne = any
  412758:	mov	w2, w20
  41275c:	mov	x1, x23
  412760:	mov	x0, x19
  412764:	bl	411e4c <ferror@plt+0xf77c>
  412768:	ldr	x27, [x19, #16]
  41276c:	and	x22, x0, #0xfffffffffffffffd
  412770:	add	x0, x23, x20
  412774:	cmp	x0, x27
  412778:	b.ls	4127a8 <ferror@plt+0x100d8>  // b.plast
  41277c:	adrp	x3, 418000 <ferror@plt+0x15930>
  412780:	adrp	x1, 418000 <ferror@plt+0x15930>
  412784:	adrp	x0, 418000 <ferror@plt+0x15930>
  412788:	add	x3, x3, #0x44e
  41278c:	add	x1, x1, #0x398
  412790:	add	x0, x0, #0x3c1
  412794:	mov	w2, #0xa8                  	// #168
  412798:	bl	402610 <__assert_fail@plt>
  41279c:	add	w20, w20, #0x1
  4127a0:	and	w20, w20, #0xffff
  4127a4:	b	4126c0 <ferror@plt+0xfff0>
  4127a8:	ldr	x0, [x19, #8]
  4127ac:	cbnz	x0, 4127e4 <ferror@plt+0x10114>
  4127b0:	mov	x0, x27
  4127b4:	bl	402220 <malloc@plt>
  4127b8:	str	x0, [x19, #8]
  4127bc:	mov	x24, x0
  4127c0:	cbnz	x0, 4127d4 <ferror@plt+0x10104>
  4127c4:	bl	402620 <__errno_location@plt>
  4127c8:	ldr	w21, [x0]
  4127cc:	neg	w21, w21
  4127d0:	b	4126d0 <ferror@plt+0x10000>
  4127d4:	mov	x2, x27
  4127d8:	mov	x1, x26
  4127dc:	bl	402060 <memcpy@plt>
  4127e0:	str	x24, [x19]
  4127e4:	ldr	x0, [x19, #8]
  4127e8:	add	x23, x0, x23
  4127ec:	tbz	w25, #4, 412808 <ferror@plt+0x10138>
  4127f0:	add	x20, x23, x20
  4127f4:	strb	w22, [x20, #-1]!
  4127f8:	lsr	x22, x22, #8
  4127fc:	cmp	x20, x23
  412800:	b.ne	4127f4 <ferror@plt+0x10124>  // b.any
  412804:	b	4126d0 <ferror@plt+0x10000>
  412808:	mov	x0, #0x0                   	// #0
  41280c:	strb	w22, [x23, x0]
  412810:	add	x0, x0, #0x1
  412814:	lsr	x22, x22, #8
  412818:	cmp	x20, x0
  41281c:	b.ne	41280c <ferror@plt+0x1013c>  // b.any
  412820:	b	4126d0 <ferror@plt+0x10000>
  412824:	stp	x29, x30, [sp, #-96]!
  412828:	adrp	x1, 418000 <ferror@plt+0x15930>
  41282c:	add	x1, x1, #0x36
  412830:	mov	x29, sp
  412834:	add	x3, sp, #0x50
  412838:	add	x2, sp, #0x58
  41283c:	stp	x19, x20, [sp, #16]
  412840:	stp	x21, x22, [sp, #32]
  412844:	mov	x22, x0
  412848:	stp	x23, x24, [sp, #48]
  41284c:	str	x25, [sp, #64]
  412850:	bl	412290 <ferror@plt+0xfbc0>
  412854:	mov	w19, w0
  412858:	tbnz	w0, #31, 412868 <ferror@plt+0x10198>
  41285c:	ldr	x23, [sp, #88]
  412860:	cbnz	x23, 412884 <ferror@plt+0x101b4>
  412864:	mov	w19, #0x0                   	// #0
  412868:	mov	w0, w19
  41286c:	ldp	x19, x20, [sp, #16]
  412870:	ldp	x21, x22, [sp, #32]
  412874:	ldp	x23, x24, [sp, #48]
  412878:	ldr	x25, [sp, #64]
  41287c:	ldp	x29, x30, [sp], #96
  412880:	ret
  412884:	ldr	x0, [sp, #80]
  412888:	cbz	x0, 412864 <ferror@plt+0x10194>
  41288c:	ldrb	w0, [x23]
  412890:	ldr	x21, [sp, #80]
  412894:	cmp	x21, #0x1
  412898:	cbz	w0, 412908 <ferror@plt+0x10238>
  41289c:	b.ls	412864 <ferror@plt+0x10194>  // b.plast
  4128a0:	adrp	x25, 418000 <ferror@plt+0x15930>
  4128a4:	add	x25, x25, #0x412
  4128a8:	mov	x20, #0x0                   	// #0
  4128ac:	ldrb	w0, [x23, x20]
  4128b0:	add	x24, x23, x20
  4128b4:	cbz	w0, 4128f4 <ferror@plt+0x10224>
  4128b8:	add	x0, x20, #0x1
  4128bc:	cmp	x21, x0
  4128c0:	b.ls	4128f4 <ferror@plt+0x10224>  // b.plast
  4128c4:	add	x0, x20, #0x9
  4128c8:	cmp	x0, x21
  4128cc:	b.cs	4128f4 <ferror@plt+0x10224>  // b.hs, b.nlast
  4128d0:	mov	x1, x25
  4128d4:	mov	x0, x24
  4128d8:	mov	x2, #0x9                   	// #9
  4128dc:	bl	402240 <strncmp@plt>
  4128e0:	mov	w19, w0
  4128e4:	cbz	w0, 41291c <ferror@plt+0x1024c>
  4128e8:	mov	x0, x24
  4128ec:	bl	4020a0 <strlen@plt>
  4128f0:	add	x20, x20, x0
  4128f4:	add	x20, x20, #0x1
  4128f8:	cmp	x21, x20
  4128fc:	b.hi	4128ac <ferror@plt+0x101dc>  // b.pmore
  412900:	mov	w19, #0xfffffffe            	// #-2
  412904:	b	412868 <ferror@plt+0x10198>
  412908:	b.ls	412864 <ferror@plt+0x10194>  // b.plast
  41290c:	sub	x21, x21, #0x1
  412910:	add	x23, x23, #0x1
  412914:	str	x21, [sp, #80]
  412918:	b	41288c <ferror@plt+0x101bc>
  41291c:	ldp	x21, x0, [x22]
  412920:	sub	x25, x24, x21
  412924:	cbnz	x0, 412960 <ferror@plt+0x10290>
  412928:	ldr	x23, [x22, #16]
  41292c:	mov	x0, x23
  412930:	bl	402220 <malloc@plt>
  412934:	str	x0, [x22, #8]
  412938:	mov	x20, x0
  41293c:	cbnz	x0, 412950 <ferror@plt+0x10280>
  412940:	bl	402620 <__errno_location@plt>
  412944:	ldr	w19, [x0]
  412948:	neg	w19, w19
  41294c:	b	412868 <ferror@plt+0x10198>
  412950:	mov	x2, x23
  412954:	mov	x1, x21
  412958:	bl	402060 <memcpy@plt>
  41295c:	str	x20, [x22]
  412960:	mov	x0, x24
  412964:	bl	4020a0 <strlen@plt>
  412968:	ldr	x3, [x22, #8]
  41296c:	mov	x2, x0
  412970:	mov	w1, #0x0                   	// #0
  412974:	add	x0, x3, x25
  412978:	bl	402260 <memset@plt>
  41297c:	b	412868 <ferror@plt+0x10198>
  412980:	stp	x29, x30, [sp, #-224]!
  412984:	mov	x29, sp
  412988:	add	x3, sp, #0xb0
  41298c:	add	x2, sp, #0xc0
  412990:	stp	x19, x20, [sp, #16]
  412994:	mov	x19, x0
  412998:	stp	x21, x22, [sp, #32]
  41299c:	stp	x23, x24, [sp, #48]
  4129a0:	stp	x25, x26, [sp, #64]
  4129a4:	mov	x25, x1
  4129a8:	adrp	x1, 418000 <ferror@plt+0x15930>
  4129ac:	add	x1, x1, #0x41c
  4129b0:	stp	x27, x28, [sp, #80]
  4129b4:	bl	412290 <ferror@plt+0xfbc0>
  4129b8:	tbnz	w0, #31, 412cdc <ferror@plt+0x1060c>
  4129bc:	adrp	x1, 418000 <ferror@plt+0x15930>
  4129c0:	add	x3, sp, #0xb8
  4129c4:	add	x2, sp, #0xc8
  4129c8:	add	x1, x1, #0x424
  4129cc:	mov	x0, x19
  4129d0:	bl	412290 <ferror@plt+0xfbc0>
  4129d4:	tbnz	w0, #31, 412cdc <ferror@plt+0x1060c>
  4129d8:	ldr	w0, [x19, #24]
  4129dc:	mov	x23, #0x10                  	// #16
  4129e0:	ldr	x22, [sp, #184]
  4129e4:	ands	w0, w0, #0x2
  4129e8:	str	w0, [sp, #108]
  4129ec:	mov	x0, #0x18                  	// #24
  4129f0:	csel	x23, x23, x0, ne  // ne = any
  4129f4:	udiv	x0, x22, x23
  4129f8:	msub	x22, x0, x23, x22
  4129fc:	cbnz	x22, 412cdc <ferror@plt+0x1060c>
  412a00:	ldp	x1, x20, [sp, #192]
  412a04:	str	w0, [sp, #152]
  412a08:	ldr	x0, [x19]
  412a0c:	adrp	x27, 418000 <ferror@plt+0x15930>
  412a10:	ldr	x28, [sp, #176]
  412a14:	add	x27, x27, #0x47e
  412a18:	sub	x20, x20, x0
  412a1c:	sub	x1, x1, x0
  412a20:	add	x20, x20, x23
  412a24:	mov	w21, #0x0                   	// #0
  412a28:	mov	x24, x20
  412a2c:	mov	w26, #0x1                   	// #1
  412a30:	str	x1, [sp, #120]
  412a34:	ldr	w0, [sp, #152]
  412a38:	cmp	w26, w0
  412a3c:	b.lt	412a70 <ferror@plt+0x103a0>  // b.tstop
  412a40:	cbz	w21, 412cdc <ferror@plt+0x1060c>
  412a44:	mov	w0, #0x18                  	// #24
  412a48:	smull	x21, w21, w0
  412a4c:	add	x0, x21, x22
  412a50:	bl	402220 <malloc@plt>
  412a54:	str	x0, [x25]
  412a58:	mov	x24, x0
  412a5c:	cbnz	x0, 412ad4 <ferror@plt+0x10404>
  412a60:	bl	402620 <__errno_location@plt>
  412a64:	ldr	w5, [x0]
  412a68:	neg	w28, w5
  412a6c:	b	412b14 <ferror@plt+0x10444>
  412a70:	mov	x1, x24
  412a74:	mov	x0, x19
  412a78:	mov	w2, #0x4                   	// #4
  412a7c:	bl	411e4c <ferror@plt+0xf77c>
  412a80:	mov	w1, w0
  412a84:	cmp	x28, w0, uxtw
  412a88:	b.ls	412cdc <ferror@plt+0x1060c>  // b.plast
  412a8c:	ldr	x0, [sp, #120]
  412a90:	add	x1, x1, x0
  412a94:	mov	x0, x19
  412a98:	bl	411e0c <ferror@plt+0xf73c>
  412a9c:	str	x0, [sp, #112]
  412aa0:	mov	x1, x27
  412aa4:	mov	x2, #0x6                   	// #6
  412aa8:	bl	402240 <strncmp@plt>
  412aac:	cbnz	w0, 412ac8 <ferror@plt+0x103f8>
  412ab0:	ldr	x3, [sp, #112]
  412ab4:	add	x22, x22, #0x1
  412ab8:	add	w21, w21, #0x1
  412abc:	add	x0, x3, #0x6
  412ac0:	bl	4020a0 <strlen@plt>
  412ac4:	add	x22, x22, x0
  412ac8:	add	w26, w26, #0x1
  412acc:	add	x24, x24, x23
  412ad0:	b	412a34 <ferror@plt+0x10364>
  412ad4:	add	x21, x0, x21
  412ad8:	mov	w0, #0x1                   	// #1
  412adc:	str	w0, [sp, #108]
  412ae0:	adrp	x0, 418000 <ferror@plt+0x15930>
  412ae4:	add	x0, x0, #0x47e
  412ae8:	str	x0, [sp, #128]
  412aec:	adrp	x0, 418000 <ferror@plt+0x15930>
  412af0:	add	x0, x0, #0x43e
  412af4:	mov	w28, #0x0                   	// #0
  412af8:	str	x0, [sp, #136]
  412afc:	add	x0, sp, #0xac
  412b00:	str	x0, [sp, #144]
  412b04:	ldr	w0, [sp, #108]
  412b08:	ldr	w1, [sp, #152]
  412b0c:	cmp	w0, w1
  412b10:	b.lt	412b34 <ferror@plt+0x10464>  // b.tstop
  412b14:	mov	w0, w28
  412b18:	ldp	x19, x20, [sp, #16]
  412b1c:	ldp	x21, x22, [sp, #32]
  412b20:	ldp	x23, x24, [sp, #48]
  412b24:	ldp	x25, x26, [sp, #64]
  412b28:	ldp	x27, x28, [sp, #80]
  412b2c:	ldp	x29, x30, [sp], #224
  412b30:	ret
  412b34:	ldr	w0, [x19, #24]
  412b38:	add	x22, x20, #0x4
  412b3c:	mov	x1, x20
  412b40:	mov	w2, #0x4                   	// #4
  412b44:	tbz	w0, #1, 412c8c <ferror@plt+0x105bc>
  412b48:	mov	x0, x19
  412b4c:	bl	411e4c <ferror@plt+0xf77c>
  412b50:	mov	x1, x22
  412b54:	mov	w2, #0x4                   	// #4
  412b58:	mov	w25, w0
  412b5c:	mov	x0, x19
  412b60:	bl	411e4c <ferror@plt+0xf77c>
  412b64:	mov	x27, x0
  412b68:	add	x1, x20, #0xc
  412b6c:	mov	w2, #0x1                   	// #1
  412b70:	mov	x0, x19
  412b74:	bl	411e4c <ferror@plt+0xf77c>
  412b78:	add	x1, x20, #0xe
  412b7c:	and	w22, w0, #0xff
  412b80:	mov	w2, #0x2                   	// #2
  412b84:	mov	x0, x19
  412b88:	bl	411e4c <ferror@plt+0xf77c>
  412b8c:	and	w7, w0, #0xffff
  412b90:	str	w7, [sp, #156]
  412b94:	ldr	x0, [sp, #120]
  412b98:	add	x1, x0, w25, uxtw
  412b9c:	mov	x0, x19
  412ba0:	bl	411e0c <ferror@plt+0xf73c>
  412ba4:	mov	x25, x0
  412ba8:	ldr	x1, [sp, #128]
  412bac:	mov	x2, #0x6                   	// #6
  412bb0:	bl	402240 <strncmp@plt>
  412bb4:	cbnz	w0, 412c78 <ferror@plt+0x105a8>
  412bb8:	mov	w26, #0x18                  	// #24
  412bbc:	ldr	w7, [sp, #156]
  412bc0:	add	x25, x25, #0x6
  412bc4:	lsr	w22, w22, #4
  412bc8:	smull	x26, w28, w26
  412bcc:	cmp	w7, #0x0
  412bd0:	add	x0, x24, x26
  412bd4:	str	x0, [sp, #112]
  412bd8:	mov	w0, #0xfff1                	// #65521
  412bdc:	ccmp	w7, w0, #0x4, ne  // ne = any
  412be0:	b.eq	412c28 <ferror@plt+0x10558>  // b.none
  412be4:	ldr	x4, [sp, #144]
  412be8:	add	x3, sp, #0xd8
  412bec:	add	x2, sp, #0xd0
  412bf0:	mov	w1, w7
  412bf4:	mov	x0, x19
  412bf8:	bl	411f50 <ferror@plt+0xf880>
  412bfc:	tbnz	w0, #31, 412ccc <ferror@plt+0x105fc>
  412c00:	ldr	x0, [sp, #216]
  412c04:	sub	x0, x0, #0x4
  412c08:	cmp	x27, x0
  412c0c:	b.hi	412ccc <ferror@plt+0x105fc>  // b.pmore
  412c10:	ldr	x1, [sp, #208]
  412c14:	mov	x0, x19
  412c18:	mov	w2, #0x4                   	// #4
  412c1c:	add	x1, x27, x1
  412c20:	bl	411e4c <ferror@plt+0xf77c>
  412c24:	mov	x27, x0
  412c28:	str	x27, [x24, x26]
  412c2c:	cmp	w22, #0x2
  412c30:	b.hi	412cd4 <ferror@plt+0x10604>  // b.pmore
  412c34:	ldr	x0, [sp, #136]
  412c38:	and	x22, x22, #0xff
  412c3c:	ldrb	w0, [x0, x22]
  412c40:	ldr	x1, [sp, #112]
  412c44:	add	w28, w28, #0x1
  412c48:	str	w0, [x1, #8]
  412c4c:	mov	x0, x25
  412c50:	str	x21, [x1, #16]
  412c54:	bl	4020a0 <strlen@plt>
  412c58:	mov	x22, x0
  412c5c:	mov	x2, x0
  412c60:	mov	x1, x25
  412c64:	mov	x0, x21
  412c68:	bl	402060 <memcpy@plt>
  412c6c:	strb	wzr, [x21, x22]
  412c70:	add	x22, x22, #0x1
  412c74:	add	x21, x21, x22
  412c78:	ldr	w0, [sp, #108]
  412c7c:	add	x20, x20, x23
  412c80:	add	w0, w0, #0x1
  412c84:	str	w0, [sp, #108]
  412c88:	b	412b04 <ferror@plt+0x10434>
  412c8c:	mov	x0, x19
  412c90:	bl	411e4c <ferror@plt+0xf77c>
  412c94:	add	x1, x20, #0x8
  412c98:	mov	w2, #0x8                   	// #8
  412c9c:	mov	w25, w0
  412ca0:	mov	x0, x19
  412ca4:	bl	411e4c <ferror@plt+0xf77c>
  412ca8:	mov	x27, x0
  412cac:	mov	x1, x22
  412cb0:	mov	w2, #0x1                   	// #1
  412cb4:	mov	x0, x19
  412cb8:	bl	411e4c <ferror@plt+0xf77c>
  412cbc:	add	x1, x20, #0x6
  412cc0:	and	w22, w0, #0xff
  412cc4:	mov	w2, #0x2                   	// #2
  412cc8:	b	412b84 <ferror@plt+0x104b4>
  412ccc:	mov	x27, #0xffffffffffffffff    	// #-1
  412cd0:	b	412c28 <ferror@plt+0x10558>
  412cd4:	mov	w0, #0x0                   	// #0
  412cd8:	b	412c40 <ferror@plt+0x10570>
  412cdc:	str	xzr, [x25]
  412ce0:	add	x3, sp, #0xd0
  412ce4:	add	x2, sp, #0xd8
  412ce8:	mov	x0, x19
  412cec:	adrp	x1, 418000 <ferror@plt+0x15930>
  412cf0:	add	x1, x1, #0x42c
  412cf4:	bl	412290 <ferror@plt+0xfbc0>
  412cf8:	mov	w28, w0
  412cfc:	tbnz	w0, #31, 412b14 <ferror@plt+0x10444>
  412d00:	ldr	x21, [sp, #216]
  412d04:	cbnz	x21, 412d10 <ferror@plt+0x10640>
  412d08:	mov	w28, #0x0                   	// #0
  412d0c:	b	412b14 <ferror@plt+0x10444>
  412d10:	ldr	x0, [sp, #208]
  412d14:	cbz	x0, 412d08 <ferror@plt+0x10638>
  412d18:	ldrb	w0, [x21]
  412d1c:	ldr	x20, [sp, #208]
  412d20:	cmp	x20, #0x1
  412d24:	cbz	w0, 412e40 <ferror@plt+0x10770>
  412d28:	b.ls	412d08 <ferror@plt+0x10638>  // b.plast
  412d2c:	mov	w3, #0x0                   	// #0
  412d30:	mov	x1, #0x0                   	// #0
  412d34:	mov	x0, #0x0                   	// #0
  412d38:	ldrb	w2, [x21, x0]
  412d3c:	mov	x4, x0
  412d40:	add	x0, x0, #0x1
  412d44:	cbnz	w2, 412d58 <ferror@plt+0x10688>
  412d48:	cmp	x4, x1
  412d4c:	b.eq	412d54 <ferror@plt+0x10684>  // b.none
  412d50:	add	w3, w3, #0x1
  412d54:	mov	x1, x0
  412d58:	cmp	x20, x0
  412d5c:	b.ne	412d38 <ferror@plt+0x10668>  // b.any
  412d60:	cmp	w2, #0x0
  412d64:	mov	w24, #0x18                  	// #24
  412d68:	cinc	w3, w3, ne  // ne = any
  412d6c:	add	x0, x20, #0x1
  412d70:	smull	x19, w3, w24
  412d74:	add	x0, x0, x19
  412d78:	bl	402220 <malloc@plt>
  412d7c:	str	x0, [x25]
  412d80:	mov	x22, x0
  412d84:	cbz	x0, 412a60 <ferror@plt+0x10390>
  412d88:	add	x3, x0, x19
  412d8c:	mov	w28, #0x0                   	// #0
  412d90:	mov	x1, #0x0                   	// #0
  412d94:	mov	x23, #0x0                   	// #0
  412d98:	mov	w25, #0x47                  	// #71
  412d9c:	ldrb	w0, [x21, x23]
  412da0:	mov	x19, x23
  412da4:	add	x23, x23, #0x1
  412da8:	cbnz	w0, 412df0 <ferror@plt+0x10720>
  412dac:	cmp	x19, x1
  412db0:	b.eq	412dec <ferror@plt+0x1071c>  // b.none
  412db4:	smull	x2, w28, w24
  412db8:	sub	x19, x19, x1
  412dbc:	add	x1, x21, x1
  412dc0:	add	w28, w28, #0x1
  412dc4:	add	x0, x22, x2
  412dc8:	str	xzr, [x22, x2]
  412dcc:	mov	x2, x19
  412dd0:	str	w25, [x0, #8]
  412dd4:	str	x3, [x0, #16]
  412dd8:	mov	x0, x3
  412ddc:	bl	402060 <memcpy@plt>
  412de0:	strb	wzr, [x0, x19]
  412de4:	add	x19, x19, #0x1
  412de8:	add	x3, x0, x19
  412dec:	mov	x1, x23
  412df0:	cmp	x20, x23
  412df4:	b.ne	412d9c <ferror@plt+0x106cc>  // b.any
  412df8:	add	x0, x21, x20
  412dfc:	ldurb	w0, [x0, #-1]
  412e00:	cbz	w0, 412b14 <ferror@plt+0x10444>
  412e04:	mov	w0, #0x18                  	// #24
  412e08:	sub	x20, x20, x1
  412e0c:	add	x1, x21, x1
  412e10:	smull	x0, w28, w0
  412e14:	add	w28, w28, #0x1
  412e18:	add	x2, x22, x0
  412e1c:	str	xzr, [x22, x0]
  412e20:	mov	w0, #0x47                  	// #71
  412e24:	str	w0, [x2, #8]
  412e28:	mov	x0, x3
  412e2c:	str	x3, [x2, #16]
  412e30:	mov	x2, x20
  412e34:	bl	402060 <memcpy@plt>
  412e38:	strb	wzr, [x0, x20]
  412e3c:	b	412b14 <ferror@plt+0x10444>
  412e40:	b.ls	412d08 <ferror@plt+0x10638>  // b.plast
  412e44:	sub	x20, x20, #0x1
  412e48:	add	x21, x21, #0x1
  412e4c:	str	x20, [sp, #208]
  412e50:	b	412d18 <ferror@plt+0x10648>
  412e54:	stp	x29, x30, [sp, #-256]!
  412e58:	mov	x29, sp
  412e5c:	add	x3, sp, #0xd0
  412e60:	add	x2, sp, #0xe8
  412e64:	stp	x19, x20, [sp, #16]
  412e68:	mov	x19, x0
  412e6c:	stp	x21, x22, [sp, #32]
  412e70:	stp	x23, x24, [sp, #48]
  412e74:	stp	x25, x26, [sp, #64]
  412e78:	stp	x27, x28, [sp, #80]
  412e7c:	str	x1, [sp, #168]
  412e80:	adrp	x1, 417000 <ferror@plt+0x14930>
  412e84:	add	x1, x1, #0xe28
  412e88:	bl	412290 <ferror@plt+0xfbc0>
  412e8c:	tbz	w0, #31, 412ee0 <ferror@plt+0x10810>
  412e90:	str	xzr, [sp, #112]
  412e94:	str	xzr, [sp, #128]
  412e98:	str	xzr, [sp, #208]
  412e9c:	str	xzr, [sp, #232]
  412ea0:	adrp	x1, 418000 <ferror@plt+0x15930>
  412ea4:	add	x3, sp, #0xd8
  412ea8:	add	x2, sp, #0xf0
  412eac:	add	x1, x1, #0x41c
  412eb0:	mov	x0, x19
  412eb4:	bl	412290 <ferror@plt+0xfbc0>
  412eb8:	tbz	w0, #31, 412f18 <ferror@plt+0x10848>
  412ebc:	mov	w20, #0xffffffea            	// #-22
  412ec0:	mov	w0, w20
  412ec4:	ldp	x19, x20, [sp, #16]
  412ec8:	ldp	x21, x22, [sp, #32]
  412ecc:	ldp	x23, x24, [sp, #48]
  412ed0:	ldp	x25, x26, [sp, #64]
  412ed4:	ldp	x27, x28, [sp, #80]
  412ed8:	ldp	x29, x30, [sp], #256
  412edc:	ret
  412ee0:	ldr	w0, [x19, #24]
  412ee4:	mov	x1, #0x4                   	// #4
  412ee8:	tst	x0, #0x2
  412eec:	mov	x0, #0x8                   	// #8
  412ef0:	csel	x0, x1, x0, ne  // ne = any
  412ef4:	str	x0, [sp, #128]
  412ef8:	ldr	x0, [sp, #208]
  412efc:	tst	x0, #0x3f
  412f00:	b.eq	412f0c <ferror@plt+0x1083c>  // b.none
  412f04:	str	xzr, [sp, #208]
  412f08:	str	xzr, [sp, #232]
  412f0c:	mov	x0, #0x40                  	// #64
  412f10:	str	x0, [sp, #112]
  412f14:	b	412ea0 <ferror@plt+0x107d0>
  412f18:	adrp	x1, 418000 <ferror@plt+0x15930>
  412f1c:	add	x3, sp, #0xe0
  412f20:	add	x2, sp, #0xf8
  412f24:	add	x1, x1, #0x424
  412f28:	mov	x0, x19
  412f2c:	bl	412290 <ferror@plt+0xfbc0>
  412f30:	tbnz	w0, #31, 412ebc <ferror@plt+0x107ec>
  412f34:	ldr	w0, [x19, #24]
  412f38:	mov	x1, #0x10                  	// #16
  412f3c:	ands	w0, w0, #0x2
  412f40:	str	w0, [sp, #140]
  412f44:	mov	x0, #0x18                  	// #24
  412f48:	csel	x0, x1, x0, ne  // ne = any
  412f4c:	str	x0, [sp, #120]
  412f50:	ldr	x0, [sp, #224]
  412f54:	ldr	x1, [sp, #120]
  412f58:	udiv	x22, x0, x1
  412f5c:	msub	x0, x22, x1, x0
  412f60:	str	x0, [sp, #104]
  412f64:	cbnz	x0, 412ebc <ferror@plt+0x107ec>
  412f68:	ldr	x28, [sp, #208]
  412f6c:	cbz	x28, 412f98 <ferror@plt+0x108c8>
  412f70:	ldr	x0, [sp, #112]
  412f74:	mov	x1, #0x1                   	// #1
  412f78:	udiv	x0, x28, x0
  412f7c:	str	w0, [sp, #144]
  412f80:	sxtw	x0, w0
  412f84:	bl	402290 <calloc@plt>
  412f88:	mov	x21, x0
  412f8c:	cbnz	x0, 412fa0 <ferror@plt+0x108d0>
  412f90:	mov	w20, #0xfffffff4            	// #-12
  412f94:	b	412ec0 <ferror@plt+0x107f0>
  412f98:	mov	x21, #0x0                   	// #0
  412f9c:	str	wzr, [sp, #144]
  412fa0:	ldrh	w0, [x19, #80]
  412fa4:	ldr	x20, [x19]
  412fa8:	cmp	w0, #0x2
  412fac:	cset	w1, eq  // eq = none
  412fb0:	cmp	w0, #0x2b
  412fb4:	csinc	w0, w1, wzr, ne  // ne = any
  412fb8:	str	w0, [sp, #148]
  412fbc:	ldr	x0, [sp, #240]
  412fc0:	mov	x1, #0x8                   	// #8
  412fc4:	ldr	x23, [sp, #248]
  412fc8:	sub	x0, x0, x20
  412fcc:	str	x0, [sp, #160]
  412fd0:	ldr	x0, [sp, #120]
  412fd4:	sub	x23, x23, x20
  412fd8:	str	w22, [sp, #184]
  412fdc:	add	x23, x23, x0
  412fe0:	sxtw	x0, w22
  412fe4:	bl	402290 <calloc@plt>
  412fe8:	mov	x25, x0
  412fec:	cbz	x0, 413084 <ferror@plt+0x109b4>
  412ff0:	ldr	w2, [sp, #140]
  412ff4:	mov	x1, #0x8                   	// #8
  412ff8:	ldr	x3, [sp, #232]
  412ffc:	cmp	w2, #0x0
  413000:	ldr	x0, [sp, #216]
  413004:	sub	x3, x3, x20
  413008:	mov	x22, x23
  41300c:	str	x0, [sp, #176]
  413010:	mov	x0, #0x4                   	// #4
  413014:	csel	x2, x0, x1, ne  // ne = any
  413018:	csel	w0, w1, w0, eq  // eq = none
  41301c:	mov	x24, #0x0                   	// #0
  413020:	mov	x27, #0x1                   	// #1
  413024:	mov	w20, #0x0                   	// #0
  413028:	str	x3, [sp, #96]
  41302c:	str	w0, [sp, #188]
  413030:	add	x0, x3, x2
  413034:	str	x0, [sp, #192]
  413038:	ldr	w0, [sp, #184]
  41303c:	cmp	w0, w27
  413040:	b.gt	413090 <ferror@plt+0x109c0>
  413044:	cbz	x21, 413064 <ferror@plt+0x10994>
  413048:	ldr	x1, [sp, #96]
  41304c:	mov	x22, #0x0                   	// #0
  413050:	ldr	x0, [sp, #128]
  413054:	add	x26, x0, x1
  413058:	ldr	w0, [sp, #144]
  41305c:	cmp	w0, w22
  413060:	b.gt	413200 <ferror@plt+0x10b30>
  413064:	cbnz	w20, 413234 <ferror@plt+0x10b64>
  413068:	mov	x0, x21
  41306c:	bl	402480 <free@plt>
  413070:	mov	x0, x25
  413074:	bl	402480 <free@plt>
  413078:	ldr	x0, [sp, #168]
  41307c:	str	xzr, [x0]
  413080:	b	412ec0 <ferror@plt+0x107f0>
  413084:	mov	x0, x21
  413088:	bl	402480 <free@plt>
  41308c:	b	412f90 <ferror@plt+0x108c0>
  413090:	ldr	w0, [sp, #140]
  413094:	mov	x1, x22
  413098:	mov	w2, #0x4                   	// #4
  41309c:	cbz	w0, 413118 <ferror@plt+0x10a48>
  4130a0:	mov	x0, x19
  4130a4:	bl	411e4c <ferror@plt+0xf77c>
  4130a8:	add	x1, x22, #0xe
  4130ac:	mov	w2, #0x2                   	// #2
  4130b0:	mov	w26, w0
  4130b4:	mov	x0, x19
  4130b8:	bl	411e4c <ferror@plt+0xf77c>
  4130bc:	and	w0, w0, #0xffff
  4130c0:	add	x1, x22, #0xc
  4130c4:	mov	w2, #0x1                   	// #1
  4130c8:	str	w0, [sp, #152]
  4130cc:	mov	x0, x19
  4130d0:	bl	411e4c <ferror@plt+0xf77c>
  4130d4:	and	w1, w0, #0xff
  4130d8:	ldr	w0, [sp, #152]
  4130dc:	cbnz	w0, 4131e4 <ferror@plt+0x10b14>
  4130e0:	ldr	w0, [sp, #148]
  4130e4:	cbz	w0, 4130f4 <ferror@plt+0x10a24>
  4130e8:	and	w1, w1, #0xf
  4130ec:	cmp	w1, #0xd
  4130f0:	b.eq	4131e4 <ferror@plt+0x10b14>  // b.none
  4130f4:	ldr	x0, [sp, #176]
  4130f8:	mov	w1, w26
  4130fc:	cmp	x0, w26, uxtw
  413100:	b.hi	413148 <ferror@plt+0x10a78>  // b.pmore
  413104:	mov	x0, x21
  413108:	bl	402480 <free@plt>
  41310c:	mov	x0, x25
  413110:	bl	402480 <free@plt>
  413114:	b	412ebc <ferror@plt+0x107ec>
  413118:	mov	x0, x19
  41311c:	bl	411e4c <ferror@plt+0xf77c>
  413120:	add	x1, x22, #0x6
  413124:	mov	w2, #0x2                   	// #2
  413128:	mov	w26, w0
  41312c:	mov	x0, x19
  413130:	bl	411e4c <ferror@plt+0xf77c>
  413134:	and	w0, w0, #0xffff
  413138:	add	x1, x22, #0x4
  41313c:	mov	w2, #0x1                   	// #1
  413140:	str	w0, [sp, #152]
  413144:	b	4130cc <ferror@plt+0x109fc>
  413148:	ldr	x0, [sp, #160]
  41314c:	add	x1, x1, x0
  413150:	mov	x0, x19
  413154:	bl	411e0c <ferror@plt+0xf73c>
  413158:	ldrb	w1, [x0]
  41315c:	str	x0, [sp, #152]
  413160:	cbz	w1, 4131e4 <ferror@plt+0x10b14>
  413164:	add	x24, x24, #0x1
  413168:	bl	4020a0 <strlen@plt>
  41316c:	add	w20, w20, #0x1
  413170:	add	x24, x24, x0
  413174:	mov	x26, #0x0                   	// #0
  413178:	cmp	x28, x26
  41317c:	b.hi	413188 <ferror@plt+0x10ab8>  // b.pmore
  413180:	mov	x0, #0x0                   	// #0
  413184:	b	4131e0 <ferror@plt+0x10b10>
  413188:	ldr	x0, [sp, #96]
  41318c:	add	x4, x0, x26
  413190:	str	x4, [sp, #200]
  413194:	ldr	x0, [sp, #192]
  413198:	add	x1, x0, x26
  41319c:	mov	x0, x19
  4131a0:	bl	411e0c <ferror@plt+0xf73c>
  4131a4:	mov	x1, x0
  4131a8:	ldr	x0, [sp, #152]
  4131ac:	bl	402410 <strcmp@plt>
  4131b0:	ldr	x4, [sp, #200]
  4131b4:	cbz	w0, 4131c0 <ferror@plt+0x10af0>
  4131b8:	add	x26, x26, #0x40
  4131bc:	b	413178 <ferror@plt+0x10aa8>
  4131c0:	ldrh	w2, [sp, #188]
  4131c4:	mov	x1, x4
  4131c8:	mov	x0, x19
  4131cc:	bl	411e4c <ferror@plt+0xf77c>
  4131d0:	lsr	x3, x26, #6
  4131d4:	cmp	w3, #0x0
  4131d8:	ccmp	x21, #0x0, #0x4, ge  // ge = tcont
  4131dc:	b.ne	4131f4 <ferror@plt+0x10b24>  // b.any
  4131e0:	str	x0, [x25, x27, lsl #3]
  4131e4:	ldr	x0, [sp, #120]
  4131e8:	add	x27, x27, #0x1
  4131ec:	add	x22, x22, x0
  4131f0:	b	413038 <ferror@plt+0x10968>
  4131f4:	mov	w1, #0x1                   	// #1
  4131f8:	strb	w1, [x21, w3, sxtw]
  4131fc:	b	4131e0 <ferror@plt+0x10b10>
  413200:	ldrb	w0, [x21, x22]
  413204:	cbnz	w0, 413224 <ferror@plt+0x10b54>
  413208:	mov	x1, x26
  41320c:	add	x24, x24, #0x1
  413210:	mov	x0, x19
  413214:	add	w20, w20, #0x1
  413218:	bl	411e0c <ferror@plt+0xf73c>
  41321c:	bl	4020a0 <strlen@plt>
  413220:	add	x24, x0, x24
  413224:	ldr	x0, [sp, #112]
  413228:	add	x22, x22, #0x1
  41322c:	add	x26, x26, x0
  413230:	b	413058 <ferror@plt+0x10988>
  413234:	mov	w22, #0x18                  	// #24
  413238:	smull	x22, w20, w22
  41323c:	add	x0, x22, x24
  413240:	bl	402220 <malloc@plt>
  413244:	mov	x24, x0
  413248:	ldr	x0, [sp, #168]
  41324c:	str	x24, [x0]
  413250:	cbnz	x24, 413274 <ferror@plt+0x10ba4>
  413254:	mov	x0, x21
  413258:	bl	402480 <free@plt>
  41325c:	mov	x0, x25
  413260:	bl	402480 <free@plt>
  413264:	bl	402620 <__errno_location@plt>
  413268:	ldr	w20, [x0]
  41326c:	neg	w20, w20
  413270:	b	412ec0 <ferror@plt+0x107f0>
  413274:	add	x22, x24, x22
  413278:	mov	x28, #0x1                   	// #1
  41327c:	mov	w20, #0x0                   	// #0
  413280:	ldr	w0, [sp, #184]
  413284:	cmp	w0, w28
  413288:	b.gt	4132bc <ferror@plt+0x10bec>
  41328c:	mov	x0, x25
  413290:	bl	402480 <free@plt>
  413294:	cbz	x21, 412ec0 <ferror@plt+0x107f0>
  413298:	mov	w23, #0x18                  	// #24
  41329c:	mov	w25, #0x55                  	// #85
  4132a0:	ldr	w1, [sp, #104]
  4132a4:	ldr	w0, [sp, #144]
  4132a8:	cmp	w0, w1
  4132ac:	b.gt	4133d8 <ferror@plt+0x10d08>
  4132b0:	mov	x0, x21
  4132b4:	bl	402480 <free@plt>
  4132b8:	b	412ec0 <ferror@plt+0x107f0>
  4132bc:	ldr	w0, [sp, #140]
  4132c0:	mov	x1, x23
  4132c4:	mov	w2, #0x4                   	// #4
  4132c8:	cbz	w0, 4133ac <ferror@plt+0x10cdc>
  4132cc:	mov	x0, x19
  4132d0:	bl	411e4c <ferror@plt+0xf77c>
  4132d4:	add	x1, x23, #0xe
  4132d8:	mov	w2, #0x2                   	// #2
  4132dc:	mov	w26, w0
  4132e0:	mov	x0, x19
  4132e4:	bl	411e4c <ferror@plt+0xf77c>
  4132e8:	and	w27, w0, #0xffff
  4132ec:	add	x1, x23, #0xc
  4132f0:	mov	w2, #0x1                   	// #1
  4132f4:	mov	x0, x19
  4132f8:	bl	411e4c <ferror@plt+0xf77c>
  4132fc:	and	w2, w0, #0xff
  413300:	cbnz	w27, 41339c <ferror@plt+0x10ccc>
  413304:	ldr	w0, [sp, #148]
  413308:	cbz	w0, 413318 <ferror@plt+0x10c48>
  41330c:	and	w0, w2, #0xf
  413310:	cmp	w0, #0xd
  413314:	b.eq	41339c <ferror@plt+0x10ccc>  // b.none
  413318:	ldr	x0, [sp, #160]
  41331c:	str	w2, [sp, #152]
  413320:	add	x1, x0, w26, uxtw
  413324:	mov	x0, x19
  413328:	bl	411e0c <ferror@plt+0xf73c>
  41332c:	ldrb	w1, [x0]
  413330:	mov	x27, x0
  413334:	cbz	w1, 41339c <ferror@plt+0x10ccc>
  413338:	ldr	w2, [sp, #152]
  41333c:	mov	w1, #0x57                  	// #87
  413340:	lsr	w2, w2, #4
  413344:	cmp	w2, #0x2
  413348:	mov	w2, #0x55                  	// #85
  41334c:	csel	w2, w1, w2, eq  // eq = none
  413350:	str	w2, [sp, #152]
  413354:	bl	4020a0 <strlen@plt>
  413358:	mov	x26, x0
  41335c:	mov	w0, #0x18                  	// #24
  413360:	ldr	w2, [sp, #152]
  413364:	ldr	x3, [x25, x28, lsl #3]
  413368:	smull	x0, w20, w0
  41336c:	add	w20, w20, #0x1
  413370:	add	x1, x24, x0
  413374:	str	x3, [x24, x0]
  413378:	mov	x0, x22
  41337c:	str	w2, [x1, #8]
  413380:	mov	x2, x26
  413384:	str	x22, [x1, #16]
  413388:	mov	x1, x27
  41338c:	bl	402060 <memcpy@plt>
  413390:	strb	wzr, [x22, x26]
  413394:	add	x26, x26, #0x1
  413398:	add	x22, x22, x26
  41339c:	ldr	x0, [sp, #120]
  4133a0:	add	x28, x28, #0x1
  4133a4:	add	x23, x23, x0
  4133a8:	b	413280 <ferror@plt+0x10bb0>
  4133ac:	mov	x0, x19
  4133b0:	bl	411e4c <ferror@plt+0xf77c>
  4133b4:	add	x1, x23, #0x6
  4133b8:	mov	w2, #0x2                   	// #2
  4133bc:	mov	w26, w0
  4133c0:	mov	x0, x19
  4133c4:	bl	411e4c <ferror@plt+0xf77c>
  4133c8:	and	w27, w0, #0xffff
  4133cc:	add	x1, x23, #0x4
  4133d0:	mov	w2, #0x1                   	// #1
  4133d4:	b	4132f4 <ferror@plt+0x10c24>
  4133d8:	ldr	x0, [sp, #104]
  4133dc:	ldrb	w0, [x21, x0]
  4133e0:	cbnz	w0, 413448 <ferror@plt+0x10d78>
  4133e4:	ldr	x1, [sp, #96]
  4133e8:	ldr	x0, [sp, #128]
  4133ec:	add	x1, x0, x1
  4133f0:	mov	x0, x19
  4133f4:	bl	411e0c <ferror@plt+0xf73c>
  4133f8:	mov	x27, x0
  4133fc:	bl	4020a0 <strlen@plt>
  413400:	mov	x26, x0
  413404:	ldrh	w2, [sp, #128]
  413408:	mov	x0, x19
  41340c:	ldr	x1, [sp, #96]
  413410:	bl	411e4c <ferror@plt+0xf77c>
  413414:	smull	x2, w20, w23
  413418:	add	w20, w20, #0x1
  41341c:	add	x1, x24, x2
  413420:	str	x0, [x24, x2]
  413424:	mov	x2, x26
  413428:	str	w25, [x1, #8]
  41342c:	mov	x0, x22
  413430:	str	x22, [x1, #16]
  413434:	mov	x1, x27
  413438:	bl	402060 <memcpy@plt>
  41343c:	strb	wzr, [x22, x26]
  413440:	add	x26, x26, #0x1
  413444:	add	x22, x22, x26
  413448:	ldp	x0, x1, [sp, #104]
  41344c:	add	x0, x0, #0x1
  413450:	str	x0, [sp, #104]
  413454:	ldr	x0, [sp, #96]
  413458:	add	x0, x0, x1
  41345c:	str	x0, [sp, #96]
  413460:	b	4132a0 <ferror@plt+0x10bd0>
  413464:	stp	x29, x30, [sp, #-48]!
  413468:	mov	x29, sp
  41346c:	stp	x19, x20, [sp, #16]
  413470:	mov	x20, x1
  413474:	stp	x21, x22, [sp, #32]
  413478:	mov	x21, x0
  41347c:	bl	411dac <ferror@plt+0xf6dc>
  413480:	mov	x19, x0
  413484:	mov	x0, x21
  413488:	bl	411da4 <ferror@plt+0xf6d4>
  41348c:	cmp	x19, #0x1b
  413490:	b.le	4135a8 <ferror@plt+0x10ed8>
  413494:	sub	x22, x19, #0x1c
  413498:	mov	x21, x0
  41349c:	add	x1, x0, x22
  4134a0:	mov	x2, #0x1c                  	// #28
  4134a4:	adrp	x0, 418000 <ferror@plt+0x15930>
  4134a8:	add	x0, x0, #0x485
  4134ac:	bl	4023d0 <memcmp@plt>
  4134b0:	cbnz	w0, 4135a8 <ferror@plt+0x10ed8>
  4134b4:	cmp	x22, #0xb
  4134b8:	b.ls	4135a8 <ferror@plt+0x10ed8>  // b.plast
  4134bc:	sub	x2, x19, #0x28
  4134c0:	add	x0, x21, x2
  4134c4:	ldrb	w7, [x21, x2]
  4134c8:	cmp	w7, #0x1
  4134cc:	b.hi	4135a8 <ferror@plt+0x10ed8>  // b.pmore
  4134d0:	ldrb	w6, [x0, #1]
  4134d4:	cmp	w6, #0x7
  4134d8:	b.hi	4135a8 <ferror@plt+0x10ed8>  // b.pmore
  4134dc:	ldrb	w3, [x0, #2]
  4134e0:	cmp	w3, #0x2
  4134e4:	b.hi	4135a8 <ferror@plt+0x10ed8>  // b.pmore
  4134e8:	ldr	w4, [x0, #8]
  4134ec:	rev	w1, w4
  4134f0:	cbz	w4, 4135a8 <ferror@plt+0x10ed8>
  4134f4:	ldrb	w4, [x0, #3]
  4134f8:	mov	w8, w1
  4134fc:	ldrb	w0, [x0, #4]
  413500:	add	w5, w4, w0
  413504:	sxtw	x5, w5
  413508:	add	x1, x5, w1, uxtw
  41350c:	cmp	x1, x2
  413510:	b.gt	4135a8 <ferror@plt+0x10ed8>
  413514:	cmp	w3, #0x2
  413518:	b.ne	413548 <ferror@plt+0x10e78>  // b.any
  41351c:	adrp	x0, 418000 <ferror@plt+0x15930>
  413520:	add	x0, x0, #0x4a2
  413524:	str	x0, [x20, #40]
  413528:	adrp	x0, 418000 <ferror@plt+0x15930>
  41352c:	add	x0, x0, #0x4aa
  413530:	str	x0, [x20, #48]
  413534:	mov	w0, #0x1                   	// #1
  413538:	ldp	x19, x20, [sp, #16]
  41353c:	ldp	x21, x22, [sp, #32]
  413540:	ldp	x29, x30, [sp], #48
  413544:	ret
  413548:	sub	x2, x2, x8
  41354c:	add	x1, x21, x2
  413550:	sub	x2, x2, w0, uxtb
  413554:	stp	x1, x8, [x20, #56]
  413558:	and	x1, x0, #0xff
  41355c:	add	x0, x21, x2
  413560:	stp	x0, x1, [x20, #16]
  413564:	and	x0, x4, #0xff
  413568:	sub	x2, x2, w4, uxtb
  41356c:	str	x0, [x20, #8]
  413570:	adrp	x0, 42c000 <ferror@plt+0x29930>
  413574:	add	x0, x0, #0xd58
  413578:	add	x2, x21, x2
  41357c:	str	x2, [x20]
  413580:	ldr	x0, [x0, w7, sxtw #3]
  413584:	str	x0, [x20, #32]
  413588:	adrp	x0, 42c000 <ferror@plt+0x29930>
  41358c:	add	x0, x0, #0xd68
  413590:	ldr	x0, [x0, w6, sxtw #3]
  413594:	str	x0, [x20, #40]
  413598:	adrp	x0, 42c000 <ferror@plt+0x29930>
  41359c:	add	x0, x0, #0xda8
  4135a0:	ldr	x0, [x0, w3, sxtw #3]
  4135a4:	b	413530 <ferror@plt+0x10e60>
  4135a8:	mov	w0, #0x0                   	// #0
  4135ac:	b	413538 <ferror@plt+0x10e68>
  4135b0:	ldr	x1, [x0, #72]
  4135b4:	cbz	x1, 4135c0 <ferror@plt+0x10ef0>
  4135b8:	mov	x16, x1
  4135bc:	br	x16
  4135c0:	ret
  4135c4:	stp	x29, x30, [sp, #-32]!
  4135c8:	tst	x1, #0x7f
  4135cc:	mov	x29, sp
  4135d0:	stp	x19, x20, [sp, #16]
  4135d4:	mov	x20, x0
  4135d8:	mov	x19, x1
  4135dc:	b.eq	4135e8 <ferror@plt+0x10f18>  // b.none
  4135e0:	and	x19, x1, #0xffffffffffffff80
  4135e4:	add	x19, x19, #0x80
  4135e8:	ldr	x0, [x20]
  4135ec:	mov	x1, x19
  4135f0:	bl	4022c0 <realloc@plt>
  4135f4:	cmp	x19, #0x0
  4135f8:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  4135fc:	b.eq	413618 <ferror@plt+0x10f48>  // b.none
  413600:	str	x0, [x20]
  413604:	mov	w0, #0x1                   	// #1
  413608:	str	w19, [x20, #8]
  41360c:	ldp	x19, x20, [sp, #16]
  413610:	ldp	x29, x30, [sp], #32
  413614:	ret
  413618:	mov	w0, #0x0                   	// #0
  41361c:	b	41360c <ferror@plt+0x10f3c>
  413620:	stp	xzr, xzr, [x0]
  413624:	ret
  413628:	ldr	x0, [x0]
  41362c:	b	402480 <free@plt>
  413630:	stp	x29, x30, [sp, #-32]!
  413634:	mov	x29, sp
  413638:	ldr	w1, [x0, #12]
  41363c:	stp	x19, x20, [sp, #16]
  413640:	mov	x19, x0
  413644:	add	w1, w1, #0x1
  413648:	ldr	x0, [x0]
  41364c:	bl	4022c0 <realloc@plt>
  413650:	mov	x20, x0
  413654:	cbnz	x0, 413670 <ferror@plt+0x10fa0>
  413658:	ldr	x0, [x19]
  41365c:	bl	402480 <free@plt>
  413660:	mov	x0, x20
  413664:	ldp	x19, x20, [sp, #16]
  413668:	ldp	x29, x30, [sp], #32
  41366c:	ret
  413670:	ldr	w0, [x19, #12]
  413674:	strb	wzr, [x20, x0]
  413678:	b	413660 <ferror@plt+0x10f90>
  41367c:	stp	x29, x30, [sp, #-32]!
  413680:	mov	x29, sp
  413684:	ldp	w2, w1, [x0, #8]
  413688:	str	x19, [sp, #16]
  41368c:	mov	x19, x0
  413690:	add	w1, w1, #0x1
  413694:	cmp	x1, x2
  413698:	b.hi	4136b8 <ferror@plt+0x10fe8>  // b.pmore
  41369c:	ldr	w0, [x19, #12]
  4136a0:	ldr	x1, [x19]
  4136a4:	strb	wzr, [x1, x0]
  4136a8:	ldr	x0, [x19]
  4136ac:	ldr	x19, [sp, #16]
  4136b0:	ldp	x29, x30, [sp], #32
  4136b4:	ret
  4136b8:	bl	4135c4 <ferror@plt+0x10ef4>
  4136bc:	tst	w0, #0xff
  4136c0:	b.ne	41369c <ferror@plt+0x10fcc>  // b.any
  4136c4:	mov	x0, #0x0                   	// #0
  4136c8:	b	4136ac <ferror@plt+0x10fdc>
  4136cc:	stp	x29, x30, [sp, #-32]!
  4136d0:	mov	x29, sp
  4136d4:	stp	x19, x20, [sp, #16]
  4136d8:	and	w20, w1, #0xff
  4136dc:	mov	x19, x0
  4136e0:	ldp	w2, w1, [x0, #8]
  4136e4:	add	w1, w1, #0x1
  4136e8:	cmp	x1, x2
  4136ec:	b.hi	413718 <ferror@plt+0x11048>  // b.pmore
  4136f0:	ldr	w0, [x19, #12]
  4136f4:	ldr	x1, [x19]
  4136f8:	strb	w20, [x1, x0]
  4136fc:	ldr	w0, [x19, #12]
  413700:	add	w0, w0, #0x1
  413704:	str	w0, [x19, #12]
  413708:	mov	w0, #0x1                   	// #1
  41370c:	ldp	x19, x20, [sp, #16]
  413710:	ldp	x29, x30, [sp], #32
  413714:	ret
  413718:	bl	4135c4 <ferror@plt+0x10ef4>
  41371c:	ands	w0, w0, #0xff
  413720:	b.eq	41370c <ferror@plt+0x1103c>  // b.none
  413724:	b	4136f0 <ferror@plt+0x11020>
  413728:	stp	x29, x30, [sp, #-48]!
  41372c:	mov	x29, sp
  413730:	stp	x19, x20, [sp, #16]
  413734:	stp	x21, x22, [sp, #32]
  413738:	cbnz	x1, 41375c <ferror@plt+0x1108c>
  41373c:	adrp	x3, 418000 <ferror@plt+0x15930>
  413740:	adrp	x1, 418000 <ferror@plt+0x15930>
  413744:	adrp	x0, 418000 <ferror@plt+0x15930>
  413748:	add	x3, x3, #0x537
  41374c:	add	x1, x1, #0x4f2
  413750:	add	x0, x0, #0x502
  413754:	mov	w2, #0x62                  	// #98
  413758:	bl	402610 <__assert_fail@plt>
  41375c:	mov	x19, x0
  413760:	cbnz	x0, 413784 <ferror@plt+0x110b4>
  413764:	adrp	x3, 418000 <ferror@plt+0x15930>
  413768:	adrp	x1, 418000 <ferror@plt+0x15930>
  41376c:	adrp	x0, 418000 <ferror@plt+0x15930>
  413770:	add	x3, x3, #0x537
  413774:	add	x1, x1, #0x4f2
  413778:	add	x0, x0, #0x50e
  41377c:	mov	w2, #0x63                  	// #99
  413780:	b	413758 <ferror@plt+0x11088>
  413784:	mov	x21, x1
  413788:	mov	x0, x1
  41378c:	bl	4020a0 <strlen@plt>
  413790:	mov	x20, x0
  413794:	mov	w22, w0
  413798:	ldp	w0, w1, [x19, #8]
  41379c:	add	w1, w1, w20
  4137a0:	cmp	x1, x0
  4137a4:	b.hi	4137e0 <ferror@plt+0x11110>  // b.pmore
  4137a8:	ldr	x3, [x19]
  4137ac:	mov	w2, w20
  4137b0:	ldr	w0, [x19, #12]
  4137b4:	mov	x1, x21
  4137b8:	add	x0, x3, x0
  4137bc:	bl	402060 <memcpy@plt>
  4137c0:	ldr	w0, [x19, #12]
  4137c4:	add	w20, w0, w20
  4137c8:	str	w20, [x19, #12]
  4137cc:	mov	w0, w22
  4137d0:	ldp	x19, x20, [sp, #16]
  4137d4:	ldp	x21, x22, [sp, #32]
  4137d8:	ldp	x29, x30, [sp], #48
  4137dc:	ret
  4137e0:	mov	x0, x19
  4137e4:	bl	4135c4 <ferror@plt+0x10ef4>
  4137e8:	tst	w0, #0xff
  4137ec:	b.ne	4137a8 <ferror@plt+0x110d8>  // b.any
  4137f0:	mov	w22, #0x0                   	// #0
  4137f4:	b	4137cc <ferror@plt+0x110fc>
  4137f8:	ldr	w1, [x0, #12]
  4137fc:	cbnz	w1, 413828 <ferror@plt+0x11158>
  413800:	stp	x29, x30, [sp, #-16]!
  413804:	adrp	x3, 418000 <ferror@plt+0x15930>
  413808:	adrp	x1, 418000 <ferror@plt+0x15930>
  41380c:	mov	x29, sp
  413810:	adrp	x0, 418000 <ferror@plt+0x15930>
  413814:	add	x3, x3, #0x548
  413818:	add	x1, x1, #0x4f2
  41381c:	add	x0, x0, #0x51a
  413820:	mov	w2, #0x72                  	// #114
  413824:	bl	402610 <__assert_fail@plt>
  413828:	sub	w1, w1, #0x1
  41382c:	str	w1, [x0, #12]
  413830:	ret
  413834:	ldr	w2, [x0, #12]
  413838:	cmp	w2, w1
  41383c:	b.cs	413868 <ferror@plt+0x11198>  // b.hs, b.nlast
  413840:	stp	x29, x30, [sp, #-16]!
  413844:	adrp	x3, 418000 <ferror@plt+0x15930>
  413848:	adrp	x1, 418000 <ferror@plt+0x15930>
  41384c:	mov	x29, sp
  413850:	adrp	x0, 418000 <ferror@plt+0x15930>
  413854:	add	x3, x3, #0x557
  413858:	add	x1, x1, #0x4f2
  41385c:	add	x0, x0, #0x528
  413860:	mov	w2, #0x78                  	// #120
  413864:	bl	402610 <__assert_fail@plt>
  413868:	sub	w2, w2, w1
  41386c:	str	w2, [x0, #12]
  413870:	ret
  413874:	str	wzr, [x0, #12]
  413878:	ret
  41387c:	nop
  413880:	stp	x29, x30, [sp, #-64]!
  413884:	mov	x29, sp
  413888:	stp	x19, x20, [sp, #16]
  41388c:	adrp	x20, 42c000 <ferror@plt+0x29930>
  413890:	add	x20, x20, #0xc60
  413894:	stp	x21, x22, [sp, #32]
  413898:	adrp	x21, 42c000 <ferror@plt+0x29930>
  41389c:	add	x21, x21, #0xc58
  4138a0:	sub	x20, x20, x21
  4138a4:	mov	w22, w0
  4138a8:	stp	x23, x24, [sp, #48]
  4138ac:	mov	x23, x1
  4138b0:	mov	x24, x2
  4138b4:	bl	402020 <memcpy@plt-0x40>
  4138b8:	cmp	xzr, x20, asr #3
  4138bc:	b.eq	4138e8 <ferror@plt+0x11218>  // b.none
  4138c0:	asr	x20, x20, #3
  4138c4:	mov	x19, #0x0                   	// #0
  4138c8:	ldr	x3, [x21, x19, lsl #3]
  4138cc:	mov	x2, x24
  4138d0:	add	x19, x19, #0x1
  4138d4:	mov	x1, x23
  4138d8:	mov	w0, w22
  4138dc:	blr	x3
  4138e0:	cmp	x20, x19
  4138e4:	b.ne	4138c8 <ferror@plt+0x111f8>  // b.any
  4138e8:	ldp	x19, x20, [sp, #16]
  4138ec:	ldp	x21, x22, [sp, #32]
  4138f0:	ldp	x23, x24, [sp, #48]
  4138f4:	ldp	x29, x30, [sp], #64
  4138f8:	ret
  4138fc:	nop
  413900:	ret
  413904:	nop
  413908:	mov	x2, x1
  41390c:	mov	x1, x0
  413910:	mov	w0, #0x0                   	// #0
  413914:	b	402660 <__xstat@plt>
  413918:	mov	x2, x1
  41391c:	mov	w1, w0
  413920:	mov	w0, #0x0                   	// #0
  413924:	b	402570 <__fxstat@plt>
  413928:	mov	x4, x1
  41392c:	mov	x5, x2
  413930:	mov	w1, w0
  413934:	mov	x2, x4
  413938:	mov	w0, #0x0                   	// #0
  41393c:	mov	w4, w3
  413940:	mov	x3, x5
  413944:	b	4026c0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000413948 <.fini>:
  413948:	stp	x29, x30, [sp, #-16]!
  41394c:	mov	x29, sp
  413950:	ldp	x29, x30, [sp], #16
  413954:	ret
