

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Thu Jan 25 15:52:38 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4507009|  4507009|  4507009|  4507009|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  4507008|  4507008|       582|          -|          -|  7744|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |      577|      577|         4|          2|          1|   288|    yes   |
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    489|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    224|    -|
|Register         |        -|      -|     216|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|      7|     587|   1657|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      3|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U16  |cnn_fadd_32ns_32ncud  |        0|      2|  177|  385|    0|
    |cnn_fcmp_32ns_32neOg_U18  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U17  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  371|  944|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_4nhbi_U19  |cnn_mac_muladd_4nhbi  | i0 + i1 * i2 |
    |cnn_mac_muladd_4nhbi_U20  |cnn_mac_muladd_4nhbi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_2_bias_U     |conv_2_conv_2_bias    |        1|  0|   0|    0|     64|   32|     1|         2048|
    |conv_2_weights_U  |conv_2_conv_2_weig8j  |       64|  0|   0|    0|  18432|   32|     1|       589824|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                      |       65|  0|   0|    0|  18496|   64|     2|       591872|
    +------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_697_p2     |     +    |      0|  0|  13|           1|          11|
    |add_ln18_1_fu_450_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln18_fu_514_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln21_fu_673_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln26_1_fu_577_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_2_fu_595_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln26_4_fu_638_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln26_5_fu_652_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln26_6_fu_662_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln26_fu_439_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln35_5_fu_424_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln8_fu_317_p2        |     +    |      0|  0|  17|          13|           1|
    |c_fu_373_p2              |     +    |      0|  0|  13|           4|           1|
    |ch_fu_687_p2             |     +    |      0|  0|  15|           6|           1|
    |f_fu_692_p2              |     +    |      0|  0|  15|           1|           7|
    |r_fu_323_p2              |     +    |      0|  0|  13|           4|           1|
    |wc_fu_541_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_456_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_fu_500_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln18_fu_535_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_746_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_367_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_329_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_361_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln18_fu_444_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln21_fu_462_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln24_fu_529_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln34_1_fu_734_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_728_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_311_p2       |   icmp   |      0|  0|  13|          13|          10|
    |or_ln21_fu_547_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_740_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_379_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_703_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln18_1_fu_476_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln18_2_fu_600_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln18_fu_468_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln21_1_fu_565_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln21_2_fu_607_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln21_3_fu_679_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln21_fu_553_p3    |  select  |      0|  0|   6|           1|           1|
    |select_ln35_3_fu_343_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln35_4_fu_385_p3  |  select  |      0|  0|   7|           1|           1|
    |select_ln35_5_fu_393_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln35_fu_335_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln18_fu_523_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_355_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 489|         234|         227|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_ch_0_phi_fu_285_p4              |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten21_phi_fu_229_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_251_p4    |   9|          2|    8|         16|
    |ap_phi_mux_wc_0_phi_fu_262_p4              |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_240_p4              |   9|          2|    2|          4|
    |c_0_reg_203                                |   9|          2|    4|          8|
    |ch_0_reg_281                               |   9|          2|    6|         12|
    |f_0_reg_214                                |   9|          2|    7|         14|
    |grp_fu_292_p0                              |  15|          3|   32|         96|
    |grp_fu_292_p1                              |  15|          3|   32|         96|
    |indvar_flatten21_reg_225                   |   9|          2|    9|         18|
    |indvar_flatten29_reg_191                   |   9|          2|   11|         22|
    |indvar_flatten43_reg_169                   |   9|          2|   13|         26|
    |indvar_flatten_reg_247                     |   9|          2|    8|         16|
    |r_0_reg_180                                |   9|          2|    4|          8|
    |w_sum_2_reg_269                            |   9|          2|   32|         64|
    |wc_0_reg_258                               |   9|          2|    2|          4|
    |wr_0_reg_236                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 224|         48|  191|        452|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_831               |   9|   0|    9|          0|
    |add_ln8_reg_783                  |  13|   0|   13|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_203                      |   4|   0|    4|          0|
    |ch_0_reg_281                     |   6|   0|    6|          0|
    |ch_reg_876                       |   6|   0|    6|          0|
    |conv_out_addr_reg_822            |  13|   0|   13|          0|
    |f_0_reg_214                      |   7|   0|    7|          0|
    |f_reg_896                        |   7|   0|    7|          0|
    |icmp_ln11_reg_788                |   1|   0|    1|          0|
    |icmp_ln18_reg_827                |   1|   0|    1|          0|
    |icmp_ln18_reg_827_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_reg_225         |   9|   0|    9|          0|
    |indvar_flatten29_reg_191         |  11|   0|   11|          0|
    |indvar_flatten43_reg_169         |  13|   0|   13|          0|
    |indvar_flatten_reg_247           |   8|   0|    8|          0|
    |r_0_reg_180                      |   4|   0|    4|          0|
    |select_ln11_reg_901              |  11|   0|   11|          0|
    |select_ln18_1_reg_836            |   2|   0|    2|          0|
    |select_ln21_1_reg_846            |   2|   0|    2|          0|
    |select_ln21_3_reg_861            |   8|   0|    8|          0|
    |select_ln21_reg_841              |   6|   0|    6|          0|
    |select_ln35_3_reg_793            |   4|   0|    4|          0|
    |select_ln35_4_reg_799            |   7|   0|    7|          0|
    |select_ln35_5_reg_804            |   4|   0|    4|          0|
    |w_sum_2_reg_269                  |  32|   0|   32|          0|
    |wc_0_reg_258                     |   2|   0|    2|          0|
    |wr_0_reg_236                     |   2|   0|    2|          0|
    |zext_ln26_reg_812                |   7|   0|   64|         57|
    |zext_ln35_11_reg_817             |   7|   0|   16|          9|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 216|   0|  282|         66|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     conv_2     | return value |
|conv_out_address0        | out |   13|  ap_memory |    conv_out    |     array    |
|conv_out_ce0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_we0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_d0              | out |   32|  ap_memory |    conv_out    |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_q0        |  in |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

