;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	ADD #270, 9
	SLT 7, <29
	SLT 7, <29
	SLT 7, <29
	SUB 5, -1
	SUB #2, @-320
	CMP #10, @600
	SLT 7, <29
	SUB 501, 128
	SUB #2, @20
	MOV @-127, 103
	SPL 12, #10
	SPL <27, 1
	SUB 121, @50
	ADD #260, <0
	SUB #270, 0
	SUB #12, @200
	SLT 11, @400
	CMP @-112, 10
	SUB #12, @200
	SUB 105, 0
	SUB 0, @12
	SUB @12, 10
	ADD #270, -0
	JMN 0, <-2
	JMN 0, <-2
	SUB 105, 0
	SUB 0, @12
	SUB @-127, 100
	MOV #270, 9
	SUB 12, @-5
	SUB #200, -128
	SUB 0, @12
	SUB 0, @12
	SPL 800, <17
	SPL 800, <17
	SUB -0, <-2
	JMP <126, #106
	SUB 12, @-5
	CMP -207, <-120
	JMP <126, #106
	SLT 7, <29
	SLT 7, <29
	ADD #270, 0
	MOV -1, <-20
	SUB 12, @10
	JMZ 270, 10
