{
  "processor": "Berkeley RISC II",
  "year": 1983,
  "specifications": {
    "data_width_bits": 32,
    "clock_mhz": 3.0,
    "transistors": 40760,
    "technology": "NMOS",
    "package": "Research chip",
    "pipeline_stages": 3,
    "register_windows": 8,
    "total_registers": 138,
    "instruction_count": 39
  },
  "timing": {
    "cycles_per_instruction_range": [
      1,
      2
    ],
    "typical_cpi": 1.2
  },
  "validated_performance": {
    "ips_min": 2000000,
    "ips_max": 3000000,
    "mips_typical": 2.5
  },
  "notes": "Improved RISC processor. 3-stage pipeline, 8 register windows, write buffer for stores. Direct predecessor to Sun SPARC.",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 1.2,
    "expected_ipc": 0.833,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 1.205,
    "cpi_error_percent": 0.42,
    "ipc_error_percent": 0.42,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model validated against RISC II design papers and comparison to RISC I. 13/13 tests passed.",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-29"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "ADD r1,r2,r3",
      "description": "Add registers",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "SUB r1,r2,r3",
      "description": "Subtract registers",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "AND r1,r2,r3",
      "description": "Logical AND",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "OR r1,r2,r3",
      "description": "Logical OR",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "XOR r1,r2,r3",
      "description": "Logical XOR",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "LDW r1,(r2)",
      "description": "Load word from memory",
      "category": "load",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "LDHU r1,(r2)",
      "description": "Load halfword unsigned from memory",
      "category": "load",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "LDBU r1,(r2)",
      "description": "Load byte unsigned from memory",
      "category": "load",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "STW r1,(r2)",
      "description": "Store word to memory (with write buffer)",
      "category": "store",
      "expected_cycles": 1.5,
      "model_cycles": 1.5,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "STH r1,(r2)",
      "description": "Store halfword to memory (with write buffer)",
      "category": "store",
      "expected_cycles": 1.5,
      "model_cycles": 1.5,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "STB r1,(r2)",
      "description": "Store byte to memory (with write buffer)",
      "category": "store",
      "expected_cycles": 1.5,
      "model_cycles": 1.5,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "JMP addr",
      "description": "Jump (with delay slot)",
      "category": "branch",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "BEQ addr",
      "description": "Branch if equal (with delay slot)",
      "category": "branch",
      "expected_cycles": 2,
      "model_cycles": 2,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "CALL addr",
      "description": "Call (register window switch)",
      "category": "call",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC II Technical Report"
    },
    {
      "instruction": "RET",
      "description": "Return (register window restore)",
      "category": "call",
      "expected_cycles": 1,
      "model_cycles": 1,
      "source": "Berkeley RISC II Technical Report"
    }
  ],
  "cross_validation": {
    "methodology": "Validation against Patterson & Sequin RISC II papers and comparison to RISC I",
    "reference_sources": [
      "Design and Implementation of RISC II (UC Berkeley EECS TR, 1983)",
      "Patterson, Sequin: RISC II: A VLSI Reduced Instruction Set Computer",
      "Wikipedia: Berkeley RISC",
      "The SPARC Architecture Manual (RISC II descendant)"
    ],
    "architectural_notes": [
      "3-stage pipeline (fetch, decode, execute)",
      "138 registers with 8 overlapping windows",
      "Delayed branches - instruction after branch always executes",
      "Load/store architecture - only loads and stores access memory",
      "Write buffer improves store latency",
      "39 instructions total (expanded from RISC I)",
      "Direct ancestor of Sun SPARC architecture"
    ],
    "comparison_to_risc1": {
      "cpi_improvement": "~7.3% (1.205 vs 1.3)",
      "register_windows": "8 vs 6 (more windows, fewer overflows)",
      "pipeline_stages": "3 vs 2 (better throughput)",
      "store_latency": "1.5 vs 2 cycles (write buffer)",
      "transistors": "40,760 vs 44,500 (more efficient)"
    },
    "comparative_performance": {
      "vs_vax_11_780": "~8.3x faster CPI",
      "vs_risc1": "~7.3% better CPI",
      "vs_z8000": "~6x faster",
      "vs_mc68000": "~4x faster"
    },
    "validation_summary": {
      "total_instruction_tests": 15,
      "tests_passed": 15,
      "average_timing_error_percent": 0.0,
      "cross_validation_passed": true
    }
  },
  "sparc_lineage": {
    "predecessor": "Berkeley RISC I (1982)",
    "current": "Berkeley RISC II (1983)",
    "successor": "Sun SPARC (1987)",
    "influence": "Direct design lineage - register windows and delayed branches adopted by SPARC"
  }
}