{
  "Top": "train_step",
  "RtlTop": "train_step",
  "RtlPrefix": "",
  "RtlSubPrefix": "train_step_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_pos": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "img_neg": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_CTRL",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "last_sample": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "last_sample",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sample_idx": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "sample_idx",
          "usage": "data",
          "direction": "in"
        }]
    },
    "leds_port": {
      "index": "4",
      "direction": "out",
      "srcType": "&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "leds_port",
          "name": "leds_port",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "leds_port_ap_vld",
          "name": "leds_port_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "W1_out": {
      "index": "5",
      "direction": "out",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "W1_out_address0",
          "name": "W1_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "W1_out_ce0",
          "name": "W1_out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "W1_out_we0",
          "name": "W1_out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "W1_out_d0",
          "name": "W1_out_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "W1_out_address1",
          "name": "W1_out_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "W1_out_ce1",
          "name": "W1_out_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "W1_out_we1",
          "name": "W1_out_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "W1_out_d1",
          "name": "W1_out_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "W2_out": {
      "index": "6",
      "direction": "out",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "W2_out_address0",
          "name": "W2_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "W2_out_ce0",
          "name": "W2_out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "W2_out_we0",
          "name": "W2_out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "W2_out_d0",
          "name": "W2_out_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "train_step"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "30",
    "Latency": "29"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "train_step",
    "Version": "1.0",
    "DisplayName": "Train_step",
    "Revision": "2114082713",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_train_step_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/forward_fw.cpp",
      "..\/..\/..\/src\/forward_fw.hpp"
    ],
    "TestBench": [
      "..\/..\/..\/tb\/train_tb.cpp",
      "..\/..\/..\/data\/mnist_test_data.hpp",
      "..\/..\/..\/data\/mnist_train_data.hpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/train_step_CTRL_s_axi.vhd",
      "impl\/vhdl\/train_step_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/train_step_forwardHidden.vhd",
      "impl\/vhdl\/train_step_mac_muladd_8s_2s_10s_11_4_1.vhd",
      "impl\/vhdl\/train_step_mac_muladd_8s_8s_2s_12_4_1.vhd",
      "impl\/vhdl\/train_step_mul_2s_8s_10_1_1.vhd",
      "impl\/vhdl\/train_step_mul_32ns_34ns_42_2_1.vhd",
      "impl\/vhdl\/train_step_sparsemux_9_2_2_1_1.vhd",
      "impl\/vhdl\/train_step_train_step_Pipeline_VITIS_LOOP_136_1.vhd",
      "impl\/vhdl\/train_step_train_step_Pipeline_VITIS_LOOP_141_4.vhd",
      "impl\/vhdl\/train_step_updateHidden.vhd",
      "impl\/vhdl\/train_step.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/train_step_CTRL_s_axi.v",
      "impl\/verilog\/train_step_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/train_step_forwardHidden.v",
      "impl\/verilog\/train_step_mac_muladd_8s_2s_10s_11_4_1.v",
      "impl\/verilog\/train_step_mac_muladd_8s_8s_2s_12_4_1.v",
      "impl\/verilog\/train_step_mul_2s_8s_10_1_1.v",
      "impl\/verilog\/train_step_mul_32ns_34ns_42_2_1.v",
      "impl\/verilog\/train_step_sparsemux_9_2_2_1_1.v",
      "impl\/verilog\/train_step_train_step_Pipeline_VITIS_LOOP_136_1.v",
      "impl\/verilog\/train_step_train_step_Pipeline_VITIS_LOOP_141_4.v",
      "impl\/verilog\/train_step_updateHidden.v",
      "impl\/verilog\/train_step.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/train_step_v1_0\/data\/train_step.mdd",
      "impl\/misc\/drivers\/train_step_v1_0\/data\/train_step.tcl",
      "impl\/misc\/drivers\/train_step_v1_0\/data\/train_step.yaml",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/xtrain_step.c",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/xtrain_step.h",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/xtrain_step_hw.h",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/xtrain_step_linux.c",
      "impl\/misc\/drivers\/train_step_v1_0\/src\/xtrain_step_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/train_step.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_pos_0",
          "access": "W",
          "description": "Data signal of img_pos_0",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_pos_0",
              "access": "W",
              "description": "Bit 7 to 0 of img_pos_0"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "img_pos_1",
          "access": "W",
          "description": "Data signal of img_pos_1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_pos_1",
              "access": "W",
              "description": "Bit 7 to 0 of img_pos_1"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "img_pos_2",
          "access": "W",
          "description": "Data signal of img_pos_2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_pos_2",
              "access": "W",
              "description": "Bit 7 to 0 of img_pos_2"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "img_pos_3",
          "access": "W",
          "description": "Data signal of img_pos_3",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_pos_3",
              "access": "W",
              "description": "Bit 7 to 0 of img_pos_3"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "img_pos_4",
          "access": "W",
          "description": "Data signal of img_pos_4",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_pos_4",
              "access": "W",
              "description": "Bit 7 to 0 of img_pos_4"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "img_pos_5",
          "access": "W",
          "description": "Data signal of img_pos_5",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_pos_5",
              "access": "W",
              "description": "Bit 7 to 0 of img_pos_5"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "img_pos_6",
          "access": "W",
          "description": "Data signal of img_pos_6",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_pos_6",
              "access": "W",
              "description": "Bit 7 to 0 of img_pos_6"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "img_pos_7",
          "access": "W",
          "description": "Data signal of img_pos_7",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_pos_7",
              "access": "W",
              "description": "Bit 7 to 0 of img_pos_7"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "img_neg_0",
          "access": "W",
          "description": "Data signal of img_neg_0",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_neg_0",
              "access": "W",
              "description": "Bit 7 to 0 of img_neg_0"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x58",
          "name": "img_neg_1",
          "access": "W",
          "description": "Data signal of img_neg_1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_neg_1",
              "access": "W",
              "description": "Bit 7 to 0 of img_neg_1"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "img_neg_2",
          "access": "W",
          "description": "Data signal of img_neg_2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_neg_2",
              "access": "W",
              "description": "Bit 7 to 0 of img_neg_2"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x68",
          "name": "img_neg_3",
          "access": "W",
          "description": "Data signal of img_neg_3",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_neg_3",
              "access": "W",
              "description": "Bit 7 to 0 of img_neg_3"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x70",
          "name": "img_neg_4",
          "access": "W",
          "description": "Data signal of img_neg_4",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_neg_4",
              "access": "W",
              "description": "Bit 7 to 0 of img_neg_4"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x78",
          "name": "img_neg_5",
          "access": "W",
          "description": "Data signal of img_neg_5",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_neg_5",
              "access": "W",
              "description": "Bit 7 to 0 of img_neg_5"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x80",
          "name": "img_neg_6",
          "access": "W",
          "description": "Data signal of img_neg_6",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_neg_6",
              "access": "W",
              "description": "Bit 7 to 0 of img_neg_6"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x88",
          "name": "img_neg_7",
          "access": "W",
          "description": "Data signal of img_neg_7",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "img_neg_7",
              "access": "W",
              "description": "Bit 7 to 0 of img_neg_7"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x90",
          "name": "last_sample",
          "access": "W",
          "description": "Data signal of last_sample",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "last_sample",
              "access": "W",
              "description": "Bit 31 to 0 of last_sample"
            }]
        },
        {
          "offset": "0x98",
          "name": "sample_idx",
          "access": "W",
          "description": "Data signal of sample_idx",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sample_idx",
              "access": "W",
              "description": "Bit 31 to 0 of sample_idx"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_pos"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "img_pos"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "img_pos"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "img_pos"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "img_pos"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "img_pos"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "img_pos"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "img_pos"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "img_neg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "img_neg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "img_neg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "img_neg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "img_neg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "120",
          "argName": "img_neg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "img_neg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "136",
          "argName": "img_neg"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "144",
          "argName": "last_sample"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "152",
          "argName": "sample_idx"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "leds_port": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"leds_port": "DATA"},
      "ports": ["leds_port"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "leds_port"
        }]
    },
    "W1_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"W1_out_address0": "DATA"},
      "ports": ["W1_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "W1_out"
        }]
    },
    "W1_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"W1_out_d0": "DATA"},
      "ports": ["W1_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "W1_out"
        }]
    },
    "W1_out_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"W1_out_address1": "DATA"},
      "ports": ["W1_out_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "W1_out"
        }]
    },
    "W1_out_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"W1_out_d1": "DATA"},
      "ports": ["W1_out_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "W1_out"
        }]
    },
    "W2_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"W2_out_address0": "DATA"},
      "ports": ["W2_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "W2_out"
        }]
    },
    "W2_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"W2_out_d0": "DATA"},
      "ports": ["W2_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "W2_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "leds_port": {
      "dir": "out",
      "width": "4"
    },
    "leds_port_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "W1_out_address0": {
      "dir": "out",
      "width": "5"
    },
    "W1_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "W1_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "W1_out_d0": {
      "dir": "out",
      "width": "8"
    },
    "W1_out_address1": {
      "dir": "out",
      "width": "5"
    },
    "W1_out_ce1": {
      "dir": "out",
      "width": "1"
    },
    "W1_out_we1": {
      "dir": "out",
      "width": "1"
    },
    "W1_out_d1": {
      "dir": "out",
      "width": "8"
    },
    "W2_out_address0": {
      "dir": "out",
      "width": "2"
    },
    "W2_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "W2_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "W2_out_d0": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "train_step",
      "BindInstances": "sub_ln145_fu_640_p2 mul_32ns_34ns_42_2_1_U199 icmp_ln146_fu_646_p2 xor_ln146_fu_666_p2 leds_port CTRL_s_axi_U",
      "Instances": [
        {
          "ModuleName": "forwardHidden",
          "InstanceName": "grp_forwardHidden_fu_325",
          "BindInstances": "mac_muladd_8s_2s_10s_11_4_1_U17 mac_muladd_8s_2s_10s_11_4_1_U17 mul_2s_8s_10_1_1_U1 mul_2s_8s_10_1_1_U2 mac_muladd_8s_2s_10s_11_4_1_U18 mac_muladd_8s_2s_10s_11_4_1_U18 mul_2s_8s_10_1_1_U3 mac_muladd_8s_2s_10s_11_4_1_U19 mac_muladd_8s_2s_10s_11_4_1_U19 mul_2s_8s_10_1_1_U4 mac_muladd_8s_2s_10s_11_4_1_U20 mac_muladd_8s_2s_10s_11_4_1_U20 mac_muladd_8s_2s_10s_11_4_1_U17 mac_muladd_8s_2s_10s_11_4_1_U18 mac_muladd_8s_2s_10s_11_4_1_U19 mac_muladd_8s_2s_10s_11_4_1_U20 add_ln56_5_fu_598_p2 select_ln53_fu_665_p3 mac_muladd_8s_2s_10s_11_4_1_U21 mac_muladd_8s_2s_10s_11_4_1_U21 mul_2s_8s_10_1_1_U5 mul_2s_8s_10_1_1_U6 mac_muladd_8s_2s_10s_11_4_1_U22 mac_muladd_8s_2s_10s_11_4_1_U22 mul_2s_8s_10_1_1_U7 mac_muladd_8s_2s_10s_11_4_1_U23 mac_muladd_8s_2s_10s_11_4_1_U23 mul_2s_8s_10_1_1_U8 mac_muladd_8s_2s_10s_11_4_1_U24 mac_muladd_8s_2s_10s_11_4_1_U24 mac_muladd_8s_2s_10s_11_4_1_U21 mac_muladd_8s_2s_10s_11_4_1_U22 mac_muladd_8s_2s_10s_11_4_1_U23 mac_muladd_8s_2s_10s_11_4_1_U24 add_ln56_12_fu_610_p2 select_ln56_fu_698_p3 mac_muladd_8s_2s_10s_11_4_1_U25 mac_muladd_8s_2s_10s_11_4_1_U25 mul_2s_8s_10_1_1_U9 mul_2s_8s_10_1_1_U10 mac_muladd_8s_2s_10s_11_4_1_U26 mac_muladd_8s_2s_10s_11_4_1_U26 mul_2s_8s_10_1_1_U11 mac_muladd_8s_2s_10s_11_4_1_U27 mac_muladd_8s_2s_10s_11_4_1_U27 mul_2s_8s_10_1_1_U12 mac_muladd_8s_2s_10s_11_4_1_U28 mac_muladd_8s_2s_10s_11_4_1_U28 mac_muladd_8s_2s_10s_11_4_1_U25 mac_muladd_8s_2s_10s_11_4_1_U26 mac_muladd_8s_2s_10s_11_4_1_U27 mac_muladd_8s_2s_10s_11_4_1_U28 add_ln56_19_fu_622_p2 select_ln56_1_fu_731_p3 mac_muladd_8s_2s_10s_11_4_1_U29 mac_muladd_8s_2s_10s_11_4_1_U29 mul_2s_8s_10_1_1_U13 mul_2s_8s_10_1_1_U14 mac_muladd_8s_2s_10s_11_4_1_U30 mac_muladd_8s_2s_10s_11_4_1_U30 mul_2s_8s_10_1_1_U15 mac_muladd_8s_2s_10s_11_4_1_U31 mac_muladd_8s_2s_10s_11_4_1_U31 mul_2s_8s_10_1_1_U16 mac_muladd_8s_2s_10s_11_4_1_U32 mac_muladd_8s_2s_10s_11_4_1_U32 mac_muladd_8s_2s_10s_11_4_1_U29 mac_muladd_8s_2s_10s_11_4_1_U30 mac_muladd_8s_2s_10s_11_4_1_U31 mac_muladd_8s_2s_10s_11_4_1_U32 add_ln56_26_fu_634_p2 select_ln61_fu_764_p3"
        },
        {
          "ModuleName": "forwardHidden",
          "InstanceName": "grp_forwardHidden_fu_409",
          "BindInstances": "mac_muladd_8s_2s_10s_11_4_1_U17 mac_muladd_8s_2s_10s_11_4_1_U17 mul_2s_8s_10_1_1_U1 mul_2s_8s_10_1_1_U2 mac_muladd_8s_2s_10s_11_4_1_U18 mac_muladd_8s_2s_10s_11_4_1_U18 mul_2s_8s_10_1_1_U3 mac_muladd_8s_2s_10s_11_4_1_U19 mac_muladd_8s_2s_10s_11_4_1_U19 mul_2s_8s_10_1_1_U4 mac_muladd_8s_2s_10s_11_4_1_U20 mac_muladd_8s_2s_10s_11_4_1_U20 mac_muladd_8s_2s_10s_11_4_1_U17 mac_muladd_8s_2s_10s_11_4_1_U18 mac_muladd_8s_2s_10s_11_4_1_U19 mac_muladd_8s_2s_10s_11_4_1_U20 add_ln56_5_fu_598_p2 select_ln53_fu_665_p3 mac_muladd_8s_2s_10s_11_4_1_U21 mac_muladd_8s_2s_10s_11_4_1_U21 mul_2s_8s_10_1_1_U5 mul_2s_8s_10_1_1_U6 mac_muladd_8s_2s_10s_11_4_1_U22 mac_muladd_8s_2s_10s_11_4_1_U22 mul_2s_8s_10_1_1_U7 mac_muladd_8s_2s_10s_11_4_1_U23 mac_muladd_8s_2s_10s_11_4_1_U23 mul_2s_8s_10_1_1_U8 mac_muladd_8s_2s_10s_11_4_1_U24 mac_muladd_8s_2s_10s_11_4_1_U24 mac_muladd_8s_2s_10s_11_4_1_U21 mac_muladd_8s_2s_10s_11_4_1_U22 mac_muladd_8s_2s_10s_11_4_1_U23 mac_muladd_8s_2s_10s_11_4_1_U24 add_ln56_12_fu_610_p2 select_ln56_fu_698_p3 mac_muladd_8s_2s_10s_11_4_1_U25 mac_muladd_8s_2s_10s_11_4_1_U25 mul_2s_8s_10_1_1_U9 mul_2s_8s_10_1_1_U10 mac_muladd_8s_2s_10s_11_4_1_U26 mac_muladd_8s_2s_10s_11_4_1_U26 mul_2s_8s_10_1_1_U11 mac_muladd_8s_2s_10s_11_4_1_U27 mac_muladd_8s_2s_10s_11_4_1_U27 mul_2s_8s_10_1_1_U12 mac_muladd_8s_2s_10s_11_4_1_U28 mac_muladd_8s_2s_10s_11_4_1_U28 mac_muladd_8s_2s_10s_11_4_1_U25 mac_muladd_8s_2s_10s_11_4_1_U26 mac_muladd_8s_2s_10s_11_4_1_U27 mac_muladd_8s_2s_10s_11_4_1_U28 add_ln56_19_fu_622_p2 select_ln56_1_fu_731_p3 mac_muladd_8s_2s_10s_11_4_1_U29 mac_muladd_8s_2s_10s_11_4_1_U29 mul_2s_8s_10_1_1_U13 mul_2s_8s_10_1_1_U14 mac_muladd_8s_2s_10s_11_4_1_U30 mac_muladd_8s_2s_10s_11_4_1_U30 mul_2s_8s_10_1_1_U15 mac_muladd_8s_2s_10s_11_4_1_U31 mac_muladd_8s_2s_10s_11_4_1_U31 mul_2s_8s_10_1_1_U16 mac_muladd_8s_2s_10s_11_4_1_U32 mac_muladd_8s_2s_10s_11_4_1_U32 mac_muladd_8s_2s_10s_11_4_1_U29 mac_muladd_8s_2s_10s_11_4_1_U30 mac_muladd_8s_2s_10s_11_4_1_U31 mac_muladd_8s_2s_10s_11_4_1_U32 add_ln56_26_fu_634_p2 select_ln61_fu_764_p3"
        },
        {
          "ModuleName": "updateHidden",
          "InstanceName": "grp_updateHidden_fu_493",
          "BindInstances": "delta_fu_170_p2 mac_muladd_8s_8s_2s_12_4_1_U75 mac_muladd_8s_8s_2s_12_4_1_U75 select_ln97_fu_529_p3 mac_muladd_8s_8s_2s_12_4_1_U76 mac_muladd_8s_8s_2s_12_4_1_U77 mac_muladd_8s_8s_2s_12_4_1_U78 mac_muladd_8s_8s_2s_12_4_1_U79 mac_muladd_8s_8s_2s_12_4_1_U80 mac_muladd_8s_8s_2s_12_4_1_U81 mac_muladd_8s_8s_2s_12_4_1_U82 delta_4_fu_228_p2 mac_muladd_8s_8s_2s_12_4_1_U83 mac_muladd_8s_8s_2s_12_4_1_U84 mac_muladd_8s_8s_2s_12_4_1_U85 mac_muladd_8s_8s_2s_12_4_1_U86 mac_muladd_8s_8s_2s_12_4_1_U87 mac_muladd_8s_8s_2s_12_4_1_U88 mac_muladd_8s_8s_2s_12_4_1_U89 mac_muladd_8s_8s_2s_12_4_1_U90 delta_5_fu_242_p2 mac_muladd_8s_8s_2s_12_4_1_U91 mac_muladd_8s_8s_2s_12_4_1_U92 mac_muladd_8s_8s_2s_12_4_1_U93 mac_muladd_8s_8s_2s_12_4_1_U94 mac_muladd_8s_8s_2s_12_4_1_U95 mac_muladd_8s_8s_2s_12_4_1_U96 mac_muladd_8s_8s_2s_12_4_1_U97 mac_muladd_8s_8s_2s_12_4_1_U98 delta_3_fu_256_p2 mac_muladd_8s_8s_2s_12_4_1_U99 mac_muladd_8s_8s_2s_12_4_1_U100 mac_muladd_8s_8s_2s_12_4_1_U101 mac_muladd_8s_8s_2s_12_4_1_U102 mac_muladd_8s_8s_2s_12_4_1_U103 mac_muladd_8s_8s_2s_12_4_1_U104 mac_muladd_8s_8s_2s_12_4_1_U105 mac_muladd_8s_8s_2s_12_4_1_U106 mac_muladd_8s_8s_2s_12_4_1_U76 select_ln97_1_fu_544_p3 mac_muladd_8s_8s_2s_12_4_1_U77 select_ln97_2_fu_559_p3 mac_muladd_8s_8s_2s_12_4_1_U78 select_ln97_3_fu_574_p3 mac_muladd_8s_8s_2s_12_4_1_U79 select_ln97_4_fu_589_p3 mac_muladd_8s_8s_2s_12_4_1_U80 select_ln97_5_fu_604_p3 mac_muladd_8s_8s_2s_12_4_1_U81 select_ln97_6_fu_619_p3 mac_muladd_8s_8s_2s_12_4_1_U82 select_ln97_7_fu_634_p3 mac_muladd_8s_8s_2s_12_4_1_U83 select_ln97_8_fu_649_p3 mac_muladd_8s_8s_2s_12_4_1_U84 select_ln97_9_fu_664_p3 mac_muladd_8s_8s_2s_12_4_1_U85 select_ln97_10_fu_679_p3 mac_muladd_8s_8s_2s_12_4_1_U86 select_ln97_11_fu_694_p3 mac_muladd_8s_8s_2s_12_4_1_U87 select_ln97_12_fu_709_p3 mac_muladd_8s_8s_2s_12_4_1_U88 select_ln97_13_fu_724_p3 mac_muladd_8s_8s_2s_12_4_1_U89 select_ln97_14_fu_739_p3 mac_muladd_8s_8s_2s_12_4_1_U90 select_ln97_15_fu_754_p3 mac_muladd_8s_8s_2s_12_4_1_U91 select_ln97_16_fu_769_p3 mac_muladd_8s_8s_2s_12_4_1_U92 select_ln97_17_fu_784_p3 mac_muladd_8s_8s_2s_12_4_1_U93 select_ln97_18_fu_799_p3 mac_muladd_8s_8s_2s_12_4_1_U94 select_ln97_19_fu_814_p3 mac_muladd_8s_8s_2s_12_4_1_U95 select_ln97_20_fu_829_p3 mac_muladd_8s_8s_2s_12_4_1_U96 select_ln97_21_fu_844_p3 mac_muladd_8s_8s_2s_12_4_1_U97 select_ln97_22_fu_859_p3 mac_muladd_8s_8s_2s_12_4_1_U98 select_ln97_23_fu_874_p3 mac_muladd_8s_8s_2s_12_4_1_U99 select_ln97_24_fu_889_p3 mac_muladd_8s_8s_2s_12_4_1_U100 select_ln97_25_fu_904_p3 mac_muladd_8s_8s_2s_12_4_1_U101 select_ln97_26_fu_919_p3 mac_muladd_8s_8s_2s_12_4_1_U102 select_ln97_27_fu_934_p3 mac_muladd_8s_8s_2s_12_4_1_U103 select_ln97_28_fu_949_p3 mac_muladd_8s_8s_2s_12_4_1_U104 select_ln97_29_fu_964_p3 mac_muladd_8s_8s_2s_12_4_1_U105 select_ln97_30_fu_979_p3 mac_muladd_8s_8s_2s_12_4_1_U106 select_ln97_31_fu_994_p3"
        },
        {
          "ModuleName": "train_step_Pipeline_VITIS_LOOP_136_1",
          "InstanceName": "grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585",
          "BindInstances": "icmp_ln136_fu_399_p2 add_ln136_fu_405_p2 sparsemux_9_2_2_1_1_U156 sparsemux_9_2_2_1_1_U157 sparsemux_9_2_2_1_1_U158 sparsemux_9_2_2_1_1_U159 sparsemux_9_2_2_1_1_U160 sparsemux_9_2_2_1_1_U161 sparsemux_9_2_2_1_1_U162 sparsemux_9_2_2_1_1_U163"
        },
        {
          "ModuleName": "train_step_Pipeline_VITIS_LOOP_141_4",
          "InstanceName": "grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623",
          "BindInstances": "icmp_ln141_fu_60_p2 add_ln141_fu_66_p2"
        }
      ]
    },
    "Info": {
      "forwardHidden": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "updateHidden": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "train_step_Pipeline_VITIS_LOOP_136_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "train_step_Pipeline_VITIS_LOOP_141_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "train_step": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "forwardHidden": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.470"
        },
        "Area": {
          "DSP": "16",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "6",
          "FF": "328",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "852",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "updateHidden": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.565"
        },
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "13",
          "FF": "4",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "702",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "train_step_Pipeline_VITIS_LOOP_136_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.442"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_136_1",
            "TripCount": "4",
            "Latency": "16",
            "PipelineII": "4",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "292",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "train_step_Pipeline_VITIS_LOOP_141_4": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.442"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_141_4",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "126800",
          "UTIL_FF": "~0",
          "LUT": "51",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "train_step": {
        "Latency": {
          "LatencyBest": "29",
          "LatencyAvg": "29",
          "LatencyWorst": "29",
          "PipelineII": "30",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.860"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "68",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "28",
          "FF": "1440",
          "AVAIL_FF": "126800",
          "UTIL_FF": "1",
          "LUT": "3368",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-14 09:53:23 -0600",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
