

================================================================
== Vitis HLS Report for 'kvadd2_Pipeline_6'
================================================================
* Date:           Wed Apr 19 21:18:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg37 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index6 = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln74_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln74"   --->   Operation 8 'read' 'sext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln74_cast = sext i58 %sext_ln74_read"   --->   Operation 9 'sext' 'sext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m01_axi, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_9, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %loop_index6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg37"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop5"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index6_load = load i13 %loop_index6"   --->   Operation 14 'load' 'loop_index6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.64ns)   --->   "%exitcond2112 = icmp_eq  i13 %loop_index6_load, i13 4096"   --->   Operation 15 'icmp' 'exitcond2112' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%empty_35 = add i13 %loop_index6_load, i13 1"   --->   Operation 16 'add' 'empty_35' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2112, void %load-store-loop5.split, void %memcpy-split4.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index6_cast9 = zext i13 %loop_index6_load"   --->   Operation 18 'zext' 'loop_index6_cast9' <Predicate = (!exitcond2112)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_37 = trunc i13 %loop_index6_load"   --->   Operation 19 'trunc' 'empty_37' <Predicate = (!exitcond2112)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m01_axi_output_buffer_addr = getelementptr i32 %m01_axi_output_buffer, i64 0, i64 %loop_index6_cast9"   --->   Operation 20 'getelementptr' 'm01_axi_output_buffer_addr' <Predicate = (!exitcond2112)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.24ns)   --->   "%m01_axi_output_buffer_load = load i13 %m01_axi_output_buffer_addr"   --->   Operation 21 'load' 'm01_axi_output_buffer_load' <Predicate = (!exitcond2112)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%empty_38 = icmp_eq  i4 %empty_37, i4 15"   --->   Operation 22 'icmp' 'empty_38' <Predicate = (!exitcond2112)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_38, void %load-store-loop5.split._crit_edge, void"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!exitcond2112)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 %empty_35, i13 %loop_index6"   --->   Operation 24 'store' 'store_ln0' <Predicate = (!exitcond2112)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m01_axi"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%m01_axi_addr = getelementptr i512 %m01_axi, i64 %sext_ln74_cast" [../kvadd2_cmodel.cpp:74]   --->   Operation 26 'getelementptr' 'm01_axi_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.24ns)   --->   "%m01_axi_output_buffer_load = load i13 %m01_axi_output_buffer_addr"   --->   Operation 29 'load' 'm01_axi_output_buffer_load' <Predicate = (!exitcond2112)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (exitcond2112)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shiftreg37_load_1 = load i480 %shiftreg37"   --->   Operation 30 'load' 'shiftreg37_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %m01_axi_output_buffer_load, i480 %shiftreg37_load_1"   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (7.30ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %m01_axi_addr, i512 %tmp_1, i64 18446744073709551615" [../kvadd2_cmodel.cpp:74]   --->   Operation 32 'write' 'write_ln74' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop5.split._crit_edge"   --->   Operation 33 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shiftreg37_load = load i480 %shiftreg37"   --->   Operation 34 'load' 'shiftreg37_load' <Predicate = (!empty_38)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %shiftreg37_load, i32 32, i32 479"   --->   Operation 35 'partselect' 'tmp_5' <Predicate = (!empty_38)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %m01_axi_output_buffer_load, i448 %tmp_5"   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!empty_38)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.53ns)   --->   "%empty_36 = select i1 %empty_38, i480 0, i480 %tmp_6"   --->   Operation 37 'select' 'empty_36' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 %empty_36, i480 %shiftreg37"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop5"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('loop_index6') [5]  (0 ns)
	'load' operation ('loop_index6_load') on local variable 'loop_index6' [13]  (0 ns)
	'getelementptr' operation ('m01_axi_output_buffer_addr') [25]  (0 ns)
	'load' operation ('m01_axi_output_buffer_load') on array 'm01_axi_output_buffer' [26]  (1.25 ns)

 <State 2>: 1.25ns
The critical path consists of the following:
	'load' operation ('m01_axi_output_buffer_load') on array 'm01_axi_output_buffer' [26]  (1.25 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'load' operation ('shiftreg37_load_1') on local variable 'shiftreg37' [22]  (0 ns)
	bus write operation ('write_ln74', ../kvadd2_cmodel.cpp:74) on port 'm01_axi' (../kvadd2_cmodel.cpp:74) [31]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
