[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ImportPackage/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ImportPackage/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<144> s<143> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
n<> u<7> t<Endmodule> p<8> l<2:1> el<2:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
n<> u<9> t<Description> p<143> c<8> s<53> l<1:1> el<2:10>
n<> u<10> t<Package> p<52> s<11> l<4:1> el<4:8>
n<lc_ctrl_pkg> u<11> t<StringConst> p<52> s<26> l<4:9> el<4:20>
n<> u<12> t<IntegerAtomType_Int> p<13> l<5:14> el<5:17>
n<> u<13> t<Data_type> p<14> c<12> l<5:14> el<5:17>
n<> u<14> t<Data_type_or_implicit> p<24> c<13> s<23> l<5:14> el<5:17>
n<TxWidth> u<15> t<StringConst> p<22> s<21> l<5:18> el<5:25>
n<4> u<16> t<IntConst> p<17> l<5:28> el<5:29>
n<> u<17> t<Primary_literal> p<18> c<16> l<5:28> el<5:29>
n<> u<18> t<Constant_primary> p<19> c<17> l<5:28> el<5:29>
n<> u<19> t<Constant_expression> p<20> c<18> l<5:28> el<5:29>
n<> u<20> t<Constant_mintypmax_expression> p<21> c<19> l<5:28> el<5:29>
n<> u<21> t<Constant_param_expression> p<22> c<20> l<5:28> el<5:29>
n<> u<22> t<Param_assignment> p<23> c<15> l<5:18> el<5:29>
n<> u<23> t<List_of_param_assignments> p<24> c<22> l<5:18> el<5:29>
n<> u<24> t<Parameter_declaration> p<25> c<14> l<5:4> el<5:29>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<5:4> el<5:30>
n<> u<26> t<Package_item> p<52> c<25> s<49> l<5:4> el<5:30>
n<> u<27> t<IntVec_TypeLogic> p<44> s<43> l<6:12> el<6:17>
n<TxWidth> u<28> t<StringConst> p<29> l<6:19> el<6:26>
n<> u<29> t<Primary_literal> p<30> c<28> l<6:19> el<6:26>
n<> u<30> t<Constant_primary> p<31> c<29> l<6:19> el<6:26>
n<> u<31> t<Constant_expression> p<37> c<30> s<36> l<6:19> el<6:26>
n<1> u<32> t<IntConst> p<33> l<6:27> el<6:28>
n<> u<33> t<Primary_literal> p<34> c<32> l<6:27> el<6:28>
n<> u<34> t<Constant_primary> p<35> c<33> l<6:27> el<6:28>
n<> u<35> t<Constant_expression> p<37> c<34> l<6:27> el<6:28>
n<> u<36> t<BinOp_Minus> p<37> s<35> l<6:26> el<6:27>
n<> u<37> t<Constant_expression> p<42> c<31> s<41> l<6:19> el<6:28>
n<0> u<38> t<IntConst> p<39> l<6:29> el<6:30>
n<> u<39> t<Primary_literal> p<40> c<38> l<6:29> el<6:30>
n<> u<40> t<Constant_primary> p<41> c<39> l<6:29> el<6:30>
n<> u<41> t<Constant_expression> p<42> c<40> l<6:29> el<6:30>
n<> u<42> t<Constant_range> p<43> c<37> l<6:19> el<6:30>
n<> u<43> t<Packed_dimension> p<44> c<42> l<6:18> el<6:31>
n<> u<44> t<Data_type> p<46> c<27> s<45> l<6:12> el<6:31>
n<unused_type_t> u<45> t<StringConst> p<46> l<6:32> el<6:45>
n<> u<46> t<Type_declaration> p<47> c<44> l<6:4> el<6:46>
n<> u<47> t<Data_declaration> p<48> c<46> l<6:4> el<6:46>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<6:4> el<6:46>
n<> u<49> t<Package_item> p<52> c<48> s<51> l<6:4> el<6:46>
n<lc_ctrl_pkg> u<50> t<StringConst> p<52> l<7:14> el<7:25>
n<> u<51> t<Endpackage> p<52> s<50> l<7:1> el<7:11>
n<> u<52> t<Package_declaration> p<53> c<10> l<4:1> el<7:25>
n<> u<53> t<Description> p<143> c<52> s<142> l<4:1> el<7:25>
n<module> u<54> t<Module_keyword> p<56> s<55> l<9:1> el<9:7>
n<top> u<55> t<StringConst> p<56> l<9:8> el<9:11>
n<> u<56> t<Module_ansi_header> p<141> c<54> s<66> l<9:1> el<9:12>
n<lc_ctrl_pkg> u<57> t<StringConst> p<59> s<58> l<10:11> el<10:22>
n<unused_type_t> u<58> t<StringConst> p<59> l<10:24> el<10:37>
n<> u<59> t<Package_import_item> p<60> c<57> l<10:11> el<10:37>
n<> u<60> t<Package_import_declaration> p<61> c<59> l<10:4> el<10:38>
n<> u<61> t<Data_declaration> p<62> c<60> l<10:4> el<10:38>
n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<10:4> el<10:38>
n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<10:4> el<10:38>
n<> u<64> t<Module_common_item> p<65> c<63> l<10:4> el<10:38>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<10:4> el<10:38>
n<> u<66> t<Non_port_module_item> p<141> c<65> s<84> l<10:4> el<10:38>
n<> u<67> t<IntegerAtomType_Int> p<68> l<11:14> el<11:17>
n<> u<68> t<Data_type> p<69> c<67> l<11:14> el<11:17>
n<> u<69> t<Data_type_or_implicit> p<79> c<68> s<78> l<11:14> el<11:17>
n<TxWidth> u<70> t<StringConst> p<77> s<76> l<11:18> el<11:25>
n<1> u<71> t<IntConst> p<72> l<11:28> el<11:29>
n<> u<72> t<Primary_literal> p<73> c<71> l<11:28> el<11:29>
n<> u<73> t<Constant_primary> p<74> c<72> l<11:28> el<11:29>
n<> u<74> t<Constant_expression> p<75> c<73> l<11:28> el<11:29>
n<> u<75> t<Constant_mintypmax_expression> p<76> c<74> l<11:28> el<11:29>
n<> u<76> t<Constant_param_expression> p<77> c<75> l<11:28> el<11:29>
n<> u<77> t<Param_assignment> p<78> c<70> l<11:18> el<11:29>
n<> u<78> t<List_of_param_assignments> p<79> c<77> l<11:18> el<11:29>
n<> u<79> t<Parameter_declaration> p<80> c<69> l<11:4> el<11:29>
n<> u<80> t<Package_or_generate_item_declaration> p<81> c<79> l<11:4> el<11:30>
n<> u<81> t<Module_or_generate_item_declaration> p<82> c<80> l<11:4> el<11:30>
n<> u<82> t<Module_common_item> p<83> c<81> l<11:4> el<11:30>
n<> u<83> t<Module_or_generate_item> p<84> c<82> l<11:4> el<11:30>
n<> u<84> t<Non_port_module_item> p<141> c<83> s<96> l<11:4> el<11:30>
n<> u<85> t<IntegerAtomType_Int> p<86> l<12:4> el<12:7>
n<> u<86> t<Data_type> p<90> c<85> s<89> l<12:4> el<12:7>
n<o> u<87> t<StringConst> p<88> l<12:18> el<12:19>
n<> u<88> t<Variable_decl_assignment> p<89> c<87> l<12:18> el<12:19>
n<> u<89> t<List_of_variable_decl_assignments> p<90> c<88> l<12:18> el<12:19>
n<> u<90> t<Variable_declaration> p<91> c<86> l<12:4> el<12:20>
n<> u<91> t<Data_declaration> p<92> c<90> l<12:4> el<12:20>
n<> u<92> t<Package_or_generate_item_declaration> p<93> c<91> l<12:4> el<12:20>
n<> u<93> t<Module_or_generate_item_declaration> p<94> c<92> l<12:4> el<12:20>
n<> u<94> t<Module_common_item> p<95> c<93> l<12:4> el<12:20>
n<> u<95> t<Module_or_generate_item> p<96> c<94> l<12:4> el<12:20>
n<> u<96> t<Non_port_module_item> p<141> c<95> s<111> l<12:4> el<12:20>
n<o> u<97> t<StringConst> p<98> l<13:11> el<13:12>
n<> u<98> t<Ps_or_hierarchical_identifier> p<101> c<97> s<100> l<13:11> el<13:12>
n<> u<99> t<Constant_bit_select> p<100> l<13:13> el<13:13>
n<> u<100> t<Constant_select> p<101> c<99> l<13:13> el<13:13>
n<> u<101> t<Net_lvalue> p<106> c<98> s<105> l<13:11> el<13:12>
n<TxWidth> u<102> t<StringConst> p<103> l<13:15> el<13:22>
n<> u<103> t<Primary_literal> p<104> c<102> l<13:15> el<13:22>
n<> u<104> t<Primary> p<105> c<103> l<13:15> el<13:22>
n<> u<105> t<Expression> p<106> c<104> l<13:15> el<13:22>
n<> u<106> t<Net_assignment> p<107> c<101> l<13:11> el<13:22>
n<> u<107> t<List_of_net_assignments> p<108> c<106> l<13:11> el<13:22>
n<> u<108> t<Continuous_assign> p<109> c<107> l<13:4> el<13:23>
n<> u<109> t<Module_common_item> p<110> c<108> l<13:4> el<13:23>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<13:4> el<13:23>
n<> u<111> t<Non_port_module_item> p<141> c<110> s<139> l<13:4> el<13:23>
n<TxWidth> u<112> t<StringConst> p<113> l<15:7> el<15:14>
n<> u<113> t<Primary_literal> p<114> c<112> l<15:7> el<15:14>
n<> u<114> t<Constant_primary> p<115> c<113> l<15:7> el<15:14>
n<> u<115> t<Constant_expression> p<121> c<114> s<120> l<15:7> el<15:14>
n<1> u<116> t<IntConst> p<117> l<15:18> el<15:19>
n<> u<117> t<Primary_literal> p<118> c<116> l<15:18> el<15:19>
n<> u<118> t<Constant_primary> p<119> c<117> l<15:18> el<15:19>
n<> u<119> t<Constant_expression> p<121> c<118> l<15:18> el<15:19>
n<> u<120> t<BinOp_Equiv> p<121> s<119> l<15:15> el<15:17>
n<> u<121> t<Constant_expression> p<135> c<115> s<133> l<15:7> el<15:19>
n<GOOD> u<122> t<StringConst> p<128> s<127> l<16:6> el<16:10>
n<good> u<123> t<StringConst> p<124> l<16:11> el<16:15>
n<> u<124> t<Name_of_instance> p<127> c<123> s<126> l<16:11> el<16:15>
n<> u<125> t<Ordered_port_connection> p<126> l<16:16> el<16:16>
n<> u<126> t<List_of_port_connections> p<127> c<125> l<16:16> el<16:16>
n<> u<127> t<Hierarchical_instance> p<128> c<124> l<16:11> el<16:17>
n<> u<128> t<Module_instantiation> p<129> c<122> l<16:6> el<16:18>
n<> u<129> t<Module_or_generate_item> p<130> c<128> l<16:6> el<16:18>
n<> u<130> t<Generate_item> p<131> c<129> l<16:6> el<16:18>
n<> u<131> t<Generate_block> p<133> c<130> s<132> l<16:6> el<16:18>
n<> u<132> t<End> p<133> l<17:3> el<17:6>
n<> u<133> t<Generate_block> p<135> c<131> l<15:21> el<17:6>
n<> u<134> t<IF> p<135> s<121> l<15:3> el<15:5>
n<> u<135> t<If_generate_construct> p<136> c<134> l<15:3> el<17:6>
n<> u<136> t<Conditional_generate_construct> p<137> c<135> l<15:3> el<17:6>
n<> u<137> t<Module_common_item> p<138> c<136> l<15:3> el<17:6>
n<> u<138> t<Module_or_generate_item> p<139> c<137> l<15:3> el<17:6>
n<> u<139> t<Non_port_module_item> p<141> c<138> s<140> l<15:3> el<17:6>
n<> u<140> t<Endmodule> p<141> l<19:1> el<19:10>
n<> u<141> t<Module_declaration> p<142> c<56> l<9:1> el<19:10>
n<> u<142> t<Description> p<143> c<141> l<9:1> el<19:10>
n<> u<143> t<Source_text> p<144> c<9> l<1:1> el<19:10>
n<> u<144> t<Top_level_rule> c<1> l<1:1> el<20:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImportPackage/dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/ImportPackage/dut.sv:4:1: No timescale set for "lc_ctrl_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/ImportPackage/dut.sv:9:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/ImportPackage/dut.sv:4:1: Compile package "lc_ctrl_pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/ImportPackage/dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/ImportPackage/dut.sv:9:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/ImportPackage/dut.sv:15:3: Compile generate block "work@top.genblk1".

[NTE:EL0503] ${SURELOG_DIR}/tests/ImportPackage/dut.sv:9:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
constant                                              27
cont_assign                                            2
design                                                 1
gen_if                                                 1
gen_scope                                              2
gen_scope_array                                        2
import_typespec                                        1
int_typespec                                          12
int_var                                                1
logic_net                                              1
logic_typespec                                         2
module_inst                                           10
operation                                              6
package                                                2
packed_array_typespec                                  2
param_assign                                           6
parameter                                              6
range                                                  4
ref_module                                             2
ref_obj                                                7
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
constant                                              27
cont_assign                                            3
design                                                 1
gen_if                                                 1
gen_scope                                              3
gen_scope_array                                        3
import_typespec                                        1
int_typespec                                          12
int_var                                                1
logic_net                                              1
logic_typespec                                         2
module_inst                                           11
operation                                              6
package                                                2
packed_array_typespec                                  2
param_assign                                           6
parameter                                              6
range                                                  4
ref_module                                             2
ref_obj                                                8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImportPackage/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ImportPackage/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ImportPackage/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
  |vpiParent:
  \_design: (work@top)
  |vpiName:lc_ctrl_pkg
  |vpiFullName:lc_ctrl_pkg::
  |vpiParameter:
  \_parameter: (lc_ctrl_pkg::TxWidth), line:5:18, endln:5:25
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:5:14, endln:5:17
      |vpiParent:
      \_parameter: (lc_ctrl_pkg::TxWidth), line:5:18, endln:5:25
      |vpiInstance:
      \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:TxWidth
    |vpiFullName:lc_ctrl_pkg::TxWidth
  |vpiParamAssign:
  \_param_assign: , line:5:18, endln:5:29
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
    |vpiRhs:
    \_constant: , line:5:28, endln:5:29
      |vpiParent:
      \_param_assign: , line:5:18, endln:5:29
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:5:14, endln:5:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (lc_ctrl_pkg::TxWidth), line:5:18, endln:5:25
  |vpiTypedef:
  \_logic_typespec: (lc_ctrl_pkg::unused_type_t), line:6:12, endln:6:31
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
    |vpiName:lc_ctrl_pkg::unused_type_t
    |vpiInstance:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
    |vpiRange:
    \_range: , line:6:18, endln:6:31
      |vpiParent:
      \_logic_typespec: (lc_ctrl_pkg::unused_type_t), line:6:12, endln:6:31
      |vpiLeftRange:
      \_operation: , line:6:19, endln:6:28
        |vpiParent:
        \_range: , line:6:18, endln:6:31
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (lc_ctrl_pkg::lc_ctrl_pkg::unused_type_t::TxWidth), line:6:19, endln:6:26
          |vpiParent:
          \_operation: , line:6:19, endln:6:28
          |vpiName:TxWidth
          |vpiFullName:lc_ctrl_pkg::lc_ctrl_pkg::unused_type_t::TxWidth
          |vpiActual:
          \_parameter: (lc_ctrl_pkg::TxWidth), line:5:18, endln:5:25
        |vpiOperand:
        \_constant: , line:6:27, endln:6:28
          |vpiParent:
          \_operation: , line:6:19, endln:6:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:6:29, endln:6:30
        |vpiParent:
        \_range: , line:6:18, endln:6:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:lc_ctrl_pkg
|uhdmtopPackages:
\_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
  |vpiParent:
  \_design: (work@top)
  |vpiName:lc_ctrl_pkg
  |vpiFullName:lc_ctrl_pkg::
  |vpiParameter:
  \_parameter: (lc_ctrl_pkg::TxWidth), line:5:18, endln:5:25
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:5:14, endln:5:17
      |vpiParent:
      \_parameter: (lc_ctrl_pkg::TxWidth), line:5:18, endln:5:25
      |vpiInstance:
      \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:TxWidth
    |vpiFullName:lc_ctrl_pkg::TxWidth
  |vpiParamAssign:
  \_param_assign: , line:5:18, endln:5:29
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
    |vpiRhs:
    \_constant: , line:5:28, endln:5:29
      |vpiParent:
      \_param_assign: , line:5:18, endln:5:29
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:5:14, endln:5:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (lc_ctrl_pkg::TxWidth), line:5:18, endln:5:25
  |vpiTypedef:
  \_logic_typespec: (lc_ctrl_pkg::unused_type_t), line:6:12, endln:6:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |vpiName:lc_ctrl_pkg::unused_type_t
    |vpiInstance:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:4:1, endln:7:25
    |vpiRange:
    \_range: , line:6:18, endln:6:31
      |vpiParent:
      \_logic_typespec: (lc_ctrl_pkg::unused_type_t), line:6:12, endln:6:31
      |vpiLeftRange:
      \_constant: , line:6:19, endln:6:26
        |vpiParent:
        \_range: , line:6:18, endln:6:31
        |vpiDecompile:3
        |vpiSize:64
        |INT:3
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:6:29, endln:6:30
        |vpiParent:
        \_range: , line:6:18, endln:6:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:lc_ctrl_pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.TxWidth), line:11:18, endln:11:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:11:14, endln:11:17
      |vpiParent:
      \_parameter: (work@top.TxWidth), line:11:18, endln:11:25
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:TxWidth
    |vpiFullName:work@top.TxWidth
  |vpiParamAssign:
  \_param_assign: , line:11:18, endln:11:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |vpiRhs:
    \_constant: , line:11:28, endln:11:29
      |vpiParent:
      \_param_assign: , line:11:18, endln:11:29
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:11:14, endln:11:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.TxWidth), line:11:18, endln:11:25
  |vpiTypedef:
  \_logic_typespec: (lc_ctrl_pkg::unused_type_t), line:6:12, endln:6:31
  |vpiTypedef:
  \_import_typespec: (lc_ctrl_pkg), line:10:11, endln:10:37
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:12:18, endln:12:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |vpiTypespec:
    \_int_typespec: , line:12:4, endln:12:7
      |vpiSigned:1
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiContAssign:
  \_cont_assign: , line:13:11, endln:13:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |vpiRhs:
    \_ref_obj: (work@top.TxWidth), line:13:15, endln:13:22
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:22
      |vpiName:TxWidth
      |vpiFullName:work@top.TxWidth
    |vpiLhs:
    \_ref_obj: (work@top.o), line:13:11, endln:13:12
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:22
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:12:18, endln:12:19
  |vpiGenStmt:
  \_gen_if: , line:15:3, endln:15:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |vpiCondition:
    \_operation: , line:15:7, endln:15:19
      |vpiParent:
      \_gen_if: , line:15:3, endln:15:5
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.TxWidth), line:15:7, endln:15:14
        |vpiParent:
        \_operation: , line:15:7, endln:15:19
        |vpiName:TxWidth
        |vpiFullName:work@top.TxWidth
      |vpiOperand:
      \_constant: , line:15:18, endln:15:19
        |vpiParent:
        \_operation: , line:15:7, endln:15:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:15:3, endln:15:5
      |vpiFullName:work@top
      |vpiStmt:
      \_ref_module: work@GOOD (good), line:16:11, endln:16:15
        |vpiParent:
        \_begin: (work@top)
        |vpiName:good
        |vpiDefName:work@GOOD
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:12:18, endln:12:19
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |vpiTypespec:
    \_int_typespec: , line:12:4, endln:12:7
      |vpiSigned:1
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.TxWidth), line:11:18, endln:11:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:11:14, endln:11:17
      |vpiParent:
      \_parameter: (work@top.TxWidth), line:11:18, endln:11:25
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:TxWidth
    |vpiFullName:work@top.TxWidth
  |vpiParamAssign:
  \_param_assign: , line:11:18, endln:11:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |vpiRhs:
    \_constant: , line:11:28, endln:11:29
      |vpiParent:
      \_param_assign: , line:11:18, endln:11:29
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:11:14, endln:11:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.TxWidth), line:11:18, endln:11:25
  |vpiTypedef:
  \_logic_typespec: (lc_ctrl_pkg::unused_type_t), line:6:12, endln:6:31
  |vpiTypedef:
  \_import_typespec: (lc_ctrl_pkg), line:10:11, endln:10:37
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:15:3, endln:17:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1), line:15:3, endln:17:6
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:15:3, endln:17:6
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module_inst: work@GOOD (work@top.genblk1.good), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:16:6, endln:16:18
        |vpiParent:
        \_gen_scope: (work@top.genblk1), line:15:3, endln:17:6
        |vpiName:good
        |vpiFullName:work@top.genblk1.good
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/ImportPackage/dut.sv
        |vpiDefLineNo:1
  |vpiContAssign:
  \_cont_assign: , line:13:11, endln:13:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ImportPackage/dut.sv, line:9:1, endln:19:10
    |vpiRhs:
    \_constant: , line:11:28, endln:11:29
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:22
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:11:14, endln:11:17
        |vpiParent:
        \_constant: , line:11:28, endln:11:29
        |vpiSigned:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.o), line:13:11, endln:13:12
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:22
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:12:18, endln:12:19
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ImportPackage/dut.sv | ${SURELOG_DIR}/build/regression/ImportPackage/roundtrip/dut_000.sv | 5 | 19 |