{
  "signal": [
    {
      "name": "clk",
      "wave": "p............................",
      "period": 1.0
    },
    {},
    {
      "name": "rst_n",
      "wave": "1............................"
    },
    {},
    [
      "RX FIFO",
      {
        "name": "rx_fifo_wr",
        "wave": "0.1.0.1.0.1.0.1.0.1.0........",
        "node": "..a...b...c...d...e.........."
      },
      {
        "name": "rx_fifo_count",
        "wave": "=.=.=.=.=.=.=.=.=.=.=........",
        "data": ["0", "1", "2", "3", "4", "5", "6", "7", "8", "9", "10"]
      },
      {
        "name": "cfg_rx_trigger",
        "wave": "=............................",
        "data": ["8"],
        "node": "f............................"
      }
    ],
    {},
    [
      "Threshold Logic",
      {
        "name": "rx_trigger_match",
        "wave": "0.................1..........",
        "node": "..................g.........."
      }
    ],
    {},
    [
      "Interrupt",
      {
        "name": "rx_data_avail_int",
        "wave": "0..................1.........",
        "node": "...................h........."
      },
      {
        "name": "irq",
        "wave": "0..................1.........",
        "node": "...................i........."
      }
    ],
    {},
    [
      "APB Read",
      {
        "name": "s_apb_PSEL",
        "wave": "0....................1......0",
        "node": ".....................j......."
      },
      {
        "name": "s_apb_PADDR",
        "wave": "x....................2......x",
        "data": ["RBR"]
      },
      {
        "name": "rx_fifo_rd",
        "wave": "0........................1.0.",
        "node": ".........................k..."
      },
      {
        "name": "rx_fifo_count",
        "wave": "=....................=...=...",
        "data": ["10", "10", "9"]
      }
    ]
  ],
  "head": {
    "text": "UART RX FIFO Trigger Threshold",
    "tick": 0,
    "every": 2
  },
  "foot": {
    "text": "RX FIFO fills to trigger level (8) -> Interrupt asserts -> CPU reads RBR"
  },
  "config": {
    "hscale": 1.5
  },
  "edge": [
    "f Trigger=8",
    "a~>e FIFO Filling",
    "e~>g Threshold Match",
    "g~>h Int Assert",
    "j~>k APB Read RBR"
  ]
}
