============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 20:14:04 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(42)
HDL-1007 : undeclared symbol 'count_row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(62)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(215)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(216)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 31 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5771 instances
RUN-0007 : 2262 luts, 2184 seqs, 864 mslices, 287 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 6839 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 4639 nets have 2 pins
RUN-1001 : 1405 nets have [3 - 5] pins
RUN-1001 : 659 nets have [6 - 10] pins
RUN-1001 : 77 nets have [11 - 20] pins
RUN-1001 : 45 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     156     
RUN-1001 :   No   |  No   |  Yes  |    1354     
RUN-1001 :   No   |  Yes  |  No   |     76      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     542     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  35   |    104     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5769 instances, 2262 luts, 2184 seqs, 1151 slices, 206 macros(1151 instances: 864 mslices 287 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1697 pins
PHY-0007 : Cell area utilization is 23%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26712, tnet num: 6837, tinst num: 5769, tnode num: 33712, tedge num: 44387.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.104984s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (100.4%)

RUN-1004 : used memory is 243 MB, reserved memory is 222 MB, peak memory is 243 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.239655s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (100.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.70513e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5769.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 23%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.11602e+06, overlap = 49.5
PHY-3002 : Step(2): len = 945368, overlap = 54.25
PHY-3002 : Step(3): len = 586969, overlap = 60.25
PHY-3002 : Step(4): len = 510755, overlap = 56.4062
PHY-3002 : Step(5): len = 427429, overlap = 63.0938
PHY-3002 : Step(6): len = 379487, overlap = 81.0938
PHY-3002 : Step(7): len = 342386, overlap = 108
PHY-3002 : Step(8): len = 306564, overlap = 126.5
PHY-3002 : Step(9): len = 279675, overlap = 162.281
PHY-3002 : Step(10): len = 252917, overlap = 171.844
PHY-3002 : Step(11): len = 226523, overlap = 165.375
PHY-3002 : Step(12): len = 211411, overlap = 169.875
PHY-3002 : Step(13): len = 195598, overlap = 188.125
PHY-3002 : Step(14): len = 185003, overlap = 199.719
PHY-3002 : Step(15): len = 176576, overlap = 203.844
PHY-3002 : Step(16): len = 166801, overlap = 225.188
PHY-3002 : Step(17): len = 157791, overlap = 232.938
PHY-3002 : Step(18): len = 154375, overlap = 243.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.75592e-05
PHY-3002 : Step(19): len = 175578, overlap = 170.781
PHY-3002 : Step(20): len = 182742, overlap = 152.75
PHY-3002 : Step(21): len = 164628, overlap = 134.625
PHY-3002 : Step(22): len = 166559, overlap = 133.219
PHY-3002 : Step(23): len = 167356, overlap = 135.281
PHY-3002 : Step(24): len = 166528, overlap = 126.031
PHY-3002 : Step(25): len = 164775, overlap = 124.844
PHY-3002 : Step(26): len = 160777, overlap = 122.5
PHY-3002 : Step(27): len = 157279, overlap = 112.375
PHY-3002 : Step(28): len = 150679, overlap = 111.812
PHY-3002 : Step(29): len = 151173, overlap = 109.438
PHY-3002 : Step(30): len = 145953, overlap = 109.469
PHY-3002 : Step(31): len = 144850, overlap = 115.344
PHY-3002 : Step(32): len = 140696, overlap = 122.562
PHY-3002 : Step(33): len = 139860, overlap = 129.562
PHY-3002 : Step(34): len = 137433, overlap = 128.406
PHY-3002 : Step(35): len = 134530, overlap = 124.406
PHY-3002 : Step(36): len = 133442, overlap = 116.406
PHY-3002 : Step(37): len = 130189, overlap = 115
PHY-3002 : Step(38): len = 128569, overlap = 118.781
PHY-3002 : Step(39): len = 127178, overlap = 128.219
PHY-3002 : Step(40): len = 126936, overlap = 133.5
PHY-3002 : Step(41): len = 127340, overlap = 136.094
PHY-3002 : Step(42): len = 124077, overlap = 130.781
PHY-3002 : Step(43): len = 123790, overlap = 129.812
PHY-3002 : Step(44): len = 121675, overlap = 129.531
PHY-3002 : Step(45): len = 121324, overlap = 126.531
PHY-3002 : Step(46): len = 121151, overlap = 126.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.51184e-05
PHY-3002 : Step(47): len = 122689, overlap = 126.25
PHY-3002 : Step(48): len = 122803, overlap = 129
PHY-3002 : Step(49): len = 124119, overlap = 128.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.02367e-05
PHY-3002 : Step(50): len = 124738, overlap = 127.562
PHY-3002 : Step(51): len = 124770, overlap = 127.156
PHY-3002 : Step(52): len = 125626, overlap = 126.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00012357
PHY-3002 : Step(53): len = 128624, overlap = 120.031
PHY-3002 : Step(54): len = 128667, overlap = 119.438
PHY-3002 : Step(55): len = 128680, overlap = 125.938
PHY-3002 : Step(56): len = 128694, overlap = 125.688
PHY-3002 : Step(57): len = 128445, overlap = 125.031
PHY-3002 : Step(58): len = 128372, overlap = 124.531
PHY-3002 : Step(59): len = 130833, overlap = 112.344
PHY-3002 : Step(60): len = 133207, overlap = 111.062
PHY-3002 : Step(61): len = 134621, overlap = 99.1562
PHY-3002 : Step(62): len = 135191, overlap = 99.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00024714
PHY-3002 : Step(63): len = 135248, overlap = 100.562
PHY-3002 : Step(64): len = 135271, overlap = 100.125
PHY-3002 : Step(65): len = 135277, overlap = 103.188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000405731
PHY-3002 : Step(66): len = 135713, overlap = 103
PHY-3002 : Step(67): len = 135782, overlap = 102.938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016908s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (369.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.127941s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (109.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.48255e-06
PHY-3002 : Step(68): len = 143502, overlap = 174.438
PHY-3002 : Step(69): len = 144916, overlap = 182.875
PHY-3002 : Step(70): len = 139522, overlap = 189.594
PHY-3002 : Step(71): len = 140424, overlap = 189.188
PHY-3002 : Step(72): len = 133156, overlap = 184.125
PHY-3002 : Step(73): len = 132977, overlap = 179.844
PHY-3002 : Step(74): len = 130454, overlap = 174.656
PHY-3002 : Step(75): len = 130265, overlap = 175
PHY-3002 : Step(76): len = 129155, overlap = 175.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.96511e-06
PHY-3002 : Step(77): len = 128823, overlap = 167.156
PHY-3002 : Step(78): len = 128904, overlap = 165.875
PHY-3002 : Step(79): len = 128967, overlap = 165.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.79302e-05
PHY-3002 : Step(80): len = 131626, overlap = 154
PHY-3002 : Step(81): len = 131626, overlap = 154
PHY-3002 : Step(82): len = 131794, overlap = 151.656
PHY-3002 : Step(83): len = 132063, overlap = 150.25
PHY-3002 : Step(84): len = 132063, overlap = 150.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.58604e-05
PHY-3002 : Step(85): len = 138671, overlap = 122
PHY-3002 : Step(86): len = 138671, overlap = 122
PHY-3002 : Step(87): len = 138502, overlap = 121.781
PHY-3002 : Step(88): len = 138697, overlap = 121.844
PHY-3002 : Step(89): len = 139092, overlap = 121.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.17209e-05
PHY-3002 : Step(90): len = 144495, overlap = 117.344
PHY-3002 : Step(91): len = 145588, overlap = 115.031
PHY-3002 : Step(92): len = 153014, overlap = 106.625
PHY-3002 : Step(93): len = 152787, overlap = 117.406
PHY-3002 : Step(94): len = 152331, overlap = 115.375
PHY-3002 : Step(95): len = 147516, overlap = 109.344
PHY-3002 : Step(96): len = 146786, overlap = 105.438
PHY-3002 : Step(97): len = 140805, overlap = 105.188
PHY-3002 : Step(98): len = 139287, overlap = 105.219
PHY-3002 : Step(99): len = 139015, overlap = 104.906
PHY-3002 : Step(100): len = 138670, overlap = 102.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000143442
PHY-3002 : Step(101): len = 138401, overlap = 93.9688
PHY-3002 : Step(102): len = 138545, overlap = 96.625
PHY-3002 : Step(103): len = 139469, overlap = 96.8438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000286883
PHY-3002 : Step(104): len = 140064, overlap = 93.5312
PHY-3002 : Step(105): len = 140140, overlap = 93.2812
PHY-3002 : Step(106): len = 141574, overlap = 88.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.127227s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.08535e-05
PHY-3002 : Step(107): len = 142944, overlap = 278.5
PHY-3002 : Step(108): len = 142944, overlap = 278.5
PHY-3002 : Step(109): len = 142272, overlap = 275.75
PHY-3002 : Step(110): len = 142450, overlap = 273.812
PHY-3002 : Step(111): len = 142619, overlap = 270.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.1707e-05
PHY-3002 : Step(112): len = 145530, overlap = 261.406
PHY-3002 : Step(113): len = 146694, overlap = 255.656
PHY-3002 : Step(114): len = 153294, overlap = 204.969
PHY-3002 : Step(115): len = 150183, overlap = 201.969
PHY-3002 : Step(116): len = 149980, overlap = 206.625
PHY-3002 : Step(117): len = 147281, overlap = 183.969
PHY-3002 : Step(118): len = 147559, overlap = 173
PHY-3002 : Step(119): len = 147770, overlap = 172.75
PHY-3002 : Step(120): len = 149204, overlap = 165.312
PHY-3002 : Step(121): len = 147256, overlap = 165.25
PHY-3002 : Step(122): len = 147256, overlap = 165.25
PHY-3002 : Step(123): len = 146797, overlap = 158.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000123414
PHY-3002 : Step(124): len = 149521, overlap = 149.969
PHY-3002 : Step(125): len = 149521, overlap = 149.969
PHY-3002 : Step(126): len = 149788, overlap = 145.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000239196
PHY-3002 : Step(127): len = 153799, overlap = 139.594
PHY-3002 : Step(128): len = 156510, overlap = 138.062
PHY-3002 : Step(129): len = 157574, overlap = 131.875
PHY-3002 : Step(130): len = 157736, overlap = 128.906
PHY-3002 : Step(131): len = 157290, overlap = 121.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000478393
PHY-3002 : Step(132): len = 158441, overlap = 124.125
PHY-3002 : Step(133): len = 158582, overlap = 121.5
PHY-3002 : Step(134): len = 159659, overlap = 117.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000956785
PHY-3002 : Step(135): len = 160493, overlap = 112.938
PHY-3002 : Step(136): len = 160943, overlap = 113.5
PHY-3002 : Step(137): len = 162268, overlap = 109.594
PHY-3002 : Step(138): len = 163315, overlap = 108.062
PHY-3002 : Step(139): len = 164596, overlap = 103.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00191357
PHY-3002 : Step(140): len = 164485, overlap = 102.25
PHY-3002 : Step(141): len = 164422, overlap = 101.469
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00382714
PHY-3002 : Step(142): len = 164741, overlap = 99.8438
PHY-3002 : Step(143): len = 164894, overlap = 99.7188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26712, tnet num: 6837, tinst num: 5769, tnode num: 33712, tedge num: 44387.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.149470s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (99.2%)

RUN-1004 : used memory is 238 MB, reserved memory is 218 MB, peak memory is 249 MB
OPT-1001 : Total overflow 323.41 peak overflow 3.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6839.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 187792, over cnt = 830(2%), over = 3017, worst = 18
PHY-1001 : End global iterations;  0.373954s wall, 0.578125s user + 0.078125s system = 0.656250s CPU (175.5%)

PHY-1001 : Congestion index: top1 = 46.47, top5 = 35.76, top10 = 29.87, top15 = 26.19.
PHY-1001 : End incremental global routing;  0.471588s wall, 0.656250s user + 0.093750s system = 0.750000s CPU (159.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.160178s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.742718s wall, 0.921875s user + 0.093750s system = 1.015625s CPU (136.7%)

OPT-1001 : Current memory(MB): used = 276, reserve = 256, peak = 276.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5106/6839.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 187792, over cnt = 830(2%), over = 3017, worst = 18
PHY-1002 : len = 202096, over cnt = 556(1%), over = 1511, worst = 18
PHY-1002 : len = 217184, over cnt = 216(0%), over = 380, worst = 11
PHY-1002 : len = 220704, over cnt = 34(0%), over = 46, worst = 5
PHY-1002 : len = 221440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.364759s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (149.9%)

PHY-1001 : Congestion index: top1 = 42.07, top5 = 33.25, top10 = 29.01, top15 = 26.18.
OPT-1001 : End congestion update;  0.454568s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (140.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6837 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124967s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.0%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.579685s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (132.1%)

OPT-1001 : Current memory(MB): used = 280, reserve = 261, peak = 280.
OPT-1001 : End physical optimization;  2.527442s wall, 3.093750s user + 0.140625s system = 3.234375s CPU (128.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2262 LUT to BLE ...
SYN-4008 : Packed 2262 LUT and 1187 SEQ to BLE.
SYN-4003 : Packing 997 remaining SEQ's ...
SYN-4005 : Packed 618 SEQ with LUT/SLICE
SYN-4006 : 640 single LUT's are left
SYN-4006 : 379 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2641/5206 primitive instances ...
PHY-3001 : End packing;  0.273333s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.2%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2827 instances
RUN-1001 : 1326 mslices, 1327 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5720 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3503 nets have 2 pins
RUN-1001 : 1411 nets have [3 - 5] pins
RUN-1001 : 676 nets have [6 - 10] pins
RUN-1001 : 68 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 2825 instances, 2653 slices, 206 macros(1151 instances: 864 mslices 287 lslices)
PHY-3001 : Cell area utilization is 33%
PHY-3001 : After packing: Len = 166027, Over = 159.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22890, tnet num: 5718, tinst num: 2825, tnode num: 27970, tedge num: 39981.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.243497s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (100.5%)

RUN-1004 : used memory is 285 MB, reserved memory is 267 MB, peak memory is 285 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5718 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.365883s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.34458e-05
PHY-3002 : Step(144): len = 161132, overlap = 164.75
PHY-3002 : Step(145): len = 159489, overlap = 171
PHY-3002 : Step(146): len = 155740, overlap = 176.25
PHY-3002 : Step(147): len = 152596, overlap = 179
PHY-3002 : Step(148): len = 152059, overlap = 178.75
PHY-3002 : Step(149): len = 149812, overlap = 184.25
PHY-3002 : Step(150): len = 148930, overlap = 188
PHY-3002 : Step(151): len = 148039, overlap = 193.25
PHY-3002 : Step(152): len = 146530, overlap = 193.25
PHY-3002 : Step(153): len = 145657, overlap = 198.5
PHY-3002 : Step(154): len = 145410, overlap = 195.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.68915e-05
PHY-3002 : Step(155): len = 147266, overlap = 188.25
PHY-3002 : Step(156): len = 148817, overlap = 182.25
PHY-3002 : Step(157): len = 151403, overlap = 178.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.3783e-05
PHY-3002 : Step(158): len = 154676, overlap = 164.25
PHY-3002 : Step(159): len = 156441, overlap = 162
PHY-3002 : Step(160): len = 161094, overlap = 154
PHY-3002 : Step(161): len = 160559, overlap = 152.75
PHY-3002 : Step(162): len = 160613, overlap = 153
PHY-3002 : Step(163): len = 160477, overlap = 146.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000187566
PHY-3002 : Step(164): len = 163253, overlap = 138.75
PHY-3002 : Step(165): len = 165358, overlap = 133.25
PHY-3002 : Step(166): len = 167596, overlap = 128.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000375132
PHY-3002 : Step(167): len = 167739, overlap = 125
PHY-3002 : Step(168): len = 169353, overlap = 123.5
PHY-3002 : Step(169): len = 172119, overlap = 116.25
PHY-3002 : Step(170): len = 172470, overlap = 111.25
PHY-3002 : Step(171): len = 172187, overlap = 113
PHY-3002 : Step(172): len = 172042, overlap = 115.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.336408s wall, 0.234375s user + 0.609375s system = 0.843750s CPU (250.8%)

PHY-3001 : Trial Legalized: Len = 205418
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5718 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.113010s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000306429
PHY-3002 : Step(173): len = 194294, overlap = 9.25
PHY-3002 : Step(174): len = 184430, overlap = 31.5
PHY-3002 : Step(175): len = 180806, overlap = 39.5
PHY-3002 : Step(176): len = 178564, overlap = 47.25
PHY-3002 : Step(177): len = 177201, overlap = 51.5
PHY-3002 : Step(178): len = 176379, overlap = 54.75
PHY-3002 : Step(179): len = 175772, overlap = 56.5
PHY-3002 : Step(180): len = 175617, overlap = 57.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000599226
PHY-3002 : Step(181): len = 176254, overlap = 54.75
PHY-3002 : Step(182): len = 176460, overlap = 53.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111481
PHY-3002 : Step(183): len = 176923, overlap = 52.5
PHY-3002 : Step(184): len = 177159, overlap = 52.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008382s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (186.4%)

PHY-3001 : Legalized: Len = 189787, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020199s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.4%)

PHY-3001 : 45 instances has been re-located, deltaX = 12, deltaY = 25, maxDist = 2.
PHY-3001 : Final: Len = 190703, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22890, tnet num: 5718, tinst num: 2825, tnode num: 27970, tedge num: 39981.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.342216s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.1%)

RUN-1004 : used memory is 282 MB, reserved memory is 263 MB, peak memory is 290 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 222/5720.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 229632, over cnt = 596(1%), over = 902, worst = 6
PHY-1002 : len = 233136, over cnt = 298(0%), over = 404, worst = 5
PHY-1002 : len = 235600, over cnt = 153(0%), over = 195, worst = 4
PHY-1002 : len = 237552, over cnt = 41(0%), over = 49, worst = 2
PHY-1002 : len = 238216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.764334s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (139.0%)

PHY-1001 : Congestion index: top1 = 35.58, top5 = 29.12, top10 = 26.18, top15 = 24.34.
PHY-1001 : End incremental global routing;  0.897470s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (134.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5718 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.148869s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.156861s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (125.6%)

OPT-1001 : Current memory(MB): used = 294, reserve = 275, peak = 294.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4901/5720.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 238216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026482s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.0%)

PHY-1001 : Congestion index: top1 = 35.58, top5 = 29.12, top10 = 26.18, top15 = 24.34.
OPT-1001 : End congestion update;  0.127211s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5718 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110394s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.1%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.237751s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (105.2%)

OPT-1001 : Current memory(MB): used = 296, reserve = 277, peak = 296.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5718 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.109952s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4901/5720.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 238216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026846s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.4%)

PHY-1001 : Congestion index: top1 = 35.58, top5 = 29.12, top10 = 26.18, top15 = 24.34.
PHY-1001 : End incremental global routing;  0.128718s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5718 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.143583s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4901/5720.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 238216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027977s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.7%)

PHY-1001 : Congestion index: top1 = 35.58, top5 = 29.12, top10 = 26.18, top15 = 24.34.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5718 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110390s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 35.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.412661s wall, 3.671875s user + 0.046875s system = 3.718750s CPU (109.0%)

RUN-1003 : finish command "place" in  16.732152s wall, 29.625000s user + 8.000000s system = 37.625000s CPU (224.9%)

RUN-1004 : used memory is 261 MB, reserved memory is 241 MB, peak memory is 297 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2827 instances
RUN-1001 : 1326 mslices, 1327 lslices, 144 pads, 14 brams, 7 dsps
RUN-1001 : There are total 5720 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 3503 nets have 2 pins
RUN-1001 : 1411 nets have [3 - 5] pins
RUN-1001 : 676 nets have [6 - 10] pins
RUN-1001 : 68 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22890, tnet num: 5718, tinst num: 2825, tnode num: 27970, tedge num: 39981.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.233327s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.1%)

RUN-1004 : used memory is 285 MB, reserved memory is 268 MB, peak memory is 314 MB
PHY-1001 : 1326 mslices, 1327 lslices, 144 pads, 14 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5718 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 226784, over cnt = 606(1%), over = 915, worst = 6
PHY-1002 : len = 230896, over cnt = 275(0%), over = 373, worst = 5
PHY-1002 : len = 234328, over cnt = 73(0%), over = 95, worst = 5
PHY-1002 : len = 235400, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 235480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.776540s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (138.8%)

PHY-1001 : Congestion index: top1 = 35.19, top5 = 29.03, top10 = 25.99, top15 = 24.15.
PHY-1001 : End global routing;  0.898358s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (132.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 327, reserve = 309, peak = 327.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 578, reserve = 563, peak = 578.
PHY-1001 : End build detailed router design. 3.941097s wall, 3.859375s user + 0.093750s system = 3.953125s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 74392, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.558671s wall, 4.546875s user + 0.000000s system = 4.546875s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 611, reserve = 597, peak = 611.
PHY-1001 : End phase 1; 4.564907s wall, 4.562500s user + 0.000000s system = 4.562500s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 2363 net; 2.209373s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (98.3%)

PHY-1022 : len = 620456, over cnt = 218(0%), over = 218, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 615, reserve = 601, peak = 615.
PHY-1001 : End initial routed; 7.274855s wall, 10.656250s user + 0.093750s system = 10.750000s CPU (147.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4702(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.825     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.525693s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 621, reserve = 608, peak = 621.
PHY-1001 : End phase 2; 8.800706s wall, 12.187500s user + 0.093750s system = 12.281250s CPU (139.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 620456, over cnt = 218(0%), over = 218, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.021229s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (147.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 619400, over cnt = 55(0%), over = 55, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.149692s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (156.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 619248, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.069946s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (178.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 619288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.047815s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4702(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.825     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.537683s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 37 feed throughs used by 32 nets
PHY-1001 : End commit to database; 0.639142s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 651, reserve = 638, peak = 651.
PHY-1001 : End phase 3; 2.639386s wall, 2.734375s user + 0.046875s system = 2.781250s CPU (105.4%)

PHY-1003 : Routed, final wirelength = 619288
PHY-1001 : Current memory(MB): used = 652, reserve = 640, peak = 652.
PHY-1001 : End export database. 0.020333s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.7%)

PHY-1001 : End detail routing;  20.239562s wall, 23.609375s user + 0.265625s system = 23.875000s CPU (118.0%)

RUN-1003 : finish command "route" in  22.609063s wall, 26.187500s user + 0.343750s system = 26.531250s CPU (117.3%)

RUN-1004 : used memory is 586 MB, reserved memory is 573 MB, peak memory is 652 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     4667   out of  19600   23.81%
#reg                     2189   out of  19600   11.17%
#le                      5045
  #lut only              2856   out of   5045   56.61%
  #reg only               378   out of   5045    7.49%
  #lut&reg               1811   out of   5045   35.90%
#dsp                        7   out of     29   24.14%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                            Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                 975
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                              185
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                              42
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                      24
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                              21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                                      18
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_select/sel2_syn_795.f0                                    10
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Median_Gray_2/u_three_martix/reg10_syn_39.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                  7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                              0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5045   |3516    |1151    |2189    |14      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |663    |455     |108     |391     |2       |0       |
|    command1                          |command                                    |52     |51      |0       |40      |0       |0       |
|    control1                          |control_interface                          |98     |64      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |13     |13      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |64      |18      |102     |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |64      |18      |102     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |21      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |20      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |75      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |75      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |18      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |26      |0       |36      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |153    |83      |64      |34      |0       |0       |
|  u_camera_init                       |camera_init                                |536    |527     |9       |89      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |146    |146     |0       |51      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |55      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |3302   |2171    |881     |1514    |12      |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |176    |124     |45      |76      |2       |0       |
|      u_three_martix_4                |three_martix                               |165    |114     |45      |65      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |170    |119     |45      |84      |2       |0       |
|      u_three_martix_3                |three_martix                               |156    |105     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |736    |545     |150     |412     |0       |3       |
|      u_Divider_1                     |Divider                                    |169    |100     |32      |95      |0       |0       |
|      u_Divider_2                     |Divider                                    |113    |77      |32      |41      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |167    |117     |45      |69      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |13     |10      |0       |13      |0       |0       |
|      u_three_martix                  |three_martix                               |154    |107     |45      |56      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |721    |436     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |129     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |81     |51      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |228    |133     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |720    |431     |235     |257     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |495    |305     |190     |125     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |225    |126     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |68     |43      |14      |46      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |360    |205     |92      |179     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |141    |93      |47      |49      |0       |0       |
|      u_three_martix_2                |three_martix                               |219    |112     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |162    |126     |36      |55      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |83     |59      |24      |34      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3434  
    #2          2       785   
    #3          3       338   
    #4          4       240   
    #5        5-10      683   
    #6        11-50      90   
    #7       51-100      11   
    #8       101-500     5    
    #9        >500       1    
  Average     2.81            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2825
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5720, pip num: 50501
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 37
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2287 valid insts, and 154803 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.766597s wall, 52.687500s user + 0.687500s system = 53.375000s CPU (1119.8%)

RUN-1004 : used memory is 609 MB, reserved memory is 599 MB, peak memory is 773 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_201404.log"
