All the file are about my practices in verliog FPGA, the title is shows the project job and some commant in side the .v
