

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 07:59:17 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.010 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      409|      409|  1.636 us|  1.636 us|  410|  410|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |      407|      407|         9|          1|          1|   400|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      167|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      559|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      559|      481|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5ns_5s_12s_12_4_1_U1  |mac_muladd_5ns_5s_12s_12_4_1  |  i0 * i1 + i2|
    |mul_mul_12s_13ns_26_4_1_U2       |mul_mul_12s_13ns_26_4_1       |       i0 * i1|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln23_1_fu_224_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln23_fu_148_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln24_fu_182_p2         |         +|   0|  0|  12|           5|           1|
    |sub_ln1559_1_fu_295_p2     |         -|   0|  0|  13|           1|           6|
    |sub_ln1559_fu_263_p2       |         -|   0|  0|  32|           1|          25|
    |ap_condition_179           |       and|   0|  0|   2|           1|           1|
    |ap_condition_186           |       and|   0|  0|   2|           1|           1|
    |ap_condition_214           |       and|   0|  0|   2|           1|           1|
    |ap_condition_240           |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_142_p2        |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln24_fu_157_p2        |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln25_fu_208_p2        |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln27_fu_176_p2        |      icmp|   0|  0|   9|           5|           5|
    |grp_fu_312_p2              |    select|   0|  0|  12|           1|           1|
    |select_ln1559_1_fu_301_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1559_fu_288_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln23_1_fu_230_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln23_fu_163_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 167|          55|          78|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter5_storemerge_reg_112  |   9|          2|    6|         12|
    |ap_phi_reg_pp0_iter8_storemerge_reg_112  |   9|          2|    6|         12|
    |ap_sig_allocacmp_acc_V_1_load            |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load                  |   9|          2|    5|         10|
    |i_fu_78                                  |   9|          2|    5|         10|
    |indvar_flatten_fu_82                     |   9|          2|    9|         18|
    |j_fu_74                                  |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         20|   59|        118|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |acc_V_1_fu_70                            |  12|   0|   12|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter5_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter6_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter7_storemerge_reg_112  |   6|   0|    6|          0|
    |ap_phi_reg_pp0_iter8_storemerge_reg_112  |   6|   0|    6|          0|
    |i_fu_78                                  |   5|   0|    5|          0|
    |icmp_ln23_reg_358                        |   1|   0|    1|          0|
    |icmp_ln24_reg_362                        |   1|   0|    1|          0|
    |icmp_ln27_reg_378                        |   1|   0|    1|          0|
    |indvar_flatten_fu_82                     |   9|   0|    9|          0|
    |j_fu_74                                  |   5|   0|    5|          0|
    |select_ln23_1_reg_397                    |   5|   0|    5|          0|
    |select_ln23_reg_367                      |   5|   0|    5|          0|
    |tmp_reg_411                              |   1|   0|    1|          0|
    |trunc_ln23_reg_402                       |   1|   0|    1|          0|
    |icmp_ln23_reg_358                        |  64|  32|    1|          0|
    |icmp_ln24_reg_362                        |  64|  32|    1|          0|
    |icmp_ln27_reg_378                        |  64|  32|    1|          0|
    |select_ln23_1_reg_397                    |  64|  32|    5|          0|
    |select_ln23_reg_367                      |  64|  32|    5|          0|
    |tmp_reg_411                              |  64|  32|    1|          0|
    |trunc_ln23_reg_402                       |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 559| 224|  126|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|A_address0  |  out|    5|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|    5|   ap_memory|             A|         array|
|B_address0  |  out|    5|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_we0       |  out|    1|   ap_memory|             B|         array|
|B_d0        |  out|    6|   ap_memory|             B|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 12 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [loop_perfect.cpp:19]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln23 = store i9 0, i9 %indvar_flatten" [loop_perfect.cpp:23]   --->   Operation 21 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln23 = store i5 0, i5 %i" [loop_perfect.cpp:23]   --->   Operation 22 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln23 = store i5 0, i5 %j" [loop_perfect.cpp:23]   --->   Operation 23 'store' 'store_ln23' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body3" [loop_perfect.cpp:23]   --->   Operation 24 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [loop_perfect.cpp:23]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln23 = icmp_eq  i9 %indvar_flatten_load, i9 400" [loop_perfect.cpp:23]   --->   Operation 26 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%add_ln23 = add i9 %indvar_flatten_load, i9 1" [loop_perfect.cpp:23]   --->   Operation 27 'add' 'add_ln23' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc19, void %for.end21" [loop_perfect.cpp:23]   --->   Operation 28 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [loop_perfect.cpp:24]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.63ns)   --->   "%icmp_ln24 = icmp_eq  i5 %j_load, i5 20" [loop_perfect.cpp:24]   --->   Operation 30 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln23 = select i1 %icmp_ln24, i5 0, i5 %j_load" [loop_perfect.cpp:23]   --->   Operation 31 'select' 'select_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %select_ln23" [loop_perfect.cpp:24]   --->   Operation 32 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i5 %A, i64 0, i64 %zext_ln24"   --->   Operation 33 'getelementptr' 'A_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.66ns)   --->   "%A_load = load i5 %A_addr"   --->   Operation 34 'load' 'A_load' <Predicate = (!icmp_ln23)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_1 : Operation 35 [1/1] (0.63ns)   --->   "%icmp_ln27 = icmp_eq  i5 %select_ln23, i5 19" [loop_perfect.cpp:27]   --->   Operation 35 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc, void %if.then7" [loop_perfect.cpp:27]   --->   Operation 36 'br' 'br_ln27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln24 = add i5 %select_ln23, i5 1" [loop_perfect.cpp:24]   --->   Operation 37 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln24 = store i9 %add_ln23, i9 %indvar_flatten" [loop_perfect.cpp:24]   --->   Operation 38 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln24 = store i5 %add_ln24, i5 %j" [loop_perfect.cpp:24]   --->   Operation 39 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 40 [1/2] (0.66ns)   --->   "%A_load = load i5 %A_addr"   --->   Operation 40 'load' 'A_load' <Predicate = (!icmp_ln23)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i5 %A_load"   --->   Operation 41 'sext' 'sext_ln886' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i5 %select_ln23"   --->   Operation 42 'zext' 'zext_ln886' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 43 [3/3] (0.99ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 43 'mul' 'mul_ln886' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 44 [2/3] (0.99ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 44 'mul' 'mul_ln886' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i12 %acc_V_1" [loop_perfect.cpp:25]   --->   Operation 45 'load' 'acc_V_1_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.63ns)   --->   "%icmp_ln25 = icmp_eq  i5 %select_ln23, i5 0" [loop_perfect.cpp:25]   --->   Operation 46 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.29ns)   --->   "%acc_V_2 = select i1 %icmp_ln25, i12 0, i12 %acc_V_1_load" [loop_perfect.cpp:25]   --->   Operation 47 'select' 'acc_V_2' <Predicate = (!icmp_ln23)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln886 = mul i10 %zext_ln886, i10 %sext_ln886"   --->   Operation 48 'mul' 'mul_ln886' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into DSP with root node acc_V)   --->   "%sext_ln886_1 = sext i10 %mul_ln886"   --->   Operation 49 'sext' 'sext_ln886_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (0.64ns) (root node of the DSP)   --->   "%acc_V = add i12 %sext_ln886_1, i12 %acc_V_2"   --->   Operation 50 'add' 'acc_V' <Predicate = (!icmp_ln23)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.37>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [loop_perfect.cpp:23]   --->   Operation 51 'load' 'i_load' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln23_1 = add i5 %i_load, i5 1" [loop_perfect.cpp:23]   --->   Operation 52 'add' 'add_ln23_1' <Predicate = (!icmp_ln23 & icmp_ln24)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.27ns)   --->   "%select_ln23_1 = select i1 %icmp_ln24, i5 %add_ln23_1, i5 %i_load" [loop_perfect.cpp:23]   --->   Operation 53 'select' 'select_ln23_1' <Predicate = (!icmp_ln23)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i5 %select_ln23_1" [loop_perfect.cpp:23]   --->   Operation 54 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 55 [1/2] (0.64ns) (root node of the DSP)   --->   "%acc_V = add i12 %sext_ln886_1, i12 %acc_V_2"   --->   Operation 55 'add' 'acc_V' <Predicate = (!icmp_ln23)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln28 = br i1 %trunc_ln23, void %if.then9, void %if.end17" [loop_perfect.cpp:28]   --->   Operation 56 'br' 'br_ln28' <Predicate = (!icmp_ln23 & icmp_ln27)> <Delay = 0.38>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1559 = sext i12 %acc_V"   --->   Operation 57 'sext' 'sext_ln1559' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23)> <Delay = 0.00>
ST_5 : Operation 58 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 58 'mul' 'mul_ln1559' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %acc_V, i32 11"   --->   Operation 59 'bitselect' 'tmp' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln24 = store i5 %select_ln23_1, i5 %i" [loop_perfect.cpp:24]   --->   Operation 60 'store' 'store_ln24' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln24 = store i12 %acc_V, i12 %acc_V_1" [loop_perfect.cpp:24]   --->   Operation 61 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body3" [loop_perfect.cpp:24]   --->   Operation 62 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 63 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 63 'mul' 'mul_ln1559' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 64 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 64 'mul' 'mul_ln1559' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.83>
ST_8 : Operation 65 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 65 'mul' 'mul_ln1559' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i26 %mul_ln1559"   --->   Operation 66 'trunc' 'trunc_ln1559' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23 & tmp)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.83ns)   --->   "%sub_ln1559 = sub i25 0, i25 %trunc_ln1559"   --->   Operation 67 'sub' 'sub_ln1559' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23 & tmp)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %sub_ln1559, i32 17, i32 22"   --->   Operation 68 'partselect' 'tmp_1' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23 & tmp)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %mul_ln1559, i32 17, i32 22"   --->   Operation 69 'partselect' 'tmp_2' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%select_ln1559 = select i1 %tmp, i6 %tmp_1, i6 %tmp_2"   --->   Operation 70 'select' 'select_ln1559' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23 & tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln1559_1 = sub i6 0, i6 %select_ln1559"   --->   Operation 71 'sub' 'sub_ln1559_1' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23 & tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.29ns)   --->   "%select_ln1559_1 = select i1 %tmp, i6 %sub_ln1559_1, i6 %tmp_2"   --->   Operation 72 'select' 'select_ln1559_1' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln29 = br void %if.end17" [loop_perfect.cpp:29]   --->   Operation 73 'br' 'br_ln29' <Predicate = (!icmp_ln23 & icmp_ln27 & !trunc_ln23)> <Delay = 0.38>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [loop_perfect.cpp:35]   --->   Operation 83 'ret' 'ret_ln35' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.66>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_I_LOOP_J_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i5 %select_ln23_1" [loop_perfect.cpp:23]   --->   Operation 76 'zext' 'zext_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Perfect/proj_loop_perfect/solution1/directives.tcl:6]   --->   Operation 77 'specpipeline' 'specpipeline_ln6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [loop_perfect.cpp:21]   --->   Operation 78 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%storemerge = phi i6 %select_ln1559_1, void %if.then9, i6 0, void %if.then7"   --->   Operation 79 'phi' 'storemerge' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i6 %B, i64 0, i64 %zext_ln23" [loop_perfect.cpp:31]   --->   Operation 80 'getelementptr' 'B_addr' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.66ns)   --->   "%store_ln31 = store i6 %storemerge, i5 %B_addr" [loop_perfect.cpp:31]   --->   Operation 81 'store' 'store_ln31' <Predicate = (icmp_ln27)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc" [loop_perfect.cpp:32]   --->   Operation 82 'br' 'br_ln32' <Predicate = (icmp_ln27)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V_1             (alloca           ) [ 0111110000]
j                   (alloca           ) [ 0100000000]
i                   (alloca           ) [ 0111110000]
indvar_flatten      (alloca           ) [ 0100000000]
spectopmodule_ln19  (spectopmodule    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
store_ln23          (store            ) [ 0000000000]
store_ln23          (store            ) [ 0000000000]
store_ln23          (store            ) [ 0000000000]
br_ln23             (br               ) [ 0000000000]
indvar_flatten_load (load             ) [ 0000000000]
icmp_ln23           (icmp             ) [ 0111111111]
add_ln23            (add              ) [ 0000000000]
br_ln23             (br               ) [ 0000000000]
j_load              (load             ) [ 0000000000]
icmp_ln24           (icmp             ) [ 0111110000]
select_ln23         (select           ) [ 0111100000]
zext_ln24           (zext             ) [ 0000000000]
A_addr              (getelementptr    ) [ 0110000000]
icmp_ln27           (icmp             ) [ 0111111111]
br_ln27             (br               ) [ 0000000000]
add_ln24            (add              ) [ 0000000000]
store_ln24          (store            ) [ 0000000000]
store_ln24          (store            ) [ 0000000000]
A_load              (load             ) [ 0000000000]
sext_ln886          (sext             ) [ 0101100000]
zext_ln886          (zext             ) [ 0101100000]
acc_V_1_load        (load             ) [ 0000000000]
icmp_ln25           (icmp             ) [ 0000000000]
acc_V_2             (select           ) [ 0100010000]
mul_ln886           (mul              ) [ 0000000000]
sext_ln886_1        (sext             ) [ 0100010000]
i_load              (load             ) [ 0000000000]
add_ln23_1          (add              ) [ 0000000000]
select_ln23_1       (select           ) [ 0100001111]
trunc_ln23          (trunc            ) [ 0100011111]
acc_V               (add              ) [ 0000000000]
br_ln28             (br               ) [ 0100011111]
sext_ln1559         (sext             ) [ 0100001110]
tmp                 (bitselect        ) [ 0100001110]
store_ln24          (store            ) [ 0000000000]
store_ln24          (store            ) [ 0000000000]
br_ln24             (br               ) [ 0000000000]
mul_ln1559          (mul              ) [ 0000000000]
trunc_ln1559        (trunc            ) [ 0000000000]
sub_ln1559          (sub              ) [ 0000000000]
tmp_1               (partselect       ) [ 0000000000]
tmp_2               (partselect       ) [ 0000000000]
select_ln1559       (select           ) [ 0000000000]
sub_ln1559_1        (sub              ) [ 0000000000]
select_ln1559_1     (select           ) [ 0100010011]
br_ln29             (br               ) [ 0100010011]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty               (speclooptripcount) [ 0000000000]
zext_ln23           (zext             ) [ 0000000000]
specpipeline_ln6    (specpipeline     ) [ 0000000000]
specloopname_ln21   (specloopname     ) [ 0000000000]
storemerge          (phi              ) [ 0100000001]
B_addr              (getelementptr    ) [ 0000000000]
store_ln31          (store            ) [ 0000000000]
br_ln32             (br               ) [ 0000000000]
ret_ln35            (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_I_LOOP_J_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="acc_V_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="5" slack="0"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="B_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/9 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln31_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/9 "/>
</bind>
</comp>

<comp id="112" class="1005" name="storemerge_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="4"/>
<pin id="114" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="storemerge_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="4"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln23_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln23_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="5" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln23_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="indvar_flatten_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln23_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln23_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln24_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="5" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="select_ln23_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln24_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln27_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln24_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln24_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="9" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln24_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="5" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln886_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln886/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln886_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="acc_V_1_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="3"/>
<pin id="207" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_1_load/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln25_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="3"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="acc_V_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_2/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="4"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln23_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln23_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="4"/>
<pin id="232" dir="0" index="1" bw="5" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln23_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sext_ln1559_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1559/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="12" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln24_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="4"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln24_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="12" slack="4"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln1559_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="26" slack="0"/>
<pin id="262" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1559/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sub_ln1559_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="25" slack="0"/>
<pin id="266" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1559/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="25" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="26" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="0" index="3" bw="6" slack="0"/>
<pin id="284" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln1559_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="3"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1559/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sub_ln1559_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1559_1/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln1559_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="3"/>
<pin id="303" dir="0" index="1" bw="6" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1559_1/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln23_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="4"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/9 "/>
</bind>
</comp>

<comp id="312" class="1007" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="0" index="2" bw="12" slack="0"/>
<pin id="316" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln886/2 sext_ln886_1/4 acc_V/4 "/>
</bind>
</comp>

<comp id="323" class="1007" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="13" slack="0"/>
<pin id="326" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1559/5 "/>
</bind>
</comp>

<comp id="331" class="1005" name="acc_V_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="3"/>
<pin id="333" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="acc_V_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="j_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="351" class="1005" name="indvar_flatten_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="0"/>
<pin id="353" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln23_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln24_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="4"/>
<pin id="364" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="367" class="1005" name="select_ln23_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="373" class="1005" name="A_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="1"/>
<pin id="375" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln27_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="4"/>
<pin id="380" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="382" class="1005" name="sext_ln886_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="1"/>
<pin id="384" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln886 "/>
</bind>
</comp>

<comp id="387" class="1005" name="zext_ln886_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="1"/>
<pin id="389" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln886 "/>
</bind>
</comp>

<comp id="392" class="1005" name="acc_V_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="1"/>
<pin id="394" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="select_ln23_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="4"/>
<pin id="399" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln23_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="trunc_ln23_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="406" class="1005" name="sext_ln1559_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="26" slack="1"/>
<pin id="408" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1559 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="3"/>
<pin id="413" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="417" class="1005" name="select_ln1559_1_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="1"/>
<pin id="419" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1559_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="56" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="139" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="154" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="180"><net_src comp="163" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="163" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="148" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="182" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="93" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="205" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="221" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="230" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="52" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="293"><net_src comp="269" pin="4"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="279" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="279" pin="4"/><net_sink comp="301" pin=2"/></net>

<net id="311"><net_src comp="308" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="317"><net_src comp="202" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="198" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="213" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="312" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="321"><net_src comp="312" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="327"><net_src comp="241" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="330"><net_src comp="323" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="334"><net_src comp="70" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="340"><net_src comp="74" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="347"><net_src comp="78" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="354"><net_src comp="82" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="361"><net_src comp="142" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="157" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="370"><net_src comp="163" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="376"><net_src comp="86" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="381"><net_src comp="176" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="198" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="390"><net_src comp="202" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="395"><net_src comp="213" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="400"><net_src comp="230" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="405"><net_src comp="237" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="241" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="414"><net_src comp="244" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="420"><net_src comp="301" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B | {9 }
 - Input state : 
	Port: loop_perfect : A | {1 2 }
  - Chain level:
	State 1
		store_ln23 : 1
		store_ln23 : 1
		store_ln23 : 1
		indvar_flatten_load : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		j_load : 1
		icmp_ln24 : 2
		select_ln23 : 3
		zext_ln24 : 4
		A_addr : 5
		A_load : 6
		icmp_ln27 : 4
		br_ln27 : 5
		add_ln24 : 4
		store_ln24 : 3
		store_ln24 : 5
	State 2
		sext_ln886 : 1
		mul_ln886 : 2
	State 3
	State 4
		acc_V_2 : 1
		sext_ln886_1 : 1
		acc_V : 2
	State 5
		add_ln23_1 : 1
		select_ln23_1 : 2
		trunc_ln23 : 3
		br_ln28 : 4
		sext_ln1559 : 1
		mul_ln1559 : 2
		tmp : 1
		store_ln24 : 3
		store_ln24 : 1
	State 6
	State 7
	State 8
		trunc_ln1559 : 1
		sub_ln1559 : 2
		tmp_1 : 3
		tmp_2 : 1
		select_ln1559 : 4
		sub_ln1559_1 : 5
		select_ln1559_1 : 6
	State 9
		B_addr : 1
		store_ln31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    sub   |    sub_ln1559_fu_263   |    0    |    0    |    32   |
|          |   sub_ln1559_1_fu_295  |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln23_fu_148    |    0    |    0    |    16   |
|    add   |     add_ln24_fu_182    |    0    |    0    |    12   |
|          |    add_ln23_1_fu_224   |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln23_fu_142    |    0    |    0    |    11   |
|   icmp   |    icmp_ln24_fu_157    |    0    |    0    |    9    |
|          |    icmp_ln27_fu_176    |    0    |    0    |    9    |
|          |    icmp_ln25_fu_208    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|          |   select_ln23_fu_163   |    0    |    0    |    5    |
|          |     acc_V_2_fu_213     |    0    |    0    |    12   |
|  select  |  select_ln23_1_fu_230  |    0    |    0    |    5    |
|          |  select_ln1559_fu_288  |    0    |    0    |    6    |
|          | select_ln1559_1_fu_301 |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_312       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_323       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln24_fu_171    |    0    |    0    |    0    |
|   zext   |    zext_ln886_fu_202   |    0    |    0    |    0    |
|          |    zext_ln23_fu_308    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln886_fu_198   |    0    |    0    |    0    |
|          |   sext_ln1559_fu_241   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln23_fu_237   |    0    |    0    |    0    |
|          |   trunc_ln1559_fu_260  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_244       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_1_fu_269      |    0    |    0    |    0    |
|          |      tmp_2_fu_279      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   157   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     A_addr_reg_373    |    5   |
|    acc_V_1_reg_331    |   12   |
|    acc_V_2_reg_392    |   12   |
|       i_reg_344       |    5   |
|   icmp_ln23_reg_358   |    1   |
|   icmp_ln24_reg_362   |    1   |
|   icmp_ln27_reg_378   |    1   |
| indvar_flatten_reg_351|    9   |
|       j_reg_337       |    5   |
|select_ln1559_1_reg_417|    6   |
| select_ln23_1_reg_397 |    5   |
|  select_ln23_reg_367  |    5   |
|  sext_ln1559_reg_406  |   26   |
|   sext_ln886_reg_382  |   10   |
|   storemerge_reg_112  |    6   |
|      tmp_reg_411      |    1   |
|   trunc_ln23_reg_402  |    1   |
|   zext_ln886_reg_387  |   10   |
+-----------------------+--------+
|         Total         |   121  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_312    |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_312    |  p1  |   3  |   5  |   15   ||    14   |
|    grp_fu_323    |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   59   || 1.58086 ||    41   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   157  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   121  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   121  |   198  |
+-----------+--------+--------+--------+--------+
