# NYCU-2022-FALL-ICLAB
NYCU 2022 Fall Integrated Circuit Design Laboratory

- 0 ) Introduction (VIM)„ÄÅEnvironment
- 1 ) Verilog Combination Syntax
- 2 ) Verilog Sequential Syntax + generate
- 3 ) Test Bench Programming Syntax
- 4 ) Sequential Logic Design II
(Pipeline + Synopsys DesignWare IP)
- 5 ) Memory & coding style
- 6 ) Design Compiler + IP Design with genvar
- 7 ) Synthesis Static Time Analysis + Cross Clock Domain
- 8 ) Low Power Design
- 9 ) System Verilog (Design)
- 10 ) System Verilog II (Verification) 
- Bonus: System Verilog (Formal Verification) 
- 11 ) APR I : From RTL to GDSII
- 12 ) APR II : IR-Drop Analysis 
