
*** Running vivado
    with args -log proAceBD_proAceIP_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source proAceBD_proAceIP_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source proAceBD_proAceIP_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'w:/archives/PYNQ/ip_repo/proAceIP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'P:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: proAceBD_proAceIP_0_0
Command: synth_design -top proAceBD_proAceIP_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25848
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [P:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'wordOut0' is used before its declaration [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/hdl/proAceIP_v1_0_S00_AXI.v:245]
WARNING: [Synth 8-6901] identifier 'wordOut1' is used before its declaration [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/hdl/proAceIP_v1_0_S00_AXI.v:246]
WARNING: [Synth 8-6901] identifier 'wordOut2' is used before its declaration [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/hdl/proAceIP_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6901] identifier 'wordOut3' is used before its declaration [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/hdl/proAceIP_v1_0_S00_AXI.v:248]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1845.738 ; gain = 406.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'proAceBD_proAceIP_0_0' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ip/proAceBD_proAceIP_0_0/synth/proAceBD_proAceIP_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'proAceIP_v1_0' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/hdl/proAceIP_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'proAceIP_v1_0_S00_AXI' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/hdl/proAceIP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'proAce' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:23]
INFO: [Synth 8-6157] synthesizing module 'keyExp128' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:217]
INFO: [Synth 8-6157] synthesizing module 'SubWord' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:258]
INFO: [Synth 8-6157] synthesizing module 'SubByte' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:323]
INFO: [Synth 8-6155] done synthesizing module 'SubByte' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:323]
INFO: [Synth 8-6155] done synthesizing module 'SubWord' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:258]
INFO: [Synth 8-6155] done synthesizing module 'keyExp128' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:217]
INFO: [Synth 8-6157] synthesizing module 'singleRoundSPN' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:141]
INFO: [Synth 8-6157] synthesizing module 'subSingleRoundSPN' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:178]
INFO: [Synth 8-6157] synthesizing module 'unitSingleRoundSPN' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:197]
INFO: [Synth 8-6157] synthesizing module 'invSubByte' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:590]
INFO: [Synth 8-6155] done synthesizing module 'invSubByte' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:590]
INFO: [Synth 8-6155] done synthesizing module 'unitSingleRoundSPN' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:197]
INFO: [Synth 8-6155] done synthesizing module 'subSingleRoundSPN' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:178]
INFO: [Synth 8-6155] done synthesizing module 'singleRoundSPN' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:141]
INFO: [Synth 8-6157] synthesizing module 'finalRoundSPN' [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:105]
INFO: [Synth 8-6155] done synthesizing module 'finalRoundSPN' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:105]
INFO: [Synth 8-6155] done synthesizing module 'proAce' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/src/proAce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'proAceIP_v1_0_S00_AXI' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/hdl/proAceIP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'proAceIP_v1_0' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ipshared/7bda/hdl/proAceIP_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'proAceBD_proAceIP_0_0' (0#1) [w:/archives/PYNQ/proAcePL/proAcePL.gen/sources_1/bd/proAceBD/ip/proAceBD_proAceIP_0_0/synth/proAceBD_proAceIP_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module proAceIP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module proAceIP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module proAceIP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module proAceIP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module proAceIP_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module proAceIP_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1946.449 ; gain = 506.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1946.449 ; gain = 506.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1946.449 ; gain = 506.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1946.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2035.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2037.637 ; gain = 2.129
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [P:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2037.637 ; gain = 597.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2037.637 ; gain = 597.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2037.637 ; gain = 597.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2037.637 ; gain = 597.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 74    
	   5 Input     32 Bit         XORs := 36    
	   2 Input      8 Bit         XORs := 154   
+---Registers : 
	              128 Bit    Registers := 22    
	               32 Bit    Registers := 57    
	                8 Bit    Registers := 344   
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                    ROMs := 344   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 16    
	   8 Input   32 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module proAceBD_proAceIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module proAceBD_proAceIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module proAceBD_proAceIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module proAceBD_proAceIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module proAceBD_proAceIP_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module proAceBD_proAceIP_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2037.637 ; gain = 597.906
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 344, Available = 280. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+---------------------------------------------------+---------------+----------------+
|Module Name    | RTL Object                                        | Depth x Width | Implemented As | 
+---------------+---------------------------------------------------+---------------+----------------+
|keyExp128      | sw0/sb3/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb2/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb1/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb0/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb3/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb2/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb1/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb0/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb3/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb2/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb1/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb0/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb3/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb2/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb0/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb3/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb2/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb1/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb0/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb3/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb2/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb1/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb0/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb1/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb0/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb1/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb0/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb0/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb3/out_reg                                   | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN0/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN1/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN2/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN2/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN3/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN3/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN0/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN0/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN1/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN1/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN2/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN3/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN3/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN1/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN1/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN2/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN2/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN3/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN3/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN3/unitSingleRoundSPN1/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN3/unitSingleRoundSPN3/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN3/unitSingleRoundSPN3/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN0/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN1/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN2/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN3/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN0/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN1/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN3/unitSingleRoundSPN3/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN0/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN2/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN3/sf/out_reg | 256x8         | Block RAM      | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN1/sb/out_reg | 256x8         | Block RAM      | 
|finalRoundSPN  | sw1/sb2/out_reg                                   | 256x8         | Block RAM      | 
|finalRoundSPN  | sw2/sb0/out_reg                                   | 256x8         | Block RAM      | 
|finalRoundSPN  | sw3/sb3/out_reg                                   | 256x8         | Block RAM      | 
|finalRoundSPN  | sw3/sb1/out_reg                                   | 256x8         | Block RAM      | 
|finalRoundSPN  | sw4/sb3/out_reg                                   | 256x8         | Block RAM      | 
|finalRoundSPN  | sw4/sb1/out_reg                                   | 256x8         | Block RAM      | 
|finalRoundSPN  | sw4/sb0/out_reg                                   | 256x8         | Block RAM      | 
|keyExp128      | sw0/sb3/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb2/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb1/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb0/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb3/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb2/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb1/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb0/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb3/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb2/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb1/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb0/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb3/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb2/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb1/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb0/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb3/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb2/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb1/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb0/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb3/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb2/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb1/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb0/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb3/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb2/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb1/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb0/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb3/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb2/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb1/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb0/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb3/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb2/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb1/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb0/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb3/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb2/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb1/out                                       | 256x8         | LUT            | 
|keyExp128      | sw0/sb0/out                                       | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN0/sf/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN0/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN1/sf/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN1/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN2/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN2/sf/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN3/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN0/unitSingleRoundSPN3/sf/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN0/sf/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN0/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN1/sf/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN1/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN2/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN2/sf/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN1/unitSingleRoundSPN3/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN0/sf/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN0/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN1/sf/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN1/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN2/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN2/sf/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN3/sb/out     | 256x8         | LUT            | 
|singleRoundSPN | subSingleRoundSPN2/unitSingleRoundSPN3/sf/out     | 256x8         | LUT            | 
+---------------+---------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2156.426 ; gain = 716.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 2173.012 ; gain = 733.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN0/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN0/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN0/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN0/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN0/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN0/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN0/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN0/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN1/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN1/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN1/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN1/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN1/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN1/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN2/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN2/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN2/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN2/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN2/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN2/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN2/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN2/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN3/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN3/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN3/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round2/subSingleRoundSPN3/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN0/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN0/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN0/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN0/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN0/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN0/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN0/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN0/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN1/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN1/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN1/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN1/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN1/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN1/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN2/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN2/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN2/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN2/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN2/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN2/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN2/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN2/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN3/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN3/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN3/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round3/subSingleRoundSPN3/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN0/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN0/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN0/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN0/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN0/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN0/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN0/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN0/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN1/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN1/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN1/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN1/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN1/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN1/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN2/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN2/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN2/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN2/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN2/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN2/unitSingleRoundSPN2/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN2/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN2/unitSingleRoundSPN2/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/proAceIP_v1_0_S00_AXI_inst/uut/round4/subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 2191.121 ; gain = 751.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 2197.859 ; gain = 758.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 2197.859 ; gain = 758.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2197.859 ; gain = 758.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2197.859 ; gain = 758.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2197.895 ; gain = 758.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2197.895 ; gain = 758.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    17|
|2     |LUT2     |  1857|
|3     |LUT3     |   321|
|4     |LUT4     |   324|
|5     |LUT5     |    32|
|6     |LUT6     |  3090|
|7     |MUXF7    |   904|
|8     |MUXF8    |   452|
|9     |RAMB18E1 |   140|
|11    |FDRE     |  5105|
|12    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2197.895 ; gain = 758.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 2197.895 ; gain = 666.977
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 2197.895 ; gain = 758.164
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 2209.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1496 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2213.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a4fd10df
INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 2213.605 ; gain = 1174.492
INFO: [Common 17-1381] The checkpoint 'W:/archives/PYNQ/proAcePL/proAcePL.runs/proAceBD_proAceIP_0_0_synth_1/proAceBD_proAceIP_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP proAceBD_proAceIP_0_0, cache-ID = 355b2e3db29847ca
INFO: [Coretcl 2-1174] Renamed 355 cell refs.
INFO: [Common 17-1381] The checkpoint 'W:/archives/PYNQ/proAcePL/proAcePL.runs/proAceBD_proAceIP_0_0_synth_1/proAceBD_proAceIP_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file proAceBD_proAceIP_0_0_utilization_synth.rpt -pb proAceBD_proAceIP_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 21 10:16:24 2023...
