#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f72e4abaa0 .scope module, "tester" "tester" 2 1;
 .timescale 0 0;
v000001f72e5671d0_0 .var "clk", 0 0;
v000001f72e566cd0_0 .net "clrP", 0 0, v000001f72e4ed290_0;  1 drivers
v000001f72e566910_0 .var "data_in", 15 0;
v000001f72e5660f0_0 .net "decB", 0 0, v000001f72e508a60_0;  1 drivers
v000001f72e567ef0_0 .net "done", 0 0, v000001f72e508b00_0;  1 drivers
v000001f72e5662d0_0 .net "eqz", 0 0, v000001f72e565720_0;  1 drivers
v000001f72e567950_0 .net "ldA", 0 0, v000001f72e508c40_0;  1 drivers
v000001f72e566e10_0 .net "ldB", 0 0, v000001f72e4fcf30_0;  1 drivers
v000001f72e566a50_0 .net "ldP", 0 0, v000001f72e4fcfd0_0;  1 drivers
v000001f72e567d10_0 .var "start", 0 0;
S_000001f72e5088d0 .scope module, "CP" "controlpath_mul" 2 6, 3 103 0, S_000001f72e4abaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "eqz";
    .port_info 1 /OUTPUT 1 "ldA";
    .port_info 2 /OUTPUT 1 "ldB";
    .port_info 3 /OUTPUT 1 "ldP";
    .port_info 4 /OUTPUT 1 "clrP";
    .port_info 5 /OUTPUT 1 "decB";
    .port_info 6 /INPUT 1 "start";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /INPUT 1 "clk";
P_000001f72e4e7e90 .param/l "S0" 0 3 108, C4<000>;
P_000001f72e4e7ec8 .param/l "S1" 0 3 108, C4<001>;
P_000001f72e4e7f00 .param/l "S2" 0 3 108, C4<010>;
P_000001f72e4e7f38 .param/l "S3" 0 3 108, C4<011>;
P_000001f72e4e7f70 .param/l "S4" 0 3 108, C4<100>;
v000001f72e4ef4a0_0 .net "clk", 0 0, v000001f72e5671d0_0;  1 drivers
v000001f72e4ed290_0 .var "clrP", 0 0;
v000001f72e508a60_0 .var "decB", 0 0;
v000001f72e508b00_0 .var "done", 0 0;
v000001f72e508ba0_0 .net "eqz", 0 0, v000001f72e565720_0;  alias, 1 drivers
v000001f72e508c40_0 .var "ldA", 0 0;
v000001f72e4fcf30_0 .var "ldB", 0 0;
v000001f72e4fcfd0_0 .var "ldP", 0 0;
v000001f72e4fd070_0 .var "next_state", 2 0;
v000001f72e4fd110_0 .net "start", 0 0, v000001f72e567d10_0;  1 drivers
v000001f72e4fd1b0_0 .var "state", 2 0;
E_000001f72e4eeed0 .event anyedge, v000001f72e4fd1b0_0;
E_000001f72e4ef110 .event posedge, v000001f72e4ef4a0_0;
S_000001f72e4f54e0 .scope module, "DP" "datapath_mul" 2 5, 3 50 0, S_000001f72e4abaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eqz";
    .port_info 1 /INPUT 1 "ldA";
    .port_info 2 /INPUT 1 "ldB";
    .port_info 3 /INPUT 1 "ldP";
    .port_info 4 /INPUT 1 "clrP";
    .port_info 5 /INPUT 1 "decB";
    .port_info 6 /INPUT 16 "data_in";
    .port_info 7 /INPUT 1 "clk";
L_000001f72e4eb8c0 .functor BUFZ 16, v000001f72e566910_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f72e565f40_0 .net "Bout", 15 0, v000001f72e565400_0;  1 drivers
v000001f72e565c20_0 .net "Bus", 15 0, L_000001f72e4eb8c0;  1 drivers
v000001f72e565360_0 .net "X", 15 0, v000001f72e5650e0_0;  1 drivers
v000001f72e5654a0_0 .net "Y", 15 0, v000001f72e5652c0_0;  1 drivers
v000001f72e565860_0 .net "Z", 15 0, v000001f72e565a40_0;  1 drivers
v000001f72e565ae0_0 .net "clk", 0 0, v000001f72e5671d0_0;  alias, 1 drivers
v000001f72e566ff0_0 .net "clrP", 0 0, v000001f72e4ed290_0;  alias, 1 drivers
v000001f72e566730_0 .net "data_in", 15 0, v000001f72e566910_0;  1 drivers
v000001f72e5664b0_0 .net "decB", 0 0, v000001f72e508a60_0;  alias, 1 drivers
v000001f72e567090_0 .net "eqz", 0 0, v000001f72e565720_0;  alias, 1 drivers
v000001f72e567e50_0 .net "ldA", 0 0, v000001f72e508c40_0;  alias, 1 drivers
v000001f72e5667d0_0 .net "ldB", 0 0, v000001f72e4fcf30_0;  alias, 1 drivers
v000001f72e566870_0 .net "ldP", 0 0, v000001f72e4fcfd0_0;  alias, 1 drivers
S_000001f72e4f5670 .scope module, "A" "PIPO1" 3 58, 3 1 0, S_000001f72e4f54e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "X";
    .port_info 1 /INPUT 16 "Bus";
    .port_info 2 /INPUT 1 "ldA";
    .port_info 3 /INPUT 1 "clk";
v000001f72e565cc0_0 .net "Bus", 15 0, L_000001f72e4eb8c0;  alias, 1 drivers
v000001f72e5650e0_0 .var "X", 15 0;
v000001f72e565220_0 .net "clk", 0 0, v000001f72e5671d0_0;  alias, 1 drivers
v000001f72e5655e0_0 .net "ldA", 0 0, v000001f72e508c40_0;  alias, 1 drivers
S_000001f72e4f87f0 .scope module, "Add" "Adder" 3 61, 3 35 0, S_000001f72e4f54e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Z";
    .port_info 1 /INPUT 16 "X";
    .port_info 2 /INPUT 16 "Y";
v000001f72e565e00_0 .net "X", 15 0, v000001f72e5650e0_0;  alias, 1 drivers
v000001f72e565d60_0 .net "Y", 15 0, v000001f72e5652c0_0;  alias, 1 drivers
v000001f72e565a40_0 .var "Z", 15 0;
E_000001f72e4ef1d0 .event anyedge, v000001f72e5650e0_0, v000001f72e565d60_0;
S_000001f72e4f8980 .scope module, "B" "Counter" 3 60, 3 23 0, S_000001f72e4f54e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Bout";
    .port_info 1 /INPUT 16 "Bus";
    .port_info 2 /INPUT 1 "ldB";
    .port_info 3 /INPUT 1 "decB";
    .port_info 4 /INPUT 1 "clk";
v000001f72e565400_0 .var "Bout", 15 0;
v000001f72e565540_0 .net "Bus", 15 0, L_000001f72e4eb8c0;  alias, 1 drivers
v000001f72e565fe0_0 .net "clk", 0 0, v000001f72e5671d0_0;  alias, 1 drivers
v000001f72e565180_0 .net "decB", 0 0, v000001f72e508a60_0;  alias, 1 drivers
v000001f72e565ea0_0 .net "ldB", 0 0, v000001f72e4fcf30_0;  alias, 1 drivers
S_000001f72e4ad170 .scope module, "Comp" "EQZ" 3 62, 3 43 0, S_000001f72e4f54e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "eqz";
    .port_info 1 /INPUT 16 "Bout";
v000001f72e565900_0 .net "Bout", 15 0, v000001f72e565400_0;  alias, 1 drivers
v000001f72e565720_0 .var "eqz", 0 0;
E_000001f72e4ee810 .event anyedge, v000001f72e565400_0;
S_000001f72e4ad300 .scope module, "P" "PIPO2" 3 59, 3 11 0, S_000001f72e4f54e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Y";
    .port_info 1 /INPUT 16 "Z";
    .port_info 2 /INPUT 1 "ldP";
    .port_info 3 /INPUT 1 "clrP";
    .port_info 4 /INPUT 1 "clk";
v000001f72e5652c0_0 .var "Y", 15 0;
v000001f72e5659a0_0 .net "Z", 15 0, v000001f72e565a40_0;  alias, 1 drivers
v000001f72e565b80_0 .net "clk", 0 0, v000001f72e5671d0_0;  alias, 1 drivers
v000001f72e5657c0_0 .net "clrP", 0 0, v000001f72e4ed290_0;  alias, 1 drivers
v000001f72e565680_0 .net "ldP", 0 0, v000001f72e4fcfd0_0;  alias, 1 drivers
    .scope S_000001f72e4f5670;
T_0 ;
    %wait E_000001f72e4ef110;
    %load/vec4 v000001f72e5655e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001f72e565cc0_0;
    %assign/vec4 v000001f72e5650e0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f72e4ad300;
T_1 ;
    %wait E_000001f72e4ef110;
    %load/vec4 v000001f72e5657c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f72e5652c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f72e565680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f72e5659a0_0;
    %assign/vec4 v000001f72e5652c0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f72e4f8980;
T_2 ;
    %wait E_000001f72e4ef110;
    %load/vec4 v000001f72e565ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001f72e565540_0;
    %assign/vec4 v000001f72e565400_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f72e565180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001f72e565400_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001f72e565400_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f72e4f87f0;
T_3 ;
    %wait E_000001f72e4ef1d0;
    %load/vec4 v000001f72e565e00_0;
    %load/vec4 v000001f72e565d60_0;
    %add;
    %store/vec4 v000001f72e565a40_0, 0, 16;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f72e4ad170;
T_4 ;
    %wait E_000001f72e4ee810;
    %load/vec4 v000001f72e565900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f72e565720_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f72e5088d0;
T_5 ;
    %wait E_000001f72e4ef110;
    %load/vec4 v000001f72e508ba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f72e4fd1b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f72e4fd070_0;
    %assign/vec4 v000001f72e4fd1b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f72e5088d0;
T_6 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f72e4fd1b0_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_000001f72e5088d0;
T_7 ;
    %wait E_000001f72e4eeed0;
    %load/vec4 v000001f72e4fd1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e508c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e4fcf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e4fcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e508a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e4ed290_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f72e4fd070_0, 0, 3;
    %jmp T_7.6;
T_7.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e508c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e4fcf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e4fcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e508a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e4ed290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e508b00_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f72e4fd070_0, 0, 3;
    %jmp T_7.6;
T_7.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f72e508c40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f72e4fd070_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e508c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f72e4fcf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f72e4ed290_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f72e4fd070_0, 0, 3;
    %jmp T_7.6;
T_7.3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e4fcf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f72e508a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f72e4fcfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e4ed290_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f72e4fd070_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e508a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e4fcfd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f72e508b00_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f72e4fd070_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f72e4abaa0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f72e5671d0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f72e567d10_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001f72e4abaa0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000001f72e5671d0_0;
    %inv;
    %store/vec4 v000001f72e5671d0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f72e4abaa0;
T_10 ;
    %vpi_call 2 20 "$dumpfile", "mul_values.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f72e4abaa0 {0 0 0};
    %vpi_call 2 22 "$monitor", $time, " Value = %d, Done = %1b, A = %2d, B = %2d, State = %d,", v000001f72e5654a0_0, v000001f72e508b00_0, v000001f72e565360_0, v000001f72e565f40_0, v000001f72e4fd1b0_0, v000001f72e508ba0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001f72e4abaa0;
T_11 ;
    %delay 17, 0;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v000001f72e566910_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 17, 0, 16;
    %store/vec4 v000001f72e566910_0, 0, 16;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\1_multiply_progressive_add-test.v";
    ".\1_multiply_progressive_add.v";
