C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\synwork\Alpha_Max_plus_Beta_Min_comp.srs  -top  work.Alpha_Max_plus_Beta_Min  -hdllog  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\synlog\Alpha_Max_plus_Beta_Min_compiler.srr  -encrypt  -mp  1  -verification_mode 0  -vhdl  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -encrypt  -pro  -dmgen  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -ignore_undefined_lib  -lib work C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd -lib work C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd -lib work C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\hdl\FFT_Package.vhd -lib work C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\hdl\Alpha_Max_plus_Beta_Min.vhd  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\Alpha_Max_plus_Beta_Min_comp.srs -top work.Alpha_Max_plus_Beta_Min -hdllog ..\synlog\Alpha_Max_plus_Beta_Min_compiler.srr -encrypt -mp 1 -verification_mode 0 -vhdl -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -vhdl2008 -ignore_undefined_lib -lib work ..\..\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd -lib work ..\..\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd -lib work ..\..\..\FFT_Core\hdl\FFT_Package.vhd -lib work ..\..\hdl\Alpha_Max_plus_Beta_Min.vhd -jobname "compiler"
rc:0 success:1 runtime:1
file:..\synwork\Alpha_Max_plus_Beta_Min_comp.srs|io:o|time:1583618211|size:9518|exec:0|csum:
file:..\synlog\Alpha_Max_plus_Beta_Min_compiler.srr|io:o|time:1583618236|size:6752|exec:0|csum:
file:..\..\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1_0\HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB.vhd|io:i|time:1583613450|size:11436|exec:0|csum:8AA2A957A55CD943C57BD8C90DB367E7
file:..\..\component\work\HARD_MULT_ADDSUB_C1\HARD_MULT_ADDSUB_C1.vhd|io:i|time:1583613450|size:4448|exec:0|csum:97BC17697A09691EE81A795444F9BAEB
file:..\..\..\FFT_Core\hdl\FFT_Package.vhd|io:i|time:1583364425|size:3466|exec:0|csum:2517C01872B83073E469A17C8629025F
file:..\..\hdl\Alpha_Max_plus_Beta_Min.vhd|io:i|time:1583617860|size:6970|exec:0|csum:20951890244E32022E2FE6046D359A52
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\c_hdl.exe|io:i|time:1545375128|size:5663232|exec:1|csum:4B110847B6678BD0545BB2CF888D834B
