
*** Running vivado
    with args -log KOA_2.vds -m64 -mode batch -messageDb vivado.pb -notrace -source KOA_2.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source KOA_2.tcl -notrace
Command: synth_design -top KOA_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 59520 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 304.648 ; gain = 98.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'KOA_2' [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/KOA_2.v:23]
	Parameter SW bound to: 12 - type: integer 
	Parameter half bound to: 6 - type: integer 
	Parameter full_port bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_1' [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/KOA.v:23]
	Parameter SW bound to: 6 - type: integer 
	Parameter half bound to: 3 - type: integer 
	Parameter full_port bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C' [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:23]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C' (1#1) [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:23]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (2#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized0' [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized0' (2#1) [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor' (3#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (3#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_1' (4#1) [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/KOA.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized1' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized1' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized2' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized2' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_1__parameterized0' [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/KOA.v:23]
	Parameter SW bound to: 8 - type: integer 
	Parameter half bound to: 4 - type: integer 
	Parameter full_port bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized1' [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized1' (4#1) [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:23]
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized2' [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized2' (4#1) [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized3' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized3' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized4' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
	Parameter W bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized4' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized3' [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:23]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized3' (4#1) [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized0' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:23]
	Parameter W bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized0' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized1' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:23]
	Parameter W bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized1' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized5' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized5' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
WARNING: [Synth 8-689] width (15) of port connection 'Data_B_i' does not match port width (16) of module 'adder__parameterized5' [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/KOA.v:156]
INFO: [Synth 8-256] done synthesizing module 'KOA_1__parameterized0' (4#1) [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/KOA.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized2' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:23]
	Parameter W bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized2' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor__parameterized3' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:23]
	Parameter W bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor__parameterized3' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized6' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
	Parameter W bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized6' (4#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:23]
WARNING: [Synth 8-689] width (20) of port connection 'Data_B_i' does not match port width (24) of module 'adder__parameterized6' [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/KOA_2.v:144]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd' [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/RegisterAdd.v:21]
	Parameter W bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd' (5#1) [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'KOA_2' (6#1) [C:/Users/jsequeira/Karatsuba/Karatsuba.srcs/sources_1/new/KOA_2.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 341.949 ; gain = 135.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 341.949 ; gain = 135.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 341.949 ; gain = 135.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 350.645 ; gain = 144.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module substractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
Module adder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module adder__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
Module adder__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module adder__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module substractor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
Module substractor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
Module adder__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
Module substractor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
Module substractor__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
Module adder__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
Module RegisterAdd 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 470.359 ; gain = 264.035
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 471.402 ; gain = 265.078
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 471.402 ; gain = 265.078

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 493.730 ; gain = 287.406

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 493.730 ; gain = 287.406

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    50|
|3     |LUT1   |    25|
|4     |LUT2   |   104|
|5     |LUT3   |    12|
|6     |LUT4   |    15|
|7     |LUT5   |    25|
|8     |LUT6   |    82|
|9     |FDCE   |    24|
|10    |IBUF   |    27|
|11    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-------------------------------+------+
|      |Instance              |Module                         |Cells |
+------+----------------------+-------------------------------+------+
|1     |top                   |                               |   389|
|2     |  A_operation         |adder__parameterized1          |     8|
|3     |  B_operation         |adder__parameterized2          |     8|
|4     |  Final               |adder__parameterized6          |    23|
|5     |  Subtr_2             |substractor__parameterized3    |    64|
|6     |  finalreg            |RegisterAdd                    |    36|
|7     |  left                |KOA_1                          |    58|
|8     |    \genblk1.Final    |adder__parameterized0_1        |     5|
|9     |    \genblk1.Subtr_2  |substractor_2                  |    43|
|10    |    \genblk1.middle   |multiplier_C__parameterized0_3 |    10|
|11    |  middle              |KOA_1__parameterized0          |    81|
|12    |    \genblk1.Subtr_2  |substractor__parameterized1    |    45|
|13    |    \genblk1.middle   |multiplier_C__parameterized3   |    26|
|14    |    \genblk1.right    |multiplier_C__parameterized2   |    10|
|15    |  right               |KOA_1_0                        |    58|
|16    |    \genblk1.Final    |adder__parameterized0          |     4|
|17    |    \genblk1.Subtr_2  |substractor                    |    44|
|18    |    \genblk1.middle   |multiplier_C__parameterized0   |    10|
+------+----------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 493.730 ; gain = 287.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 493.730 ; gain = 266.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 493.730 ; gain = 287.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 558.176 ; gain = 333.441
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 558.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 29 15:06:21 2016...
