
is61lv_ctrl_wb
##############



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../../src/mem/is61lv/cvs_is61lv_ctrl_wb.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 62-93

Source file: `mem/is61lv/cvs_is61lv_ctrl_wb.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/mem/is61lv/cvs_is61lv_ctrl_wb.vhdl>`_


	 