* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jun 5 2019 04:46:03

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  315
    LUTs:                 873
    RAMs:                 1
    IOBs:                 10
    GBs:                  5
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 878/1280
        Combinational Logic Cells: 563      out of   1280      43.9844%
        Sequential Logic Cells:    315      out of   1280      24.6094%
        Logic Tiles:               132      out of   160       82.5%
    Registers: 
        Logic Registers:           315      out of   1280      24.6094%
        IO Registers:              1        out of   560       0.178571
    Block RAMs:                    1        out of   16        6.25%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   96        1.04167%
        Output Pins:               8        out of   96        8.33333%
        InOut Pins:                1        out of   96        1.04167%
    Global Buffers:                5        out of   8         62.5%
    PLLs:                          1        out of   1         100%

IO Bank Utilization:
--------------------
    Bank 3: 3        out of   24        12.5%
    Bank 1: 7        out of   25        28%
    Bank 0: 0        out of   23        0%
    Bank 2: 0        out of   24        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                 Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                 -----------    
    21          Input      SB_LVCMOS    No       3        Simple Input                clk_in         

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                 Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                 -----------    
    8           Output     SB_LVCMOS    No       3        Simple Output               o_serial_data  
    95          Output     SB_LVCMOS    No       1        Simple Output               led[4]         
    96          Output     SB_LVCMOS    No       1        Simple Output               led[3]         
    97          Output     SB_LVCMOS    No       1        Simple Output               led[2]         
    98          Output     SB_LVCMOS    No       1        Simple Output               led[1]         
    99          Output     SB_LVCMOS    No       1        Simple Output               led[0]         
    105         Output     SB_LVCMOS    No       1        Simple Output               to_ir          
    107         Output     SB_LVCMOS    No       1        Simple Output               sd             

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                 Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                 -----------    
    9           InOut      SB_LVCMOS    No       3        Input Registered No Output  from_pc        

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                  
    -------------  -------  ---------  ------  -----------                  
    4              0                   281     clk_g                        
    1              0                   24      buart.Z_rx.sample_g          
    7              1                   19      Lab_UT.uu0.un11_l_count_i_g  
    3              3                   19      uu0.un11_l_count_i_g         
    6              3                   213     rst_g                        
