// Seed: 4216584378
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5
);
  wire id_7;
  id_8(
      .id_0(1), .id_1(1), .id_2(id_5), .id_3(1)
  ); id_9(
      .id_0(id_0), .id_1(1), .id_2(id_4), .id_3(1), .id_4(~id_2)
  );
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output tri id_2,
    output wand module_1,
    input wor id_4,
    input wor id_5,
    output uwire id_6
);
  wire id_8;
  supply1 id_9 = id_5;
  module_0(
      id_9, id_5, id_6, id_1, id_4, id_6
  );
  tri id_10 = 1, id_11;
endmodule
