
*** Running vivado
    with args -log ControlMenu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ControlMenu.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ControlMenu.tcl -notrace
Command: link_design -top ControlMenu -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/benjamin/Repositories/PynqDemo/PynqDemoDesign/PynqDemoDesign.srcs/constrs_1/imports/Downloads/Pynq_constraint_file.xdc]
Finished Parsing XDC File [/home/benjamin/Repositories/PynqDemo/PynqDemoDesign/PynqDemoDesign.srcs/constrs_1/imports/Downloads/Pynq_constraint_file.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.035 ; gain = 0.000 ; free physical = 917 ; free virtual = 3295
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1740.004 ; gain = 327.879 ; free physical = 916 ; free virtual = 3295
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1865.504 ; gain = 125.500 ; free physical = 913 ; free virtual = 3292

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 128d237e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2274.426 ; gain = 408.922 ; free physical = 527 ; free virtual = 2908

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 128d237e6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c55e12df

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b783c4a7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b783c4a7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b783c4a7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 109b157de

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788
Ending Logic Optimization Task | Checksum: 12a6cd619

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12a6cd619

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12a6cd619

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788
Ending Netlist Obfuscation Task | Checksum: 12a6cd619

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2390.363 ; gain = 650.359 ; free physical = 407 ; free virtual = 2788
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.363 ; gain = 0.000 ; free physical = 407 ; free virtual = 2788
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2422.379 ; gain = 0.000 ; free physical = 403 ; free virtual = 2786
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqDemo/PynqDemoDesign/PynqDemoDesign.runs/impl_1/ControlMenu_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ControlMenu_drc_opted.rpt -pb ControlMenu_drc_opted.pb -rpx ControlMenu_drc_opted.rpx
Command: report_drc -file ControlMenu_drc_opted.rpt -pb ControlMenu_drc_opted.pb -rpx ControlMenu_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/benjamin/Repositories/PynqDemo/PynqDemoDesign/PynqDemoDesign.runs/impl_1/ControlMenu_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 387 ; free virtual = 2771
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3285f9fe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 387 ; free virtual = 2771
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 387 ; free virtual = 2771

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17f02ff62

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 372 ; free virtual = 2756

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2360a2fe2

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 385 ; free virtual = 2768

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2360a2fe2

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 385 ; free virtual = 2768
Phase 1 Placer Initialization | Checksum: 2360a2fe2

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 385 ; free virtual = 2768

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c407ed3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 383 ; free virtual = 2766

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 362 ; free virtual = 2745

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 25e20923d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 362 ; free virtual = 2745
Phase 2.2 Global Placement Core | Checksum: 1b89fbefd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 361 ; free virtual = 2745
Phase 2 Global Placement | Checksum: 1b89fbefd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 361 ; free virtual = 2745

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21f7a4b5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 361 ; free virtual = 2745

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2308d04a9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 360 ; free virtual = 2744

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 289d91006

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 360 ; free virtual = 2744

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26ee54c02

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 360 ; free virtual = 2744

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12280aabf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 357 ; free virtual = 2741

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19dcc5d8b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 357 ; free virtual = 2741

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18717917f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 357 ; free virtual = 2741
Phase 3 Detail Placement | Checksum: 18717917f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 357 ; free virtual = 2741

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9116a1fc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 9116a1fc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 358 ; free virtual = 2741
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.633. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ff7a6f8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 358 ; free virtual = 2742
Phase 4.1 Post Commit Optimization | Checksum: ff7a6f8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 358 ; free virtual = 2742

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ff7a6f8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 359 ; free virtual = 2743

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ff7a6f8a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 359 ; free virtual = 2743

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 359 ; free virtual = 2743
Phase 4.4 Final Placement Cleanup | Checksum: 1c247f6c8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 359 ; free virtual = 2743
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c247f6c8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 359 ; free virtual = 2743
Ending Placer Task | Checksum: 14fd2f878

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 359 ; free virtual = 2743
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 376 ; free virtual = 2759
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 374 ; free virtual = 2759
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqDemo/PynqDemoDesign/PynqDemoDesign.runs/impl_1/ControlMenu_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ControlMenu_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 364 ; free virtual = 2748
INFO: [runtcl-4] Executing : report_utilization -file ControlMenu_utilization_placed.rpt -pb ControlMenu_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ControlMenu_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2533.203 ; gain = 0.000 ; free physical = 372 ; free virtual = 2756
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8411603e ConstDB: 0 ShapeSum: cbc1983a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: efa4b1eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2554.578 ; gain = 0.000 ; free physical = 220 ; free virtual = 2606
Post Restoration Checksum: NetGraph: d80338e NumContArr: e2247e5d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: efa4b1eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2564.562 ; gain = 9.984 ; free physical = 190 ; free virtual = 2576

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: efa4b1eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2597.562 ; gain = 42.984 ; free physical = 156 ; free virtual = 2541

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: efa4b1eb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2597.562 ; gain = 42.984 ; free physical = 156 ; free virtual = 2541
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 244092b05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2610.617 ; gain = 56.039 ; free physical = 146 ; free virtual = 2532
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.626  | TNS=0.000  | WHS=-0.094 | THS=-0.934 |

Phase 2 Router Initialization | Checksum: 19d5605ba

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2610.617 ; gain = 56.039 ; free physical = 145 ; free virtual = 2531

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 147
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 147
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 192a604d5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 146 ; free virtual = 2532

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.130  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ca496849

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 144 ; free virtual = 2531
Phase 4 Rip-up And Reroute | Checksum: ca496849

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 144 ; free virtual = 2531

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1359cd2da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 144 ; free virtual = 2531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.285  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1359cd2da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 144 ; free virtual = 2531

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1359cd2da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 144 ; free virtual = 2531
Phase 5 Delay and Skew Optimization | Checksum: 1359cd2da

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 144 ; free virtual = 2531

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 74fe6578

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 144 ; free virtual = 2531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.285  | TNS=0.000  | WHS=0.174  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13df18e3e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 144 ; free virtual = 2531
Phase 6 Post Hold Fix | Checksum: 13df18e3e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 144 ; free virtual = 2531

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.058455 %
  Global Horizontal Routing Utilization  = 0.0635565 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 148a332a1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 144 ; free virtual = 2530

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 148a332a1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 143 ; free virtual = 2529

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 150542ac9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 143 ; free virtual = 2529

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.285  | TNS=0.000  | WHS=0.174  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 150542ac9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 143 ; free virtual = 2529
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2614.324 ; gain = 59.746 ; free physical = 180 ; free virtual = 2566

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2614.324 ; gain = 81.121 ; free physical = 180 ; free virtual = 2566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.324 ; gain = 0.000 ; free physical = 180 ; free virtual = 2566
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2614.324 ; gain = 0.000 ; free physical = 172 ; free virtual = 2560
INFO: [Common 17-1381] The checkpoint '/home/benjamin/Repositories/PynqDemo/PynqDemoDesign/PynqDemoDesign.runs/impl_1/ControlMenu_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ControlMenu_drc_routed.rpt -pb ControlMenu_drc_routed.pb -rpx ControlMenu_drc_routed.rpx
Command: report_drc -file ControlMenu_drc_routed.rpt -pb ControlMenu_drc_routed.pb -rpx ControlMenu_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/benjamin/Repositories/PynqDemo/PynqDemoDesign/PynqDemoDesign.runs/impl_1/ControlMenu_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ControlMenu_methodology_drc_routed.rpt -pb ControlMenu_methodology_drc_routed.pb -rpx ControlMenu_methodology_drc_routed.rpx
Command: report_methodology -file ControlMenu_methodology_drc_routed.rpt -pb ControlMenu_methodology_drc_routed.pb -rpx ControlMenu_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/benjamin/Repositories/PynqDemo/PynqDemoDesign/PynqDemoDesign.runs/impl_1/ControlMenu_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ControlMenu_power_routed.rpt -pb ControlMenu_power_summary_routed.pb -rpx ControlMenu_power_routed.rpx
Command: report_power -file ControlMenu_power_routed.rpt -pb ControlMenu_power_summary_routed.pb -rpx ControlMenu_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ControlMenu_route_status.rpt -pb ControlMenu_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ControlMenu_timing_summary_routed.rpt -pb ControlMenu_timing_summary_routed.pb -rpx ControlMenu_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ControlMenu_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ControlMenu_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ControlMenu_bus_skew_routed.rpt -pb ControlMenu_bus_skew_routed.pb -rpx ControlMenu_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ControlMenu.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ControlMenu.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
INFO: [Common 17-186] '/home/benjamin/Repositories/PynqDemo/PynqDemoDesign/PynqDemoDesign.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun May 17 17:08:33 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2962.691 ; gain = 202.023 ; free physical = 420 ; free virtual = 2496
INFO: [Common 17-206] Exiting Vivado at Sun May 17 17:08:33 2020...
