--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.808 ns
From           : CC
To             : NWire_rcv:CCrcv|d0
From Clock     : --
To Clock       : C122_clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 16.575 ns
From           : ADC:ADC_SPI|AIN5[1]
To             : LED5
From Clock     : C122_clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.830 ns
From           : PTT
To             : PTT_in
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.212 ns
From           : ADCMISO
To             : ADC:ADC_SPI|temp_AIN5[8]
From Clock     : --
To Clock       : C122_clk
Failed Paths   : 0

Type           : Clock Setup: 'C122_clk'
Slack          : -0.419 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : 116.86 MHz ( period = 8.557 ns )
From           : cicint:cic_Q|section_out6[0]_OTERM119
To             : cicint:cic_Q|section_out8[40]
From Clock     : C122_clk
To Clock       : C122_clk
Failed Paths   : 46

Type           : Clock Setup: 'clk_lrclk_gen:clrgen|BCLK'
Slack          : 77.598 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 264.41 MHz ( period = 3.782 ns )
From           : ADC:ADC_SPI|ADC_state~3
To             : ADC:ADC_SPI|bit_cnt[2]
From Clock     : clk_lrclk_gen:clrgen|BCLK
To Clock       : clk_lrclk_gen:clrgen|BCLK
Failed Paths   : 0

Type           : Clock Setup: '_10MHZ'
Slack          : 96.857 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : 318.17 MHz ( period = 3.143 ns )
From           : oddClockDivider:refClockDivider|count[0]
To             : oddClockDivider:refClockDivider|count[5]
From Clock     : _10MHZ
To Clock       : _10MHZ
Failed Paths   : 0

Type           : Clock Hold: 'C122_clk'
Slack          : 0.499 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : N/A
From           : I2S_xmit:IQD|obit
To             : I2S_xmit:IQD|obit
From Clock     : C122_clk
To Clock       : C122_clk
Failed Paths   : 0

Type           : Clock Hold: '_10MHZ'
Slack          : 0.499 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : oddClockDivider:refClockDivider|count[0]
To             : oddClockDivider:refClockDivider|count[0]
From Clock     : _10MHZ
To Clock       : _10MHZ
Failed Paths   : 0

Type           : Clock Hold: 'clk_lrclk_gen:clrgen|BCLK'
Slack          : 0.499 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : ADC:ADC_SPI|nCS
To             : ADC:ADC_SPI|nCS
From Clock     : clk_lrclk_gen:clrgen|BCLK
To Clock       : clk_lrclk_gen:clrgen|BCLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 46

--------------------------------------------------------------------------------------

