// Seed: 2780847045
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    output uwire id_3,
    output wire id_4,
    input wor id_5
    , id_13,
    input tri id_6,
    input uwire id_7,
    output wand id_8,
    input wire id_9,
    input tri1 id_10,
    output wor id_11
);
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output logic id_2,
    input tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    output supply0 id_8
);
  module_0(
      id_3, id_3, id_1, id_8, id_5, id_3, id_7, id_0, id_6, id_0, id_4, id_5
  );
  wire id_10;
  wor  id_11 = id_0 <= id_10;
  assign id_1 = id_0;
  supply0 id_12 = id_7;
  wire id_13;
  always #(id_12) begin
    id_2 <= id_0 == id_10;
    fork
      $display;
    join
  end
endmodule
