<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v</a>
time_elapsed: 0.091s
</pre>
<pre class="log">
user_time: 0.073861
system_time: 0.016669
ram_usage: 11844

%Warning-UNOPT: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:3</a>: Signal unoptimizable: Feedback to public clock or circular logic: &#39;q&#39;
output q, q_bar;
       ^
                ... Use &#34;/* verilator lint_off UNOPT */&#34; and lint_on around source to disable this message.
                <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:3</a>:      Example path: q
                <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:26</a>:      Example path: ASSIGNW
                <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:3</a>:      Example path: q_bar
                <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:25</a>:      Example path: ASSIGNW
                <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:3</a>:      Example path: q
%Warning-UNOPTFLAT: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:6</a>: Signal unoptimizable: Feedback to clock or circular logic: &#39;d_ff_gates.dn&#39;
wire cn,dn,n4,n5,n6;
        ^~
                    <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:6</a>:      Example path: d_ff_gates.dn
                    <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:15</a>:      Example path: ASSIGNW
                    <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:5</a>:      Example path: d_ff_gates.q_bar_n
                    <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:14</a>:      Example path: ASSIGNW
                    <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_ff_gates.v:6</a>:      Example path: d_ff_gates.dn

</pre>
</body>