TimeQuest Timing Analyzer report for labwork3
Mon Nov 08 12:58:46 2021
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'read2'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Setup: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 15. Slow 1200mV 85C Model Hold: 'read2'
 16. Slow 1200mV 85C Model Hold: 'clock'
 17. Slow 1200mV 85C Model Hold: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 18. Slow 1200mV 85C Model Recovery: 'clock'
 19. Slow 1200mV 85C Model Recovery: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 20. Slow 1200mV 85C Model Removal: 'clock'
 21. Slow 1200mV 85C Model Removal: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'read2'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'read2'
 43. Slow 1200mV 0C Model Setup: 'clock'
 44. Slow 1200mV 0C Model Setup: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 45. Slow 1200mV 0C Model Hold: 'read2'
 46. Slow 1200mV 0C Model Hold: 'clock'
 47. Slow 1200mV 0C Model Hold: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 48. Slow 1200mV 0C Model Recovery: 'clock'
 49. Slow 1200mV 0C Model Recovery: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 50. Slow 1200mV 0C Model Removal: 'clock'
 51. Slow 1200mV 0C Model Removal: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'read2'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Slow 1200mV 0C Model Metastability Report
 66. Fast 1200mV 0C Model Setup Summary
 67. Fast 1200mV 0C Model Hold Summary
 68. Fast 1200mV 0C Model Recovery Summary
 69. Fast 1200mV 0C Model Removal Summary
 70. Fast 1200mV 0C Model Minimum Pulse Width Summary
 71. Fast 1200mV 0C Model Setup: 'read2'
 72. Fast 1200mV 0C Model Setup: 'clock'
 73. Fast 1200mV 0C Model Setup: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 74. Fast 1200mV 0C Model Hold: 'read2'
 75. Fast 1200mV 0C Model Hold: 'clock'
 76. Fast 1200mV 0C Model Hold: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 77. Fast 1200mV 0C Model Recovery: 'clock'
 78. Fast 1200mV 0C Model Recovery: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 79. Fast 1200mV 0C Model Removal: 'clock'
 80. Fast 1200mV 0C Model Removal: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'read2'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Propagation Delay
 89. Minimum Propagation Delay
 90. Output Enable Times
 91. Minimum Output Enable Times
 92. Output Disable Times
 93. Minimum Output Disable Times
 94. Fast 1200mV 0C Model Metastability Report
 95. Multicorner Timing Analysis Summary
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Progagation Delay
101. Minimum Progagation Delay
102. Board Trace Model Assignments
103. Input Transition Times
104. Slow Corner Signal Integrity Metrics
105. Fast Corner Signal Integrity Metrics
106. Setup Transfers
107. Hold Transfers
108. Recovery Transfers
109. Removal Transfers
110. Report TCCS
111. Report RSKM
112. Unconstrained Paths
113. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; labwork3                                                           ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C5F256C6                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] } ;
; clock                                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                                                                ;
; read2                                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { read2 }                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                  ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                           ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 306.28 MHz ; 250.0 MHz       ; read2                                                                                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 346.86 MHz ; 250.0 MHz       ; clock                                                                                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 582.75 MHz ; 500.0 MHz       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; read2                                                                                                                ; -2.265 ; -69.145       ;
; clock                                                                                                                ; -1.883 ; -17.057       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; -0.716 ; -3.722        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; read2                                                                                                                ; -2.420 ; -67.543       ;
; clock                                                                                                                ; -0.540 ; -0.880        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.390  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                                ; -1.942 ; -5.275        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; -1.266 ; -6.330        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                                ; -0.071 ; -0.071        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.454  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; read2                                                                                                                ; -3.000 ; -44.317       ;
; clock                                                                                                                ; -3.000 ; -27.588       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; -1.000 ; -8.000        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'read2'                                                                                                                                                                     ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.265 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -1.052     ; 2.208      ;
; -2.255 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -1.015     ; 2.235      ;
; -2.247 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -1.031     ; 2.211      ;
; -2.230 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -1.015     ; 2.210      ;
; -2.206 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -1.015     ; 2.186      ;
; -2.154 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -1.054     ; 2.095      ;
; -2.139 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -1.052     ; 2.082      ;
; -2.127 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -1.052     ; 2.070      ;
; -2.126 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -1.054     ; 2.067      ;
; -2.114 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -1.052     ; 2.057      ;
; -2.111 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -1.052     ; 2.054      ;
; -2.101 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -1.015     ; 2.081      ;
; -2.101 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -1.015     ; 2.081      ;
; -2.092 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -1.031     ; 2.056      ;
; -2.085 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -1.015     ; 2.065      ;
; -2.080 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -1.015     ; 2.060      ;
; -2.076 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -1.030     ; 2.041      ;
; -2.066 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -1.031     ; 2.030      ;
; -2.054 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -1.015     ; 2.034      ;
; -2.014 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.102     ; 2.907      ;
; -2.004 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.096     ; 2.903      ;
; -2.000 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -1.050     ; 1.945      ;
; -1.988 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -1.030     ; 1.953      ;
; -1.982 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -1.029     ; 1.948      ;
; -1.975 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.102     ; 2.868      ;
; -1.969 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.900      ;
; -1.963 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.080     ; 2.878      ;
; -1.956 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -1.031     ; 1.920      ;
; -1.955 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -1.052     ; 1.898      ;
; -1.944 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -1.030     ; 1.909      ;
; -1.941 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -1.013     ; 1.923      ;
; -1.933 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -1.031     ; 1.897      ;
; -1.891 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -1.049     ; 1.837      ;
; -1.887 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.139     ; 2.743      ;
; -1.871 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.139     ; 2.727      ;
; -1.870 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.139     ; 2.726      ;
; -1.868 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.139     ; 2.724      ;
; -1.864 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.078     ; 2.781      ;
; -1.858 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.137     ; 2.716      ;
; -1.845 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.102     ; 2.738      ;
; -1.842 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.773      ;
; -1.842 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.078     ; 2.759      ;
; -1.838 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.100     ; 2.733      ;
; -1.836 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.767      ;
; -1.833 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.094     ; 2.734      ;
; -1.832 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -1.012     ; 1.815      ;
; -1.821 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.080     ; 2.736      ;
; -1.808 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.100     ; 2.703      ;
; -1.801 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.732      ;
; -1.799 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.100     ; 2.694      ;
; -1.795 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.080     ; 2.710      ;
; -1.787 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.063     ; 2.719      ;
; -1.782 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.713      ;
; -1.781 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -1.013     ; 1.763      ;
; -1.778 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.080     ; 2.693      ;
; -1.765 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -1.013     ; 1.747      ;
; -1.746 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.063     ; 2.678      ;
; -1.746 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.137     ; 2.604      ;
; -1.719 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.094     ; 2.620      ;
; -1.717 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.137     ; 2.575      ;
; -1.715 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -1.051     ; 1.659      ;
; -1.706 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.156     ; 2.545      ;
; -1.700 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.139     ; 2.556      ;
; -1.695 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.626      ;
; -1.685 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -1.028     ; 1.652      ;
; -1.683 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.100     ; 2.578      ;
; -1.679 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -1.049     ; 1.625      ;
; -1.677 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.154     ; 2.518      ;
; -1.675 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.156     ; 2.514      ;
; -1.662 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -1.012     ; 1.645      ;
; -1.659 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.133     ; 2.521      ;
; -1.658 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -1.050     ; 1.603      ;
; -1.657 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -1.051     ; 1.601      ;
; -1.653 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -1.028     ; 1.620      ;
; -1.650 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.080     ; 2.565      ;
; -1.648 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.096     ; 2.547      ;
; -1.643 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.100     ; 2.538      ;
; -1.642 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.095     ; 2.542      ;
; -1.640 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.063     ; 2.572      ;
; -1.639 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.570      ;
; -1.637 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -1.050     ; 1.582      ;
; -1.636 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.567      ;
; -1.634 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.133     ; 2.496      ;
; -1.632 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -1.012     ; 1.615      ;
; -1.631 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -1.028     ; 1.598      ;
; -1.624 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.555      ;
; -1.623 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.096     ; 2.522      ;
; -1.619 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -1.012     ; 1.602      ;
; -1.618 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.549      ;
; -1.616 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -1.013     ; 1.598      ;
; -1.612 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.543      ;
; -1.611 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.080     ; 2.526      ;
; -1.602 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.063     ; 2.534      ;
; -1.602 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -1.028     ; 1.569      ;
; -1.592 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.523      ;
; -1.590 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.521      ;
; -1.589 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.520      ;
; -1.565 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.064     ; 2.496      ;
; -1.554 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.154     ; 2.395      ;
; -1.553 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.095     ; 2.453      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.883 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.196     ; 2.616      ;
; -1.883 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.196     ; 2.616      ;
; -1.883 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.196     ; 2.616      ;
; -1.883 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.196     ; 2.616      ;
; -1.883 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.196     ; 2.616      ;
; -1.883 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.196     ; 2.616      ;
; -1.883 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.196     ; 2.616      ;
; -1.883 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.196     ; 2.616      ;
; -0.628 ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.241     ; 1.382      ;
; -0.608 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; clock                                                                                                                ; clock       ; 1.000        ; -0.045     ; 1.558      ;
; -0.560 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 1.000        ; -0.045     ; 1.510      ;
; -0.143 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.314      ; 3.475      ;
; -0.117 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.314      ; 3.449      ;
; -0.071 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.314      ; 3.403      ;
; -0.067 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.314      ; 3.399      ;
; -0.055 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.537      ; 2.276      ;
; -0.054 ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 1.000        ; -0.063     ; 0.986      ;
; -0.045 ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.039     ; 1.001      ;
; -0.037 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 1.000        ; -0.038     ; 0.994      ;
; 0.015  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.314      ; 3.317      ;
; 0.129  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 2.089      ; 2.644      ;
; 0.338  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.537      ; 2.383      ;
; 0.437  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.537      ; 1.784      ;
; 0.690  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.089      ; 2.583      ;
; 0.957  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.537      ; 1.764      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.716 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.648      ;
; -0.644 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 1.597      ;
; -0.637 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.569      ;
; -0.601 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.533      ;
; -0.600 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.532      ;
; -0.594 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.526      ;
; -0.591 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.523      ;
; -0.545 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 1.498      ;
; -0.521 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.453      ;
; -0.517 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.449      ;
; -0.493 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.042     ; 1.446      ;
; -0.478 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.410      ;
; -0.475 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.407      ;
; -0.109 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 1.066      ;
; -0.105 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 1.062      ;
; -0.091 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.023      ;
; -0.085 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.017      ;
; -0.065 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 0.997      ;
; -0.064 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 0.996      ;
; 0.201  ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.038     ; 0.756      ;
; 0.221  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 0.711      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'read2'                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                     ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.420 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 2.896      ;
; -2.416 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 2.899      ;
; -2.411 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 2.904      ;
; -2.403 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 2.913      ;
; -2.368 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 2.948      ;
; -2.363 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 2.952      ;
; -2.258 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 3.058      ;
; -2.249 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 3.066      ;
; -2.249 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 3.067      ;
; -2.239 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 3.076      ;
; -2.237 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.081      ;
; -2.235 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.083      ;
; -2.235 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.083      ;
; -2.234 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 3.081      ;
; -2.232 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 3.083      ;
; -2.232 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 3.083      ;
; -2.230 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.088      ;
; -2.222 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 3.093      ;
; -2.221 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 3.094      ;
; -2.218 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.100      ;
; -2.213 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.105      ;
; -2.204 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.114      ;
; -2.191 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 3.125      ;
; -2.190 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 3.126      ;
; -2.179 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.139      ;
; -2.151 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 3.165      ;
; -2.145 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.173      ;
; -2.137 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 3.179      ;
; -2.127 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 3.189      ;
; -2.121 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; read2                                                                                                                ; read2       ; 0.000        ; 6.323      ; 4.359      ;
; -2.102 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 3.213      ;
; -2.096 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.222      ;
; -2.080 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.238      ;
; -2.079 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.239      ;
; -2.077 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.241      ;
; -2.076 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.128      ; 3.239      ;
; -2.075 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.243      ;
; -2.068 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.250      ;
; -2.062 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.256      ;
; -2.059 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.259      ;
; -2.057 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 3.259      ;
; -2.051 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.267      ;
; -2.032 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.286      ;
; -2.013 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.305      ;
; -2.010 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.308      ;
; -1.999 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.319      ;
; -1.981 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; read2                                                                                                                ; read2       ; 0.000        ; 6.323      ; 4.499      ;
; -1.980 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; read2                                                                                                                ; read2       ; 0.000        ; 6.323      ; 4.500      ;
; -1.976 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; read2                                                                                                                ; read2       ; 0.000        ; 6.326      ; 4.507      ;
; -1.975 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; read2                                                                                                                ; read2       ; 0.000        ; 6.324      ; 4.506      ;
; -1.963 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; read2                                                                                                                ; read2       ; 0.000        ; 6.324      ; 4.518      ;
; -1.953 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.365      ;
; -1.942 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; read2                                                                                                                ; read2       ; 0.000        ; 6.326      ; 4.541      ;
; -1.935 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.129      ; 3.381      ;
; -1.934 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; read2                                                                                                                ; read2       ; 0.000        ; 6.326      ; 4.549      ;
; -1.870 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 5.131      ; 3.448      ;
; -1.851 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; read2                                                                                                                ; read2       ; 0.000        ; 6.324      ; 4.630      ;
; -1.850 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; read2                                                                                                                ; read2       ; 0.000        ; 6.326      ; 4.633      ;
; -1.833 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; read2                                                                                                                ; read2       ; 0.000        ; 6.326      ; 4.650      ;
; -1.825 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; read2                                                                                                                ; read2       ; 0.000        ; 6.324      ; 4.656      ;
; -1.761 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; read2                                                                                                                ; read2       ; 0.000        ; 6.323      ; 4.719      ;
; -1.679 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; read2                                                                                                                ; read2       ; 0.000        ; 6.326      ; 4.804      ;
; -1.674 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; read2                                                                                                                ; read2       ; 0.000        ; 6.326      ; 4.809      ;
; -1.609 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; read2                                                                                                                ; read2       ; 0.000        ; 6.326      ; 4.874      ;
; -1.495 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.218      ; 2.910      ;
; -1.486 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.196      ; 2.897      ;
; -1.478 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.218      ; 2.927      ;
; -1.469 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.196      ; 2.914      ;
; -1.468 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 2.935      ;
; -1.463 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 2.940      ;
; -1.451 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 2.952      ;
; -1.436 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.218      ; 2.969      ;
; -1.409 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 2.994      ;
; -1.396 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.218      ; 3.009      ;
; -1.395 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; read2                                                                                                                ; read2       ; -0.500       ; 6.323      ; 4.605      ;
; -1.387 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.218      ; 3.018      ;
; -1.340 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.233      ; 3.080      ;
; -1.338 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.233      ; 3.082      ;
; -1.338 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.233      ; 3.082      ;
; -1.331 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.233      ; 3.089      ;
; -1.328 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.218      ; 3.077      ;
; -1.327 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 3.076      ;
; -1.326 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.196      ; 3.057      ;
; -1.321 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.233      ; 3.099      ;
; -1.321 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 3.082      ;
; -1.319 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 3.084      ;
; -1.319 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 3.084      ;
; -1.317 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.196      ; 3.066      ;
; -1.316 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.233      ; 3.104      ;
; -1.309 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 3.094      ;
; -1.304 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.233      ; 3.116      ;
; -1.301 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 3.102      ;
; -1.293 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.196      ; 3.090      ;
; -1.290 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.196      ; 3.093      ;
; -1.289 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.216      ; 3.114      ;
; -1.284 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.196      ; 3.099      ;
; -1.283 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.233      ; 3.137      ;
; -1.281 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.194      ; 3.100      ;
; -1.274 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.196      ; 3.109      ;
; -1.268 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.218      ; 3.137      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.540 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.590      ; 1.436      ;
; -0.145 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.165      ; 2.406      ;
; -0.124 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.583      ; 2.676      ;
; -0.071 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.590      ; 1.905      ;
; -0.001 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.583      ; 2.799      ;
; 0.014  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.583      ; 2.814      ;
; 0.084  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.590      ; 1.560      ;
; 0.086  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.583      ; 2.886      ;
; 0.303  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.583      ; 3.103      ;
; 0.424  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.165      ; 2.475      ;
; 0.444  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.590      ; 1.920      ;
; 0.574  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 0.000        ; 0.063      ; 0.794      ;
; 0.582  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; 0.039      ; 0.778      ;
; 0.707  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 0.000        ; 0.038      ; 0.902      ;
; 0.852  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 0.000        ; 0.045      ; 1.054      ;
; 0.999  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; -0.095     ; 1.061      ;
; 1.047  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; clock                                                                                                                ; clock       ; 0.000        ; 0.045      ; 1.249      ;
; 2.224  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.131      ; 2.514      ;
; 2.224  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.131      ; 2.514      ;
; 2.224  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.131      ; 2.514      ;
; 2.224  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.131      ; 2.514      ;
; 2.224  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.131      ; 2.514      ;
; 2.224  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.131      ; 2.514      ;
; 2.224  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.131      ; 2.514      ;
; 2.224  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.131      ; 2.514      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.390 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 0.610      ;
; 0.447 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.642      ;
; 0.580 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 0.800      ;
; 0.580 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 0.800      ;
; 0.581 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 0.801      ;
; 0.596 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 0.816      ;
; 0.651 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.846      ;
; 0.660 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.855      ;
; 0.854 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.074      ;
; 0.854 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.074      ;
; 0.866 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.086      ;
; 0.868 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.088      ;
; 0.868 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.088      ;
; 0.870 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.090      ;
; 0.922 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.042      ; 1.121      ;
; 0.923 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.042      ; 1.122      ;
; 0.925 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.042      ; 1.124      ;
; 0.964 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.184      ;
; 0.966 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.186      ;
; 0.978 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.198      ;
; 0.980 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.200      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.942 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.045     ; 2.892      ;
; -1.935 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 1.000        ; -0.038     ; 2.892      ;
; -1.855 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.045     ; 2.805      ;
; -1.855 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 1.000        ; -0.045     ; 2.805      ;
; -1.398 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 1.000        ; 0.499      ; 2.892      ;
; -1.311 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 1.000        ; 0.499      ; 2.805      ;
; -0.454 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.537      ; 2.675      ;
; -0.454 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.537      ; 2.675      ;
; 0.098  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 2.089      ; 2.675      ;
; 0.140  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.537      ; 2.581      ;
; 0.140  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.537      ; 2.581      ;
; 0.692  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.089      ; 2.581      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.266 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 2.198      ;
; -1.266 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 2.198      ;
; -1.266 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 2.198      ;
; -1.266 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 2.198      ;
; -1.266 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 2.198      ;
; -1.128 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 2.060      ;
; -1.128 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 2.060      ;
; -1.128 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 2.060      ;
; -1.128 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 2.060      ;
; -1.128 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 2.060      ;
; -1.052 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.984      ;
; -1.052 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.984      ;
; -1.052 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.984      ;
; -1.052 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.984      ;
; -1.052 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.984      ;
; -0.947 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.879      ;
; -0.947 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.879      ;
; -0.947 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.879      ;
; -0.947 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.879      ;
; -0.947 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.879      ;
; -0.891 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.823      ;
; -0.891 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.823      ;
; -0.891 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.823      ;
; -0.891 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.823      ;
; -0.891 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.063     ; 1.823      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.071 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.165      ; 2.480      ;
; 0.504  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.590      ; 2.480      ;
; 0.504  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.590      ; 2.480      ;
; 0.514  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 2.165      ; 2.565      ;
; 1.089  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.590      ; 2.565      ;
; 1.089  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.590      ; 2.565      ;
; 1.787  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 0.000        ; 0.628      ; 2.572      ;
; 1.928  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 0.000        ; 0.628      ; 2.713      ;
; 2.370  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; 0.045      ; 2.572      ;
; 2.370  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 0.000        ; 0.045      ; 2.572      ;
; 2.511  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; 0.045      ; 2.713      ;
; 2.518  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 0.000        ; 0.038      ; 2.713      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.454 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.674      ;
; 1.454 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.674      ;
; 1.454 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.674      ;
; 1.454 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.674      ;
; 1.454 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.674      ;
; 1.493 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.713      ;
; 1.493 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.713      ;
; 1.493 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.713      ;
; 1.493 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.713      ;
; 1.493 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.713      ;
; 1.616 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.836      ;
; 1.616 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.836      ;
; 1.616 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.836      ;
; 1.616 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.836      ;
; 1.616 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.836      ;
; 1.703 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.923      ;
; 1.703 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.923      ;
; 1.703 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.923      ;
; 1.703 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.923      ;
; 1.703 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 1.923      ;
; 1.842 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 2.062      ;
; 1.842 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.063      ; 2.062      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'read2'                                                                                                               ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; read2 ; Rise       ; read2                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -0.014 ; 0.170        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -0.009 ; 0.175        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.008 ; 0.176        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -0.008 ; 0.176        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -0.008 ; 0.176        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                      ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[0]|clk                                        ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[1]|clk                                        ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[2]|clk                                        ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[3]|clk                                        ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[4]|clk                                        ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[5]|clk                                        ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[6]|clk                                        ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[7]|clk                                        ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[0]|clk                                        ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[1]|clk                                        ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[2]|clk                                        ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[3]|clk                                        ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[4]|clk                                        ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[5]|clk                                        ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[6]|clk                                        ;
; 0.101  ; 0.101        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[7]|clk                                        ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst11|lpm_decode_component|auto_generated|w_anode48w[3]~clkctrl|inclk[0] ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst11|lpm_decode_component|auto_generated|w_anode48w[3]~clkctrl|outclk   ;
; 0.128  ; 0.128        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst11|lpm_decode_component|auto_generated|w_anode38w[3]~clkctrl|inclk[0] ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                                                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ;
; -0.006 ; 0.224        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ;
; -0.002 ; 0.228        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ;
; -0.002 ; 0.228        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ;
; -0.002 ; 0.228        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ;
; -0.002 ; 0.228        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ;
; -0.002 ; 0.228        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ;
; -0.002 ; 0.228        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ;
; -0.002 ; 0.228        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ;
; -0.002 ; 0.228        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ;
; 0.108  ; 0.324        ; 0.216          ; High Pulse Width ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ;
; 0.122  ; 0.338        ; 0.216          ; High Pulse Width ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ;
; 0.171  ; 0.355        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ;
; 0.263  ; 0.263        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.290  ; 0.290        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4~clkctrl|inclk[0]                                                                                              ;
; 0.290  ; 0.290        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4~clkctrl|outclk                                                                                                ;
; 0.305  ; 0.305        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4|datad                                                                                                         ;
; 0.318  ; 0.318        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                   ;
; 0.325  ; 0.325        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4|combout                                                                                                       ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                   ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                         ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                                                  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                         ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                         ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                                                    ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                                                      ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ;
; 0.421  ; 0.637        ; 0.216          ; High Pulse Width ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ;
; 0.474  ; 0.658        ; 0.184          ; Low Pulse Width  ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ;
; 0.489  ; 0.673        ; 0.184          ; Low Pulse Width  ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                                                                                  ;
; 0.524  ; 0.754        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ;
; 0.524  ; 0.754        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ;
; 0.524  ; 0.754        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ;
; 0.524  ; 0.754        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ;
; 0.524  ; 0.754        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ;
; 0.524  ; 0.754        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ;
; 0.524  ; 0.754        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ;
; 0.524  ; 0.754        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ;
; 0.528  ; 0.758        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                                                    ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                                                      ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                         ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                         ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                                                                                  ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                   ;
; 0.667  ; 0.667        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                         ;
; 0.673  ; 0.673        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4|combout                                                                                                       ;
; 0.682  ; 0.682        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                   ;
; 0.693  ; 0.693        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4|datad                                                                                                         ;
; 0.707  ; 0.707        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4~clkctrl|inclk[0]                                                                                              ;
; 0.707  ; 0.707        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4~clkctrl|outclk                                                                                                ;
; 0.734  ; 0.734        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                 ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                             ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                                  ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                                    ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                                  ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                           ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                                  ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                                    ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                             ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                 ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 1.647 ; 1.931 ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.647 ; 1.931 ; Rise       ; clock           ;
;  address[1] ; clock      ; 1.271 ; 1.882 ; Rise       ; clock           ;
;  address[2] ; clock      ; 1.361 ; 1.673 ; Rise       ; clock           ;
;  address[3] ; clock      ; 1.231 ; 1.843 ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.662 ; 1.054 ; Rise       ; clock           ;
; read        ; read2      ; 1.292 ; 1.776 ; Rise       ; read2           ;
; read2       ; read2      ; 0.035 ; 0.353 ; Rise       ; read2           ;
; write       ; read2      ; 1.047 ; 1.499 ; Rise       ; read2           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -0.041 ; -0.470 ; Rise       ; clock           ;
;  address[0] ; clock      ; -0.607 ; -1.054 ; Rise       ; clock           ;
;  address[1] ; clock      ; -0.444 ; -0.873 ; Rise       ; clock           ;
;  address[2] ; clock      ; -0.448 ; -0.874 ; Rise       ; clock           ;
;  address[3] ; clock      ; -0.362 ; -0.781 ; Rise       ; clock           ;
;  address[4] ; clock      ; -0.041 ; -0.470 ; Rise       ; clock           ;
; read        ; read2      ; 2.046  ; 1.620  ; Rise       ; read2           ;
; read2       ; read2      ; 2.121  ; 1.875  ; Rise       ; read2           ;
; write       ; read2      ; 1.074  ; 0.696  ; Rise       ; read2           ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; data[*]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 8.050  ; 8.106  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[0]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.124  ; 7.136  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[1]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.120  ; 7.186  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[2]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.292  ; 7.295  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[3]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.313  ; 7.252  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[4]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 8.050  ; 8.106  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[5]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.045  ; 7.052  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[6]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.443  ; 7.383  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[7]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.121  ; 7.159  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; resultAddress[*]  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.075  ; 7.064  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.296  ; 6.345  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.758  ; 6.745  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.602  ; 6.570  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.897  ; 6.853  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.075  ; 7.064  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; selection[*]      ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.946  ; 4.983  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[0]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.349  ; 4.372  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[1]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.351  ; 4.382  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[2]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.946  ; 4.983  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; data[*]           ; clock                                                                                                                ; 10.010 ; 10.118 ; Rise       ; clock                                                                                                                ;
;  data[0]          ; clock                                                                                                                ; 9.545  ; 9.543  ; Rise       ; clock                                                                                                                ;
;  data[1]          ; clock                                                                                                                ; 8.936  ; 8.953  ; Rise       ; clock                                                                                                                ;
;  data[2]          ; clock                                                                                                                ; 8.809  ; 8.824  ; Rise       ; clock                                                                                                                ;
;  data[3]          ; clock                                                                                                                ; 9.212  ; 9.228  ; Rise       ; clock                                                                                                                ;
;  data[4]          ; clock                                                                                                                ; 10.010 ; 10.118 ; Rise       ; clock                                                                                                                ;
;  data[5]          ; clock                                                                                                                ; 9.483  ; 9.456  ; Rise       ; clock                                                                                                                ;
;  data[6]          ; clock                                                                                                                ; 9.064  ; 9.079  ; Rise       ; clock                                                                                                                ;
;  data[7]          ; clock                                                                                                                ; 9.118  ; 9.090  ; Rise       ; clock                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 11.491 ; 11.659 ; Rise       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 10.811 ; 10.787 ; Rise       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 10.750 ; 10.772 ; Rise       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 10.648 ; 10.668 ; Rise       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 10.802 ; 10.758 ; Rise       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 11.491 ; 11.659 ; Rise       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 10.699 ; 10.792 ; Rise       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 10.927 ; 10.884 ; Rise       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 10.704 ; 10.741 ; Rise       ; read2                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 7.926  ; 7.592  ; Fall       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 7.926  ; 7.592  ; Fall       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 7.790  ; 7.455  ; Fall       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 7.760  ; 7.472  ; Fall       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 7.843  ; 7.446  ; Fall       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 7.783  ; 7.449  ; Fall       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 7.339  ; 6.911  ; Fall       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 6.795  ; 6.385  ; Fall       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 7.334  ; 6.888  ; Fall       ; read2                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; data[*]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.333 ; 6.310 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[0]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.739 ; 6.698 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[1]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.573 ; 6.583 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[2]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.527 ; 6.549 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[3]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.700 ; 6.654 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[4]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.326 ; 7.376 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[5]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.484 ; 6.498 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[6]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.840 ; 6.788 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[7]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.333 ; 6.310 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; resultAddress[*]  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.967 ; 5.971 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.028 ; 6.050 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.038 ; 6.056 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.967 ; 5.971 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.109 ; 6.094 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.430 ; 6.457 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; selection[*]      ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.248 ; 4.270 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[0]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.248 ; 4.270 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[1]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.250 ; 4.279 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[2]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.817 ; 4.853 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; data[*]           ; clock                                                                                                                ; 8.572 ; 8.579 ; Rise       ; clock                                                                                                                ;
;  data[0]          ; clock                                                                                                                ; 9.280 ; 9.275 ; Rise       ; clock                                                                                                                ;
;  data[1]          ; clock                                                                                                                ; 8.690 ; 8.704 ; Rise       ; clock                                                                                                                ;
;  data[2]          ; clock                                                                                                                ; 8.572 ; 8.579 ; Rise       ; clock                                                                                                                ;
;  data[3]          ; clock                                                                                                                ; 8.959 ; 8.973 ; Rise       ; clock                                                                                                                ;
;  data[4]          ; clock                                                                                                                ; 9.722 ; 9.817 ; Rise       ; clock                                                                                                                ;
;  data[5]          ; clock                                                                                                                ; 9.221 ; 9.192 ; Rise       ; clock                                                                                                                ;
;  data[6]          ; clock                                                                                                                ; 8.764 ; 8.766 ; Rise       ; clock                                                                                                                ;
;  data[7]          ; clock                                                                                                                ; 8.823 ; 8.805 ; Rise       ; clock                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 6.629 ; 6.230 ; Rise       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 7.674 ; 7.338 ; Rise       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 7.479 ; 7.141 ; Rise       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 7.451 ; 7.164 ; Rise       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 7.593 ; 7.198 ; Rise       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 7.627 ; 7.305 ; Rise       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 7.107 ; 6.681 ; Rise       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 6.629 ; 6.230 ; Rise       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 7.129 ; 6.706 ; Rise       ; read2                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 6.629 ; 6.230 ; Fall       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 7.674 ; 7.338 ; Fall       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 7.479 ; 7.141 ; Fall       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 7.451 ; 7.164 ; Fall       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 7.593 ; 7.198 ; Fall       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 7.627 ; 7.305 ; Fall       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 7.107 ; 6.681 ; Fall       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 6.629 ; 6.230 ; Fall       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 7.129 ; 6.706 ; Fall       ; read2                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; address[0] ; resultAddress[0] ; 6.802 ; 6.797 ; 7.222 ; 7.262 ;
; address[0] ; resultAddress[1] ; 7.318 ; 7.305 ; 7.532 ; 7.565 ;
; address[0] ; resultAddress[2] ; 6.988 ; 7.002 ; 7.420 ; 7.388 ;
; address[0] ; resultAddress[3] ; 7.338 ; 7.294 ; 7.552 ; 7.554 ;
; address[0] ; resultAddress[4] ; 7.402 ; 7.437 ; 7.834 ; 7.823 ;
; address[1] ; resultAddress[1] ; 6.635 ; 6.713 ; 7.130 ; 7.071 ;
; address[1] ; resultAddress[2] ; 6.714 ; 6.728 ; 7.371 ; 7.339 ;
; address[1] ; resultAddress[3] ; 7.064 ; 7.020 ; 7.503 ; 7.505 ;
; address[1] ; resultAddress[4] ; 7.128 ; 7.163 ; 7.785 ; 7.774 ;
; address[2] ; resultAddress[2] ; 6.524 ; 6.487 ; 6.928 ; 6.930 ;
; address[2] ; resultAddress[3] ; 7.217 ; 7.173 ; 7.429 ; 7.431 ;
; address[2] ; resultAddress[4] ; 7.281 ; 7.316 ; 7.711 ; 7.700 ;
; address[3] ; resultAddress[3] ; 6.748 ; 6.798 ; 7.246 ; 7.144 ;
; address[3] ; resultAddress[4] ; 7.223 ; 7.258 ; 7.881 ; 7.870 ;
; address[4] ; resultAddress[4] ; 6.644 ; 6.689 ; 7.113 ; 7.081 ;
; read       ; data[0]          ; 7.246 ; 7.246 ; 7.726 ; 7.637 ;
; read       ; data[1]          ; 7.189 ; 7.300 ; 7.757 ; 7.583 ;
; read       ; data[2]          ; 6.708 ; 6.962 ; 7.416 ; 7.103 ;
; read       ; data[3]          ; 6.977 ; 7.653 ; 8.097 ; 7.364 ;
; read       ; data[4]          ; 6.698 ; 8.506 ; 8.875 ; 7.093 ;
; read       ; data[5]          ; 6.987 ; 7.757 ; 8.193 ; 7.374 ;
; read       ; data[6]          ; 7.246 ; 7.433 ; 7.875 ; 7.665 ;
; read       ; data[7]          ; 6.977 ; 6.977 ; 7.453 ; 7.364 ;
+------------+------------------+-------+-------+-------+-------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; address[0] ; resultAddress[0] ; 6.587 ; 6.614 ; 7.035 ; 6.990 ;
; address[0] ; resultAddress[1] ; 6.862 ; 6.859 ; 7.237 ; 7.263 ;
; address[0] ; resultAddress[2] ; 6.595 ; 6.602 ; 7.080 ; 7.058 ;
; address[0] ; resultAddress[3] ; 6.882 ; 6.848 ; 7.257 ; 7.252 ;
; address[0] ; resultAddress[4] ; 6.993 ; 7.020 ; 7.478 ; 7.476 ;
; address[1] ; resultAddress[1] ; 6.453 ; 6.469 ; 6.883 ; 6.873 ;
; address[1] ; resultAddress[2] ; 6.459 ; 6.466 ; 6.925 ; 6.903 ;
; address[1] ; resultAddress[3] ; 6.746 ; 6.712 ; 7.102 ; 7.097 ;
; address[1] ; resultAddress[4] ; 6.857 ; 6.884 ; 7.323 ; 7.321 ;
; address[2] ; resultAddress[2] ; 6.299 ; 6.302 ; 6.725 ; 6.691 ;
; address[2] ; resultAddress[3] ; 6.765 ; 6.731 ; 7.138 ; 7.133 ;
; address[2] ; resultAddress[4] ; 6.876 ; 6.903 ; 7.359 ; 7.357 ;
; address[3] ; resultAddress[3] ; 6.565 ; 6.552 ; 6.984 ; 6.943 ;
; address[3] ; resultAddress[4] ; 6.947 ; 6.974 ; 7.417 ; 7.415 ;
; address[4] ; resultAddress[4] ; 6.427 ; 6.448 ; 6.856 ; 6.847 ;
; read       ; data[0]          ; 6.815 ; 6.815 ; 7.283 ; 7.271 ;
; read       ; data[1]          ; 6.760 ; 6.760 ; 7.230 ; 7.218 ;
; read       ; data[2]          ; 6.298 ; 6.298 ; 6.770 ; 6.758 ;
; read       ; data[3]          ; 6.556 ; 6.556 ; 7.020 ; 7.008 ;
; read       ; data[4]          ; 6.288 ; 6.288 ; 6.760 ; 6.748 ;
; read       ; data[5]          ; 6.566 ; 6.566 ; 7.030 ; 7.018 ;
; read       ; data[6]          ; 6.816 ; 6.816 ; 7.310 ; 7.298 ;
; read       ; data[7]          ; 6.556 ; 6.556 ; 7.020 ; 7.008 ;
+------------+------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; read2      ; 5.881 ; 5.881 ; Rise       ; read2           ;
;  data[0]  ; read2      ; 6.429 ; 6.429 ; Rise       ; read2           ;
;  data[1]  ; read2      ; 6.372 ; 6.372 ; Rise       ; read2           ;
;  data[2]  ; read2      ; 5.891 ; 5.891 ; Rise       ; read2           ;
;  data[3]  ; read2      ; 6.160 ; 6.160 ; Rise       ; read2           ;
;  data[4]  ; read2      ; 5.881 ; 5.881 ; Rise       ; read2           ;
;  data[5]  ; read2      ; 6.170 ; 6.170 ; Rise       ; read2           ;
;  data[6]  ; read2      ; 6.429 ; 6.429 ; Rise       ; read2           ;
;  data[7]  ; read2      ; 6.160 ; 6.160 ; Rise       ; read2           ;
; data[*]   ; read2      ; 5.881 ; 5.881 ; Fall       ; read2           ;
;  data[0]  ; read2      ; 6.429 ; 6.429 ; Fall       ; read2           ;
;  data[1]  ; read2      ; 6.372 ; 6.372 ; Fall       ; read2           ;
;  data[2]  ; read2      ; 5.891 ; 5.891 ; Fall       ; read2           ;
;  data[3]  ; read2      ; 6.160 ; 6.160 ; Fall       ; read2           ;
;  data[4]  ; read2      ; 5.881 ; 5.881 ; Fall       ; read2           ;
;  data[5]  ; read2      ; 6.170 ; 6.170 ; Fall       ; read2           ;
;  data[6]  ; read2      ; 6.429 ; 6.429 ; Fall       ; read2           ;
;  data[7]  ; read2      ; 6.160 ; 6.160 ; Fall       ; read2           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; read2      ; 5.569 ; 5.569 ; Rise       ; read2           ;
;  data[0]  ; read2      ; 6.096 ; 6.096 ; Rise       ; read2           ;
;  data[1]  ; read2      ; 6.041 ; 6.041 ; Rise       ; read2           ;
;  data[2]  ; read2      ; 5.579 ; 5.579 ; Rise       ; read2           ;
;  data[3]  ; read2      ; 5.837 ; 5.837 ; Rise       ; read2           ;
;  data[4]  ; read2      ; 5.569 ; 5.569 ; Rise       ; read2           ;
;  data[5]  ; read2      ; 5.847 ; 5.847 ; Rise       ; read2           ;
;  data[6]  ; read2      ; 6.097 ; 6.097 ; Rise       ; read2           ;
;  data[7]  ; read2      ; 5.837 ; 5.837 ; Rise       ; read2           ;
; data[*]   ; read2      ; 5.569 ; 5.569 ; Fall       ; read2           ;
;  data[0]  ; read2      ; 6.096 ; 6.096 ; Fall       ; read2           ;
;  data[1]  ; read2      ; 6.041 ; 6.041 ; Fall       ; read2           ;
;  data[2]  ; read2      ; 5.579 ; 5.579 ; Fall       ; read2           ;
;  data[3]  ; read2      ; 5.837 ; 5.837 ; Fall       ; read2           ;
;  data[4]  ; read2      ; 5.569 ; 5.569 ; Fall       ; read2           ;
;  data[5]  ; read2      ; 5.847 ; 5.847 ; Fall       ; read2           ;
;  data[6]  ; read2      ; 6.097 ; 6.097 ; Fall       ; read2           ;
;  data[7]  ; read2      ; 5.837 ; 5.837 ; Fall       ; read2           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; data[*]   ; read2      ; 6.219     ; 6.308     ; Rise       ; read2           ;
;  data[0]  ; read2      ; 6.763     ; 6.852     ; Rise       ; read2           ;
;  data[1]  ; read2      ; 6.709     ; 6.798     ; Rise       ; read2           ;
;  data[2]  ; read2      ; 6.229     ; 6.318     ; Rise       ; read2           ;
;  data[3]  ; read2      ; 6.490     ; 6.579     ; Rise       ; read2           ;
;  data[4]  ; read2      ; 6.219     ; 6.308     ; Rise       ; read2           ;
;  data[5]  ; read2      ; 6.500     ; 6.589     ; Rise       ; read2           ;
;  data[6]  ; read2      ; 6.791     ; 6.880     ; Rise       ; read2           ;
;  data[7]  ; read2      ; 6.490     ; 6.579     ; Rise       ; read2           ;
; data[*]   ; read2      ; 6.219     ; 6.308     ; Fall       ; read2           ;
;  data[0]  ; read2      ; 6.763     ; 6.852     ; Fall       ; read2           ;
;  data[1]  ; read2      ; 6.709     ; 6.798     ; Fall       ; read2           ;
;  data[2]  ; read2      ; 6.229     ; 6.318     ; Fall       ; read2           ;
;  data[3]  ; read2      ; 6.490     ; 6.579     ; Fall       ; read2           ;
;  data[4]  ; read2      ; 6.219     ; 6.308     ; Fall       ; read2           ;
;  data[5]  ; read2      ; 6.500     ; 6.589     ; Fall       ; read2           ;
;  data[6]  ; read2      ; 6.791     ; 6.880     ; Fall       ; read2           ;
;  data[7]  ; read2      ; 6.490     ; 6.579     ; Fall       ; read2           ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; data[*]   ; read2      ; 5.984     ; 5.996     ; Rise       ; read2           ;
;  data[0]  ; read2      ; 6.507     ; 6.519     ; Rise       ; read2           ;
;  data[1]  ; read2      ; 6.454     ; 6.466     ; Rise       ; read2           ;
;  data[2]  ; read2      ; 5.994     ; 6.006     ; Rise       ; read2           ;
;  data[3]  ; read2      ; 6.244     ; 6.256     ; Rise       ; read2           ;
;  data[4]  ; read2      ; 5.984     ; 5.996     ; Rise       ; read2           ;
;  data[5]  ; read2      ; 6.254     ; 6.266     ; Rise       ; read2           ;
;  data[6]  ; read2      ; 6.534     ; 6.546     ; Rise       ; read2           ;
;  data[7]  ; read2      ; 6.244     ; 6.256     ; Rise       ; read2           ;
; data[*]   ; read2      ; 5.984     ; 5.996     ; Fall       ; read2           ;
;  data[0]  ; read2      ; 6.507     ; 6.519     ; Fall       ; read2           ;
;  data[1]  ; read2      ; 6.454     ; 6.466     ; Fall       ; read2           ;
;  data[2]  ; read2      ; 5.994     ; 6.006     ; Fall       ; read2           ;
;  data[3]  ; read2      ; 6.244     ; 6.256     ; Fall       ; read2           ;
;  data[4]  ; read2      ; 5.984     ; 5.996     ; Fall       ; read2           ;
;  data[5]  ; read2      ; 6.254     ; 6.266     ; Fall       ; read2           ;
;  data[6]  ; read2      ; 6.534     ; 6.546     ; Fall       ; read2           ;
;  data[7]  ; read2      ; 6.244     ; 6.256     ; Fall       ; read2           ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                   ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                           ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 337.95 MHz ; 250.0 MHz       ; read2                                                                                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 384.76 MHz ; 250.0 MHz       ; clock                                                                                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 657.46 MHz ; 500.0 MHz       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; read2                                                                                                                ; -1.959 ; -58.696       ;
; clock                                                                                                                ; -1.599 ; -13.999       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; -0.521 ; -2.462        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; read2                                                                                                                ; -2.166 ; -60.168       ;
; clock                                                                                                                ; -0.544 ; -0.993        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.347  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                                ; -1.618 ; -4.384        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; -1.022 ; -5.110        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                                ; -0.132 ; -0.132        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.306  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; read2                                                                                                                ; -3.000 ; -43.000       ;
; clock                                                                                                                ; -3.000 ; -27.566       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; -1.000 ; -8.000        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'read2'                                                                                                                                                                      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.959 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.926     ; 2.028      ;
; -1.940 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.926     ; 2.009      ;
; -1.935 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.943     ; 1.987      ;
; -1.933 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.961     ; 1.967      ;
; -1.882 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.926     ; 1.951      ;
; -1.877 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.963     ; 1.909      ;
; -1.873 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.961     ; 1.907      ;
; -1.857 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.963     ; 1.889      ;
; -1.852 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.961     ; 1.886      ;
; -1.829 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.961     ; 1.863      ;
; -1.814 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.961     ; 1.848      ;
; -1.809 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.926     ; 1.878      ;
; -1.808 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.926     ; 1.877      ;
; -1.799 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.926     ; 1.868      ;
; -1.794 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.926     ; 1.863      ;
; -1.782 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.943     ; 1.834      ;
; -1.776 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.943     ; 1.828      ;
; -1.765 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.941     ; 1.819      ;
; -1.763 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.926     ; 1.832      ;
; -1.712 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.941     ; 1.766      ;
; -1.710 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.085     ; 2.620      ;
; -1.703 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.954     ; 1.744      ;
; -1.677 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.088     ; 2.584      ;
; -1.677 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.936     ; 1.736      ;
; -1.673 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.941     ; 1.727      ;
; -1.663 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.943     ; 1.715      ;
; -1.656 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.961     ; 1.690      ;
; -1.652 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.068     ; 2.579      ;
; -1.652 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.919     ; 1.728      ;
; -1.650 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.055     ; 2.590      ;
; -1.650 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.943     ; 1.702      ;
; -1.637 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.088     ; 2.544      ;
; -1.606 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.123     ; 2.478      ;
; -1.600 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.123     ; 2.472      ;
; -1.595 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.953     ; 1.637      ;
; -1.571 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.123     ; 2.443      ;
; -1.565 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.068     ; 2.492      ;
; -1.558 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.086     ; 2.467      ;
; -1.550 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.123     ; 2.422      ;
; -1.549 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.067     ; 2.477      ;
; -1.546 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.918     ; 1.623      ;
; -1.539 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.121     ; 2.413      ;
; -1.533 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.472      ;
; -1.533 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.088     ; 2.440      ;
; -1.531 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.086     ; 2.440      ;
; -1.530 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.068     ; 2.457      ;
; -1.526 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.067     ; 2.454      ;
; -1.521 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.460      ;
; -1.517 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.084     ; 2.428      ;
; -1.514 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.919     ; 1.590      ;
; -1.505 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.121     ; 2.379      ;
; -1.504 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.919     ; 1.580      ;
; -1.493 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.432      ;
; -1.488 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.086     ; 2.397      ;
; -1.484 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.069     ; 2.410      ;
; -1.472 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.121     ; 2.346      ;
; -1.466 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.405      ;
; -1.466 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.405      ;
; -1.464 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.142     ; 2.317      ;
; -1.460 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.955     ; 1.500      ;
; -1.452 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.142     ; 2.305      ;
; -1.439 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.953     ; 1.481      ;
; -1.438 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.377      ;
; -1.431 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.086     ; 2.340      ;
; -1.429 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.084     ; 2.340      ;
; -1.423 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.935     ; 1.483      ;
; -1.418 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.955     ; 1.458      ;
; -1.404 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.122     ; 2.277      ;
; -1.399 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.123     ; 2.271      ;
; -1.398 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.068     ; 2.325      ;
; -1.392 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.140     ; 2.247      ;
; -1.391 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.918     ; 1.468      ;
; -1.390 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.954     ; 1.431      ;
; -1.387 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.326      ;
; -1.385 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.055     ; 2.325      ;
; -1.383 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.086     ; 2.292      ;
; -1.377 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.316      ;
; -1.377 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.935     ; 1.437      ;
; -1.372 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.055     ; 2.312      ;
; -1.371 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.083     ; 2.283      ;
; -1.370 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.918     ; 1.447      ;
; -1.369 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.954     ; 1.410      ;
; -1.369 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.935     ; 1.429      ;
; -1.362 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.301      ;
; -1.361 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.086     ; 2.270      ;
; -1.360 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.299      ;
; -1.357 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.122     ; 2.230      ;
; -1.355 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.294      ;
; -1.355 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.294      ;
; -1.353 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.919     ; 1.429      ;
; -1.350 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.918     ; 1.427      ;
; -1.346 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.285      ;
; -1.341 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.140     ; 2.196      ;
; -1.339 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.085     ; 2.249      ;
; -1.332 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.934     ; 1.393      ;
; -1.330 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.055     ; 2.270      ;
; -1.327 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.056     ; 2.266      ;
; -1.324 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.068     ; 2.251      ;
; -1.323 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.140     ; 2.178      ;
; -1.316 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.083     ; 2.228      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.599 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.184     ; 2.353      ;
; -1.599 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.184     ; 2.353      ;
; -1.599 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.184     ; 2.353      ;
; -1.599 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.184     ; 2.353      ;
; -1.599 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.184     ; 2.353      ;
; -1.599 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.184     ; 2.353      ;
; -1.599 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.184     ; 2.353      ;
; -1.599 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.184     ; 2.353      ;
; -0.424 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; clock                                                                                                                ; clock       ; 1.000        ; -0.039     ; 1.380      ;
; -0.400 ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.163     ; 1.232      ;
; -0.383 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 1.000        ; -0.039     ; 1.339      ;
; 0.011  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.156      ; 3.155      ;
; 0.041  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.156      ; 3.125      ;
; 0.064  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 1.000        ; -0.057     ; 0.874      ;
; 0.072  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 1.000        ; -0.034     ; 0.889      ;
; 0.073  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.156      ; 3.093      ;
; 0.074  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.034     ; 0.887      ;
; 0.109  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.450      ; 2.006      ;
; 0.111  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.156      ; 3.055      ;
; 0.152  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 2.156      ; 3.014      ;
; 0.202  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.923      ; 2.386      ;
; 0.481  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.450      ; 2.134      ;
; 0.536  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.450      ; 1.579      ;
; 0.697  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.923      ; 2.391      ;
; 1.034  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.450      ; 1.581      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.521 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.460      ;
; -0.467 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 1.423      ;
; -0.457 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.396      ;
; -0.422 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.361      ;
; -0.421 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.360      ;
; -0.414 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.353      ;
; -0.403 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.342      ;
; -0.378 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 1.334      ;
; -0.357 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.296      ;
; -0.351 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.290      ;
; -0.325 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.039     ; 1.281      ;
; -0.318 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.257      ;
; -0.314 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.253      ;
; 0.004  ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 0.957      ;
; 0.015  ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 0.946      ;
; 0.031  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 0.908      ;
; 0.037  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 0.902      ;
; 0.046  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 0.893      ;
; 0.047  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 0.892      ;
; 0.283  ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.034     ; 0.678      ;
; 0.300  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 0.639      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'read2'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                     ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.166 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.638      ;
; -2.146 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.657      ;
; -2.145 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.658      ;
; -2.140 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.664      ;
; -2.112 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.691      ;
; -2.110 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.694      ;
; -2.035 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.769      ;
; -2.019 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.784      ;
; -2.018 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.793      ;
; -2.016 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.787      ;
; -2.011 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.792      ;
; -2.005 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.806      ;
; -2.003 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.800      ;
; -1.998 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.806      ;
; -1.993 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.818      ;
; -1.985 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.826      ;
; -1.981 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.830      ;
; -1.979 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.824      ;
; -1.976 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.828      ;
; -1.974 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.829      ;
; -1.972 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.839      ;
; -1.968 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.836      ;
; -1.962 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.849      ;
; -1.962 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.841      ;
; -1.943 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.868      ;
; -1.941 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.863      ;
; -1.909 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.902      ;
; -1.909 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.895      ;
; -1.905 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.906      ;
; -1.903 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; read2                                                                                                                ; read2       ; 0.000        ; 5.726      ; 3.967      ;
; -1.887 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.924      ;
; -1.886 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.918      ;
; -1.877 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.926      ;
; -1.868 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.943      ;
; -1.861 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.950      ;
; -1.857 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.629      ; 2.946      ;
; -1.850 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.961      ;
; -1.848 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.963      ;
; -1.846 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.965      ;
; -1.835 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.976      ;
; -1.833 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.978      ;
; -1.830 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.981      ;
; -1.828 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.983      ;
; -1.826 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 2.985      ;
; -1.814 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 2.990      ;
; -1.798 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 3.013      ;
; -1.782 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; read2                                                                                                                ; read2       ; 0.000        ; 5.734      ; 4.096      ;
; -1.780 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; read2                                                                                                                ; read2       ; 0.000        ; 5.726      ; 4.090      ;
; -1.776 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; read2                                                                                                                ; read2       ; 0.000        ; 5.726      ; 4.094      ;
; -1.773 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; read2                                                                                                                ; read2       ; 0.000        ; 5.727      ; 4.098      ;
; -1.759 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; read2                                                                                                                ; read2       ; 0.000        ; 5.727      ; 4.112      ;
; -1.751 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; read2                                                                                                                ; read2       ; 0.000        ; 5.734      ; 4.127      ;
; -1.745 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; read2                                                                                                                ; read2       ; 0.000        ; 5.734      ; 4.133      ;
; -1.736 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 3.075      ;
; -1.712 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.630      ; 3.092      ;
; -1.711 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 4.637      ; 3.100      ;
; -1.666 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; read2                                                                                                                ; read2       ; 0.000        ; 5.727      ; 4.205      ;
; -1.661 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; read2                                                                                                                ; read2       ; 0.000        ; 5.734      ; 4.217      ;
; -1.648 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; read2                                                                                                                ; read2       ; 0.000        ; 5.734      ; 4.230      ;
; -1.637 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; read2                                                                                                                ; read2       ; 0.000        ; 5.727      ; 4.234      ;
; -1.577 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; read2                                                                                                                ; read2       ; 0.000        ; 5.726      ; 4.293      ;
; -1.518 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; read2                                                                                                                ; read2       ; 0.000        ; 5.734      ; 4.360      ;
; -1.516 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; read2                                                                                                                ; read2       ; 0.000        ; 5.734      ; 4.362      ;
; -1.452 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; read2                                                                                                                ; read2       ; 0.000        ; 5.734      ; 4.426      ;
; -1.353 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.799      ; 2.620      ;
; -1.313 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.779      ; 2.640      ;
; -1.312 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.799      ; 2.661      ;
; -1.288 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.683      ;
; -1.288 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.779      ; 2.665      ;
; -1.281 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.690      ;
; -1.280 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.691      ;
; -1.275 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.799      ; 2.698      ;
; -1.260 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; read2                                                                                                                ; read2       ; -0.500       ; 5.726      ; 4.130      ;
; -1.246 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.725      ;
; -1.237 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.799      ; 2.736      ;
; -1.203 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.799      ; 2.770      ;
; -1.200 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.816      ; 2.790      ;
; -1.187 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.816      ; 2.803      ;
; -1.182 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.779      ; 2.771      ;
; -1.182 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.789      ;
; -1.179 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.792      ;
; -1.178 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.799      ; 2.795      ;
; -1.172 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.816      ; 2.818      ;
; -1.169 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.802      ;
; -1.166 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.816      ; 2.824      ;
; -1.163 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.816      ; 2.827      ;
; -1.161 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.779      ; 2.792      ;
; -1.155 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.799      ; 2.818      ;
; -1.154 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.817      ;
; -1.151 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.816      ; 2.839      ;
; -1.148 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.779      ; 2.805      ;
; -1.145 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.779      ; 2.808      ;
; -1.145 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.826      ;
; -1.140 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.816      ; 2.850      ;
; -1.139 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.780      ; 2.815      ;
; -1.132 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.778      ; 2.820      ;
; -1.130 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.841      ;
; -1.126 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.779      ; 2.827      ;
; -1.126 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.797      ; 2.845      ;
; -1.124 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 3.816      ; 2.866      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.544 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.497      ; 1.307      ;
; -0.167 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.990      ; 2.177      ;
; -0.161 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.407      ; 2.445      ;
; -0.121 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.497      ; 1.730      ;
; -0.035 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.407      ; 2.571      ;
; -0.031 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.407      ; 2.575      ;
; 0.022  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.497      ; 1.373      ;
; 0.047  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.407      ; 2.653      ;
; 0.231  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 2.407      ; 2.837      ;
; 0.357  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.497      ; 1.708      ;
; 0.358  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.990      ; 2.202      ;
; 0.514  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 0.000        ; 0.057      ; 0.715      ;
; 0.522  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; 0.034      ; 0.700      ;
; 0.650  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 0.000        ; 0.034      ; 0.828      ;
; 0.762  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 0.000        ; 0.039      ; 0.945      ;
; 0.836  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; -0.032     ; 0.948      ;
; 0.942  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; clock                                                                                                                ; clock       ; 0.000        ; 0.039      ; 1.125      ;
; 1.993  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.125      ; 2.260      ;
; 1.993  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.125      ; 2.260      ;
; 1.993  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.125      ; 2.260      ;
; 1.993  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.125      ; 2.260      ;
; 1.993  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.125      ; 2.260      ;
; 1.993  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.125      ; 2.260      ;
; 1.993  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.125      ; 2.260      ;
; 1.993  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.125      ; 2.260      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.347 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.547      ;
; 0.399 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.577      ;
; 0.520 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.720      ;
; 0.521 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.721      ;
; 0.523 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.723      ;
; 0.534 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.734      ;
; 0.584 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.762      ;
; 0.585 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.763      ;
; 0.765 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.965      ;
; 0.766 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.966      ;
; 0.768 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.968      ;
; 0.772 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.972      ;
; 0.775 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.975      ;
; 0.779 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.979      ;
; 0.812 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.039      ; 0.995      ;
; 0.819 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.039      ; 1.002      ;
; 0.824 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.039      ; 1.007      ;
; 0.855 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.055      ;
; 0.862 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.062      ;
; 0.864 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.064      ;
; 0.871 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.071      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.618 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.039     ; 2.574      ;
; -1.613 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 1.000        ; -0.034     ; 2.574      ;
; -1.533 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.039     ; 2.489      ;
; -1.533 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 1.000        ; -0.039     ; 2.489      ;
; -1.153 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 1.000        ; 0.426      ; 2.574      ;
; -1.068 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 1.000        ; 0.426      ; 2.489      ;
; -0.252 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.450      ; 2.367      ;
; -0.252 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.450      ; 2.367      ;
; 0.221  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.923      ; 2.367      ;
; 0.310  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.450      ; 2.305      ;
; 0.310  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.450      ; 2.305      ;
; 0.783  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.923      ; 2.305      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.022 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.961      ;
; -1.022 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.961      ;
; -1.022 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.961      ;
; -1.022 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.961      ;
; -1.022 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.961      ;
; -0.906 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.845      ;
; -0.906 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.845      ;
; -0.906 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.845      ;
; -0.906 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.845      ;
; -0.906 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.845      ;
; -0.843 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.782      ;
; -0.843 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.782      ;
; -0.843 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.782      ;
; -0.843 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.782      ;
; -0.843 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.782      ;
; -0.751 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.690      ;
; -0.751 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.690      ;
; -0.751 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.690      ;
; -0.751 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.690      ;
; -0.751 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.690      ;
; -0.694 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.633      ;
; -0.694 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.633      ;
; -0.694 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.633      ;
; -0.694 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.633      ;
; -0.694 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.056     ; 1.633      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.132 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.990      ; 2.212      ;
; 0.361  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.497      ; 2.212      ;
; 0.361  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.497      ; 2.212      ;
; 0.425  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.990      ; 2.269      ;
; 0.918  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.497      ; 2.269      ;
; 0.918  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.497      ; 2.269      ;
; 1.610  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 0.000        ; 0.540      ; 2.294      ;
; 1.724  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 0.000        ; 0.540      ; 2.408      ;
; 2.111  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; 0.039      ; 2.294      ;
; 2.111  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 0.000        ; 0.039      ; 2.294      ;
; 2.225  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; 0.039      ; 2.408      ;
; 2.230  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 0.000        ; 0.034      ; 2.408      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.306 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.506      ;
; 1.306 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.506      ;
; 1.306 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.506      ;
; 1.306 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.506      ;
; 1.306 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.506      ;
; 1.337 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.537      ;
; 1.337 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.537      ;
; 1.337 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.537      ;
; 1.337 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.537      ;
; 1.337 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.537      ;
; 1.451 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.651      ;
; 1.451 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.651      ;
; 1.451 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.651      ;
; 1.451 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.651      ;
; 1.451 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.651      ;
; 1.530 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.730      ;
; 1.530 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.730      ;
; 1.530 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.730      ;
; 1.530 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.730      ;
; 1.530 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.730      ;
; 1.664 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.864      ;
; 1.664 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.864      ;
; 1.664 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.864      ;
; 1.664 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.864      ;
; 1.664 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.864      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'read2'                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; read2 ; Rise       ; read2                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                      ;
; 0.042  ; 0.226        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                      ;
; 0.042  ; 0.226        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                      ;
; 0.042  ; 0.226        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                      ;
; 0.042  ; 0.226        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                      ;
; 0.042  ; 0.226        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                      ;
; 0.042  ; 0.226        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                      ;
; 0.042  ; 0.226        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                      ;
; 0.042  ; 0.226        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                      ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                      ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                      ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                      ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                      ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                      ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                      ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                      ;
; 0.044  ; 0.228        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                      ;
; 0.072  ; 0.256        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                      ;
; 0.072  ; 0.256        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                      ;
; 0.072  ; 0.256        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                      ;
; 0.072  ; 0.256        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                      ;
; 0.072  ; 0.256        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                      ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                      ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                      ;
; 0.073  ; 0.257        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                      ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                      ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                      ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                      ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                      ;
; 0.078  ; 0.262        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                      ;
; 0.079  ; 0.263        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                      ;
; 0.079  ; 0.263        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                      ;
; 0.079  ; 0.263        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                      ;
; 0.083  ; 0.267        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                      ;
; 0.083  ; 0.267        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                      ;
; 0.083  ; 0.267        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                      ;
; 0.083  ; 0.267        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                      ;
; 0.083  ; 0.267        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                      ;
; 0.083  ; 0.267        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                      ;
; 0.083  ; 0.267        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                      ;
; 0.083  ; 0.267        ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                      ;
; 0.202  ; 0.202        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[0]|clk                                        ;
; 0.202  ; 0.202        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[1]|clk                                        ;
; 0.202  ; 0.202        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[2]|clk                                        ;
; 0.202  ; 0.202        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[3]|clk                                        ;
; 0.202  ; 0.202        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[4]|clk                                        ;
; 0.202  ; 0.202        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[5]|clk                                        ;
; 0.202  ; 0.202        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[6]|clk                                        ;
; 0.202  ; 0.202        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[7]|clk                                        ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[0]|clk                                        ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[1]|clk                                        ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[2]|clk                                        ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[3]|clk                                        ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[4]|clk                                        ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[5]|clk                                        ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[6]|clk                                        ;
; 0.204  ; 0.204        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[7]|clk                                        ;
; 0.218  ; 0.218        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst11|lpm_decode_component|auto_generated|w_anode48w[3]~clkctrl|inclk[0] ;
; 0.218  ; 0.218        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst11|lpm_decode_component|auto_generated|w_anode48w[3]~clkctrl|outclk   ;
; 0.221  ; 0.221        ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst11|lpm_decode_component|auto_generated|w_anode38w[3]~clkctrl|inclk[0] ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                                                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ;
; 0.028  ; 0.258        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.032  ; 0.262        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ;
; 0.032  ; 0.262        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ;
; 0.032  ; 0.262        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ;
; 0.032  ; 0.262        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ;
; 0.032  ; 0.262        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ;
; 0.032  ; 0.262        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ;
; 0.032  ; 0.262        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ;
; 0.032  ; 0.262        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ;
; 0.088  ; 0.304        ; 0.216          ; High Pulse Width ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ;
; 0.133  ; 0.349        ; 0.216          ; High Pulse Width ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ;
; 0.285  ; 0.285        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4|datad                                                                                                         ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                   ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.308  ; 0.308        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4|combout                                                                                                       ;
; 0.310  ; 0.310        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4~clkctrl|inclk[0]                                                                                              ;
; 0.310  ; 0.310        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4~clkctrl|outclk                                                                                                ;
; 0.324  ; 0.324        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                         ;
; 0.324  ; 0.324        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                         ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                   ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                         ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                                                  ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                                                    ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                                                      ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ;
; 0.435  ; 0.651        ; 0.216          ; High Pulse Width ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ;
; 0.435  ; 0.651        ; 0.216          ; High Pulse Width ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ;
; 0.467  ; 0.651        ; 0.184          ; Low Pulse Width  ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                                                                                  ;
; 0.505  ; 0.735        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ;
; 0.505  ; 0.735        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ;
; 0.505  ; 0.735        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ;
; 0.505  ; 0.735        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ;
; 0.505  ; 0.735        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ;
; 0.505  ; 0.735        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ;
; 0.505  ; 0.735        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ;
; 0.505  ; 0.735        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ;
; 0.509  ; 0.739        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.511  ; 0.695        ; 0.184          ; Low Pulse Width  ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                                                    ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                                                      ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                                                                                  ;
; 0.665  ; 0.665        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                   ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                         ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                         ;
; 0.675  ; 0.675        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                         ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4~clkctrl|inclk[0]                                                                                              ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4~clkctrl|outclk                                                                                                ;
; 0.691  ; 0.691        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4|combout                                                                                                       ;
; 0.705  ; 0.705        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.709  ; 0.709        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                   ;
; 0.714  ; 0.714        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4|datad                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ;
; 0.291  ; 0.475        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ;
; 0.298  ; 0.514        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ;
; 0.301  ; 0.485        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ;
; 0.308  ; 0.524        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                             ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                 ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                           ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                                  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                                  ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                           ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                                  ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                                    ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                 ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                 ;
; 0.556  ; 0.556        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 1.419 ; 1.626 ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.419 ; 1.626 ; Rise       ; clock           ;
;  address[1] ; clock      ; 1.046 ; 1.574 ; Rise       ; clock           ;
;  address[2] ; clock      ; 1.135 ; 1.396 ; Rise       ; clock           ;
;  address[3] ; clock      ; 0.993 ; 1.535 ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.472 ; 0.865 ; Rise       ; clock           ;
; read        ; read2      ; 1.102 ; 1.511 ; Rise       ; read2           ;
; read2       ; read2      ; 0.029 ; 0.290 ; Rise       ; read2           ;
; write       ; read2      ; 0.878 ; 1.252 ; Rise       ; read2           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.036  ; -0.296 ; Rise       ; clock           ;
;  address[0] ; clock      ; -0.468 ; -0.832 ; Rise       ; clock           ;
;  address[1] ; clock      ; -0.334 ; -0.671 ; Rise       ; clock           ;
;  address[2] ; clock      ; -0.336 ; -0.688 ; Rise       ; clock           ;
;  address[3] ; clock      ; -0.247 ; -0.554 ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.036  ; -0.296 ; Rise       ; clock           ;
; read        ; read2      ; 1.922  ; 1.566  ; Rise       ; read2           ;
; read2       ; read2      ; 1.903  ; 1.740  ; Rise       ; read2           ;
; write       ; read2      ; 1.019  ; 0.761  ; Rise       ; read2           ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; data[*]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.598  ; 7.615  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[0]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.704  ; 6.621  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[1]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.685  ; 6.648  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[2]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.806  ; 6.752  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[3]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.835  ; 6.696  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[4]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.598  ; 7.615  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[5]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.579  ; 6.539  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[6]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.960  ; 6.821  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[7]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.679  ; 6.638  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; resultAddress[*]  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.542  ; 6.503  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.852  ; 5.865  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.297  ; 6.230  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.113  ; 6.079  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.423  ; 6.366  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.542  ; 6.503  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; selection[*]      ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.714  ; 4.696  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[0]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.167  ; 4.167  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[1]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.170  ; 4.162  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[2]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.714  ; 4.696  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; data[*]           ; clock                                                                                                                ; 9.455  ; 9.486  ; Rise       ; clock                                                                                                                ;
;  data[0]          ; clock                                                                                                                ; 8.947  ; 8.863  ; Rise       ; clock                                                                                                                ;
;  data[1]          ; clock                                                                                                                ; 8.370  ; 8.300  ; Rise       ; clock                                                                                                                ;
;  data[2]          ; clock                                                                                                                ; 8.261  ; 8.195  ; Rise       ; clock                                                                                                                ;
;  data[3]          ; clock                                                                                                                ; 8.631  ; 8.541  ; Rise       ; clock                                                                                                                ;
;  data[4]          ; clock                                                                                                                ; 9.455  ; 9.486  ; Rise       ; clock                                                                                                                ;
;  data[5]          ; clock                                                                                                                ; 8.878  ; 8.760  ; Rise       ; clock                                                                                                                ;
;  data[6]          ; clock                                                                                                                ; 8.492  ; 8.421  ; Rise       ; clock                                                                                                                ;
;  data[7]          ; clock                                                                                                                ; 8.550  ; 8.426  ; Rise       ; clock                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 10.741 ; 10.842 ; Rise       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 10.037 ; 9.944  ; Rise       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 9.953  ; 9.890  ; Rise       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 9.871  ; 9.831  ; Rise       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 10.017 ; 9.892  ; Rise       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 10.741 ; 10.842 ; Rise       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 9.912  ; 9.928  ; Rise       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 10.137 ; 10.012 ; Rise       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 9.914  ; 9.875  ; Rise       ; read2                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 7.355  ; 7.084  ; Fall       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 7.355  ; 7.084  ; Fall       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 7.222  ; 6.906  ; Fall       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 7.186  ; 6.970  ; Fall       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 7.286  ; 6.913  ; Fall       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 7.282  ; 6.998  ; Fall       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 6.761  ; 6.372  ; Fall       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 6.271  ; 5.903  ; Fall       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 6.758  ; 6.345  ; Fall       ; read2                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; data[*]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.986 ; 5.920 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[0]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.373 ; 6.272 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[1]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.194 ; 6.129 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[2]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.156 ; 6.154 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[3]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.330 ; 6.229 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[4]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.995 ; 7.039 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[5]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.118 ; 6.074 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[6]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.466 ; 6.342 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[7]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.986 ; 5.920 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; resultAddress[*]  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.585 ; 5.568 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.644 ; 5.623 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.656 ; 5.623 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.585 ; 5.568 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.724 ; 5.700 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 5.996 ; 5.992 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; selection[*]      ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.073 ; 4.067 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[0]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.073 ; 4.072 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[1]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.075 ; 4.067 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[2]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.594 ; 4.576 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; data[*]           ; clock                                                                                                                ; 8.037 ; 7.972 ; Rise       ; clock                                                                                                                ;
;  data[0]          ; clock                                                                                                                ; 8.698 ; 8.617 ; Rise       ; clock                                                                                                                ;
;  data[1]          ; clock                                                                                                                ; 8.139 ; 8.071 ; Rise       ; clock                                                                                                                ;
;  data[2]          ; clock                                                                                                                ; 8.037 ; 7.972 ; Rise       ; clock                                                                                                                ;
;  data[3]          ; clock                                                                                                                ; 8.393 ; 8.306 ; Rise       ; clock                                                                                                                ;
;  data[4]          ; clock                                                                                                                ; 9.189 ; 9.211 ; Rise       ; clock                                                                                                                ;
;  data[5]          ; clock                                                                                                                ; 8.631 ; 8.519 ; Rise       ; clock                                                                                                                ;
;  data[6]          ; clock                                                                                                                ; 8.212 ; 8.135 ; Rise       ; clock                                                                                                                ;
;  data[7]          ; clock                                                                                                                ; 8.271 ; 8.163 ; Rise       ; clock                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 6.127 ; 5.769 ; Rise       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 7.133 ; 6.859 ; Rise       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 6.945 ; 6.629 ; Rise       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 6.911 ; 6.696 ; Rise       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 7.066 ; 6.692 ; Rise       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 7.150 ; 6.875 ; Rise       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 6.560 ; 6.172 ; Rise       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 6.127 ; 5.769 ; Rise       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 6.577 ; 6.192 ; Rise       ; read2                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 6.127 ; 5.769 ; Fall       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 7.133 ; 6.859 ; Fall       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 6.945 ; 6.629 ; Fall       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 6.911 ; 6.696 ; Fall       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 7.066 ; 6.692 ; Fall       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 7.150 ; 6.875 ; Fall       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 6.560 ; 6.172 ; Fall       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 6.127 ; 5.769 ; Fall       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 6.577 ; 6.192 ; Fall       ; read2                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; address[0] ; resultAddress[0] ; 6.295 ; 6.260 ; 6.644 ; 6.650 ;
; address[0] ; resultAddress[1] ; 6.757 ; 6.690 ; 6.930 ; 6.903 ;
; address[0] ; resultAddress[2] ; 6.441 ; 6.447 ; 6.810 ; 6.776 ;
; address[0] ; resultAddress[3] ; 6.767 ; 6.710 ; 6.940 ; 6.923 ;
; address[0] ; resultAddress[4] ; 6.818 ; 6.819 ; 7.187 ; 7.148 ;
; address[1] ; resultAddress[1] ; 6.150 ; 6.164 ; 6.571 ; 6.465 ;
; address[1] ; resultAddress[2] ; 6.195 ; 6.201 ; 6.758 ; 6.724 ;
; address[1] ; resultAddress[3] ; 6.521 ; 6.464 ; 6.888 ; 6.871 ;
; address[1] ; resultAddress[4] ; 6.572 ; 6.573 ; 7.135 ; 7.096 ;
; address[2] ; resultAddress[2] ; 6.040 ; 6.002 ; 6.374 ; 6.373 ;
; address[2] ; resultAddress[3] ; 6.661 ; 6.604 ; 6.832 ; 6.815 ;
; address[2] ; resultAddress[4] ; 6.712 ; 6.713 ; 7.079 ; 7.040 ;
; address[3] ; resultAddress[3] ; 6.260 ; 6.288 ; 6.662 ; 6.557 ;
; address[3] ; resultAddress[4] ; 6.676 ; 6.677 ; 7.218 ; 7.179 ;
; address[4] ; resultAddress[4] ; 6.155 ; 6.166 ; 6.548 ; 6.494 ;
; read       ; data[0]          ; 6.655 ; 6.657 ; 7.030 ; 7.030 ;
; read       ; data[1]          ; 6.600 ; 6.734 ; 7.106 ; 6.967 ;
; read       ; data[2]          ; 6.159 ; 6.460 ; 6.823 ; 6.541 ;
; read       ; data[3]          ; 6.404 ; 7.066 ; 7.417 ; 6.771 ;
; read       ; data[4]          ; 6.149 ; 7.976 ; 8.243 ; 6.531 ;
; read       ; data[5]          ; 6.414 ; 7.161 ; 7.504 ; 6.781 ;
; read       ; data[6]          ; 6.655 ; 6.870 ; 7.219 ; 7.040 ;
; read       ; data[7]          ; 6.404 ; 6.406 ; 6.784 ; 6.771 ;
+------------+------------------+-------+-------+-------+-------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; address[0] ; resultAddress[0] ; 6.113 ; 6.101 ; 6.487 ; 6.415 ;
; address[0] ; resultAddress[1] ; 6.364 ; 6.309 ; 6.675 ; 6.644 ;
; address[0] ; resultAddress[2] ; 6.108 ; 6.108 ; 6.513 ; 6.489 ;
; address[0] ; resultAddress[3] ; 6.373 ; 6.328 ; 6.684 ; 6.663 ;
; address[0] ; resultAddress[4] ; 6.469 ; 6.465 ; 6.874 ; 6.846 ;
; address[1] ; resultAddress[1] ; 5.992 ; 5.958 ; 6.357 ; 6.295 ;
; address[1] ; resultAddress[2] ; 5.978 ; 5.978 ; 6.374 ; 6.350 ;
; address[1] ; resultAddress[3] ; 6.243 ; 6.198 ; 6.545 ; 6.524 ;
; address[1] ; resultAddress[4] ; 6.339 ; 6.335 ; 6.735 ; 6.707 ;
; address[2] ; resultAddress[2] ; 5.844 ; 5.844 ; 6.199 ; 6.166 ;
; address[2] ; resultAddress[3] ; 6.271 ; 6.226 ; 6.580 ; 6.559 ;
; address[2] ; resultAddress[4] ; 6.367 ; 6.363 ; 6.770 ; 6.742 ;
; address[3] ; resultAddress[3] ; 6.101 ; 6.078 ; 6.437 ; 6.385 ;
; address[3] ; resultAddress[4] ; 6.439 ; 6.435 ; 6.816 ; 6.788 ;
; address[4] ; resultAddress[4] ; 5.965 ; 5.961 ; 6.328 ; 6.293 ;
; read       ; data[0]          ; 6.050 ; 6.050 ; 6.495 ; 6.404 ;
; read       ; data[1]          ; 5.996 ; 5.996 ; 6.434 ; 6.343 ;
; read       ; data[2]          ; 5.574 ; 5.574 ; 6.025 ; 5.934 ;
; read       ; data[3]          ; 5.808 ; 5.808 ; 6.245 ; 6.154 ;
; read       ; data[4]          ; 5.564 ; 5.564 ; 6.015 ; 5.924 ;
; read       ; data[5]          ; 5.818 ; 5.818 ; 6.255 ; 6.164 ;
; read       ; data[6]          ; 6.050 ; 6.050 ; 6.505 ; 6.414 ;
; read       ; data[7]          ; 5.808 ; 5.808 ; 6.245 ; 6.154 ;
+------------+------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; read2      ; 5.395 ; 5.397 ; Rise       ; read2           ;
;  data[0]  ; read2      ; 5.901 ; 5.903 ; Rise       ; read2           ;
;  data[1]  ; read2      ; 5.846 ; 5.848 ; Rise       ; read2           ;
;  data[2]  ; read2      ; 5.405 ; 5.407 ; Rise       ; read2           ;
;  data[3]  ; read2      ; 5.650 ; 5.652 ; Rise       ; read2           ;
;  data[4]  ; read2      ; 5.395 ; 5.397 ; Rise       ; read2           ;
;  data[5]  ; read2      ; 5.660 ; 5.662 ; Rise       ; read2           ;
;  data[6]  ; read2      ; 5.901 ; 5.903 ; Rise       ; read2           ;
;  data[7]  ; read2      ; 5.650 ; 5.652 ; Rise       ; read2           ;
; data[*]   ; read2      ; 5.395 ; 5.397 ; Fall       ; read2           ;
;  data[0]  ; read2      ; 5.901 ; 5.903 ; Fall       ; read2           ;
;  data[1]  ; read2      ; 5.846 ; 5.848 ; Fall       ; read2           ;
;  data[2]  ; read2      ; 5.405 ; 5.407 ; Fall       ; read2           ;
;  data[3]  ; read2      ; 5.650 ; 5.652 ; Fall       ; read2           ;
;  data[4]  ; read2      ; 5.395 ; 5.397 ; Fall       ; read2           ;
;  data[5]  ; read2      ; 5.660 ; 5.662 ; Fall       ; read2           ;
;  data[6]  ; read2      ; 5.901 ; 5.903 ; Fall       ; read2           ;
;  data[7]  ; read2      ; 5.650 ; 5.652 ; Fall       ; read2           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; read2      ; 4.899 ; 4.899 ; Rise       ; read2           ;
;  data[0]  ; read2      ; 5.385 ; 5.385 ; Rise       ; read2           ;
;  data[1]  ; read2      ; 5.331 ; 5.331 ; Rise       ; read2           ;
;  data[2]  ; read2      ; 4.909 ; 4.909 ; Rise       ; read2           ;
;  data[3]  ; read2      ; 5.143 ; 5.143 ; Rise       ; read2           ;
;  data[4]  ; read2      ; 4.899 ; 4.899 ; Rise       ; read2           ;
;  data[5]  ; read2      ; 5.153 ; 5.153 ; Rise       ; read2           ;
;  data[6]  ; read2      ; 5.385 ; 5.385 ; Rise       ; read2           ;
;  data[7]  ; read2      ; 5.143 ; 5.143 ; Rise       ; read2           ;
; data[*]   ; read2      ; 4.899 ; 4.899 ; Fall       ; read2           ;
;  data[0]  ; read2      ; 5.385 ; 5.385 ; Fall       ; read2           ;
;  data[1]  ; read2      ; 5.331 ; 5.331 ; Fall       ; read2           ;
;  data[2]  ; read2      ; 4.909 ; 4.909 ; Fall       ; read2           ;
;  data[3]  ; read2      ; 5.143 ; 5.143 ; Fall       ; read2           ;
;  data[4]  ; read2      ; 4.899 ; 4.899 ; Fall       ; read2           ;
;  data[5]  ; read2      ; 5.153 ; 5.153 ; Fall       ; read2           ;
;  data[6]  ; read2      ; 5.385 ; 5.385 ; Fall       ; read2           ;
;  data[7]  ; read2      ; 5.143 ; 5.143 ; Fall       ; read2           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; data[*]   ; read2      ; 5.757     ; 5.757     ; Rise       ; read2           ;
;  data[0]  ; read2      ; 6.256     ; 6.256     ; Rise       ; read2           ;
;  data[1]  ; read2      ; 6.193     ; 6.193     ; Rise       ; read2           ;
;  data[2]  ; read2      ; 5.767     ; 5.767     ; Rise       ; read2           ;
;  data[3]  ; read2      ; 5.997     ; 5.997     ; Rise       ; read2           ;
;  data[4]  ; read2      ; 5.757     ; 5.757     ; Rise       ; read2           ;
;  data[5]  ; read2      ; 6.007     ; 6.007     ; Rise       ; read2           ;
;  data[6]  ; read2      ; 6.266     ; 6.266     ; Rise       ; read2           ;
;  data[7]  ; read2      ; 5.997     ; 5.997     ; Rise       ; read2           ;
; data[*]   ; read2      ; 5.757     ; 5.757     ; Fall       ; read2           ;
;  data[0]  ; read2      ; 6.256     ; 6.256     ; Fall       ; read2           ;
;  data[1]  ; read2      ; 6.193     ; 6.193     ; Fall       ; read2           ;
;  data[2]  ; read2      ; 5.767     ; 5.767     ; Fall       ; read2           ;
;  data[3]  ; read2      ; 5.997     ; 5.997     ; Fall       ; read2           ;
;  data[4]  ; read2      ; 5.757     ; 5.757     ; Fall       ; read2           ;
;  data[5]  ; read2      ; 6.007     ; 6.007     ; Fall       ; read2           ;
;  data[6]  ; read2      ; 6.266     ; 6.266     ; Fall       ; read2           ;
;  data[7]  ; read2      ; 5.997     ; 5.997     ; Fall       ; read2           ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; data[*]   ; read2      ; 5.249     ; 5.340     ; Rise       ; read2           ;
;  data[0]  ; read2      ; 5.729     ; 5.820     ; Rise       ; read2           ;
;  data[1]  ; read2      ; 5.668     ; 5.759     ; Rise       ; read2           ;
;  data[2]  ; read2      ; 5.259     ; 5.350     ; Rise       ; read2           ;
;  data[3]  ; read2      ; 5.479     ; 5.570     ; Rise       ; read2           ;
;  data[4]  ; read2      ; 5.249     ; 5.340     ; Rise       ; read2           ;
;  data[5]  ; read2      ; 5.489     ; 5.580     ; Rise       ; read2           ;
;  data[6]  ; read2      ; 5.739     ; 5.830     ; Rise       ; read2           ;
;  data[7]  ; read2      ; 5.479     ; 5.570     ; Rise       ; read2           ;
; data[*]   ; read2      ; 5.249     ; 5.340     ; Fall       ; read2           ;
;  data[0]  ; read2      ; 5.729     ; 5.820     ; Fall       ; read2           ;
;  data[1]  ; read2      ; 5.668     ; 5.759     ; Fall       ; read2           ;
;  data[2]  ; read2      ; 5.259     ; 5.350     ; Fall       ; read2           ;
;  data[3]  ; read2      ; 5.479     ; 5.570     ; Fall       ; read2           ;
;  data[4]  ; read2      ; 5.249     ; 5.340     ; Fall       ; read2           ;
;  data[5]  ; read2      ; 5.489     ; 5.580     ; Fall       ; read2           ;
;  data[6]  ; read2      ; 5.739     ; 5.830     ; Fall       ; read2           ;
;  data[7]  ; read2      ; 5.479     ; 5.570     ; Fall       ; read2           ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; read2                                                                                                                ; -0.858 ; -21.766       ;
; clock                                                                                                                ; -0.397 ; -3.176        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.039  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; read2                                                                                                                ; -1.494 ; -42.158       ;
; clock                                                                                                                ; -0.334 ; -0.731        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.204  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                                ; -0.692 ; -1.735        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; -0.273 ; -1.365        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clock                                                                                                                ; -0.050 ; -0.050        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.803  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; read2                                                                                                                ; -3.000 ; -60.922       ;
; clock                                                                                                                ; -3.000 ; -19.162       ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; -1.000 ; -8.000        ;
+----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'read2'                                                                                                                                                                      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.858 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.604     ; 1.241      ;
; -0.853 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.600     ; 1.240      ;
; -0.851 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.617     ; 1.221      ;
; -0.836 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.600     ; 1.223      ;
; -0.822 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.600     ; 1.209      ;
; -0.809 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.619     ; 1.177      ;
; -0.799 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.617     ; 1.169      ;
; -0.793 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.617     ; 1.163      ;
; -0.788 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.619     ; 1.156      ;
; -0.771 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.617     ; 1.141      ;
; -0.765 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.617     ; 1.135      ;
; -0.764 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.600     ; 1.151      ;
; -0.762 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.600     ; 1.149      ;
; -0.762 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.604     ; 1.145      ;
; -0.752 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.600     ; 1.139      ;
; -0.752 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.602     ; 1.137      ;
; -0.748 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.600     ; 1.135      ;
; -0.736 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.604     ; 1.119      ;
; -0.733 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.600     ; 1.120      ;
; -0.704 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.602     ; 1.089      ;
; -0.700 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.063     ; 1.624      ;
; -0.691 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.051     ; 1.627      ;
; -0.690 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.594     ; 1.083      ;
; -0.683 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.607     ; 1.063      ;
; -0.681 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.602     ; 1.066      ;
; -0.674 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.063     ; 1.598      ;
; -0.671 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.604     ; 1.054      ;
; -0.669 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.617     ; 1.039      ;
; -0.656 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.036     ; 1.607      ;
; -0.656 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.604     ; 1.039      ;
; -0.655 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.047     ; 1.595      ;
; -0.654 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.590     ; 1.051      ;
; -0.639 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.605     ; 1.021      ;
; -0.621 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.080     ; 1.528      ;
; -0.616 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.080     ; 1.523      ;
; -0.615 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.046     ; 1.556      ;
; -0.615 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.080     ; 1.522      ;
; -0.613 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.563      ;
; -0.612 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.562      ;
; -0.612 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.080     ; 1.519      ;
; -0.598 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.078     ; 1.507      ;
; -0.596 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.063     ; 1.520      ;
; -0.595 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.046     ; 1.536      ;
; -0.593 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.050     ; 1.530      ;
; -0.590 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.061     ; 1.516      ;
; -0.588 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.588     ; 0.987      ;
; -0.587 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.537      ;
; -0.578 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.047     ; 1.518      ;
; -0.577 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.527      ;
; -0.576 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.061     ; 1.502      ;
; -0.575 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.590     ; 0.972      ;
; -0.571 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.521      ;
; -0.569 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.061     ; 1.495      ;
; -0.564 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.048     ; 1.503      ;
; -0.563 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.590     ; 0.960      ;
; -0.551 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.047     ; 1.491      ;
; -0.549 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.607     ; 0.929      ;
; -0.546 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.496      ;
; -0.545 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.078     ; 1.454      ;
; -0.536 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.078     ; 1.445      ;
; -0.536 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.605     ; 0.918      ;
; -0.524 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.085     ; 1.426      ;
; -0.524 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.050     ; 1.461      ;
; -0.520 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.470      ;
; -0.510 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.607     ; 0.890      ;
; -0.507 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.080     ; 1.414      ;
; -0.504 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.085     ; 1.406      ;
; -0.504 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.588     ; 0.903      ;
; -0.502 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.592     ; 0.897      ;
; -0.497 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.607     ; 0.877      ;
; -0.496 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.070     ; 1.413      ;
; -0.496 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.592     ; 0.891      ;
; -0.494 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.061     ; 1.420      ;
; -0.491 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.441      ;
; -0.490 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.036     ; 1.441      ;
; -0.489 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.083     ; 1.393      ;
; -0.487 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.607     ; 0.867      ;
; -0.484 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.588     ; 0.883      ;
; -0.479 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.592     ; 0.874      ;
; -0.478 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.590     ; 0.875      ;
; -0.477 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.070     ; 1.394      ;
; -0.477 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.049     ; 1.415      ;
; -0.476 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.047     ; 1.416      ;
; -0.476 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.061     ; 1.402      ;
; -0.476 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.588     ; 0.875      ;
; -0.474 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.592     ; 0.869      ;
; -0.472 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.052     ; 1.407      ;
; -0.471 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.421      ;
; -0.467 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; read2        ; read2       ; 1.000        ; -0.036     ; 1.418      ;
; -0.462 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.036     ; 1.413      ;
; -0.461 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.051     ; 1.397      ;
; -0.460 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.410      ;
; -0.458 ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.047     ; 1.398      ;
; -0.451 ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.401      ;
; -0.450 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.400      ;
; -0.449 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.399      ;
; -0.445 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.395      ;
; -0.434 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; read2        ; read2       ; 1.000        ; -0.083     ; 1.338      ;
; -0.433 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; read2        ; read2       ; 1.000        ; -0.083     ; 1.337      ;
; -0.431 ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; read2        ; read2       ; 1.000        ; -0.037     ; 1.381      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.397 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.120     ; 1.232      ;
; -0.397 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.120     ; 1.232      ;
; -0.397 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.120     ; 1.232      ;
; -0.397 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.120     ; 1.232      ;
; -0.397 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.120     ; 1.232      ;
; -0.397 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.120     ; 1.232      ;
; -0.397 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.120     ; 1.232      ;
; -0.397 ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ; clock                                                                                                                ; clock       ; 1.000        ; -0.120     ; 1.232      ;
; 0.035  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.206     ; 0.746      ;
; 0.100  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; clock                                                                                                                ; clock       ; 1.000        ; -0.026     ; 0.861      ;
; 0.130  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 1.000        ; -0.026     ; 0.831      ;
; 0.169  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 0.854      ; 1.267      ;
; 0.245  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.308      ; 2.062      ;
; 0.269  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.196      ; 1.509      ;
; 0.291  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.308      ; 2.016      ;
; 0.302  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.308      ; 2.005      ;
; 0.339  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.308      ; 1.968      ;
; 0.366  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.308      ; 1.941      ;
; 0.408  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 1.000        ; -0.038     ; 0.541      ;
; 0.415  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 1.000        ; -0.022     ; 0.550      ;
; 0.417  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.024     ; 0.546      ;
; 0.446  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 0.854      ; 0.990      ;
; 0.648  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 0.854      ; 1.288      ;
; 0.856  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.196      ; 1.422      ;
; 0.985  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 0.854      ; 0.951      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.039 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.911      ;
; 0.085 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.023     ; 0.879      ;
; 0.086 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.864      ;
; 0.103 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.847      ;
; 0.106 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.844      ;
; 0.107 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.843      ;
; 0.119 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.831      ;
; 0.141 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.023     ; 0.823      ;
; 0.154 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.796      ;
; 0.156 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.794      ;
; 0.181 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.023     ; 0.783      ;
; 0.187 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.763      ;
; 0.188 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.762      ;
; 0.378 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.022     ; 0.587      ;
; 0.378 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.022     ; 0.587      ;
; 0.389 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.561      ;
; 0.392 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.558      ;
; 0.399 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.551      ;
; 0.400 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.550      ;
; 0.555 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.022     ; 0.410      ;
; 0.566 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 0.384      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'read2'                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                     ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.494 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.540      ;
; -1.479 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.553      ;
; -1.428 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.606      ;
; -1.419 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.613      ;
; -1.415 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.619      ;
; -1.407 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.627      ;
; -1.406 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.638      ;
; -1.405 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.639      ;
; -1.402 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.630      ;
; -1.400 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.632      ;
; -1.399 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.645      ;
; -1.397 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.635      ;
; -1.396 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.636      ;
; -1.390 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.642      ;
; -1.380 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.652      ;
; -1.378 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.656      ;
; -1.375 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.659      ;
; -1.360 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.674      ;
; -1.353 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.681      ;
; -1.349 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.685      ;
; -1.346 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.698      ;
; -1.345 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.699      ;
; -1.339 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.705      ;
; -1.336 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.696      ;
; -1.333 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.711      ;
; -1.333 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.711      ;
; -1.332 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.700      ;
; -1.331 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.713      ;
; -1.329 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.703      ;
; -1.328 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.716      ;
; -1.325 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.719      ;
; -1.322 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.722      ;
; -1.321 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.723      ;
; -1.319 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.725      ;
; -1.308 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.726      ;
; -1.301 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.743      ;
; -1.300 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.744      ;
; -1.299 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.745      ;
; -1.297 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.918      ; 1.735      ;
; -1.292 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.752      ;
; -1.287 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.757      ;
; -1.285 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.759      ;
; -1.281 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.753      ;
; -1.268 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; read2                                                                                                                ; read2       ; 0.000        ; 3.566      ; 2.382      ;
; -1.267 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.777      ;
; -1.264 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.780      ;
; -1.259 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.785      ;
; -1.244 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.920      ; 1.790      ;
; -1.217 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.930      ; 1.827      ;
; -1.202 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; read2                                                                                                                ; read2       ; 0.000        ; 3.578      ; 2.460      ;
; -1.198 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; read2                                                                                                                ; read2       ; 0.000        ; 3.566      ; 2.452      ;
; -1.198 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; read2                                                                                                                ; read2       ; 0.000        ; 3.566      ; 2.452      ;
; -1.186 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; read2                                                                                                                ; read2       ; 0.000        ; 3.578      ; 2.476      ;
; -1.180 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; read2                                                                                                                ; read2       ; 0.000        ; 3.578      ; 2.482      ;
; -1.164 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; read2                                                                                                                ; read2       ; 0.000        ; 3.568      ; 2.488      ;
; -1.155 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; read2                                                                                                                ; read2       ; 0.000        ; 3.568      ; 2.497      ;
; -1.096 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; read2                                                                                                                ; read2       ; 0.000        ; 3.578      ; 2.566      ;
; -1.087 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; read2                                                                                                                ; read2       ; 0.000        ; 3.568      ; 2.565      ;
; -1.084 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; read2                                                                                                                ; read2       ; 0.000        ; 3.578      ; 2.578      ;
; -1.072 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; read2                                                                                                                ; read2       ; 0.000        ; 3.568      ; 2.580      ;
; -1.054 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; read2                                                                                                                ; read2       ; 0.000        ; 3.566      ; 2.596      ;
; -0.993 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; read2                                                                                                                ; read2       ; 0.000        ; 3.578      ; 2.669      ;
; -0.993 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; read2                                                                                                                ; read2       ; 0.000        ; 3.578      ; 2.669      ;
; -0.973 ; read2                                                                                                                 ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; read2                                                                                                                ; read2       ; 0.000        ; 3.578      ; 2.689      ;
; -0.962 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.393      ; 1.545      ;
; -0.950 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.377      ; 1.541      ;
; -0.941 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.564      ;
; -0.908 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.393      ; 1.599      ;
; -0.896 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.393      ; 1.611      ;
; -0.884 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.377      ; 1.607      ;
; -0.881 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.624      ;
; -0.874 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.396      ; 1.636      ;
; -0.874 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.393      ; 1.633      ;
; -0.873 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.632      ;
; -0.873 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.396      ; 1.637      ;
; -0.872 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.377      ; 1.619      ;
; -0.871 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.634      ;
; -0.868 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.393      ; 1.639      ;
; -0.867 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.638      ;
; -0.866 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.639      ;
; -0.865 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.396      ; 1.645      ;
; -0.861 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.644      ;
; -0.846 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.393      ; 1.661      ;
; -0.845 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.660      ;
; -0.842 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.663      ;
; -0.842 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.393      ; 1.665      ;
; -0.842 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.663      ;
; -0.834 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.377      ; 1.657      ;
; -0.832 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.377      ; 1.659      ;
; -0.830 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.377      ; 1.661      ;
; -0.829 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.377      ; 1.662      ;
; -0.827 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.378      ; 1.665      ;
; -0.827 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.393      ; 1.680      ;
; -0.820 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.393      ; 1.687      ;
; -0.813 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.396      ; 1.697      ;
; -0.812 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.396      ; 1.698      ;
; -0.810 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.695      ;
; -0.806 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.377      ; 1.685      ;
; -0.806 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.391      ; 1.699      ;
; -0.805 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2       ; 0.000        ; 2.396      ; 1.705      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.334 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 0.885      ; 0.770      ;
; -0.163 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.241      ; 1.297      ;
; -0.149 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.473      ; 1.458      ;
; -0.085 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 0.885      ; 1.019      ;
; -0.081 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.473      ; 1.526      ;
; -0.060 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.473      ; 1.547      ;
; -0.034 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.473      ; 1.573      ;
; 0.126  ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]            ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.473      ; 1.733      ;
; 0.265  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.885      ; 0.869      ;
; 0.305  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 0.000        ; 0.038      ; 0.427      ;
; 0.311  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; 0.024      ; 0.419      ;
; 0.364  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 0.000        ; 0.022      ; 0.470      ;
; 0.381  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.241      ; 1.341      ;
; 0.454  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.885      ; 1.058      ;
; 0.458  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ; clock                                                                                                                ; clock       ; 0.000        ; 0.026      ; 0.568      ;
; 0.561  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ; clock                                                                                                                ; clock       ; 0.000        ; 0.026      ; 0.671      ;
; 0.609  ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; -0.119     ; 0.574      ;
; 0.976  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.085      ; 1.151      ;
; 0.976  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.085      ; 1.151      ;
; 0.976  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.085      ; 1.151      ;
; 0.976  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.085      ; 1.151      ;
; 0.976  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.085      ; 1.151      ;
; 0.976  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.085      ; 1.151      ;
; 0.976  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.085      ; 1.151      ;
; 0.976  ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ; clock                                                                                                                ; clock       ; 0.000        ; 0.085      ; 1.151      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.204 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.238 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.344      ;
; 0.310 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.319 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.356 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.462      ;
; 0.356 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.462      ;
; 0.459 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.468 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.471 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.471 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.502 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.023      ; 0.609      ;
; 0.504 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.023      ; 0.611      ;
; 0.505 ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.023      ; 0.612      ;
; 0.522 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.534 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.537 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.658      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.692 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.026     ; 1.653      ;
; -0.688 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 1.000        ; -0.022     ; 1.653      ;
; -0.649 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 1.000        ; -0.026     ; 1.610      ;
; -0.649 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 1.000        ; -0.026     ; 1.610      ;
; -0.355 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 1.000        ; 0.311      ; 1.653      ;
; -0.312 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 1.000        ; 0.311      ; 1.610      ;
; -0.105 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 0.854      ; 1.541      ;
; -0.105 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 0.854      ; 1.541      ;
; 0.237  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.500        ; 1.196      ; 1.541      ;
; 0.466  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 0.854      ; 1.470      ;
; 0.466  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 0.854      ; 1.470      ;
; 0.808  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 1.000        ; 1.196      ; 1.470      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.273 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.223      ;
; -0.273 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.223      ;
; -0.273 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.223      ;
; -0.273 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.223      ;
; -0.273 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.223      ;
; -0.190 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.140      ;
; -0.190 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.140      ;
; -0.190 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.140      ;
; -0.190 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.140      ;
; -0.190 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.140      ;
; -0.143 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.093      ;
; -0.086 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.036      ;
; -0.086 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.036      ;
; -0.086 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.036      ;
; -0.086 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.036      ;
; -0.086 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.036      ;
; -0.069 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.019      ;
; -0.069 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.019      ;
; -0.069 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.019      ;
; -0.069 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.019      ;
; -0.069 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.037     ; 1.019      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock                                                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.050 ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 1.241      ; 1.410      ;
; 0.306  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 0.885      ; 1.410      ;
; 0.306  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; 0.000        ; 0.885      ; 1.410      ;
; 0.514  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 1.241      ; 1.474      ;
; 0.870  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.885      ; 1.474      ;
; 0.870  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock       ; -0.500       ; 0.885      ; 1.474      ;
; 0.992  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 0.000        ; 0.387      ; 1.463      ;
; 1.080  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; clock       ; 0.000        ; 0.387      ; 1.551      ;
; 1.353  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; 0.026      ; 1.463      ;
; 1.353  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 0.000        ; 0.026      ; 1.463      ;
; 1.441  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ; clock                                                                                                                ; clock       ; 0.000        ; 0.026      ; 1.551      ;
; 1.445  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ; clock                                                                                                                ; clock       ; 0.000        ; 0.022      ; 1.551      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                         ; Latch Clock                                                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.803 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.924      ;
; 0.803 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.924      ;
; 0.823 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.944      ;
; 0.823 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.944      ;
; 0.823 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.944      ;
; 0.823 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.944      ;
; 0.823 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 0.944      ;
; 0.888 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.009      ;
; 0.888 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.009      ;
; 0.888 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.009      ;
; 0.888 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.009      ;
; 0.888 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.009      ;
; 0.936 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.057      ;
; 0.936 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.057      ;
; 0.936 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.057      ;
; 0.936 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.057      ;
; 0.936 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.057      ;
; 1.006 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.127      ;
; 1.006 ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4] ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.037      ; 1.127      ;
+-------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'read2'                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; read2 ; Rise       ; read2                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -0.347 ; -0.163       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -0.346 ; -0.162       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -0.346 ; -0.162       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -0.346 ; -0.162       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -0.346 ; -0.162       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.267 ; -0.083       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.267 ; -0.083       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -0.267 ; -0.083       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -0.267 ; -0.083       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -0.267 ; -0.083       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.266 ; -0.082       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -0.266 ; -0.082       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -0.266 ; -0.082       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -0.264 ; -0.080       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.264 ; -0.080       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -0.264 ; -0.080       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -0.264 ; -0.080       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -0.264 ; -0.080       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -0.264 ; -0.080       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -0.264 ; -0.080       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -0.264 ; -0.080       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                      ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[2]                      ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[4]                      ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[6]                      ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[7]                      ;
; -0.260 ; -0.076       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[1]                      ;
; -0.260 ; -0.076       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[3]                      ;
; -0.260 ; -0.076       ; 0.184          ; Low Pulse Width ; read2 ; Rise       ; Bufer:inst12|lpm_tff0:inst4|lpm_ff:lpm_ff_component|dffs[5]                      ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[0]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[1]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[2]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[3]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[4]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[5]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[6]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst5|lpm_ff_component|dffs[7]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[0]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[2]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[4]|clk                                        ;
; -0.167 ; -0.167       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[6]|clk                                        ;
; -0.166 ; -0.166       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[1]|clk                                        ;
; -0.166 ; -0.166       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[3]|clk                                        ;
; -0.166 ; -0.166       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[5]|clk                                        ;
; -0.166 ; -0.166       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst6|lpm_ff_component|dffs[7]|clk                                        ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst11|lpm_decode_component|auto_generated|w_anode38w[3]~clkctrl|inclk[0] ;
; -0.144 ; -0.144       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst11|lpm_decode_component|auto_generated|w_anode38w[3]~clkctrl|outclk   ;
; -0.143 ; -0.143       ; 0.000          ; Low Pulse Width ; read2 ; Rise       ; inst12|inst11|lpm_decode_component|auto_generated|w_anode48w[3]~clkctrl|inclk[0] ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ;
; -0.208 ; 0.022        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ;
; -0.207 ; 0.023        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ;
; -0.207 ; 0.023        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ;
; -0.207 ; 0.023        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ;
; -0.207 ; 0.023        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ;
; -0.207 ; 0.023        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ;
; -0.207 ; 0.023        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ;
; -0.207 ; 0.023        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ;
; -0.207 ; 0.023        ; 0.230          ; Low Pulse Width  ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ;
; -0.103 ; 0.113        ; 0.216          ; High Pulse Width ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ;
; -0.061 ; 0.155        ; 0.216          ; High Pulse Width ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ;
; -0.036 ; 0.148        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ;
; -0.036 ; 0.148        ; 0.184          ; Low Pulse Width  ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ;
; 0.034  ; 0.034        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4~clkctrl|inclk[0]                                                                                              ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4~clkctrl|outclk                                                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                   ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                         ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                                                                                  ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                                                    ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                                                      ;
; 0.143  ; 0.143        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                         ;
; 0.143  ; 0.143        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                         ;
; 0.153  ; 0.153        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4|datad                                                                                                         ;
; 0.157  ; 0.157        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst4|combout                                                                                                       ;
; 0.161  ; 0.161        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                                                                                  ;
; 0.635  ; 0.851        ; 0.216          ; High Pulse Width ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1]           ;
; 0.635  ; 0.851        ; 0.216          ; High Pulse Width ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2]           ;
; 0.658  ; 0.842        ; 0.184          ; Low Pulse Width  ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[1] ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; clock ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]           ;
; 0.703  ; 0.887        ; 0.184          ; Low Pulse Width  ; clock ; Fall       ; ROM:inst2|wave_deformator:inst|lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_vnh:auto_generated|counter_reg_bit[0] ;
; 0.744  ; 0.974        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[0]                                 ;
; 0.744  ; 0.974        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[1]                                 ;
; 0.744  ; 0.974        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[2]                                 ;
; 0.744  ; 0.974        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[3]                                 ;
; 0.744  ; 0.974        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[4]                                 ;
; 0.744  ; 0.974        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[5]                                 ;
; 0.744  ; 0.974        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[6]                                 ;
; 0.744  ; 0.974        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|q_a[7]                                 ;
; 0.746  ; 0.976        ; 0.230          ; High Pulse Width ; clock ; Rise       ; ROM:inst2|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_rr61:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.837  ; 0.837        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                   ;
; 0.840  ; 0.840        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4|combout                                                                                                       ;
; 0.845  ; 0.845        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4|datad                                                                                                         ;
; 0.856  ; 0.856        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                         ;
; 0.856  ; 0.856        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                         ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|inclk[0]                                                                                                    ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~inputclkctrl|outclk                                                                                                      ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                                                                                  ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                   ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                         ;
; 0.942  ; 0.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4~clkctrl|inclk[0]                                                                                              ;
; 0.942  ; 0.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst|inst4~clkctrl|outclk                                                                                                ;
; 0.964  ; 0.964        ; 0.000          ; High Pulse Width ; clock ; Rise       ; inst2|inst1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ;
; 0.256  ; 0.440        ; 0.184          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[1] ;
; 0.339  ; 0.555        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter2:inst10|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[2] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[0]   ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[1]   ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[2]   ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[3]   ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; address_maneger:inst|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_46i:auto_generated|counter_reg_bit[4]   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                 ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                                  ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                                    ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                             ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                                                  ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|combout                                           ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]|datad                                             ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|inclk[0]                                  ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~clkctrl|outclk                                    ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                               ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                               ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                               ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; Rise       ; inst|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+-------------+------------+--------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+-------+------------+-----------------+
; address[*]  ; clock      ; 1.034  ; 1.553 ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.034  ; 1.553 ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.829  ; 1.514 ; Rise       ; clock           ;
;  address[2] ; clock      ; 0.836  ; 1.353 ; Rise       ; clock           ;
;  address[3] ; clock      ; 0.757  ; 1.451 ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.456  ; 1.009 ; Rise       ; clock           ;
; read        ; read2      ; 0.730  ; 1.416 ; Rise       ; read2           ;
; read2       ; read2      ; -0.006 ; 0.550 ; Rise       ; read2           ;
; write       ; read2      ; 0.603  ; 1.240 ; Rise       ; read2           ;
+-------------+------------+--------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -0.029 ; -0.598 ; Rise       ; clock           ;
;  address[0] ; clock      ; -0.343 ; -0.930 ; Rise       ; clock           ;
;  address[1] ; clock      ; -0.236 ; -0.819 ; Rise       ; clock           ;
;  address[2] ; clock      ; -0.246 ; -0.825 ; Rise       ; clock           ;
;  address[3] ; clock      ; -0.190 ; -0.771 ; Rise       ; clock           ;
;  address[4] ; clock      ; -0.029 ; -0.598 ; Rise       ; clock           ;
; read        ; read2      ; 1.140  ; 0.558  ; Rise       ; read2           ;
; read2       ; read2      ; 1.268  ; 0.731  ; Rise       ; read2           ;
; write       ; read2      ; 0.641  ; 0.038  ; Rise       ; read2           ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                        ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; data[*]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.822 ; 4.951 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[0]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.112 ; 4.262 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[1]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.105 ; 4.250 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[2]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.188 ; 4.309 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[3]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.162 ; 4.283 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[4]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.822 ; 4.951 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[5]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.036 ; 4.182 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[6]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.259 ; 4.397 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[7]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.087 ; 4.251 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; resultAddress[*]  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.168 ; 4.222 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.695 ; 3.770 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.893 ; 3.948 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.849 ; 3.894 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.958 ; 4.002 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.168 ; 4.222 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; selection[*]      ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.900 ; 3.003 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[0]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.547 ; 2.645 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[1]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.537 ; 2.639 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[2]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.900 ; 3.003 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; data[*]           ; clock                                                                                                                ; 5.972 ; 6.151 ; Rise       ; clock                                                                                                                ;
;  data[0]          ; clock                                                                                                                ; 5.509 ; 5.697 ; Rise       ; clock                                                                                                                ;
;  data[1]          ; clock                                                                                                                ; 5.152 ; 5.295 ; Rise       ; clock                                                                                                                ;
;  data[2]          ; clock                                                                                                                ; 5.091 ; 5.236 ; Rise       ; clock                                                                                                                ;
;  data[3]          ; clock                                                                                                                ; 5.303 ; 5.473 ; Rise       ; clock                                                                                                                ;
;  data[4]          ; clock                                                                                                                ; 5.972 ; 6.151 ; Rise       ; clock                                                                                                                ;
;  data[5]          ; clock                                                                                                                ; 5.457 ; 5.659 ; Rise       ; clock                                                                                                                ;
;  data[6]          ; clock                                                                                                                ; 5.237 ; 5.385 ; Rise       ; clock                                                                                                                ;
;  data[7]          ; clock                                                                                                                ; 5.250 ; 5.386 ; Rise       ; clock                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 6.752 ; 6.943 ; Rise       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 6.169 ; 6.312 ; Rise       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 6.126 ; 6.258 ; Rise       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 6.079 ; 6.214 ; Rise       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 6.135 ; 6.270 ; Rise       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 6.752 ; 6.943 ; Rise       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 6.091 ; 6.275 ; Rise       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 6.225 ; 6.349 ; Rise       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 6.103 ; 6.254 ; Rise       ; read2                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 5.045 ; 4.592 ; Fall       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 4.927 ; 4.458 ; Fall       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 4.863 ; 4.360 ; Fall       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 4.837 ; 4.360 ; Fall       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 4.872 ; 4.373 ; Fall       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 5.045 ; 4.592 ; Fall       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 4.602 ; 4.089 ; Fall       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 4.299 ; 3.808 ; Fall       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 4.600 ; 4.080 ; Fall       ; read2                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; data[*]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.633 ; 3.725 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[0]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.815 ; 3.949 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[1]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.710 ; 3.836 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[2]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.753 ; 3.859 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[3]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.824 ; 3.922 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[4]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.415 ; 4.510 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[5]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.672 ; 3.799 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[6]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.861 ; 3.976 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[7]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.633 ; 3.725 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; resultAddress[*]  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.457 ; 3.515 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.505 ; 3.569 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.493 ; 3.560 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.457 ; 3.515 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.533 ; 3.588 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.729 ; 3.803 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; selection[*]      ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.482 ; 2.581 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[0]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.492 ; 2.587 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[1]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.482 ; 2.581 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[2]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.828 ; 2.928 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; data[*]           ; clock                                                                                                                ; 4.948 ; 5.088 ; Rise       ; clock                                                                                                                ;
;  data[0]          ; clock                                                                                                                ; 5.351 ; 5.532 ; Rise       ; clock                                                                                                                ;
;  data[1]          ; clock                                                                                                                ; 5.005 ; 5.143 ; Rise       ; clock                                                                                                                ;
;  data[2]          ; clock                                                                                                                ; 4.948 ; 5.088 ; Rise       ; clock                                                                                                                ;
;  data[3]          ; clock                                                                                                                ; 5.152 ; 5.317 ; Rise       ; clock                                                                                                                ;
;  data[4]          ; clock                                                                                                                ; 5.801 ; 5.973 ; Rise       ; clock                                                                                                                ;
;  data[5]          ; clock                                                                                                                ; 5.300 ; 5.496 ; Rise       ; clock                                                                                                                ;
;  data[6]          ; clock                                                                                                                ; 5.059 ; 5.200 ; Rise       ; clock                                                                                                                ;
;  data[7]          ; clock                                                                                                                ; 5.075 ; 5.214 ; Rise       ; clock                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 4.202 ; 3.716 ; Rise       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 4.781 ; 4.314 ; Rise       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 4.682 ; 4.184 ; Rise       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 4.659 ; 4.189 ; Rise       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 4.728 ; 4.232 ; Rise       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 4.955 ; 4.507 ; Rise       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 4.468 ; 3.958 ; Rise       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 4.202 ; 3.716 ; Rise       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 4.479 ; 3.970 ; Rise       ; read2                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 4.202 ; 3.716 ; Fall       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 4.781 ; 4.314 ; Fall       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 4.682 ; 4.184 ; Fall       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 4.659 ; 4.189 ; Fall       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 4.728 ; 4.232 ; Fall       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 4.955 ; 4.507 ; Fall       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 4.468 ; 3.958 ; Fall       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 4.202 ; 3.716 ; Fall       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 4.479 ; 3.970 ; Fall       ; read2                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; address[0] ; resultAddress[0] ; 3.999 ; 4.047 ; 4.582 ; 4.654 ;
; address[0] ; resultAddress[1] ; 4.262 ; 4.317 ; 4.736 ; 4.816 ;
; address[0] ; resultAddress[2] ; 4.093 ; 4.163 ; 4.677 ; 4.722 ;
; address[0] ; resultAddress[3] ; 4.274 ; 4.318 ; 4.748 ; 4.817 ;
; address[0] ; resultAddress[4] ; 4.333 ; 4.413 ; 4.917 ; 4.972 ;
; address[1] ; resultAddress[1] ; 3.880 ; 3.985 ; 4.507 ; 4.530 ;
; address[1] ; resultAddress[2] ; 3.928 ; 3.998 ; 4.638 ; 4.683 ;
; address[1] ; resultAddress[3] ; 4.109 ; 4.153 ; 4.709 ; 4.778 ;
; address[1] ; resultAddress[4] ; 4.168 ; 4.248 ; 4.878 ; 4.933 ;
; address[2] ; resultAddress[2] ; 3.834 ; 3.872 ; 4.409 ; 4.464 ;
; address[2] ; resultAddress[3] ; 4.199 ; 4.243 ; 4.672 ; 4.741 ;
; address[2] ; resultAddress[4] ; 4.258 ; 4.338 ; 4.841 ; 4.896 ;
; address[3] ; resultAddress[3] ; 3.943 ; 4.038 ; 4.579 ; 4.586 ;
; address[3] ; resultAddress[4] ; 4.220 ; 4.300 ; 4.939 ; 4.994 ;
; address[4] ; resultAddress[4] ; 3.915 ; 3.999 ; 4.515 ; 4.552 ;
; read       ; data[0]          ; 4.997 ; 4.993 ; 5.681 ; 5.681 ;
; read       ; data[1]          ; 4.948 ; 4.944 ; 5.625 ; 5.625 ;
; read       ; data[2]          ; 4.688 ; 4.684 ; 5.346 ; 5.346 ;
; read       ; data[3]          ; 4.835 ; 4.831 ; 5.510 ; 5.510 ;
; read       ; data[4]          ; 4.678 ; 5.165 ; 5.713 ; 5.336 ;
; read       ; data[5]          ; 4.845 ; 4.841 ; 5.520 ; 5.520 ;
; read       ; data[6]          ; 4.992 ; 4.988 ; 5.686 ; 5.686 ;
; read       ; data[7]          ; 4.835 ; 4.831 ; 5.510 ; 5.510 ;
+------------+------------------+-------+-------+-------+-------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; address[0] ; resultAddress[0] ; 3.877 ; 3.942 ; 4.475 ; 4.496 ;
; address[0] ; resultAddress[1] ; 4.015 ; 4.074 ; 4.570 ; 4.644 ;
; address[0] ; resultAddress[2] ; 3.876 ; 3.940 ; 4.491 ; 4.540 ;
; address[0] ; resultAddress[3] ; 4.027 ; 4.076 ; 4.582 ; 4.646 ;
; address[0] ; resultAddress[4] ; 4.106 ; 4.180 ; 4.721 ; 4.780 ;
; address[1] ; resultAddress[1] ; 3.780 ; 3.845 ; 4.363 ; 4.412 ;
; address[1] ; resultAddress[2] ; 3.786 ; 3.850 ; 4.393 ; 4.442 ;
; address[1] ; resultAddress[3] ; 3.937 ; 3.986 ; 4.484 ; 4.548 ;
; address[1] ; resultAddress[4] ; 4.016 ; 4.090 ; 4.623 ; 4.682 ;
; address[2] ; resultAddress[2] ; 3.707 ; 3.765 ; 4.286 ; 4.326 ;
; address[2] ; resultAddress[3] ; 3.954 ; 4.003 ; 4.507 ; 4.571 ;
; address[2] ; resultAddress[4] ; 4.033 ; 4.107 ; 4.646 ; 4.705 ;
; address[3] ; resultAddress[3] ; 3.842 ; 3.899 ; 4.423 ; 4.464 ;
; address[3] ; resultAddress[4] ; 4.066 ; 4.140 ; 4.681 ; 4.740 ;
; address[4] ; resultAddress[4] ; 3.792 ; 3.860 ; 4.361 ; 4.412 ;
; read       ; data[0]          ; 4.016 ; 4.016 ; 4.610 ; 4.680 ;
; read       ; data[1]          ; 3.968 ; 3.968 ; 4.684 ; 4.626 ;
; read       ; data[2]          ; 3.719 ; 3.719 ; 4.416 ; 4.358 ;
; read       ; data[3]          ; 3.860 ; 3.860 ; 4.573 ; 4.515 ;
; read       ; data[4]          ; 3.709 ; 3.709 ; 4.406 ; 4.348 ;
; read       ; data[5]          ; 3.870 ; 3.870 ; 4.583 ; 4.525 ;
; read       ; data[6]          ; 4.011 ; 4.011 ; 4.742 ; 4.684 ;
; read       ; data[7]          ; 3.860 ; 3.860 ; 4.519 ; 4.515 ;
+------------+------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; read2      ; 4.227 ; 4.223 ; Rise       ; read2           ;
;  data[0]  ; read2      ; 4.546 ; 4.542 ; Rise       ; read2           ;
;  data[1]  ; read2      ; 4.497 ; 4.493 ; Rise       ; read2           ;
;  data[2]  ; read2      ; 4.237 ; 4.233 ; Rise       ; read2           ;
;  data[3]  ; read2      ; 4.384 ; 4.380 ; Rise       ; read2           ;
;  data[4]  ; read2      ; 4.227 ; 4.223 ; Rise       ; read2           ;
;  data[5]  ; read2      ; 4.394 ; 4.390 ; Rise       ; read2           ;
;  data[6]  ; read2      ; 4.541 ; 4.537 ; Rise       ; read2           ;
;  data[7]  ; read2      ; 4.384 ; 4.380 ; Rise       ; read2           ;
; data[*]   ; read2      ; 4.227 ; 4.223 ; Fall       ; read2           ;
;  data[0]  ; read2      ; 4.546 ; 4.542 ; Fall       ; read2           ;
;  data[1]  ; read2      ; 4.497 ; 4.493 ; Fall       ; read2           ;
;  data[2]  ; read2      ; 4.237 ; 4.233 ; Fall       ; read2           ;
;  data[3]  ; read2      ; 4.384 ; 4.380 ; Fall       ; read2           ;
;  data[4]  ; read2      ; 4.227 ; 4.223 ; Fall       ; read2           ;
;  data[5]  ; read2      ; 4.394 ; 4.390 ; Fall       ; read2           ;
;  data[6]  ; read2      ; 4.541 ; 4.537 ; Fall       ; read2           ;
;  data[7]  ; read2      ; 4.384 ; 4.380 ; Fall       ; read2           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; data[*]   ; read2      ; 3.308 ; 3.308 ; Rise       ; read2           ;
;  data[0]  ; read2      ; 3.615 ; 3.615 ; Rise       ; read2           ;
;  data[1]  ; read2      ; 3.567 ; 3.567 ; Rise       ; read2           ;
;  data[2]  ; read2      ; 3.318 ; 3.318 ; Rise       ; read2           ;
;  data[3]  ; read2      ; 3.459 ; 3.459 ; Rise       ; read2           ;
;  data[4]  ; read2      ; 3.308 ; 3.308 ; Rise       ; read2           ;
;  data[5]  ; read2      ; 3.469 ; 3.469 ; Rise       ; read2           ;
;  data[6]  ; read2      ; 3.610 ; 3.610 ; Rise       ; read2           ;
;  data[7]  ; read2      ; 3.459 ; 3.459 ; Rise       ; read2           ;
; data[*]   ; read2      ; 3.308 ; 3.308 ; Fall       ; read2           ;
;  data[0]  ; read2      ; 3.615 ; 3.615 ; Fall       ; read2           ;
;  data[1]  ; read2      ; 3.567 ; 3.567 ; Fall       ; read2           ;
;  data[2]  ; read2      ; 3.318 ; 3.318 ; Fall       ; read2           ;
;  data[3]  ; read2      ; 3.459 ; 3.459 ; Fall       ; read2           ;
;  data[4]  ; read2      ; 3.308 ; 3.308 ; Fall       ; read2           ;
;  data[5]  ; read2      ; 3.469 ; 3.469 ; Fall       ; read2           ;
;  data[6]  ; read2      ; 3.610 ; 3.610 ; Fall       ; read2           ;
;  data[7]  ; read2      ; 3.459 ; 3.459 ; Fall       ; read2           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; data[*]   ; read2      ; 4.799     ; 4.799     ; Rise       ; read2           ;
;  data[0]  ; read2      ; 5.144     ; 5.144     ; Rise       ; read2           ;
;  data[1]  ; read2      ; 5.088     ; 5.088     ; Rise       ; read2           ;
;  data[2]  ; read2      ; 4.809     ; 4.809     ; Rise       ; read2           ;
;  data[3]  ; read2      ; 4.973     ; 4.973     ; Rise       ; read2           ;
;  data[4]  ; read2      ; 4.799     ; 4.799     ; Rise       ; read2           ;
;  data[5]  ; read2      ; 4.983     ; 4.983     ; Rise       ; read2           ;
;  data[6]  ; read2      ; 5.149     ; 5.149     ; Rise       ; read2           ;
;  data[7]  ; read2      ; 4.973     ; 4.973     ; Rise       ; read2           ;
; data[*]   ; read2      ; 4.799     ; 4.799     ; Fall       ; read2           ;
;  data[0]  ; read2      ; 5.144     ; 5.144     ; Fall       ; read2           ;
;  data[1]  ; read2      ; 5.088     ; 5.088     ; Fall       ; read2           ;
;  data[2]  ; read2      ; 4.809     ; 4.809     ; Fall       ; read2           ;
;  data[3]  ; read2      ; 4.973     ; 4.973     ; Fall       ; read2           ;
;  data[4]  ; read2      ; 4.799     ; 4.799     ; Fall       ; read2           ;
;  data[5]  ; read2      ; 4.983     ; 4.983     ; Fall       ; read2           ;
;  data[6]  ; read2      ; 5.149     ; 5.149     ; Fall       ; read2           ;
;  data[7]  ; read2      ; 4.973     ; 4.973     ; Fall       ; read2           ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; data[*]   ; read2      ; 3.875     ; 3.933     ; Rise       ; read2           ;
;  data[0]  ; read2      ; 4.207     ; 4.265     ; Rise       ; read2           ;
;  data[1]  ; read2      ; 4.153     ; 4.211     ; Rise       ; read2           ;
;  data[2]  ; read2      ; 3.885     ; 3.943     ; Rise       ; read2           ;
;  data[3]  ; read2      ; 4.042     ; 4.100     ; Rise       ; read2           ;
;  data[4]  ; read2      ; 3.875     ; 3.933     ; Rise       ; read2           ;
;  data[5]  ; read2      ; 4.052     ; 4.110     ; Rise       ; read2           ;
;  data[6]  ; read2      ; 4.211     ; 4.269     ; Rise       ; read2           ;
;  data[7]  ; read2      ; 4.042     ; 4.100     ; Rise       ; read2           ;
; data[*]   ; read2      ; 3.875     ; 3.933     ; Fall       ; read2           ;
;  data[0]  ; read2      ; 4.207     ; 4.265     ; Fall       ; read2           ;
;  data[1]  ; read2      ; 4.153     ; 4.211     ; Fall       ; read2           ;
;  data[2]  ; read2      ; 3.885     ; 3.943     ; Fall       ; read2           ;
;  data[3]  ; read2      ; 4.042     ; 4.100     ; Fall       ; read2           ;
;  data[4]  ; read2      ; 3.875     ; 3.933     ; Fall       ; read2           ;
;  data[5]  ; read2      ; 4.052     ; 4.110     ; Fall       ; read2           ;
;  data[6]  ; read2      ; 4.211     ; 4.269     ; Fall       ; read2           ;
;  data[7]  ; read2      ; 4.042     ; 4.100     ; Fall       ; read2           ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                                                                                 ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                      ; -2.265  ; -2.420  ; -1.942   ; -0.132  ; -3.000              ;
;  address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; -0.716  ; 0.204   ; -1.266   ; 0.803   ; -1.000              ;
;  clock                                                                                                                ; -1.883  ; -0.544  ; -1.942   ; -0.132  ; -3.000              ;
;  read2                                                                                                                ; -2.265  ; -2.420  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                                                                       ; -89.924 ; -68.423 ; -11.605  ; -0.132  ; -88.084             ;
;  address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; -3.722  ; 0.000   ; -6.330   ; 0.000   ; -8.000              ;
;  clock                                                                                                                ; -17.057 ; -0.993  ; -5.275   ; -0.132  ; -27.588             ;
;  read2                                                                                                                ; -69.145 ; -67.543 ; N/A      ; N/A     ; -60.922             ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 1.647 ; 1.931 ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.647 ; 1.931 ; Rise       ; clock           ;
;  address[1] ; clock      ; 1.271 ; 1.882 ; Rise       ; clock           ;
;  address[2] ; clock      ; 1.361 ; 1.673 ; Rise       ; clock           ;
;  address[3] ; clock      ; 1.231 ; 1.843 ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.662 ; 1.054 ; Rise       ; clock           ;
; read        ; read2      ; 1.292 ; 1.776 ; Rise       ; read2           ;
; read2       ; read2      ; 0.035 ; 0.550 ; Rise       ; read2           ;
; write       ; read2      ; 1.047 ; 1.499 ; Rise       ; read2           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.036  ; -0.296 ; Rise       ; clock           ;
;  address[0] ; clock      ; -0.343 ; -0.832 ; Rise       ; clock           ;
;  address[1] ; clock      ; -0.236 ; -0.671 ; Rise       ; clock           ;
;  address[2] ; clock      ; -0.246 ; -0.688 ; Rise       ; clock           ;
;  address[3] ; clock      ; -0.190 ; -0.554 ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.036  ; -0.296 ; Rise       ; clock           ;
; read        ; read2      ; 2.046  ; 1.620  ; Rise       ; read2           ;
; read2       ; read2      ; 2.121  ; 1.875  ; Rise       ; read2           ;
; write       ; read2      ; 1.074  ; 0.761  ; Rise       ; read2           ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                          ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                      ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+
; data[*]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 8.050  ; 8.106  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[0]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.124  ; 7.136  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[1]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.120  ; 7.186  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[2]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.292  ; 7.295  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[3]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.313  ; 7.252  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[4]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 8.050  ; 8.106  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[5]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.045  ; 7.052  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[6]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.443  ; 7.383  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[7]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.121  ; 7.159  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; resultAddress[*]  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.075  ; 7.064  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.296  ; 6.345  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.758  ; 6.745  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.602  ; 6.570  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 6.897  ; 6.853  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 7.075  ; 7.064  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; selection[*]      ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.946  ; 4.983  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[0]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.349  ; 4.372  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[1]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.351  ; 4.382  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[2]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.946  ; 4.983  ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; data[*]           ; clock                                                                                                                ; 10.010 ; 10.118 ; Rise       ; clock                                                                                                                ;
;  data[0]          ; clock                                                                                                                ; 9.545  ; 9.543  ; Rise       ; clock                                                                                                                ;
;  data[1]          ; clock                                                                                                                ; 8.936  ; 8.953  ; Rise       ; clock                                                                                                                ;
;  data[2]          ; clock                                                                                                                ; 8.809  ; 8.824  ; Rise       ; clock                                                                                                                ;
;  data[3]          ; clock                                                                                                                ; 9.212  ; 9.228  ; Rise       ; clock                                                                                                                ;
;  data[4]          ; clock                                                                                                                ; 10.010 ; 10.118 ; Rise       ; clock                                                                                                                ;
;  data[5]          ; clock                                                                                                                ; 9.483  ; 9.456  ; Rise       ; clock                                                                                                                ;
;  data[6]          ; clock                                                                                                                ; 9.064  ; 9.079  ; Rise       ; clock                                                                                                                ;
;  data[7]          ; clock                                                                                                                ; 9.118  ; 9.090  ; Rise       ; clock                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 11.491 ; 11.659 ; Rise       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 10.811 ; 10.787 ; Rise       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 10.750 ; 10.772 ; Rise       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 10.648 ; 10.668 ; Rise       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 10.802 ; 10.758 ; Rise       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 11.491 ; 11.659 ; Rise       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 10.699 ; 10.792 ; Rise       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 10.927 ; 10.884 ; Rise       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 10.704 ; 10.741 ; Rise       ; read2                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 7.926  ; 7.592  ; Fall       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 7.926  ; 7.592  ; Fall       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 7.790  ; 7.455  ; Fall       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 7.760  ; 7.472  ; Fall       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 7.843  ; 7.446  ; Fall       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 7.783  ; 7.449  ; Fall       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 7.339  ; 6.911  ; Fall       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 6.795  ; 6.385  ; Fall       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 7.334  ; 6.888  ; Fall       ; read2                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; Data Port         ; Clock Port                                                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                      ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+
; data[*]           ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.633 ; 3.725 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[0]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.815 ; 3.949 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[1]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.710 ; 3.836 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[2]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.753 ; 3.859 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[3]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.824 ; 3.922 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[4]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 4.415 ; 4.510 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[5]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.672 ; 3.799 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[6]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.861 ; 3.976 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  data[7]          ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.633 ; 3.725 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; resultAddress[*]  ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.457 ; 3.515 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.505 ; 3.569 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[1] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.493 ; 3.560 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[2] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.457 ; 3.515 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[3] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.533 ; 3.588 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  resultAddress[4] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 3.729 ; 3.803 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; selection[*]      ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.482 ; 2.581 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[0]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.492 ; 2.587 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[1]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.482 ; 2.581 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
;  selection[2]     ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 2.828 ; 2.928 ; Rise       ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ;
; data[*]           ; clock                                                                                                                ; 4.948 ; 5.088 ; Rise       ; clock                                                                                                                ;
;  data[0]          ; clock                                                                                                                ; 5.351 ; 5.532 ; Rise       ; clock                                                                                                                ;
;  data[1]          ; clock                                                                                                                ; 5.005 ; 5.143 ; Rise       ; clock                                                                                                                ;
;  data[2]          ; clock                                                                                                                ; 4.948 ; 5.088 ; Rise       ; clock                                                                                                                ;
;  data[3]          ; clock                                                                                                                ; 5.152 ; 5.317 ; Rise       ; clock                                                                                                                ;
;  data[4]          ; clock                                                                                                                ; 5.801 ; 5.973 ; Rise       ; clock                                                                                                                ;
;  data[5]          ; clock                                                                                                                ; 5.300 ; 5.496 ; Rise       ; clock                                                                                                                ;
;  data[6]          ; clock                                                                                                                ; 5.059 ; 5.200 ; Rise       ; clock                                                                                                                ;
;  data[7]          ; clock                                                                                                                ; 5.075 ; 5.214 ; Rise       ; clock                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 4.202 ; 3.716 ; Rise       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 4.781 ; 4.314 ; Rise       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 4.682 ; 4.184 ; Rise       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 4.659 ; 4.189 ; Rise       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 4.728 ; 4.232 ; Rise       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 4.955 ; 4.507 ; Rise       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 4.468 ; 3.958 ; Rise       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 4.202 ; 3.716 ; Rise       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 4.479 ; 3.970 ; Rise       ; read2                                                                                                                ;
; data[*]           ; read2                                                                                                                ; 4.202 ; 3.716 ; Fall       ; read2                                                                                                                ;
;  data[0]          ; read2                                                                                                                ; 4.781 ; 4.314 ; Fall       ; read2                                                                                                                ;
;  data[1]          ; read2                                                                                                                ; 4.682 ; 4.184 ; Fall       ; read2                                                                                                                ;
;  data[2]          ; read2                                                                                                                ; 4.659 ; 4.189 ; Fall       ; read2                                                                                                                ;
;  data[3]          ; read2                                                                                                                ; 4.728 ; 4.232 ; Fall       ; read2                                                                                                                ;
;  data[4]          ; read2                                                                                                                ; 4.955 ; 4.507 ; Fall       ; read2                                                                                                                ;
;  data[5]          ; read2                                                                                                                ; 4.468 ; 3.958 ; Fall       ; read2                                                                                                                ;
;  data[6]          ; read2                                                                                                                ; 4.202 ; 3.716 ; Fall       ; read2                                                                                                                ;
;  data[7]          ; read2                                                                                                                ; 4.479 ; 3.970 ; Fall       ; read2                                                                                                                ;
+-------------------+----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; address[0] ; resultAddress[0] ; 6.802 ; 6.797 ; 7.222 ; 7.262 ;
; address[0] ; resultAddress[1] ; 7.318 ; 7.305 ; 7.532 ; 7.565 ;
; address[0] ; resultAddress[2] ; 6.988 ; 7.002 ; 7.420 ; 7.388 ;
; address[0] ; resultAddress[3] ; 7.338 ; 7.294 ; 7.552 ; 7.554 ;
; address[0] ; resultAddress[4] ; 7.402 ; 7.437 ; 7.834 ; 7.823 ;
; address[1] ; resultAddress[1] ; 6.635 ; 6.713 ; 7.130 ; 7.071 ;
; address[1] ; resultAddress[2] ; 6.714 ; 6.728 ; 7.371 ; 7.339 ;
; address[1] ; resultAddress[3] ; 7.064 ; 7.020 ; 7.503 ; 7.505 ;
; address[1] ; resultAddress[4] ; 7.128 ; 7.163 ; 7.785 ; 7.774 ;
; address[2] ; resultAddress[2] ; 6.524 ; 6.487 ; 6.928 ; 6.930 ;
; address[2] ; resultAddress[3] ; 7.217 ; 7.173 ; 7.429 ; 7.431 ;
; address[2] ; resultAddress[4] ; 7.281 ; 7.316 ; 7.711 ; 7.700 ;
; address[3] ; resultAddress[3] ; 6.748 ; 6.798 ; 7.246 ; 7.144 ;
; address[3] ; resultAddress[4] ; 7.223 ; 7.258 ; 7.881 ; 7.870 ;
; address[4] ; resultAddress[4] ; 6.644 ; 6.689 ; 7.113 ; 7.081 ;
; read       ; data[0]          ; 7.246 ; 7.246 ; 7.726 ; 7.637 ;
; read       ; data[1]          ; 7.189 ; 7.300 ; 7.757 ; 7.583 ;
; read       ; data[2]          ; 6.708 ; 6.962 ; 7.416 ; 7.103 ;
; read       ; data[3]          ; 6.977 ; 7.653 ; 8.097 ; 7.364 ;
; read       ; data[4]          ; 6.698 ; 8.506 ; 8.875 ; 7.093 ;
; read       ; data[5]          ; 6.987 ; 7.757 ; 8.193 ; 7.374 ;
; read       ; data[6]          ; 7.246 ; 7.433 ; 7.875 ; 7.665 ;
; read       ; data[7]          ; 6.977 ; 6.977 ; 7.453 ; 7.364 ;
+------------+------------------+-------+-------+-------+-------+


+---------------------------------------------------------------+
; Minimum Progagation Delay                                     ;
+------------+------------------+-------+-------+-------+-------+
; Input Port ; Output Port      ; RR    ; RF    ; FR    ; FF    ;
+------------+------------------+-------+-------+-------+-------+
; address[0] ; resultAddress[0] ; 3.877 ; 3.942 ; 4.475 ; 4.496 ;
; address[0] ; resultAddress[1] ; 4.015 ; 4.074 ; 4.570 ; 4.644 ;
; address[0] ; resultAddress[2] ; 3.876 ; 3.940 ; 4.491 ; 4.540 ;
; address[0] ; resultAddress[3] ; 4.027 ; 4.076 ; 4.582 ; 4.646 ;
; address[0] ; resultAddress[4] ; 4.106 ; 4.180 ; 4.721 ; 4.780 ;
; address[1] ; resultAddress[1] ; 3.780 ; 3.845 ; 4.363 ; 4.412 ;
; address[1] ; resultAddress[2] ; 3.786 ; 3.850 ; 4.393 ; 4.442 ;
; address[1] ; resultAddress[3] ; 3.937 ; 3.986 ; 4.484 ; 4.548 ;
; address[1] ; resultAddress[4] ; 4.016 ; 4.090 ; 4.623 ; 4.682 ;
; address[2] ; resultAddress[2] ; 3.707 ; 3.765 ; 4.286 ; 4.326 ;
; address[2] ; resultAddress[3] ; 3.954 ; 4.003 ; 4.507 ; 4.571 ;
; address[2] ; resultAddress[4] ; 4.033 ; 4.107 ; 4.646 ; 4.705 ;
; address[3] ; resultAddress[3] ; 3.842 ; 3.899 ; 4.423 ; 4.464 ;
; address[3] ; resultAddress[4] ; 4.066 ; 4.140 ; 4.681 ; 4.740 ;
; address[4] ; resultAddress[4] ; 3.792 ; 3.860 ; 4.361 ; 4.412 ;
; read       ; data[0]          ; 4.016 ; 4.016 ; 4.610 ; 4.680 ;
; read       ; data[1]          ; 3.968 ; 3.968 ; 4.684 ; 4.626 ;
; read       ; data[2]          ; 3.719 ; 3.719 ; 4.416 ; 4.358 ;
; read       ; data[3]          ; 3.860 ; 3.860 ; 4.573 ; 4.515 ;
; read       ; data[4]          ; 3.709 ; 3.709 ; 4.406 ; 4.348 ;
; read       ; data[5]          ; 3.870 ; 3.870 ; 4.583 ; 4.525 ;
; read       ; data[6]          ; 4.011 ; 4.011 ; 4.742 ; 4.684 ;
; read       ; data[7]          ; 3.860 ; 3.860 ; 4.519 ; 4.515 ;
+------------+------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resultAddress[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resultAddress[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resultAddress[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resultAddress[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resultAddress[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selection[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selection[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; selection[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; address[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; address[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; write                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; data[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; data[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; data[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.33 V              ; -0.00353 V          ; 0.131 V                              ; 0.073 V                              ; 3.33e-09 s                  ; 3.13e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.33 V             ; -0.00353 V         ; 0.131 V                             ; 0.073 V                             ; 3.33e-09 s                 ; 3.13e-09 s                 ; Yes                       ; Yes                       ;
; data[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; data[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; data[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; data[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; resultAddress[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; resultAddress[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; resultAddress[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; resultAddress[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; resultAddress[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; selection[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.36 V              ; -0.00477 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-10 s                   ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.36 V             ; -0.00477 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-10 s                  ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; selection[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; selection[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-07 V                   ; 2.35 V              ; -0.00791 V          ; 0.102 V                              ; 0.023 V                              ; 6.39e-10 s                  ; 5.99e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-07 V                  ; 2.35 V             ; -0.00791 V         ; 0.102 V                             ; 0.023 V                             ; 6.39e-10 s                 ; 5.99e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.36 V              ; -0.0222 V           ; 0.073 V                              ; 0.035 V                              ; 3.97e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.36 V             ; -0.0222 V          ; 0.073 V                             ; 0.035 V                             ; 3.97e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00597 V          ; 0.081 V                              ; 0.031 V                              ; 5.3e-10 s                   ; 7.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00597 V         ; 0.081 V                             ; 0.031 V                             ; 5.3e-10 s                  ; 7.56e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; data[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; data[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; data[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; data[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; data[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; data[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; data[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; resultAddress[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; resultAddress[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; resultAddress[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; resultAddress[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; resultAddress[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; selection[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; selection[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; selection[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 21       ; 0        ; 0        ; 0        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; 18       ; 3        ; 0        ; 0        ;
; clock                                                                                                                ; clock                                                                                                                ; 11       ; 0        ; 0        ; 3        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2                                                                                                                ; 160      ; 0        ; 0        ; 0        ;
; clock                                                                                                                ; read2                                                                                                                ; 40       ; 0        ; 0        ; 0        ;
; read2                                                                                                                ; read2                                                                                                                ; 280      ; 80       ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 21       ; 0        ; 0        ; 0        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; 18       ; 3        ; 0        ; 0        ;
; clock                                                                                                                ; clock                                                                                                                ; 11       ; 0        ; 0        ; 3        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; read2                                                                                                                ; 160      ; 0        ; 0        ; 0        ;
; clock                                                                                                                ; read2                                                                                                                ; 40       ; 0        ; 0        ; 0        ;
; read2                                                                                                                ; read2                                                                                                                ; 280      ; 80       ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 25       ; 0        ; 0        ; 0        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; 3        ; 3        ; 0        ; 0        ;
; clock                                                                                                                ; clock                                                                                                                ; 6        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                           ; To Clock                                                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; 25       ; 0        ; 0        ; 0        ;
; address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] ; clock                                                                                                                ; 3        ; 3        ; 0        ; 0        ;
; clock                                                                                                                ; clock                                                                                                                ; 6        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 116   ; 116  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 121   ; 121  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Nov 08 12:58:42 2021
Info: Command: quartus_sta labwork3 -c labwork3
Info: qsta_default_script.tcl version: #1
Info (20029): Only one processor detected - disabling parallel compilation
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'labwork3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name read2 read2
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.265
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.265       -69.145 read2 
    Info (332119):    -1.883       -17.057 clock 
    Info (332119):    -0.716        -3.722 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -2.420
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.420       -67.543 read2 
    Info (332119):    -0.540        -0.880 clock 
    Info (332119):     0.390         0.000 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case recovery slack is -1.942
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.942        -5.275 clock 
    Info (332119):    -1.266        -6.330 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is -0.071
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.071        -0.071 clock 
    Info (332119):     1.454         0.000 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -44.317 read2 
    Info (332119):    -3.000       -27.588 clock 
    Info (332119):    -1.000        -8.000 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.959
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.959       -58.696 read2 
    Info (332119):    -1.599       -13.999 clock 
    Info (332119):    -0.521        -2.462 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -2.166
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.166       -60.168 read2 
    Info (332119):    -0.544        -0.993 clock 
    Info (332119):     0.347         0.000 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case recovery slack is -1.618
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.618        -4.384 clock 
    Info (332119):    -1.022        -5.110 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is -0.132
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.132        -0.132 clock 
    Info (332119):     1.306         0.000 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -43.000 read2 
    Info (332119):    -3.000       -27.566 clock 
    Info (332119):    -1.000        -8.000 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.858
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.858       -21.766 read2 
    Info (332119):    -0.397        -3.176 clock 
    Info (332119):     0.039         0.000 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -1.494
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.494       -42.158 read2 
    Info (332119):    -0.334        -0.731 clock 
    Info (332119):     0.204         0.000 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case recovery slack is -0.692
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.692        -1.735 clock 
    Info (332119):    -0.273        -1.365 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case removal slack is -0.050
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.050        -0.050 clock 
    Info (332119):     0.803         0.000 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -60.922 read2 
    Info (332119):    -3.000       -19.162 clock 
    Info (332119):    -1.000        -8.000 address_maneger:inst|lpm_counter2:inst8|lpm_counter:LPM_COUNTER_component|cntr_26i:auto_generated|counter_reg_bit[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Mon Nov 08 12:58:46 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


