FIFO_1bit.v,verilog,xil_defaultlib,../../../../mig_ddr.srcs/sources_1/ip/FIFO_1bit/sim/FIFO_1bit.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
