// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition"

// DATE "04/21/2018 23:47:20"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3 (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	logic [15:0] S ;
input 	logic Clk ;
input 	logic Reset ;
input 	logic Run ;
input 	logic \Continue  ;
output 	logic [11:0] LED ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX6 ;
output 	logic [6:0] HEX7 ;
output 	logic CE ;
output 	logic UB ;
output 	logic LB ;
output 	logic OE ;
output 	logic WE ;
output 	logic [19:0] ADDR ;
inout 	reg [15:0] Data ;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \d0|PC_REGISTER|data[0]~16_combout ;
wire \Reset~input_o ;
wire \S[13]~input_o ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \d0|MDR_REGISTER|data~27_combout ;
wire \d0|MDR_REGISTER|data~28_combout ;
wire \d0|MDR_REGISTER|data[2]~3_combout ;
wire \state_controller|Decoder0~3_combout ;
wire \state_controller|State~49_combout ;
wire \state_controller|State.S_12~q ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \d0|MDR_REGISTER|data~25_combout ;
wire \d0|MDR_REGISTER|data~26_combout ;
wire \d0|MDR_REGISTER|data~0_combout ;
wire \S[8]~input_o ;
wire \Data[8]~input_o ;
wire \d0|MDR_REGISTER|data~18_combout ;
wire \d0|MDR_REGISTER|data~19_combout ;
wire \d0|PC_REGISTER|data[0]~17 ;
wire \d0|PC_REGISTER|data[1]~20_combout ;
wire \d0|MAR_REGISTER|data[12]~0_combout ;
wire \S[7]~input_o ;
wire \Data[7]~input_o ;
wire \d0|MDR_REGISTER|data~16_combout ;
wire \d0|MDR_REGISTER|data~17_combout ;
wire \d0|IR_REGISTER|data[1]~1_combout ;
wire \S[10]~input_o ;
wire \Data[10]~input_o ;
wire \d0|MDR_REGISTER|data~23_combout ;
wire \d0|MDR_REGISTER|data~24_combout ;
wire \state_controller|Decoder0~2_combout ;
wire \state_controller|State~47_combout ;
wire \state_controller|State.S_09~q ;
wire \state_controller|WideOr26~combout ;
wire \state_controller|State~50_combout ;
wire \state_controller|State.S_27~q ;
wire \state_controller|Decoder0~0_combout ;
wire \state_controller|State~45_combout ;
wire \state_controller|State.S_01~q ;
wire \d0|register_file|Decoder0~6_combout ;
wire \d0|register_file|Decoder0~67_combout ;
wire \d0|register_file|Decoder0~135_combout ;
wire \d0|register_file|R3~11_combout ;
wire \d0|register_file|R3[2]~1_combout ;
wire \d0|register_file|Decoder0~132_combout ;
wire \d0|register_file|R2~11_combout ;
wire \d0|register_file|R2[2]~1_combout ;
wire \d0|register_file|Decoder0~133_combout ;
wire \d0|register_file|R1~11_combout ;
wire \d0|register_file|R1[2]~1_combout ;
wire \S[6]~input_o ;
wire \Data[6]~input_o ;
wire \d0|MDR_REGISTER|data~14_combout ;
wire \d0|MDR_REGISTER|data~15_combout ;
wire \state_controller|WideOr25~combout ;
wire \d0|Bus_MUX|Bus_out[2]~19_combout ;
wire \state_controller|State~55_combout ;
wire \state_controller|State.S_21~q ;
wire \state_controller|WideOr32~combout ;
wire \S[5]~input_o ;
wire \Data[5]~input_o ;
wire \d0|MDR_REGISTER|data~12_combout ;
wire \d0|MDR_REGISTER|data~13_combout ;
wire \d0|register_file|R2~6_combout ;
wire \d0|register_file|R3~6_combout ;
wire \d0|register_file|R1~6_combout ;
wire \d0|register_file|Decoder0~134_combout ;
wire \d0|register_file|R0~6_combout ;
wire \d0|register_file|R0[6]~1_combout ;
wire \d0|register_file|Mux10~2_combout ;
wire \d0|register_file|Mux10~3_combout ;
wire \d0|register_file|Decoder0~3_combout ;
wire \d0|register_file|Decoder0~128_combout ;
wire \d0|register_file|R5~6_combout ;
wire \d0|register_file|R5[3]~1_combout ;
wire \d0|register_file|R7~6_combout ;
wire \d0|register_file|R7[4]~1_combout ;
wire \d0|register_file|Decoder0~129_combout ;
wire \d0|register_file|R6~6_combout ;
wire \d0|register_file|R6[7]~1_combout ;
wire \d0|register_file|Decoder0~130_combout ;
wire \d0|register_file|R4~6_combout ;
wire \d0|register_file|R4[10]~1_combout ;
wire \d0|register_file|Mux10~0_combout ;
wire \d0|register_file|Mux10~1_combout ;
wire \d0|register_file|Mux10~4_combout ;
wire \d0|ADDR1_MUX|Bus_out[5]~5_combout ;
wire \d0|ADDR2_MUX|Bus_out[5]~5_combout ;
wire \d0|register_file|R5~5_combout ;
wire \d0|register_file|R7~5_combout ;
wire \d0|register_file|R6~5_combout ;
wire \d0|register_file|R4~5_combout ;
wire \d0|register_file|Mux11~0_combout ;
wire \d0|register_file|Mux11~1_combout ;
wire \d0|register_file|R2~5_combout ;
wire \d0|register_file|R3~5_combout ;
wire \d0|register_file|R0~5_combout ;
wire \d0|register_file|R1~5_combout ;
wire \d0|register_file|Mux11~2_combout ;
wire \d0|register_file|Mux11~3_combout ;
wire \d0|register_file|Mux11~4_combout ;
wire \d0|ADDR1_MUX|Bus_out[4]~4_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \d0|MDR_REGISTER|data~8_combout ;
wire \d0|MDR_REGISTER|data~9_combout ;
wire \d0|register_file|R7~4_combout ;
wire \d0|register_file|R5~4_combout ;
wire \d0|register_file|R4~4_combout ;
wire \d0|register_file|R6~4_combout ;
wire \d0|register_file|Mux12~0_combout ;
wire \d0|register_file|Mux12~1_combout ;
wire \d0|register_file|R3~4_combout ;
wire \d0|register_file|R2~4_combout ;
wire \d0|register_file|R0~4_combout ;
wire \d0|register_file|R1~4_combout ;
wire \d0|register_file|Mux12~2_combout ;
wire \d0|register_file|Mux12~3_combout ;
wire \d0|register_file|Mux12~4_combout ;
wire \state_controller|SR2MUX~0_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \d0|MDR_REGISTER|data~6_combout ;
wire \d0|MDR_REGISTER|data~7_combout ;
wire \d0|register_file|R7~3_combout ;
wire \d0|register_file|R5~3_combout ;
wire \d0|register_file|R6~3_combout ;
wire \d0|register_file|R4~3_combout ;
wire \d0|register_file|Mux13~0_combout ;
wire \d0|register_file|Mux13~1_combout ;
wire \d0|register_file|R3~3_combout ;
wire \d0|register_file|R2~3_combout ;
wire \d0|register_file|R0~3_combout ;
wire \d0|register_file|R1~3_combout ;
wire \d0|register_file|Mux13~2_combout ;
wire \d0|register_file|Mux13~3_combout ;
wire \d0|register_file|Mux13~4_combout ;
wire \d0|ADDR1_MUX|Bus_out[2]~2_combout ;
wire \d0|ADDR2_MUX|Bus_out[2]~2_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \d0|MDR_REGISTER|data~4_combout ;
wire \d0|MDR_REGISTER|data~5_combout ;
wire \d0|Bus_MUX|Bus_out[1]~28_combout ;
wire \state_controller|WideOr26~0_combout ;
wire \d0|Bus_MUX|Bus_out[1]~25_combout ;
wire \d0|Bus_MUX|Bus_out[0]~26_combout ;
wire \d0|register_file|R7~2_combout ;
wire \d0|IR_REGISTER|data~0_combout ;
wire \d0|IR_REGISTER|data[0]~feeder_combout ;
wire \d0|register_file|R3~2_combout ;
wire \d0|register_file|R6~2_combout ;
wire \d0|register_file|R2~2_combout ;
wire \d0|SR2_MUX|Bus_out[1]~7_combout ;
wire \d0|SR2_MUX|Bus_out[1]~8_combout ;
wire \d0|register_file|R0~2_combout ;
wire \d0|register_file|R1~2_combout ;
wire \d0|register_file|R5~2_combout ;
wire \d0|register_file|R4~2_combout ;
wire \d0|SR2_MUX|Bus_out[1]~5_combout ;
wire \d0|SR2_MUX|Bus_out[1]~6_combout ;
wire \d0|SR2_MUX|Bus_out[1]~9_combout ;
wire \d0|Bus_MUX|Bus_out[1]~24_combout ;
wire \d0|register_file|R5~0_combout ;
wire \d0|register_file|R6~0_combout ;
wire \d0|register_file|R4~0_combout ;
wire \d0|register_file|Mux15~0_combout ;
wire \d0|register_file|R7~0_combout ;
wire \d0|register_file|Mux15~1_combout ;
wire \d0|register_file|R2~0_combout ;
wire \d0|register_file|R0~0_combout ;
wire \d0|register_file|R1~0_combout ;
wire \d0|register_file|Mux15~2_combout ;
wire \d0|register_file|R3~0_combout ;
wire \d0|register_file|Mux15~3_combout ;
wire \d0|register_file|Mux15~4_combout ;
wire \d0|SR2_MUX|Bus_out[0]~0_combout ;
wire \d0|SR2_MUX|Bus_out[0]~1_combout ;
wire \d0|SR2_MUX|Bus_out[0]~2_combout ;
wire \d0|SR2_MUX|Bus_out[0]~3_combout ;
wire \d0|SR2_MUX|Bus_out[0]~4_combout ;
wire \d0|ALU_UNIT|Add0~1 ;
wire \d0|ALU_UNIT|Add0~2_combout ;
wire \d0|Bus_MUX|Bus_out[1]~27_combout ;
wire \d0|IR_REGISTER|data~2_combout ;
wire \d0|ADDR2_MUX|Bus_out[1]~1_combout ;
wire \d0|ADDR1_MUX|Bus_out[0]~0_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~1 ;
wire \d0|ADDR_MUX_ADDER|Add0~3 ;
wire \d0|ADDR_MUX_ADDER|Add0~4_combout ;
wire \d0|Bus_MUX|Bus_out[2]~30_combout ;
wire \d0|SR2_MUX|Bus_out[2]~12_combout ;
wire \d0|SR2_MUX|Bus_out[2]~13_combout ;
wire \d0|SR2_MUX|Bus_out[2]~10_combout ;
wire \d0|SR2_MUX|Bus_out[2]~11_combout ;
wire \d0|SR2_MUX|Bus_out[2]~14_combout ;
wire \d0|Bus_MUX|Bus_out[2]~29_combout ;
wire \d0|ALU_UNIT|Add0~3 ;
wire \d0|ALU_UNIT|Add0~4_combout ;
wire \d0|Bus_MUX|Bus_out[2]~71_combout ;
wire \d0|IR_REGISTER|data~3_combout ;
wire \d0|SR2_MUX|Bus_out[3]~15_combout ;
wire \d0|SR2_MUX|Bus_out[3]~16_combout ;
wire \d0|SR2_MUX|Bus_out[3]~17_combout ;
wire \d0|SR2_MUX|Bus_out[3]~18_combout ;
wire \d0|SR2_MUX|Bus_out[3]~19_combout ;
wire \d0|SR2_MUX|Bus_out[3]~20_combout ;
wire \d0|Bus_MUX|Bus_out[3]~32_combout ;
wire \d0|ALU_UNIT|Add0~5 ;
wire \d0|ALU_UNIT|Add0~6_combout ;
wire \d0|Bus_MUX|Bus_out[3]~72_combout ;
wire \d0|ADDR1_MUX|Bus_out[3]~3_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~5 ;
wire \d0|ADDR_MUX_ADDER|Add0~6_combout ;
wire \d0|Bus_MUX|Bus_out[3]~31_combout ;
wire \d0|Bus_MUX|Bus_out[3]~33_combout ;
wire \d0|IR_REGISTER|data~4_combout ;
wire \d0|ADDR2_MUX|Bus_out[3]~3_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~7 ;
wire \d0|ADDR_MUX_ADDER|Add0~8_combout ;
wire \d0|Bus_MUX|Bus_out[4]~34_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \d0|MDR_REGISTER|data~10_combout ;
wire \d0|MDR_REGISTER|data~11_combout ;
wire \d0|SR2_MUX|Bus_out[4]~21_combout ;
wire \d0|SR2_MUX|Bus_out[4]~22_combout ;
wire \d0|SR2_MUX|Bus_out[4]~23_combout ;
wire \d0|SR2_MUX|Bus_out[4]~24_combout ;
wire \d0|SR2_MUX|Bus_out[4]~25_combout ;
wire \d0|SR2_MUX|Bus_out[4]~26_combout ;
wire \d0|Bus_MUX|Bus_out[4]~35_combout ;
wire \d0|ALU_UNIT|Add0~7 ;
wire \d0|ALU_UNIT|Add0~8_combout ;
wire \d0|Bus_MUX|Bus_out[4]~73_combout ;
wire \d0|Bus_MUX|Bus_out[4]~36_combout ;
wire \d0|IR_REGISTER|data~5_combout ;
wire \d0|ADDR2_MUX|Bus_out[4]~4_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~9 ;
wire \d0|ADDR_MUX_ADDER|Add0~10_combout ;
wire \d0|Bus_MUX|Bus_out[5]~37_combout ;
wire \d0|SR2_MUX|Bus_out[5]~29_combout ;
wire \d0|SR2_MUX|Bus_out[5]~30_combout ;
wire \d0|SR2_MUX|Bus_out[5]~27_combout ;
wire \d0|SR2_MUX|Bus_out[5]~28_combout ;
wire \d0|SR2_MUX|Bus_out[5]~31_combout ;
wire \d0|SR2_MUX|Bus_out[5]~32_combout ;
wire \d0|Bus_MUX|Bus_out[5]~38_combout ;
wire \d0|ALU_UNIT|Add0~9 ;
wire \d0|ALU_UNIT|Add0~10_combout ;
wire \d0|Bus_MUX|Bus_out[5]~39_combout ;
wire \d0|Bus_MUX|Bus_out[5]~40_combout ;
wire \d0|IR_REGISTER|data~6_combout ;
wire \d0|IR_REGISTER|data[5]~feeder_combout ;
wire \state_controller|ADDR2MUX[1]~0_combout ;
wire \d0|ADDR2_MUX|Bus_out[6]~6_combout ;
wire \d0|register_file|R3~7_combout ;
wire \d0|register_file|R2~7_combout ;
wire \d0|register_file|R0~7_combout ;
wire \d0|register_file|R1~7_combout ;
wire \d0|register_file|Mux9~2_combout ;
wire \d0|register_file|Mux9~3_combout ;
wire \d0|register_file|R5~7_combout ;
wire \d0|register_file|R7~7_combout ;
wire \d0|register_file|R4~7_combout ;
wire \d0|register_file|R6~7_combout ;
wire \d0|register_file|Mux9~0_combout ;
wire \d0|register_file|Mux9~1_combout ;
wire \d0|register_file|Mux9~4_combout ;
wire \d0|ADDR1_MUX|Bus_out[6]~6_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~11 ;
wire \d0|ADDR_MUX_ADDER|Add0~12_combout ;
wire \d0|Bus_MUX|Bus_out[6]~44_combout ;
wire \d0|SR2_MUX|Bus_out[6]~35_combout ;
wire \d0|SR2_MUX|Bus_out[6]~36_combout ;
wire \d0|SR2_MUX|Bus_out[6]~33_combout ;
wire \d0|SR2_MUX|Bus_out[6]~34_combout ;
wire \d0|SR2_MUX|Bus_out[6]~37_combout ;
wire \d0|SR2_MUX|Bus_out[6]~38_combout ;
wire \d0|Bus_MUX|Bus_out[6]~41_combout ;
wire \d0|ALU_UNIT|Add0~11 ;
wire \d0|ALU_UNIT|Add0~12_combout ;
wire \d0|Bus_MUX|Bus_out[6]~42_combout ;
wire \d0|Bus_MUX|Bus_out[6]~43_combout ;
wire \d0|IR_REGISTER|data~7_combout ;
wire \d0|SR1_MUX|Bus_out[0]~0_combout ;
wire \d0|register_file|R0~11_combout ;
wire \d0|register_file|Mux5~2_combout ;
wire \d0|register_file|Mux5~3_combout ;
wire \d0|register_file|R5~11_combout ;
wire \d0|register_file|R7~11_combout ;
wire \d0|register_file|R6~11_combout ;
wire \d0|register_file|R4~11_combout ;
wire \d0|register_file|Mux5~0_combout ;
wire \d0|register_file|Mux5~1_combout ;
wire \d0|register_file|Mux5~4_combout ;
wire \d0|SR2_MUX|Bus_out[10]~57_combout ;
wire \d0|SR2_MUX|Bus_out[10]~58_combout ;
wire \d0|SR2_MUX|Bus_out[10]~59_combout ;
wire \d0|SR2_MUX|Bus_out[10]~60_combout ;
wire \d0|SR2_MUX|Bus_out[10]~61_combout ;
wire \d0|SR2_MUX|Bus_out[10]~62_combout ;
wire \d0|Bus_MUX|Bus_out[10]~57_combout ;
wire \d0|register_file|R2~10_combout ;
wire \d0|register_file|R3~10_combout ;
wire \d0|register_file|R1~10_combout ;
wire \d0|register_file|R0~10_combout ;
wire \d0|SR2_MUX|Bus_out[9]~53_combout ;
wire \d0|SR2_MUX|Bus_out[9]~54_combout ;
wire \d0|register_file|R7~10_combout ;
wire \d0|register_file|R5~10_combout ;
wire \d0|register_file|R4~10_combout ;
wire \d0|register_file|R6~10_combout ;
wire \d0|SR2_MUX|Bus_out[9]~51_combout ;
wire \d0|SR2_MUX|Bus_out[9]~52_combout ;
wire \d0|SR2_MUX|Bus_out[9]~55_combout ;
wire \d0|SR2_MUX|Bus_out[9]~56_combout ;
wire \d0|register_file|Mux6~2_combout ;
wire \d0|register_file|Mux6~3_combout ;
wire \d0|register_file|Mux6~0_combout ;
wire \d0|register_file|Mux6~1_combout ;
wire \d0|register_file|Mux6~4_combout ;
wire \d0|register_file|R2~9_combout ;
wire \d0|register_file|R3~9_combout ;
wire \d0|register_file|R1~9_combout ;
wire \d0|register_file|R0~9_combout ;
wire \d0|SR2_MUX|Bus_out[8]~47_combout ;
wire \d0|SR2_MUX|Bus_out[8]~48_combout ;
wire \d0|register_file|R5~9_combout ;
wire \d0|register_file|R7~9_combout ;
wire \d0|register_file|R6~9_combout ;
wire \d0|register_file|R4~9_combout ;
wire \d0|SR2_MUX|Bus_out[8]~45_combout ;
wire \d0|SR2_MUX|Bus_out[8]~46_combout ;
wire \d0|SR2_MUX|Bus_out[8]~49_combout ;
wire \d0|SR2_MUX|Bus_out[8]~50_combout ;
wire \d0|register_file|Mux7~0_combout ;
wire \d0|register_file|Mux7~1_combout ;
wire \d0|register_file|Mux7~2_combout ;
wire \d0|register_file|Mux7~3_combout ;
wire \d0|register_file|Mux7~4_combout ;
wire \d0|register_file|R3~8_combout ;
wire \d0|register_file|R2~8_combout ;
wire \d0|register_file|R0~8_combout ;
wire \d0|register_file|R1~8_combout ;
wire \d0|SR2_MUX|Bus_out[7]~41_combout ;
wire \d0|SR2_MUX|Bus_out[7]~42_combout ;
wire \d0|register_file|R5~8_combout ;
wire \d0|register_file|R4~8_combout ;
wire \d0|register_file|R6~8_combout ;
wire \d0|SR2_MUX|Bus_out[7]~39_combout ;
wire \d0|SR2_MUX|Bus_out[7]~40_combout ;
wire \d0|SR2_MUX|Bus_out[7]~43_combout ;
wire \d0|SR2_MUX|Bus_out[7]~44_combout ;
wire \d0|ALU_UNIT|Add0~13 ;
wire \d0|ALU_UNIT|Add0~15 ;
wire \d0|ALU_UNIT|Add0~17 ;
wire \d0|ALU_UNIT|Add0~19 ;
wire \d0|ALU_UNIT|Add0~20_combout ;
wire \d0|Bus_MUX|Bus_out[10]~58_combout ;
wire \d0|PC_REGISTER|data[8]~35 ;
wire \d0|PC_REGISTER|data[9]~36_combout ;
wire \d0|ADDR2_MUX|Bus_out[9]~9_combout ;
wire \d0|ADDR2_MUX|Bus_out[9]~10_combout ;
wire \d0|ADDR1_MUX|Bus_out[9]~9_combout ;
wire \d0|ADDR2_MUX|Bus_out[8]~8_combout ;
wire \d0|ADDR1_MUX|Bus_out[8]~8_combout ;
wire \d0|ADDR1_MUX|Bus_out[7]~7_combout ;
wire \d0|ADDR2_MUX|Bus_out[7]~7_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~13 ;
wire \d0|ADDR_MUX_ADDER|Add0~15 ;
wire \d0|ADDR_MUX_ADDER|Add0~17 ;
wire \d0|ADDR_MUX_ADDER|Add0~18_combout ;
wire \d0|PC_REGISTER|data[4]~18_combout ;
wire \d0|PC_REGISTER|data[4]~19_combout ;
wire \d0|PC_REGISTER|data[9]~37 ;
wire \d0|PC_REGISTER|data[10]~38_combout ;
wire \d0|ADDR1_MUX|Bus_out[10]~10_combout ;
wire \d0|ADDR2_MUX|Bus_out[15]~11_combout ;
wire \d0|ADDR2_MUX|Bus_out[15]~12_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~19 ;
wire \d0|ADDR_MUX_ADDER|Add0~20_combout ;
wire \d0|Bus_MUX|Bus_out[10]~56_combout ;
wire \d0|Bus_MUX|Bus_out[10]~59_combout ;
wire \d0|IR_REGISTER|data~11_combout ;
wire \d0|register_file|Decoder0~131_combout ;
wire \d0|register_file|R7~8_combout ;
wire \d0|register_file|Mux8~0_combout ;
wire \d0|register_file|Mux8~1_combout ;
wire \d0|register_file|Mux8~2_combout ;
wire \d0|register_file|Mux8~3_combout ;
wire \d0|register_file|Mux8~4_combout ;
wire \d0|ALU_UNIT|Add0~14_combout ;
wire \d0|Bus_MUX|Bus_out[7]~46_combout ;
wire \d0|Bus_MUX|Bus_out[7]~74_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~14_combout ;
wire \d0|Bus_MUX|Bus_out[7]~45_combout ;
wire \d0|Bus_MUX|Bus_out[7]~47_combout ;
wire \d0|IR_REGISTER|data~8_combout ;
wire \d0|SR1_MUX|Bus_out[1]~1_combout ;
wire \d0|register_file|Mux14~2_combout ;
wire \d0|register_file|Mux14~3_combout ;
wire \d0|register_file|Mux14~0_combout ;
wire \d0|register_file|Mux14~1_combout ;
wire \d0|register_file|Mux14~4_combout ;
wire \d0|ADDR1_MUX|Bus_out[1]~1_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~2_combout ;
wire \d0|PC_REGISTER|data[1]~21 ;
wire \d0|PC_REGISTER|data[2]~22_combout ;
wire \d0|PC_REGISTER|data[2]~23 ;
wire \d0|PC_REGISTER|data[3]~24_combout ;
wire \d0|PC_REGISTER|data[3]~25 ;
wire \d0|PC_REGISTER|data[4]~26_combout ;
wire \d0|PC_REGISTER|data[4]~27 ;
wire \d0|PC_REGISTER|data[5]~28_combout ;
wire \d0|PC_REGISTER|data[5]~29 ;
wire \d0|PC_REGISTER|data[6]~30_combout ;
wire \d0|PC_REGISTER|data[6]~31 ;
wire \d0|PC_REGISTER|data[7]~32_combout ;
wire \d0|PC_REGISTER|data[7]~33 ;
wire \d0|PC_REGISTER|data[8]~34_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~16_combout ;
wire \d0|Bus_MUX|Bus_out[8]~48_combout ;
wire \d0|Bus_MUX|Bus_out[8]~49_combout ;
wire \d0|ALU_UNIT|Add0~16_combout ;
wire \d0|Bus_MUX|Bus_out[8]~50_combout ;
wire \d0|Bus_MUX|Bus_out[8]~51_combout ;
wire \d0|IR_REGISTER|data~9_combout ;
wire \d0|SR1_MUX|Bus_out[2]~2_combout ;
wire \d0|register_file|R3~12_combout ;
wire \d0|register_file|R2~12_combout ;
wire \d0|register_file|R1~12_combout ;
wire \d0|register_file|R0~12_combout ;
wire \d0|register_file|Mux4~2_combout ;
wire \d0|register_file|Mux4~3_combout ;
wire \d0|register_file|R7~12_combout ;
wire \d0|register_file|R5~12_combout ;
wire \d0|register_file|R6~12_combout ;
wire \d0|register_file|R4~12_combout ;
wire \d0|register_file|Mux4~0_combout ;
wire \d0|register_file|Mux4~1_combout ;
wire \d0|register_file|Mux4~4_combout ;
wire \d0|SR2_MUX|Bus_out[11]~63_combout ;
wire \d0|SR2_MUX|Bus_out[11]~64_combout ;
wire \d0|SR2_MUX|Bus_out[11]~65_combout ;
wire \d0|SR2_MUX|Bus_out[11]~66_combout ;
wire \d0|SR2_MUX|Bus_out[11]~67_combout ;
wire \d0|SR2_MUX|Bus_out[11]~68_combout ;
wire \d0|ALU_UNIT|Add0~21 ;
wire \d0|ALU_UNIT|Add0~22_combout ;
wire \d0|Bus_MUX|Bus_out[11]~60_combout ;
wire \d0|Bus_MUX|Bus_out[11]~61_combout ;
wire \d0|PC_REGISTER|data[10]~39 ;
wire \d0|PC_REGISTER|data[11]~40_combout ;
wire \d0|ADDR1_MUX|Bus_out[11]~11_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~21 ;
wire \d0|ADDR_MUX_ADDER|Add0~22_combout ;
wire \d0|Bus_MUX|Bus_out[11]~62_combout ;
wire \d0|IR_REGISTER|data~12_combout ;
wire \state_controller|State~48_combout ;
wire \state_controller|State.S_20~q ;
wire \state_controller|WideOr27~combout ;
wire \d0|register_file|R2~13_combout ;
wire \d0|register_file|R3~13_combout ;
wire \d0|register_file|R0~13_combout ;
wire \d0|register_file|R1~13_combout ;
wire \d0|register_file|Mux3~2_combout ;
wire \d0|register_file|Mux3~3_combout ;
wire \d0|register_file|R7~13_combout ;
wire \d0|register_file|R5~13_combout ;
wire \d0|register_file|R4~13_combout ;
wire \d0|register_file|R6~13_combout ;
wire \d0|register_file|Mux3~0_combout ;
wire \d0|register_file|Mux3~1_combout ;
wire \d0|register_file|Mux3~4_combout ;
wire \d0|SR2_MUX|Bus_out[12]~69_combout ;
wire \d0|SR2_MUX|Bus_out[12]~70_combout ;
wire \d0|SR2_MUX|Bus_out[12]~71_combout ;
wire \d0|SR2_MUX|Bus_out[12]~72_combout ;
wire \d0|SR2_MUX|Bus_out[12]~73_combout ;
wire \d0|SR2_MUX|Bus_out[12]~74_combout ;
wire \d0|Bus_MUX|Bus_out[12]~63_combout ;
wire \d0|ALU_UNIT|Add0~23 ;
wire \d0|ALU_UNIT|Add0~24_combout ;
wire \d0|Bus_MUX|Bus_out[12]~75_combout ;
wire \d0|PC_REGISTER|data[11]~41 ;
wire \d0|PC_REGISTER|data[12]~42_combout ;
wire \d0|ADDR1_MUX|Bus_out[12]~12_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~23 ;
wire \d0|ADDR_MUX_ADDER|Add0~24_combout ;
wire \d0|Bus_MUX|Bus_out[12]~64_combout ;
wire \d0|MAR_REGISTER|data~2_combout ;
wire \state_controller|Decoder0~5_combout ;
wire \state_controller|State~53_combout ;
wire \state_controller|State.S_06~q ;
wire \state_controller|State~40_combout ;
wire \state_controller|State.S_25_0~q ;
wire \state_controller|State~36_combout ;
wire \state_controller|State.S_25_1~q ;
wire \state_controller|State~38_combout ;
wire \state_controller|State.S_25_2~q ;
wire \state_controller|WideOr23~0_combout ;
wire \state_controller|WideOr23~combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \d0|MDR_REGISTER|data~33_combout ;
wire \d0|MDR_REGISTER|data~34_combout ;
wire \d0|register_file|R3~16_combout ;
wire \d0|register_file|R2~16_combout ;
wire \d0|register_file|R1~16_combout ;
wire \d0|register_file|R0~16_combout ;
wire \d0|register_file|Mux0~2_combout ;
wire \d0|register_file|Mux0~3_combout ;
wire \d0|register_file|R5~16_combout ;
wire \d0|register_file|R7~16_combout ;
wire \d0|register_file|R4~16_combout ;
wire \d0|register_file|R6~16_combout ;
wire \d0|register_file|Mux0~0_combout ;
wire \d0|register_file|Mux0~1_combout ;
wire \d0|register_file|Mux0~4_combout ;
wire \d0|SR2_MUX|Bus_out[15]~87_combout ;
wire \d0|SR2_MUX|Bus_out[15]~88_combout ;
wire \d0|SR2_MUX|Bus_out[15]~89_combout ;
wire \d0|SR2_MUX|Bus_out[15]~90_combout ;
wire \d0|SR2_MUX|Bus_out[15]~91_combout ;
wire \d0|SR2_MUX|Bus_out[15]~92_combout ;
wire \d0|Bus_MUX|Bus_out[15]~69_combout ;
wire \d0|register_file|R2~15_combout ;
wire \d0|register_file|R1~15_combout ;
wire \d0|register_file|R0~15_combout ;
wire \d0|SR2_MUX|Bus_out[14]~83_combout ;
wire \d0|register_file|R3~15_combout ;
wire \d0|SR2_MUX|Bus_out[14]~84_combout ;
wire \d0|register_file|R5~15_combout ;
wire \d0|register_file|R7~15_combout ;
wire \d0|register_file|R4~15_combout ;
wire \d0|register_file|R6~15_combout ;
wire \d0|SR2_MUX|Bus_out[14]~81_combout ;
wire \d0|SR2_MUX|Bus_out[14]~82_combout ;
wire \d0|SR2_MUX|Bus_out[14]~85_combout ;
wire \d0|SR2_MUX|Bus_out[14]~86_combout ;
wire \d0|register_file|Mux1~0_combout ;
wire \d0|register_file|Mux1~1_combout ;
wire \d0|register_file|Mux1~2_combout ;
wire \d0|register_file|Mux1~3_combout ;
wire \d0|register_file|Mux1~4_combout ;
wire \d0|register_file|R5~14_combout ;
wire \d0|register_file|R4~14_combout ;
wire \d0|register_file|R6~14_combout ;
wire \d0|SR2_MUX|Bus_out[13]~75_combout ;
wire \d0|register_file|R7~14_combout ;
wire \d0|SR2_MUX|Bus_out[13]~76_combout ;
wire \d0|register_file|R2~14_combout ;
wire \d0|register_file|R3~14_combout ;
wire \d0|register_file|R1~14_combout ;
wire \d0|register_file|R0~14_combout ;
wire \d0|SR2_MUX|Bus_out[13]~77_combout ;
wire \d0|SR2_MUX|Bus_out[13]~78_combout ;
wire \d0|SR2_MUX|Bus_out[13]~79_combout ;
wire \d0|SR2_MUX|Bus_out[13]~80_combout ;
wire \d0|register_file|Mux2~2_combout ;
wire \d0|register_file|Mux2~3_combout ;
wire \d0|register_file|Mux2~0_combout ;
wire \d0|register_file|Mux2~1_combout ;
wire \d0|register_file|Mux2~4_combout ;
wire \d0|ALU_UNIT|Add0~25 ;
wire \d0|ALU_UNIT|Add0~27 ;
wire \d0|ALU_UNIT|Add0~29 ;
wire \d0|ALU_UNIT|Add0~30_combout ;
wire \d0|Bus_MUX|Bus_out[15]~78_combout ;
wire \d0|PC_REGISTER|data[12]~43 ;
wire \d0|PC_REGISTER|data[13]~44_combout ;
wire \d0|ADDR1_MUX|Bus_out[13]~13_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~25 ;
wire \d0|ADDR_MUX_ADDER|Add0~26_combout ;
wire \d0|PC_REGISTER|data[13]~45 ;
wire \d0|PC_REGISTER|data[14]~46_combout ;
wire \d0|ADDR1_MUX|Bus_out[14]~14_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~27 ;
wire \d0|ADDR_MUX_ADDER|Add0~28_combout ;
wire \d0|PC_REGISTER|data[14]~47 ;
wire \d0|PC_REGISTER|data[15]~48_combout ;
wire \d0|ADDR1_MUX|Bus_out[15]~15_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~29 ;
wire \d0|ADDR_MUX_ADDER|Add0~30_combout ;
wire \d0|Bus_MUX|Bus_out[15]~70_combout ;
wire \d0|MAR_REGISTER|data~5_combout ;
wire \state_controller|Decoder0~6_combout ;
wire \state_controller|State~54_combout ;
wire \state_controller|State.S_07~q ;
wire \state_controller|State~44_combout ;
wire \state_controller|State.S_23~q ;
wire \state_controller|State~41_combout ;
wire \state_controller|State.S_16_0~q ;
wire \state_controller|State~42_combout ;
wire \state_controller|State.S_16_1~q ;
wire \state_controller|State~43_combout ;
wire \state_controller|State.S_16_2~q ;
wire \state_controller|WideOr25~0_combout ;
wire \d0|MDR_REGISTER|data~20_combout ;
wire \d0|MDR_REGISTER|data~21_combout ;
wire \d0|MDR_REGISTER|data~22_combout ;
wire \d0|Bus_MUX|Bus_out[9]~53_combout ;
wire \d0|ALU_UNIT|Add0~18_combout ;
wire \d0|Bus_MUX|Bus_out[9]~54_combout ;
wire \d0|Bus_MUX|Bus_out[9]~52_combout ;
wire \d0|Bus_MUX|Bus_out[9]~55_combout ;
wire \d0|IR_REGISTER|data~10_combout ;
wire \d0|MAR_REGISTER|data[12]~1_combout ;
wire \memory_subsystem|Equal0~2_combout ;
wire \d0|MAR_REGISTER|data[1]~feeder_combout ;
wire \memory_subsystem|Equal0~0_combout ;
wire \memory_subsystem|Equal0~3_combout ;
wire \memory_subsystem|Equal0~1_combout ;
wire \memory_subsystem|Equal0~4_combout ;
wire \Data[13]~input_o ;
wire \d0|MDR_REGISTER|data~29_combout ;
wire \d0|MDR_REGISTER|data~30_combout ;
wire \d0|Bus_MUX|Bus_out[13]~66_combout ;
wire \d0|Bus_MUX|Bus_out[13]~65_combout ;
wire \d0|ALU_UNIT|Add0~26_combout ;
wire \d0|Bus_MUX|Bus_out[13]~76_combout ;
wire \d0|MAR_REGISTER|data~3_combout ;
wire \state_controller|Decoder0~4_combout ;
wire \state_controller|State~52_combout ;
wire \state_controller|State.S_04~q ;
wire \d0|Bus_MUX|Bus_out[2]~21_combout ;
wire \d0|Bus_MUX|Bus_out[2]~20_combout ;
wire \d0|Bus_MUX|Bus_out[2]~22_combout ;
wire \S[14]~input_o ;
wire \Data[14]~input_o ;
wire \d0|MDR_REGISTER|data~31_combout ;
wire \d0|MDR_REGISTER|data~32_combout ;
wire \d0|Bus_MUX|Bus_out[14]~68_combout ;
wire \d0|Bus_MUX|Bus_out[14]~67_combout ;
wire \d0|ALU_UNIT|Add0~28_combout ;
wire \d0|Bus_MUX|Bus_out[14]~77_combout ;
wire \d0|MAR_REGISTER|data~4_combout ;
wire \state_controller|Decoder0~1_combout ;
wire \state_controller|State~46_combout ;
wire \state_controller|State.S_05~q ;
wire \state_controller|WideOr29~0_combout ;
wire \Run~input_o ;
wire \state_controller|State~60_combout ;
wire \state_controller|State.Halted~q ;
wire \state_controller|Selector0~1_combout ;
wire \state_controller|WideOr0~0_combout ;
wire \state_controller|Decoder0~7_combout ;
wire \state_controller|State~59_combout ;
wire \state_controller|State.S_0~q ;
wire \Continue~input_o ;
wire \state_controller|Decoder0~8_combout ;
wire \state_controller|Selector8~0_combout ;
wire \state_controller|State.S_PauseIR1~q ;
wire \state_controller|State~58_combout ;
wire \state_controller|State.S_PauseIR2~q ;
wire \state_controller|Selector0~0_combout ;
wire \state_controller|Selector0~2_combout ;
wire \state_controller|Selector0~3_combout ;
wire \state_controller|State.S_18~q ;
wire \state_controller|State~39_combout ;
wire \state_controller|State.S_33_1~q ;
wire \state_controller|State~37_combout ;
wire \state_controller|State.S_33_2~q ;
wire \state_controller|State~51_combout ;
wire \state_controller|State.S_35~q ;
wire \state_controller|State~57_combout ;
wire \state_controller|State.S_32~q ;
wire \d0|set_cc|Equal0~0_combout ;
wire \d0|set_cc|P~0_combout ;
wire \d0|set_cc|Equal0~1_combout ;
wire \d0|set_cc|Equal0~2_combout ;
wire \d0|set_cc|P~1_combout ;
wire \d0|set_cc|P~2_combout ;
wire \d0|set_cc|N~0_combout ;
wire \d0|set_cc|P~q ;
wire \d0|BEN_REGISTER|data~0_combout ;
wire \d0|set_cc|N~1_combout ;
wire \d0|set_cc|N~q ;
wire \d0|set_cc|Z~0_combout ;
wire \d0|set_cc|Z~1_combout ;
wire \d0|set_cc|Z~2_combout ;
wire \d0|set_cc|Z~q ;
wire \d0|BEN_REGISTER|data~1_combout ;
wire \d0|BEN_REGISTER|data~2_combout ;
wire \state_controller|State~56_combout ;
wire \state_controller|State.S_22~q ;
wire \d0|ADDR2_MUX|Bus_out[0]~0_combout ;
wire \d0|ADDR_MUX_ADDER|Add0~0_combout ;
wire \d0|Bus_MUX|Bus_out[0]~23_combout ;
wire \d0|Bus_MUX|Bus_out[0]~17_combout ;
wire \d0|ALU_UNIT|Add0~0_combout ;
wire \d0|Bus_MUX|Bus_out[0]~16_combout ;
wire \d0|Bus_MUX|Bus_out[0]~18_combout ;
wire \S[0]~input_o ;
wire \Data[0]~input_o ;
wire \d0|MDR_REGISTER|data~1_combout ;
wire \d0|MDR_REGISTER|data~2_combout ;
wire \tr0|Data_write_buffer[0]~feeder_combout ;
wire \tr0|Data_write_buffer[1]~feeder_combout ;
wire \tr0|Data_write_buffer[3]~feeder_combout ;
wire \tr0|Data_write_buffer[5]~feeder_combout ;
wire \tr0|Data_write_buffer[7]~feeder_combout ;
wire \tr0|Data_write_buffer[8]~feeder_combout ;
wire \tr0|Data_write_buffer[9]~feeder_combout ;
wire \tr0|Data_write_buffer[11]~feeder_combout ;
wire \tr0|Data_write_buffer[12]~feeder_combout ;
wire \tr0|Data_write_buffer[13]~feeder_combout ;
wire \tr0|Data_write_buffer[14]~feeder_combout ;
wire \tr0|Data_write_buffer[15]~feeder_combout ;
wire \memory_subsystem|hex_data~2_combout ;
wire \memory_subsystem|hex_data[3]~1_combout ;
wire \memory_subsystem|hex_data~4_combout ;
wire \memory_subsystem|hex_data~3_combout ;
wire \memory_subsystem|hex_data~0_combout ;
wire \hex_driver0|WideOr6~0_combout ;
wire \hex_driver0|WideOr5~0_combout ;
wire \hex_driver0|WideOr4~0_combout ;
wire \hex_driver0|WideOr3~0_combout ;
wire \hex_driver0|WideOr2~0_combout ;
wire \hex_driver0|WideOr1~0_combout ;
wire \hex_driver0|WideOr0~0_combout ;
wire \memory_subsystem|hex_data~7_combout ;
wire \memory_subsystem|hex_data~6_combout ;
wire \memory_subsystem|hex_data~8_combout ;
wire \memory_subsystem|hex_data~5_combout ;
wire \hex_driver1|WideOr6~0_combout ;
wire \hex_driver1|WideOr5~0_combout ;
wire \hex_driver1|WideOr4~0_combout ;
wire \hex_driver1|WideOr3~0_combout ;
wire \hex_driver1|WideOr2~0_combout ;
wire \hex_driver1|WideOr1~0_combout ;
wire \hex_driver1|WideOr0~0_combout ;
wire \memory_subsystem|hex_data~11_combout ;
wire \memory_subsystem|hex_data~10_combout ;
wire \memory_subsystem|hex_data~12_combout ;
wire \memory_subsystem|hex_data~9_combout ;
wire \hex_driver2|WideOr6~0_combout ;
wire \hex_driver2|WideOr5~0_combout ;
wire \hex_driver2|WideOr4~0_combout ;
wire \hex_driver2|WideOr3~0_combout ;
wire \hex_driver2|WideOr2~0_combout ;
wire \hex_driver2|WideOr1~0_combout ;
wire \hex_driver2|WideOr0~0_combout ;
wire \memory_subsystem|hex_data~16_combout ;
wire \memory_subsystem|hex_data~13_combout ;
wire \memory_subsystem|hex_data~15_combout ;
wire \memory_subsystem|hex_data~14_combout ;
wire \hex_driver3|WideOr6~0_combout ;
wire \hex_driver3|WideOr5~0_combout ;
wire \hex_driver3|WideOr4~0_combout ;
wire \hex_driver3|WideOr3~0_combout ;
wire \hex_driver3|WideOr2~0_combout ;
wire \hex_driver3|WideOr1~0_combout ;
wire \hex_driver3|WideOr0~0_combout ;
wire \hex_driver4|WideOr6~0_combout ;
wire \hex_driver4|WideOr5~0_combout ;
wire \hex_driver4|WideOr4~0_combout ;
wire \hex_driver4|WideOr3~0_combout ;
wire \hex_driver4|WideOr2~0_combout ;
wire \hex_driver4|WideOr1~0_combout ;
wire \hex_driver4|WideOr0~0_combout ;
wire \hex_driver5|WideOr6~0_combout ;
wire \hex_driver5|WideOr5~0_combout ;
wire \hex_driver5|WideOr4~0_combout ;
wire \hex_driver5|WideOr3~0_combout ;
wire \hex_driver5|WideOr2~0_combout ;
wire \hex_driver5|WideOr1~0_combout ;
wire \hex_driver5|WideOr0~0_combout ;
wire \hex_driver6|WideOr6~0_combout ;
wire \hex_driver6|WideOr5~0_combout ;
wire \hex_driver6|WideOr4~0_combout ;
wire \hex_driver6|WideOr3~0_combout ;
wire \hex_driver6|WideOr2~0_combout ;
wire \hex_driver6|WideOr1~0_combout ;
wire \hex_driver6|WideOr0~0_combout ;
wire \hex_driver7|WideOr6~0_combout ;
wire \hex_driver7|WideOr5~0_combout ;
wire \hex_driver7|WideOr4~0_combout ;
wire \hex_driver7|WideOr3~0_combout ;
wire \hex_driver7|WideOr2~0_combout ;
wire \hex_driver7|WideOr1~0_combout ;
wire \hex_driver7|WideOr0~0_combout ;
wire [15:0] \tr0|Data_write_buffer ;
wire [15:0] \d0|PC_REGISTER|data ;
wire [0:0] \d0|BEN_REGISTER|data ;
wire [15:0] \d0|IR_REGISTER|data ;
wire [15:0] \d0|Bus_MUX|Bus_out ;
wire [15:0] \memory_subsystem|hex_data ;
wire [15:0] \d0|register_file|R5 ;
wire [15:0] \d0|MAR_REGISTER|data ;
wire [15:0] \d0|register_file|R6 ;
wire [15:0] \d0|register_file|R4 ;
wire [15:0] \d0|register_file|R7 ;
wire [15:0] \d0|register_file|R2 ;
wire [15:0] \d0|register_file|R1 ;
wire [15:0] \d0|register_file|R0 ;
wire [15:0] \d0|register_file|R3 ;
wire [15:0] \d0|MDR_REGISTER|data ;
wire [15:0] \tr0|Data_read_buffer ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\tr0|Data_write_buffer [0]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\tr0|Data_write_buffer [1]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\tr0|Data_write_buffer [2]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\tr0|Data_write_buffer [3]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\tr0|Data_write_buffer [4]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\tr0|Data_write_buffer [5]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\tr0|Data_write_buffer [6]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\tr0|Data_write_buffer [7]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\tr0|Data_write_buffer [8]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\tr0|Data_write_buffer [9]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\tr0|Data_write_buffer [10]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\tr0|Data_write_buffer [11]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\tr0|Data_write_buffer [12]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\tr0|Data_write_buffer [13]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\tr0|Data_write_buffer [14]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\tr0|Data_write_buffer [15]),
	.oe(!\state_controller|WideOr25~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\d0|IR_REGISTER|data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\d0|IR_REGISTER|data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\d0|IR_REGISTER|data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\d0|IR_REGISTER|data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(\d0|IR_REGISTER|data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(\d0|IR_REGISTER|data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\d0|IR_REGISTER|data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(\d0|IR_REGISTER|data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(\d0|IR_REGISTER|data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(\d0|IR_REGISTER|data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(\d0|IR_REGISTER|data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(\d0|IR_REGISTER|data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\hex_driver4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\hex_driver4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\hex_driver4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\hex_driver4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\hex_driver4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\hex_driver4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\hex_driver4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\hex_driver5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\hex_driver5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\hex_driver5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\hex_driver5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\hex_driver5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\hex_driver5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\hex_driver5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\hex_driver6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\hex_driver6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\hex_driver6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\hex_driver6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\hex_driver6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\hex_driver6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\hex_driver6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\hex_driver7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\hex_driver7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\hex_driver7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\hex_driver7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\hex_driver7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\hex_driver7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\hex_driver7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\state_controller|WideOr23~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(\state_controller|WideOr25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\d0|MAR_REGISTER|data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\d0|MAR_REGISTER|data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\d0|MAR_REGISTER|data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\d0|MAR_REGISTER|data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\d0|MAR_REGISTER|data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\d0|MAR_REGISTER|data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\d0|MAR_REGISTER|data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\d0|MAR_REGISTER|data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\d0|MAR_REGISTER|data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\d0|MAR_REGISTER|data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\d0|MAR_REGISTER|data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\d0|MAR_REGISTER|data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\d0|MAR_REGISTER|data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\d0|MAR_REGISTER|data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\d0|MAR_REGISTER|data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\d0|MAR_REGISTER|data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N0
cycloneive_lcell_comb \d0|PC_REGISTER|data[0]~16 (
// Equation(s):
// \d0|PC_REGISTER|data[0]~16_combout  = \d0|PC_REGISTER|data [0] $ (VCC)
// \d0|PC_REGISTER|data[0]~17  = CARRY(\d0|PC_REGISTER|data [0])

	.dataa(gnd),
	.datab(\d0|PC_REGISTER|data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|PC_REGISTER|data[0]~16_combout ),
	.cout(\d0|PC_REGISTER|data[0]~17 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[0]~16 .lut_mask = 16'h33CC;
defparam \d0|PC_REGISTER|data[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y13_N11
dffeas \tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y13_N1
dffeas \tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N0
cycloneive_lcell_comb \d0|MDR_REGISTER|data~27 (
// Equation(s):
// \d0|MDR_REGISTER|data~27_combout  = (\d0|MDR_REGISTER|data~20_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [12])))))

	.dataa(\S[12]~input_o ),
	.datab(\memory_subsystem|Equal0~4_combout ),
	.datac(\tr0|Data_read_buffer [12]),
	.datad(\d0|MDR_REGISTER|data~20_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~27_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~27 .lut_mask = 16'hB800;
defparam \d0|MDR_REGISTER|data~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N12
cycloneive_lcell_comb \d0|MDR_REGISTER|data~28 (
// Equation(s):
// \d0|MDR_REGISTER|data~28_combout  = (\d0|MDR_REGISTER|data~27_combout ) # ((\Reset~input_o  & (\d0|Bus_MUX|Bus_out [12] & !\state_controller|WideOr23~combout )))

	.dataa(\Reset~input_o ),
	.datab(\d0|Bus_MUX|Bus_out [12]),
	.datac(\d0|MDR_REGISTER|data~27_combout ),
	.datad(\state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~28_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~28 .lut_mask = 16'hF0F8;
defparam \d0|MDR_REGISTER|data~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N10
cycloneive_lcell_comb \d0|MDR_REGISTER|data[2]~3 (
// Equation(s):
// \d0|MDR_REGISTER|data[2]~3_combout  = (\state_controller|State.S_25_2~q ) # ((\state_controller|State.S_33_2~q ) # ((\state_controller|State.S_23~q ) # (!\Reset~input_o )))

	.dataa(\state_controller|State.S_25_2~q ),
	.datab(\state_controller|State.S_33_2~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[2]~3 .lut_mask = 16'hFEFF;
defparam \d0|MDR_REGISTER|data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y15_N13
dffeas \d0|MDR_REGISTER|data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[12] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N14
cycloneive_lcell_comb \state_controller|Decoder0~3 (
// Equation(s):
// \state_controller|Decoder0~3_combout  = (\d0|IR_REGISTER|data [14] & (!\d0|IR_REGISTER|data [13] & (\d0|IR_REGISTER|data [15] & !\d0|IR_REGISTER|data [12])))

	.dataa(\d0|IR_REGISTER|data [14]),
	.datab(\d0|IR_REGISTER|data [13]),
	.datac(\d0|IR_REGISTER|data [15]),
	.datad(\d0|IR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~3 .lut_mask = 16'h0020;
defparam \state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N28
cycloneive_lcell_comb \state_controller|State~49 (
// Equation(s):
// \state_controller|State~49_combout  = (\state_controller|Decoder0~3_combout  & (\Reset~input_o  & \state_controller|State.S_32~q ))

	.dataa(gnd),
	.datab(\state_controller|Decoder0~3_combout ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~49 .lut_mask = 16'hC000;
defparam \state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y17_N7
dffeas \state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_12 .is_wysiwyg = "true";
defparam \state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N11
dffeas \tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N10
cycloneive_lcell_comb \d0|MDR_REGISTER|data~25 (
// Equation(s):
// \d0|MDR_REGISTER|data~25_combout  = (\d0|MDR_REGISTER|data~20_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [11])))))

	.dataa(\d0|MDR_REGISTER|data~20_combout ),
	.datab(\S[11]~input_o ),
	.datac(\tr0|Data_read_buffer [11]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~25_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~25 .lut_mask = 16'h88A0;
defparam \d0|MDR_REGISTER|data~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N4
cycloneive_lcell_comb \d0|MDR_REGISTER|data~26 (
// Equation(s):
// \d0|MDR_REGISTER|data~26_combout  = (\d0|MDR_REGISTER|data~25_combout ) # ((\Reset~input_o  & (\d0|Bus_MUX|Bus_out [11] & !\state_controller|WideOr23~combout )))

	.dataa(\Reset~input_o ),
	.datab(\d0|MDR_REGISTER|data~25_combout ),
	.datac(\d0|Bus_MUX|Bus_out [11]),
	.datad(\state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~26 .lut_mask = 16'hCCEC;
defparam \d0|MDR_REGISTER|data~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y14_N5
dffeas \d0|MDR_REGISTER|data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[11] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N12
cycloneive_lcell_comb \d0|MDR_REGISTER|data~0 (
// Equation(s):
// \d0|MDR_REGISTER|data~0_combout  = (\state_controller|WideOr25~0_combout  & ((\state_controller|WideOr23~0_combout ) # (\state_controller|State.S_25_1~q )))

	.dataa(gnd),
	.datab(\state_controller|WideOr25~0_combout ),
	.datac(\state_controller|WideOr23~0_combout ),
	.datad(\state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~0 .lut_mask = 16'hCCC0;
defparam \d0|MDR_REGISTER|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N19
dffeas \tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N18
cycloneive_lcell_comb \d0|MDR_REGISTER|data~18 (
// Equation(s):
// \d0|MDR_REGISTER|data~18_combout  = (\d0|MDR_REGISTER|data~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[8]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [8])))))

	.dataa(\d0|MDR_REGISTER|data~0_combout ),
	.datab(\S[8]~input_o ),
	.datac(\tr0|Data_read_buffer [8]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~18 .lut_mask = 16'h88A0;
defparam \d0|MDR_REGISTER|data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N6
cycloneive_lcell_comb \d0|MDR_REGISTER|data~19 (
// Equation(s):
// \d0|MDR_REGISTER|data~19_combout  = (\Reset~input_o  & ((\d0|MDR_REGISTER|data~18_combout ) # ((!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out[8]~51_combout ))))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\d0|MDR_REGISTER|data~18_combout ),
	.datac(\Reset~input_o ),
	.datad(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~19 .lut_mask = 16'hD0C0;
defparam \d0|MDR_REGISTER|data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y13_N7
dffeas \d0|MDR_REGISTER|data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[8] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N2
cycloneive_lcell_comb \d0|PC_REGISTER|data[1]~20 (
// Equation(s):
// \d0|PC_REGISTER|data[1]~20_combout  = (\d0|PC_REGISTER|data [1] & (!\d0|PC_REGISTER|data[0]~17 )) # (!\d0|PC_REGISTER|data [1] & ((\d0|PC_REGISTER|data[0]~17 ) # (GND)))
// \d0|PC_REGISTER|data[1]~21  = CARRY((!\d0|PC_REGISTER|data[0]~17 ) # (!\d0|PC_REGISTER|data [1]))

	.dataa(gnd),
	.datab(\d0|PC_REGISTER|data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[0]~17 ),
	.combout(\d0|PC_REGISTER|data[1]~20_combout ),
	.cout(\d0|PC_REGISTER|data[1]~21 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[1]~20 .lut_mask = 16'h3C3F;
defparam \d0|PC_REGISTER|data[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N24
cycloneive_lcell_comb \d0|MAR_REGISTER|data[12]~0 (
// Equation(s):
// \d0|MAR_REGISTER|data[12]~0_combout  = (!\state_controller|State.S_07~q  & !\state_controller|State.S_06~q )

	.dataa(gnd),
	.datab(\state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\d0|MAR_REGISTER|data[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[12]~0 .lut_mask = 16'h0033;
defparam \d0|MAR_REGISTER|data[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N9
dffeas \tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N8
cycloneive_lcell_comb \d0|MDR_REGISTER|data~16 (
// Equation(s):
// \d0|MDR_REGISTER|data~16_combout  = (\d0|MDR_REGISTER|data~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[7]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [7])))))

	.dataa(\d0|MDR_REGISTER|data~0_combout ),
	.datab(\S[7]~input_o ),
	.datac(\tr0|Data_read_buffer [7]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~16 .lut_mask = 16'h88A0;
defparam \d0|MDR_REGISTER|data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N8
cycloneive_lcell_comb \d0|MDR_REGISTER|data~17 (
// Equation(s):
// \d0|MDR_REGISTER|data~17_combout  = (\Reset~input_o  & ((\d0|MDR_REGISTER|data~16_combout ) # ((!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out[7]~47_combout ))))

	.dataa(\d0|MDR_REGISTER|data~16_combout ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~17 .lut_mask = 16'h8C88;
defparam \d0|MDR_REGISTER|data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N9
dffeas \d0|MDR_REGISTER|data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[7] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N4
cycloneive_lcell_comb \d0|IR_REGISTER|data[1]~1 (
// Equation(s):
// \d0|IR_REGISTER|data[1]~1_combout  = (\state_controller|State.S_35~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data[1]~1 .lut_mask = 16'hCCFF;
defparam \d0|IR_REGISTER|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y17_N25
dffeas \d0|IR_REGISTER|data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IR_REGISTER|data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[9] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N1
dffeas \tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N0
cycloneive_lcell_comb \d0|MDR_REGISTER|data~23 (
// Equation(s):
// \d0|MDR_REGISTER|data~23_combout  = (\d0|MDR_REGISTER|data~20_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[10]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [10])))))

	.dataa(\d0|MDR_REGISTER|data~20_combout ),
	.datab(\S[10]~input_o ),
	.datac(\tr0|Data_read_buffer [10]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~23 .lut_mask = 16'h88A0;
defparam \d0|MDR_REGISTER|data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N22
cycloneive_lcell_comb \d0|MDR_REGISTER|data~24 (
// Equation(s):
// \d0|MDR_REGISTER|data~24_combout  = (\d0|MDR_REGISTER|data~23_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out[10]~59_combout )))

	.dataa(\d0|MDR_REGISTER|data~23_combout ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~24 .lut_mask = 16'hAEAA;
defparam \d0|MDR_REGISTER|data~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N23
dffeas \d0|MDR_REGISTER|data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[10] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N4
cycloneive_lcell_comb \state_controller|Decoder0~2 (
// Equation(s):
// \state_controller|Decoder0~2_combout  = (!\d0|IR_REGISTER|data [14] & (!\d0|IR_REGISTER|data [13] & (\d0|IR_REGISTER|data [15] & \d0|IR_REGISTER|data [12])))

	.dataa(\d0|IR_REGISTER|data [14]),
	.datab(\d0|IR_REGISTER|data [13]),
	.datac(\d0|IR_REGISTER|data [15]),
	.datad(\d0|IR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~2 .lut_mask = 16'h1000;
defparam \state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N8
cycloneive_lcell_comb \state_controller|State~47 (
// Equation(s):
// \state_controller|State~47_combout  = (\state_controller|Decoder0~2_combout  & (\Reset~input_o  & \state_controller|State.S_32~q ))

	.dataa(gnd),
	.datab(\state_controller|Decoder0~2_combout ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~47 .lut_mask = 16'hC000;
defparam \state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y17_N9
dffeas \state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_09 .is_wysiwyg = "true";
defparam \state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N12
cycloneive_lcell_comb \state_controller|WideOr26 (
// Equation(s):
// \state_controller|WideOr26~combout  = (\state_controller|State.S_09~q ) # ((\state_controller|State.S_12~q ) # ((\state_controller|State.S_23~q ) # (\state_controller|State.S_20~q )))

	.dataa(\state_controller|State.S_09~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_20~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr26~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr26 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N8
cycloneive_lcell_comb \state_controller|State~50 (
// Equation(s):
// \state_controller|State~50_combout  = (\state_controller|State.S_25_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_25_2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~50 .lut_mask = 16'hF000;
defparam \state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N9
dffeas \state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_27 .is_wysiwyg = "true";
defparam \state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N0
cycloneive_lcell_comb \state_controller|Decoder0~0 (
// Equation(s):
// \state_controller|Decoder0~0_combout  = (!\d0|IR_REGISTER|data [14] & (!\d0|IR_REGISTER|data [13] & (!\d0|IR_REGISTER|data [15] & \d0|IR_REGISTER|data [12])))

	.dataa(\d0|IR_REGISTER|data [14]),
	.datab(\d0|IR_REGISTER|data [13]),
	.datac(\d0|IR_REGISTER|data [15]),
	.datad(\d0|IR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~0 .lut_mask = 16'h0100;
defparam \state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N6
cycloneive_lcell_comb \state_controller|State~45 (
// Equation(s):
// \state_controller|State~45_combout  = (\Reset~input_o  & (\state_controller|Decoder0~0_combout  & \state_controller|State.S_32~q ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\state_controller|Decoder0~0_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~45 .lut_mask = 16'hC000;
defparam \state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y17_N7
dffeas \state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_01 .is_wysiwyg = "true";
defparam \state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N4
cycloneive_lcell_comb \d0|register_file|Decoder0~6 (
// Equation(s):
// \d0|register_file|Decoder0~6_combout  = (\state_controller|State.S_05~q ) # (\state_controller|State.S_01~q )

	.dataa(\state_controller|State.S_05~q ),
	.datab(\state_controller|State.S_01~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~6 .lut_mask = 16'hEEEE;
defparam \d0|register_file|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N0
cycloneive_lcell_comb \d0|register_file|Decoder0~67 (
// Equation(s):
// \d0|register_file|Decoder0~67_combout  = (!\d0|IR_REGISTER|data [11] & ((\state_controller|State.S_27~q ) # ((\state_controller|State.S_09~q ) # (\d0|register_file|Decoder0~6_combout ))))

	.dataa(\state_controller|State.S_27~q ),
	.datab(\state_controller|State.S_09~q ),
	.datac(\d0|IR_REGISTER|data [11]),
	.datad(\d0|register_file|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~67_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~67 .lut_mask = 16'h0F0E;
defparam \d0|register_file|Decoder0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N10
cycloneive_lcell_comb \d0|register_file|Decoder0~135 (
// Equation(s):
// \d0|register_file|Decoder0~135_combout  = (\d0|IR_REGISTER|data [9] & (\d0|register_file|Decoder0~67_combout  & (\d0|IR_REGISTER|data [10] & !\state_controller|State.S_04~q )))

	.dataa(\d0|IR_REGISTER|data [9]),
	.datab(\d0|register_file|Decoder0~67_combout ),
	.datac(\d0|IR_REGISTER|data [10]),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~135_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~135 .lut_mask = 16'h0080;
defparam \d0|register_file|Decoder0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N4
cycloneive_lcell_comb \d0|register_file|R3~11 (
// Equation(s):
// \d0|register_file|R3~11_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out[10]~59_combout )

	.dataa(\d0|register_file|Decoder0~135_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R3~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~11 .lut_mask = 16'hAA00;
defparam \d0|register_file|R3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N20
cycloneive_lcell_comb \d0|register_file|R3[2]~1 (
// Equation(s):
// \d0|register_file|R3[2]~1_combout  = (\d0|register_file|Decoder0~135_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~135_combout ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R3[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3[2]~1 .lut_mask = 16'hCFCF;
defparam \d0|register_file|R3[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y18_N5
dffeas \d0|register_file|R3[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[10] .is_wysiwyg = "true";
defparam \d0|register_file|R3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N6
cycloneive_lcell_comb \d0|register_file|Decoder0~132 (
// Equation(s):
// \d0|register_file|Decoder0~132_combout  = (!\d0|IR_REGISTER|data [9] & (\d0|register_file|Decoder0~67_combout  & (\d0|IR_REGISTER|data [10] & !\state_controller|State.S_04~q )))

	.dataa(\d0|IR_REGISTER|data [9]),
	.datab(\d0|register_file|Decoder0~67_combout ),
	.datac(\d0|IR_REGISTER|data [10]),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~132_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~132 .lut_mask = 16'h0040;
defparam \d0|register_file|Decoder0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N28
cycloneive_lcell_comb \d0|register_file|R2~11 (
// Equation(s):
// \d0|register_file|R2~11_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out[10]~59_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~132_combout ),
	.datad(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R2~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~11 .lut_mask = 16'hF000;
defparam \d0|register_file|R2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N10
cycloneive_lcell_comb \d0|register_file|R2[2]~1 (
// Equation(s):
// \d0|register_file|R2[2]~1_combout  = (\d0|register_file|Decoder0~132_combout ) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|register_file|Decoder0~132_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R2[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2[2]~1 .lut_mask = 16'hFF55;
defparam \d0|register_file|R2[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N29
dffeas \d0|register_file|R2[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[10] .is_wysiwyg = "true";
defparam \d0|register_file|R2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N18
cycloneive_lcell_comb \d0|register_file|Decoder0~133 (
// Equation(s):
// \d0|register_file|Decoder0~133_combout  = (\d0|IR_REGISTER|data [9] & (\d0|register_file|Decoder0~67_combout  & (!\d0|IR_REGISTER|data [10] & !\state_controller|State.S_04~q )))

	.dataa(\d0|IR_REGISTER|data [9]),
	.datab(\d0|register_file|Decoder0~67_combout ),
	.datac(\d0|IR_REGISTER|data [10]),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~133_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~133 .lut_mask = 16'h0008;
defparam \d0|register_file|Decoder0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N18
cycloneive_lcell_comb \d0|register_file|R1~11 (
// Equation(s):
// \d0|register_file|R1~11_combout  = (\d0|register_file|Decoder0~133_combout  & \d0|Bus_MUX|Bus_out[10]~59_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~133_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R1~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~11 .lut_mask = 16'hCC00;
defparam \d0|register_file|R1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N28
cycloneive_lcell_comb \d0|register_file|R1[2]~1 (
// Equation(s):
// \d0|register_file|R1[2]~1_combout  = (\d0|register_file|Decoder0~133_combout ) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|register_file|Decoder0~133_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R1[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1[2]~1 .lut_mask = 16'hFF55;
defparam \d0|register_file|R1[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y18_N19
dffeas \d0|register_file|R1[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[10] .is_wysiwyg = "true";
defparam \d0|register_file|R1[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N23
dffeas \tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N22
cycloneive_lcell_comb \d0|MDR_REGISTER|data~14 (
// Equation(s):
// \d0|MDR_REGISTER|data~14_combout  = (\d0|MDR_REGISTER|data~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[6]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [6])))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\S[6]~input_o ),
	.datac(\tr0|Data_read_buffer [6]),
	.datad(\d0|MDR_REGISTER|data~0_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~14 .lut_mask = 16'hD800;
defparam \d0|MDR_REGISTER|data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N14
cycloneive_lcell_comb \d0|MDR_REGISTER|data~15 (
// Equation(s):
// \d0|MDR_REGISTER|data~15_combout  = (\Reset~input_o  & ((\d0|MDR_REGISTER|data~14_combout ) # ((!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out [6]))))

	.dataa(\d0|MDR_REGISTER|data~14_combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\Reset~input_o ),
	.datad(\d0|Bus_MUX|Bus_out [6]),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~15 .lut_mask = 16'hB0A0;
defparam \d0|MDR_REGISTER|data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N15
dffeas \d0|MDR_REGISTER|data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[6] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N24
cycloneive_lcell_comb \state_controller|WideOr25 (
// Equation(s):
// \state_controller|WideOr25~combout  = (\state_controller|State.S_35~q ) # ((\state_controller|State.S_27~q ) # (!\state_controller|WideOr25~0_combout ))

	.dataa(\state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_27~q ),
	.datad(\state_controller|WideOr25~0_combout ),
	.cin(gnd),
	.combout(\state_controller|WideOr25~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr25 .lut_mask = 16'hFAFF;
defparam \state_controller|WideOr25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N8
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[2]~19 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[2]~19_combout  = ((!\state_controller|State.S_18~q  & (\state_controller|WideOr25~combout  & !\state_controller|State.S_04~q ))) # (!\d0|MAR_REGISTER|data[12]~0_combout )

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|WideOr25~combout ),
	.datac(\state_controller|State.S_04~q ),
	.datad(\d0|MAR_REGISTER|data[12]~0_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[2]~19 .lut_mask = 16'h04FF;
defparam \d0|Bus_MUX|Bus_out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N8
cycloneive_lcell_comb \state_controller|State~55 (
// Equation(s):
// \state_controller|State~55_combout  = (\Reset~input_o  & (\state_controller|State.S_04~q  & \d0|IR_REGISTER|data [11]))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\state_controller|State.S_04~q ),
	.datad(\d0|IR_REGISTER|data [11]),
	.cin(gnd),
	.combout(\state_controller|State~55_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~55 .lut_mask = 16'hA000;
defparam \state_controller|State~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y17_N9
dffeas \state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_21 .is_wysiwyg = "true";
defparam \state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N28
cycloneive_lcell_comb \state_controller|WideOr32 (
// Equation(s):
// \state_controller|WideOr32~combout  = (\state_controller|State.S_06~q ) # ((\state_controller|State.S_07~q ) # (\state_controller|State.S_21~q ))

	.dataa(\state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_07~q ),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr32~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr32 .lut_mask = 16'hFFFA;
defparam \state_controller|WideOr32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N5
dffeas \tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N4
cycloneive_lcell_comb \d0|MDR_REGISTER|data~12 (
// Equation(s):
// \d0|MDR_REGISTER|data~12_combout  = (\d0|MDR_REGISTER|data~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[5]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [5])))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\S[5]~input_o ),
	.datac(\tr0|Data_read_buffer [5]),
	.datad(\d0|MDR_REGISTER|data~0_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~12 .lut_mask = 16'hD800;
defparam \d0|MDR_REGISTER|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N16
cycloneive_lcell_comb \d0|MDR_REGISTER|data~13 (
// Equation(s):
// \d0|MDR_REGISTER|data~13_combout  = (\Reset~input_o  & ((\d0|MDR_REGISTER|data~12_combout ) # ((\d0|Bus_MUX|Bus_out[5]~40_combout  & !\state_controller|WideOr23~combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.datab(\d0|MDR_REGISTER|data~12_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~13 .lut_mask = 16'hCE00;
defparam \d0|MDR_REGISTER|data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N17
dffeas \d0|MDR_REGISTER|data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[5] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N20
cycloneive_lcell_comb \d0|register_file|R2~6 (
// Equation(s):
// \d0|register_file|R2~6_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out[5]~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~132_combout ),
	.datad(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R2~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~6 .lut_mask = 16'hF000;
defparam \d0|register_file|R2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y18_N21
dffeas \d0|register_file|R2[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[5] .is_wysiwyg = "true";
defparam \d0|register_file|R2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N22
cycloneive_lcell_comb \d0|register_file|R3~6 (
// Equation(s):
// \d0|register_file|R3~6_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out[5]~40_combout )

	.dataa(\d0|register_file|Decoder0~135_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R3~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~6 .lut_mask = 16'hAA00;
defparam \d0|register_file|R3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y18_N23
dffeas \d0|register_file|R3[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[5] .is_wysiwyg = "true";
defparam \d0|register_file|R3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N30
cycloneive_lcell_comb \d0|register_file|R1~6 (
// Equation(s):
// \d0|register_file|R1~6_combout  = (\d0|Bus_MUX|Bus_out[5]~40_combout  & \d0|register_file|Decoder0~133_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.datad(\d0|register_file|Decoder0~133_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R1~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~6 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N31
dffeas \d0|register_file|R1[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[5] .is_wysiwyg = "true";
defparam \d0|register_file|R1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N20
cycloneive_lcell_comb \d0|register_file|Decoder0~134 (
// Equation(s):
// \d0|register_file|Decoder0~134_combout  = (!\d0|IR_REGISTER|data [9] & (\d0|register_file|Decoder0~67_combout  & (!\d0|IR_REGISTER|data [10] & !\state_controller|State.S_04~q )))

	.dataa(\d0|IR_REGISTER|data [9]),
	.datab(\d0|register_file|Decoder0~67_combout ),
	.datac(\d0|IR_REGISTER|data [10]),
	.datad(\state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~134_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~134 .lut_mask = 16'h0004;
defparam \d0|register_file|Decoder0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N28
cycloneive_lcell_comb \d0|register_file|R0~6 (
// Equation(s):
// \d0|register_file|R0~6_combout  = (\d0|Bus_MUX|Bus_out[5]~40_combout  & \d0|register_file|Decoder0~134_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.datad(\d0|register_file|Decoder0~134_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R0~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~6 .lut_mask = 16'hF000;
defparam \d0|register_file|R0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N22
cycloneive_lcell_comb \d0|register_file|R0[6]~1 (
// Equation(s):
// \d0|register_file|R0[6]~1_combout  = (\d0|register_file|Decoder0~134_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\d0|register_file|Decoder0~134_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R0[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0[6]~1 .lut_mask = 16'hFF0F;
defparam \d0|register_file|R0[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y18_N29
dffeas \d0|register_file|R0[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[5] .is_wysiwyg = "true";
defparam \d0|register_file|R0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N10
cycloneive_lcell_comb \d0|register_file|Mux10~2 (
// Equation(s):
// \d0|register_file|Mux10~2_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R1 [5])) # 
// (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R0 [5])))))

	.dataa(\d0|register_file|R1 [5]),
	.datab(\d0|register_file|R0 [5]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux10~2 .lut_mask = 16'hFA0C;
defparam \d0|register_file|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N4
cycloneive_lcell_comb \d0|register_file|Mux10~3 (
// Equation(s):
// \d0|register_file|Mux10~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux10~2_combout  & ((\d0|register_file|R3 [5]))) # (!\d0|register_file|Mux10~2_combout  & (\d0|register_file|R2 [5])))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux10~2_combout ))))

	.dataa(\d0|register_file|R2 [5]),
	.datab(\d0|register_file|R3 [5]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|register_file|Mux10~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux10~3 .lut_mask = 16'hCFA0;
defparam \d0|register_file|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N2
cycloneive_lcell_comb \d0|register_file|Decoder0~3 (
// Equation(s):
// \d0|register_file|Decoder0~3_combout  = (\d0|IR_REGISTER|data [11] & ((\state_controller|State.S_27~q ) # ((\state_controller|State.S_09~q ) # (\d0|register_file|Decoder0~6_combout ))))

	.dataa(\state_controller|State.S_27~q ),
	.datab(\state_controller|State.S_09~q ),
	.datac(\d0|IR_REGISTER|data [11]),
	.datad(\d0|register_file|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~3 .lut_mask = 16'hF0E0;
defparam \d0|register_file|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N24
cycloneive_lcell_comb \d0|register_file|Decoder0~128 (
// Equation(s):
// \d0|register_file|Decoder0~128_combout  = (\d0|IR_REGISTER|data [9] & (!\state_controller|State.S_04~q  & (!\d0|IR_REGISTER|data [10] & \d0|register_file|Decoder0~3_combout )))

	.dataa(\d0|IR_REGISTER|data [9]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\d0|IR_REGISTER|data [10]),
	.datad(\d0|register_file|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~128_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~128 .lut_mask = 16'h0200;
defparam \d0|register_file|Decoder0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N30
cycloneive_lcell_comb \d0|register_file|R5~6 (
// Equation(s):
// \d0|register_file|R5~6_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out[5]~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~128_combout ),
	.datad(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R5~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~6 .lut_mask = 16'hF000;
defparam \d0|register_file|R5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N22
cycloneive_lcell_comb \d0|register_file|R5[3]~1 (
// Equation(s):
// \d0|register_file|R5[3]~1_combout  = (\d0|register_file|Decoder0~128_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~128_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\d0|register_file|R5[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5[3]~1 .lut_mask = 16'hF0FF;
defparam \d0|register_file|R5[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N31
dffeas \d0|register_file|R5[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[5] .is_wysiwyg = "true";
defparam \d0|register_file|R5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N4
cycloneive_lcell_comb \d0|register_file|R7~6 (
// Equation(s):
// \d0|register_file|R7~6_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out[5]~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~131_combout ),
	.datad(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R7~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~6 .lut_mask = 16'hF000;
defparam \d0|register_file|R7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N10
cycloneive_lcell_comb \d0|register_file|R7[4]~1 (
// Equation(s):
// \d0|register_file|R7[4]~1_combout  = (\d0|register_file|Decoder0~131_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\d0|register_file|Decoder0~131_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R7[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7[4]~1 .lut_mask = 16'hFF33;
defparam \d0|register_file|R7[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N5
dffeas \d0|register_file|R7[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[5] .is_wysiwyg = "true";
defparam \d0|register_file|R7[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N28
cycloneive_lcell_comb \d0|register_file|Decoder0~129 (
// Equation(s):
// \d0|register_file|Decoder0~129_combout  = (!\d0|IR_REGISTER|data [9] & (!\state_controller|State.S_04~q  & (\d0|IR_REGISTER|data [10] & \d0|register_file|Decoder0~3_combout )))

	.dataa(\d0|IR_REGISTER|data [9]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\d0|IR_REGISTER|data [10]),
	.datad(\d0|register_file|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~129_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~129 .lut_mask = 16'h1000;
defparam \d0|register_file|Decoder0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N16
cycloneive_lcell_comb \d0|register_file|R6~6 (
// Equation(s):
// \d0|register_file|R6~6_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out[5]~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~129_combout ),
	.datad(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R6~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~6 .lut_mask = 16'hF000;
defparam \d0|register_file|R6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N16
cycloneive_lcell_comb \d0|register_file|R6[7]~1 (
// Equation(s):
// \d0|register_file|R6[7]~1_combout  = (\d0|register_file|Decoder0~129_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\d0|register_file|Decoder0~129_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R6[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6[7]~1 .lut_mask = 16'hFF0F;
defparam \d0|register_file|R6[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y18_N17
dffeas \d0|register_file|R6[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[5] .is_wysiwyg = "true";
defparam \d0|register_file|R6[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N22
cycloneive_lcell_comb \d0|register_file|Decoder0~130 (
// Equation(s):
// \d0|register_file|Decoder0~130_combout  = (!\d0|IR_REGISTER|data [9] & (!\state_controller|State.S_04~q  & (!\d0|IR_REGISTER|data [10] & \d0|register_file|Decoder0~3_combout )))

	.dataa(\d0|IR_REGISTER|data [9]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\d0|IR_REGISTER|data [10]),
	.datad(\d0|register_file|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~130_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~130 .lut_mask = 16'h0100;
defparam \d0|register_file|Decoder0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y18_N6
cycloneive_lcell_comb \d0|register_file|R4~6 (
// Equation(s):
// \d0|register_file|R4~6_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out[5]~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~130_combout ),
	.datad(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R4~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~6 .lut_mask = 16'hF000;
defparam \d0|register_file|R4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N22
cycloneive_lcell_comb \d0|register_file|R4[10]~1 (
// Equation(s):
// \d0|register_file|R4[10]~1_combout  = (\d0|register_file|Decoder0~130_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\d0|register_file|Decoder0~130_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R4[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4[10]~1 .lut_mask = 16'hFF0F;
defparam \d0|register_file|R4[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y18_N7
dffeas \d0|register_file|R4[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[5] .is_wysiwyg = "true";
defparam \d0|register_file|R4[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N20
cycloneive_lcell_comb \d0|register_file|Mux10~0 (
// Equation(s):
// \d0|register_file|Mux10~0_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R6 [5]) # ((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|register_file|R4 [5] & !\d0|SR1_MUX|Bus_out[0]~0_combout ))))

	.dataa(\d0|register_file|R6 [5]),
	.datab(\d0|register_file|R4 [5]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux10~0 .lut_mask = 16'hF0AC;
defparam \d0|register_file|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N20
cycloneive_lcell_comb \d0|register_file|Mux10~1 (
// Equation(s):
// \d0|register_file|Mux10~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux10~0_combout  & ((\d0|register_file|R7 [5]))) # (!\d0|register_file|Mux10~0_combout  & (\d0|register_file|R5 [5])))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux10~0_combout ))))

	.dataa(\d0|register_file|R5 [5]),
	.datab(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datac(\d0|register_file|R7 [5]),
	.datad(\d0|register_file|Mux10~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux10~1 .lut_mask = 16'hF388;
defparam \d0|register_file|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N18
cycloneive_lcell_comb \d0|register_file|Mux10~4 (
// Equation(s):
// \d0|register_file|Mux10~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux10~1_combout ))) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux10~3_combout ))

	.dataa(gnd),
	.datab(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datac(\d0|register_file|Mux10~3_combout ),
	.datad(\d0|register_file|Mux10~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux10~4 .lut_mask = 16'hFC30;
defparam \d0|register_file|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N24
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[5]~5 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[5]~5_combout  = (\d0|MAR_REGISTER|data[12]~0_combout  & ((\state_controller|State.S_12~q  & ((\d0|register_file|Mux10~4_combout ))) # (!\state_controller|State.S_12~q  & (\d0|PC_REGISTER|data [5])))) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & (((\d0|register_file|Mux10~4_combout ))))

	.dataa(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datab(\d0|PC_REGISTER|data [5]),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|register_file|Mux10~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[5]~5 .lut_mask = 16'hFD08;
defparam \d0|ADDR1_MUX|Bus_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N18
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[5]~5 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[5]~5_combout  = (\d0|IR_REGISTER|data [5] & ((\state_controller|State.S_22~q ) # ((\state_controller|State.S_21~q ) # (!\d0|MAR_REGISTER|data[12]~0_combout ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datad(\d0|IR_REGISTER|data [5]),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[5]~5 .lut_mask = 16'hEF00;
defparam \d0|ADDR2_MUX|Bus_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y15_N12
cycloneive_lcell_comb \d0|register_file|R5~5 (
// Equation(s):
// \d0|register_file|R5~5_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out[4]~36_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~128_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R5~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~5 .lut_mask = 16'hCC00;
defparam \d0|register_file|R5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y15_N13
dffeas \d0|register_file|R5[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[4] .is_wysiwyg = "true";
defparam \d0|register_file|R5[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N16
cycloneive_lcell_comb \d0|register_file|R7~5 (
// Equation(s):
// \d0|register_file|R7~5_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out[4]~36_combout )

	.dataa(\d0|register_file|Decoder0~131_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R7~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~5 .lut_mask = 16'hAA00;
defparam \d0|register_file|R7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N17
dffeas \d0|register_file|R7[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[4] .is_wysiwyg = "true";
defparam \d0|register_file|R7[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N18
cycloneive_lcell_comb \d0|register_file|R6~5 (
// Equation(s):
// \d0|register_file|R6~5_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out[4]~36_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~129_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R6~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~5 .lut_mask = 16'hCC00;
defparam \d0|register_file|R6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N19
dffeas \d0|register_file|R6[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[4] .is_wysiwyg = "true";
defparam \d0|register_file|R6[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N18
cycloneive_lcell_comb \d0|register_file|R4~5 (
// Equation(s):
// \d0|register_file|R4~5_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out[4]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~130_combout ),
	.datad(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R4~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~5 .lut_mask = 16'hF000;
defparam \d0|register_file|R4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y15_N19
dffeas \d0|register_file|R4[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[4] .is_wysiwyg = "true";
defparam \d0|register_file|R4[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N28
cycloneive_lcell_comb \d0|register_file|Mux11~0 (
// Equation(s):
// \d0|register_file|Mux11~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R6 [4])) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R4 [4])))))

	.dataa(\d0|register_file|R6 [4]),
	.datab(\d0|register_file|R4 [4]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux11~0 .lut_mask = 16'hFA0C;
defparam \d0|register_file|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N26
cycloneive_lcell_comb \d0|register_file|Mux11~1 (
// Equation(s):
// \d0|register_file|Mux11~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux11~0_combout  & ((\d0|register_file|R7 [4]))) # (!\d0|register_file|Mux11~0_combout  & (\d0|register_file|R5 [4])))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux11~0_combout ))))

	.dataa(\d0|register_file|R5 [4]),
	.datab(\d0|register_file|R7 [4]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|Mux11~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux11~1 .lut_mask = 16'hCFA0;
defparam \d0|register_file|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N2
cycloneive_lcell_comb \d0|register_file|R2~5 (
// Equation(s):
// \d0|register_file|R2~5_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out[4]~36_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~132_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R2~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~5 .lut_mask = 16'hCC00;
defparam \d0|register_file|R2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N3
dffeas \d0|register_file|R2[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[4] .is_wysiwyg = "true";
defparam \d0|register_file|R2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y15_N10
cycloneive_lcell_comb \d0|register_file|R3~5 (
// Equation(s):
// \d0|register_file|R3~5_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out[4]~36_combout )

	.dataa(\d0|register_file|Decoder0~135_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R3~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~5 .lut_mask = 16'hAA00;
defparam \d0|register_file|R3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y15_N11
dffeas \d0|register_file|R3[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[4] .is_wysiwyg = "true";
defparam \d0|register_file|R3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N2
cycloneive_lcell_comb \d0|register_file|R0~5 (
// Equation(s):
// \d0|register_file|R0~5_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out[4]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~134_combout ),
	.datad(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R0~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~5 .lut_mask = 16'hF000;
defparam \d0|register_file|R0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N3
dffeas \d0|register_file|R0[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[4] .is_wysiwyg = "true";
defparam \d0|register_file|R0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N18
cycloneive_lcell_comb \d0|register_file|R1~5 (
// Equation(s):
// \d0|register_file|R1~5_combout  = (\d0|register_file|Decoder0~133_combout  & \d0|Bus_MUX|Bus_out[4]~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~133_combout ),
	.datad(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R1~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~5 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N19
dffeas \d0|register_file|R1[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[4] .is_wysiwyg = "true";
defparam \d0|register_file|R1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N20
cycloneive_lcell_comb \d0|register_file|Mux11~2 (
// Equation(s):
// \d0|register_file|Mux11~2_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|register_file|R1 [4]) # (\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R0 [4] & ((!\d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R0 [4]),
	.datab(\d0|register_file|R1 [4]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux11~2 .lut_mask = 16'hF0CA;
defparam \d0|register_file|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N18
cycloneive_lcell_comb \d0|register_file|Mux11~3 (
// Equation(s):
// \d0|register_file|Mux11~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux11~2_combout  & ((\d0|register_file|R3 [4]))) # (!\d0|register_file|Mux11~2_combout  & (\d0|register_file|R2 [4])))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux11~2_combout ))))

	.dataa(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datab(\d0|register_file|R2 [4]),
	.datac(\d0|register_file|R3 [4]),
	.datad(\d0|register_file|Mux11~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux11~3 .lut_mask = 16'hF588;
defparam \d0|register_file|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N24
cycloneive_lcell_comb \d0|register_file|Mux11~4 (
// Equation(s):
// \d0|register_file|Mux11~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux11~1_combout )) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux11~3_combout )))

	.dataa(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datab(gnd),
	.datac(\d0|register_file|Mux11~1_combout ),
	.datad(\d0|register_file|Mux11~3_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux11~4 .lut_mask = 16'hF5A0;
defparam \d0|register_file|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N22
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[4]~4 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[4]~4_combout  = (\state_controller|State.S_12~q  & (((\d0|register_file|Mux11~4_combout )))) # (!\state_controller|State.S_12~q  & ((\d0|MAR_REGISTER|data[12]~0_combout  & (\d0|PC_REGISTER|data [4])) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & ((\d0|register_file|Mux11~4_combout )))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\d0|PC_REGISTER|data [4]),
	.datac(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datad(\d0|register_file|Mux11~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[4]~4 .lut_mask = 16'hEF40;
defparam \d0|ADDR1_MUX|Bus_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N17
dffeas \tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N16
cycloneive_lcell_comb \d0|MDR_REGISTER|data~8 (
// Equation(s):
// \d0|MDR_REGISTER|data~8_combout  = (\d0|MDR_REGISTER|data~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [3])))))

	.dataa(\d0|MDR_REGISTER|data~0_combout ),
	.datab(\S[3]~input_o ),
	.datac(\tr0|Data_read_buffer [3]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~8 .lut_mask = 16'h88A0;
defparam \d0|MDR_REGISTER|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N14
cycloneive_lcell_comb \d0|MDR_REGISTER|data~9 (
// Equation(s):
// \d0|MDR_REGISTER|data~9_combout  = (\Reset~input_o  & ((\d0|MDR_REGISTER|data~8_combout ) # ((!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out[3]~33_combout ))))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\d0|MDR_REGISTER|data~8_combout ),
	.datad(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~9 .lut_mask = 16'hA2A0;
defparam \d0|MDR_REGISTER|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N15
dffeas \d0|MDR_REGISTER|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[3] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N24
cycloneive_lcell_comb \d0|register_file|R7~4 (
// Equation(s):
// \d0|register_file|R7~4_combout  = (\d0|Bus_MUX|Bus_out[3]~33_combout  & \d0|register_file|Decoder0~131_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.datad(\d0|register_file|Decoder0~131_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R7~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~4 .lut_mask = 16'hF000;
defparam \d0|register_file|R7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y12_N25
dffeas \d0|register_file|R7[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[3] .is_wysiwyg = "true";
defparam \d0|register_file|R7[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y15_N0
cycloneive_lcell_comb \d0|register_file|R5~4 (
// Equation(s):
// \d0|register_file|R5~4_combout  = (\d0|Bus_MUX|Bus_out[3]~33_combout  & \d0|register_file|Decoder0~128_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.datad(\d0|register_file|Decoder0~128_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R5~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~4 .lut_mask = 16'hF000;
defparam \d0|register_file|R5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y15_N1
dffeas \d0|register_file|R5[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[3] .is_wysiwyg = "true";
defparam \d0|register_file|R5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N12
cycloneive_lcell_comb \d0|register_file|R4~4 (
// Equation(s):
// \d0|register_file|R4~4_combout  = (\d0|Bus_MUX|Bus_out[3]~33_combout  & \d0|register_file|Decoder0~130_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.datad(\d0|register_file|Decoder0~130_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R4~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~4 .lut_mask = 16'hF000;
defparam \d0|register_file|R4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N13
dffeas \d0|register_file|R4[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[3] .is_wysiwyg = "true";
defparam \d0|register_file|R4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N2
cycloneive_lcell_comb \d0|register_file|R6~4 (
// Equation(s):
// \d0|register_file|R6~4_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out[3]~33_combout )

	.dataa(\d0|register_file|Decoder0~129_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R6~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~4 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y15_N3
dffeas \d0|register_file|R6[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[3] .is_wysiwyg = "true";
defparam \d0|register_file|R6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N28
cycloneive_lcell_comb \d0|register_file|Mux12~0 (
// Equation(s):
// \d0|register_file|Mux12~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R6 [3]))) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R4 [3]))))

	.dataa(\d0|register_file|R4 [3]),
	.datab(\d0|register_file|R6 [3]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux12~0 .lut_mask = 16'hFC0A;
defparam \d0|register_file|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N30
cycloneive_lcell_comb \d0|register_file|Mux12~1 (
// Equation(s):
// \d0|register_file|Mux12~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux12~0_combout  & (\d0|register_file|R7 [3])) # (!\d0|register_file|Mux12~0_combout  & ((\d0|register_file|R5 [3]))))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux12~0_combout ))))

	.dataa(\d0|register_file|R7 [3]),
	.datab(\d0|register_file|R5 [3]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|Mux12~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux12~1 .lut_mask = 16'hAFC0;
defparam \d0|register_file|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y15_N26
cycloneive_lcell_comb \d0|register_file|R3~4 (
// Equation(s):
// \d0|register_file|R3~4_combout  = (\d0|Bus_MUX|Bus_out[3]~33_combout  & \d0|register_file|Decoder0~135_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.datad(\d0|register_file|Decoder0~135_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R3~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~4 .lut_mask = 16'hF000;
defparam \d0|register_file|R3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y15_N27
dffeas \d0|register_file|R3[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[3] .is_wysiwyg = "true";
defparam \d0|register_file|R3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N12
cycloneive_lcell_comb \d0|register_file|R2~4 (
// Equation(s):
// \d0|register_file|R2~4_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out[3]~33_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~132_combout ),
	.datac(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R2~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~4 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N13
dffeas \d0|register_file|R2[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[3] .is_wysiwyg = "true";
defparam \d0|register_file|R2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N16
cycloneive_lcell_comb \d0|register_file|R0~4 (
// Equation(s):
// \d0|register_file|R0~4_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out[3]~33_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~134_combout ),
	.datad(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R0~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~4 .lut_mask = 16'hF000;
defparam \d0|register_file|R0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N17
dffeas \d0|register_file|R0[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[3] .is_wysiwyg = "true";
defparam \d0|register_file|R0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N8
cycloneive_lcell_comb \d0|register_file|R1~4 (
// Equation(s):
// \d0|register_file|R1~4_combout  = (\d0|register_file|Decoder0~133_combout  & \d0|Bus_MUX|Bus_out[3]~33_combout )

	.dataa(\d0|register_file|Decoder0~133_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R1~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~4 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N9
dffeas \d0|register_file|R1[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[3] .is_wysiwyg = "true";
defparam \d0|register_file|R1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N0
cycloneive_lcell_comb \d0|register_file|Mux12~2 (
// Equation(s):
// \d0|register_file|Mux12~2_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|register_file|R1 [3]) # (\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R0 [3] & ((!\d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R0 [3]),
	.datab(\d0|register_file|R1 [3]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux12~2 .lut_mask = 16'hF0CA;
defparam \d0|register_file|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N22
cycloneive_lcell_comb \d0|register_file|Mux12~3 (
// Equation(s):
// \d0|register_file|Mux12~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux12~2_combout  & (\d0|register_file|R3 [3])) # (!\d0|register_file|Mux12~2_combout  & ((\d0|register_file|R2 [3]))))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux12~2_combout ))))

	.dataa(\d0|register_file|R3 [3]),
	.datab(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datac(\d0|register_file|R2 [3]),
	.datad(\d0|register_file|Mux12~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux12~3 .lut_mask = 16'hBBC0;
defparam \d0|register_file|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N8
cycloneive_lcell_comb \d0|register_file|Mux12~4 (
// Equation(s):
// \d0|register_file|Mux12~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux12~1_combout )) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux12~3_combout )))

	.dataa(\d0|register_file|Mux12~1_combout ),
	.datab(gnd),
	.datac(\d0|register_file|Mux12~3_combout ),
	.datad(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux12~4 .lut_mask = 16'hAAF0;
defparam \d0|register_file|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N30
cycloneive_lcell_comb \state_controller|SR2MUX~0 (
// Equation(s):
// \state_controller|SR2MUX~0_combout  = (\d0|IR_REGISTER|data [5] & ((\state_controller|State.S_01~q ) # (\state_controller|State.S_05~q )))

	.dataa(\state_controller|State.S_01~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_05~q ),
	.datad(\d0|IR_REGISTER|data [5]),
	.cin(gnd),
	.combout(\state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|SR2MUX~0 .lut_mask = 16'hFA00;
defparam \state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N15
dffeas \tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N14
cycloneive_lcell_comb \d0|MDR_REGISTER|data~6 (
// Equation(s):
// \d0|MDR_REGISTER|data~6_combout  = (\d0|MDR_REGISTER|data~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [2])))))

	.dataa(\d0|MDR_REGISTER|data~0_combout ),
	.datab(\S[2]~input_o ),
	.datac(\tr0|Data_read_buffer [2]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~6 .lut_mask = 16'h88A0;
defparam \d0|MDR_REGISTER|data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N8
cycloneive_lcell_comb \d0|MDR_REGISTER|data~7 (
// Equation(s):
// \d0|MDR_REGISTER|data~7_combout  = (\Reset~input_o  & ((\d0|MDR_REGISTER|data~6_combout ) # ((!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out [2]))))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\Reset~input_o ),
	.datac(\d0|Bus_MUX|Bus_out [2]),
	.datad(\d0|MDR_REGISTER|data~6_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~7 .lut_mask = 16'hCC40;
defparam \d0|MDR_REGISTER|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N9
dffeas \d0|MDR_REGISTER|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[2] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N2
cycloneive_lcell_comb \d0|register_file|R7~3 (
// Equation(s):
// \d0|register_file|R7~3_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~131_combout ),
	.datad(\d0|Bus_MUX|Bus_out [2]),
	.cin(gnd),
	.combout(\d0|register_file|R7~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~3 .lut_mask = 16'hF000;
defparam \d0|register_file|R7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N3
dffeas \d0|register_file|R7[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[2] .is_wysiwyg = "true";
defparam \d0|register_file|R7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N20
cycloneive_lcell_comb \d0|register_file|R5~3 (
// Equation(s):
// \d0|register_file|R5~3_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~128_combout ),
	.datad(\d0|Bus_MUX|Bus_out [2]),
	.cin(gnd),
	.combout(\d0|register_file|R5~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~3 .lut_mask = 16'hF000;
defparam \d0|register_file|R5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N21
dffeas \d0|register_file|R5[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[2] .is_wysiwyg = "true";
defparam \d0|register_file|R5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N8
cycloneive_lcell_comb \d0|register_file|R6~3 (
// Equation(s):
// \d0|register_file|R6~3_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out [2])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~129_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [2]),
	.cin(gnd),
	.combout(\d0|register_file|R6~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~3 .lut_mask = 16'hCC00;
defparam \d0|register_file|R6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N9
dffeas \d0|register_file|R6[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[2] .is_wysiwyg = "true";
defparam \d0|register_file|R6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N6
cycloneive_lcell_comb \d0|register_file|R4~3 (
// Equation(s):
// \d0|register_file|R4~3_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out [2])

	.dataa(\d0|register_file|Decoder0~130_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [2]),
	.cin(gnd),
	.combout(\d0|register_file|R4~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~3 .lut_mask = 16'hAA00;
defparam \d0|register_file|R4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N7
dffeas \d0|register_file|R4[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[2] .is_wysiwyg = "true";
defparam \d0|register_file|R4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N16
cycloneive_lcell_comb \d0|register_file|Mux13~0 (
// Equation(s):
// \d0|register_file|Mux13~0_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R6 [2]) # ((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (((!\d0|SR1_MUX|Bus_out[0]~0_combout  & \d0|register_file|R4 [2]))))

	.dataa(\d0|register_file|R6 [2]),
	.datab(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|R4 [2]),
	.cin(gnd),
	.combout(\d0|register_file|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux13~0 .lut_mask = 16'hCBC8;
defparam \d0|register_file|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N30
cycloneive_lcell_comb \d0|register_file|Mux13~1 (
// Equation(s):
// \d0|register_file|Mux13~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux13~0_combout  & (\d0|register_file|R7 [2])) # (!\d0|register_file|Mux13~0_combout  & ((\d0|register_file|R5 [2]))))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux13~0_combout ))))

	.dataa(\d0|register_file|R7 [2]),
	.datab(\d0|register_file|R5 [2]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|Mux13~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux13~1 .lut_mask = 16'hAFC0;
defparam \d0|register_file|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N16
cycloneive_lcell_comb \d0|register_file|R3~3 (
// Equation(s):
// \d0|register_file|R3~3_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~135_combout ),
	.datad(\d0|Bus_MUX|Bus_out [2]),
	.cin(gnd),
	.combout(\d0|register_file|R3~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~3 .lut_mask = 16'hF000;
defparam \d0|register_file|R3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y14_N17
dffeas \d0|register_file|R3[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[2] .is_wysiwyg = "true";
defparam \d0|register_file|R3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N14
cycloneive_lcell_comb \d0|register_file|R2~3 (
// Equation(s):
// \d0|register_file|R2~3_combout  = (\d0|Bus_MUX|Bus_out [2] & \d0|register_file|Decoder0~132_combout )

	.dataa(\d0|Bus_MUX|Bus_out [2]),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~132_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R2~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~3 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N15
dffeas \d0|register_file|R2[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[2] .is_wysiwyg = "true";
defparam \d0|register_file|R2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N22
cycloneive_lcell_comb \d0|register_file|R0~3 (
// Equation(s):
// \d0|register_file|R0~3_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out [2])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~134_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [2]),
	.cin(gnd),
	.combout(\d0|register_file|R0~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~3 .lut_mask = 16'hCC00;
defparam \d0|register_file|R0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y17_N23
dffeas \d0|register_file|R0[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[2] .is_wysiwyg = "true";
defparam \d0|register_file|R0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N8
cycloneive_lcell_comb \d0|register_file|R1~3 (
// Equation(s):
// \d0|register_file|R1~3_combout  = (\d0|register_file|Decoder0~133_combout  & \d0|Bus_MUX|Bus_out [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~133_combout ),
	.datad(\d0|Bus_MUX|Bus_out [2]),
	.cin(gnd),
	.combout(\d0|register_file|R1~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~3 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y17_N9
dffeas \d0|register_file|R1[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[2] .is_wysiwyg = "true";
defparam \d0|register_file|R1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N0
cycloneive_lcell_comb \d0|register_file|Mux13~2 (
// Equation(s):
// \d0|register_file|Mux13~2_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|register_file|R1 [2]) # (\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R0 [2] & ((!\d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R0 [2]),
	.datab(\d0|register_file|R1 [2]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux13~2 .lut_mask = 16'hF0CA;
defparam \d0|register_file|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N10
cycloneive_lcell_comb \d0|register_file|Mux13~3 (
// Equation(s):
// \d0|register_file|Mux13~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux13~2_combout  & (\d0|register_file|R3 [2])) # (!\d0|register_file|Mux13~2_combout  & ((\d0|register_file|R2 [2]))))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux13~2_combout ))))

	.dataa(\d0|register_file|R3 [2]),
	.datab(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datac(\d0|register_file|R2 [2]),
	.datad(\d0|register_file|Mux13~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux13~3 .lut_mask = 16'hBBC0;
defparam \d0|register_file|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N24
cycloneive_lcell_comb \d0|register_file|Mux13~4 (
// Equation(s):
// \d0|register_file|Mux13~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux13~1_combout )) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux13~3_combout )))

	.dataa(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datab(gnd),
	.datac(\d0|register_file|Mux13~1_combout ),
	.datad(\d0|register_file|Mux13~3_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux13~4 .lut_mask = 16'hF5A0;
defparam \d0|register_file|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N12
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[2]~2 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[2]~2_combout  = (\d0|MAR_REGISTER|data[12]~0_combout  & ((\state_controller|State.S_12~q  & ((\d0|register_file|Mux13~4_combout ))) # (!\state_controller|State.S_12~q  & (\d0|PC_REGISTER|data [2])))) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & (((\d0|register_file|Mux13~4_combout ))))

	.dataa(\d0|PC_REGISTER|data [2]),
	.datab(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|register_file|Mux13~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[2]~2 .lut_mask = 16'hFB08;
defparam \d0|ADDR1_MUX|Bus_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N0
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[2]~2 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[2]~2_combout  = (\d0|IR_REGISTER|data [2] & ((\state_controller|State.S_22~q ) # ((\state_controller|State.S_21~q ) # (!\d0|MAR_REGISTER|data[12]~0_combout ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[2]~2 .lut_mask = 16'hCC8C;
defparam \d0|ADDR2_MUX|Bus_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N25
dffeas \tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N24
cycloneive_lcell_comb \d0|MDR_REGISTER|data~4 (
// Equation(s):
// \d0|MDR_REGISTER|data~4_combout  = (\d0|MDR_REGISTER|data~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [1])))))

	.dataa(\d0|MDR_REGISTER|data~0_combout ),
	.datab(\S[1]~input_o ),
	.datac(\tr0|Data_read_buffer [1]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~4 .lut_mask = 16'h88A0;
defparam \d0|MDR_REGISTER|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N0
cycloneive_lcell_comb \d0|MDR_REGISTER|data~5 (
// Equation(s):
// \d0|MDR_REGISTER|data~5_combout  = (\Reset~input_o  & ((\d0|MDR_REGISTER|data~4_combout ) # ((!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out [1]))))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\d0|MDR_REGISTER|data~4_combout ),
	.datac(\Reset~input_o ),
	.datad(\d0|Bus_MUX|Bus_out [1]),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~5 .lut_mask = 16'hD0C0;
defparam \d0|MDR_REGISTER|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y13_N1
dffeas \d0|MDR_REGISTER|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[1] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N8
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[1]~28 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[1]~28_combout  = (\d0|Bus_MUX|Bus_out[2]~19_combout  & (((\d0|Bus_MUX|Bus_out[2]~21_combout  & \d0|ADDR_MUX_ADDER|Add0~2_combout )))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|PC_REGISTER|data [1]) # 
// ((!\d0|Bus_MUX|Bus_out[2]~21_combout ))))

	.dataa(\d0|PC_REGISTER|data [1]),
	.datab(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datac(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~2_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[1]~28 .lut_mask = 16'hE323;
defparam \d0|Bus_MUX|Bus_out[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N14
cycloneive_lcell_comb \state_controller|WideOr26~0 (
// Equation(s):
// \state_controller|WideOr26~0_combout  = (!\state_controller|State.S_23~q  & (!\state_controller|State.S_12~q  & !\state_controller|State.S_20~q ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(gnd),
	.datad(\state_controller|State.S_20~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr26~0 .lut_mask = 16'h0011;
defparam \state_controller|WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N12
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[1]~25 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[1]~25_combout  = (!\state_controller|WideOr27~combout  & (!\d0|register_file|Mux14~4_combout  & ((\state_controller|State.S_09~q ) # (!\state_controller|WideOr26~0_combout ))))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\state_controller|WideOr26~0_combout ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\d0|register_file|Mux14~4_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[1]~25 .lut_mask = 16'h0051;
defparam \d0|Bus_MUX|Bus_out[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N24
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[0]~26 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[0]~26_combout  = (!\state_controller|WideOr27~combout  & !\state_controller|WideOr26~combout )

	.dataa(\state_controller|WideOr27~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[0]~26 .lut_mask = 16'h0055;
defparam \d0|Bus_MUX|Bus_out[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y13_N28
cycloneive_lcell_comb \d0|register_file|R7~2 (
// Equation(s):
// \d0|register_file|R7~2_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~131_combout ),
	.datad(\d0|Bus_MUX|Bus_out [1]),
	.cin(gnd),
	.combout(\d0|register_file|R7~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~2 .lut_mask = 16'hF000;
defparam \d0|register_file|R7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y13_N29
dffeas \d0|register_file|R7[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[1] .is_wysiwyg = "true";
defparam \d0|register_file|R7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N18
cycloneive_lcell_comb \d0|IR_REGISTER|data~0 (
// Equation(s):
// \d0|IR_REGISTER|data~0_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out [0])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [0]),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~0 .lut_mask = 16'hAA00;
defparam \d0|IR_REGISTER|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N0
cycloneive_lcell_comb \d0|IR_REGISTER|data[0]~feeder (
// Equation(s):
// \d0|IR_REGISTER|data[0]~feeder_combout  = \d0|IR_REGISTER|data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IR_REGISTER|data~0_combout ),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data[0]~feeder .lut_mask = 16'hFF00;
defparam \d0|IR_REGISTER|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N1
dffeas \d0|IR_REGISTER|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[0] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N12
cycloneive_lcell_comb \d0|register_file|R3~2 (
// Equation(s):
// \d0|register_file|R3~2_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~135_combout ),
	.datad(\d0|Bus_MUX|Bus_out [1]),
	.cin(gnd),
	.combout(\d0|register_file|R3~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~2 .lut_mask = 16'hF000;
defparam \d0|register_file|R3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y14_N13
dffeas \d0|register_file|R3[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[1] .is_wysiwyg = "true";
defparam \d0|register_file|R3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N4
cycloneive_lcell_comb \d0|register_file|R6~2 (
// Equation(s):
// \d0|register_file|R6~2_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~129_combout ),
	.datad(\d0|Bus_MUX|Bus_out [1]),
	.cin(gnd),
	.combout(\d0|register_file|R6~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~2 .lut_mask = 16'hF000;
defparam \d0|register_file|R6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y15_N5
dffeas \d0|register_file|R6[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[1] .is_wysiwyg = "true";
defparam \d0|register_file|R6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N26
cycloneive_lcell_comb \d0|register_file|R2~2 (
// Equation(s):
// \d0|register_file|R2~2_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~132_combout ),
	.datad(\d0|Bus_MUX|Bus_out [1]),
	.cin(gnd),
	.combout(\d0|register_file|R2~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~2 .lut_mask = 16'hF000;
defparam \d0|register_file|R2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N27
dffeas \d0|register_file|R2[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[1] .is_wysiwyg = "true";
defparam \d0|register_file|R2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N0
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[1]~7 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[1]~7_combout  = (\d0|IR_REGISTER|data [2] & ((\d0|register_file|R6 [1]) # ((\d0|IR_REGISTER|data [0])))) # (!\d0|IR_REGISTER|data [2] & (((\d0|register_file|R2 [1] & !\d0|IR_REGISTER|data [0]))))

	.dataa(\d0|register_file|R6 [1]),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|register_file|R2 [1]),
	.datad(\d0|IR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[1]~7 .lut_mask = 16'hCCB8;
defparam \d0|SR2_MUX|Bus_out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N30
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[1]~8 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[1]~8_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[1]~7_combout  & (\d0|register_file|R7 [1])) # (!\d0|SR2_MUX|Bus_out[1]~7_combout  & ((\d0|register_file|R3 [1]))))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[1]~7_combout ))))

	.dataa(\d0|register_file|R7 [1]),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|register_file|R3 [1]),
	.datad(\d0|SR2_MUX|Bus_out[1]~7_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[1]~8 .lut_mask = 16'hBBC0;
defparam \d0|SR2_MUX|Bus_out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N16
cycloneive_lcell_comb \d0|register_file|R0~2 (
// Equation(s):
// \d0|register_file|R0~2_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out [1])

	.dataa(\d0|register_file|Decoder0~134_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [1]),
	.cin(gnd),
	.combout(\d0|register_file|R0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~2 .lut_mask = 16'hAA00;
defparam \d0|register_file|R0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N17
dffeas \d0|register_file|R0[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[1] .is_wysiwyg = "true";
defparam \d0|register_file|R0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N30
cycloneive_lcell_comb \d0|register_file|R1~2 (
// Equation(s):
// \d0|register_file|R1~2_combout  = (\d0|Bus_MUX|Bus_out [1] & \d0|register_file|Decoder0~133_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [1]),
	.datad(\d0|register_file|Decoder0~133_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R1~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~2 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y18_N31
dffeas \d0|register_file|R1[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[1] .is_wysiwyg = "true";
defparam \d0|register_file|R1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N10
cycloneive_lcell_comb \d0|register_file|R5~2 (
// Equation(s):
// \d0|register_file|R5~2_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~128_combout ),
	.datad(\d0|Bus_MUX|Bus_out [1]),
	.cin(gnd),
	.combout(\d0|register_file|R5~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~2 .lut_mask = 16'hF000;
defparam \d0|register_file|R5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y16_N11
dffeas \d0|register_file|R5[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[1] .is_wysiwyg = "true";
defparam \d0|register_file|R5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N6
cycloneive_lcell_comb \d0|register_file|R4~2 (
// Equation(s):
// \d0|register_file|R4~2_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out [1])

	.dataa(\d0|register_file|Decoder0~130_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [1]),
	.cin(gnd),
	.combout(\d0|register_file|R4~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~2 .lut_mask = 16'hAA00;
defparam \d0|register_file|R4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y15_N7
dffeas \d0|register_file|R4[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[1] .is_wysiwyg = "true";
defparam \d0|register_file|R4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N28
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[1]~5 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[1]~5_combout  = (\d0|IR_REGISTER|data [2] & ((\d0|IR_REGISTER|data [0] & (\d0|register_file|R5 [1])) # (!\d0|IR_REGISTER|data [0] & ((\d0|register_file|R4 [1]))))) # (!\d0|IR_REGISTER|data [2] & (((\d0|IR_REGISTER|data [0]))))

	.dataa(\d0|register_file|R5 [1]),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|register_file|R4 [1]),
	.datad(\d0|IR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[1]~5 .lut_mask = 16'hBBC0;
defparam \d0|SR2_MUX|Bus_out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N2
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[1]~6 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[1]~6_combout  = (\d0|IR_REGISTER|data [2] & (((\d0|SR2_MUX|Bus_out[1]~5_combout )))) # (!\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[1]~5_combout  & ((\d0|register_file|R1 [1]))) # (!\d0|SR2_MUX|Bus_out[1]~5_combout  & 
// (\d0|register_file|R0 [1]))))

	.dataa(\d0|register_file|R0 [1]),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|register_file|R1 [1]),
	.datad(\d0|SR2_MUX|Bus_out[1]~5_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[1]~6 .lut_mask = 16'hFC22;
defparam \d0|SR2_MUX|Bus_out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N24
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[1]~9 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[1]~9_combout  = (\d0|IR_REGISTER|data [1] & ((\state_controller|SR2MUX~0_combout ) # ((\d0|SR2_MUX|Bus_out[1]~8_combout )))) # (!\d0|IR_REGISTER|data [1] & (!\state_controller|SR2MUX~0_combout  & ((\d0|SR2_MUX|Bus_out[1]~6_combout ))))

	.dataa(\d0|IR_REGISTER|data [1]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|SR2_MUX|Bus_out[1]~8_combout ),
	.datad(\d0|SR2_MUX|Bus_out[1]~6_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[1]~9 .lut_mask = 16'hB9A8;
defparam \d0|SR2_MUX|Bus_out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N22
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[1]~24 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[1]~24_combout  = (\state_controller|WideOr27~combout  & (\d0|register_file|Mux14~4_combout  & ((\d0|SR2_MUX|Bus_out[1]~9_combout ) # (\state_controller|WideOr26~combout ))))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\d0|SR2_MUX|Bus_out[1]~9_combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|register_file|Mux14~4_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[1]~24 .lut_mask = 16'hA800;
defparam \d0|Bus_MUX|Bus_out[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N26
cycloneive_lcell_comb \d0|register_file|R5~0 (
// Equation(s):
// \d0|register_file|R5~0_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out [0])

	.dataa(\d0|register_file|Decoder0~128_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~0 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y16_N27
dffeas \d0|register_file|R5[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[0] .is_wysiwyg = "true";
defparam \d0|register_file|R5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N0
cycloneive_lcell_comb \d0|register_file|R6~0 (
// Equation(s):
// \d0|register_file|R6~0_combout  = (\d0|Bus_MUX|Bus_out [0] & \d0|register_file|Decoder0~129_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [0]),
	.datad(\d0|register_file|Decoder0~129_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~0 .lut_mask = 16'hF000;
defparam \d0|register_file|R6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N1
dffeas \d0|register_file|R6[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[0] .is_wysiwyg = "true";
defparam \d0|register_file|R6[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N22
cycloneive_lcell_comb \d0|register_file|R4~0 (
// Equation(s):
// \d0|register_file|R4~0_combout  = (\d0|Bus_MUX|Bus_out [0] & \d0|register_file|Decoder0~130_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [0]),
	.datad(\d0|register_file|Decoder0~130_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~0 .lut_mask = 16'hF000;
defparam \d0|register_file|R4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N23
dffeas \d0|register_file|R4[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[0] .is_wysiwyg = "true";
defparam \d0|register_file|R4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N14
cycloneive_lcell_comb \d0|register_file|Mux15~0 (
// Equation(s):
// \d0|register_file|Mux15~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R6 [0])) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R4 [0])))))

	.dataa(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datab(\d0|register_file|R6 [0]),
	.datac(\d0|register_file|R4 [0]),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux15~0 .lut_mask = 16'hEE50;
defparam \d0|register_file|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N30
cycloneive_lcell_comb \d0|register_file|R7~0 (
// Equation(s):
// \d0|register_file|R7~0_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~131_combout ),
	.datad(\d0|Bus_MUX|Bus_out [0]),
	.cin(gnd),
	.combout(\d0|register_file|R7~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~0 .lut_mask = 16'hF000;
defparam \d0|register_file|R7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N31
dffeas \d0|register_file|R7[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[0] .is_wysiwyg = "true";
defparam \d0|register_file|R7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N8
cycloneive_lcell_comb \d0|register_file|Mux15~1 (
// Equation(s):
// \d0|register_file|Mux15~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux15~0_combout  & ((\d0|register_file|R7 [0]))) # (!\d0|register_file|Mux15~0_combout  & (\d0|register_file|R5 [0])))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux15~0_combout ))))

	.dataa(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datab(\d0|register_file|R5 [0]),
	.datac(\d0|register_file|Mux15~0_combout ),
	.datad(\d0|register_file|R7 [0]),
	.cin(gnd),
	.combout(\d0|register_file|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux15~1 .lut_mask = 16'hF858;
defparam \d0|register_file|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N8
cycloneive_lcell_comb \d0|register_file|R2~0 (
// Equation(s):
// \d0|register_file|R2~0_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~132_combout ),
	.datad(\d0|Bus_MUX|Bus_out [0]),
	.cin(gnd),
	.combout(\d0|register_file|R2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~0 .lut_mask = 16'hF000;
defparam \d0|register_file|R2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N9
dffeas \d0|register_file|R2[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[0] .is_wysiwyg = "true";
defparam \d0|register_file|R2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N12
cycloneive_lcell_comb \d0|register_file|R0~0 (
// Equation(s):
// \d0|register_file|R0~0_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out [0])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~134_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [0]),
	.cin(gnd),
	.combout(\d0|register_file|R0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~0 .lut_mask = 16'hCC00;
defparam \d0|register_file|R0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y18_N13
dffeas \d0|register_file|R0[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[0] .is_wysiwyg = "true";
defparam \d0|register_file|R0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N12
cycloneive_lcell_comb \d0|register_file|R1~0 (
// Equation(s):
// \d0|register_file|R1~0_combout  = (\d0|Bus_MUX|Bus_out [0] & \d0|register_file|Decoder0~133_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [0]),
	.datad(\d0|register_file|Decoder0~133_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~0 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y16_N13
dffeas \d0|register_file|R1[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[0] .is_wysiwyg = "true";
defparam \d0|register_file|R1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N30
cycloneive_lcell_comb \d0|register_file|Mux15~2 (
// Equation(s):
// \d0|register_file|Mux15~2_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R1 [0]))) # 
// (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R0 [0]))))

	.dataa(\d0|register_file|R0 [0]),
	.datab(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|R1 [0]),
	.cin(gnd),
	.combout(\d0|register_file|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux15~2 .lut_mask = 16'hF2C2;
defparam \d0|register_file|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N2
cycloneive_lcell_comb \d0|register_file|R3~0 (
// Equation(s):
// \d0|register_file|R3~0_combout  = (\d0|Bus_MUX|Bus_out [0] & \d0|register_file|Decoder0~135_combout )

	.dataa(\d0|Bus_MUX|Bus_out [0]),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~135_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~0 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y14_N3
dffeas \d0|register_file|R3[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[0] .is_wysiwyg = "true";
defparam \d0|register_file|R3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N12
cycloneive_lcell_comb \d0|register_file|Mux15~3 (
// Equation(s):
// \d0|register_file|Mux15~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux15~2_combout  & ((\d0|register_file|R3 [0]))) # (!\d0|register_file|Mux15~2_combout  & (\d0|register_file|R2 [0])))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux15~2_combout ))))

	.dataa(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datab(\d0|register_file|R2 [0]),
	.datac(\d0|register_file|Mux15~2_combout ),
	.datad(\d0|register_file|R3 [0]),
	.cin(gnd),
	.combout(\d0|register_file|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux15~3 .lut_mask = 16'hF858;
defparam \d0|register_file|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N26
cycloneive_lcell_comb \d0|register_file|Mux15~4 (
// Equation(s):
// \d0|register_file|Mux15~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux15~1_combout )) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux15~3_combout )))

	.dataa(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datab(gnd),
	.datac(\d0|register_file|Mux15~1_combout ),
	.datad(\d0|register_file|Mux15~3_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux15~4 .lut_mask = 16'hF5A0;
defparam \d0|register_file|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N6
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[0]~0 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[0]~0_combout  = (\d0|IR_REGISTER|data [1] & (((\d0|register_file|R2 [0]) # (\d0|IR_REGISTER|data [2])))) # (!\d0|IR_REGISTER|data [1] & (\d0|register_file|R0 [0] & ((!\d0|IR_REGISTER|data [2]))))

	.dataa(\d0|register_file|R0 [0]),
	.datab(\d0|register_file|R2 [0]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|IR_REGISTER|data [2]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[0]~0 .lut_mask = 16'hF0CA;
defparam \d0|SR2_MUX|Bus_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N4
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[0]~1 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[0]~1_combout  = (\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R6 [0]))) # (!\d0|SR2_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R4 [0])))) # (!\d0|IR_REGISTER|data [2] & 
// (((\d0|SR2_MUX|Bus_out[0]~0_combout ))))

	.dataa(\d0|IR_REGISTER|data [2]),
	.datab(\d0|register_file|R4 [0]),
	.datac(\d0|register_file|R6 [0]),
	.datad(\d0|SR2_MUX|Bus_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[0]~1 .lut_mask = 16'hF588;
defparam \d0|SR2_MUX|Bus_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N12
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[0]~2 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[0]~2_combout  = (\d0|IR_REGISTER|data [2] & ((\d0|register_file|R5 [0]) # ((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [2] & (((!\d0|IR_REGISTER|data [1] & \d0|register_file|R1 [0]))))

	.dataa(\d0|register_file|R5 [0]),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|register_file|R1 [0]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[0]~2 .lut_mask = 16'hCBC8;
defparam \d0|SR2_MUX|Bus_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N2
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[0]~3 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[0]~3_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[0]~2_combout  & ((\d0|register_file|R7 [0]))) # (!\d0|SR2_MUX|Bus_out[0]~2_combout  & (\d0|register_file|R3 [0])))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[0]~2_combout ))))

	.dataa(\d0|register_file|R3 [0]),
	.datab(\d0|register_file|R7 [0]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|SR2_MUX|Bus_out[0]~2_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[0]~3 .lut_mask = 16'hCFA0;
defparam \d0|SR2_MUX|Bus_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N8
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[0]~4 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[0]~4_combout  = (\state_controller|SR2MUX~0_combout  & (\d0|IR_REGISTER|data [0])) # (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[0]~3_combout ))) # (!\d0|IR_REGISTER|data [0] & 
// (\d0|SR2_MUX|Bus_out[0]~1_combout ))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|SR2_MUX|Bus_out[0]~1_combout ),
	.datad(\d0|SR2_MUX|Bus_out[0]~3_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[0]~4 .lut_mask = 16'hDC98;
defparam \d0|SR2_MUX|Bus_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N0
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~0 (
// Equation(s):
// \d0|ALU_UNIT|Add0~0_combout  = (\d0|register_file|Mux15~4_combout  & (\d0|SR2_MUX|Bus_out[0]~4_combout  $ (VCC))) # (!\d0|register_file|Mux15~4_combout  & (\d0|SR2_MUX|Bus_out[0]~4_combout  & VCC))
// \d0|ALU_UNIT|Add0~1  = CARRY((\d0|register_file|Mux15~4_combout  & \d0|SR2_MUX|Bus_out[0]~4_combout ))

	.dataa(\d0|register_file|Mux15~4_combout ),
	.datab(\d0|SR2_MUX|Bus_out[0]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|ALU_UNIT|Add0~0_combout ),
	.cout(\d0|ALU_UNIT|Add0~1 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~0 .lut_mask = 16'h6688;
defparam \d0|ALU_UNIT|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N2
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~2 (
// Equation(s):
// \d0|ALU_UNIT|Add0~2_combout  = (\d0|register_file|Mux14~4_combout  & ((\d0|SR2_MUX|Bus_out[1]~9_combout  & (\d0|ALU_UNIT|Add0~1  & VCC)) # (!\d0|SR2_MUX|Bus_out[1]~9_combout  & (!\d0|ALU_UNIT|Add0~1 )))) # (!\d0|register_file|Mux14~4_combout  & 
// ((\d0|SR2_MUX|Bus_out[1]~9_combout  & (!\d0|ALU_UNIT|Add0~1 )) # (!\d0|SR2_MUX|Bus_out[1]~9_combout  & ((\d0|ALU_UNIT|Add0~1 ) # (GND)))))
// \d0|ALU_UNIT|Add0~3  = CARRY((\d0|register_file|Mux14~4_combout  & (!\d0|SR2_MUX|Bus_out[1]~9_combout  & !\d0|ALU_UNIT|Add0~1 )) # (!\d0|register_file|Mux14~4_combout  & ((!\d0|ALU_UNIT|Add0~1 ) # (!\d0|SR2_MUX|Bus_out[1]~9_combout ))))

	.dataa(\d0|register_file|Mux14~4_combout ),
	.datab(\d0|SR2_MUX|Bus_out[1]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~1 ),
	.combout(\d0|ALU_UNIT|Add0~2_combout ),
	.cout(\d0|ALU_UNIT|Add0~3 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~2 .lut_mask = 16'h9617;
defparam \d0|ALU_UNIT|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N10
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[1]~27 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[1]~27_combout  = (\d0|Bus_MUX|Bus_out[1]~25_combout ) # ((\d0|Bus_MUX|Bus_out[1]~24_combout ) # ((\d0|Bus_MUX|Bus_out[0]~26_combout  & \d0|ALU_UNIT|Add0~2_combout )))

	.dataa(\d0|Bus_MUX|Bus_out[1]~25_combout ),
	.datab(\d0|Bus_MUX|Bus_out[0]~26_combout ),
	.datac(\d0|Bus_MUX|Bus_out[1]~24_combout ),
	.datad(\d0|ALU_UNIT|Add0~2_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[1]~27 .lut_mask = 16'hFEFA;
defparam \d0|Bus_MUX|Bus_out[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N14
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[1] (
// Equation(s):
// \d0|Bus_MUX|Bus_out [1] = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[1]~28_combout  & ((\d0|Bus_MUX|Bus_out[1]~27_combout ))) # (!\d0|Bus_MUX|Bus_out[1]~28_combout  & (\d0|MDR_REGISTER|data [1])))) # (!\d0|Bus_MUX|Bus_out[2]~22_combout  & 
// (((\d0|Bus_MUX|Bus_out[1]~28_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datab(\d0|MDR_REGISTER|data [1]),
	.datac(\d0|Bus_MUX|Bus_out[1]~28_combout ),
	.datad(\d0|Bus_MUX|Bus_out[1]~27_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out [1]),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[1] .lut_mask = 16'hF858;
defparam \d0|Bus_MUX|Bus_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N10
cycloneive_lcell_comb \d0|IR_REGISTER|data~2 (
// Equation(s):
// \d0|IR_REGISTER|data~2_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\d0|Bus_MUX|Bus_out [1]),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~2 .lut_mask = 16'hF000;
defparam \d0|IR_REGISTER|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N31
dffeas \d0|IR_REGISTER|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IR_REGISTER|data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[1] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N10
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[1]~1 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[1]~1_combout  = (\d0|IR_REGISTER|data [1] & ((\state_controller|State.S_22~q ) # ((\state_controller|State.S_21~q ) # (!\d0|MAR_REGISTER|data[12]~0_combout ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[1]~1 .lut_mask = 16'hEF00;
defparam \d0|ADDR2_MUX|Bus_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N4
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[0]~0 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[0]~0_combout  = (\state_controller|State.S_12~q  & (((\d0|register_file|Mux15~4_combout )))) # (!\state_controller|State.S_12~q  & ((\d0|MAR_REGISTER|data[12]~0_combout  & (\d0|PC_REGISTER|data [0])) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & ((\d0|register_file|Mux15~4_combout )))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\d0|PC_REGISTER|data [0]),
	.datac(\d0|register_file|Mux15~4_combout ),
	.datad(\d0|MAR_REGISTER|data[12]~0_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[0]~0 .lut_mask = 16'hE4F0;
defparam \d0|ADDR1_MUX|Bus_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N0
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~0 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~0_combout  = (\d0|ADDR2_MUX|Bus_out[0]~0_combout  & (\d0|ADDR1_MUX|Bus_out[0]~0_combout  $ (VCC))) # (!\d0|ADDR2_MUX|Bus_out[0]~0_combout  & (\d0|ADDR1_MUX|Bus_out[0]~0_combout  & VCC))
// \d0|ADDR_MUX_ADDER|Add0~1  = CARRY((\d0|ADDR2_MUX|Bus_out[0]~0_combout  & \d0|ADDR1_MUX|Bus_out[0]~0_combout ))

	.dataa(\d0|ADDR2_MUX|Bus_out[0]~0_combout ),
	.datab(\d0|ADDR1_MUX|Bus_out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\d0|ADDR_MUX_ADDER|Add0~0_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~1 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~0 .lut_mask = 16'h6688;
defparam \d0|ADDR_MUX_ADDER|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N2
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~2 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~2_combout  = (\d0|ADDR1_MUX|Bus_out[1]~1_combout  & ((\d0|ADDR2_MUX|Bus_out[1]~1_combout  & (\d0|ADDR_MUX_ADDER|Add0~1  & VCC)) # (!\d0|ADDR2_MUX|Bus_out[1]~1_combout  & (!\d0|ADDR_MUX_ADDER|Add0~1 )))) # 
// (!\d0|ADDR1_MUX|Bus_out[1]~1_combout  & ((\d0|ADDR2_MUX|Bus_out[1]~1_combout  & (!\d0|ADDR_MUX_ADDER|Add0~1 )) # (!\d0|ADDR2_MUX|Bus_out[1]~1_combout  & ((\d0|ADDR_MUX_ADDER|Add0~1 ) # (GND)))))
// \d0|ADDR_MUX_ADDER|Add0~3  = CARRY((\d0|ADDR1_MUX|Bus_out[1]~1_combout  & (!\d0|ADDR2_MUX|Bus_out[1]~1_combout  & !\d0|ADDR_MUX_ADDER|Add0~1 )) # (!\d0|ADDR1_MUX|Bus_out[1]~1_combout  & ((!\d0|ADDR_MUX_ADDER|Add0~1 ) # (!\d0|ADDR2_MUX|Bus_out[1]~1_combout 
// ))))

	.dataa(\d0|ADDR1_MUX|Bus_out[1]~1_combout ),
	.datab(\d0|ADDR2_MUX|Bus_out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~1 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~2_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~3 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~2 .lut_mask = 16'h9617;
defparam \d0|ADDR_MUX_ADDER|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N4
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~4 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~4_combout  = ((\d0|ADDR1_MUX|Bus_out[2]~2_combout  $ (\d0|ADDR2_MUX|Bus_out[2]~2_combout  $ (!\d0|ADDR_MUX_ADDER|Add0~3 )))) # (GND)
// \d0|ADDR_MUX_ADDER|Add0~5  = CARRY((\d0|ADDR1_MUX|Bus_out[2]~2_combout  & ((\d0|ADDR2_MUX|Bus_out[2]~2_combout ) # (!\d0|ADDR_MUX_ADDER|Add0~3 ))) # (!\d0|ADDR1_MUX|Bus_out[2]~2_combout  & (\d0|ADDR2_MUX|Bus_out[2]~2_combout  & !\d0|ADDR_MUX_ADDER|Add0~3 
// )))

	.dataa(\d0|ADDR1_MUX|Bus_out[2]~2_combout ),
	.datab(\d0|ADDR2_MUX|Bus_out[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~3 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~4_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~5 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~4 .lut_mask = 16'h698E;
defparam \d0|ADDR_MUX_ADDER|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N14
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[2]~30 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[2]~30_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|ADDR_MUX_ADDER|Add0~4_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|PC_REGISTER|data [2])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((\d0|Bus_MUX|Bus_out[2]~19_combout ))))

	.dataa(\d0|PC_REGISTER|data [2]),
	.datab(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datac(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~4_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[2]~30 .lut_mask = 16'hF838;
defparam \d0|Bus_MUX|Bus_out[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N18
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[2]~12 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[2]~12_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|register_file|R1 [2]) # (\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & (\d0|register_file|R0 [2] & ((!\d0|IR_REGISTER|data [1]))))

	.dataa(\d0|register_file|R0 [2]),
	.datab(\d0|register_file|R1 [2]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[2]~12 .lut_mask = 16'hF0CA;
defparam \d0|SR2_MUX|Bus_out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N4
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[2]~13 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[2]~13_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[2]~12_combout  & ((\d0|register_file|R3 [2]))) # (!\d0|SR2_MUX|Bus_out[2]~12_combout  & (\d0|register_file|R2 [2])))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[2]~12_combout ))))

	.dataa(\d0|IR_REGISTER|data [1]),
	.datab(\d0|register_file|R2 [2]),
	.datac(\d0|register_file|R3 [2]),
	.datad(\d0|SR2_MUX|Bus_out[2]~12_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[2]~13 .lut_mask = 16'hF588;
defparam \d0|SR2_MUX|Bus_out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N6
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[2]~10 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[2]~10_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & ((\d0|IR_REGISTER|data [1] & (\d0|register_file|R6 [2])) # (!\d0|IR_REGISTER|data [1] & ((\d0|register_file|R4 [2])))))

	.dataa(\d0|register_file|R6 [2]),
	.datab(\d0|register_file|R4 [2]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[2]~10 .lut_mask = 16'hFA0C;
defparam \d0|SR2_MUX|Bus_out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N28
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[2]~11 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[2]~11_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[2]~10_combout  & (\d0|register_file|R7 [2])) # (!\d0|SR2_MUX|Bus_out[2]~10_combout  & ((\d0|register_file|R5 [2]))))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[2]~10_combout ))))

	.dataa(\d0|register_file|R7 [2]),
	.datab(\d0|register_file|R5 [2]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|SR2_MUX|Bus_out[2]~10_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[2]~11 .lut_mask = 16'hAFC0;
defparam \d0|SR2_MUX|Bus_out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N26
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[2]~14 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[2]~14_combout  = (\d0|IR_REGISTER|data [2] & ((\state_controller|SR2MUX~0_combout ) # ((\d0|SR2_MUX|Bus_out[2]~11_combout )))) # (!\d0|IR_REGISTER|data [2] & (!\state_controller|SR2MUX~0_combout  & (\d0|SR2_MUX|Bus_out[2]~13_combout 
// )))

	.dataa(\d0|IR_REGISTER|data [2]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|SR2_MUX|Bus_out[2]~13_combout ),
	.datad(\d0|SR2_MUX|Bus_out[2]~11_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[2]~14 .lut_mask = 16'hBA98;
defparam \d0|SR2_MUX|Bus_out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N28
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[2]~29 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[2]~29_combout  = (\d0|register_file|Mux13~4_combout  & (\state_controller|WideOr27~combout  & ((\d0|SR2_MUX|Bus_out[2]~14_combout ) # (\state_controller|WideOr26~combout )))) # (!\d0|register_file|Mux13~4_combout  & 
// (!\state_controller|WideOr27~combout  & ((\state_controller|WideOr26~combout ))))

	.dataa(\d0|register_file|Mux13~4_combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\d0|SR2_MUX|Bus_out[2]~14_combout ),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[2]~29 .lut_mask = 16'h9980;
defparam \d0|Bus_MUX|Bus_out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N4
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~4 (
// Equation(s):
// \d0|ALU_UNIT|Add0~4_combout  = ((\d0|register_file|Mux13~4_combout  $ (\d0|SR2_MUX|Bus_out[2]~14_combout  $ (!\d0|ALU_UNIT|Add0~3 )))) # (GND)
// \d0|ALU_UNIT|Add0~5  = CARRY((\d0|register_file|Mux13~4_combout  & ((\d0|SR2_MUX|Bus_out[2]~14_combout ) # (!\d0|ALU_UNIT|Add0~3 ))) # (!\d0|register_file|Mux13~4_combout  & (\d0|SR2_MUX|Bus_out[2]~14_combout  & !\d0|ALU_UNIT|Add0~3 )))

	.dataa(\d0|register_file|Mux13~4_combout ),
	.datab(\d0|SR2_MUX|Bus_out[2]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~3 ),
	.combout(\d0|ALU_UNIT|Add0~4_combout ),
	.cout(\d0|ALU_UNIT|Add0~5 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~4 .lut_mask = 16'h698E;
defparam \d0|ALU_UNIT|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N2
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[2]~71 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[2]~71_combout  = (\d0|Bus_MUX|Bus_out[2]~29_combout ) # ((!\state_controller|WideOr26~combout  & (!\state_controller|WideOr27~combout  & \d0|ALU_UNIT|Add0~4_combout )))

	.dataa(\state_controller|WideOr26~combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\d0|Bus_MUX|Bus_out[2]~29_combout ),
	.datad(\d0|ALU_UNIT|Add0~4_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[2]~71_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[2]~71 .lut_mask = 16'hF1F0;
defparam \d0|Bus_MUX|Bus_out[2]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y17_N20
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[2] (
// Equation(s):
// \d0|Bus_MUX|Bus_out [2] = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[2]~30_combout  & (\d0|MDR_REGISTER|data [2])) # (!\d0|Bus_MUX|Bus_out[2]~30_combout  & ((\d0|Bus_MUX|Bus_out[2]~71_combout ))))) # (!\d0|Bus_MUX|Bus_out[2]~22_combout  & 
// (((\d0|Bus_MUX|Bus_out[2]~30_combout ))))

	.dataa(\d0|MDR_REGISTER|data [2]),
	.datab(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datac(\d0|Bus_MUX|Bus_out[2]~30_combout ),
	.datad(\d0|Bus_MUX|Bus_out[2]~71_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out [2]),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[2] .lut_mask = 16'hBCB0;
defparam \d0|Bus_MUX|Bus_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N20
cycloneive_lcell_comb \d0|IR_REGISTER|data~3 (
// Equation(s):
// \d0|IR_REGISTER|data~3_combout  = (\d0|Bus_MUX|Bus_out [2] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [2]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~3 .lut_mask = 16'hF000;
defparam \d0|IR_REGISTER|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y16_N17
dffeas \d0|IR_REGISTER|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IR_REGISTER|data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[2] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N18
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[3]~15 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[3]~15_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & ((\d0|IR_REGISTER|data [1] & (\d0|register_file|R6 [3])) # (!\d0|IR_REGISTER|data [1] & ((\d0|register_file|R4 [3])))))

	.dataa(\d0|register_file|R6 [3]),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|register_file|R4 [3]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[3]~15 .lut_mask = 16'hE3E0;
defparam \d0|SR2_MUX|Bus_out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N8
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[3]~16 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[3]~16_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[3]~15_combout  & (\d0|register_file|R7 [3])) # (!\d0|SR2_MUX|Bus_out[3]~15_combout  & ((\d0|register_file|R5 [3]))))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[3]~15_combout ))))

	.dataa(\d0|IR_REGISTER|data [0]),
	.datab(\d0|register_file|R7 [3]),
	.datac(\d0|register_file|R5 [3]),
	.datad(\d0|SR2_MUX|Bus_out[3]~15_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[3]~16 .lut_mask = 16'hDDA0;
defparam \d0|SR2_MUX|Bus_out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N26
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[3]~17 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[3]~17_combout  = (\d0|IR_REGISTER|data [1] & (((\d0|IR_REGISTER|data [0])))) # (!\d0|IR_REGISTER|data [1] & ((\d0|IR_REGISTER|data [0] & ((\d0|register_file|R1 [3]))) # (!\d0|IR_REGISTER|data [0] & (\d0|register_file|R0 [3]))))

	.dataa(\d0|IR_REGISTER|data [1]),
	.datab(\d0|register_file|R0 [3]),
	.datac(\d0|register_file|R1 [3]),
	.datad(\d0|IR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[3]~17 .lut_mask = 16'hFA44;
defparam \d0|SR2_MUX|Bus_out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N24
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[3]~18 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[3]~18_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[3]~17_combout  & (\d0|register_file|R3 [3])) # (!\d0|SR2_MUX|Bus_out[3]~17_combout  & ((\d0|register_file|R2 [3]))))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[3]~17_combout ))))

	.dataa(\d0|IR_REGISTER|data [1]),
	.datab(\d0|register_file|R3 [3]),
	.datac(\d0|SR2_MUX|Bus_out[3]~17_combout ),
	.datad(\d0|register_file|R2 [3]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[3]~18 .lut_mask = 16'hDAD0;
defparam \d0|SR2_MUX|Bus_out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N10
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[3]~19 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[3]~19_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[3]~16_combout )) # (!\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[3]~18_combout )))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|SR2_MUX|Bus_out[3]~16_combout ),
	.datad(\d0|SR2_MUX|Bus_out[3]~18_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[3]~19 .lut_mask = 16'h5140;
defparam \d0|SR2_MUX|Bus_out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N20
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[3]~20 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[3]~20_combout  = (\d0|SR2_MUX|Bus_out[3]~19_combout ) # ((\d0|IR_REGISTER|data [3] & \state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\d0|IR_REGISTER|data [3]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\d0|SR2_MUX|Bus_out[3]~19_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[3]~20 .lut_mask = 16'hFFC0;
defparam \d0|SR2_MUX|Bus_out[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N12
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[3]~32 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[3]~32_combout  = (\d0|register_file|Mux12~4_combout  & (\state_controller|WideOr27~combout  & ((\d0|SR2_MUX|Bus_out[3]~20_combout ) # (\state_controller|WideOr26~combout )))) # (!\d0|register_file|Mux12~4_combout  & 
// (((\state_controller|WideOr26~combout  & !\state_controller|WideOr27~combout ))))

	.dataa(\d0|register_file|Mux12~4_combout ),
	.datab(\d0|SR2_MUX|Bus_out[3]~20_combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[3]~32 .lut_mask = 16'hA850;
defparam \d0|Bus_MUX|Bus_out[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N6
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~6 (
// Equation(s):
// \d0|ALU_UNIT|Add0~6_combout  = (\d0|register_file|Mux12~4_combout  & ((\d0|SR2_MUX|Bus_out[3]~20_combout  & (\d0|ALU_UNIT|Add0~5  & VCC)) # (!\d0|SR2_MUX|Bus_out[3]~20_combout  & (!\d0|ALU_UNIT|Add0~5 )))) # (!\d0|register_file|Mux12~4_combout  & 
// ((\d0|SR2_MUX|Bus_out[3]~20_combout  & (!\d0|ALU_UNIT|Add0~5 )) # (!\d0|SR2_MUX|Bus_out[3]~20_combout  & ((\d0|ALU_UNIT|Add0~5 ) # (GND)))))
// \d0|ALU_UNIT|Add0~7  = CARRY((\d0|register_file|Mux12~4_combout  & (!\d0|SR2_MUX|Bus_out[3]~20_combout  & !\d0|ALU_UNIT|Add0~5 )) # (!\d0|register_file|Mux12~4_combout  & ((!\d0|ALU_UNIT|Add0~5 ) # (!\d0|SR2_MUX|Bus_out[3]~20_combout ))))

	.dataa(\d0|register_file|Mux12~4_combout ),
	.datab(\d0|SR2_MUX|Bus_out[3]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~5 ),
	.combout(\d0|ALU_UNIT|Add0~6_combout ),
	.cout(\d0|ALU_UNIT|Add0~7 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~6 .lut_mask = 16'h9617;
defparam \d0|ALU_UNIT|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N4
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[3]~72 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[3]~72_combout  = (\d0|Bus_MUX|Bus_out[3]~32_combout ) # ((!\state_controller|WideOr27~combout  & (!\state_controller|WideOr26~combout  & \d0|ALU_UNIT|Add0~6_combout )))

	.dataa(\d0|Bus_MUX|Bus_out[3]~32_combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|ALU_UNIT|Add0~6_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[3]~72 .lut_mask = 16'hABAA;
defparam \d0|Bus_MUX|Bus_out[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N16
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[3]~3 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[3]~3_combout  = (\state_controller|State.S_12~q  & (((\d0|register_file|Mux12~4_combout )))) # (!\state_controller|State.S_12~q  & ((\d0|MAR_REGISTER|data[12]~0_combout  & (\d0|PC_REGISTER|data [3])) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & ((\d0|register_file|Mux12~4_combout )))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\d0|PC_REGISTER|data [3]),
	.datac(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datad(\d0|register_file|Mux12~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[3]~3 .lut_mask = 16'hEF40;
defparam \d0|ADDR1_MUX|Bus_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N6
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~6 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~6_combout  = (\d0|ADDR2_MUX|Bus_out[3]~3_combout  & ((\d0|ADDR1_MUX|Bus_out[3]~3_combout  & (\d0|ADDR_MUX_ADDER|Add0~5  & VCC)) # (!\d0|ADDR1_MUX|Bus_out[3]~3_combout  & (!\d0|ADDR_MUX_ADDER|Add0~5 )))) # 
// (!\d0|ADDR2_MUX|Bus_out[3]~3_combout  & ((\d0|ADDR1_MUX|Bus_out[3]~3_combout  & (!\d0|ADDR_MUX_ADDER|Add0~5 )) # (!\d0|ADDR1_MUX|Bus_out[3]~3_combout  & ((\d0|ADDR_MUX_ADDER|Add0~5 ) # (GND)))))
// \d0|ADDR_MUX_ADDER|Add0~7  = CARRY((\d0|ADDR2_MUX|Bus_out[3]~3_combout  & (!\d0|ADDR1_MUX|Bus_out[3]~3_combout  & !\d0|ADDR_MUX_ADDER|Add0~5 )) # (!\d0|ADDR2_MUX|Bus_out[3]~3_combout  & ((!\d0|ADDR_MUX_ADDER|Add0~5 ) # (!\d0|ADDR1_MUX|Bus_out[3]~3_combout 
// ))))

	.dataa(\d0|ADDR2_MUX|Bus_out[3]~3_combout ),
	.datab(\d0|ADDR1_MUX|Bus_out[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~5 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~6_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~7 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~6 .lut_mask = 16'h9617;
defparam \d0|ADDR_MUX_ADDER|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N2
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[3]~31 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[3]~31_combout  = (\d0|Bus_MUX|Bus_out[2]~19_combout  & (((\d0|Bus_MUX|Bus_out[2]~21_combout  & \d0|ADDR_MUX_ADDER|Add0~6_combout )))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|PC_REGISTER|data [3]) # 
// ((!\d0|Bus_MUX|Bus_out[2]~21_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datab(\d0|PC_REGISTER|data [3]),
	.datac(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~6_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[3]~31 .lut_mask = 16'hE545;
defparam \d0|Bus_MUX|Bus_out[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N10
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[3]~33 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[3]~33_combout  = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[3]~31_combout  & ((\d0|Bus_MUX|Bus_out[3]~72_combout ))) # (!\d0|Bus_MUX|Bus_out[3]~31_combout  & (\d0|MDR_REGISTER|data [3])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[3]~31_combout ))))

	.dataa(\d0|MDR_REGISTER|data [3]),
	.datab(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datac(\d0|Bus_MUX|Bus_out[3]~72_combout ),
	.datad(\d0|Bus_MUX|Bus_out[3]~31_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[3]~33 .lut_mask = 16'hF388;
defparam \d0|Bus_MUX|Bus_out[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N8
cycloneive_lcell_comb \d0|IR_REGISTER|data~4 (
// Equation(s):
// \d0|IR_REGISTER|data~4_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out[3]~33_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~4 .lut_mask = 16'hF000;
defparam \d0|IR_REGISTER|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y17_N13
dffeas \d0|IR_REGISTER|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IR_REGISTER|data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[3] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N12
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[3]~3 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[3]~3_combout  = (\d0|IR_REGISTER|data [3] & (((\state_controller|State.S_22~q ) # (\state_controller|State.S_21~q )) # (!\d0|MAR_REGISTER|data[12]~0_combout )))

	.dataa(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datab(\state_controller|State.S_22~q ),
	.datac(\d0|IR_REGISTER|data [3]),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[3]~3 .lut_mask = 16'hF0D0;
defparam \d0|ADDR2_MUX|Bus_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N8
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~8 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~8_combout  = ((\d0|ADDR2_MUX|Bus_out[4]~4_combout  $ (\d0|ADDR1_MUX|Bus_out[4]~4_combout  $ (!\d0|ADDR_MUX_ADDER|Add0~7 )))) # (GND)
// \d0|ADDR_MUX_ADDER|Add0~9  = CARRY((\d0|ADDR2_MUX|Bus_out[4]~4_combout  & ((\d0|ADDR1_MUX|Bus_out[4]~4_combout ) # (!\d0|ADDR_MUX_ADDER|Add0~7 ))) # (!\d0|ADDR2_MUX|Bus_out[4]~4_combout  & (\d0|ADDR1_MUX|Bus_out[4]~4_combout  & !\d0|ADDR_MUX_ADDER|Add0~7 
// )))

	.dataa(\d0|ADDR2_MUX|Bus_out[4]~4_combout ),
	.datab(\d0|ADDR1_MUX|Bus_out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~7 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~8_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~9 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~8 .lut_mask = 16'h698E;
defparam \d0|ADDR_MUX_ADDER|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N16
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[4]~34 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[4]~34_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|ADDR_MUX_ADDER|Add0~8_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|PC_REGISTER|data [4])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((\d0|Bus_MUX|Bus_out[2]~19_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datab(\d0|PC_REGISTER|data [4]),
	.datac(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~8_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[4]~34 .lut_mask = 16'hF858;
defparam \d0|Bus_MUX|Bus_out[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N27
dffeas \tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N26
cycloneive_lcell_comb \d0|MDR_REGISTER|data~10 (
// Equation(s):
// \d0|MDR_REGISTER|data~10_combout  = (\d0|MDR_REGISTER|data~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[4]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [4])))))

	.dataa(\d0|MDR_REGISTER|data~0_combout ),
	.datab(\S[4]~input_o ),
	.datac(\tr0|Data_read_buffer [4]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~10 .lut_mask = 16'h88A0;
defparam \d0|MDR_REGISTER|data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N10
cycloneive_lcell_comb \d0|MDR_REGISTER|data~11 (
// Equation(s):
// \d0|MDR_REGISTER|data~11_combout  = (\Reset~input_o  & ((\d0|MDR_REGISTER|data~10_combout ) # ((!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out[4]~36_combout ))))

	.dataa(\d0|MDR_REGISTER|data~10_combout ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~11 .lut_mask = 16'h8C88;
defparam \d0|MDR_REGISTER|data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N11
dffeas \d0|MDR_REGISTER|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[4] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N28
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[4]~21 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[4]~21_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|IR_REGISTER|data [0]) # ((\d0|register_file|R6 [4])))) # (!\d0|IR_REGISTER|data [1] & (!\d0|IR_REGISTER|data [0] & ((\d0|register_file|R4 [4]))))

	.dataa(\d0|IR_REGISTER|data [1]),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|register_file|R6 [4]),
	.datad(\d0|register_file|R4 [4]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[4]~21 .lut_mask = 16'hB9A8;
defparam \d0|SR2_MUX|Bus_out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N14
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[4]~22 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[4]~22_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[4]~21_combout  & (\d0|register_file|R7 [4])) # (!\d0|SR2_MUX|Bus_out[4]~21_combout  & ((\d0|register_file|R5 [4]))))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[4]~21_combout ))))

	.dataa(\d0|IR_REGISTER|data [0]),
	.datab(\d0|register_file|R7 [4]),
	.datac(\d0|register_file|R5 [4]),
	.datad(\d0|SR2_MUX|Bus_out[4]~21_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[4]~22 .lut_mask = 16'hDDA0;
defparam \d0|SR2_MUX|Bus_out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N4
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[4]~23 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[4]~23_combout  = (\d0|IR_REGISTER|data [1] & (((\d0|IR_REGISTER|data [0])))) # (!\d0|IR_REGISTER|data [1] & ((\d0|IR_REGISTER|data [0] & ((\d0|register_file|R1 [4]))) # (!\d0|IR_REGISTER|data [0] & (\d0|register_file|R0 [4]))))

	.dataa(\d0|IR_REGISTER|data [1]),
	.datab(\d0|register_file|R0 [4]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|register_file|R1 [4]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[4]~23 .lut_mask = 16'hF4A4;
defparam \d0|SR2_MUX|Bus_out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N6
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[4]~24 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[4]~24_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[4]~23_combout  & (\d0|register_file|R3 [4])) # (!\d0|SR2_MUX|Bus_out[4]~23_combout  & ((\d0|register_file|R2 [4]))))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[4]~23_combout ))))

	.dataa(\d0|IR_REGISTER|data [1]),
	.datab(\d0|register_file|R3 [4]),
	.datac(\d0|SR2_MUX|Bus_out[4]~23_combout ),
	.datad(\d0|register_file|R2 [4]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[4]~24 .lut_mask = 16'hDAD0;
defparam \d0|SR2_MUX|Bus_out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N12
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[4]~25 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[4]~25_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[4]~22_combout )) # (!\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[4]~24_combout )))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|SR2_MUX|Bus_out[4]~22_combout ),
	.datad(\d0|SR2_MUX|Bus_out[4]~24_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[4]~25 .lut_mask = 16'h5140;
defparam \d0|SR2_MUX|Bus_out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N22
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[4]~26 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[4]~26_combout  = (\d0|SR2_MUX|Bus_out[4]~25_combout ) # ((\d0|IR_REGISTER|data [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\d0|IR_REGISTER|data [4]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\d0|SR2_MUX|Bus_out[4]~25_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[4]~26 .lut_mask = 16'hFFC0;
defparam \d0|SR2_MUX|Bus_out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N14
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[4]~35 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[4]~35_combout  = (\state_controller|WideOr26~combout  & ((\state_controller|WideOr27~combout  $ (!\d0|register_file|Mux11~4_combout )))) # (!\state_controller|WideOr26~combout  & (\d0|SR2_MUX|Bus_out[4]~26_combout  & 
// (\state_controller|WideOr27~combout  & \d0|register_file|Mux11~4_combout )))

	.dataa(\state_controller|WideOr26~combout ),
	.datab(\d0|SR2_MUX|Bus_out[4]~26_combout ),
	.datac(\state_controller|WideOr27~combout ),
	.datad(\d0|register_file|Mux11~4_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[4]~35 .lut_mask = 16'hE00A;
defparam \d0|Bus_MUX|Bus_out[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N8
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~8 (
// Equation(s):
// \d0|ALU_UNIT|Add0~8_combout  = ((\d0|SR2_MUX|Bus_out[4]~26_combout  $ (\d0|register_file|Mux11~4_combout  $ (!\d0|ALU_UNIT|Add0~7 )))) # (GND)
// \d0|ALU_UNIT|Add0~9  = CARRY((\d0|SR2_MUX|Bus_out[4]~26_combout  & ((\d0|register_file|Mux11~4_combout ) # (!\d0|ALU_UNIT|Add0~7 ))) # (!\d0|SR2_MUX|Bus_out[4]~26_combout  & (\d0|register_file|Mux11~4_combout  & !\d0|ALU_UNIT|Add0~7 )))

	.dataa(\d0|SR2_MUX|Bus_out[4]~26_combout ),
	.datab(\d0|register_file|Mux11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~7 ),
	.combout(\d0|ALU_UNIT|Add0~8_combout ),
	.cout(\d0|ALU_UNIT|Add0~9 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~8 .lut_mask = 16'h698E;
defparam \d0|ALU_UNIT|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N12
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[4]~73 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[4]~73_combout  = (\d0|Bus_MUX|Bus_out[4]~35_combout ) # ((!\state_controller|WideOr26~combout  & (!\state_controller|WideOr27~combout  & \d0|ALU_UNIT|Add0~8_combout )))

	.dataa(\state_controller|WideOr26~combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\d0|Bus_MUX|Bus_out[4]~35_combout ),
	.datad(\d0|ALU_UNIT|Add0~8_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[4]~73 .lut_mask = 16'hF1F0;
defparam \d0|Bus_MUX|Bus_out[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N24
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[4]~36 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[4]~36_combout  = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[4]~34_combout  & (\d0|MDR_REGISTER|data [4])) # (!\d0|Bus_MUX|Bus_out[4]~34_combout  & ((\d0|Bus_MUX|Bus_out[4]~73_combout ))))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (\d0|Bus_MUX|Bus_out[4]~34_combout ))

	.dataa(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datab(\d0|Bus_MUX|Bus_out[4]~34_combout ),
	.datac(\d0|MDR_REGISTER|data [4]),
	.datad(\d0|Bus_MUX|Bus_out[4]~73_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[4]~36 .lut_mask = 16'hE6C4;
defparam \d0|Bus_MUX|Bus_out[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N2
cycloneive_lcell_comb \d0|IR_REGISTER|data~5 (
// Equation(s):
// \d0|IR_REGISTER|data~5_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out[4]~36_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~5 .lut_mask = 16'hAA00;
defparam \d0|IR_REGISTER|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y17_N5
dffeas \d0|IR_REGISTER|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IR_REGISTER|data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[4] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N16
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[4]~4 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[4]~4_combout  = (\d0|IR_REGISTER|data [4] & ((\state_controller|State.S_21~q ) # ((\state_controller|State.S_22~q ) # (!\d0|MAR_REGISTER|data[12]~0_combout ))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datac(\d0|IR_REGISTER|data [4]),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[4]~4 .lut_mask = 16'hF0B0;
defparam \d0|ADDR2_MUX|Bus_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N10
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~10 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~10_combout  = (\d0|ADDR1_MUX|Bus_out[5]~5_combout  & ((\d0|ADDR2_MUX|Bus_out[5]~5_combout  & (\d0|ADDR_MUX_ADDER|Add0~9  & VCC)) # (!\d0|ADDR2_MUX|Bus_out[5]~5_combout  & (!\d0|ADDR_MUX_ADDER|Add0~9 )))) # 
// (!\d0|ADDR1_MUX|Bus_out[5]~5_combout  & ((\d0|ADDR2_MUX|Bus_out[5]~5_combout  & (!\d0|ADDR_MUX_ADDER|Add0~9 )) # (!\d0|ADDR2_MUX|Bus_out[5]~5_combout  & ((\d0|ADDR_MUX_ADDER|Add0~9 ) # (GND)))))
// \d0|ADDR_MUX_ADDER|Add0~11  = CARRY((\d0|ADDR1_MUX|Bus_out[5]~5_combout  & (!\d0|ADDR2_MUX|Bus_out[5]~5_combout  & !\d0|ADDR_MUX_ADDER|Add0~9 )) # (!\d0|ADDR1_MUX|Bus_out[5]~5_combout  & ((!\d0|ADDR_MUX_ADDER|Add0~9 ) # 
// (!\d0|ADDR2_MUX|Bus_out[5]~5_combout ))))

	.dataa(\d0|ADDR1_MUX|Bus_out[5]~5_combout ),
	.datab(\d0|ADDR2_MUX|Bus_out[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~9 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~10_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~11 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~10 .lut_mask = 16'h9617;
defparam \d0|ADDR_MUX_ADDER|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N26
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[5]~37 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[5]~37_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|ADDR_MUX_ADDER|Add0~10_combout )) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|PC_REGISTER|data [5]))))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (!\d0|Bus_MUX|Bus_out[2]~19_combout ))

	.dataa(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datab(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datac(\d0|ADDR_MUX_ADDER|Add0~10_combout ),
	.datad(\d0|PC_REGISTER|data [5]),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[5]~37 .lut_mask = 16'hB391;
defparam \d0|Bus_MUX|Bus_out[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N8
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[5]~29 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[5]~29_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|register_file|R1 [5]) # ((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & (((\d0|register_file|R0 [5] & !\d0|IR_REGISTER|data [1]))))

	.dataa(\d0|register_file|R1 [5]),
	.datab(\d0|register_file|R0 [5]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[5]~29 .lut_mask = 16'hF0AC;
defparam \d0|SR2_MUX|Bus_out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N14
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[5]~30 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[5]~30_combout  = (\d0|SR2_MUX|Bus_out[5]~29_combout  & (((\d0|register_file|R3 [5]) # (!\d0|IR_REGISTER|data [1])))) # (!\d0|SR2_MUX|Bus_out[5]~29_combout  & (\d0|register_file|R2 [5] & ((\d0|IR_REGISTER|data [1]))))

	.dataa(\d0|register_file|R2 [5]),
	.datab(\d0|register_file|R3 [5]),
	.datac(\d0|SR2_MUX|Bus_out[5]~29_combout ),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[5]~30 .lut_mask = 16'hCAF0;
defparam \d0|SR2_MUX|Bus_out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N16
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[5]~27 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[5]~27_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & ((\d0|IR_REGISTER|data [1] & ((\d0|register_file|R6 [5]))) # (!\d0|IR_REGISTER|data [1] & (\d0|register_file|R4 [5]))))

	.dataa(\d0|register_file|R4 [5]),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|register_file|R6 [5]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[5]~27 .lut_mask = 16'hFC22;
defparam \d0|SR2_MUX|Bus_out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N2
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[5]~28 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[5]~28_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[5]~27_combout  & (\d0|register_file|R7 [5])) # (!\d0|SR2_MUX|Bus_out[5]~27_combout  & ((\d0|register_file|R5 [5]))))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[5]~27_combout ))))

	.dataa(\d0|register_file|R7 [5]),
	.datab(\d0|register_file|R5 [5]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|SR2_MUX|Bus_out[5]~27_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[5]~28 .lut_mask = 16'hAFC0;
defparam \d0|SR2_MUX|Bus_out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N0
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[5]~31 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[5]~31_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[5]~28_combout ))) # (!\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[5]~30_combout ))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|SR2_MUX|Bus_out[5]~30_combout ),
	.datad(\d0|SR2_MUX|Bus_out[5]~28_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[5]~31 .lut_mask = 16'h5410;
defparam \d0|SR2_MUX|Bus_out[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N6
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[5]~32 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[5]~32_combout  = (\d0|SR2_MUX|Bus_out[5]~31_combout ) # ((\d0|IR_REGISTER|data [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(\d0|IR_REGISTER|data [4]),
	.datab(gnd),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\d0|SR2_MUX|Bus_out[5]~31_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[5]~32 .lut_mask = 16'hFFA0;
defparam \d0|SR2_MUX|Bus_out[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N26
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[5]~38 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[5]~38_combout  = (\d0|register_file|Mux10~4_combout  & ((\state_controller|WideOr26~combout ) # (\d0|SR2_MUX|Bus_out[5]~32_combout )))

	.dataa(gnd),
	.datab(\d0|register_file|Mux10~4_combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|SR2_MUX|Bus_out[5]~32_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[5]~38 .lut_mask = 16'hCCC0;
defparam \d0|Bus_MUX|Bus_out[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N10
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~10 (
// Equation(s):
// \d0|ALU_UNIT|Add0~10_combout  = (\d0|SR2_MUX|Bus_out[5]~32_combout  & ((\d0|register_file|Mux10~4_combout  & (\d0|ALU_UNIT|Add0~9  & VCC)) # (!\d0|register_file|Mux10~4_combout  & (!\d0|ALU_UNIT|Add0~9 )))) # (!\d0|SR2_MUX|Bus_out[5]~32_combout  & 
// ((\d0|register_file|Mux10~4_combout  & (!\d0|ALU_UNIT|Add0~9 )) # (!\d0|register_file|Mux10~4_combout  & ((\d0|ALU_UNIT|Add0~9 ) # (GND)))))
// \d0|ALU_UNIT|Add0~11  = CARRY((\d0|SR2_MUX|Bus_out[5]~32_combout  & (!\d0|register_file|Mux10~4_combout  & !\d0|ALU_UNIT|Add0~9 )) # (!\d0|SR2_MUX|Bus_out[5]~32_combout  & ((!\d0|ALU_UNIT|Add0~9 ) # (!\d0|register_file|Mux10~4_combout ))))

	.dataa(\d0|SR2_MUX|Bus_out[5]~32_combout ),
	.datab(\d0|register_file|Mux10~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~9 ),
	.combout(\d0|ALU_UNIT|Add0~10_combout ),
	.cout(\d0|ALU_UNIT|Add0~11 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~10 .lut_mask = 16'h9617;
defparam \d0|ALU_UNIT|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N12
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[5]~39 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[5]~39_combout  = (\state_controller|WideOr27~combout  & (\d0|Bus_MUX|Bus_out[5]~38_combout )) # (!\state_controller|WideOr27~combout  & ((\state_controller|WideOr26~combout  & (!\d0|Bus_MUX|Bus_out[5]~38_combout )) # 
// (!\state_controller|WideOr26~combout  & ((\d0|ALU_UNIT|Add0~10_combout )))))

	.dataa(\d0|Bus_MUX|Bus_out[5]~38_combout ),
	.datab(\state_controller|WideOr26~combout ),
	.datac(\state_controller|WideOr27~combout ),
	.datad(\d0|ALU_UNIT|Add0~10_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[5]~39 .lut_mask = 16'hA7A4;
defparam \d0|Bus_MUX|Bus_out[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y18_N22
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[5]~40 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[5]~40_combout  = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[5]~37_combout  & ((\d0|Bus_MUX|Bus_out[5]~39_combout ))) # (!\d0|Bus_MUX|Bus_out[5]~37_combout  & (\d0|MDR_REGISTER|data [5])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[5]~37_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datab(\d0|MDR_REGISTER|data [5]),
	.datac(\d0|Bus_MUX|Bus_out[5]~37_combout ),
	.datad(\d0|Bus_MUX|Bus_out[5]~39_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[5]~40 .lut_mask = 16'hF858;
defparam \d0|Bus_MUX|Bus_out[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N16
cycloneive_lcell_comb \d0|IR_REGISTER|data~6 (
// Equation(s):
// \d0|IR_REGISTER|data~6_combout  = (\d0|Bus_MUX|Bus_out[5]~40_combout  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~6 .lut_mask = 16'hF000;
defparam \d0|IR_REGISTER|data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N24
cycloneive_lcell_comb \d0|IR_REGISTER|data[5]~feeder (
// Equation(s):
// \d0|IR_REGISTER|data[5]~feeder_combout  = \d0|IR_REGISTER|data~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IR_REGISTER|data~6_combout ),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data[5]~feeder .lut_mask = 16'hFF00;
defparam \d0|IR_REGISTER|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y17_N25
dffeas \d0|IR_REGISTER|data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[5] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N2
cycloneive_lcell_comb \state_controller|ADDR2MUX[1]~0 (
// Equation(s):
// \state_controller|ADDR2MUX[1]~0_combout  = (!\state_controller|State.S_22~q  & !\state_controller|State.S_21~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_22~q ),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\state_controller|ADDR2MUX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|ADDR2MUX[1]~0 .lut_mask = 16'h000F;
defparam \state_controller|ADDR2MUX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N0
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[6]~6 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[6]~6_combout  = (\state_controller|ADDR2MUX[1]~0_combout  & (\state_controller|WideOr32~combout  & (\d0|IR_REGISTER|data [5]))) # (!\state_controller|ADDR2MUX[1]~0_combout  & (((\d0|IR_REGISTER|data [6]))))

	.dataa(\state_controller|WideOr32~combout ),
	.datab(\d0|IR_REGISTER|data [5]),
	.datac(\d0|IR_REGISTER|data [6]),
	.datad(\state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[6]~6 .lut_mask = 16'h88F0;
defparam \d0|ADDR2_MUX|Bus_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N30
cycloneive_lcell_comb \d0|register_file|R3~7 (
// Equation(s):
// \d0|register_file|R3~7_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~135_combout ),
	.datad(\d0|Bus_MUX|Bus_out [6]),
	.cin(gnd),
	.combout(\d0|register_file|R3~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~7 .lut_mask = 16'hF000;
defparam \d0|register_file|R3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y19_N31
dffeas \d0|register_file|R3[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[6] .is_wysiwyg = "true";
defparam \d0|register_file|R3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y19_N12
cycloneive_lcell_comb \d0|register_file|R2~7 (
// Equation(s):
// \d0|register_file|R2~7_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out [6])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~132_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [6]),
	.cin(gnd),
	.combout(\d0|register_file|R2~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~7 .lut_mask = 16'hCC00;
defparam \d0|register_file|R2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y19_N13
dffeas \d0|register_file|R2[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[6] .is_wysiwyg = "true";
defparam \d0|register_file|R2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N22
cycloneive_lcell_comb \d0|register_file|R0~7 (
// Equation(s):
// \d0|register_file|R0~7_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out [6])

	.dataa(\d0|register_file|Decoder0~134_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R0~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~7 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N23
dffeas \d0|register_file|R0[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[6] .is_wysiwyg = "true";
defparam \d0|register_file|R0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N28
cycloneive_lcell_comb \d0|register_file|R1~7 (
// Equation(s):
// \d0|register_file|R1~7_combout  = (\d0|Bus_MUX|Bus_out [6] & \d0|register_file|Decoder0~133_combout )

	.dataa(gnd),
	.datab(\d0|Bus_MUX|Bus_out [6]),
	.datac(\d0|register_file|Decoder0~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R1~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~7 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y19_N29
dffeas \d0|register_file|R1[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[6] .is_wysiwyg = "true";
defparam \d0|register_file|R1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N24
cycloneive_lcell_comb \d0|register_file|Mux9~2 (
// Equation(s):
// \d0|register_file|Mux9~2_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|register_file|R1 [6]) # (\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R0 [6] & ((!\d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R0 [6]),
	.datab(\d0|register_file|R1 [6]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux9~2 .lut_mask = 16'hF0CA;
defparam \d0|register_file|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N30
cycloneive_lcell_comb \d0|register_file|Mux9~3 (
// Equation(s):
// \d0|register_file|Mux9~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux9~2_combout  & (\d0|register_file|R3 [6])) # (!\d0|register_file|Mux9~2_combout  & ((\d0|register_file|R2 [6]))))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux9~2_combout ))))

	.dataa(\d0|register_file|R3 [6]),
	.datab(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datac(\d0|register_file|R2 [6]),
	.datad(\d0|register_file|Mux9~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux9~3 .lut_mask = 16'hBBC0;
defparam \d0|register_file|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N0
cycloneive_lcell_comb \d0|register_file|R5~7 (
// Equation(s):
// \d0|register_file|R5~7_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out [6])

	.dataa(\d0|register_file|Decoder0~128_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R5~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~7 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N1
dffeas \d0|register_file|R5[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[6] .is_wysiwyg = "true";
defparam \d0|register_file|R5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N10
cycloneive_lcell_comb \d0|register_file|R7~7 (
// Equation(s):
// \d0|register_file|R7~7_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out [6])

	.dataa(\d0|register_file|Decoder0~131_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R7~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~7 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N11
dffeas \d0|register_file|R7[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[6] .is_wysiwyg = "true";
defparam \d0|register_file|R7[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y19_N20
cycloneive_lcell_comb \d0|register_file|R4~7 (
// Equation(s):
// \d0|register_file|R4~7_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~130_combout ),
	.datad(\d0|Bus_MUX|Bus_out [6]),
	.cin(gnd),
	.combout(\d0|register_file|R4~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~7 .lut_mask = 16'hF000;
defparam \d0|register_file|R4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y19_N21
dffeas \d0|register_file|R4[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[6] .is_wysiwyg = "true";
defparam \d0|register_file|R4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y19_N20
cycloneive_lcell_comb \d0|register_file|R6~7 (
// Equation(s):
// \d0|register_file|R6~7_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~129_combout ),
	.datad(\d0|Bus_MUX|Bus_out [6]),
	.cin(gnd),
	.combout(\d0|register_file|R6~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~7 .lut_mask = 16'hF000;
defparam \d0|register_file|R6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y19_N21
dffeas \d0|register_file|R6[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[6] .is_wysiwyg = "true";
defparam \d0|register_file|R6[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N20
cycloneive_lcell_comb \d0|register_file|Mux9~0 (
// Equation(s):
// \d0|register_file|Mux9~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R6 [6]))) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R4 [6]))))

	.dataa(\d0|register_file|R4 [6]),
	.datab(\d0|register_file|R6 [6]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux9~0 .lut_mask = 16'hFC0A;
defparam \d0|register_file|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N18
cycloneive_lcell_comb \d0|register_file|Mux9~1 (
// Equation(s):
// \d0|register_file|Mux9~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux9~0_combout  & ((\d0|register_file|R7 [6]))) # (!\d0|register_file|Mux9~0_combout  & (\d0|register_file|R5 [6])))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux9~0_combout ))))

	.dataa(\d0|register_file|R5 [6]),
	.datab(\d0|register_file|R7 [6]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|Mux9~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux9~1 .lut_mask = 16'hCFA0;
defparam \d0|register_file|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N0
cycloneive_lcell_comb \d0|register_file|Mux9~4 (
// Equation(s):
// \d0|register_file|Mux9~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux9~1_combout ))) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux9~3_combout ))

	.dataa(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datab(gnd),
	.datac(\d0|register_file|Mux9~3_combout ),
	.datad(\d0|register_file|Mux9~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux9~4 .lut_mask = 16'hFA50;
defparam \d0|register_file|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N26
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[6]~6 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[6]~6_combout  = (\state_controller|State.S_12~q  & (((\d0|register_file|Mux9~4_combout )))) # (!\state_controller|State.S_12~q  & ((\d0|MAR_REGISTER|data[12]~0_combout  & (\d0|PC_REGISTER|data [6])) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & ((\d0|register_file|Mux9~4_combout )))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datac(\d0|PC_REGISTER|data [6]),
	.datad(\d0|register_file|Mux9~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[6]~6 .lut_mask = 16'hFB40;
defparam \d0|ADDR1_MUX|Bus_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N12
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~12 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~12_combout  = ((\d0|ADDR2_MUX|Bus_out[6]~6_combout  $ (\d0|ADDR1_MUX|Bus_out[6]~6_combout  $ (!\d0|ADDR_MUX_ADDER|Add0~11 )))) # (GND)
// \d0|ADDR_MUX_ADDER|Add0~13  = CARRY((\d0|ADDR2_MUX|Bus_out[6]~6_combout  & ((\d0|ADDR1_MUX|Bus_out[6]~6_combout ) # (!\d0|ADDR_MUX_ADDER|Add0~11 ))) # (!\d0|ADDR2_MUX|Bus_out[6]~6_combout  & (\d0|ADDR1_MUX|Bus_out[6]~6_combout  & 
// !\d0|ADDR_MUX_ADDER|Add0~11 )))

	.dataa(\d0|ADDR2_MUX|Bus_out[6]~6_combout ),
	.datab(\d0|ADDR1_MUX|Bus_out[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~11 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~12_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~13 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~12 .lut_mask = 16'h698E;
defparam \d0|ADDR_MUX_ADDER|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N0
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[6]~44 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[6]~44_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|ADDR_MUX_ADDER|Add0~12_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|PC_REGISTER|data [6])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((!\d0|Bus_MUX|Bus_out[2]~19_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datab(\d0|PC_REGISTER|data [6]),
	.datac(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~12_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[6]~44 .lut_mask = 16'hAD0D;
defparam \d0|Bus_MUX|Bus_out[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N6
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[6]~35 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[6]~35_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|register_file|R1 [6]) # (\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & (\d0|register_file|R0 [6] & ((!\d0|IR_REGISTER|data [1]))))

	.dataa(\d0|register_file|R0 [6]),
	.datab(\d0|register_file|R1 [6]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[6]~35 .lut_mask = 16'hF0CA;
defparam \d0|SR2_MUX|Bus_out[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N4
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[6]~36 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[6]~36_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[6]~35_combout  & (\d0|register_file|R3 [6])) # (!\d0|SR2_MUX|Bus_out[6]~35_combout  & ((\d0|register_file|R2 [6]))))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[6]~35_combout ))))

	.dataa(\d0|register_file|R3 [6]),
	.datab(\d0|IR_REGISTER|data [1]),
	.datac(\d0|register_file|R2 [6]),
	.datad(\d0|SR2_MUX|Bus_out[6]~35_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[6]~36 .lut_mask = 16'hBBC0;
defparam \d0|SR2_MUX|Bus_out[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N10
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[6]~33 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[6]~33_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & ((\d0|IR_REGISTER|data [1] & ((\d0|register_file|R6 [6]))) # (!\d0|IR_REGISTER|data [1] & (\d0|register_file|R4 [6]))))

	.dataa(\d0|register_file|R4 [6]),
	.datab(\d0|register_file|R6 [6]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[6]~33 .lut_mask = 16'hFC0A;
defparam \d0|SR2_MUX|Bus_out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N12
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[6]~34 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[6]~34_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[6]~33_combout  & ((\d0|register_file|R7 [6]))) # (!\d0|SR2_MUX|Bus_out[6]~33_combout  & (\d0|register_file|R5 [6])))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[6]~33_combout ))))

	.dataa(\d0|register_file|R5 [6]),
	.datab(\d0|register_file|R7 [6]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|SR2_MUX|Bus_out[6]~33_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[6]~34 .lut_mask = 16'hCFA0;
defparam \d0|SR2_MUX|Bus_out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N2
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[6]~37 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[6]~37_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[6]~34_combout ))) # (!\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[6]~36_combout ))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|SR2_MUX|Bus_out[6]~36_combout ),
	.datad(\d0|SR2_MUX|Bus_out[6]~34_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[6]~37 .lut_mask = 16'h5410;
defparam \d0|SR2_MUX|Bus_out[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y19_N8
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[6]~38 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[6]~38_combout  = (\d0|SR2_MUX|Bus_out[6]~37_combout ) # ((\d0|IR_REGISTER|data [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(\d0|IR_REGISTER|data [4]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(gnd),
	.datad(\d0|SR2_MUX|Bus_out[6]~37_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[6]~38 .lut_mask = 16'hFF88;
defparam \d0|SR2_MUX|Bus_out[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N26
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[6]~41 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[6]~41_combout  = (\state_controller|WideOr27~combout  & (\d0|register_file|Mux9~4_combout  & ((\state_controller|WideOr26~combout ) # (\d0|SR2_MUX|Bus_out[6]~38_combout ))))

	.dataa(\state_controller|WideOr26~combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\d0|SR2_MUX|Bus_out[6]~38_combout ),
	.datad(\d0|register_file|Mux9~4_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[6]~41 .lut_mask = 16'hC800;
defparam \d0|Bus_MUX|Bus_out[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N12
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~12 (
// Equation(s):
// \d0|ALU_UNIT|Add0~12_combout  = ((\d0|register_file|Mux9~4_combout  $ (\d0|SR2_MUX|Bus_out[6]~38_combout  $ (!\d0|ALU_UNIT|Add0~11 )))) # (GND)
// \d0|ALU_UNIT|Add0~13  = CARRY((\d0|register_file|Mux9~4_combout  & ((\d0|SR2_MUX|Bus_out[6]~38_combout ) # (!\d0|ALU_UNIT|Add0~11 ))) # (!\d0|register_file|Mux9~4_combout  & (\d0|SR2_MUX|Bus_out[6]~38_combout  & !\d0|ALU_UNIT|Add0~11 )))

	.dataa(\d0|register_file|Mux9~4_combout ),
	.datab(\d0|SR2_MUX|Bus_out[6]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~11 ),
	.combout(\d0|ALU_UNIT|Add0~12_combout ),
	.cout(\d0|ALU_UNIT|Add0~13 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~12 .lut_mask = 16'h698E;
defparam \d0|ALU_UNIT|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N20
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[6]~42 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[6]~42_combout  = (\state_controller|WideOr26~combout  & (!\state_controller|State.S_05~q  & (\state_controller|WideOr26~0_combout  & !\d0|register_file|Mux9~4_combout )))

	.dataa(\state_controller|WideOr26~combout ),
	.datab(\state_controller|State.S_05~q ),
	.datac(\state_controller|WideOr26~0_combout ),
	.datad(\d0|register_file|Mux9~4_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[6]~42 .lut_mask = 16'h0020;
defparam \d0|Bus_MUX|Bus_out[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N22
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[6]~43 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[6]~43_combout  = (\d0|Bus_MUX|Bus_out[6]~41_combout ) # ((\d0|Bus_MUX|Bus_out[6]~42_combout ) # ((\d0|Bus_MUX|Bus_out[0]~26_combout  & \d0|ALU_UNIT|Add0~12_combout )))

	.dataa(\d0|Bus_MUX|Bus_out[0]~26_combout ),
	.datab(\d0|Bus_MUX|Bus_out[6]~41_combout ),
	.datac(\d0|ALU_UNIT|Add0~12_combout ),
	.datad(\d0|Bus_MUX|Bus_out[6]~42_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[6]~43 .lut_mask = 16'hFFEC;
defparam \d0|Bus_MUX|Bus_out[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N2
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[6] (
// Equation(s):
// \d0|Bus_MUX|Bus_out [6] = (\d0|Bus_MUX|Bus_out[6]~44_combout  & (((\d0|Bus_MUX|Bus_out[6]~43_combout ) # (!\d0|Bus_MUX|Bus_out[2]~22_combout )))) # (!\d0|Bus_MUX|Bus_out[6]~44_combout  & (\d0|MDR_REGISTER|data [6] & ((\d0|Bus_MUX|Bus_out[2]~22_combout 
// ))))

	.dataa(\d0|MDR_REGISTER|data [6]),
	.datab(\d0|Bus_MUX|Bus_out[6]~44_combout ),
	.datac(\d0|Bus_MUX|Bus_out[6]~43_combout ),
	.datad(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out [6]),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[6] .lut_mask = 16'hE2CC;
defparam \d0|Bus_MUX|Bus_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N0
cycloneive_lcell_comb \d0|IR_REGISTER|data~7 (
// Equation(s):
// \d0|IR_REGISTER|data~7_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out [6])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~7 .lut_mask = 16'hA0A0;
defparam \d0|IR_REGISTER|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y17_N1
dffeas \d0|IR_REGISTER|data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IR_REGISTER|data~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[6] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N16
cycloneive_lcell_comb \d0|SR1_MUX|Bus_out[0]~0 (
// Equation(s):
// \d0|SR1_MUX|Bus_out[0]~0_combout  = (\state_controller|State.S_23~q  & (\d0|IR_REGISTER|data [9])) # (!\state_controller|State.S_23~q  & ((\d0|IR_REGISTER|data [6])))

	.dataa(gnd),
	.datab(\d0|IR_REGISTER|data [9]),
	.datac(\state_controller|State.S_23~q ),
	.datad(\d0|IR_REGISTER|data [6]),
	.cin(gnd),
	.combout(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR1_MUX|Bus_out[0]~0 .lut_mask = 16'hCFC0;
defparam \d0|SR1_MUX|Bus_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N30
cycloneive_lcell_comb \d0|register_file|R0~11 (
// Equation(s):
// \d0|register_file|R0~11_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out[10]~59_combout )

	.dataa(\d0|register_file|Decoder0~134_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R0~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~11 .lut_mask = 16'hAA00;
defparam \d0|register_file|R0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N31
dffeas \d0|register_file|R0[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[10] .is_wysiwyg = "true";
defparam \d0|register_file|R0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N22
cycloneive_lcell_comb \d0|register_file|Mux5~2 (
// Equation(s):
// \d0|register_file|Mux5~2_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R1 [10])) # 
// (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R0 [10])))))

	.dataa(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datab(\d0|register_file|R1 [10]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|R0 [10]),
	.cin(gnd),
	.combout(\d0|register_file|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux5~2 .lut_mask = 16'hE5E0;
defparam \d0|register_file|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N20
cycloneive_lcell_comb \d0|register_file|Mux5~3 (
// Equation(s):
// \d0|register_file|Mux5~3_combout  = (\d0|register_file|Mux5~2_combout  & ((\d0|register_file|R3 [10]) # ((!\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|register_file|Mux5~2_combout  & (((\d0|register_file|R2 [10] & \d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R3 [10]),
	.datab(\d0|register_file|R2 [10]),
	.datac(\d0|register_file|Mux5~2_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux5~3 .lut_mask = 16'hACF0;
defparam \d0|register_file|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N6
cycloneive_lcell_comb \d0|register_file|R5~11 (
// Equation(s):
// \d0|register_file|R5~11_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out[10]~59_combout )

	.dataa(\d0|register_file|Decoder0~128_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R5~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~11 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N7
dffeas \d0|register_file|R5[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[10] .is_wysiwyg = "true";
defparam \d0|register_file|R5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N10
cycloneive_lcell_comb \d0|register_file|R7~11 (
// Equation(s):
// \d0|register_file|R7~11_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out[10]~59_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~131_combout ),
	.datad(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R7~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~11 .lut_mask = 16'hF000;
defparam \d0|register_file|R7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y18_N11
dffeas \d0|register_file|R7[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[10] .is_wysiwyg = "true";
defparam \d0|register_file|R7[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N16
cycloneive_lcell_comb \d0|register_file|R6~11 (
// Equation(s):
// \d0|register_file|R6~11_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out[10]~59_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~129_combout ),
	.datad(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R6~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~11 .lut_mask = 16'hF000;
defparam \d0|register_file|R6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y15_N17
dffeas \d0|register_file|R6[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[10] .is_wysiwyg = "true";
defparam \d0|register_file|R6[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N26
cycloneive_lcell_comb \d0|register_file|R4~11 (
// Equation(s):
// \d0|register_file|R4~11_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out[10]~59_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~130_combout ),
	.datad(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R4~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~11 .lut_mask = 16'hF000;
defparam \d0|register_file|R4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y15_N27
dffeas \d0|register_file|R4[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[10] .is_wysiwyg = "true";
defparam \d0|register_file|R4[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N16
cycloneive_lcell_comb \d0|register_file|Mux5~0 (
// Equation(s):
// \d0|register_file|Mux5~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R6 [10])) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R4 [10])))))

	.dataa(\d0|register_file|R6 [10]),
	.datab(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|register_file|R4 [10]),
	.cin(gnd),
	.combout(\d0|register_file|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux5~0 .lut_mask = 16'hE3E0;
defparam \d0|register_file|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N28
cycloneive_lcell_comb \d0|register_file|Mux5~1 (
// Equation(s):
// \d0|register_file|Mux5~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux5~0_combout  & ((\d0|register_file|R7 [10]))) # (!\d0|register_file|Mux5~0_combout  & (\d0|register_file|R5 [10])))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux5~0_combout ))))

	.dataa(\d0|register_file|R5 [10]),
	.datab(\d0|register_file|R7 [10]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|Mux5~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux5~1 .lut_mask = 16'hCFA0;
defparam \d0|register_file|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N26
cycloneive_lcell_comb \d0|register_file|Mux5~4 (
// Equation(s):
// \d0|register_file|Mux5~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux5~1_combout ))) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux5~3_combout ))

	.dataa(gnd),
	.datab(\d0|register_file|Mux5~3_combout ),
	.datac(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datad(\d0|register_file|Mux5~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux5~4 .lut_mask = 16'hFC0C;
defparam \d0|register_file|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N12
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[10]~57 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[10]~57_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & ((\d0|IR_REGISTER|data [1] & ((\d0|register_file|R6 [10]))) # (!\d0|IR_REGISTER|data [1] & (\d0|register_file|R4 [10]))))

	.dataa(\d0|register_file|R4 [10]),
	.datab(\d0|register_file|R6 [10]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[10]~57 .lut_mask = 16'hFC0A;
defparam \d0|SR2_MUX|Bus_out[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N4
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[10]~58 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[10]~58_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[10]~57_combout  & ((\d0|register_file|R7 [10]))) # (!\d0|SR2_MUX|Bus_out[10]~57_combout  & (\d0|register_file|R5 [10])))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[10]~57_combout ))))

	.dataa(\d0|register_file|R5 [10]),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|register_file|R7 [10]),
	.datad(\d0|SR2_MUX|Bus_out[10]~57_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[10]~58 .lut_mask = 16'hF388;
defparam \d0|SR2_MUX|Bus_out[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N20
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[10]~59 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[10]~59_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|register_file|R1 [10]) # (\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & (\d0|register_file|R0 [10] & ((!\d0|IR_REGISTER|data [1]))))

	.dataa(\d0|register_file|R0 [10]),
	.datab(\d0|register_file|R1 [10]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[10]~59 .lut_mask = 16'hF0CA;
defparam \d0|SR2_MUX|Bus_out[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N22
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[10]~60 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[10]~60_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[10]~59_combout  & ((\d0|register_file|R3 [10]))) # (!\d0|SR2_MUX|Bus_out[10]~59_combout  & (\d0|register_file|R2 [10])))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[10]~59_combout ))))

	.dataa(\d0|register_file|R2 [10]),
	.datab(\d0|IR_REGISTER|data [1]),
	.datac(\d0|register_file|R3 [10]),
	.datad(\d0|SR2_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[10]~60 .lut_mask = 16'hF388;
defparam \d0|SR2_MUX|Bus_out[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N18
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[10]~61 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[10]~61_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[10]~58_combout )) # (!\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[10]~60_combout )))))

	.dataa(\d0|IR_REGISTER|data [2]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|SR2_MUX|Bus_out[10]~58_combout ),
	.datad(\d0|SR2_MUX|Bus_out[10]~60_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[10]~61 .lut_mask = 16'h3120;
defparam \d0|SR2_MUX|Bus_out[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N0
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[10]~62 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[10]~62_combout  = (\d0|SR2_MUX|Bus_out[10]~61_combout ) # ((\d0|IR_REGISTER|data [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\d0|IR_REGISTER|data [4]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\d0|SR2_MUX|Bus_out[10]~61_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[10]~62 .lut_mask = 16'hFFC0;
defparam \d0|SR2_MUX|Bus_out[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N14
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[10]~57 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[10]~57_combout  = (\d0|register_file|Mux5~4_combout  & ((\state_controller|WideOr26~combout ) # (\d0|SR2_MUX|Bus_out[10]~62_combout )))

	.dataa(\state_controller|WideOr26~combout ),
	.datab(gnd),
	.datac(\d0|register_file|Mux5~4_combout ),
	.datad(\d0|SR2_MUX|Bus_out[10]~62_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[10]~57 .lut_mask = 16'hF0A0;
defparam \d0|Bus_MUX|Bus_out[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N10
cycloneive_lcell_comb \d0|register_file|R2~10 (
// Equation(s):
// \d0|register_file|R2~10_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out[9]~55_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~132_combout ),
	.datac(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R2~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~10 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N11
dffeas \d0|register_file|R2[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[9] .is_wysiwyg = "true";
defparam \d0|register_file|R2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N24
cycloneive_lcell_comb \d0|register_file|R3~10 (
// Equation(s):
// \d0|register_file|R3~10_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out[9]~55_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~135_combout ),
	.datac(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R3~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~10 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y14_N25
dffeas \d0|register_file|R3[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[9] .is_wysiwyg = "true";
defparam \d0|register_file|R3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N4
cycloneive_lcell_comb \d0|register_file|R1~10 (
// Equation(s):
// \d0|register_file|R1~10_combout  = (\d0|register_file|Decoder0~133_combout  & \d0|Bus_MUX|Bus_out[9]~55_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~133_combout ),
	.datad(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R1~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~10 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N5
dffeas \d0|register_file|R1[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[9] .is_wysiwyg = "true";
defparam \d0|register_file|R1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N26
cycloneive_lcell_comb \d0|register_file|R0~10 (
// Equation(s):
// \d0|register_file|R0~10_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out[9]~55_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~134_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R0~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~10 .lut_mask = 16'hCC00;
defparam \d0|register_file|R0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N27
dffeas \d0|register_file|R0[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[9] .is_wysiwyg = "true";
defparam \d0|register_file|R0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N28
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[9]~53 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[9]~53_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|register_file|R1 [9]) # ((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & (((!\d0|IR_REGISTER|data [1] & \d0|register_file|R0 [9]))))

	.dataa(\d0|IR_REGISTER|data [0]),
	.datab(\d0|register_file|R1 [9]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|register_file|R0 [9]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[9]~53 .lut_mask = 16'hADA8;
defparam \d0|SR2_MUX|Bus_out[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N14
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[9]~54 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[9]~54_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[9]~53_combout  & ((\d0|register_file|R3 [9]))) # (!\d0|SR2_MUX|Bus_out[9]~53_combout  & (\d0|register_file|R2 [9])))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[9]~53_combout ))))

	.dataa(\d0|register_file|R2 [9]),
	.datab(\d0|register_file|R3 [9]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|SR2_MUX|Bus_out[9]~53_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[9]~54 .lut_mask = 16'hCFA0;
defparam \d0|SR2_MUX|Bus_out[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N26
cycloneive_lcell_comb \d0|register_file|R7~10 (
// Equation(s):
// \d0|register_file|R7~10_combout  = (\d0|Bus_MUX|Bus_out[9]~55_combout  & \d0|register_file|Decoder0~131_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.datad(\d0|register_file|Decoder0~131_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R7~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~10 .lut_mask = 16'hF000;
defparam \d0|register_file|R7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y14_N27
dffeas \d0|register_file|R7[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[9] .is_wysiwyg = "true";
defparam \d0|register_file|R7[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N28
cycloneive_lcell_comb \d0|register_file|R5~10 (
// Equation(s):
// \d0|register_file|R5~10_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out[9]~55_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~128_combout ),
	.datad(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R5~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~10 .lut_mask = 16'hF000;
defparam \d0|register_file|R5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N29
dffeas \d0|register_file|R5[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[9] .is_wysiwyg = "true";
defparam \d0|register_file|R5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N10
cycloneive_lcell_comb \d0|register_file|R4~10 (
// Equation(s):
// \d0|register_file|R4~10_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out[9]~55_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~130_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R4~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~10 .lut_mask = 16'hCC00;
defparam \d0|register_file|R4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y14_N11
dffeas \d0|register_file|R4[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[9] .is_wysiwyg = "true";
defparam \d0|register_file|R4[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N24
cycloneive_lcell_comb \d0|register_file|R6~10 (
// Equation(s):
// \d0|register_file|R6~10_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out[9]~55_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~129_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R6~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~10 .lut_mask = 16'hCC00;
defparam \d0|register_file|R6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y14_N25
dffeas \d0|register_file|R6[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[9] .is_wysiwyg = "true";
defparam \d0|register_file|R6[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N14
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[9]~51 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[9]~51_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & ((\d0|IR_REGISTER|data [1] & ((\d0|register_file|R6 [9]))) # (!\d0|IR_REGISTER|data [1] & (\d0|register_file|R4 [9]))))

	.dataa(\d0|register_file|R4 [9]),
	.datab(\d0|register_file|R6 [9]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[9]~51 .lut_mask = 16'hFC0A;
defparam \d0|SR2_MUX|Bus_out[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N20
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[9]~52 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[9]~52_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[9]~51_combout  & (\d0|register_file|R7 [9])) # (!\d0|SR2_MUX|Bus_out[9]~51_combout  & ((\d0|register_file|R5 [9]))))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[9]~51_combout ))))

	.dataa(\d0|register_file|R7 [9]),
	.datab(\d0|register_file|R5 [9]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|SR2_MUX|Bus_out[9]~51_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[9]~52 .lut_mask = 16'hAFC0;
defparam \d0|SR2_MUX|Bus_out[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N0
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[9]~55 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[9]~55_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[9]~52_combout ))) # (!\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[9]~54_combout ))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|SR2_MUX|Bus_out[9]~54_combout ),
	.datad(\d0|SR2_MUX|Bus_out[9]~52_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[9]~55 .lut_mask = 16'h5410;
defparam \d0|SR2_MUX|Bus_out[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N2
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[9]~56 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[9]~56_combout  = (\d0|SR2_MUX|Bus_out[9]~55_combout ) # ((\state_controller|SR2MUX~0_combout  & \d0|IR_REGISTER|data [4]))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\d0|IR_REGISTER|data [4]),
	.datad(\d0|SR2_MUX|Bus_out[9]~55_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[9]~56 .lut_mask = 16'hFFA0;
defparam \d0|SR2_MUX|Bus_out[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N10
cycloneive_lcell_comb \d0|register_file|Mux6~2 (
// Equation(s):
// \d0|register_file|Mux6~2_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R1 [9]))) # 
// (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R0 [9]))))

	.dataa(\d0|register_file|R0 [9]),
	.datab(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|R1 [9]),
	.cin(gnd),
	.combout(\d0|register_file|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux6~2 .lut_mask = 16'hF2C2;
defparam \d0|register_file|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N4
cycloneive_lcell_comb \d0|register_file|Mux6~3 (
// Equation(s):
// \d0|register_file|Mux6~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux6~2_combout  & ((\d0|register_file|R3 [9]))) # (!\d0|register_file|Mux6~2_combout  & (\d0|register_file|R2 [9])))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux6~2_combout ))))

	.dataa(\d0|register_file|R2 [9]),
	.datab(\d0|register_file|R3 [9]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|register_file|Mux6~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux6~3 .lut_mask = 16'hCFA0;
defparam \d0|register_file|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N24
cycloneive_lcell_comb \d0|register_file|Mux6~0 (
// Equation(s):
// \d0|register_file|Mux6~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R6 [9]))) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R4 [9]))))

	.dataa(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datab(\d0|register_file|R4 [9]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|register_file|R6 [9]),
	.cin(gnd),
	.combout(\d0|register_file|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux6~0 .lut_mask = 16'hF4A4;
defparam \d0|register_file|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N28
cycloneive_lcell_comb \d0|register_file|Mux6~1 (
// Equation(s):
// \d0|register_file|Mux6~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux6~0_combout  & (\d0|register_file|R7 [9])) # (!\d0|register_file|Mux6~0_combout  & ((\d0|register_file|R5 [9]))))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux6~0_combout ))))

	.dataa(\d0|register_file|R7 [9]),
	.datab(\d0|register_file|R5 [9]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|Mux6~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux6~1 .lut_mask = 16'hAFC0;
defparam \d0|register_file|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N6
cycloneive_lcell_comb \d0|register_file|Mux6~4 (
// Equation(s):
// \d0|register_file|Mux6~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux6~1_combout ))) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux6~3_combout ))

	.dataa(gnd),
	.datab(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datac(\d0|register_file|Mux6~3_combout ),
	.datad(\d0|register_file|Mux6~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux6~4 .lut_mask = 16'hFC30;
defparam \d0|register_file|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N8
cycloneive_lcell_comb \d0|register_file|R2~9 (
// Equation(s):
// \d0|register_file|R2~9_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out[8]~51_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~132_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R2~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~9 .lut_mask = 16'hCC00;
defparam \d0|register_file|R2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y16_N9
dffeas \d0|register_file|R2[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[8] .is_wysiwyg = "true";
defparam \d0|register_file|R2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N10
cycloneive_lcell_comb \d0|register_file|R3~9 (
// Equation(s):
// \d0|register_file|R3~9_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out[8]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~135_combout ),
	.datad(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R3~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~9 .lut_mask = 16'hF000;
defparam \d0|register_file|R3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y16_N11
dffeas \d0|register_file|R3[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[8] .is_wysiwyg = "true";
defparam \d0|register_file|R3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N6
cycloneive_lcell_comb \d0|register_file|R1~9 (
// Equation(s):
// \d0|register_file|R1~9_combout  = (\d0|Bus_MUX|Bus_out[8]~51_combout  & \d0|register_file|Decoder0~133_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.datad(\d0|register_file|Decoder0~133_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R1~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~9 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y16_N7
dffeas \d0|register_file|R1[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[8] .is_wysiwyg = "true";
defparam \d0|register_file|R1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N28
cycloneive_lcell_comb \d0|register_file|R0~9 (
// Equation(s):
// \d0|register_file|R0~9_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out[8]~51_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~134_combout ),
	.datac(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R0~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~9 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y16_N29
dffeas \d0|register_file|R0[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[8] .is_wysiwyg = "true";
defparam \d0|register_file|R0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N10
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[8]~47 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[8]~47_combout  = (\d0|IR_REGISTER|data [1] & (((\d0|IR_REGISTER|data [0])))) # (!\d0|IR_REGISTER|data [1] & ((\d0|IR_REGISTER|data [0] & (\d0|register_file|R1 [8])) # (!\d0|IR_REGISTER|data [0] & ((\d0|register_file|R0 [8])))))

	.dataa(\d0|register_file|R1 [8]),
	.datab(\d0|register_file|R0 [8]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|IR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[8]~47 .lut_mask = 16'hFA0C;
defparam \d0|SR2_MUX|Bus_out[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N4
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[8]~48 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[8]~48_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[8]~47_combout  & ((\d0|register_file|R3 [8]))) # (!\d0|SR2_MUX|Bus_out[8]~47_combout  & (\d0|register_file|R2 [8])))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[8]~47_combout ))))

	.dataa(\d0|register_file|R2 [8]),
	.datab(\d0|register_file|R3 [8]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|SR2_MUX|Bus_out[8]~47_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[8]~48 .lut_mask = 16'hCFA0;
defparam \d0|SR2_MUX|Bus_out[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N14
cycloneive_lcell_comb \d0|register_file|R5~9 (
// Equation(s):
// \d0|register_file|R5~9_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out[8]~51_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~128_combout ),
	.datad(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R5~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~9 .lut_mask = 16'hF000;
defparam \d0|register_file|R5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y16_N15
dffeas \d0|register_file|R5[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[8] .is_wysiwyg = "true";
defparam \d0|register_file|R5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N0
cycloneive_lcell_comb \d0|register_file|R7~9 (
// Equation(s):
// \d0|register_file|R7~9_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out[8]~51_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~131_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R7~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~9 .lut_mask = 16'hCC00;
defparam \d0|register_file|R7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y16_N1
dffeas \d0|register_file|R7[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[8] .is_wysiwyg = "true";
defparam \d0|register_file|R7[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N10
cycloneive_lcell_comb \d0|register_file|R6~9 (
// Equation(s):
// \d0|register_file|R6~9_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out[8]~51_combout )

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~129_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R6~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~9 .lut_mask = 16'hCC00;
defparam \d0|register_file|R6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N11
dffeas \d0|register_file|R6[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[8] .is_wysiwyg = "true";
defparam \d0|register_file|R6[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N24
cycloneive_lcell_comb \d0|register_file|R4~9 (
// Equation(s):
// \d0|register_file|R4~9_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out[8]~51_combout )

	.dataa(\d0|register_file|Decoder0~130_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R4~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~9 .lut_mask = 16'hAA00;
defparam \d0|register_file|R4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N25
dffeas \d0|register_file|R4[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[8] .is_wysiwyg = "true";
defparam \d0|register_file|R4[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N20
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[8]~45 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[8]~45_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|register_file|R6 [8]) # ((\d0|IR_REGISTER|data [0])))) # (!\d0|IR_REGISTER|data [1] & (((\d0|register_file|R4 [8] & !\d0|IR_REGISTER|data [0]))))

	.dataa(\d0|register_file|R6 [8]),
	.datab(\d0|register_file|R4 [8]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|IR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[8]~45 .lut_mask = 16'hF0AC;
defparam \d0|SR2_MUX|Bus_out[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N24
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[8]~46 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[8]~46_combout  = (\d0|SR2_MUX|Bus_out[8]~45_combout  & (((\d0|register_file|R7 [8]) # (!\d0|IR_REGISTER|data [0])))) # (!\d0|SR2_MUX|Bus_out[8]~45_combout  & (\d0|register_file|R5 [8] & ((\d0|IR_REGISTER|data [0]))))

	.dataa(\d0|register_file|R5 [8]),
	.datab(\d0|register_file|R7 [8]),
	.datac(\d0|SR2_MUX|Bus_out[8]~45_combout ),
	.datad(\d0|IR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[8]~46 .lut_mask = 16'hCAF0;
defparam \d0|SR2_MUX|Bus_out[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N18
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[8]~49 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[8]~49_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[8]~46_combout ))) # (!\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[8]~48_combout ))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|SR2_MUX|Bus_out[8]~48_combout ),
	.datad(\d0|SR2_MUX|Bus_out[8]~46_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[8]~49 .lut_mask = 16'h5410;
defparam \d0|SR2_MUX|Bus_out[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N12
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[8]~50 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[8]~50_combout  = (\d0|SR2_MUX|Bus_out[8]~49_combout ) # ((\state_controller|SR2MUX~0_combout  & \d0|IR_REGISTER|data [4]))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\d0|IR_REGISTER|data [4]),
	.datad(\d0|SR2_MUX|Bus_out[8]~49_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[8]~50 .lut_mask = 16'hFFA0;
defparam \d0|SR2_MUX|Bus_out[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N14
cycloneive_lcell_comb \d0|register_file|Mux7~0 (
// Equation(s):
// \d0|register_file|Mux7~0_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R6 [8]) # ((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|register_file|R4 [8] & !\d0|SR1_MUX|Bus_out[0]~0_combout ))))

	.dataa(\d0|register_file|R6 [8]),
	.datab(\d0|register_file|R4 [8]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux7~0 .lut_mask = 16'hF0AC;
defparam \d0|register_file|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N8
cycloneive_lcell_comb \d0|register_file|Mux7~1 (
// Equation(s):
// \d0|register_file|Mux7~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux7~0_combout  & ((\d0|register_file|R7 [8]))) # (!\d0|register_file|Mux7~0_combout  & (\d0|register_file|R5 [8])))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux7~0_combout ))))

	.dataa(\d0|register_file|R5 [8]),
	.datab(\d0|register_file|R7 [8]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|Mux7~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux7~1 .lut_mask = 16'hCFA0;
defparam \d0|register_file|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N26
cycloneive_lcell_comb \d0|register_file|Mux7~2 (
// Equation(s):
// \d0|register_file|Mux7~2_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R1 [8]) # ((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|register_file|R0 [8] & !\d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R1 [8]),
	.datab(\d0|register_file|R0 [8]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux7~2 .lut_mask = 16'hF0AC;
defparam \d0|register_file|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N16
cycloneive_lcell_comb \d0|register_file|Mux7~3 (
// Equation(s):
// \d0|register_file|Mux7~3_combout  = (\d0|register_file|Mux7~2_combout  & (((\d0|register_file|R3 [8]) # (!\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|register_file|Mux7~2_combout  & (\d0|register_file|R2 [8] & ((\d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R2 [8]),
	.datab(\d0|register_file|R3 [8]),
	.datac(\d0|register_file|Mux7~2_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux7~3 .lut_mask = 16'hCAF0;
defparam \d0|register_file|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N2
cycloneive_lcell_comb \d0|register_file|Mux7~4 (
// Equation(s):
// \d0|register_file|Mux7~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux7~1_combout )) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux7~3_combout )))

	.dataa(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datab(gnd),
	.datac(\d0|register_file|Mux7~1_combout ),
	.datad(\d0|register_file|Mux7~3_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux7~4 .lut_mask = 16'hF5A0;
defparam \d0|register_file|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N22
cycloneive_lcell_comb \d0|register_file|R3~8 (
// Equation(s):
// \d0|register_file|R3~8_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out[7]~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~135_combout ),
	.datad(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R3~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~8 .lut_mask = 16'hF000;
defparam \d0|register_file|R3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y14_N23
dffeas \d0|register_file|R3[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[7] .is_wysiwyg = "true";
defparam \d0|register_file|R3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N24
cycloneive_lcell_comb \d0|register_file|R2~8 (
// Equation(s):
// \d0|register_file|R2~8_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out[7]~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~132_combout ),
	.datad(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R2~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~8 .lut_mask = 16'hF000;
defparam \d0|register_file|R2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N25
dffeas \d0|register_file|R2[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[7] .is_wysiwyg = "true";
defparam \d0|register_file|R2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N22
cycloneive_lcell_comb \d0|register_file|R0~8 (
// Equation(s):
// \d0|register_file|R0~8_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out[7]~47_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~134_combout ),
	.datad(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R0~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~8 .lut_mask = 16'hF000;
defparam \d0|register_file|R0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y16_N23
dffeas \d0|register_file|R0[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[7] .is_wysiwyg = "true";
defparam \d0|register_file|R0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N20
cycloneive_lcell_comb \d0|register_file|R1~8 (
// Equation(s):
// \d0|register_file|R1~8_combout  = (\d0|register_file|Decoder0~133_combout  & \d0|Bus_MUX|Bus_out[7]~47_combout )

	.dataa(\d0|register_file|Decoder0~133_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R1~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~8 .lut_mask = 16'hAA00;
defparam \d0|register_file|R1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y16_N21
dffeas \d0|register_file|R1[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[7] .is_wysiwyg = "true";
defparam \d0|register_file|R1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N6
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[7]~41 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[7]~41_combout  = (\d0|IR_REGISTER|data [1] & (((\d0|IR_REGISTER|data [0])))) # (!\d0|IR_REGISTER|data [1] & ((\d0|IR_REGISTER|data [0] & ((\d0|register_file|R1 [7]))) # (!\d0|IR_REGISTER|data [0] & (\d0|register_file|R0 [7]))))

	.dataa(\d0|register_file|R0 [7]),
	.datab(\d0|register_file|R1 [7]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|IR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[7]~41 .lut_mask = 16'hFC0A;
defparam \d0|SR2_MUX|Bus_out[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N4
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[7]~42 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[7]~42_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[7]~41_combout  & (\d0|register_file|R3 [7])) # (!\d0|SR2_MUX|Bus_out[7]~41_combout  & ((\d0|register_file|R2 [7]))))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[7]~41_combout ))))

	.dataa(\d0|register_file|R3 [7]),
	.datab(\d0|IR_REGISTER|data [1]),
	.datac(\d0|register_file|R2 [7]),
	.datad(\d0|SR2_MUX|Bus_out[7]~41_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[7]~42 .lut_mask = 16'hBBC0;
defparam \d0|SR2_MUX|Bus_out[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N24
cycloneive_lcell_comb \d0|register_file|R5~8 (
// Equation(s):
// \d0|register_file|R5~8_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out[7]~47_combout )

	.dataa(\d0|register_file|Decoder0~128_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R5~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~8 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N25
dffeas \d0|register_file|R5[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[7] .is_wysiwyg = "true";
defparam \d0|register_file|R5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N30
cycloneive_lcell_comb \d0|register_file|R4~8 (
// Equation(s):
// \d0|register_file|R4~8_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out[7]~47_combout )

	.dataa(\d0|register_file|Decoder0~130_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R4~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~8 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N31
dffeas \d0|register_file|R4[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[7] .is_wysiwyg = "true";
defparam \d0|register_file|R4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N28
cycloneive_lcell_comb \d0|register_file|R6~8 (
// Equation(s):
// \d0|register_file|R6~8_combout  = (\d0|Bus_MUX|Bus_out[7]~47_combout  & \d0|register_file|Decoder0~129_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.datad(\d0|register_file|Decoder0~129_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R6~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~8 .lut_mask = 16'hF000;
defparam \d0|register_file|R6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N29
dffeas \d0|register_file|R6[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[7] .is_wysiwyg = "true";
defparam \d0|register_file|R6[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N16
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[7]~39 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[7]~39_combout  = (\d0|IR_REGISTER|data [1] & (((\d0|register_file|R6 [7]) # (\d0|IR_REGISTER|data [0])))) # (!\d0|IR_REGISTER|data [1] & (\d0|register_file|R4 [7] & ((!\d0|IR_REGISTER|data [0]))))

	.dataa(\d0|register_file|R4 [7]),
	.datab(\d0|register_file|R6 [7]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|IR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[7]~39 .lut_mask = 16'hF0CA;
defparam \d0|SR2_MUX|Bus_out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N16
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[7]~40 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[7]~40_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[7]~39_combout  & ((\d0|register_file|R7 [7]))) # (!\d0|SR2_MUX|Bus_out[7]~39_combout  & (\d0|register_file|R5 [7])))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[7]~39_combout ))))

	.dataa(\d0|register_file|R5 [7]),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|SR2_MUX|Bus_out[7]~39_combout ),
	.datad(\d0|register_file|R7 [7]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[7]~40 .lut_mask = 16'hF838;
defparam \d0|SR2_MUX|Bus_out[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N2
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[7]~43 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[7]~43_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[7]~40_combout ))) # (!\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[7]~42_combout ))))

	.dataa(\d0|IR_REGISTER|data [2]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|SR2_MUX|Bus_out[7]~42_combout ),
	.datad(\d0|SR2_MUX|Bus_out[7]~40_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[7]~43 .lut_mask = 16'h3210;
defparam \d0|SR2_MUX|Bus_out[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N8
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[7]~44 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[7]~44_combout  = (\d0|SR2_MUX|Bus_out[7]~43_combout ) # ((\d0|IR_REGISTER|data [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(\d0|IR_REGISTER|data [4]),
	.datab(gnd),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\d0|SR2_MUX|Bus_out[7]~43_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[7]~44 .lut_mask = 16'hFFA0;
defparam \d0|SR2_MUX|Bus_out[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N14
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~14 (
// Equation(s):
// \d0|ALU_UNIT|Add0~14_combout  = (\d0|register_file|Mux8~4_combout  & ((\d0|SR2_MUX|Bus_out[7]~44_combout  & (\d0|ALU_UNIT|Add0~13  & VCC)) # (!\d0|SR2_MUX|Bus_out[7]~44_combout  & (!\d0|ALU_UNIT|Add0~13 )))) # (!\d0|register_file|Mux8~4_combout  & 
// ((\d0|SR2_MUX|Bus_out[7]~44_combout  & (!\d0|ALU_UNIT|Add0~13 )) # (!\d0|SR2_MUX|Bus_out[7]~44_combout  & ((\d0|ALU_UNIT|Add0~13 ) # (GND)))))
// \d0|ALU_UNIT|Add0~15  = CARRY((\d0|register_file|Mux8~4_combout  & (!\d0|SR2_MUX|Bus_out[7]~44_combout  & !\d0|ALU_UNIT|Add0~13 )) # (!\d0|register_file|Mux8~4_combout  & ((!\d0|ALU_UNIT|Add0~13 ) # (!\d0|SR2_MUX|Bus_out[7]~44_combout ))))

	.dataa(\d0|register_file|Mux8~4_combout ),
	.datab(\d0|SR2_MUX|Bus_out[7]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~13 ),
	.combout(\d0|ALU_UNIT|Add0~14_combout ),
	.cout(\d0|ALU_UNIT|Add0~15 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~14 .lut_mask = 16'h9617;
defparam \d0|ALU_UNIT|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N16
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~16 (
// Equation(s):
// \d0|ALU_UNIT|Add0~16_combout  = ((\d0|SR2_MUX|Bus_out[8]~50_combout  $ (\d0|register_file|Mux7~4_combout  $ (!\d0|ALU_UNIT|Add0~15 )))) # (GND)
// \d0|ALU_UNIT|Add0~17  = CARRY((\d0|SR2_MUX|Bus_out[8]~50_combout  & ((\d0|register_file|Mux7~4_combout ) # (!\d0|ALU_UNIT|Add0~15 ))) # (!\d0|SR2_MUX|Bus_out[8]~50_combout  & (\d0|register_file|Mux7~4_combout  & !\d0|ALU_UNIT|Add0~15 )))

	.dataa(\d0|SR2_MUX|Bus_out[8]~50_combout ),
	.datab(\d0|register_file|Mux7~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~15 ),
	.combout(\d0|ALU_UNIT|Add0~16_combout ),
	.cout(\d0|ALU_UNIT|Add0~17 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~16 .lut_mask = 16'h698E;
defparam \d0|ALU_UNIT|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N18
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~18 (
// Equation(s):
// \d0|ALU_UNIT|Add0~18_combout  = (\d0|SR2_MUX|Bus_out[9]~56_combout  & ((\d0|register_file|Mux6~4_combout  & (\d0|ALU_UNIT|Add0~17  & VCC)) # (!\d0|register_file|Mux6~4_combout  & (!\d0|ALU_UNIT|Add0~17 )))) # (!\d0|SR2_MUX|Bus_out[9]~56_combout  & 
// ((\d0|register_file|Mux6~4_combout  & (!\d0|ALU_UNIT|Add0~17 )) # (!\d0|register_file|Mux6~4_combout  & ((\d0|ALU_UNIT|Add0~17 ) # (GND)))))
// \d0|ALU_UNIT|Add0~19  = CARRY((\d0|SR2_MUX|Bus_out[9]~56_combout  & (!\d0|register_file|Mux6~4_combout  & !\d0|ALU_UNIT|Add0~17 )) # (!\d0|SR2_MUX|Bus_out[9]~56_combout  & ((!\d0|ALU_UNIT|Add0~17 ) # (!\d0|register_file|Mux6~4_combout ))))

	.dataa(\d0|SR2_MUX|Bus_out[9]~56_combout ),
	.datab(\d0|register_file|Mux6~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~17 ),
	.combout(\d0|ALU_UNIT|Add0~18_combout ),
	.cout(\d0|ALU_UNIT|Add0~19 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~18 .lut_mask = 16'h9617;
defparam \d0|ALU_UNIT|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N20
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~20 (
// Equation(s):
// \d0|ALU_UNIT|Add0~20_combout  = ((\d0|register_file|Mux5~4_combout  $ (\d0|SR2_MUX|Bus_out[10]~62_combout  $ (!\d0|ALU_UNIT|Add0~19 )))) # (GND)
// \d0|ALU_UNIT|Add0~21  = CARRY((\d0|register_file|Mux5~4_combout  & ((\d0|SR2_MUX|Bus_out[10]~62_combout ) # (!\d0|ALU_UNIT|Add0~19 ))) # (!\d0|register_file|Mux5~4_combout  & (\d0|SR2_MUX|Bus_out[10]~62_combout  & !\d0|ALU_UNIT|Add0~19 )))

	.dataa(\d0|register_file|Mux5~4_combout ),
	.datab(\d0|SR2_MUX|Bus_out[10]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~19 ),
	.combout(\d0|ALU_UNIT|Add0~20_combout ),
	.cout(\d0|ALU_UNIT|Add0~21 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~20 .lut_mask = 16'h698E;
defparam \d0|ALU_UNIT|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N8
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[10]~58 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[10]~58_combout  = (\state_controller|WideOr27~combout  & (\d0|Bus_MUX|Bus_out[10]~57_combout )) # (!\state_controller|WideOr27~combout  & ((\state_controller|WideOr26~combout  & (!\d0|Bus_MUX|Bus_out[10]~57_combout )) # 
// (!\state_controller|WideOr26~combout  & ((\d0|ALU_UNIT|Add0~20_combout )))))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\d0|Bus_MUX|Bus_out[10]~57_combout ),
	.datac(\d0|ALU_UNIT|Add0~20_combout ),
	.datad(\state_controller|WideOr26~combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[10]~58 .lut_mask = 16'h99D8;
defparam \d0|Bus_MUX|Bus_out[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N16
cycloneive_lcell_comb \d0|PC_REGISTER|data[8]~34 (
// Equation(s):
// \d0|PC_REGISTER|data[8]~34_combout  = (\d0|PC_REGISTER|data [8] & (\d0|PC_REGISTER|data[7]~33  $ (GND))) # (!\d0|PC_REGISTER|data [8] & (!\d0|PC_REGISTER|data[7]~33  & VCC))
// \d0|PC_REGISTER|data[8]~35  = CARRY((\d0|PC_REGISTER|data [8] & !\d0|PC_REGISTER|data[7]~33 ))

	.dataa(gnd),
	.datab(\d0|PC_REGISTER|data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[7]~33 ),
	.combout(\d0|PC_REGISTER|data[8]~34_combout ),
	.cout(\d0|PC_REGISTER|data[8]~35 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[8]~34 .lut_mask = 16'hC30C;
defparam \d0|PC_REGISTER|data[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N18
cycloneive_lcell_comb \d0|PC_REGISTER|data[9]~36 (
// Equation(s):
// \d0|PC_REGISTER|data[9]~36_combout  = (\d0|PC_REGISTER|data [9] & (!\d0|PC_REGISTER|data[8]~35 )) # (!\d0|PC_REGISTER|data [9] & ((\d0|PC_REGISTER|data[8]~35 ) # (GND)))
// \d0|PC_REGISTER|data[9]~37  = CARRY((!\d0|PC_REGISTER|data[8]~35 ) # (!\d0|PC_REGISTER|data [9]))

	.dataa(gnd),
	.datab(\d0|PC_REGISTER|data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[8]~35 ),
	.combout(\d0|PC_REGISTER|data[9]~36_combout ),
	.cout(\d0|PC_REGISTER|data[9]~37 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[9]~36 .lut_mask = 16'h3C3F;
defparam \d0|PC_REGISTER|data[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N24
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[9]~9 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[9]~9_combout  = (\state_controller|State.S_21~q  & (((\d0|IR_REGISTER|data [9])))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\d0|IR_REGISTER|data [9]))) # (!\state_controller|State.S_22~q  & 
// (\d0|IR_REGISTER|data [5]))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\d0|IR_REGISTER|data [5]),
	.datac(\d0|IR_REGISTER|data [9]),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[9]~9 .lut_mask = 16'hF0E4;
defparam \d0|ADDR2_MUX|Bus_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N12
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[9]~10 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[9]~10_combout  = (\state_controller|WideOr32~combout  & (((\d0|ADDR2_MUX|Bus_out[9]~9_combout )))) # (!\state_controller|WideOr32~combout  & (!\state_controller|ADDR2MUX[1]~0_combout  & (\d0|IR_REGISTER|data [8])))

	.dataa(\state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\state_controller|WideOr32~combout ),
	.datac(\d0|IR_REGISTER|data [8]),
	.datad(\d0|ADDR2_MUX|Bus_out[9]~9_combout ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[9]~10 .lut_mask = 16'hDC10;
defparam \d0|ADDR2_MUX|Bus_out[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N16
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[9]~9 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[9]~9_combout  = (\state_controller|State.S_12~q  & (((\d0|register_file|Mux6~4_combout )))) # (!\state_controller|State.S_12~q  & ((\d0|MAR_REGISTER|data[12]~0_combout  & (\d0|PC_REGISTER|data [9])) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & ((\d0|register_file|Mux6~4_combout )))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datac(\d0|PC_REGISTER|data [9]),
	.datad(\d0|register_file|Mux6~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[9]~9 .lut_mask = 16'hFB40;
defparam \d0|ADDR1_MUX|Bus_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N22
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[8]~8 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[8]~8_combout  = (\state_controller|ADDR2MUX[1]~0_combout  & (\d0|IR_REGISTER|data [5] & (\state_controller|WideOr32~combout ))) # (!\state_controller|ADDR2MUX[1]~0_combout  & (((\d0|IR_REGISTER|data [8]))))

	.dataa(\d0|IR_REGISTER|data [5]),
	.datab(\state_controller|WideOr32~combout ),
	.datac(\d0|IR_REGISTER|data [8]),
	.datad(\state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[8]~8 .lut_mask = 16'h88F0;
defparam \d0|ADDR2_MUX|Bus_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N20
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[8]~8 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[8]~8_combout  = (\state_controller|State.S_12~q  & (((\d0|register_file|Mux7~4_combout )))) # (!\state_controller|State.S_12~q  & ((\d0|MAR_REGISTER|data[12]~0_combout  & (\d0|PC_REGISTER|data [8])) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & ((\d0|register_file|Mux7~4_combout )))))

	.dataa(\d0|PC_REGISTER|data [8]),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datad(\d0|register_file|Mux7~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[8]~8 .lut_mask = 16'hEF20;
defparam \d0|ADDR1_MUX|Bus_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N10
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[7]~7 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[7]~7_combout  = (\state_controller|State.S_12~q  & (((\d0|register_file|Mux8~4_combout )))) # (!\state_controller|State.S_12~q  & ((\d0|MAR_REGISTER|data[12]~0_combout  & (\d0|PC_REGISTER|data [7])) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & ((\d0|register_file|Mux8~4_combout )))))

	.dataa(\d0|PC_REGISTER|data [7]),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datad(\d0|register_file|Mux8~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[7]~7 .lut_mask = 16'hEF20;
defparam \d0|ADDR1_MUX|Bus_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N20
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[7]~7 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[7]~7_combout  = (\state_controller|ADDR2MUX[1]~0_combout  & (\d0|IR_REGISTER|data [5] & (\state_controller|WideOr32~combout ))) # (!\state_controller|ADDR2MUX[1]~0_combout  & (((\d0|IR_REGISTER|data [7]))))

	.dataa(\d0|IR_REGISTER|data [5]),
	.datab(\state_controller|WideOr32~combout ),
	.datac(\d0|IR_REGISTER|data [7]),
	.datad(\state_controller|ADDR2MUX[1]~0_combout ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[7]~7 .lut_mask = 16'h88F0;
defparam \d0|ADDR2_MUX|Bus_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N14
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~14 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~14_combout  = (\d0|ADDR1_MUX|Bus_out[7]~7_combout  & ((\d0|ADDR2_MUX|Bus_out[7]~7_combout  & (\d0|ADDR_MUX_ADDER|Add0~13  & VCC)) # (!\d0|ADDR2_MUX|Bus_out[7]~7_combout  & (!\d0|ADDR_MUX_ADDER|Add0~13 )))) # 
// (!\d0|ADDR1_MUX|Bus_out[7]~7_combout  & ((\d0|ADDR2_MUX|Bus_out[7]~7_combout  & (!\d0|ADDR_MUX_ADDER|Add0~13 )) # (!\d0|ADDR2_MUX|Bus_out[7]~7_combout  & ((\d0|ADDR_MUX_ADDER|Add0~13 ) # (GND)))))
// \d0|ADDR_MUX_ADDER|Add0~15  = CARRY((\d0|ADDR1_MUX|Bus_out[7]~7_combout  & (!\d0|ADDR2_MUX|Bus_out[7]~7_combout  & !\d0|ADDR_MUX_ADDER|Add0~13 )) # (!\d0|ADDR1_MUX|Bus_out[7]~7_combout  & ((!\d0|ADDR_MUX_ADDER|Add0~13 ) # 
// (!\d0|ADDR2_MUX|Bus_out[7]~7_combout ))))

	.dataa(\d0|ADDR1_MUX|Bus_out[7]~7_combout ),
	.datab(\d0|ADDR2_MUX|Bus_out[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~13 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~14_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~15 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~14 .lut_mask = 16'h9617;
defparam \d0|ADDR_MUX_ADDER|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N16
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~16 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~16_combout  = ((\d0|ADDR2_MUX|Bus_out[8]~8_combout  $ (\d0|ADDR1_MUX|Bus_out[8]~8_combout  $ (!\d0|ADDR_MUX_ADDER|Add0~15 )))) # (GND)
// \d0|ADDR_MUX_ADDER|Add0~17  = CARRY((\d0|ADDR2_MUX|Bus_out[8]~8_combout  & ((\d0|ADDR1_MUX|Bus_out[8]~8_combout ) # (!\d0|ADDR_MUX_ADDER|Add0~15 ))) # (!\d0|ADDR2_MUX|Bus_out[8]~8_combout  & (\d0|ADDR1_MUX|Bus_out[8]~8_combout  & 
// !\d0|ADDR_MUX_ADDER|Add0~15 )))

	.dataa(\d0|ADDR2_MUX|Bus_out[8]~8_combout ),
	.datab(\d0|ADDR1_MUX|Bus_out[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~15 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~16_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~17 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~16 .lut_mask = 16'h698E;
defparam \d0|ADDR_MUX_ADDER|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N18
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~18 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~18_combout  = (\d0|ADDR2_MUX|Bus_out[9]~10_combout  & ((\d0|ADDR1_MUX|Bus_out[9]~9_combout  & (\d0|ADDR_MUX_ADDER|Add0~17  & VCC)) # (!\d0|ADDR1_MUX|Bus_out[9]~9_combout  & (!\d0|ADDR_MUX_ADDER|Add0~17 )))) # 
// (!\d0|ADDR2_MUX|Bus_out[9]~10_combout  & ((\d0|ADDR1_MUX|Bus_out[9]~9_combout  & (!\d0|ADDR_MUX_ADDER|Add0~17 )) # (!\d0|ADDR1_MUX|Bus_out[9]~9_combout  & ((\d0|ADDR_MUX_ADDER|Add0~17 ) # (GND)))))
// \d0|ADDR_MUX_ADDER|Add0~19  = CARRY((\d0|ADDR2_MUX|Bus_out[9]~10_combout  & (!\d0|ADDR1_MUX|Bus_out[9]~9_combout  & !\d0|ADDR_MUX_ADDER|Add0~17 )) # (!\d0|ADDR2_MUX|Bus_out[9]~10_combout  & ((!\d0|ADDR_MUX_ADDER|Add0~17 ) # 
// (!\d0|ADDR1_MUX|Bus_out[9]~9_combout ))))

	.dataa(\d0|ADDR2_MUX|Bus_out[9]~10_combout ),
	.datab(\d0|ADDR1_MUX|Bus_out[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~17 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~18_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~19 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~18 .lut_mask = 16'h9617;
defparam \d0|ADDR_MUX_ADDER|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N30
cycloneive_lcell_comb \d0|PC_REGISTER|data[4]~18 (
// Equation(s):
// \d0|PC_REGISTER|data[4]~18_combout  = (\state_controller|State.S_12~q ) # ((\state_controller|State.S_21~q ) # ((\state_controller|State.S_22~q ) # (\state_controller|State.S_20~q )))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\state_controller|State.S_22~q ),
	.datad(\state_controller|State.S_20~q ),
	.cin(gnd),
	.combout(\d0|PC_REGISTER|data[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PC_REGISTER|data[4]~18 .lut_mask = 16'hFFFE;
defparam \d0|PC_REGISTER|data[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N28
cycloneive_lcell_comb \d0|PC_REGISTER|data[4]~19 (
// Equation(s):
// \d0|PC_REGISTER|data[4]~19_combout  = (\state_controller|State.S_18~q ) # ((\d0|PC_REGISTER|data[4]~18_combout ) # (!\Reset~input_o ))

	.dataa(gnd),
	.datab(\state_controller|State.S_18~q ),
	.datac(\d0|PC_REGISTER|data[4]~18_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\d0|PC_REGISTER|data[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PC_REGISTER|data[4]~19 .lut_mask = 16'hFCFF;
defparam \d0|PC_REGISTER|data[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N19
dffeas \d0|PC_REGISTER|data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[9]~36_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[9] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N20
cycloneive_lcell_comb \d0|PC_REGISTER|data[10]~38 (
// Equation(s):
// \d0|PC_REGISTER|data[10]~38_combout  = (\d0|PC_REGISTER|data [10] & (\d0|PC_REGISTER|data[9]~37  $ (GND))) # (!\d0|PC_REGISTER|data [10] & (!\d0|PC_REGISTER|data[9]~37  & VCC))
// \d0|PC_REGISTER|data[10]~39  = CARRY((\d0|PC_REGISTER|data [10] & !\d0|PC_REGISTER|data[9]~37 ))

	.dataa(gnd),
	.datab(\d0|PC_REGISTER|data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[9]~37 ),
	.combout(\d0|PC_REGISTER|data[10]~38_combout ),
	.cout(\d0|PC_REGISTER|data[10]~39 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[10]~38 .lut_mask = 16'hC30C;
defparam \d0|PC_REGISTER|data[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N24
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[10]~10 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[10]~10_combout  = (\d0|MAR_REGISTER|data[12]~0_combout  & ((\state_controller|State.S_12~q  & ((\d0|register_file|Mux5~4_combout ))) # (!\state_controller|State.S_12~q  & (\d0|PC_REGISTER|data [10])))) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & (((\d0|register_file|Mux5~4_combout ))))

	.dataa(\d0|PC_REGISTER|data [10]),
	.datab(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datac(\d0|register_file|Mux5~4_combout ),
	.datad(\state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[10]~10 .lut_mask = 16'hF0B8;
defparam \d0|ADDR1_MUX|Bus_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N18
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[15]~11 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[15]~11_combout  = (\state_controller|State.S_21~q  & (((\d0|IR_REGISTER|data [10])))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\d0|IR_REGISTER|data [10]))) # (!\state_controller|State.S_22~q  & 
// (\d0|IR_REGISTER|data [5]))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\d0|IR_REGISTER|data [5]),
	.datac(\d0|IR_REGISTER|data [10]),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[15]~11 .lut_mask = 16'hF0E4;
defparam \d0|ADDR2_MUX|Bus_out[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N14
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[15]~12 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[15]~12_combout  = (\state_controller|WideOr32~combout  & (((\d0|ADDR2_MUX|Bus_out[15]~11_combout )))) # (!\state_controller|WideOr32~combout  & (!\state_controller|ADDR2MUX[1]~0_combout  & (\d0|IR_REGISTER|data [8])))

	.dataa(\state_controller|ADDR2MUX[1]~0_combout ),
	.datab(\state_controller|WideOr32~combout ),
	.datac(\d0|IR_REGISTER|data [8]),
	.datad(\d0|ADDR2_MUX|Bus_out[15]~11_combout ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[15]~12 .lut_mask = 16'hDC10;
defparam \d0|ADDR2_MUX|Bus_out[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N20
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~20 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~20_combout  = ((\d0|ADDR1_MUX|Bus_out[10]~10_combout  $ (\d0|ADDR2_MUX|Bus_out[15]~12_combout  $ (!\d0|ADDR_MUX_ADDER|Add0~19 )))) # (GND)
// \d0|ADDR_MUX_ADDER|Add0~21  = CARRY((\d0|ADDR1_MUX|Bus_out[10]~10_combout  & ((\d0|ADDR2_MUX|Bus_out[15]~12_combout ) # (!\d0|ADDR_MUX_ADDER|Add0~19 ))) # (!\d0|ADDR1_MUX|Bus_out[10]~10_combout  & (\d0|ADDR2_MUX|Bus_out[15]~12_combout  & 
// !\d0|ADDR_MUX_ADDER|Add0~19 )))

	.dataa(\d0|ADDR1_MUX|Bus_out[10]~10_combout ),
	.datab(\d0|ADDR2_MUX|Bus_out[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~19 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~20_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~21 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~20 .lut_mask = 16'h698E;
defparam \d0|ADDR_MUX_ADDER|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N21
dffeas \d0|PC_REGISTER|data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[10]~38_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[10] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N2
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[10]~56 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[10]~56_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|ADDR_MUX_ADDER|Add0~20_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|PC_REGISTER|data [10])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((!\d0|Bus_MUX|Bus_out[2]~19_combout ))))

	.dataa(\d0|PC_REGISTER|data [10]),
	.datab(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datac(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~20_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[10]~56 .lut_mask = 16'hCB0B;
defparam \d0|Bus_MUX|Bus_out[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N6
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[10]~59 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[10]~59_combout  = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[10]~56_combout  & ((\d0|Bus_MUX|Bus_out[10]~58_combout ))) # (!\d0|Bus_MUX|Bus_out[10]~56_combout  & (\d0|MDR_REGISTER|data [10])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[10]~56_combout ))))

	.dataa(\d0|MDR_REGISTER|data [10]),
	.datab(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datac(\d0|Bus_MUX|Bus_out[10]~58_combout ),
	.datad(\d0|Bus_MUX|Bus_out[10]~56_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[10]~59 .lut_mask = 16'hF388;
defparam \d0|Bus_MUX|Bus_out[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y18_N12
cycloneive_lcell_comb \d0|IR_REGISTER|data~11 (
// Equation(s):
// \d0|IR_REGISTER|data~11_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out[10]~59_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~11 .lut_mask = 16'hF000;
defparam \d0|IR_REGISTER|data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y17_N19
dffeas \d0|IR_REGISTER|data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IR_REGISTER|data~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[10] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N8
cycloneive_lcell_comb \d0|register_file|Decoder0~131 (
// Equation(s):
// \d0|register_file|Decoder0~131_combout  = (\state_controller|State.S_04~q ) # ((\d0|IR_REGISTER|data [9] & (\d0|IR_REGISTER|data [10] & \d0|register_file|Decoder0~3_combout )))

	.dataa(\d0|IR_REGISTER|data [9]),
	.datab(\state_controller|State.S_04~q ),
	.datac(\d0|IR_REGISTER|data [10]),
	.datad(\d0|register_file|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Decoder0~131_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Decoder0~131 .lut_mask = 16'hECCC;
defparam \d0|register_file|Decoder0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N18
cycloneive_lcell_comb \d0|register_file|R7~8 (
// Equation(s):
// \d0|register_file|R7~8_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out[7]~47_combout )

	.dataa(\d0|register_file|Decoder0~131_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R7~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~8 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N19
dffeas \d0|register_file|R7[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[7] .is_wysiwyg = "true";
defparam \d0|register_file|R7[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N28
cycloneive_lcell_comb \d0|register_file|Mux8~0 (
// Equation(s):
// \d0|register_file|Mux8~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R6 [7])) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R4 [7])))))

	.dataa(\d0|register_file|R6 [7]),
	.datab(\d0|register_file|R4 [7]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux8~0 .lut_mask = 16'hFA0C;
defparam \d0|register_file|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N26
cycloneive_lcell_comb \d0|register_file|Mux8~1 (
// Equation(s):
// \d0|register_file|Mux8~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux8~0_combout  & (\d0|register_file|R7 [7])) # (!\d0|register_file|Mux8~0_combout  & ((\d0|register_file|R5 [7]))))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux8~0_combout ))))

	.dataa(\d0|register_file|R7 [7]),
	.datab(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datac(\d0|register_file|R5 [7]),
	.datad(\d0|register_file|Mux8~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux8~1 .lut_mask = 16'hBBC0;
defparam \d0|register_file|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N24
cycloneive_lcell_comb \d0|register_file|Mux8~2 (
// Equation(s):
// \d0|register_file|Mux8~2_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|register_file|R1 [7]) # (\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R0 [7] & ((!\d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R0 [7]),
	.datab(\d0|register_file|R1 [7]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux8~2 .lut_mask = 16'hF0CA;
defparam \d0|register_file|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N18
cycloneive_lcell_comb \d0|register_file|Mux8~3 (
// Equation(s):
// \d0|register_file|Mux8~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux8~2_combout  & (\d0|register_file|R3 [7])) # (!\d0|register_file|Mux8~2_combout  & ((\d0|register_file|R2 [7]))))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux8~2_combout ))))

	.dataa(\d0|register_file|R3 [7]),
	.datab(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datac(\d0|register_file|R2 [7]),
	.datad(\d0|register_file|Mux8~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux8~3 .lut_mask = 16'hBBC0;
defparam \d0|register_file|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N0
cycloneive_lcell_comb \d0|register_file|Mux8~4 (
// Equation(s):
// \d0|register_file|Mux8~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux8~1_combout )) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux8~3_combout )))

	.dataa(gnd),
	.datab(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datac(\d0|register_file|Mux8~1_combout ),
	.datad(\d0|register_file|Mux8~3_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux8~4 .lut_mask = 16'hF3C0;
defparam \d0|register_file|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N30
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[7]~46 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[7]~46_combout  = (\state_controller|WideOr27~combout  & (\d0|register_file|Mux8~4_combout  & ((\state_controller|WideOr26~combout ) # (\d0|SR2_MUX|Bus_out[7]~44_combout )))) # (!\state_controller|WideOr27~combout  & 
// (\state_controller|WideOr26~combout  & ((!\d0|register_file|Mux8~4_combout ))))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\state_controller|WideOr26~combout ),
	.datac(\d0|SR2_MUX|Bus_out[7]~44_combout ),
	.datad(\d0|register_file|Mux8~4_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[7]~46 .lut_mask = 16'hA844;
defparam \d0|Bus_MUX|Bus_out[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N30
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[7]~74 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[7]~74_combout  = (\d0|Bus_MUX|Bus_out[7]~46_combout ) # ((\d0|ALU_UNIT|Add0~14_combout  & (!\state_controller|WideOr26~combout  & !\state_controller|WideOr27~combout )))

	.dataa(\d0|ALU_UNIT|Add0~14_combout ),
	.datab(\state_controller|WideOr26~combout ),
	.datac(\d0|Bus_MUX|Bus_out[7]~46_combout ),
	.datad(\state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[7]~74 .lut_mask = 16'hF0F2;
defparam \d0|Bus_MUX|Bus_out[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N0
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[7]~45 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[7]~45_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|ADDR_MUX_ADDER|Add0~14_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|PC_REGISTER|data [7])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((!\d0|Bus_MUX|Bus_out[2]~19_combout ))))

	.dataa(\d0|PC_REGISTER|data [7]),
	.datab(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datac(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~14_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[7]~45 .lut_mask = 16'hCB0B;
defparam \d0|Bus_MUX|Bus_out[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N6
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[7]~47 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[7]~47_combout  = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[7]~45_combout  & ((\d0|Bus_MUX|Bus_out[7]~74_combout ))) # (!\d0|Bus_MUX|Bus_out[7]~45_combout  & (\d0|MDR_REGISTER|data [7])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[7]~45_combout ))))

	.dataa(\d0|MDR_REGISTER|data [7]),
	.datab(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datac(\d0|Bus_MUX|Bus_out[7]~74_combout ),
	.datad(\d0|Bus_MUX|Bus_out[7]~45_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[7]~47 .lut_mask = 16'hF388;
defparam \d0|Bus_MUX|Bus_out[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N6
cycloneive_lcell_comb \d0|IR_REGISTER|data~8 (
// Equation(s):
// \d0|IR_REGISTER|data~8_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out[7]~47_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~8 .lut_mask = 16'hAA00;
defparam \d0|IR_REGISTER|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y17_N7
dffeas \d0|IR_REGISTER|data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IR_REGISTER|data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[7] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N6
cycloneive_lcell_comb \d0|SR1_MUX|Bus_out[1]~1 (
// Equation(s):
// \d0|SR1_MUX|Bus_out[1]~1_combout  = (\state_controller|State.S_23~q  & ((\d0|IR_REGISTER|data [10]))) # (!\state_controller|State.S_23~q  & (\d0|IR_REGISTER|data [7]))

	.dataa(gnd),
	.datab(\state_controller|State.S_23~q ),
	.datac(\d0|IR_REGISTER|data [7]),
	.datad(\d0|IR_REGISTER|data [10]),
	.cin(gnd),
	.combout(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR1_MUX|Bus_out[1]~1 .lut_mask = 16'hFC30;
defparam \d0|SR1_MUX|Bus_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N28
cycloneive_lcell_comb \d0|register_file|Mux14~2 (
// Equation(s):
// \d0|register_file|Mux14~2_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R1 [1])) # 
// (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R0 [1])))))

	.dataa(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datab(\d0|register_file|R1 [1]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|R0 [1]),
	.cin(gnd),
	.combout(\d0|register_file|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux14~2 .lut_mask = 16'hE5E0;
defparam \d0|register_file|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N2
cycloneive_lcell_comb \d0|register_file|Mux14~3 (
// Equation(s):
// \d0|register_file|Mux14~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux14~2_combout  & ((\d0|register_file|R3 [1]))) # (!\d0|register_file|Mux14~2_combout  & (\d0|register_file|R2 [1])))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (\d0|register_file|Mux14~2_combout ))

	.dataa(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datab(\d0|register_file|Mux14~2_combout ),
	.datac(\d0|register_file|R2 [1]),
	.datad(\d0|register_file|R3 [1]),
	.cin(gnd),
	.combout(\d0|register_file|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux14~3 .lut_mask = 16'hEC64;
defparam \d0|register_file|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N24
cycloneive_lcell_comb \d0|register_file|Mux14~0 (
// Equation(s):
// \d0|register_file|Mux14~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R6 [1]))) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R4 [1]))))

	.dataa(\d0|register_file|R4 [1]),
	.datab(\d0|register_file|R6 [1]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux14~0 .lut_mask = 16'hFC0A;
defparam \d0|register_file|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N10
cycloneive_lcell_comb \d0|register_file|Mux14~1 (
// Equation(s):
// \d0|register_file|Mux14~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux14~0_combout  & ((\d0|register_file|R7 [1]))) # (!\d0|register_file|Mux14~0_combout  & (\d0|register_file|R5 [1])))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux14~0_combout ))))

	.dataa(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datab(\d0|register_file|R5 [1]),
	.datac(\d0|register_file|R7 [1]),
	.datad(\d0|register_file|Mux14~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux14~1 .lut_mask = 16'hF588;
defparam \d0|register_file|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N20
cycloneive_lcell_comb \d0|register_file|Mux14~4 (
// Equation(s):
// \d0|register_file|Mux14~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux14~1_combout ))) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux14~3_combout ))

	.dataa(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datab(\d0|register_file|Mux14~3_combout ),
	.datac(gnd),
	.datad(\d0|register_file|Mux14~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux14~4 .lut_mask = 16'hEE44;
defparam \d0|register_file|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y17_N22
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[1]~1 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[1]~1_combout  = (\state_controller|State.S_12~q  & (((\d0|register_file|Mux14~4_combout )))) # (!\state_controller|State.S_12~q  & ((\d0|MAR_REGISTER|data[12]~0_combout  & (\d0|PC_REGISTER|data [1])) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & ((\d0|register_file|Mux14~4_combout )))))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datac(\d0|PC_REGISTER|data [1]),
	.datad(\d0|register_file|Mux14~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[1]~1 .lut_mask = 16'hFB40;
defparam \d0|ADDR1_MUX|Bus_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N3
dffeas \d0|PC_REGISTER|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[1]~20_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[1] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N4
cycloneive_lcell_comb \d0|PC_REGISTER|data[2]~22 (
// Equation(s):
// \d0|PC_REGISTER|data[2]~22_combout  = (\d0|PC_REGISTER|data [2] & (\d0|PC_REGISTER|data[1]~21  $ (GND))) # (!\d0|PC_REGISTER|data [2] & (!\d0|PC_REGISTER|data[1]~21  & VCC))
// \d0|PC_REGISTER|data[2]~23  = CARRY((\d0|PC_REGISTER|data [2] & !\d0|PC_REGISTER|data[1]~21 ))

	.dataa(gnd),
	.datab(\d0|PC_REGISTER|data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[1]~21 ),
	.combout(\d0|PC_REGISTER|data[2]~22_combout ),
	.cout(\d0|PC_REGISTER|data[2]~23 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[2]~22 .lut_mask = 16'hC30C;
defparam \d0|PC_REGISTER|data[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N5
dffeas \d0|PC_REGISTER|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[2]~22_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[2] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N6
cycloneive_lcell_comb \d0|PC_REGISTER|data[3]~24 (
// Equation(s):
// \d0|PC_REGISTER|data[3]~24_combout  = (\d0|PC_REGISTER|data [3] & (!\d0|PC_REGISTER|data[2]~23 )) # (!\d0|PC_REGISTER|data [3] & ((\d0|PC_REGISTER|data[2]~23 ) # (GND)))
// \d0|PC_REGISTER|data[3]~25  = CARRY((!\d0|PC_REGISTER|data[2]~23 ) # (!\d0|PC_REGISTER|data [3]))

	.dataa(\d0|PC_REGISTER|data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[2]~23 ),
	.combout(\d0|PC_REGISTER|data[3]~24_combout ),
	.cout(\d0|PC_REGISTER|data[3]~25 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[3]~24 .lut_mask = 16'h5A5F;
defparam \d0|PC_REGISTER|data[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N7
dffeas \d0|PC_REGISTER|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[3]~24_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[3] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N8
cycloneive_lcell_comb \d0|PC_REGISTER|data[4]~26 (
// Equation(s):
// \d0|PC_REGISTER|data[4]~26_combout  = (\d0|PC_REGISTER|data [4] & (\d0|PC_REGISTER|data[3]~25  $ (GND))) # (!\d0|PC_REGISTER|data [4] & (!\d0|PC_REGISTER|data[3]~25  & VCC))
// \d0|PC_REGISTER|data[4]~27  = CARRY((\d0|PC_REGISTER|data [4] & !\d0|PC_REGISTER|data[3]~25 ))

	.dataa(gnd),
	.datab(\d0|PC_REGISTER|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[3]~25 ),
	.combout(\d0|PC_REGISTER|data[4]~26_combout ),
	.cout(\d0|PC_REGISTER|data[4]~27 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[4]~26 .lut_mask = 16'hC30C;
defparam \d0|PC_REGISTER|data[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N9
dffeas \d0|PC_REGISTER|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[4]~26_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[4] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N10
cycloneive_lcell_comb \d0|PC_REGISTER|data[5]~28 (
// Equation(s):
// \d0|PC_REGISTER|data[5]~28_combout  = (\d0|PC_REGISTER|data [5] & (!\d0|PC_REGISTER|data[4]~27 )) # (!\d0|PC_REGISTER|data [5] & ((\d0|PC_REGISTER|data[4]~27 ) # (GND)))
// \d0|PC_REGISTER|data[5]~29  = CARRY((!\d0|PC_REGISTER|data[4]~27 ) # (!\d0|PC_REGISTER|data [5]))

	.dataa(\d0|PC_REGISTER|data [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[4]~27 ),
	.combout(\d0|PC_REGISTER|data[5]~28_combout ),
	.cout(\d0|PC_REGISTER|data[5]~29 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[5]~28 .lut_mask = 16'h5A5F;
defparam \d0|PC_REGISTER|data[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N11
dffeas \d0|PC_REGISTER|data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[5]~28_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[5] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N12
cycloneive_lcell_comb \d0|PC_REGISTER|data[6]~30 (
// Equation(s):
// \d0|PC_REGISTER|data[6]~30_combout  = (\d0|PC_REGISTER|data [6] & (\d0|PC_REGISTER|data[5]~29  $ (GND))) # (!\d0|PC_REGISTER|data [6] & (!\d0|PC_REGISTER|data[5]~29  & VCC))
// \d0|PC_REGISTER|data[6]~31  = CARRY((\d0|PC_REGISTER|data [6] & !\d0|PC_REGISTER|data[5]~29 ))

	.dataa(\d0|PC_REGISTER|data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[5]~29 ),
	.combout(\d0|PC_REGISTER|data[6]~30_combout ),
	.cout(\d0|PC_REGISTER|data[6]~31 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[6]~30 .lut_mask = 16'hA50A;
defparam \d0|PC_REGISTER|data[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N13
dffeas \d0|PC_REGISTER|data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[6]~30_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[6] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N14
cycloneive_lcell_comb \d0|PC_REGISTER|data[7]~32 (
// Equation(s):
// \d0|PC_REGISTER|data[7]~32_combout  = (\d0|PC_REGISTER|data [7] & (!\d0|PC_REGISTER|data[6]~31 )) # (!\d0|PC_REGISTER|data [7] & ((\d0|PC_REGISTER|data[6]~31 ) # (GND)))
// \d0|PC_REGISTER|data[7]~33  = CARRY((!\d0|PC_REGISTER|data[6]~31 ) # (!\d0|PC_REGISTER|data [7]))

	.dataa(gnd),
	.datab(\d0|PC_REGISTER|data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[6]~31 ),
	.combout(\d0|PC_REGISTER|data[7]~32_combout ),
	.cout(\d0|PC_REGISTER|data[7]~33 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[7]~32 .lut_mask = 16'h3C3F;
defparam \d0|PC_REGISTER|data[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N15
dffeas \d0|PC_REGISTER|data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[7]~32_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[7] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N17
dffeas \d0|PC_REGISTER|data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[8]~34_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[8] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N14
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[8]~48 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[8]~48_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|ADDR_MUX_ADDER|Add0~16_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|PC_REGISTER|data [8])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((\d0|Bus_MUX|Bus_out[2]~19_combout ))))

	.dataa(\d0|PC_REGISTER|data [8]),
	.datab(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datac(\d0|ADDR_MUX_ADDER|Add0~16_combout ),
	.datad(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[8]~48 .lut_mask = 16'hF388;
defparam \d0|Bus_MUX|Bus_out[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N22
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[8]~49 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[8]~49_combout  = (\d0|register_file|Mux7~4_combout  & ((\d0|SR2_MUX|Bus_out[8]~50_combout ) # (\state_controller|WideOr26~combout )))

	.dataa(\d0|SR2_MUX|Bus_out[8]~50_combout ),
	.datab(gnd),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|register_file|Mux7~4_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[8]~49 .lut_mask = 16'hFA00;
defparam \d0|Bus_MUX|Bus_out[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N0
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[8]~50 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[8]~50_combout  = (\state_controller|WideOr27~combout  & (((\d0|Bus_MUX|Bus_out[8]~49_combout )))) # (!\state_controller|WideOr27~combout  & ((\state_controller|WideOr26~combout  & (!\d0|Bus_MUX|Bus_out[8]~49_combout )) # 
// (!\state_controller|WideOr26~combout  & ((\d0|ALU_UNIT|Add0~16_combout )))))

	.dataa(\state_controller|WideOr26~combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\d0|Bus_MUX|Bus_out[8]~49_combout ),
	.datad(\d0|ALU_UNIT|Add0~16_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[8]~50 .lut_mask = 16'hD3C2;
defparam \d0|Bus_MUX|Bus_out[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N30
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[8]~51 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[8]~51_combout  = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[8]~48_combout  & (\d0|MDR_REGISTER|data [8])) # (!\d0|Bus_MUX|Bus_out[8]~48_combout  & ((\d0|Bus_MUX|Bus_out[8]~50_combout ))))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[8]~48_combout ))))

	.dataa(\d0|MDR_REGISTER|data [8]),
	.datab(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datac(\d0|Bus_MUX|Bus_out[8]~48_combout ),
	.datad(\d0|Bus_MUX|Bus_out[8]~50_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[8]~51 .lut_mask = 16'hBCB0;
defparam \d0|Bus_MUX|Bus_out[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N14
cycloneive_lcell_comb \d0|IR_REGISTER|data~9 (
// Equation(s):
// \d0|IR_REGISTER|data~9_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out[8]~51_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~9 .lut_mask = 16'hC0C0;
defparam \d0|IR_REGISTER|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y17_N5
dffeas \d0|IR_REGISTER|data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IR_REGISTER|data~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[8] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N12
cycloneive_lcell_comb \d0|SR1_MUX|Bus_out[2]~2 (
// Equation(s):
// \d0|SR1_MUX|Bus_out[2]~2_combout  = (\state_controller|State.S_23~q  & (\d0|IR_REGISTER|data [11])) # (!\state_controller|State.S_23~q  & ((\d0|IR_REGISTER|data [8])))

	.dataa(\d0|IR_REGISTER|data [11]),
	.datab(gnd),
	.datac(\d0|IR_REGISTER|data [8]),
	.datad(\state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR1_MUX|Bus_out[2]~2 .lut_mask = 16'hAAF0;
defparam \d0|SR1_MUX|Bus_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N2
cycloneive_lcell_comb \d0|register_file|R3~12 (
// Equation(s):
// \d0|register_file|R3~12_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~135_combout ),
	.datad(\d0|Bus_MUX|Bus_out [11]),
	.cin(gnd),
	.combout(\d0|register_file|R3~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~12 .lut_mask = 16'hF000;
defparam \d0|register_file|R3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y14_N3
dffeas \d0|register_file|R3[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[11] .is_wysiwyg = "true";
defparam \d0|register_file|R3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N18
cycloneive_lcell_comb \d0|register_file|R2~12 (
// Equation(s):
// \d0|register_file|R2~12_combout  = (\d0|Bus_MUX|Bus_out [11] & \d0|register_file|Decoder0~132_combout )

	.dataa(\d0|Bus_MUX|Bus_out [11]),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~132_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R2~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~12 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y18_N19
dffeas \d0|register_file|R2[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[11] .is_wysiwyg = "true";
defparam \d0|register_file|R2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N30
cycloneive_lcell_comb \d0|register_file|R1~12 (
// Equation(s):
// \d0|register_file|R1~12_combout  = (\d0|register_file|Decoder0~133_combout  & \d0|Bus_MUX|Bus_out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~133_combout ),
	.datad(\d0|Bus_MUX|Bus_out [11]),
	.cin(gnd),
	.combout(\d0|register_file|R1~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~12 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N31
dffeas \d0|register_file|R1[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[11] .is_wysiwyg = "true";
defparam \d0|register_file|R1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N20
cycloneive_lcell_comb \d0|register_file|R0~12 (
// Equation(s):
// \d0|register_file|R0~12_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out [11])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~134_combout ),
	.datac(\d0|Bus_MUX|Bus_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R0~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~12 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N21
dffeas \d0|register_file|R0[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[11] .is_wysiwyg = "true";
defparam \d0|register_file|R0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N22
cycloneive_lcell_comb \d0|register_file|Mux4~2 (
// Equation(s):
// \d0|register_file|Mux4~2_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R1 [11]) # ((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|register_file|R0 [11] & !\d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R1 [11]),
	.datab(\d0|register_file|R0 [11]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux4~2 .lut_mask = 16'hF0AC;
defparam \d0|register_file|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N8
cycloneive_lcell_comb \d0|register_file|Mux4~3 (
// Equation(s):
// \d0|register_file|Mux4~3_combout  = (\d0|register_file|Mux4~2_combout  & ((\d0|register_file|R3 [11]) # ((!\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|register_file|Mux4~2_combout  & (((\d0|register_file|R2 [11] & \d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R3 [11]),
	.datab(\d0|register_file|R2 [11]),
	.datac(\d0|register_file|Mux4~2_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux4~3 .lut_mask = 16'hACF0;
defparam \d0|register_file|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N24
cycloneive_lcell_comb \d0|register_file|R7~12 (
// Equation(s):
// \d0|register_file|R7~12_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out [11])

	.dataa(\d0|register_file|Decoder0~131_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [11]),
	.cin(gnd),
	.combout(\d0|register_file|R7~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~12 .lut_mask = 16'hAA00;
defparam \d0|register_file|R7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y14_N25
dffeas \d0|register_file|R7[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[11] .is_wysiwyg = "true";
defparam \d0|register_file|R7[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N8
cycloneive_lcell_comb \d0|register_file|R5~12 (
// Equation(s):
// \d0|register_file|R5~12_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~128_combout ),
	.datad(\d0|Bus_MUX|Bus_out [11]),
	.cin(gnd),
	.combout(\d0|register_file|R5~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~12 .lut_mask = 16'hF000;
defparam \d0|register_file|R5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N9
dffeas \d0|register_file|R5[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[11] .is_wysiwyg = "true";
defparam \d0|register_file|R5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N20
cycloneive_lcell_comb \d0|register_file|R6~12 (
// Equation(s):
// \d0|register_file|R6~12_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out [11])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~129_combout ),
	.datac(\d0|Bus_MUX|Bus_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R6~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~12 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y14_N21
dffeas \d0|register_file|R6[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[11] .is_wysiwyg = "true";
defparam \d0|register_file|R6[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N6
cycloneive_lcell_comb \d0|register_file|R4~12 (
// Equation(s):
// \d0|register_file|R4~12_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out [11])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~130_combout ),
	.datac(\d0|Bus_MUX|Bus_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R4~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~12 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y14_N7
dffeas \d0|register_file|R4[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[11] .is_wysiwyg = "true";
defparam \d0|register_file|R4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N10
cycloneive_lcell_comb \d0|register_file|Mux4~0 (
// Equation(s):
// \d0|register_file|Mux4~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R6 [11])) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R4 [11])))))

	.dataa(\d0|register_file|R6 [11]),
	.datab(\d0|register_file|R4 [11]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux4~0 .lut_mask = 16'hFA0C;
defparam \d0|register_file|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N24
cycloneive_lcell_comb \d0|register_file|Mux4~1 (
// Equation(s):
// \d0|register_file|Mux4~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux4~0_combout  & (\d0|register_file|R7 [11])) # (!\d0|register_file|Mux4~0_combout  & ((\d0|register_file|R5 [11]))))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux4~0_combout ))))

	.dataa(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datab(\d0|register_file|R7 [11]),
	.datac(\d0|register_file|R5 [11]),
	.datad(\d0|register_file|Mux4~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux4~1 .lut_mask = 16'hDDA0;
defparam \d0|register_file|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N2
cycloneive_lcell_comb \d0|register_file|Mux4~4 (
// Equation(s):
// \d0|register_file|Mux4~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux4~1_combout ))) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux4~3_combout ))

	.dataa(gnd),
	.datab(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datac(\d0|register_file|Mux4~3_combout ),
	.datad(\d0|register_file|Mux4~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux4~4 .lut_mask = 16'hFC30;
defparam \d0|register_file|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N20
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[11]~63 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[11]~63_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & ((\d0|IR_REGISTER|data [1] & (\d0|register_file|R6 [11])) # (!\d0|IR_REGISTER|data [1] & ((\d0|register_file|R4 [11])))))

	.dataa(\d0|register_file|R6 [11]),
	.datab(\d0|register_file|R4 [11]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[11]~63 .lut_mask = 16'hFA0C;
defparam \d0|SR2_MUX|Bus_out[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N14
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[11]~64 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[11]~64_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[11]~63_combout  & (\d0|register_file|R7 [11])) # (!\d0|SR2_MUX|Bus_out[11]~63_combout  & ((\d0|register_file|R5 [11]))))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[11]~63_combout ))))

	.dataa(\d0|IR_REGISTER|data [0]),
	.datab(\d0|register_file|R7 [11]),
	.datac(\d0|register_file|R5 [11]),
	.datad(\d0|SR2_MUX|Bus_out[11]~63_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[11]~64 .lut_mask = 16'hDDA0;
defparam \d0|SR2_MUX|Bus_out[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N14
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[11]~65 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[11]~65_combout  = (\d0|IR_REGISTER|data [1] & (((\d0|IR_REGISTER|data [0])))) # (!\d0|IR_REGISTER|data [1] & ((\d0|IR_REGISTER|data [0] & (\d0|register_file|R1 [11])) # (!\d0|IR_REGISTER|data [0] & ((\d0|register_file|R0 [11])))))

	.dataa(\d0|register_file|R1 [11]),
	.datab(\d0|register_file|R0 [11]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|IR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[11]~65 .lut_mask = 16'hFA0C;
defparam \d0|SR2_MUX|Bus_out[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N28
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[11]~66 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[11]~66_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[11]~65_combout  & (\d0|register_file|R3 [11])) # (!\d0|SR2_MUX|Bus_out[11]~65_combout  & ((\d0|register_file|R2 [11]))))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[11]~65_combout ))))

	.dataa(\d0|register_file|R3 [11]),
	.datab(\d0|register_file|R2 [11]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|SR2_MUX|Bus_out[11]~65_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[11]~66 .lut_mask = 16'hAFC0;
defparam \d0|SR2_MUX|Bus_out[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N6
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[11]~67 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[11]~67_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[11]~64_combout )) # (!\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[11]~66_combout )))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|SR2_MUX|Bus_out[11]~64_combout ),
	.datad(\d0|SR2_MUX|Bus_out[11]~66_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[11]~67 .lut_mask = 16'h5140;
defparam \d0|SR2_MUX|Bus_out[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N0
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[11]~68 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[11]~68_combout  = (\d0|SR2_MUX|Bus_out[11]~67_combout ) # ((\d0|IR_REGISTER|data [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(\d0|IR_REGISTER|data [4]),
	.datab(gnd),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\d0|SR2_MUX|Bus_out[11]~67_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[11]~68 .lut_mask = 16'hFFA0;
defparam \d0|SR2_MUX|Bus_out[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N22
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~22 (
// Equation(s):
// \d0|ALU_UNIT|Add0~22_combout  = (\d0|SR2_MUX|Bus_out[11]~68_combout  & ((\d0|register_file|Mux4~4_combout  & (\d0|ALU_UNIT|Add0~21  & VCC)) # (!\d0|register_file|Mux4~4_combout  & (!\d0|ALU_UNIT|Add0~21 )))) # (!\d0|SR2_MUX|Bus_out[11]~68_combout  & 
// ((\d0|register_file|Mux4~4_combout  & (!\d0|ALU_UNIT|Add0~21 )) # (!\d0|register_file|Mux4~4_combout  & ((\d0|ALU_UNIT|Add0~21 ) # (GND)))))
// \d0|ALU_UNIT|Add0~23  = CARRY((\d0|SR2_MUX|Bus_out[11]~68_combout  & (!\d0|register_file|Mux4~4_combout  & !\d0|ALU_UNIT|Add0~21 )) # (!\d0|SR2_MUX|Bus_out[11]~68_combout  & ((!\d0|ALU_UNIT|Add0~21 ) # (!\d0|register_file|Mux4~4_combout ))))

	.dataa(\d0|SR2_MUX|Bus_out[11]~68_combout ),
	.datab(\d0|register_file|Mux4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~21 ),
	.combout(\d0|ALU_UNIT|Add0~22_combout ),
	.cout(\d0|ALU_UNIT|Add0~23 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~22 .lut_mask = 16'h9617;
defparam \d0|ALU_UNIT|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N4
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[11]~60 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[11]~60_combout  = (\state_controller|WideOr26~combout  & (\state_controller|WideOr27~combout )) # (!\state_controller|WideOr26~combout  & ((\d0|SR2_MUX|Bus_out[11]~68_combout ) # (!\state_controller|WideOr27~combout )))

	.dataa(\state_controller|WideOr26~combout ),
	.datab(gnd),
	.datac(\state_controller|WideOr27~combout ),
	.datad(\d0|SR2_MUX|Bus_out[11]~68_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[11]~60 .lut_mask = 16'hF5A5;
defparam \d0|Bus_MUX|Bus_out[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N26
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[11]~61 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[11]~61_combout  = (\state_controller|WideOr27~combout  & (\d0|register_file|Mux4~4_combout  & ((\d0|Bus_MUX|Bus_out[11]~60_combout )))) # (!\state_controller|WideOr27~combout  & ((\d0|Bus_MUX|Bus_out[11]~60_combout  & 
// ((\d0|ALU_UNIT|Add0~22_combout ))) # (!\d0|Bus_MUX|Bus_out[11]~60_combout  & (!\d0|register_file|Mux4~4_combout ))))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\d0|register_file|Mux4~4_combout ),
	.datac(\d0|ALU_UNIT|Add0~22_combout ),
	.datad(\d0|Bus_MUX|Bus_out[11]~60_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[11]~61 .lut_mask = 16'hD811;
defparam \d0|Bus_MUX|Bus_out[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N22
cycloneive_lcell_comb \d0|PC_REGISTER|data[11]~40 (
// Equation(s):
// \d0|PC_REGISTER|data[11]~40_combout  = (\d0|PC_REGISTER|data [11] & (!\d0|PC_REGISTER|data[10]~39 )) # (!\d0|PC_REGISTER|data [11] & ((\d0|PC_REGISTER|data[10]~39 ) # (GND)))
// \d0|PC_REGISTER|data[11]~41  = CARRY((!\d0|PC_REGISTER|data[10]~39 ) # (!\d0|PC_REGISTER|data [11]))

	.dataa(\d0|PC_REGISTER|data [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[10]~39 ),
	.combout(\d0|PC_REGISTER|data[11]~40_combout ),
	.cout(\d0|PC_REGISTER|data[11]~41 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[11]~40 .lut_mask = 16'h5A5F;
defparam \d0|PC_REGISTER|data[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N18
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[11]~11 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[11]~11_combout  = (\d0|MAR_REGISTER|data[12]~0_combout  & ((\state_controller|State.S_12~q  & ((\d0|register_file|Mux4~4_combout ))) # (!\state_controller|State.S_12~q  & (\d0|PC_REGISTER|data [11])))) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & (((\d0|register_file|Mux4~4_combout ))))

	.dataa(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|PC_REGISTER|data [11]),
	.datad(\d0|register_file|Mux4~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[11]~11 .lut_mask = 16'hFD20;
defparam \d0|ADDR1_MUX|Bus_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N22
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~22 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~22_combout  = (\d0|ADDR1_MUX|Bus_out[11]~11_combout  & ((\d0|ADDR2_MUX|Bus_out[15]~12_combout  & (\d0|ADDR_MUX_ADDER|Add0~21  & VCC)) # (!\d0|ADDR2_MUX|Bus_out[15]~12_combout  & (!\d0|ADDR_MUX_ADDER|Add0~21 )))) # 
// (!\d0|ADDR1_MUX|Bus_out[11]~11_combout  & ((\d0|ADDR2_MUX|Bus_out[15]~12_combout  & (!\d0|ADDR_MUX_ADDER|Add0~21 )) # (!\d0|ADDR2_MUX|Bus_out[15]~12_combout  & ((\d0|ADDR_MUX_ADDER|Add0~21 ) # (GND)))))
// \d0|ADDR_MUX_ADDER|Add0~23  = CARRY((\d0|ADDR1_MUX|Bus_out[11]~11_combout  & (!\d0|ADDR2_MUX|Bus_out[15]~12_combout  & !\d0|ADDR_MUX_ADDER|Add0~21 )) # (!\d0|ADDR1_MUX|Bus_out[11]~11_combout  & ((!\d0|ADDR_MUX_ADDER|Add0~21 ) # 
// (!\d0|ADDR2_MUX|Bus_out[15]~12_combout ))))

	.dataa(\d0|ADDR1_MUX|Bus_out[11]~11_combout ),
	.datab(\d0|ADDR2_MUX|Bus_out[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~21 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~22_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~23 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~22 .lut_mask = 16'h9617;
defparam \d0|ADDR_MUX_ADDER|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N23
dffeas \d0|PC_REGISTER|data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[11]~40_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[11] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N12
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[11]~62 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[11]~62_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|ADDR_MUX_ADDER|Add0~22_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|PC_REGISTER|data [11])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((!\d0|Bus_MUX|Bus_out[2]~19_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datab(\d0|PC_REGISTER|data [11]),
	.datac(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~22_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[11]~62 .lut_mask = 16'hAD0D;
defparam \d0|Bus_MUX|Bus_out[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N30
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[11] (
// Equation(s):
// \d0|Bus_MUX|Bus_out [11] = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[11]~62_combout  & ((\d0|Bus_MUX|Bus_out[11]~61_combout ))) # (!\d0|Bus_MUX|Bus_out[11]~62_combout  & (\d0|MDR_REGISTER|data [11])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[11]~62_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datab(\d0|MDR_REGISTER|data [11]),
	.datac(\d0|Bus_MUX|Bus_out[11]~61_combout ),
	.datad(\d0|Bus_MUX|Bus_out[11]~62_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out [11]),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[11] .lut_mask = 16'hF588;
defparam \d0|Bus_MUX|Bus_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N16
cycloneive_lcell_comb \d0|IR_REGISTER|data~12 (
// Equation(s):
// \d0|IR_REGISTER|data~12_combout  = (\d0|Bus_MUX|Bus_out [11] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [11]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~12 .lut_mask = 16'hF000;
defparam \d0|IR_REGISTER|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y17_N27
dffeas \d0|IR_REGISTER|data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|IR_REGISTER|data~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[11] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N16
cycloneive_lcell_comb \state_controller|State~48 (
// Equation(s):
// \state_controller|State~48_combout  = (\Reset~input_o  & (\state_controller|State.S_04~q  & !\d0|IR_REGISTER|data [11]))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\state_controller|State.S_04~q ),
	.datad(\d0|IR_REGISTER|data [11]),
	.cin(gnd),
	.combout(\state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~48 .lut_mask = 16'h00A0;
defparam \state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y17_N17
dffeas \state_controller|State.S_20 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_20 .is_wysiwyg = "true";
defparam \state_controller|State.S_20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N18
cycloneive_lcell_comb \state_controller|WideOr27 (
// Equation(s):
// \state_controller|WideOr27~combout  = (\state_controller|State.S_05~q ) # ((\state_controller|State.S_12~q ) # ((\state_controller|State.S_23~q ) # (\state_controller|State.S_20~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_20~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr27~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr27 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N30
cycloneive_lcell_comb \d0|register_file|R2~13 (
// Equation(s):
// \d0|register_file|R2~13_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out [12])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~132_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [12]),
	.cin(gnd),
	.combout(\d0|register_file|R2~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~13 .lut_mask = 16'hCC00;
defparam \d0|register_file|R2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y16_N31
dffeas \d0|register_file|R2[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[12] .is_wysiwyg = "true";
defparam \d0|register_file|R2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y15_N6
cycloneive_lcell_comb \d0|register_file|R3~13 (
// Equation(s):
// \d0|register_file|R3~13_combout  = (\d0|Bus_MUX|Bus_out [12] & \d0|register_file|Decoder0~135_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [12]),
	.datad(\d0|register_file|Decoder0~135_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R3~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~13 .lut_mask = 16'hF000;
defparam \d0|register_file|R3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y15_N7
dffeas \d0|register_file|R3[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[12] .is_wysiwyg = "true";
defparam \d0|register_file|R3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N22
cycloneive_lcell_comb \d0|register_file|R0~13 (
// Equation(s):
// \d0|register_file|R0~13_combout  = (\d0|Bus_MUX|Bus_out [12] & \d0|register_file|Decoder0~134_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [12]),
	.datad(\d0|register_file|Decoder0~134_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R0~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~13 .lut_mask = 16'hF000;
defparam \d0|register_file|R0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N23
dffeas \d0|register_file|R0[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[12] .is_wysiwyg = "true";
defparam \d0|register_file|R0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N0
cycloneive_lcell_comb \d0|register_file|R1~13 (
// Equation(s):
// \d0|register_file|R1~13_combout  = (\d0|register_file|Decoder0~133_combout  & \d0|Bus_MUX|Bus_out [12])

	.dataa(\d0|register_file|Decoder0~133_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R1~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~13 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N1
dffeas \d0|register_file|R1[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[12] .is_wysiwyg = "true";
defparam \d0|register_file|R1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N6
cycloneive_lcell_comb \d0|register_file|Mux3~2 (
// Equation(s):
// \d0|register_file|Mux3~2_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R1 [12]))) # 
// (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R0 [12]))))

	.dataa(\d0|register_file|R0 [12]),
	.datab(\d0|register_file|R1 [12]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux3~2 .lut_mask = 16'hFC0A;
defparam \d0|register_file|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N4
cycloneive_lcell_comb \d0|register_file|Mux3~3 (
// Equation(s):
// \d0|register_file|Mux3~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux3~2_combout  & ((\d0|register_file|R3 [12]))) # (!\d0|register_file|Mux3~2_combout  & (\d0|register_file|R2 [12])))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux3~2_combout ))))

	.dataa(\d0|register_file|R2 [12]),
	.datab(\d0|register_file|R3 [12]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|register_file|Mux3~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux3~3 .lut_mask = 16'hCFA0;
defparam \d0|register_file|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y13_N6
cycloneive_lcell_comb \d0|register_file|R7~13 (
// Equation(s):
// \d0|register_file|R7~13_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out [12])

	.dataa(\d0|register_file|Decoder0~131_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R7~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~13 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y13_N7
dffeas \d0|register_file|R7[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[12] .is_wysiwyg = "true";
defparam \d0|register_file|R7[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y15_N24
cycloneive_lcell_comb \d0|register_file|R5~13 (
// Equation(s):
// \d0|register_file|R5~13_combout  = (\d0|Bus_MUX|Bus_out [12] & \d0|register_file|Decoder0~128_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [12]),
	.datad(\d0|register_file|Decoder0~128_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R5~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~13 .lut_mask = 16'hF000;
defparam \d0|register_file|R5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y15_N25
dffeas \d0|register_file|R5[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[12] .is_wysiwyg = "true";
defparam \d0|register_file|R5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N18
cycloneive_lcell_comb \d0|register_file|R4~13 (
// Equation(s):
// \d0|register_file|R4~13_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out [12])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~130_combout ),
	.datac(\d0|Bus_MUX|Bus_out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R4~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~13 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y14_N19
dffeas \d0|register_file|R4[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[12] .is_wysiwyg = "true";
defparam \d0|register_file|R4[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N0
cycloneive_lcell_comb \d0|register_file|R6~13 (
// Equation(s):
// \d0|register_file|R6~13_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out [12])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~129_combout ),
	.datac(\d0|Bus_MUX|Bus_out [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R6~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~13 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y14_N1
dffeas \d0|register_file|R6[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[12] .is_wysiwyg = "true";
defparam \d0|register_file|R6[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N18
cycloneive_lcell_comb \d0|register_file|Mux3~0 (
// Equation(s):
// \d0|register_file|Mux3~0_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|register_file|R6 [12]) # (\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R4 [12] & ((!\d0|SR1_MUX|Bus_out[0]~0_combout ))))

	.dataa(\d0|register_file|R4 [12]),
	.datab(\d0|register_file|R6 [12]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux3~0 .lut_mask = 16'hF0CA;
defparam \d0|register_file|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N24
cycloneive_lcell_comb \d0|register_file|Mux3~1 (
// Equation(s):
// \d0|register_file|Mux3~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux3~0_combout  & (\d0|register_file|R7 [12])) # (!\d0|register_file|Mux3~0_combout  & ((\d0|register_file|R5 [12]))))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux3~0_combout ))))

	.dataa(\d0|register_file|R7 [12]),
	.datab(\d0|register_file|R5 [12]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|register_file|Mux3~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux3~1 .lut_mask = 16'hAFC0;
defparam \d0|register_file|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N2
cycloneive_lcell_comb \d0|register_file|Mux3~4 (
// Equation(s):
// \d0|register_file|Mux3~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux3~1_combout ))) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux3~3_combout ))

	.dataa(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datab(gnd),
	.datac(\d0|register_file|Mux3~3_combout ),
	.datad(\d0|register_file|Mux3~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux3~4 .lut_mask = 16'hFA50;
defparam \d0|register_file|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N12
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[12]~69 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[12]~69_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & ((\d0|IR_REGISTER|data [1] & (\d0|register_file|R6 [12])) # (!\d0|IR_REGISTER|data [1] & ((\d0|register_file|R4 [12])))))

	.dataa(\d0|IR_REGISTER|data [0]),
	.datab(\d0|register_file|R6 [12]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|register_file|R4 [12]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[12]~69 .lut_mask = 16'hE5E0;
defparam \d0|SR2_MUX|Bus_out[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N26
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[12]~70 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[12]~70_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[12]~69_combout  & (\d0|register_file|R7 [12])) # (!\d0|SR2_MUX|Bus_out[12]~69_combout  & ((\d0|register_file|R5 [12]))))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[12]~69_combout ))))

	.dataa(\d0|register_file|R7 [12]),
	.datab(\d0|register_file|R5 [12]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|SR2_MUX|Bus_out[12]~69_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[12]~70 .lut_mask = 16'hAFC0;
defparam \d0|SR2_MUX|Bus_out[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N2
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[12]~71 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[12]~71_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|register_file|R1 [12]) # ((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & (((!\d0|IR_REGISTER|data [1] & \d0|register_file|R0 [12]))))

	.dataa(\d0|IR_REGISTER|data [0]),
	.datab(\d0|register_file|R1 [12]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|register_file|R0 [12]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[12]~71 .lut_mask = 16'hADA8;
defparam \d0|SR2_MUX|Bus_out[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N28
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[12]~72 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[12]~72_combout  = (\d0|SR2_MUX|Bus_out[12]~71_combout  & (((\d0|register_file|R3 [12]) # (!\d0|IR_REGISTER|data [1])))) # (!\d0|SR2_MUX|Bus_out[12]~71_combout  & (\d0|register_file|R2 [12] & ((\d0|IR_REGISTER|data [1]))))

	.dataa(\d0|register_file|R2 [12]),
	.datab(\d0|register_file|R3 [12]),
	.datac(\d0|SR2_MUX|Bus_out[12]~71_combout ),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[12]~72 .lut_mask = 16'hCAF0;
defparam \d0|SR2_MUX|Bus_out[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N10
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[12]~73 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[12]~73_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[12]~70_combout )) # (!\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[12]~72_combout )))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|SR2_MUX|Bus_out[12]~70_combout ),
	.datad(\d0|SR2_MUX|Bus_out[12]~72_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[12]~73 .lut_mask = 16'h5140;
defparam \d0|SR2_MUX|Bus_out[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N16
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[12]~74 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[12]~74_combout  = (\d0|SR2_MUX|Bus_out[12]~73_combout ) # ((\d0|IR_REGISTER|data [4] & \state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\d0|IR_REGISTER|data [4]),
	.datac(\state_controller|SR2MUX~0_combout ),
	.datad(\d0|SR2_MUX|Bus_out[12]~73_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[12]~74 .lut_mask = 16'hFFC0;
defparam \d0|SR2_MUX|Bus_out[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N30
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[12]~63 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[12]~63_combout  = (\state_controller|WideOr27~combout  & (\d0|register_file|Mux3~4_combout  & ((\state_controller|WideOr26~combout ) # (\d0|SR2_MUX|Bus_out[12]~74_combout )))) # (!\state_controller|WideOr27~combout  & 
// (!\d0|register_file|Mux3~4_combout  & (\state_controller|WideOr26~combout )))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\d0|register_file|Mux3~4_combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|SR2_MUX|Bus_out[12]~74_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[12]~63 .lut_mask = 16'h9890;
defparam \d0|Bus_MUX|Bus_out[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N24
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~24 (
// Equation(s):
// \d0|ALU_UNIT|Add0~24_combout  = ((\d0|SR2_MUX|Bus_out[12]~74_combout  $ (\d0|register_file|Mux3~4_combout  $ (!\d0|ALU_UNIT|Add0~23 )))) # (GND)
// \d0|ALU_UNIT|Add0~25  = CARRY((\d0|SR2_MUX|Bus_out[12]~74_combout  & ((\d0|register_file|Mux3~4_combout ) # (!\d0|ALU_UNIT|Add0~23 ))) # (!\d0|SR2_MUX|Bus_out[12]~74_combout  & (\d0|register_file|Mux3~4_combout  & !\d0|ALU_UNIT|Add0~23 )))

	.dataa(\d0|SR2_MUX|Bus_out[12]~74_combout ),
	.datab(\d0|register_file|Mux3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~23 ),
	.combout(\d0|ALU_UNIT|Add0~24_combout ),
	.cout(\d0|ALU_UNIT|Add0~25 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~24 .lut_mask = 16'h698E;
defparam \d0|ALU_UNIT|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N22
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[12]~75 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[12]~75_combout  = (\d0|Bus_MUX|Bus_out[12]~63_combout ) # ((!\state_controller|WideOr27~combout  & (!\state_controller|WideOr26~combout  & \d0|ALU_UNIT|Add0~24_combout )))

	.dataa(\d0|Bus_MUX|Bus_out[12]~63_combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|ALU_UNIT|Add0~24_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[12]~75 .lut_mask = 16'hABAA;
defparam \d0|Bus_MUX|Bus_out[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N24
cycloneive_lcell_comb \d0|PC_REGISTER|data[12]~42 (
// Equation(s):
// \d0|PC_REGISTER|data[12]~42_combout  = (\d0|PC_REGISTER|data [12] & (\d0|PC_REGISTER|data[11]~41  $ (GND))) # (!\d0|PC_REGISTER|data [12] & (!\d0|PC_REGISTER|data[11]~41  & VCC))
// \d0|PC_REGISTER|data[12]~43  = CARRY((\d0|PC_REGISTER|data [12] & !\d0|PC_REGISTER|data[11]~41 ))

	.dataa(gnd),
	.datab(\d0|PC_REGISTER|data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[11]~41 ),
	.combout(\d0|PC_REGISTER|data[12]~42_combout ),
	.cout(\d0|PC_REGISTER|data[12]~43 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[12]~42 .lut_mask = 16'hC30C;
defparam \d0|PC_REGISTER|data[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N0
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[12]~12 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[12]~12_combout  = (\d0|MAR_REGISTER|data[12]~0_combout  & ((\state_controller|State.S_12~q  & ((\d0|register_file|Mux3~4_combout ))) # (!\state_controller|State.S_12~q  & (\d0|PC_REGISTER|data [12])))) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & (((\d0|register_file|Mux3~4_combout ))))

	.dataa(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datab(\d0|PC_REGISTER|data [12]),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|register_file|Mux3~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[12]~12 .lut_mask = 16'hFD08;
defparam \d0|ADDR1_MUX|Bus_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N24
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~24 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~24_combout  = ((\d0|ADDR1_MUX|Bus_out[12]~12_combout  $ (\d0|ADDR2_MUX|Bus_out[15]~12_combout  $ (!\d0|ADDR_MUX_ADDER|Add0~23 )))) # (GND)
// \d0|ADDR_MUX_ADDER|Add0~25  = CARRY((\d0|ADDR1_MUX|Bus_out[12]~12_combout  & ((\d0|ADDR2_MUX|Bus_out[15]~12_combout ) # (!\d0|ADDR_MUX_ADDER|Add0~23 ))) # (!\d0|ADDR1_MUX|Bus_out[12]~12_combout  & (\d0|ADDR2_MUX|Bus_out[15]~12_combout  & 
// !\d0|ADDR_MUX_ADDER|Add0~23 )))

	.dataa(\d0|ADDR1_MUX|Bus_out[12]~12_combout ),
	.datab(\d0|ADDR2_MUX|Bus_out[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~23 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~24_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~25 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~24 .lut_mask = 16'h698E;
defparam \d0|ADDR_MUX_ADDER|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N25
dffeas \d0|PC_REGISTER|data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[12]~42_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[12] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N20
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[12]~64 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[12]~64_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|ADDR_MUX_ADDER|Add0~24_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|PC_REGISTER|data [12])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((\d0|Bus_MUX|Bus_out[2]~19_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datab(\d0|PC_REGISTER|data [12]),
	.datac(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~24_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[12]~64 .lut_mask = 16'hF858;
defparam \d0|Bus_MUX|Bus_out[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N14
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[12] (
// Equation(s):
// \d0|Bus_MUX|Bus_out [12] = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[12]~64_combout  & (\d0|MDR_REGISTER|data [12])) # (!\d0|Bus_MUX|Bus_out[12]~64_combout  & ((\d0|Bus_MUX|Bus_out[12]~75_combout ))))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[12]~64_combout ))))

	.dataa(\d0|MDR_REGISTER|data [12]),
	.datab(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datac(\d0|Bus_MUX|Bus_out[12]~75_combout ),
	.datad(\d0|Bus_MUX|Bus_out[12]~64_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out [12]),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[12] .lut_mask = 16'hBBC0;
defparam \d0|Bus_MUX|Bus_out[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y15_N8
cycloneive_lcell_comb \d0|MAR_REGISTER|data~2 (
// Equation(s):
// \d0|MAR_REGISTER|data~2_combout  = (\d0|Bus_MUX|Bus_out [12] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [12]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\d0|MAR_REGISTER|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MAR_REGISTER|data~2 .lut_mask = 16'hF000;
defparam \d0|MAR_REGISTER|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y15_N9
dffeas \d0|IR_REGISTER|data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MAR_REGISTER|data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[12] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N6
cycloneive_lcell_comb \state_controller|Decoder0~5 (
// Equation(s):
// \state_controller|Decoder0~5_combout  = (\d0|IR_REGISTER|data [14] & (\d0|IR_REGISTER|data [13] & (!\d0|IR_REGISTER|data [15] & !\d0|IR_REGISTER|data [12])))

	.dataa(\d0|IR_REGISTER|data [14]),
	.datab(\d0|IR_REGISTER|data [13]),
	.datac(\d0|IR_REGISTER|data [15]),
	.datad(\d0|IR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~5 .lut_mask = 16'h0008;
defparam \state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N20
cycloneive_lcell_comb \state_controller|State~53 (
// Equation(s):
// \state_controller|State~53_combout  = (\state_controller|State.S_32~q  & (\Reset~input_o  & \state_controller|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\state_controller|State.S_32~q ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\state_controller|State~53_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~53 .lut_mask = 16'hC000;
defparam \state_controller|State~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y17_N23
dffeas \state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_06 .is_wysiwyg = "true";
defparam \state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N6
cycloneive_lcell_comb \state_controller|State~40 (
// Equation(s):
// \state_controller|State~40_combout  = (\Reset~input_o  & \state_controller|State.S_06~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\state_controller|State.S_06~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~40 .lut_mask = 16'hA0A0;
defparam \state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y17_N7
dffeas \state_controller|State.S_25_0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_0 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N6
cycloneive_lcell_comb \state_controller|State~36 (
// Equation(s):
// \state_controller|State~36_combout  = (\state_controller|State.S_25_0~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_25_0~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~36 .lut_mask = 16'hF000;
defparam \state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N7
dffeas \state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N30
cycloneive_lcell_comb \state_controller|State~38 (
// Equation(s):
// \state_controller|State~38_combout  = (\Reset~input_o  & \state_controller|State.S_25_1~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~38 .lut_mask = 16'hCC00;
defparam \state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N31
dffeas \state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N2
cycloneive_lcell_comb \state_controller|WideOr23~0 (
// Equation(s):
// \state_controller|WideOr23~0_combout  = (\state_controller|State.S_25_2~q ) # ((\state_controller|State.S_33_2~q ) # ((\state_controller|State.S_25_0~q ) # (\state_controller|State.S_33_1~q )))

	.dataa(\state_controller|State.S_25_2~q ),
	.datab(\state_controller|State.S_33_2~q ),
	.datac(\state_controller|State.S_25_0~q ),
	.datad(\state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr23~0 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N20
cycloneive_lcell_comb \state_controller|WideOr23 (
// Equation(s):
// \state_controller|WideOr23~combout  = (\state_controller|WideOr23~0_combout ) # (\state_controller|State.S_25_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|WideOr23~0_combout ),
	.datad(\state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr23 .lut_mask = 16'hFFF0;
defparam \state_controller|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N31
dffeas \tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N30
cycloneive_lcell_comb \d0|MDR_REGISTER|data~33 (
// Equation(s):
// \d0|MDR_REGISTER|data~33_combout  = (\d0|MDR_REGISTER|data~20_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [15])))))

	.dataa(\d0|MDR_REGISTER|data~20_combout ),
	.datab(\S[15]~input_o ),
	.datac(\tr0|Data_read_buffer [15]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~33_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~33 .lut_mask = 16'h88A0;
defparam \d0|MDR_REGISTER|data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N22
cycloneive_lcell_comb \d0|MDR_REGISTER|data~34 (
// Equation(s):
// \d0|MDR_REGISTER|data~34_combout  = (\d0|MDR_REGISTER|data~33_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out [15])))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\d0|MDR_REGISTER|data~33_combout ),
	.datad(\d0|Bus_MUX|Bus_out [15]),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~34_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~34 .lut_mask = 16'hF2F0;
defparam \d0|MDR_REGISTER|data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y13_N23
dffeas \d0|MDR_REGISTER|data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[15] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N0
cycloneive_lcell_comb \d0|register_file|R3~16 (
// Equation(s):
// \d0|register_file|R3~16_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~135_combout ),
	.datad(\d0|Bus_MUX|Bus_out [15]),
	.cin(gnd),
	.combout(\d0|register_file|R3~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~16 .lut_mask = 16'hF000;
defparam \d0|register_file|R3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y14_N1
dffeas \d0|register_file|R3[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[15] .is_wysiwyg = "true";
defparam \d0|register_file|R3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y18_N4
cycloneive_lcell_comb \d0|register_file|R2~16 (
// Equation(s):
// \d0|register_file|R2~16_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out [15])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~132_combout ),
	.datac(\d0|Bus_MUX|Bus_out [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R2~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~16 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y18_N5
dffeas \d0|register_file|R2[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[15] .is_wysiwyg = "true";
defparam \d0|register_file|R2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N24
cycloneive_lcell_comb \d0|register_file|R1~16 (
// Equation(s):
// \d0|register_file|R1~16_combout  = (\d0|Bus_MUX|Bus_out [15] & \d0|register_file|Decoder0~133_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [15]),
	.datad(\d0|register_file|Decoder0~133_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R1~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~16 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y18_N25
dffeas \d0|register_file|R1[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[15] .is_wysiwyg = "true";
defparam \d0|register_file|R1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N26
cycloneive_lcell_comb \d0|register_file|R0~16 (
// Equation(s):
// \d0|register_file|R0~16_combout  = (\d0|Bus_MUX|Bus_out [15] & \d0|register_file|Decoder0~134_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [15]),
	.datad(\d0|register_file|Decoder0~134_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R0~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~16 .lut_mask = 16'hF000;
defparam \d0|register_file|R0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y18_N27
dffeas \d0|register_file|R0[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[15] .is_wysiwyg = "true";
defparam \d0|register_file|R0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y18_N0
cycloneive_lcell_comb \d0|register_file|Mux0~2 (
// Equation(s):
// \d0|register_file|Mux0~2_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R1 [15])) # 
// (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R0 [15])))))

	.dataa(\d0|register_file|R1 [15]),
	.datab(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datac(\d0|register_file|R0 [15]),
	.datad(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux0~2 .lut_mask = 16'hEE30;
defparam \d0|register_file|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N14
cycloneive_lcell_comb \d0|register_file|Mux0~3 (
// Equation(s):
// \d0|register_file|Mux0~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux0~2_combout  & (\d0|register_file|R3 [15])) # (!\d0|register_file|Mux0~2_combout  & ((\d0|register_file|R2 [15]))))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux0~2_combout ))))

	.dataa(\d0|register_file|R3 [15]),
	.datab(\d0|register_file|R2 [15]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|register_file|Mux0~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux0~3 .lut_mask = 16'hAFC0;
defparam \d0|register_file|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N12
cycloneive_lcell_comb \d0|register_file|R5~16 (
// Equation(s):
// \d0|register_file|R5~16_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~128_combout ),
	.datad(\d0|Bus_MUX|Bus_out [15]),
	.cin(gnd),
	.combout(\d0|register_file|R5~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~16 .lut_mask = 16'hF000;
defparam \d0|register_file|R5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N13
dffeas \d0|register_file|R5[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[15] .is_wysiwyg = "true";
defparam \d0|register_file|R5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N22
cycloneive_lcell_comb \d0|register_file|R7~16 (
// Equation(s):
// \d0|register_file|R7~16_combout  = (\d0|register_file|Decoder0~131_combout  & \d0|Bus_MUX|Bus_out [15])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~131_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [15]),
	.cin(gnd),
	.combout(\d0|register_file|R7~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~16 .lut_mask = 16'hCC00;
defparam \d0|register_file|R7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y16_N23
dffeas \d0|register_file|R7[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[15] .is_wysiwyg = "true";
defparam \d0|register_file|R7[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N26
cycloneive_lcell_comb \d0|register_file|R4~16 (
// Equation(s):
// \d0|register_file|R4~16_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out [15])

	.dataa(\d0|register_file|Decoder0~130_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [15]),
	.cin(gnd),
	.combout(\d0|register_file|R4~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~16 .lut_mask = 16'hAA00;
defparam \d0|register_file|R4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N27
dffeas \d0|register_file|R4[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[15] .is_wysiwyg = "true";
defparam \d0|register_file|R4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N4
cycloneive_lcell_comb \d0|register_file|R6~16 (
// Equation(s):
// \d0|register_file|R6~16_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out [15])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~129_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [15]),
	.cin(gnd),
	.combout(\d0|register_file|R6~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~16 .lut_mask = 16'hCC00;
defparam \d0|register_file|R6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N5
dffeas \d0|register_file|R6[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[15] .is_wysiwyg = "true";
defparam \d0|register_file|R6[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N6
cycloneive_lcell_comb \d0|register_file|Mux0~0 (
// Equation(s):
// \d0|register_file|Mux0~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R6 [15]))) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R4 [15]))))

	.dataa(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datab(\d0|register_file|R4 [15]),
	.datac(\d0|register_file|R6 [15]),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux0~0 .lut_mask = 16'hFA44;
defparam \d0|register_file|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N8
cycloneive_lcell_comb \d0|register_file|Mux0~1 (
// Equation(s):
// \d0|register_file|Mux0~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux0~0_combout  & ((\d0|register_file|R7 [15]))) # (!\d0|register_file|Mux0~0_combout  & (\d0|register_file|R5 [15])))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux0~0_combout ))))

	.dataa(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datab(\d0|register_file|R5 [15]),
	.datac(\d0|register_file|R7 [15]),
	.datad(\d0|register_file|Mux0~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux0~1 .lut_mask = 16'hF588;
defparam \d0|register_file|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N20
cycloneive_lcell_comb \d0|register_file|Mux0~4 (
// Equation(s):
// \d0|register_file|Mux0~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux0~1_combout ))) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux0~3_combout ))

	.dataa(gnd),
	.datab(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datac(\d0|register_file|Mux0~3_combout ),
	.datad(\d0|register_file|Mux0~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux0~4 .lut_mask = 16'hFC30;
defparam \d0|register_file|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N22
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[15]~87 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[15]~87_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|IR_REGISTER|data [0]) # ((\d0|register_file|R6 [15])))) # (!\d0|IR_REGISTER|data [1] & (!\d0|IR_REGISTER|data [0] & ((\d0|register_file|R4 [15]))))

	.dataa(\d0|IR_REGISTER|data [1]),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|register_file|R6 [15]),
	.datad(\d0|register_file|R4 [15]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[15]~87 .lut_mask = 16'hB9A8;
defparam \d0|SR2_MUX|Bus_out[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N4
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[15]~88 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[15]~88_combout  = (\d0|SR2_MUX|Bus_out[15]~87_combout  & (((\d0|register_file|R7 [15])) # (!\d0|IR_REGISTER|data [0]))) # (!\d0|SR2_MUX|Bus_out[15]~87_combout  & (\d0|IR_REGISTER|data [0] & ((\d0|register_file|R5 [15]))))

	.dataa(\d0|SR2_MUX|Bus_out[15]~87_combout ),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|register_file|R7 [15]),
	.datad(\d0|register_file|R5 [15]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[15]~88 .lut_mask = 16'hE6A2;
defparam \d0|SR2_MUX|Bus_out[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N30
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[15]~89 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[15]~89_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|IR_REGISTER|data [1]) # (\d0|register_file|R1 [15])))) # (!\d0|IR_REGISTER|data [0] & (\d0|register_file|R0 [15] & (!\d0|IR_REGISTER|data [1])))

	.dataa(\d0|register_file|R0 [15]),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|register_file|R1 [15]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[15]~89 .lut_mask = 16'hCEC2;
defparam \d0|SR2_MUX|Bus_out[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N18
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[15]~90 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[15]~90_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[15]~89_combout  & (\d0|register_file|R3 [15])) # (!\d0|SR2_MUX|Bus_out[15]~89_combout  & ((\d0|register_file|R2 [15]))))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[15]~89_combout ))))

	.dataa(\d0|IR_REGISTER|data [1]),
	.datab(\d0|register_file|R3 [15]),
	.datac(\d0|register_file|R2 [15]),
	.datad(\d0|SR2_MUX|Bus_out[15]~89_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[15]~90 .lut_mask = 16'hDDA0;
defparam \d0|SR2_MUX|Bus_out[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N18
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[15]~91 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[15]~91_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[15]~88_combout )) # (!\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[15]~90_combout )))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|SR2_MUX|Bus_out[15]~88_combout ),
	.datad(\d0|SR2_MUX|Bus_out[15]~90_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[15]~91 .lut_mask = 16'h5140;
defparam \d0|SR2_MUX|Bus_out[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N16
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[15]~92 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[15]~92_combout  = (\d0|SR2_MUX|Bus_out[15]~91_combout ) # ((\state_controller|SR2MUX~0_combout  & \d0|IR_REGISTER|data [4]))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [4]),
	.datac(gnd),
	.datad(\d0|SR2_MUX|Bus_out[15]~91_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[15]~92 .lut_mask = 16'hFF88;
defparam \d0|SR2_MUX|Bus_out[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N16
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[15]~69 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[15]~69_combout  = (\state_controller|WideOr27~combout  & (\d0|register_file|Mux0~4_combout  & ((\state_controller|WideOr26~combout ) # (\d0|SR2_MUX|Bus_out[15]~92_combout )))) # (!\state_controller|WideOr27~combout  & 
// (!\d0|register_file|Mux0~4_combout  & (\state_controller|WideOr26~combout )))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\d0|register_file|Mux0~4_combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|SR2_MUX|Bus_out[15]~92_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[15]~69_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[15]~69 .lut_mask = 16'h9890;
defparam \d0|Bus_MUX|Bus_out[15]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N12
cycloneive_lcell_comb \d0|register_file|R2~15 (
// Equation(s):
// \d0|register_file|R2~15_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out [14])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~132_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [14]),
	.cin(gnd),
	.combout(\d0|register_file|R2~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~15 .lut_mask = 16'hCC00;
defparam \d0|register_file|R2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y16_N13
dffeas \d0|register_file|R2[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[14] .is_wysiwyg = "true";
defparam \d0|register_file|R2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N8
cycloneive_lcell_comb \d0|register_file|R1~15 (
// Equation(s):
// \d0|register_file|R1~15_combout  = (\d0|register_file|Decoder0~133_combout  & \d0|Bus_MUX|Bus_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~133_combout ),
	.datad(\d0|Bus_MUX|Bus_out [14]),
	.cin(gnd),
	.combout(\d0|register_file|R1~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~15 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N9
dffeas \d0|register_file|R1[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[14] .is_wysiwyg = "true";
defparam \d0|register_file|R1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N6
cycloneive_lcell_comb \d0|register_file|R0~15 (
// Equation(s):
// \d0|register_file|R0~15_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out [14])

	.dataa(\d0|register_file|Decoder0~134_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [14]),
	.cin(gnd),
	.combout(\d0|register_file|R0~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~15 .lut_mask = 16'hAA00;
defparam \d0|register_file|R0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N7
dffeas \d0|register_file|R0[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[14] .is_wysiwyg = "true";
defparam \d0|register_file|R0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N4
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[14]~83 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[14]~83_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|register_file|R1 [14]) # ((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & (((\d0|register_file|R0 [14] & !\d0|IR_REGISTER|data [1]))))

	.dataa(\d0|register_file|R1 [14]),
	.datab(\d0|register_file|R0 [14]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[14]~83 .lut_mask = 16'hF0AC;
defparam \d0|SR2_MUX|Bus_out[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N28
cycloneive_lcell_comb \d0|register_file|R3~15 (
// Equation(s):
// \d0|register_file|R3~15_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~135_combout ),
	.datad(\d0|Bus_MUX|Bus_out [14]),
	.cin(gnd),
	.combout(\d0|register_file|R3~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~15 .lut_mask = 16'hF000;
defparam \d0|register_file|R3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y16_N29
dffeas \d0|register_file|R3[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[14] .is_wysiwyg = "true";
defparam \d0|register_file|R3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N26
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[14]~84 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[14]~84_combout  = (\d0|SR2_MUX|Bus_out[14]~83_combout  & (((\d0|register_file|R3 [14]) # (!\d0|IR_REGISTER|data [1])))) # (!\d0|SR2_MUX|Bus_out[14]~83_combout  & (\d0|register_file|R2 [14] & (\d0|IR_REGISTER|data [1])))

	.dataa(\d0|register_file|R2 [14]),
	.datab(\d0|SR2_MUX|Bus_out[14]~83_combout ),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|register_file|R3 [14]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[14]~84 .lut_mask = 16'hEC2C;
defparam \d0|SR2_MUX|Bus_out[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y16_N20
cycloneive_lcell_comb \d0|register_file|R5~15 (
// Equation(s):
// \d0|register_file|R5~15_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out [14])

	.dataa(\d0|register_file|Decoder0~128_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [14]),
	.cin(gnd),
	.combout(\d0|register_file|R5~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~15 .lut_mask = 16'hAA00;
defparam \d0|register_file|R5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y16_N21
dffeas \d0|register_file|R5[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[14] .is_wysiwyg = "true";
defparam \d0|register_file|R5[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N4
cycloneive_lcell_comb \d0|register_file|R7~15 (
// Equation(s):
// \d0|register_file|R7~15_combout  = (\d0|Bus_MUX|Bus_out [14] & \d0|register_file|Decoder0~131_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [14]),
	.datad(\d0|register_file|Decoder0~131_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R7~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~15 .lut_mask = 16'hF000;
defparam \d0|register_file|R7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y16_N5
dffeas \d0|register_file|R7[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[14] .is_wysiwyg = "true";
defparam \d0|register_file|R7[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y16_N2
cycloneive_lcell_comb \d0|register_file|R4~15 (
// Equation(s):
// \d0|register_file|R4~15_combout  = (\d0|register_file|Decoder0~130_combout  & \d0|Bus_MUX|Bus_out [14])

	.dataa(\d0|register_file|Decoder0~130_combout ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R4~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~15 .lut_mask = 16'hA0A0;
defparam \d0|register_file|R4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y16_N3
dffeas \d0|register_file|R4[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[14] .is_wysiwyg = "true";
defparam \d0|register_file|R4[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y16_N16
cycloneive_lcell_comb \d0|register_file|R6~15 (
// Equation(s):
// \d0|register_file|R6~15_combout  = (\d0|register_file|Decoder0~129_combout  & \d0|Bus_MUX|Bus_out [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~129_combout ),
	.datad(\d0|Bus_MUX|Bus_out [14]),
	.cin(gnd),
	.combout(\d0|register_file|R6~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~15 .lut_mask = 16'hF000;
defparam \d0|register_file|R6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y16_N17
dffeas \d0|register_file|R6[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[14] .is_wysiwyg = "true";
defparam \d0|register_file|R6[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N16
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[14]~81 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[14]~81_combout  = (\d0|IR_REGISTER|data [0] & (((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & ((\d0|IR_REGISTER|data [1] & ((\d0|register_file|R6 [14]))) # (!\d0|IR_REGISTER|data [1] & (\d0|register_file|R4 [14]))))

	.dataa(\d0|register_file|R4 [14]),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|register_file|R6 [14]),
	.datad(\d0|IR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[14]~81_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[14]~81 .lut_mask = 16'hFC22;
defparam \d0|SR2_MUX|Bus_out[14]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N18
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[14]~82 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[14]~82_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[14]~81_combout  & ((\d0|register_file|R7 [14]))) # (!\d0|SR2_MUX|Bus_out[14]~81_combout  & (\d0|register_file|R5 [14])))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[14]~81_combout ))))

	.dataa(\d0|register_file|R5 [14]),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|register_file|R7 [14]),
	.datad(\d0|SR2_MUX|Bus_out[14]~81_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[14]~82_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[14]~82 .lut_mask = 16'hF388;
defparam \d0|SR2_MUX|Bus_out[14]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N0
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[14]~85 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[14]~85_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[14]~82_combout ))) # (!\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[14]~84_combout ))))

	.dataa(\d0|IR_REGISTER|data [2]),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|SR2_MUX|Bus_out[14]~84_combout ),
	.datad(\d0|SR2_MUX|Bus_out[14]~82_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[14]~85 .lut_mask = 16'h3210;
defparam \d0|SR2_MUX|Bus_out[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N6
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[14]~86 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[14]~86_combout  = (\d0|SR2_MUX|Bus_out[14]~85_combout ) # ((\state_controller|SR2MUX~0_combout  & \d0|IR_REGISTER|data [4]))

	.dataa(gnd),
	.datab(\state_controller|SR2MUX~0_combout ),
	.datac(\d0|IR_REGISTER|data [4]),
	.datad(\d0|SR2_MUX|Bus_out[14]~85_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[14]~86 .lut_mask = 16'hFFC0;
defparam \d0|SR2_MUX|Bus_out[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N24
cycloneive_lcell_comb \d0|register_file|Mux1~0 (
// Equation(s):
// \d0|register_file|Mux1~0_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|register_file|R6 [14]) # (\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R4 [14] & ((!\d0|SR1_MUX|Bus_out[0]~0_combout ))))

	.dataa(\d0|register_file|R4 [14]),
	.datab(\d0|register_file|R6 [14]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux1~0 .lut_mask = 16'hF0CA;
defparam \d0|register_file|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N14
cycloneive_lcell_comb \d0|register_file|Mux1~1 (
// Equation(s):
// \d0|register_file|Mux1~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux1~0_combout  & (\d0|register_file|R7 [14])) # (!\d0|register_file|Mux1~0_combout  & ((\d0|register_file|R5 [14]))))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux1~0_combout ))))

	.dataa(\d0|register_file|R7 [14]),
	.datab(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datac(\d0|register_file|R5 [14]),
	.datad(\d0|register_file|Mux1~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux1~1 .lut_mask = 16'hBBC0;
defparam \d0|register_file|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N10
cycloneive_lcell_comb \d0|register_file|Mux1~2 (
// Equation(s):
// \d0|register_file|Mux1~2_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & (((\d0|SR1_MUX|Bus_out[0]~0_combout )))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R1 [14])) # 
// (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|R0 [14])))))

	.dataa(\d0|register_file|R1 [14]),
	.datab(\d0|register_file|R0 [14]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux1~2 .lut_mask = 16'hFA0C;
defparam \d0|register_file|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N2
cycloneive_lcell_comb \d0|register_file|Mux1~3 (
// Equation(s):
// \d0|register_file|Mux1~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux1~2_combout  & ((\d0|register_file|R3 [14]))) # (!\d0|register_file|Mux1~2_combout  & (\d0|register_file|R2 [14])))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux1~2_combout ))))

	.dataa(\d0|register_file|R2 [14]),
	.datab(\d0|register_file|R3 [14]),
	.datac(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datad(\d0|register_file|Mux1~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux1~3 .lut_mask = 16'hCFA0;
defparam \d0|register_file|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N20
cycloneive_lcell_comb \d0|register_file|Mux1~4 (
// Equation(s):
// \d0|register_file|Mux1~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux1~1_combout )) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux1~3_combout )))

	.dataa(gnd),
	.datab(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datac(\d0|register_file|Mux1~1_combout ),
	.datad(\d0|register_file|Mux1~3_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux1~4 .lut_mask = 16'hF3C0;
defparam \d0|register_file|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y18_N14
cycloneive_lcell_comb \d0|register_file|R5~14 (
// Equation(s):
// \d0|register_file|R5~14_combout  = (\d0|register_file|Decoder0~128_combout  & \d0|Bus_MUX|Bus_out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~128_combout ),
	.datad(\d0|Bus_MUX|Bus_out [13]),
	.cin(gnd),
	.combout(\d0|register_file|R5~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R5~14 .lut_mask = 16'hF000;
defparam \d0|register_file|R5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y18_N15
dffeas \d0|register_file|R5[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R5~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R5[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R5[13] .is_wysiwyg = "true";
defparam \d0|register_file|R5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N2
cycloneive_lcell_comb \d0|register_file|R4~14 (
// Equation(s):
// \d0|register_file|R4~14_combout  = (\d0|Bus_MUX|Bus_out [13] & \d0|register_file|Decoder0~130_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [13]),
	.datad(\d0|register_file|Decoder0~130_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R4~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R4~14 .lut_mask = 16'hF000;
defparam \d0|register_file|R4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y14_N3
dffeas \d0|register_file|R4[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R4[10]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R4[13] .is_wysiwyg = "true";
defparam \d0|register_file|R4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N28
cycloneive_lcell_comb \d0|register_file|R6~14 (
// Equation(s):
// \d0|register_file|R6~14_combout  = (\d0|Bus_MUX|Bus_out [13] & \d0|register_file|Decoder0~129_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [13]),
	.datad(\d0|register_file|Decoder0~129_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R6~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R6~14 .lut_mask = 16'hF000;
defparam \d0|register_file|R6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y14_N29
dffeas \d0|register_file|R6[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R6~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R6[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R6[13] .is_wysiwyg = "true";
defparam \d0|register_file|R6[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N14
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[13]~75 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[13]~75_combout  = (\d0|IR_REGISTER|data [1] & (((\d0|IR_REGISTER|data [0]) # (\d0|register_file|R6 [13])))) # (!\d0|IR_REGISTER|data [1] & (\d0|register_file|R4 [13] & (!\d0|IR_REGISTER|data [0])))

	.dataa(\d0|register_file|R4 [13]),
	.datab(\d0|IR_REGISTER|data [1]),
	.datac(\d0|IR_REGISTER|data [0]),
	.datad(\d0|register_file|R6 [13]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[13]~75_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[13]~75 .lut_mask = 16'hCEC2;
defparam \d0|SR2_MUX|Bus_out[13]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N14
cycloneive_lcell_comb \d0|register_file|R7~14 (
// Equation(s):
// \d0|register_file|R7~14_combout  = (\d0|Bus_MUX|Bus_out [13] & \d0|register_file|Decoder0~131_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out [13]),
	.datad(\d0|register_file|Decoder0~131_combout ),
	.cin(gnd),
	.combout(\d0|register_file|R7~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R7~14 .lut_mask = 16'hF000;
defparam \d0|register_file|R7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y14_N15
dffeas \d0|register_file|R7[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R7~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R7[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R7[13] .is_wysiwyg = "true";
defparam \d0|register_file|R7[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N22
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[13]~76 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[13]~76_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|SR2_MUX|Bus_out[13]~75_combout  & ((\d0|register_file|R7 [13]))) # (!\d0|SR2_MUX|Bus_out[13]~75_combout  & (\d0|register_file|R5 [13])))) # (!\d0|IR_REGISTER|data [0] & 
// (((\d0|SR2_MUX|Bus_out[13]~75_combout ))))

	.dataa(\d0|IR_REGISTER|data [0]),
	.datab(\d0|register_file|R5 [13]),
	.datac(\d0|SR2_MUX|Bus_out[13]~75_combout ),
	.datad(\d0|register_file|R7 [13]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[13]~76_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[13]~76 .lut_mask = 16'hF858;
defparam \d0|SR2_MUX|Bus_out[13]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y18_N28
cycloneive_lcell_comb \d0|register_file|R2~14 (
// Equation(s):
// \d0|register_file|R2~14_combout  = (\d0|register_file|Decoder0~132_combout  & \d0|Bus_MUX|Bus_out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~132_combout ),
	.datad(\d0|Bus_MUX|Bus_out [13]),
	.cin(gnd),
	.combout(\d0|register_file|R2~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R2~14 .lut_mask = 16'hF000;
defparam \d0|register_file|R2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y18_N29
dffeas \d0|register_file|R2[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R2[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R2[13] .is_wysiwyg = "true";
defparam \d0|register_file|R2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N28
cycloneive_lcell_comb \d0|register_file|R3~14 (
// Equation(s):
// \d0|register_file|R3~14_combout  = (\d0|register_file|Decoder0~135_combout  & \d0|Bus_MUX|Bus_out [13])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~135_combout ),
	.datac(\d0|Bus_MUX|Bus_out [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|register_file|R3~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R3~14 .lut_mask = 16'hC0C0;
defparam \d0|register_file|R3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y14_N29
dffeas \d0|register_file|R3[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R3[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R3[13] .is_wysiwyg = "true";
defparam \d0|register_file|R3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N16
cycloneive_lcell_comb \d0|register_file|R1~14 (
// Equation(s):
// \d0|register_file|R1~14_combout  = (\d0|register_file|Decoder0~133_combout  & \d0|Bus_MUX|Bus_out [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|register_file|Decoder0~133_combout ),
	.datad(\d0|Bus_MUX|Bus_out [13]),
	.cin(gnd),
	.combout(\d0|register_file|R1~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R1~14 .lut_mask = 16'hF000;
defparam \d0|register_file|R1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N17
dffeas \d0|register_file|R1[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R1[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R1[13] .is_wysiwyg = "true";
defparam \d0|register_file|R1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N10
cycloneive_lcell_comb \d0|register_file|R0~14 (
// Equation(s):
// \d0|register_file|R0~14_combout  = (\d0|register_file|Decoder0~134_combout  & \d0|Bus_MUX|Bus_out [13])

	.dataa(gnd),
	.datab(\d0|register_file|Decoder0~134_combout ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [13]),
	.cin(gnd),
	.combout(\d0|register_file|R0~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|R0~14 .lut_mask = 16'hCC00;
defparam \d0|register_file|R0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N11
dffeas \d0|register_file|R0[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|register_file|R0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|register_file|R0[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|register_file|R0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|register_file|R0[13] .is_wysiwyg = "true";
defparam \d0|register_file|R0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N24
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[13]~77 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[13]~77_combout  = (\d0|IR_REGISTER|data [0] & ((\d0|register_file|R1 [13]) # ((\d0|IR_REGISTER|data [1])))) # (!\d0|IR_REGISTER|data [0] & (((!\d0|IR_REGISTER|data [1] & \d0|register_file|R0 [13]))))

	.dataa(\d0|IR_REGISTER|data [0]),
	.datab(\d0|register_file|R1 [13]),
	.datac(\d0|IR_REGISTER|data [1]),
	.datad(\d0|register_file|R0 [13]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[13]~77_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[13]~77 .lut_mask = 16'hADA8;
defparam \d0|SR2_MUX|Bus_out[13]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N20
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[13]~78 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[13]~78_combout  = (\d0|IR_REGISTER|data [1] & ((\d0|SR2_MUX|Bus_out[13]~77_combout  & ((\d0|register_file|R3 [13]))) # (!\d0|SR2_MUX|Bus_out[13]~77_combout  & (\d0|register_file|R2 [13])))) # (!\d0|IR_REGISTER|data [1] & 
// (((\d0|SR2_MUX|Bus_out[13]~77_combout ))))

	.dataa(\d0|IR_REGISTER|data [1]),
	.datab(\d0|register_file|R2 [13]),
	.datac(\d0|register_file|R3 [13]),
	.datad(\d0|SR2_MUX|Bus_out[13]~77_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[13]~78 .lut_mask = 16'hF588;
defparam \d0|SR2_MUX|Bus_out[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N14
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[13]~79 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[13]~79_combout  = (!\state_controller|SR2MUX~0_combout  & ((\d0|IR_REGISTER|data [2] & (\d0|SR2_MUX|Bus_out[13]~76_combout )) # (!\d0|IR_REGISTER|data [2] & ((\d0|SR2_MUX|Bus_out[13]~78_combout )))))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(\d0|IR_REGISTER|data [2]),
	.datac(\d0|SR2_MUX|Bus_out[13]~76_combout ),
	.datad(\d0|SR2_MUX|Bus_out[13]~78_combout ),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[13]~79 .lut_mask = 16'h5140;
defparam \d0|SR2_MUX|Bus_out[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N0
cycloneive_lcell_comb \d0|SR2_MUX|Bus_out[13]~80 (
// Equation(s):
// \d0|SR2_MUX|Bus_out[13]~80_combout  = (\d0|SR2_MUX|Bus_out[13]~79_combout ) # ((\state_controller|SR2MUX~0_combout  & \d0|IR_REGISTER|data [4]))

	.dataa(\state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\d0|SR2_MUX|Bus_out[13]~79_combout ),
	.datad(\d0|IR_REGISTER|data [4]),
	.cin(gnd),
	.combout(\d0|SR2_MUX|Bus_out[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \d0|SR2_MUX|Bus_out[13]~80 .lut_mask = 16'hFAF0;
defparam \d0|SR2_MUX|Bus_out[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N2
cycloneive_lcell_comb \d0|register_file|Mux2~2 (
// Equation(s):
// \d0|register_file|Mux2~2_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|register_file|R1 [13]) # (\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & (\d0|register_file|R0 [13] & ((!\d0|SR1_MUX|Bus_out[1]~1_combout ))))

	.dataa(\d0|register_file|R0 [13]),
	.datab(\d0|register_file|R1 [13]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux2~2 .lut_mask = 16'hF0CA;
defparam \d0|register_file|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N8
cycloneive_lcell_comb \d0|register_file|Mux2~3 (
// Equation(s):
// \d0|register_file|Mux2~3_combout  = (\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|Mux2~2_combout  & ((\d0|register_file|R3 [13]))) # (!\d0|register_file|Mux2~2_combout  & (\d0|register_file|R2 [13])))) # (!\d0|SR1_MUX|Bus_out[1]~1_combout  & 
// (((\d0|register_file|Mux2~2_combout ))))

	.dataa(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.datab(\d0|register_file|R2 [13]),
	.datac(\d0|register_file|R3 [13]),
	.datad(\d0|register_file|Mux2~2_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux2~3 .lut_mask = 16'hF588;
defparam \d0|register_file|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N26
cycloneive_lcell_comb \d0|register_file|Mux2~0 (
// Equation(s):
// \d0|register_file|Mux2~0_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & (((\d0|SR1_MUX|Bus_out[1]~1_combout )))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|SR1_MUX|Bus_out[1]~1_combout  & ((\d0|register_file|R6 [13]))) # 
// (!\d0|SR1_MUX|Bus_out[1]~1_combout  & (\d0|register_file|R4 [13]))))

	.dataa(\d0|register_file|R4 [13]),
	.datab(\d0|register_file|R6 [13]),
	.datac(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datad(\d0|SR1_MUX|Bus_out[1]~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux2~0 .lut_mask = 16'hFC0A;
defparam \d0|register_file|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N24
cycloneive_lcell_comb \d0|register_file|Mux2~1 (
// Equation(s):
// \d0|register_file|Mux2~1_combout  = (\d0|SR1_MUX|Bus_out[0]~0_combout  & ((\d0|register_file|Mux2~0_combout  & ((\d0|register_file|R7 [13]))) # (!\d0|register_file|Mux2~0_combout  & (\d0|register_file|R5 [13])))) # (!\d0|SR1_MUX|Bus_out[0]~0_combout  & 
// (((\d0|register_file|Mux2~0_combout ))))

	.dataa(\d0|SR1_MUX|Bus_out[0]~0_combout ),
	.datab(\d0|register_file|R5 [13]),
	.datac(\d0|register_file|Mux2~0_combout ),
	.datad(\d0|register_file|R7 [13]),
	.cin(gnd),
	.combout(\d0|register_file|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux2~1 .lut_mask = 16'hF858;
defparam \d0|register_file|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N6
cycloneive_lcell_comb \d0|register_file|Mux2~4 (
// Equation(s):
// \d0|register_file|Mux2~4_combout  = (\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux2~1_combout ))) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux2~3_combout ))

	.dataa(gnd),
	.datab(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datac(\d0|register_file|Mux2~3_combout ),
	.datad(\d0|register_file|Mux2~1_combout ),
	.cin(gnd),
	.combout(\d0|register_file|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|register_file|Mux2~4 .lut_mask = 16'hFC30;
defparam \d0|register_file|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N26
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~26 (
// Equation(s):
// \d0|ALU_UNIT|Add0~26_combout  = (\d0|SR2_MUX|Bus_out[13]~80_combout  & ((\d0|register_file|Mux2~4_combout  & (\d0|ALU_UNIT|Add0~25  & VCC)) # (!\d0|register_file|Mux2~4_combout  & (!\d0|ALU_UNIT|Add0~25 )))) # (!\d0|SR2_MUX|Bus_out[13]~80_combout  & 
// ((\d0|register_file|Mux2~4_combout  & (!\d0|ALU_UNIT|Add0~25 )) # (!\d0|register_file|Mux2~4_combout  & ((\d0|ALU_UNIT|Add0~25 ) # (GND)))))
// \d0|ALU_UNIT|Add0~27  = CARRY((\d0|SR2_MUX|Bus_out[13]~80_combout  & (!\d0|register_file|Mux2~4_combout  & !\d0|ALU_UNIT|Add0~25 )) # (!\d0|SR2_MUX|Bus_out[13]~80_combout  & ((!\d0|ALU_UNIT|Add0~25 ) # (!\d0|register_file|Mux2~4_combout ))))

	.dataa(\d0|SR2_MUX|Bus_out[13]~80_combout ),
	.datab(\d0|register_file|Mux2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~25 ),
	.combout(\d0|ALU_UNIT|Add0~26_combout ),
	.cout(\d0|ALU_UNIT|Add0~27 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~26 .lut_mask = 16'h9617;
defparam \d0|ALU_UNIT|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N28
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~28 (
// Equation(s):
// \d0|ALU_UNIT|Add0~28_combout  = ((\d0|SR2_MUX|Bus_out[14]~86_combout  $ (\d0|register_file|Mux1~4_combout  $ (!\d0|ALU_UNIT|Add0~27 )))) # (GND)
// \d0|ALU_UNIT|Add0~29  = CARRY((\d0|SR2_MUX|Bus_out[14]~86_combout  & ((\d0|register_file|Mux1~4_combout ) # (!\d0|ALU_UNIT|Add0~27 ))) # (!\d0|SR2_MUX|Bus_out[14]~86_combout  & (\d0|register_file|Mux1~4_combout  & !\d0|ALU_UNIT|Add0~27 )))

	.dataa(\d0|SR2_MUX|Bus_out[14]~86_combout ),
	.datab(\d0|register_file|Mux1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ALU_UNIT|Add0~27 ),
	.combout(\d0|ALU_UNIT|Add0~28_combout ),
	.cout(\d0|ALU_UNIT|Add0~29 ));
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~28 .lut_mask = 16'h698E;
defparam \d0|ALU_UNIT|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N30
cycloneive_lcell_comb \d0|ALU_UNIT|Add0~30 (
// Equation(s):
// \d0|ALU_UNIT|Add0~30_combout  = \d0|register_file|Mux0~4_combout  $ (\d0|ALU_UNIT|Add0~29  $ (\d0|SR2_MUX|Bus_out[15]~92_combout ))

	.dataa(gnd),
	.datab(\d0|register_file|Mux0~4_combout ),
	.datac(gnd),
	.datad(\d0|SR2_MUX|Bus_out[15]~92_combout ),
	.cin(\d0|ALU_UNIT|Add0~29 ),
	.combout(\d0|ALU_UNIT|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ALU_UNIT|Add0~30 .lut_mask = 16'hC33C;
defparam \d0|ALU_UNIT|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N30
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[15]~78 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[15]~78_combout  = (\d0|Bus_MUX|Bus_out[15]~69_combout ) # ((!\state_controller|WideOr26~combout  & (!\state_controller|WideOr27~combout  & \d0|ALU_UNIT|Add0~30_combout )))

	.dataa(\state_controller|WideOr26~combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\d0|Bus_MUX|Bus_out[15]~69_combout ),
	.datad(\d0|ALU_UNIT|Add0~30_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[15]~78 .lut_mask = 16'hF1F0;
defparam \d0|Bus_MUX|Bus_out[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N26
cycloneive_lcell_comb \d0|PC_REGISTER|data[13]~44 (
// Equation(s):
// \d0|PC_REGISTER|data[13]~44_combout  = (\d0|PC_REGISTER|data [13] & (!\d0|PC_REGISTER|data[12]~43 )) # (!\d0|PC_REGISTER|data [13] & ((\d0|PC_REGISTER|data[12]~43 ) # (GND)))
// \d0|PC_REGISTER|data[13]~45  = CARRY((!\d0|PC_REGISTER|data[12]~43 ) # (!\d0|PC_REGISTER|data [13]))

	.dataa(\d0|PC_REGISTER|data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[12]~43 ),
	.combout(\d0|PC_REGISTER|data[13]~44_combout ),
	.cout(\d0|PC_REGISTER|data[13]~45 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[13]~44 .lut_mask = 16'h5A5F;
defparam \d0|PC_REGISTER|data[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N28
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[13]~13 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[13]~13_combout  = (\state_controller|State.S_12~q  & (((\d0|register_file|Mux2~4_combout )))) # (!\state_controller|State.S_12~q  & ((\d0|MAR_REGISTER|data[12]~0_combout  & (\d0|PC_REGISTER|data [13])) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & ((\d0|register_file|Mux2~4_combout )))))

	.dataa(\d0|PC_REGISTER|data [13]),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datad(\d0|register_file|Mux2~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[13]~13 .lut_mask = 16'hEF20;
defparam \d0|ADDR1_MUX|Bus_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N26
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~26 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~26_combout  = (\d0|ADDR1_MUX|Bus_out[13]~13_combout  & ((\d0|ADDR2_MUX|Bus_out[15]~12_combout  & (\d0|ADDR_MUX_ADDER|Add0~25  & VCC)) # (!\d0|ADDR2_MUX|Bus_out[15]~12_combout  & (!\d0|ADDR_MUX_ADDER|Add0~25 )))) # 
// (!\d0|ADDR1_MUX|Bus_out[13]~13_combout  & ((\d0|ADDR2_MUX|Bus_out[15]~12_combout  & (!\d0|ADDR_MUX_ADDER|Add0~25 )) # (!\d0|ADDR2_MUX|Bus_out[15]~12_combout  & ((\d0|ADDR_MUX_ADDER|Add0~25 ) # (GND)))))
// \d0|ADDR_MUX_ADDER|Add0~27  = CARRY((\d0|ADDR1_MUX|Bus_out[13]~13_combout  & (!\d0|ADDR2_MUX|Bus_out[15]~12_combout  & !\d0|ADDR_MUX_ADDER|Add0~25 )) # (!\d0|ADDR1_MUX|Bus_out[13]~13_combout  & ((!\d0|ADDR_MUX_ADDER|Add0~25 ) # 
// (!\d0|ADDR2_MUX|Bus_out[15]~12_combout ))))

	.dataa(\d0|ADDR1_MUX|Bus_out[13]~13_combout ),
	.datab(\d0|ADDR2_MUX|Bus_out[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~25 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~26_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~27 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~26 .lut_mask = 16'h9617;
defparam \d0|ADDR_MUX_ADDER|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N27
dffeas \d0|PC_REGISTER|data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[13]~44_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[13] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N28
cycloneive_lcell_comb \d0|PC_REGISTER|data[14]~46 (
// Equation(s):
// \d0|PC_REGISTER|data[14]~46_combout  = (\d0|PC_REGISTER|data [14] & (\d0|PC_REGISTER|data[13]~45  $ (GND))) # (!\d0|PC_REGISTER|data [14] & (!\d0|PC_REGISTER|data[13]~45  & VCC))
// \d0|PC_REGISTER|data[14]~47  = CARRY((\d0|PC_REGISTER|data [14] & !\d0|PC_REGISTER|data[13]~45 ))

	.dataa(gnd),
	.datab(\d0|PC_REGISTER|data [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|PC_REGISTER|data[13]~45 ),
	.combout(\d0|PC_REGISTER|data[14]~46_combout ),
	.cout(\d0|PC_REGISTER|data[14]~47 ));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[14]~46 .lut_mask = 16'hC30C;
defparam \d0|PC_REGISTER|data[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y16_N22
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[14]~14 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[14]~14_combout  = (\state_controller|State.S_12~q  & (((\d0|register_file|Mux1~4_combout )))) # (!\state_controller|State.S_12~q  & ((\d0|MAR_REGISTER|data[12]~0_combout  & (\d0|PC_REGISTER|data [14])) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & ((\d0|register_file|Mux1~4_combout )))))

	.dataa(\d0|PC_REGISTER|data [14]),
	.datab(\state_controller|State.S_12~q ),
	.datac(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datad(\d0|register_file|Mux1~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[14]~14 .lut_mask = 16'hEF20;
defparam \d0|ADDR1_MUX|Bus_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N28
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~28 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~28_combout  = ((\d0|ADDR1_MUX|Bus_out[14]~14_combout  $ (\d0|ADDR2_MUX|Bus_out[15]~12_combout  $ (!\d0|ADDR_MUX_ADDER|Add0~27 )))) # (GND)
// \d0|ADDR_MUX_ADDER|Add0~29  = CARRY((\d0|ADDR1_MUX|Bus_out[14]~14_combout  & ((\d0|ADDR2_MUX|Bus_out[15]~12_combout ) # (!\d0|ADDR_MUX_ADDER|Add0~27 ))) # (!\d0|ADDR1_MUX|Bus_out[14]~14_combout  & (\d0|ADDR2_MUX|Bus_out[15]~12_combout  & 
// !\d0|ADDR_MUX_ADDER|Add0~27 )))

	.dataa(\d0|ADDR1_MUX|Bus_out[14]~14_combout ),
	.datab(\d0|ADDR2_MUX|Bus_out[15]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\d0|ADDR_MUX_ADDER|Add0~27 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~28_combout ),
	.cout(\d0|ADDR_MUX_ADDER|Add0~29 ));
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~28 .lut_mask = 16'h698E;
defparam \d0|ADDR_MUX_ADDER|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N29
dffeas \d0|PC_REGISTER|data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[14]~46_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[14] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N30
cycloneive_lcell_comb \d0|PC_REGISTER|data[15]~48 (
// Equation(s):
// \d0|PC_REGISTER|data[15]~48_combout  = \d0|PC_REGISTER|data [15] $ (\d0|PC_REGISTER|data[14]~47 )

	.dataa(\d0|PC_REGISTER|data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\d0|PC_REGISTER|data[14]~47 ),
	.combout(\d0|PC_REGISTER|data[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \d0|PC_REGISTER|data[15]~48 .lut_mask = 16'h5A5A;
defparam \d0|PC_REGISTER|data[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N10
cycloneive_lcell_comb \d0|ADDR1_MUX|Bus_out[15]~15 (
// Equation(s):
// \d0|ADDR1_MUX|Bus_out[15]~15_combout  = (\d0|MAR_REGISTER|data[12]~0_combout  & ((\state_controller|State.S_12~q  & ((\d0|register_file|Mux0~4_combout ))) # (!\state_controller|State.S_12~q  & (\d0|PC_REGISTER|data [15])))) # 
// (!\d0|MAR_REGISTER|data[12]~0_combout  & (((\d0|register_file|Mux0~4_combout ))))

	.dataa(\d0|PC_REGISTER|data [15]),
	.datab(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datac(\state_controller|State.S_12~q ),
	.datad(\d0|register_file|Mux0~4_combout ),
	.cin(gnd),
	.combout(\d0|ADDR1_MUX|Bus_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR1_MUX|Bus_out[15]~15 .lut_mask = 16'hFB08;
defparam \d0|ADDR1_MUX|Bus_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y17_N30
cycloneive_lcell_comb \d0|ADDR_MUX_ADDER|Add0~30 (
// Equation(s):
// \d0|ADDR_MUX_ADDER|Add0~30_combout  = \d0|ADDR2_MUX|Bus_out[15]~12_combout  $ (\d0|ADDR_MUX_ADDER|Add0~29  $ (\d0|ADDR1_MUX|Bus_out[15]~15_combout ))

	.dataa(gnd),
	.datab(\d0|ADDR2_MUX|Bus_out[15]~12_combout ),
	.datac(gnd),
	.datad(\d0|ADDR1_MUX|Bus_out[15]~15_combout ),
	.cin(\d0|ADDR_MUX_ADDER|Add0~29 ),
	.combout(\d0|ADDR_MUX_ADDER|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR_MUX_ADDER|Add0~30 .lut_mask = 16'hC33C;
defparam \d0|ADDR_MUX_ADDER|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X84_Y13_N31
dffeas \d0|PC_REGISTER|data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[15]~48_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[15] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N6
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[15]~70 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[15]~70_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|ADDR_MUX_ADDER|Add0~30_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|PC_REGISTER|data [15])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((!\d0|Bus_MUX|Bus_out[2]~19_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datab(\d0|PC_REGISTER|data [15]),
	.datac(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~30_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[15]~70_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[15]~70 .lut_mask = 16'hAD0D;
defparam \d0|Bus_MUX|Bus_out[15]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N0
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[15] (
// Equation(s):
// \d0|Bus_MUX|Bus_out [15] = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[15]~70_combout  & ((\d0|Bus_MUX|Bus_out[15]~78_combout ))) # (!\d0|Bus_MUX|Bus_out[15]~70_combout  & (\d0|MDR_REGISTER|data [15])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[15]~70_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datab(\d0|MDR_REGISTER|data [15]),
	.datac(\d0|Bus_MUX|Bus_out[15]~78_combout ),
	.datad(\d0|Bus_MUX|Bus_out[15]~70_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out [15]),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[15] .lut_mask = 16'hF588;
defparam \d0|Bus_MUX|Bus_out[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N26
cycloneive_lcell_comb \d0|MAR_REGISTER|data~5 (
// Equation(s):
// \d0|MAR_REGISTER|data~5_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out [15])

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [15]),
	.cin(gnd),
	.combout(\d0|MAR_REGISTER|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MAR_REGISTER|data~5 .lut_mask = 16'hAA00;
defparam \d0|MAR_REGISTER|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y17_N27
dffeas \d0|IR_REGISTER|data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MAR_REGISTER|data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[15] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N30
cycloneive_lcell_comb \state_controller|Decoder0~6 (
// Equation(s):
// \state_controller|Decoder0~6_combout  = (\d0|IR_REGISTER|data [14] & (\d0|IR_REGISTER|data [13] & (!\d0|IR_REGISTER|data [15] & \d0|IR_REGISTER|data [12])))

	.dataa(\d0|IR_REGISTER|data [14]),
	.datab(\d0|IR_REGISTER|data [13]),
	.datac(\d0|IR_REGISTER|data [15]),
	.datad(\d0|IR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~6 .lut_mask = 16'h0800;
defparam \state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N24
cycloneive_lcell_comb \state_controller|State~54 (
// Equation(s):
// \state_controller|State~54_combout  = (\state_controller|State.S_32~q  & (\state_controller|Decoder0~6_combout  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\state_controller|State.S_32~q ),
	.datac(\state_controller|Decoder0~6_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~54_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~54 .lut_mask = 16'hC000;
defparam \state_controller|State~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y17_N5
dffeas \state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_07 .is_wysiwyg = "true";
defparam \state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N4
cycloneive_lcell_comb \state_controller|State~44 (
// Equation(s):
// \state_controller|State~44_combout  = (\state_controller|State.S_07~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~44 .lut_mask = 16'hCC00;
defparam \state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y17_N17
dffeas \state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_23 .is_wysiwyg = "true";
defparam \state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N12
cycloneive_lcell_comb \state_controller|State~41 (
// Equation(s):
// \state_controller|State~41_combout  = (\state_controller|State.S_23~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_23~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~41 .lut_mask = 16'hF000;
defparam \state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N13
dffeas \state_controller|State.S_16_0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_0 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N18
cycloneive_lcell_comb \state_controller|State~42 (
// Equation(s):
// \state_controller|State~42_combout  = (\Reset~input_o  & \state_controller|State.S_16_0~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state_controller|State.S_16_0~q ),
	.cin(gnd),
	.combout(\state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~42 .lut_mask = 16'hCC00;
defparam \state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N19
dffeas \state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N4
cycloneive_lcell_comb \state_controller|State~43 (
// Equation(s):
// \state_controller|State~43_combout  = (\Reset~input_o  & \state_controller|State.S_16_1~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~43 .lut_mask = 16'hCC00;
defparam \state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N5
dffeas \state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N22
cycloneive_lcell_comb \state_controller|WideOr25~0 (
// Equation(s):
// \state_controller|WideOr25~0_combout  = (!\state_controller|State.S_16_0~q  & (!\state_controller|State.S_16_1~q  & !\state_controller|State.S_16_2~q ))

	.dataa(\state_controller|State.S_16_0~q ),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr25~0 .lut_mask = 16'h0101;
defparam \state_controller|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N26
cycloneive_lcell_comb \d0|MDR_REGISTER|data~20 (
// Equation(s):
// \d0|MDR_REGISTER|data~20_combout  = (\Reset~input_o  & (\state_controller|WideOr25~0_combout  & ((\state_controller|WideOr23~0_combout ) # (\state_controller|State.S_25_1~q ))))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr25~0_combout ),
	.datac(\state_controller|WideOr23~0_combout ),
	.datad(\state_controller|State.S_25_1~q ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~20 .lut_mask = 16'h8880;
defparam \d0|MDR_REGISTER|data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N10
cycloneive_lcell_comb \d0|MDR_REGISTER|data~21 (
// Equation(s):
// \d0|MDR_REGISTER|data~21_combout  = (\d0|MDR_REGISTER|data~20_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [9])))))

	.dataa(\S[9]~input_o ),
	.datab(\memory_subsystem|Equal0~4_combout ),
	.datac(\tr0|Data_read_buffer [9]),
	.datad(\d0|MDR_REGISTER|data~20_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~21_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~21 .lut_mask = 16'hB800;
defparam \d0|MDR_REGISTER|data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N6
cycloneive_lcell_comb \d0|MDR_REGISTER|data~22 (
// Equation(s):
// \d0|MDR_REGISTER|data~22_combout  = (\d0|MDR_REGISTER|data~21_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out[9]~55_combout )))

	.dataa(\d0|MDR_REGISTER|data~21_combout ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~22_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~22 .lut_mask = 16'hAEAA;
defparam \d0|MDR_REGISTER|data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N7
dffeas \d0|MDR_REGISTER|data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[9] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N22
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[9]~53 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[9]~53_combout  = (\d0|register_file|Mux6~4_combout  & ((\state_controller|WideOr26~combout ) # (\d0|SR2_MUX|Bus_out[9]~56_combout )))

	.dataa(\d0|register_file|Mux6~4_combout ),
	.datab(\state_controller|WideOr26~combout ),
	.datac(gnd),
	.datad(\d0|SR2_MUX|Bus_out[9]~56_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[9]~53 .lut_mask = 16'hAA88;
defparam \d0|Bus_MUX|Bus_out[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N8
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[9]~54 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[9]~54_combout  = (\state_controller|WideOr27~combout  & (\d0|Bus_MUX|Bus_out[9]~53_combout )) # (!\state_controller|WideOr27~combout  & ((\state_controller|WideOr26~combout  & (!\d0|Bus_MUX|Bus_out[9]~53_combout )) # 
// (!\state_controller|WideOr26~combout  & ((\d0|ALU_UNIT|Add0~18_combout )))))

	.dataa(\d0|Bus_MUX|Bus_out[9]~53_combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|ALU_UNIT|Add0~18_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[9]~54 .lut_mask = 16'h9B98;
defparam \d0|Bus_MUX|Bus_out[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N18
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[9]~52 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[9]~52_combout  = (\d0|Bus_MUX|Bus_out[2]~19_combout  & (((\d0|ADDR_MUX_ADDER|Add0~18_combout )) # (!\d0|Bus_MUX|Bus_out[2]~21_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|Bus_MUX|Bus_out[2]~21_combout  & 
// (\d0|PC_REGISTER|data [9])))

	.dataa(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datab(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datac(\d0|PC_REGISTER|data [9]),
	.datad(\d0|ADDR_MUX_ADDER|Add0~18_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[9]~52 .lut_mask = 16'hEA62;
defparam \d0|Bus_MUX|Bus_out[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N30
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[9]~55 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[9]~55_combout  = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[9]~52_combout  & (\d0|MDR_REGISTER|data [9])) # (!\d0|Bus_MUX|Bus_out[9]~52_combout  & ((\d0|Bus_MUX|Bus_out[9]~54_combout ))))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[9]~52_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datab(\d0|MDR_REGISTER|data [9]),
	.datac(\d0|Bus_MUX|Bus_out[9]~54_combout ),
	.datad(\d0|Bus_MUX|Bus_out[9]~52_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[9]~55 .lut_mask = 16'hDDA0;
defparam \d0|Bus_MUX|Bus_out[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N12
cycloneive_lcell_comb \d0|IR_REGISTER|data~10 (
// Equation(s):
// \d0|IR_REGISTER|data~10_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out[9]~55_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\d0|IR_REGISTER|data~10_combout ),
	.cout());
// synopsys translate_off
defparam \d0|IR_REGISTER|data~10 .lut_mask = 16'hA0A0;
defparam \d0|IR_REGISTER|data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N22
cycloneive_lcell_comb \d0|MAR_REGISTER|data[12]~1 (
// Equation(s):
// \d0|MAR_REGISTER|data[12]~1_combout  = ((\state_controller|State.S_07~q ) # ((\state_controller|State.S_06~q ) # (\state_controller|State.S_18~q ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\state_controller|State.S_07~q ),
	.datac(\state_controller|State.S_06~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\d0|MAR_REGISTER|data[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[12]~1 .lut_mask = 16'hFFFD;
defparam \d0|MAR_REGISTER|data[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y14_N13
dffeas \d0|MAR_REGISTER|data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[9] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y17_N15
dffeas \d0|MAR_REGISTER|data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[8] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N13
dffeas \d0|MAR_REGISTER|data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[10] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y14_N17
dffeas \d0|MAR_REGISTER|data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[11] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N26
cycloneive_lcell_comb \memory_subsystem|Equal0~2 (
// Equation(s):
// \memory_subsystem|Equal0~2_combout  = (\d0|MAR_REGISTER|data [9] & (\d0|MAR_REGISTER|data [8] & (\d0|MAR_REGISTER|data [10] & \d0|MAR_REGISTER|data [11])))

	.dataa(\d0|MAR_REGISTER|data [9]),
	.datab(\d0|MAR_REGISTER|data [8]),
	.datac(\d0|MAR_REGISTER|data [10]),
	.datad(\d0|MAR_REGISTER|data [11]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N9
dffeas \d0|MAR_REGISTER|data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[3] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N28
cycloneive_lcell_comb \d0|MAR_REGISTER|data[1]~feeder (
// Equation(s):
// \d0|MAR_REGISTER|data[1]~feeder_combout  = \d0|IR_REGISTER|data~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|IR_REGISTER|data~2_combout ),
	.cin(gnd),
	.combout(\d0|MAR_REGISTER|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[1]~feeder .lut_mask = 16'hFF00;
defparam \d0|MAR_REGISTER|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y14_N29
dffeas \d0|MAR_REGISTER|data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MAR_REGISTER|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[1] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N19
dffeas \d0|MAR_REGISTER|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[0] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N21
dffeas \d0|MAR_REGISTER|data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[2] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N28
cycloneive_lcell_comb \memory_subsystem|Equal0~0 (
// Equation(s):
// \memory_subsystem|Equal0~0_combout  = (\d0|MAR_REGISTER|data [3] & (\d0|MAR_REGISTER|data [1] & (\d0|MAR_REGISTER|data [0] & \d0|MAR_REGISTER|data [2])))

	.dataa(\d0|MAR_REGISTER|data [3]),
	.datab(\d0|MAR_REGISTER|data [1]),
	.datac(\d0|MAR_REGISTER|data [0]),
	.datad(\d0|MAR_REGISTER|data [2]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y16_N25
dffeas \d0|MAR_REGISTER|data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MAR_REGISTER|data~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[14] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N25
dffeas \d0|MAR_REGISTER|data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MAR_REGISTER|data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[12] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N31
dffeas \d0|MAR_REGISTER|data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MAR_REGISTER|data~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[15] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y14_N23
dffeas \d0|MAR_REGISTER|data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MAR_REGISTER|data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[13] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N30
cycloneive_lcell_comb \memory_subsystem|Equal0~3 (
// Equation(s):
// \memory_subsystem|Equal0~3_combout  = (\d0|MAR_REGISTER|data [14] & (\d0|MAR_REGISTER|data [12] & (\d0|MAR_REGISTER|data [15] & \d0|MAR_REGISTER|data [13])))

	.dataa(\d0|MAR_REGISTER|data [14]),
	.datab(\d0|MAR_REGISTER|data [12]),
	.datac(\d0|MAR_REGISTER|data [15]),
	.datad(\d0|MAR_REGISTER|data [13]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y17_N7
dffeas \d0|MAR_REGISTER|data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[7] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N1
dffeas \d0|MAR_REGISTER|data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[6] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y17_N17
dffeas \d0|MAR_REGISTER|data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[5] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y17_N3
dffeas \d0|MAR_REGISTER|data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|IR_REGISTER|data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MAR_REGISTER|data[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MAR_REGISTER|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MAR_REGISTER|data[4] .is_wysiwyg = "true";
defparam \d0|MAR_REGISTER|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N10
cycloneive_lcell_comb \memory_subsystem|Equal0~1 (
// Equation(s):
// \memory_subsystem|Equal0~1_combout  = (\d0|MAR_REGISTER|data [7] & (\d0|MAR_REGISTER|data [6] & (\d0|MAR_REGISTER|data [5] & \d0|MAR_REGISTER|data [4])))

	.dataa(\d0|MAR_REGISTER|data [7]),
	.datab(\d0|MAR_REGISTER|data [6]),
	.datac(\d0|MAR_REGISTER|data [5]),
	.datad(\d0|MAR_REGISTER|data [4]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y17_N8
cycloneive_lcell_comb \memory_subsystem|Equal0~4 (
// Equation(s):
// \memory_subsystem|Equal0~4_combout  = (\memory_subsystem|Equal0~2_combout  & (\memory_subsystem|Equal0~0_combout  & (\memory_subsystem|Equal0~3_combout  & \memory_subsystem|Equal0~1_combout )))

	.dataa(\memory_subsystem|Equal0~2_combout ),
	.datab(\memory_subsystem|Equal0~0_combout ),
	.datac(\memory_subsystem|Equal0~3_combout ),
	.datad(\memory_subsystem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X85_Y13_N23
dffeas \tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N22
cycloneive_lcell_comb \d0|MDR_REGISTER|data~29 (
// Equation(s):
// \d0|MDR_REGISTER|data~29_combout  = (\d0|MDR_REGISTER|data~20_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [13])))))

	.dataa(\S[13]~input_o ),
	.datab(\memory_subsystem|Equal0~4_combout ),
	.datac(\tr0|Data_read_buffer [13]),
	.datad(\d0|MDR_REGISTER|data~20_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~29_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~29 .lut_mask = 16'hB800;
defparam \d0|MDR_REGISTER|data~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N16
cycloneive_lcell_comb \d0|MDR_REGISTER|data~30 (
// Equation(s):
// \d0|MDR_REGISTER|data~30_combout  = (\d0|MDR_REGISTER|data~29_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out [13])))

	.dataa(\d0|MDR_REGISTER|data~29_combout ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\d0|Bus_MUX|Bus_out [13]),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~30_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~30 .lut_mask = 16'hAEAA;
defparam \d0|MDR_REGISTER|data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y14_N17
dffeas \d0|MDR_REGISTER|data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[13] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N4
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[13]~66 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[13]~66_combout  = (\d0|Bus_MUX|Bus_out[2]~19_combout  & (((\d0|Bus_MUX|Bus_out[2]~21_combout  & \d0|ADDR_MUX_ADDER|Add0~26_combout )))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|PC_REGISTER|data [13]) # 
// ((!\d0|Bus_MUX|Bus_out[2]~21_combout ))))

	.dataa(\d0|PC_REGISTER|data [13]),
	.datab(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datac(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~26_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[13]~66 .lut_mask = 16'hE323;
defparam \d0|Bus_MUX|Bus_out[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N30
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[13]~65 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[13]~65_combout  = (\d0|register_file|Mux2~4_combout  & (\state_controller|WideOr27~combout  & ((\state_controller|WideOr26~combout ) # (\d0|SR2_MUX|Bus_out[13]~80_combout )))) # (!\d0|register_file|Mux2~4_combout  & 
// (!\state_controller|WideOr27~combout  & (\state_controller|WideOr26~combout )))

	.dataa(\d0|register_file|Mux2~4_combout ),
	.datab(\state_controller|WideOr27~combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|SR2_MUX|Bus_out[13]~80_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[13]~65 .lut_mask = 16'h9890;
defparam \d0|Bus_MUX|Bus_out[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N18
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[13]~76 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[13]~76_combout  = (\d0|Bus_MUX|Bus_out[13]~65_combout ) # ((!\state_controller|WideOr26~combout  & (\d0|ALU_UNIT|Add0~26_combout  & !\state_controller|WideOr27~combout )))

	.dataa(\d0|Bus_MUX|Bus_out[13]~65_combout ),
	.datab(\state_controller|WideOr26~combout ),
	.datac(\d0|ALU_UNIT|Add0~26_combout ),
	.datad(\state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[13]~76_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[13]~76 .lut_mask = 16'hAABA;
defparam \d0|Bus_MUX|Bus_out[13]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N10
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[13] (
// Equation(s):
// \d0|Bus_MUX|Bus_out [13] = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[13]~66_combout  & ((\d0|Bus_MUX|Bus_out[13]~76_combout ))) # (!\d0|Bus_MUX|Bus_out[13]~66_combout  & (\d0|MDR_REGISTER|data [13])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[13]~66_combout ))))

	.dataa(\d0|MDR_REGISTER|data [13]),
	.datab(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datac(\d0|Bus_MUX|Bus_out[13]~66_combout ),
	.datad(\d0|Bus_MUX|Bus_out[13]~76_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out [13]),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[13] .lut_mask = 16'hF838;
defparam \d0|Bus_MUX|Bus_out[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N12
cycloneive_lcell_comb \d0|MAR_REGISTER|data~3 (
// Equation(s):
// \d0|MAR_REGISTER|data~3_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out [13])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [13]),
	.cin(gnd),
	.combout(\d0|MAR_REGISTER|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MAR_REGISTER|data~3 .lut_mask = 16'hCC00;
defparam \d0|MAR_REGISTER|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y14_N13
dffeas \d0|IR_REGISTER|data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MAR_REGISTER|data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[13] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N18
cycloneive_lcell_comb \state_controller|Decoder0~4 (
// Equation(s):
// \state_controller|Decoder0~4_combout  = (\d0|IR_REGISTER|data [14] & (!\d0|IR_REGISTER|data [13] & (!\d0|IR_REGISTER|data [15] & !\d0|IR_REGISTER|data [12])))

	.dataa(\d0|IR_REGISTER|data [14]),
	.datab(\d0|IR_REGISTER|data [13]),
	.datac(\d0|IR_REGISTER|data [15]),
	.datad(\d0|IR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~4 .lut_mask = 16'h0002;
defparam \state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N22
cycloneive_lcell_comb \state_controller|State~52 (
// Equation(s):
// \state_controller|State~52_combout  = (\state_controller|State.S_32~q  & (\Reset~input_o  & \state_controller|Decoder0~4_combout ))

	.dataa(gnd),
	.datab(\state_controller|State.S_32~q ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~52 .lut_mask = 16'hC000;
defparam \state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y17_N23
dffeas \state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_04 .is_wysiwyg = "true";
defparam \state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N14
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[2]~21 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[2]~21_combout  = (\state_controller|State.S_04~q ) # ((\state_controller|State.S_07~q ) # ((\state_controller|State.S_06~q ) # (\state_controller|State.S_18~q )))

	.dataa(\state_controller|State.S_04~q ),
	.datab(\state_controller|State.S_07~q ),
	.datac(\state_controller|State.S_06~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[2]~21 .lut_mask = 16'hFFFE;
defparam \d0|Bus_MUX|Bus_out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N16
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[2]~20 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[2]~20_combout  = (!\state_controller|State.S_05~q  & (!\state_controller|State.S_09~q  & !\state_controller|State.S_01~q ))

	.dataa(gnd),
	.datab(\state_controller|State.S_05~q ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\state_controller|State.S_01~q ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[2]~20 .lut_mask = 16'h0003;
defparam \d0|Bus_MUX|Bus_out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N10
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[2]~22 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[2]~22_combout  = (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((\d0|Bus_MUX|Bus_out[2]~19_combout ) # (!\d0|Bus_MUX|Bus_out[2]~20_combout )) # (!\state_controller|WideOr26~0_combout )))

	.dataa(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datab(\state_controller|WideOr26~0_combout ),
	.datac(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datad(\d0|Bus_MUX|Bus_out[2]~20_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[2]~22 .lut_mask = 16'h5155;
defparam \d0|Bus_MUX|Bus_out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N13
dffeas \tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N12
cycloneive_lcell_comb \d0|MDR_REGISTER|data~31 (
// Equation(s):
// \d0|MDR_REGISTER|data~31_combout  = (\d0|MDR_REGISTER|data~20_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[14]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [14])))))

	.dataa(\d0|MDR_REGISTER|data~20_combout ),
	.datab(\S[14]~input_o ),
	.datac(\tr0|Data_read_buffer [14]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~31_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~31 .lut_mask = 16'h88A0;
defparam \d0|MDR_REGISTER|data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N8
cycloneive_lcell_comb \d0|MDR_REGISTER|data~32 (
// Equation(s):
// \d0|MDR_REGISTER|data~32_combout  = (\d0|MDR_REGISTER|data~31_combout ) # ((\Reset~input_o  & (!\state_controller|WideOr23~combout  & \d0|Bus_MUX|Bus_out [14])))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\d0|MDR_REGISTER|data~31_combout ),
	.datad(\d0|Bus_MUX|Bus_out [14]),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~32_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~32 .lut_mask = 16'hF2F0;
defparam \d0|MDR_REGISTER|data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y13_N9
dffeas \d0|MDR_REGISTER|data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[14] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N26
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[14]~68 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[14]~68_combout  = (\d0|Bus_MUX|Bus_out[2]~19_combout  & (((\d0|Bus_MUX|Bus_out[2]~21_combout  & \d0|ADDR_MUX_ADDER|Add0~28_combout )))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|PC_REGISTER|data [14]) # 
// ((!\d0|Bus_MUX|Bus_out[2]~21_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.datab(\d0|PC_REGISTER|data [14]),
	.datac(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datad(\d0|ADDR_MUX_ADDER|Add0~28_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[14]~68_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[14]~68 .lut_mask = 16'hE545;
defparam \d0|Bus_MUX|Bus_out[14]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N4
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[14]~67 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[14]~67_combout  = (\state_controller|WideOr27~combout  & (\d0|register_file|Mux1~4_combout  & ((\state_controller|WideOr26~combout ) # (\d0|SR2_MUX|Bus_out[14]~86_combout )))) # (!\state_controller|WideOr27~combout  & 
// (!\d0|register_file|Mux1~4_combout  & (\state_controller|WideOr26~combout )))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\d0|register_file|Mux1~4_combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|SR2_MUX|Bus_out[14]~86_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[14]~67_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[14]~67 .lut_mask = 16'h9890;
defparam \d0|Bus_MUX|Bus_out[14]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N6
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[14]~77 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[14]~77_combout  = (\d0|Bus_MUX|Bus_out[14]~67_combout ) # ((!\state_controller|WideOr27~combout  & (!\state_controller|WideOr26~combout  & \d0|ALU_UNIT|Add0~28_combout )))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\d0|Bus_MUX|Bus_out[14]~67_combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|ALU_UNIT|Add0~28_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[14]~77 .lut_mask = 16'hCDCC;
defparam \d0|Bus_MUX|Bus_out[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N28
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[14] (
// Equation(s):
// \d0|Bus_MUX|Bus_out [14] = (\d0|Bus_MUX|Bus_out[2]~22_combout  & ((\d0|Bus_MUX|Bus_out[14]~68_combout  & ((\d0|Bus_MUX|Bus_out[14]~77_combout ))) # (!\d0|Bus_MUX|Bus_out[14]~68_combout  & (\d0|MDR_REGISTER|data [14])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~22_combout  & (((\d0|Bus_MUX|Bus_out[14]~68_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datab(\d0|MDR_REGISTER|data [14]),
	.datac(\d0|Bus_MUX|Bus_out[14]~68_combout ),
	.datad(\d0|Bus_MUX|Bus_out[14]~77_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out [14]),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[14] .lut_mask = 16'hF858;
defparam \d0|Bus_MUX|Bus_out[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N30
cycloneive_lcell_comb \d0|MAR_REGISTER|data~4 (
// Equation(s):
// \d0|MAR_REGISTER|data~4_combout  = (\Reset~input_o  & \d0|Bus_MUX|Bus_out [14])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [14]),
	.cin(gnd),
	.combout(\d0|MAR_REGISTER|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MAR_REGISTER|data~4 .lut_mask = 16'hCC00;
defparam \d0|MAR_REGISTER|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y16_N31
dffeas \d0|IR_REGISTER|data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MAR_REGISTER|data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|IR_REGISTER|data[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|IR_REGISTER|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|IR_REGISTER|data[14] .is_wysiwyg = "true";
defparam \d0|IR_REGISTER|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N2
cycloneive_lcell_comb \state_controller|Decoder0~1 (
// Equation(s):
// \state_controller|Decoder0~1_combout  = (\d0|IR_REGISTER|data [14] & (!\d0|IR_REGISTER|data [13] & (!\d0|IR_REGISTER|data [15] & \d0|IR_REGISTER|data [12])))

	.dataa(\d0|IR_REGISTER|data [14]),
	.datab(\d0|IR_REGISTER|data [13]),
	.datac(\d0|IR_REGISTER|data [15]),
	.datad(\d0|IR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~1 .lut_mask = 16'h0200;
defparam \state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N4
cycloneive_lcell_comb \state_controller|State~46 (
// Equation(s):
// \state_controller|State~46_combout  = (\Reset~input_o  & (\state_controller|Decoder0~1_combout  & \state_controller|State.S_32~q ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\state_controller|Decoder0~1_combout ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~46 .lut_mask = 16'hC000;
defparam \state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y17_N5
dffeas \state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_05 .is_wysiwyg = "true";
defparam \state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N30
cycloneive_lcell_comb \state_controller|WideOr29~0 (
// Equation(s):
// \state_controller|WideOr29~0_combout  = (!\state_controller|State.S_05~q  & (!\state_controller|State.S_01~q  & (!\state_controller|State.S_09~q  & !\state_controller|State.S_27~q )))

	.dataa(\state_controller|State.S_05~q ),
	.datab(\state_controller|State.S_01~q ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr29~0 .lut_mask = 16'h0001;
defparam \state_controller|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N14
cycloneive_lcell_comb \state_controller|State~60 (
// Equation(s):
// \state_controller|State~60_combout  = (\Reset~input_o  & ((\state_controller|State.Halted~q ) # (!\Run~input_o )))

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(\state_controller|State.Halted~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~60_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~60 .lut_mask = 16'hF500;
defparam \state_controller|State~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N15
dffeas \state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.Halted .is_wysiwyg = "true";
defparam \state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N16
cycloneive_lcell_comb \state_controller|Selector0~1 (
// Equation(s):
// \state_controller|Selector0~1_combout  = (!\state_controller|State.Halted~q  & !\Run~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.Halted~q ),
	.datac(\Run~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector0~1 .lut_mask = 16'h0303;
defparam \state_controller|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N12
cycloneive_lcell_comb \state_controller|WideOr0~0 (
// Equation(s):
// \state_controller|WideOr0~0_combout  = (\d0|IR_REGISTER|data [14] & (\d0|IR_REGISTER|data [13] & (\d0|IR_REGISTER|data [15]))) # (!\d0|IR_REGISTER|data [14] & ((\d0|IR_REGISTER|data [13]) # ((\d0|IR_REGISTER|data [15] & !\d0|IR_REGISTER|data [12]))))

	.dataa(\d0|IR_REGISTER|data [14]),
	.datab(\d0|IR_REGISTER|data [13]),
	.datac(\d0|IR_REGISTER|data [15]),
	.datad(\d0|IR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr0~0 .lut_mask = 16'hC4D4;
defparam \state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N10
cycloneive_lcell_comb \state_controller|Decoder0~7 (
// Equation(s):
// \state_controller|Decoder0~7_combout  = (!\d0|IR_REGISTER|data [14] & (!\d0|IR_REGISTER|data [13] & (!\d0|IR_REGISTER|data [15] & !\d0|IR_REGISTER|data [12])))

	.dataa(\d0|IR_REGISTER|data [14]),
	.datab(\d0|IR_REGISTER|data [13]),
	.datac(\d0|IR_REGISTER|data [15]),
	.datad(\d0|IR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~7 .lut_mask = 16'h0001;
defparam \state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N26
cycloneive_lcell_comb \state_controller|State~59 (
// Equation(s):
// \state_controller|State~59_combout  = (\Reset~input_o  & (\state_controller|State.S_32~q  & \state_controller|Decoder0~7_combout ))

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\state_controller|State.S_32~q ),
	.datad(\state_controller|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\state_controller|State~59_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~59 .lut_mask = 16'hA000;
defparam \state_controller|State~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N27
dffeas \state_controller|State.S_0 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_0 .is_wysiwyg = "true";
defparam \state_controller|State.S_0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X88_Y17_N16
cycloneive_lcell_comb \state_controller|Decoder0~8 (
// Equation(s):
// \state_controller|Decoder0~8_combout  = (\d0|IR_REGISTER|data [14] & (!\d0|IR_REGISTER|data [13] & (\d0|IR_REGISTER|data [15] & \d0|IR_REGISTER|data [12])))

	.dataa(\d0|IR_REGISTER|data [14]),
	.datab(\d0|IR_REGISTER|data [13]),
	.datac(\d0|IR_REGISTER|data [15]),
	.datad(\d0|IR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~8 .lut_mask = 16'h2000;
defparam \state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N18
cycloneive_lcell_comb \state_controller|Selector8~0 (
// Equation(s):
// \state_controller|Selector8~0_combout  = (\state_controller|State.S_32~q  & ((\state_controller|Decoder0~8_combout ) # ((\Continue~input_o  & \state_controller|State.S_PauseIR1~q )))) # (!\state_controller|State.S_32~q  & (\Continue~input_o  & 
// (\state_controller|State.S_PauseIR1~q )))

	.dataa(\state_controller|State.S_32~q ),
	.datab(\Continue~input_o ),
	.datac(\state_controller|State.S_PauseIR1~q ),
	.datad(\state_controller|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector8~0 .lut_mask = 16'hEAC0;
defparam \state_controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N19
dffeas \state_controller|State.S_PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_PauseIR1 .is_wysiwyg = "true";
defparam \state_controller|State.S_PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N20
cycloneive_lcell_comb \state_controller|State~58 (
// Equation(s):
// \state_controller|State~58_combout  = (\Reset~input_o  & (!\Continue~input_o  & ((\state_controller|State.S_PauseIR2~q ) # (\state_controller|State.S_PauseIR1~q ))))

	.dataa(\Reset~input_o ),
	.datab(\Continue~input_o ),
	.datac(\state_controller|State.S_PauseIR2~q ),
	.datad(\state_controller|State.S_PauseIR1~q ),
	.cin(gnd),
	.combout(\state_controller|State~58_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~58 .lut_mask = 16'h2220;
defparam \state_controller|State~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N21
dffeas \state_controller|State.S_PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_PauseIR2 .is_wysiwyg = "true";
defparam \state_controller|State.S_PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N12
cycloneive_lcell_comb \state_controller|Selector0~0 (
// Equation(s):
// \state_controller|Selector0~0_combout  = (\state_controller|State.S_0~q  & (((\Continue~input_o  & \state_controller|State.S_PauseIR2~q )) # (!\d0|BEN_REGISTER|data [0]))) # (!\state_controller|State.S_0~q  & (\Continue~input_o  & 
// ((\state_controller|State.S_PauseIR2~q ))))

	.dataa(\state_controller|State.S_0~q ),
	.datab(\Continue~input_o ),
	.datac(\d0|BEN_REGISTER|data [0]),
	.datad(\state_controller|State.S_PauseIR2~q ),
	.cin(gnd),
	.combout(\state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector0~0 .lut_mask = 16'hCE0A;
defparam \state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N2
cycloneive_lcell_comb \state_controller|Selector0~2 (
// Equation(s):
// \state_controller|Selector0~2_combout  = (\state_controller|Selector0~1_combout ) # ((\state_controller|Selector0~0_combout ) # ((\state_controller|State.S_32~q  & \state_controller|WideOr0~0_combout )))

	.dataa(\state_controller|State.S_32~q ),
	.datab(\state_controller|Selector0~1_combout ),
	.datac(\state_controller|WideOr0~0_combout ),
	.datad(\state_controller|Selector0~0_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector0~2 .lut_mask = 16'hFFEC;
defparam \state_controller|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N20
cycloneive_lcell_comb \state_controller|Selector0~3 (
// Equation(s):
// \state_controller|Selector0~3_combout  = ((\d0|PC_REGISTER|data[4]~18_combout ) # ((\state_controller|State.S_16_2~q ) # (\state_controller|Selector0~2_combout ))) # (!\state_controller|WideOr29~0_combout )

	.dataa(\state_controller|WideOr29~0_combout ),
	.datab(\d0|PC_REGISTER|data[4]~18_combout ),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\state_controller|Selector0~2_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector0~3 .lut_mask = 16'hFFFD;
defparam \state_controller|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N21
dffeas \state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_18 .is_wysiwyg = "true";
defparam \state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N0
cycloneive_lcell_comb \state_controller|State~39 (
// Equation(s):
// \state_controller|State~39_combout  = (\state_controller|State.S_18~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.S_18~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~39 .lut_mask = 16'hCC00;
defparam \state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N1
dffeas \state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N16
cycloneive_lcell_comb \state_controller|State~37 (
// Equation(s):
// \state_controller|State~37_combout  = (\Reset~input_o  & \state_controller|State.S_33_1~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state_controller|State.S_33_1~q ),
	.cin(gnd),
	.combout(\state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~37 .lut_mask = 16'hCC00;
defparam \state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N17
dffeas \state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N6
cycloneive_lcell_comb \state_controller|State~51 (
// Equation(s):
// \state_controller|State~51_combout  = (\state_controller|State.S_33_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~51 .lut_mask = 16'hF000;
defparam \state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N7
dffeas \state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_35 .is_wysiwyg = "true";
defparam \state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N30
cycloneive_lcell_comb \state_controller|State~57 (
// Equation(s):
// \state_controller|State~57_combout  = (\Reset~input_o  & \state_controller|State.S_35~q )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\state_controller|State~57_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~57 .lut_mask = 16'hAA00;
defparam \state_controller|State~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N31
dffeas \state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_32 .is_wysiwyg = "true";
defparam \state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N26
cycloneive_lcell_comb \d0|set_cc|Equal0~0 (
// Equation(s):
// \d0|set_cc|Equal0~0_combout  = (!\d0|Bus_MUX|Bus_out [0] & (!\d0|Bus_MUX|Bus_out [1] & (!\d0|Bus_MUX|Bus_out [2] & !\d0|Bus_MUX|Bus_out[5]~40_combout )))

	.dataa(\d0|Bus_MUX|Bus_out [0]),
	.datab(\d0|Bus_MUX|Bus_out [1]),
	.datac(\d0|Bus_MUX|Bus_out [2]),
	.datad(\d0|Bus_MUX|Bus_out[5]~40_combout ),
	.cin(gnd),
	.combout(\d0|set_cc|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|Equal0~0 .lut_mask = 16'h0001;
defparam \d0|set_cc|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N20
cycloneive_lcell_comb \d0|set_cc|P~0 (
// Equation(s):
// \d0|set_cc|P~0_combout  = (\d0|Bus_MUX|Bus_out[4]~36_combout ) # ((\d0|Bus_MUX|Bus_out[3]~33_combout ) # (\d0|Bus_MUX|Bus_out [14]))

	.dataa(gnd),
	.datab(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.datac(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.datad(\d0|Bus_MUX|Bus_out [14]),
	.cin(gnd),
	.combout(\d0|set_cc|P~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|P~0 .lut_mask = 16'hFFFC;
defparam \d0|set_cc|P~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N8
cycloneive_lcell_comb \d0|set_cc|Equal0~1 (
// Equation(s):
// \d0|set_cc|Equal0~1_combout  = (!\d0|Bus_MUX|Bus_out[8]~51_combout  & (!\d0|Bus_MUX|Bus_out[7]~47_combout  & (!\d0|Bus_MUX|Bus_out [6] & !\d0|Bus_MUX|Bus_out[9]~55_combout )))

	.dataa(\d0|Bus_MUX|Bus_out[8]~51_combout ),
	.datab(\d0|Bus_MUX|Bus_out[7]~47_combout ),
	.datac(\d0|Bus_MUX|Bus_out [6]),
	.datad(\d0|Bus_MUX|Bus_out[9]~55_combout ),
	.cin(gnd),
	.combout(\d0|set_cc|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|Equal0~1 .lut_mask = 16'h0001;
defparam \d0|set_cc|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N2
cycloneive_lcell_comb \d0|set_cc|Equal0~2 (
// Equation(s):
// \d0|set_cc|Equal0~2_combout  = (!\d0|Bus_MUX|Bus_out [12] & (!\d0|Bus_MUX|Bus_out [11] & (!\d0|Bus_MUX|Bus_out [13] & !\d0|Bus_MUX|Bus_out[10]~59_combout )))

	.dataa(\d0|Bus_MUX|Bus_out [12]),
	.datab(\d0|Bus_MUX|Bus_out [11]),
	.datac(\d0|Bus_MUX|Bus_out [13]),
	.datad(\d0|Bus_MUX|Bus_out[10]~59_combout ),
	.cin(gnd),
	.combout(\d0|set_cc|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|Equal0~2 .lut_mask = 16'h0001;
defparam \d0|set_cc|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N10
cycloneive_lcell_comb \d0|set_cc|P~1 (
// Equation(s):
// \d0|set_cc|P~1_combout  = (\d0|set_cc|Equal0~0_combout  & (!\d0|set_cc|P~0_combout  & (\d0|set_cc|Equal0~1_combout  & \d0|set_cc|Equal0~2_combout )))

	.dataa(\d0|set_cc|Equal0~0_combout ),
	.datab(\d0|set_cc|P~0_combout ),
	.datac(\d0|set_cc|Equal0~1_combout ),
	.datad(\d0|set_cc|Equal0~2_combout ),
	.cin(gnd),
	.combout(\d0|set_cc|P~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|P~1 .lut_mask = 16'h2000;
defparam \d0|set_cc|P~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N22
cycloneive_lcell_comb \d0|set_cc|P~2 (
// Equation(s):
// \d0|set_cc|P~2_combout  = (!\d0|Bus_MUX|Bus_out [15] & (!\d0|set_cc|P~1_combout  & ((\state_controller|State.S_27~q ) # (!\d0|Bus_MUX|Bus_out[2]~20_combout ))))

	.dataa(\d0|Bus_MUX|Bus_out[2]~20_combout ),
	.datab(\d0|Bus_MUX|Bus_out [15]),
	.datac(\state_controller|State.S_27~q ),
	.datad(\d0|set_cc|P~1_combout ),
	.cin(gnd),
	.combout(\d0|set_cc|P~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|P~2 .lut_mask = 16'h0031;
defparam \d0|set_cc|P~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N26
cycloneive_lcell_comb \d0|set_cc|N~0 (
// Equation(s):
// \d0|set_cc|N~0_combout  = (!\state_controller|WideOr29~0_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\state_controller|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\d0|set_cc|N~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|N~0 .lut_mask = 16'h33FF;
defparam \d0|set_cc|N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y15_N23
dffeas \d0|set_cc|P (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|set_cc|P~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|set_cc|N~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|set_cc|P~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|set_cc|P .is_wysiwyg = "true";
defparam \d0|set_cc|P .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N28
cycloneive_lcell_comb \d0|BEN_REGISTER|data~0 (
// Equation(s):
// \d0|BEN_REGISTER|data~0_combout  = (\d0|set_cc|P~q  & \d0|IR_REGISTER|data [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|set_cc|P~q ),
	.datad(\d0|IR_REGISTER|data [9]),
	.cin(gnd),
	.combout(\d0|BEN_REGISTER|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BEN_REGISTER|data~0 .lut_mask = 16'hF000;
defparam \d0|BEN_REGISTER|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N24
cycloneive_lcell_comb \d0|set_cc|N~1 (
// Equation(s):
// \d0|set_cc|N~1_combout  = (!\state_controller|WideOr29~0_combout  & \d0|Bus_MUX|Bus_out [15])

	.dataa(\state_controller|WideOr29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|Bus_MUX|Bus_out [15]),
	.cin(gnd),
	.combout(\d0|set_cc|N~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|N~1 .lut_mask = 16'h5500;
defparam \d0|set_cc|N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N25
dffeas \d0|set_cc|N (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|set_cc|N~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|set_cc|N~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|set_cc|N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|set_cc|N .is_wysiwyg = "true";
defparam \d0|set_cc|N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N4
cycloneive_lcell_comb \d0|set_cc|Z~0 (
// Equation(s):
// \d0|set_cc|Z~0_combout  = (\d0|Bus_MUX|Bus_out[3]~33_combout ) # ((\d0|Bus_MUX|Bus_out [15]) # ((\d0|Bus_MUX|Bus_out[4]~36_combout ) # (\d0|Bus_MUX|Bus_out [14])))

	.dataa(\d0|Bus_MUX|Bus_out[3]~33_combout ),
	.datab(\d0|Bus_MUX|Bus_out [15]),
	.datac(\d0|Bus_MUX|Bus_out[4]~36_combout ),
	.datad(\d0|Bus_MUX|Bus_out [14]),
	.cin(gnd),
	.combout(\d0|set_cc|Z~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|Z~0 .lut_mask = 16'hFFFE;
defparam \d0|set_cc|Z~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N18
cycloneive_lcell_comb \d0|set_cc|Z~1 (
// Equation(s):
// \d0|set_cc|Z~1_combout  = (\d0|set_cc|Equal0~0_combout  & (\d0|set_cc|Equal0~1_combout  & (!\d0|set_cc|Z~0_combout  & \d0|set_cc|Equal0~2_combout )))

	.dataa(\d0|set_cc|Equal0~0_combout ),
	.datab(\d0|set_cc|Equal0~1_combout ),
	.datac(\d0|set_cc|Z~0_combout ),
	.datad(\d0|set_cc|Equal0~2_combout ),
	.cin(gnd),
	.combout(\d0|set_cc|Z~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|Z~1 .lut_mask = 16'h0800;
defparam \d0|set_cc|Z~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N28
cycloneive_lcell_comb \d0|set_cc|Z~2 (
// Equation(s):
// \d0|set_cc|Z~2_combout  = (\state_controller|WideOr29~0_combout  & (\Reset~input_o  & (\d0|set_cc|Z~q ))) # (!\state_controller|WideOr29~0_combout  & (((\d0|set_cc|Z~1_combout ))))

	.dataa(\state_controller|WideOr29~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\d0|set_cc|Z~q ),
	.datad(\d0|set_cc|Z~1_combout ),
	.cin(gnd),
	.combout(\d0|set_cc|Z~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|set_cc|Z~2 .lut_mask = 16'hD580;
defparam \d0|set_cc|Z~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y15_N29
dffeas \d0|set_cc|Z (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|set_cc|Z~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|set_cc|Z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d0|set_cc|Z .is_wysiwyg = "true";
defparam \d0|set_cc|Z .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y17_N26
cycloneive_lcell_comb \d0|BEN_REGISTER|data~1 (
// Equation(s):
// \d0|BEN_REGISTER|data~1_combout  = (\d0|IR_REGISTER|data [10] & ((\d0|set_cc|Z~q ) # ((\d0|set_cc|N~q  & \d0|IR_REGISTER|data [11])))) # (!\d0|IR_REGISTER|data [10] & (\d0|set_cc|N~q  & (\d0|IR_REGISTER|data [11])))

	.dataa(\d0|IR_REGISTER|data [10]),
	.datab(\d0|set_cc|N~q ),
	.datac(\d0|IR_REGISTER|data [11]),
	.datad(\d0|set_cc|Z~q ),
	.cin(gnd),
	.combout(\d0|BEN_REGISTER|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BEN_REGISTER|data~1 .lut_mask = 16'hEAC0;
defparam \d0|BEN_REGISTER|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N4
cycloneive_lcell_comb \d0|BEN_REGISTER|data~2 (
// Equation(s):
// \d0|BEN_REGISTER|data~2_combout  = (\state_controller|State.S_32~q  & ((\d0|BEN_REGISTER|data~0_combout ) # ((\d0|BEN_REGISTER|data~1_combout )))) # (!\state_controller|State.S_32~q  & (((\d0|BEN_REGISTER|data [0]))))

	.dataa(\state_controller|State.S_32~q ),
	.datab(\d0|BEN_REGISTER|data~0_combout ),
	.datac(\d0|BEN_REGISTER|data [0]),
	.datad(\d0|BEN_REGISTER|data~1_combout ),
	.cin(gnd),
	.combout(\d0|BEN_REGISTER|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|BEN_REGISTER|data~2 .lut_mask = 16'hFAD8;
defparam \d0|BEN_REGISTER|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N5
dffeas \d0|BEN_REGISTER|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|BEN_REGISTER|data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|BEN_REGISTER|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|BEN_REGISTER|data[0] .is_wysiwyg = "true";
defparam \d0|BEN_REGISTER|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N0
cycloneive_lcell_comb \state_controller|State~56 (
// Equation(s):
// \state_controller|State~56_combout  = (\Reset~input_o  & (\d0|BEN_REGISTER|data [0] & \state_controller|State.S_0~q ))

	.dataa(\Reset~input_o ),
	.datab(\d0|BEN_REGISTER|data [0]),
	.datac(\state_controller|State.S_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~56_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~56 .lut_mask = 16'h8080;
defparam \state_controller|State~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y17_N31
dffeas \state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_controller|State~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_22 .is_wysiwyg = "true";
defparam \state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y17_N24
cycloneive_lcell_comb \d0|ADDR2_MUX|Bus_out[0]~0 (
// Equation(s):
// \d0|ADDR2_MUX|Bus_out[0]~0_combout  = (\d0|IR_REGISTER|data [0] & ((\state_controller|State.S_22~q ) # ((\state_controller|State.S_21~q ) # (!\d0|MAR_REGISTER|data[12]~0_combout ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\d0|IR_REGISTER|data [0]),
	.datac(\d0|MAR_REGISTER|data[12]~0_combout ),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\d0|ADDR2_MUX|Bus_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|ADDR2_MUX|Bus_out[0]~0 .lut_mask = 16'hCC8C;
defparam \d0|ADDR2_MUX|Bus_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N1
dffeas \d0|PC_REGISTER|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|PC_REGISTER|data[0]~16_combout ),
	.asdata(\d0|ADDR_MUX_ADDER|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\d0|PC_REGISTER|data[4]~18_combout ),
	.ena(\d0|PC_REGISTER|data[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|PC_REGISTER|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|PC_REGISTER|data[0] .is_wysiwyg = "true";
defparam \d0|PC_REGISTER|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N2
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[0]~23 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[0]~23_combout  = (\d0|Bus_MUX|Bus_out[2]~21_combout  & ((\d0|Bus_MUX|Bus_out[2]~19_combout  & ((\d0|ADDR_MUX_ADDER|Add0~0_combout ))) # (!\d0|Bus_MUX|Bus_out[2]~19_combout  & (\d0|PC_REGISTER|data [0])))) # 
// (!\d0|Bus_MUX|Bus_out[2]~21_combout  & (((!\d0|Bus_MUX|Bus_out[2]~19_combout ))))

	.dataa(\d0|PC_REGISTER|data [0]),
	.datab(\d0|Bus_MUX|Bus_out[2]~21_combout ),
	.datac(\d0|ADDR_MUX_ADDER|Add0~0_combout ),
	.datad(\d0|Bus_MUX|Bus_out[2]~19_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[0]~23 .lut_mask = 16'hC0BB;
defparam \d0|Bus_MUX|Bus_out[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y16_N14
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[0]~17 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[0]~17_combout  = (\state_controller|WideOr27~combout  & ((\d0|SR1_MUX|Bus_out[2]~2_combout  & ((\d0|register_file|Mux15~1_combout ))) # (!\d0|SR1_MUX|Bus_out[2]~2_combout  & (\d0|register_file|Mux15~3_combout ))))

	.dataa(\d0|register_file|Mux15~3_combout ),
	.datab(\d0|SR1_MUX|Bus_out[2]~2_combout ),
	.datac(\d0|register_file|Mux15~1_combout ),
	.datad(\state_controller|WideOr27~combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[0]~17 .lut_mask = 16'hE200;
defparam \d0|Bus_MUX|Bus_out[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N18
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[0]~16 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[0]~16_combout  = (!\state_controller|WideOr27~combout  & ((\state_controller|WideOr26~combout  & (!\d0|register_file|Mux15~4_combout )) # (!\state_controller|WideOr26~combout  & ((\d0|ALU_UNIT|Add0~0_combout )))))

	.dataa(\state_controller|WideOr27~combout ),
	.datab(\d0|register_file|Mux15~4_combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|ALU_UNIT|Add0~0_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[0]~16 .lut_mask = 16'h1510;
defparam \d0|Bus_MUX|Bus_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N20
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[0]~18 (
// Equation(s):
// \d0|Bus_MUX|Bus_out[0]~18_combout  = (\d0|Bus_MUX|Bus_out[0]~16_combout ) # ((\d0|Bus_MUX|Bus_out[0]~17_combout  & ((\d0|SR2_MUX|Bus_out[0]~4_combout ) # (\state_controller|WideOr26~combout ))))

	.dataa(\d0|SR2_MUX|Bus_out[0]~4_combout ),
	.datab(\d0|Bus_MUX|Bus_out[0]~17_combout ),
	.datac(\state_controller|WideOr26~combout ),
	.datad(\d0|Bus_MUX|Bus_out[0]~16_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[0]~18 .lut_mask = 16'hFFC8;
defparam \d0|Bus_MUX|Bus_out[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y16_N0
cycloneive_lcell_comb \d0|Bus_MUX|Bus_out[0] (
// Equation(s):
// \d0|Bus_MUX|Bus_out [0] = (\d0|Bus_MUX|Bus_out[0]~23_combout  & (((\d0|Bus_MUX|Bus_out[0]~18_combout ) # (!\d0|Bus_MUX|Bus_out[2]~22_combout )))) # (!\d0|Bus_MUX|Bus_out[0]~23_combout  & (\d0|MDR_REGISTER|data [0] & (\d0|Bus_MUX|Bus_out[2]~22_combout )))

	.dataa(\d0|MDR_REGISTER|data [0]),
	.datab(\d0|Bus_MUX|Bus_out[0]~23_combout ),
	.datac(\d0|Bus_MUX|Bus_out[2]~22_combout ),
	.datad(\d0|Bus_MUX|Bus_out[0]~18_combout ),
	.cin(gnd),
	.combout(\d0|Bus_MUX|Bus_out [0]),
	.cout());
// synopsys translate_off
defparam \d0|Bus_MUX|Bus_out[0] .lut_mask = 16'hEC2C;
defparam \d0|Bus_MUX|Bus_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y13_N3
dffeas \tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N2
cycloneive_lcell_comb \d0|MDR_REGISTER|data~1 (
// Equation(s):
// \d0|MDR_REGISTER|data~1_combout  = (\d0|MDR_REGISTER|data~0_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[0]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|Data_read_buffer [0])))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\S[0]~input_o ),
	.datac(\tr0|Data_read_buffer [0]),
	.datad(\d0|MDR_REGISTER|data~0_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~1 .lut_mask = 16'hD800;
defparam \d0|MDR_REGISTER|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N2
cycloneive_lcell_comb \d0|MDR_REGISTER|data~2 (
// Equation(s):
// \d0|MDR_REGISTER|data~2_combout  = (\Reset~input_o  & ((\d0|MDR_REGISTER|data~1_combout ) # ((\d0|Bus_MUX|Bus_out [0] & !\state_controller|WideOr23~combout ))))

	.dataa(\d0|Bus_MUX|Bus_out [0]),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\Reset~input_o ),
	.datad(\d0|MDR_REGISTER|data~1_combout ),
	.cin(gnd),
	.combout(\d0|MDR_REGISTER|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \d0|MDR_REGISTER|data~2 .lut_mask = 16'hF020;
defparam \d0|MDR_REGISTER|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y13_N3
dffeas \d0|MDR_REGISTER|data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\d0|MDR_REGISTER|data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d0|MDR_REGISTER|data[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d0|MDR_REGISTER|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d0|MDR_REGISTER|data[0] .is_wysiwyg = "true";
defparam \d0|MDR_REGISTER|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N0
cycloneive_lcell_comb \tr0|Data_write_buffer[0]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[0]~feeder_combout  = \d0|MDR_REGISTER|data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[0]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y13_N1
dffeas \tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N2
cycloneive_lcell_comb \tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[1]~feeder_combout  = \d0|MDR_REGISTER|data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N3
dffeas \tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N13
dffeas \tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MDR_REGISTER|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N8
cycloneive_lcell_comb \tr0|Data_write_buffer[3]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[3]~feeder_combout  = \d0|MDR_REGISTER|data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [3]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N9
dffeas \tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y15_N25
dffeas \tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MDR_REGISTER|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y14_N0
cycloneive_lcell_comb \tr0|Data_write_buffer[5]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[5]~feeder_combout  = \d0|MDR_REGISTER|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|MDR_REGISTER|data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[5]~feeder .lut_mask = 16'hF0F0;
defparam \tr0|Data_write_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y14_N1
dffeas \tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y17_N15
dffeas \tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MDR_REGISTER|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y15_N20
cycloneive_lcell_comb \tr0|Data_write_buffer[7]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[7]~feeder_combout  = \d0|MDR_REGISTER|data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [7]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y15_N21
dffeas \tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y17_N10
cycloneive_lcell_comb \tr0|Data_write_buffer[8]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[8]~feeder_combout  = \d0|MDR_REGISTER|data [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [8]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y17_N11
dffeas \tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N26
cycloneive_lcell_comb \tr0|Data_write_buffer[9]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[9]~feeder_combout  = \d0|MDR_REGISTER|data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [9]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N27
dffeas \tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N21
dffeas \tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\d0|MDR_REGISTER|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y16_N24
cycloneive_lcell_comb \tr0|Data_write_buffer[11]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[11]~feeder_combout  = \d0|MDR_REGISTER|data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [11]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y16_N25
dffeas \tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y13_N18
cycloneive_lcell_comb \tr0|Data_write_buffer[12]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[12]~feeder_combout  = \d0|MDR_REGISTER|data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|MDR_REGISTER|data [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[12]~feeder .lut_mask = 16'hF0F0;
defparam \tr0|Data_write_buffer[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y13_N19
dffeas \tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N28
cycloneive_lcell_comb \tr0|Data_write_buffer[13]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[13]~feeder_combout  = \d0|MDR_REGISTER|data [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [13]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[13]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N29
dffeas \tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y13_N4
cycloneive_lcell_comb \tr0|Data_write_buffer[14]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[14]~feeder_combout  = \d0|MDR_REGISTER|data [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|MDR_REGISTER|data [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[14]~feeder .lut_mask = 16'hF0F0;
defparam \tr0|Data_write_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y13_N5
dffeas \tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y13_N24
cycloneive_lcell_comb \tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \tr0|Data_write_buffer[15]~feeder_combout  = \d0|MDR_REGISTER|data [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [15]),
	.cin(gnd),
	.combout(\tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y13_N25
dffeas \tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N10
cycloneive_lcell_comb \memory_subsystem|hex_data~2 (
// Equation(s):
// \memory_subsystem|hex_data~2_combout  = (\Reset~input_o  & \d0|MDR_REGISTER|data [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\d0|MDR_REGISTER|data [1]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~2 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N18
cycloneive_lcell_comb \memory_subsystem|hex_data[3]~1 (
// Equation(s):
// \memory_subsystem|hex_data[3]~1_combout  = ((!\state_controller|WideOr25~0_combout  & \memory_subsystem|Equal0~4_combout )) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\state_controller|WideOr25~0_combout ),
	.datac(gnd),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data[3]~1 .lut_mask = 16'h7755;
defparam \memory_subsystem|hex_data[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N11
dffeas \memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N18
cycloneive_lcell_comb \memory_subsystem|hex_data~4 (
// Equation(s):
// \memory_subsystem|hex_data~4_combout  = (\Reset~input_o  & \d0|MDR_REGISTER|data [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\d0|MDR_REGISTER|data [3]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~4 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N19
dffeas \memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N4
cycloneive_lcell_comb \memory_subsystem|hex_data~3 (
// Equation(s):
// \memory_subsystem|hex_data~3_combout  = (\d0|MDR_REGISTER|data [2] & \Reset~input_o )

	.dataa(gnd),
	.datab(\d0|MDR_REGISTER|data [2]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~3 .lut_mask = 16'hC0C0;
defparam \memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N5
dffeas \memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N20
cycloneive_lcell_comb \memory_subsystem|hex_data~0 (
// Equation(s):
// \memory_subsystem|hex_data~0_combout  = (\Reset~input_o  & \d0|MDR_REGISTER|data [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\d0|MDR_REGISTER|data [0]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~0 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y32_N21
dffeas \memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N0
cycloneive_lcell_comb \hex_driver0|WideOr6~0 (
// Equation(s):
// \hex_driver0|WideOr6~0_combout  = (\memory_subsystem|hex_data [3] & (\memory_subsystem|hex_data [0] & (\memory_subsystem|hex_data [1] $ (\memory_subsystem|hex_data [2])))) # (!\memory_subsystem|hex_data [3] & (!\memory_subsystem|hex_data [1] & 
// (\memory_subsystem|hex_data [2] $ (\memory_subsystem|hex_data [0]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [3]),
	.datac(\memory_subsystem|hex_data [2]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr6~0 .lut_mask = 16'h4910;
defparam \hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N26
cycloneive_lcell_comb \hex_driver0|WideOr5~0 (
// Equation(s):
// \hex_driver0|WideOr5~0_combout  = (\memory_subsystem|hex_data [1] & ((\memory_subsystem|hex_data [0] & (\memory_subsystem|hex_data [3])) # (!\memory_subsystem|hex_data [0] & ((\memory_subsystem|hex_data [2]))))) # (!\memory_subsystem|hex_data [1] & 
// (\memory_subsystem|hex_data [2] & (\memory_subsystem|hex_data [3] $ (\memory_subsystem|hex_data [0]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [3]),
	.datac(\memory_subsystem|hex_data [2]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr5~0 .lut_mask = 16'h98E0;
defparam \hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N12
cycloneive_lcell_comb \hex_driver0|WideOr4~0 (
// Equation(s):
// \hex_driver0|WideOr4~0_combout  = (\memory_subsystem|hex_data [3] & (\memory_subsystem|hex_data [2] & ((\memory_subsystem|hex_data [1]) # (!\memory_subsystem|hex_data [0])))) # (!\memory_subsystem|hex_data [3] & (\memory_subsystem|hex_data [1] & 
// (!\memory_subsystem|hex_data [2] & !\memory_subsystem|hex_data [0])))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [3]),
	.datac(\memory_subsystem|hex_data [2]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr4~0 .lut_mask = 16'h80C2;
defparam \hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N22
cycloneive_lcell_comb \hex_driver0|WideOr3~0 (
// Equation(s):
// \hex_driver0|WideOr3~0_combout  = (\memory_subsystem|hex_data [1] & ((\memory_subsystem|hex_data [2] & ((\memory_subsystem|hex_data [0]))) # (!\memory_subsystem|hex_data [2] & (\memory_subsystem|hex_data [3] & !\memory_subsystem|hex_data [0])))) # 
// (!\memory_subsystem|hex_data [1] & (!\memory_subsystem|hex_data [3] & (\memory_subsystem|hex_data [2] $ (\memory_subsystem|hex_data [0]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [3]),
	.datac(\memory_subsystem|hex_data [2]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr3~0 .lut_mask = 16'hA118;
defparam \hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N28
cycloneive_lcell_comb \hex_driver0|WideOr2~0 (
// Equation(s):
// \hex_driver0|WideOr2~0_combout  = (\memory_subsystem|hex_data [1] & (!\memory_subsystem|hex_data [3] & ((\memory_subsystem|hex_data [0])))) # (!\memory_subsystem|hex_data [1] & ((\memory_subsystem|hex_data [2] & (!\memory_subsystem|hex_data [3])) # 
// (!\memory_subsystem|hex_data [2] & ((\memory_subsystem|hex_data [0])))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [3]),
	.datac(\memory_subsystem|hex_data [2]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr2~0 .lut_mask = 16'h3710;
defparam \hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N30
cycloneive_lcell_comb \hex_driver0|WideOr1~0 (
// Equation(s):
// \hex_driver0|WideOr1~0_combout  = (\memory_subsystem|hex_data [1] & (!\memory_subsystem|hex_data [3] & ((\memory_subsystem|hex_data [0]) # (!\memory_subsystem|hex_data [2])))) # (!\memory_subsystem|hex_data [1] & (\memory_subsystem|hex_data [0] & 
// (\memory_subsystem|hex_data [3] $ (!\memory_subsystem|hex_data [2]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [3]),
	.datac(\memory_subsystem|hex_data [2]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr1~0 .lut_mask = 16'h6302;
defparam \hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y32_N16
cycloneive_lcell_comb \hex_driver0|WideOr0~0 (
// Equation(s):
// \hex_driver0|WideOr0~0_combout  = (\memory_subsystem|hex_data [0] & ((\memory_subsystem|hex_data [3]) # (\memory_subsystem|hex_data [1] $ (\memory_subsystem|hex_data [2])))) # (!\memory_subsystem|hex_data [0] & ((\memory_subsystem|hex_data [1]) # 
// (\memory_subsystem|hex_data [3] $ (\memory_subsystem|hex_data [2]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [3]),
	.datac(\memory_subsystem|hex_data [2]),
	.datad(\memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver0|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N12
cycloneive_lcell_comb \memory_subsystem|hex_data~7 (
// Equation(s):
// \memory_subsystem|hex_data~7_combout  = (\d0|MDR_REGISTER|data [6] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|MDR_REGISTER|data [6]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~7 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N13
dffeas \memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N18
cycloneive_lcell_comb \memory_subsystem|hex_data~6 (
// Equation(s):
// \memory_subsystem|hex_data~6_combout  = (\d0|MDR_REGISTER|data [5] & \Reset~input_o )

	.dataa(gnd),
	.datab(\d0|MDR_REGISTER|data [5]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~6 .lut_mask = 16'hCC00;
defparam \memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N19
dffeas \memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N30
cycloneive_lcell_comb \memory_subsystem|hex_data~8 (
// Equation(s):
// \memory_subsystem|hex_data~8_combout  = (\d0|MDR_REGISTER|data [7] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|MDR_REGISTER|data [7]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~8 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N31
dffeas \memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N28
cycloneive_lcell_comb \memory_subsystem|hex_data~5 (
// Equation(s):
// \memory_subsystem|hex_data~5_combout  = (\Reset~input_o  & \d0|MDR_REGISTER|data [4])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [4]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~5 .lut_mask = 16'hCC00;
defparam \memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N29
dffeas \memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N24
cycloneive_lcell_comb \hex_driver1|WideOr6~0 (
// Equation(s):
// \hex_driver1|WideOr6~0_combout  = (\memory_subsystem|hex_data [6] & (!\memory_subsystem|hex_data [5] & (\memory_subsystem|hex_data [7] $ (!\memory_subsystem|hex_data [4])))) # (!\memory_subsystem|hex_data [6] & (\memory_subsystem|hex_data [4] & 
// (\memory_subsystem|hex_data [5] $ (!\memory_subsystem|hex_data [7]))))

	.dataa(\memory_subsystem|hex_data [6]),
	.datab(\memory_subsystem|hex_data [5]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr6~0 .lut_mask = 16'h6102;
defparam \hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N2
cycloneive_lcell_comb \hex_driver1|WideOr5~0 (
// Equation(s):
// \hex_driver1|WideOr5~0_combout  = (\memory_subsystem|hex_data [5] & ((\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [7]))) # (!\memory_subsystem|hex_data [4] & (\memory_subsystem|hex_data [6])))) # (!\memory_subsystem|hex_data [5] & 
// (\memory_subsystem|hex_data [6] & (\memory_subsystem|hex_data [7] $ (\memory_subsystem|hex_data [4]))))

	.dataa(\memory_subsystem|hex_data [6]),
	.datab(\memory_subsystem|hex_data [5]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N4
cycloneive_lcell_comb \hex_driver1|WideOr4~0 (
// Equation(s):
// \hex_driver1|WideOr4~0_combout  = (\memory_subsystem|hex_data [6] & (\memory_subsystem|hex_data [7] & ((\memory_subsystem|hex_data [5]) # (!\memory_subsystem|hex_data [4])))) # (!\memory_subsystem|hex_data [6] & (\memory_subsystem|hex_data [5] & 
// (!\memory_subsystem|hex_data [7] & !\memory_subsystem|hex_data [4])))

	.dataa(\memory_subsystem|hex_data [6]),
	.datab(\memory_subsystem|hex_data [5]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N26
cycloneive_lcell_comb \hex_driver1|WideOr3~0 (
// Equation(s):
// \hex_driver1|WideOr3~0_combout  = (\memory_subsystem|hex_data [5] & ((\memory_subsystem|hex_data [6] & ((\memory_subsystem|hex_data [4]))) # (!\memory_subsystem|hex_data [6] & (\memory_subsystem|hex_data [7] & !\memory_subsystem|hex_data [4])))) # 
// (!\memory_subsystem|hex_data [5] & (!\memory_subsystem|hex_data [7] & (\memory_subsystem|hex_data [6] $ (\memory_subsystem|hex_data [4]))))

	.dataa(\memory_subsystem|hex_data [6]),
	.datab(\memory_subsystem|hex_data [5]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr3~0 .lut_mask = 16'h8942;
defparam \hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N20
cycloneive_lcell_comb \hex_driver1|WideOr2~0 (
// Equation(s):
// \hex_driver1|WideOr2~0_combout  = (\memory_subsystem|hex_data [5] & (((!\memory_subsystem|hex_data [7] & \memory_subsystem|hex_data [4])))) # (!\memory_subsystem|hex_data [5] & ((\memory_subsystem|hex_data [6] & (!\memory_subsystem|hex_data [7])) # 
// (!\memory_subsystem|hex_data [6] & ((\memory_subsystem|hex_data [4])))))

	.dataa(\memory_subsystem|hex_data [6]),
	.datab(\memory_subsystem|hex_data [5]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr2~0 .lut_mask = 16'h1F02;
defparam \hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N6
cycloneive_lcell_comb \hex_driver1|WideOr1~0 (
// Equation(s):
// \hex_driver1|WideOr1~0_combout  = (\memory_subsystem|hex_data [6] & (\memory_subsystem|hex_data [4] & (\memory_subsystem|hex_data [5] $ (\memory_subsystem|hex_data [7])))) # (!\memory_subsystem|hex_data [6] & (!\memory_subsystem|hex_data [7] & 
// ((\memory_subsystem|hex_data [5]) # (\memory_subsystem|hex_data [4]))))

	.dataa(\memory_subsystem|hex_data [6]),
	.datab(\memory_subsystem|hex_data [5]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr1~0 .lut_mask = 16'h2D04;
defparam \hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N0
cycloneive_lcell_comb \hex_driver1|WideOr0~0 (
// Equation(s):
// \hex_driver1|WideOr0~0_combout  = (\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [7]) # (\memory_subsystem|hex_data [6] $ (\memory_subsystem|hex_data [5])))) # (!\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [5]) # 
// (\memory_subsystem|hex_data [6] $ (\memory_subsystem|hex_data [7]))))

	.dataa(\memory_subsystem|hex_data [6]),
	.datab(\memory_subsystem|hex_data [5]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver1|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N12
cycloneive_lcell_comb \memory_subsystem|hex_data~11 (
// Equation(s):
// \memory_subsystem|hex_data~11_combout  = (\d0|MDR_REGISTER|data [10] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|MDR_REGISTER|data [10]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~11 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N13
dffeas \memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N18
cycloneive_lcell_comb \memory_subsystem|hex_data~10 (
// Equation(s):
// \memory_subsystem|hex_data~10_combout  = (\d0|MDR_REGISTER|data [9] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|MDR_REGISTER|data [9]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~10 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N19
dffeas \memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N22
cycloneive_lcell_comb \memory_subsystem|hex_data~12 (
// Equation(s):
// \memory_subsystem|hex_data~12_combout  = (\d0|MDR_REGISTER|data [11] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d0|MDR_REGISTER|data [11]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~12 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N23
dffeas \memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N28
cycloneive_lcell_comb \memory_subsystem|hex_data~9 (
// Equation(s):
// \memory_subsystem|hex_data~9_combout  = (\d0|MDR_REGISTER|data [8] & \Reset~input_o )

	.dataa(gnd),
	.datab(\d0|MDR_REGISTER|data [8]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~9 .lut_mask = 16'hCC00;
defparam \memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N29
dffeas \memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N8
cycloneive_lcell_comb \hex_driver2|WideOr6~0 (
// Equation(s):
// \hex_driver2|WideOr6~0_combout  = (\memory_subsystem|hex_data [10] & (!\memory_subsystem|hex_data [9] & (\memory_subsystem|hex_data [11] $ (!\memory_subsystem|hex_data [8])))) # (!\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [8] & 
// (\memory_subsystem|hex_data [9] $ (!\memory_subsystem|hex_data [11]))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr6~0 .lut_mask = 16'h6102;
defparam \hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N30
cycloneive_lcell_comb \hex_driver2|WideOr5~0 (
// Equation(s):
// \hex_driver2|WideOr5~0_combout  = (\memory_subsystem|hex_data [9] & ((\memory_subsystem|hex_data [8] & ((\memory_subsystem|hex_data [11]))) # (!\memory_subsystem|hex_data [8] & (\memory_subsystem|hex_data [10])))) # (!\memory_subsystem|hex_data [9] & 
// (\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [11] $ (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N4
cycloneive_lcell_comb \hex_driver2|WideOr4~0 (
// Equation(s):
// \hex_driver2|WideOr4~0_combout  = (\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [11] & ((\memory_subsystem|hex_data [9]) # (!\memory_subsystem|hex_data [8])))) # (!\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [9] & 
// (!\memory_subsystem|hex_data [11] & !\memory_subsystem|hex_data [8])))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N26
cycloneive_lcell_comb \hex_driver2|WideOr3~0 (
// Equation(s):
// \hex_driver2|WideOr3~0_combout  = (\memory_subsystem|hex_data [9] & ((\memory_subsystem|hex_data [10] & ((\memory_subsystem|hex_data [8]))) # (!\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [11] & !\memory_subsystem|hex_data [8])))) # 
// (!\memory_subsystem|hex_data [9] & (!\memory_subsystem|hex_data [11] & (\memory_subsystem|hex_data [10] $ (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr3~0 .lut_mask = 16'h8942;
defparam \hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N24
cycloneive_lcell_comb \hex_driver2|WideOr2~0 (
// Equation(s):
// \hex_driver2|WideOr2~0_combout  = (\memory_subsystem|hex_data [9] & (((!\memory_subsystem|hex_data [11] & \memory_subsystem|hex_data [8])))) # (!\memory_subsystem|hex_data [9] & ((\memory_subsystem|hex_data [10] & (!\memory_subsystem|hex_data [11])) # 
// (!\memory_subsystem|hex_data [10] & ((\memory_subsystem|hex_data [8])))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr2~0 .lut_mask = 16'h1F02;
defparam \hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N10
cycloneive_lcell_comb \hex_driver2|WideOr1~0 (
// Equation(s):
// \hex_driver2|WideOr1~0_combout  = (\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [8] & (\memory_subsystem|hex_data [9] $ (\memory_subsystem|hex_data [11])))) # (!\memory_subsystem|hex_data [10] & (!\memory_subsystem|hex_data [11] & 
// ((\memory_subsystem|hex_data [9]) # (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr1~0 .lut_mask = 16'h2D04;
defparam \hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N20
cycloneive_lcell_comb \hex_driver2|WideOr0~0 (
// Equation(s):
// \hex_driver2|WideOr0~0_combout  = (\memory_subsystem|hex_data [8] & ((\memory_subsystem|hex_data [11]) # (\memory_subsystem|hex_data [10] $ (\memory_subsystem|hex_data [9])))) # (!\memory_subsystem|hex_data [8] & ((\memory_subsystem|hex_data [9]) # 
// (\memory_subsystem|hex_data [10] $ (\memory_subsystem|hex_data [11]))))

	.dataa(\memory_subsystem|hex_data [10]),
	.datab(\memory_subsystem|hex_data [9]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver2|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N10
cycloneive_lcell_comb \memory_subsystem|hex_data~16 (
// Equation(s):
// \memory_subsystem|hex_data~16_combout  = (\d0|MDR_REGISTER|data [15] & \Reset~input_o )

	.dataa(\d0|MDR_REGISTER|data [15]),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~16 .lut_mask = 16'hA0A0;
defparam \memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y13_N11
dffeas \memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N24
cycloneive_lcell_comb \memory_subsystem|hex_data~13 (
// Equation(s):
// \memory_subsystem|hex_data~13_combout  = (\Reset~input_o  & \d0|MDR_REGISTER|data [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\d0|MDR_REGISTER|data [12]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~13 .lut_mask = 16'hF000;
defparam \memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y13_N25
dffeas \memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N4
cycloneive_lcell_comb \memory_subsystem|hex_data~15 (
// Equation(s):
// \memory_subsystem|hex_data~15_combout  = (\d0|MDR_REGISTER|data [14] & \Reset~input_o )

	.dataa(gnd),
	.datab(\d0|MDR_REGISTER|data [14]),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~15 .lut_mask = 16'hC0C0;
defparam \memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y13_N5
dffeas \memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N16
cycloneive_lcell_comb \memory_subsystem|hex_data~14 (
// Equation(s):
// \memory_subsystem|hex_data~14_combout  = (\Reset~input_o  & \d0|MDR_REGISTER|data [13])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\d0|MDR_REGISTER|data [13]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data~14 .lut_mask = 16'hCC00;
defparam \memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y13_N19
dffeas \memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory_subsystem|hex_data~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|hex_data[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N20
cycloneive_lcell_comb \hex_driver3|WideOr6~0 (
// Equation(s):
// \hex_driver3|WideOr6~0_combout  = (\memory_subsystem|hex_data [15] & (\memory_subsystem|hex_data [12] & (\memory_subsystem|hex_data [14] $ (\memory_subsystem|hex_data [13])))) # (!\memory_subsystem|hex_data [15] & (!\memory_subsystem|hex_data [13] & 
// (\memory_subsystem|hex_data [12] $ (\memory_subsystem|hex_data [14]))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [12]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [13]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr6~0 .lut_mask = 16'h0894;
defparam \hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N6
cycloneive_lcell_comb \hex_driver3|WideOr5~0 (
// Equation(s):
// \hex_driver3|WideOr5~0_combout  = (\memory_subsystem|hex_data [15] & ((\memory_subsystem|hex_data [12] & ((\memory_subsystem|hex_data [13]))) # (!\memory_subsystem|hex_data [12] & (\memory_subsystem|hex_data [14])))) # (!\memory_subsystem|hex_data [15] & 
// (\memory_subsystem|hex_data [14] & (\memory_subsystem|hex_data [12] $ (\memory_subsystem|hex_data [13]))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [12]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [13]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr5~0 .lut_mask = 16'hB860;
defparam \hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N28
cycloneive_lcell_comb \hex_driver3|WideOr4~0 (
// Equation(s):
// \hex_driver3|WideOr4~0_combout  = (\memory_subsystem|hex_data [15] & (\memory_subsystem|hex_data [14] & ((\memory_subsystem|hex_data [13]) # (!\memory_subsystem|hex_data [12])))) # (!\memory_subsystem|hex_data [15] & (\memory_subsystem|hex_data [13] & 
// (!\memory_subsystem|hex_data [14] & !\memory_subsystem|hex_data [12])))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N30
cycloneive_lcell_comb \hex_driver3|WideOr3~0 (
// Equation(s):
// \hex_driver3|WideOr3~0_combout  = (\memory_subsystem|hex_data [13] & ((\memory_subsystem|hex_data [14] & ((\memory_subsystem|hex_data [12]))) # (!\memory_subsystem|hex_data [14] & (\memory_subsystem|hex_data [15] & !\memory_subsystem|hex_data [12])))) # 
// (!\memory_subsystem|hex_data [13] & (!\memory_subsystem|hex_data [15] & (\memory_subsystem|hex_data [14] $ (\memory_subsystem|hex_data [12]))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr3~0 .lut_mask = 16'hC118;
defparam \hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N16
cycloneive_lcell_comb \hex_driver3|WideOr2~0 (
// Equation(s):
// \hex_driver3|WideOr2~0_combout  = (\memory_subsystem|hex_data [13] & (!\memory_subsystem|hex_data [15] & ((\memory_subsystem|hex_data [12])))) # (!\memory_subsystem|hex_data [13] & ((\memory_subsystem|hex_data [14] & (!\memory_subsystem|hex_data [15])) # 
// (!\memory_subsystem|hex_data [14] & ((\memory_subsystem|hex_data [12])))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr2~0 .lut_mask = 16'h5710;
defparam \hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N28
cycloneive_lcell_comb \hex_driver3|WideOr1~0 (
// Equation(s):
// \hex_driver3|WideOr1~0_combout  = (\memory_subsystem|hex_data [12] & (\memory_subsystem|hex_data [15] $ (((\memory_subsystem|hex_data [13]) # (!\memory_subsystem|hex_data [14]))))) # (!\memory_subsystem|hex_data [12] & (!\memory_subsystem|hex_data [15] & 
// (!\memory_subsystem|hex_data [14] & \memory_subsystem|hex_data [13])))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [12]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [13]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr1~0 .lut_mask = 16'h4584;
defparam \hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N14
cycloneive_lcell_comb \hex_driver3|WideOr0~0 (
// Equation(s):
// \hex_driver3|WideOr0~0_combout  = (\memory_subsystem|hex_data [12] & ((\memory_subsystem|hex_data [15]) # (\memory_subsystem|hex_data [13] $ (\memory_subsystem|hex_data [14])))) # (!\memory_subsystem|hex_data [12] & ((\memory_subsystem|hex_data [13]) # 
// (\memory_subsystem|hex_data [15] $ (\memory_subsystem|hex_data [14]))))

	.dataa(\memory_subsystem|hex_data [15]),
	.datab(\memory_subsystem|hex_data [13]),
	.datac(\memory_subsystem|hex_data [14]),
	.datad(\memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver3|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N20
cycloneive_lcell_comb \hex_driver4|WideOr6~0 (
// Equation(s):
// \hex_driver4|WideOr6~0_combout  = (\d0|PC_REGISTER|data [2] & (!\d0|PC_REGISTER|data [1] & (\d0|PC_REGISTER|data [0] $ (!\d0|PC_REGISTER|data [3])))) # (!\d0|PC_REGISTER|data [2] & (\d0|PC_REGISTER|data [0] & (\d0|PC_REGISTER|data [1] $ 
// (!\d0|PC_REGISTER|data [3]))))

	.dataa(\d0|PC_REGISTER|data [2]),
	.datab(\d0|PC_REGISTER|data [0]),
	.datac(\d0|PC_REGISTER|data [1]),
	.datad(\d0|PC_REGISTER|data [3]),
	.cin(gnd),
	.combout(\hex_driver4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver4|WideOr6~0 .lut_mask = 16'h4806;
defparam \hex_driver4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N22
cycloneive_lcell_comb \hex_driver4|WideOr5~0 (
// Equation(s):
// \hex_driver4|WideOr5~0_combout  = (\d0|PC_REGISTER|data [1] & ((\d0|PC_REGISTER|data [0] & ((\d0|PC_REGISTER|data [3]))) # (!\d0|PC_REGISTER|data [0] & (\d0|PC_REGISTER|data [2])))) # (!\d0|PC_REGISTER|data [1] & (\d0|PC_REGISTER|data [2] & 
// (\d0|PC_REGISTER|data [0] $ (\d0|PC_REGISTER|data [3]))))

	.dataa(\d0|PC_REGISTER|data [2]),
	.datab(\d0|PC_REGISTER|data [0]),
	.datac(\d0|PC_REGISTER|data [1]),
	.datad(\d0|PC_REGISTER|data [3]),
	.cin(gnd),
	.combout(\hex_driver4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver4|WideOr5~0 .lut_mask = 16'hE228;
defparam \hex_driver4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N8
cycloneive_lcell_comb \hex_driver4|WideOr4~0 (
// Equation(s):
// \hex_driver4|WideOr4~0_combout  = (\d0|PC_REGISTER|data [2] & (\d0|PC_REGISTER|data [3] & ((\d0|PC_REGISTER|data [1]) # (!\d0|PC_REGISTER|data [0])))) # (!\d0|PC_REGISTER|data [2] & (!\d0|PC_REGISTER|data [0] & (\d0|PC_REGISTER|data [1] & 
// !\d0|PC_REGISTER|data [3])))

	.dataa(\d0|PC_REGISTER|data [2]),
	.datab(\d0|PC_REGISTER|data [0]),
	.datac(\d0|PC_REGISTER|data [1]),
	.datad(\d0|PC_REGISTER|data [3]),
	.cin(gnd),
	.combout(\hex_driver4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver4|WideOr4~0 .lut_mask = 16'hA210;
defparam \hex_driver4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N30
cycloneive_lcell_comb \hex_driver4|WideOr3~0 (
// Equation(s):
// \hex_driver4|WideOr3~0_combout  = (\d0|PC_REGISTER|data [1] & ((\d0|PC_REGISTER|data [2] & (\d0|PC_REGISTER|data [0])) # (!\d0|PC_REGISTER|data [2] & (!\d0|PC_REGISTER|data [0] & \d0|PC_REGISTER|data [3])))) # (!\d0|PC_REGISTER|data [1] & 
// (!\d0|PC_REGISTER|data [3] & (\d0|PC_REGISTER|data [2] $ (\d0|PC_REGISTER|data [0]))))

	.dataa(\d0|PC_REGISTER|data [2]),
	.datab(\d0|PC_REGISTER|data [0]),
	.datac(\d0|PC_REGISTER|data [1]),
	.datad(\d0|PC_REGISTER|data [3]),
	.cin(gnd),
	.combout(\hex_driver4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver4|WideOr3~0 .lut_mask = 16'h9086;
defparam \hex_driver4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N12
cycloneive_lcell_comb \hex_driver4|WideOr2~0 (
// Equation(s):
// \hex_driver4|WideOr2~0_combout  = (\d0|PC_REGISTER|data [1] & (((\d0|PC_REGISTER|data [0] & !\d0|PC_REGISTER|data [3])))) # (!\d0|PC_REGISTER|data [1] & ((\d0|PC_REGISTER|data [2] & ((!\d0|PC_REGISTER|data [3]))) # (!\d0|PC_REGISTER|data [2] & 
// (\d0|PC_REGISTER|data [0]))))

	.dataa(\d0|PC_REGISTER|data [2]),
	.datab(\d0|PC_REGISTER|data [0]),
	.datac(\d0|PC_REGISTER|data [1]),
	.datad(\d0|PC_REGISTER|data [3]),
	.cin(gnd),
	.combout(\hex_driver4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver4|WideOr2~0 .lut_mask = 16'h04CE;
defparam \hex_driver4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N26
cycloneive_lcell_comb \hex_driver4|WideOr1~0 (
// Equation(s):
// \hex_driver4|WideOr1~0_combout  = (\d0|PC_REGISTER|data [2] & (\d0|PC_REGISTER|data [0] & (\d0|PC_REGISTER|data [1] $ (\d0|PC_REGISTER|data [3])))) # (!\d0|PC_REGISTER|data [2] & (!\d0|PC_REGISTER|data [3] & ((\d0|PC_REGISTER|data [0]) # 
// (\d0|PC_REGISTER|data [1]))))

	.dataa(\d0|PC_REGISTER|data [2]),
	.datab(\d0|PC_REGISTER|data [0]),
	.datac(\d0|PC_REGISTER|data [1]),
	.datad(\d0|PC_REGISTER|data [3]),
	.cin(gnd),
	.combout(\hex_driver4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver4|WideOr1~0 .lut_mask = 16'h08D4;
defparam \hex_driver4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N28
cycloneive_lcell_comb \hex_driver4|WideOr0~0 (
// Equation(s):
// \hex_driver4|WideOr0~0_combout  = (\d0|PC_REGISTER|data [0] & ((\d0|PC_REGISTER|data [3]) # (\d0|PC_REGISTER|data [2] $ (\d0|PC_REGISTER|data [1])))) # (!\d0|PC_REGISTER|data [0] & ((\d0|PC_REGISTER|data [1]) # (\d0|PC_REGISTER|data [2] $ 
// (\d0|PC_REGISTER|data [3]))))

	.dataa(\d0|PC_REGISTER|data [2]),
	.datab(\d0|PC_REGISTER|data [0]),
	.datac(\d0|PC_REGISTER|data [1]),
	.datad(\d0|PC_REGISTER|data [3]),
	.cin(gnd),
	.combout(\hex_driver4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver4|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \hex_driver4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N0
cycloneive_lcell_comb \hex_driver5|WideOr6~0 (
// Equation(s):
// \hex_driver5|WideOr6~0_combout  = (\d0|PC_REGISTER|data [7] & (\d0|PC_REGISTER|data [4] & (\d0|PC_REGISTER|data [6] $ (\d0|PC_REGISTER|data [5])))) # (!\d0|PC_REGISTER|data [7] & (!\d0|PC_REGISTER|data [5] & (\d0|PC_REGISTER|data [6] $ 
// (\d0|PC_REGISTER|data [4]))))

	.dataa(\d0|PC_REGISTER|data [7]),
	.datab(\d0|PC_REGISTER|data [6]),
	.datac(\d0|PC_REGISTER|data [5]),
	.datad(\d0|PC_REGISTER|data [4]),
	.cin(gnd),
	.combout(\hex_driver5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver5|WideOr6~0 .lut_mask = 16'h2904;
defparam \hex_driver5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N30
cycloneive_lcell_comb \hex_driver5|WideOr5~0 (
// Equation(s):
// \hex_driver5|WideOr5~0_combout  = (\d0|PC_REGISTER|data [7] & ((\d0|PC_REGISTER|data [4] & ((\d0|PC_REGISTER|data [5]))) # (!\d0|PC_REGISTER|data [4] & (\d0|PC_REGISTER|data [6])))) # (!\d0|PC_REGISTER|data [7] & (\d0|PC_REGISTER|data [6] & 
// (\d0|PC_REGISTER|data [5] $ (\d0|PC_REGISTER|data [4]))))

	.dataa(\d0|PC_REGISTER|data [7]),
	.datab(\d0|PC_REGISTER|data [6]),
	.datac(\d0|PC_REGISTER|data [5]),
	.datad(\d0|PC_REGISTER|data [4]),
	.cin(gnd),
	.combout(\hex_driver5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver5|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \hex_driver5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N24
cycloneive_lcell_comb \hex_driver5|WideOr4~0 (
// Equation(s):
// \hex_driver5|WideOr4~0_combout  = (\d0|PC_REGISTER|data [7] & (\d0|PC_REGISTER|data [6] & ((\d0|PC_REGISTER|data [5]) # (!\d0|PC_REGISTER|data [4])))) # (!\d0|PC_REGISTER|data [7] & (!\d0|PC_REGISTER|data [6] & (\d0|PC_REGISTER|data [5] & 
// !\d0|PC_REGISTER|data [4])))

	.dataa(\d0|PC_REGISTER|data [7]),
	.datab(\d0|PC_REGISTER|data [6]),
	.datac(\d0|PC_REGISTER|data [5]),
	.datad(\d0|PC_REGISTER|data [4]),
	.cin(gnd),
	.combout(\hex_driver5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver5|WideOr4~0 .lut_mask = 16'h8098;
defparam \hex_driver5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N22
cycloneive_lcell_comb \hex_driver5|WideOr3~0 (
// Equation(s):
// \hex_driver5|WideOr3~0_combout  = (\d0|PC_REGISTER|data [5] & ((\d0|PC_REGISTER|data [6] & ((\d0|PC_REGISTER|data [4]))) # (!\d0|PC_REGISTER|data [6] & (\d0|PC_REGISTER|data [7] & !\d0|PC_REGISTER|data [4])))) # (!\d0|PC_REGISTER|data [5] & 
// (!\d0|PC_REGISTER|data [7] & (\d0|PC_REGISTER|data [6] $ (\d0|PC_REGISTER|data [4]))))

	.dataa(\d0|PC_REGISTER|data [7]),
	.datab(\d0|PC_REGISTER|data [6]),
	.datac(\d0|PC_REGISTER|data [5]),
	.datad(\d0|PC_REGISTER|data [4]),
	.cin(gnd),
	.combout(\hex_driver5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver5|WideOr3~0 .lut_mask = 16'hC124;
defparam \hex_driver5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N28
cycloneive_lcell_comb \hex_driver5|WideOr2~0 (
// Equation(s):
// \hex_driver5|WideOr2~0_combout  = (\d0|PC_REGISTER|data [5] & (!\d0|PC_REGISTER|data [7] & ((\d0|PC_REGISTER|data [4])))) # (!\d0|PC_REGISTER|data [5] & ((\d0|PC_REGISTER|data [6] & (!\d0|PC_REGISTER|data [7])) # (!\d0|PC_REGISTER|data [6] & 
// ((\d0|PC_REGISTER|data [4])))))

	.dataa(\d0|PC_REGISTER|data [7]),
	.datab(\d0|PC_REGISTER|data [6]),
	.datac(\d0|PC_REGISTER|data [5]),
	.datad(\d0|PC_REGISTER|data [4]),
	.cin(gnd),
	.combout(\hex_driver5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver5|WideOr2~0 .lut_mask = 16'h5704;
defparam \hex_driver5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N26
cycloneive_lcell_comb \hex_driver5|WideOr1~0 (
// Equation(s):
// \hex_driver5|WideOr1~0_combout  = (\d0|PC_REGISTER|data [6] & (\d0|PC_REGISTER|data [4] & (\d0|PC_REGISTER|data [7] $ (\d0|PC_REGISTER|data [5])))) # (!\d0|PC_REGISTER|data [6] & (!\d0|PC_REGISTER|data [7] & ((\d0|PC_REGISTER|data [5]) # 
// (\d0|PC_REGISTER|data [4]))))

	.dataa(\d0|PC_REGISTER|data [7]),
	.datab(\d0|PC_REGISTER|data [6]),
	.datac(\d0|PC_REGISTER|data [5]),
	.datad(\d0|PC_REGISTER|data [4]),
	.cin(gnd),
	.combout(\hex_driver5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver5|WideOr1~0 .lut_mask = 16'h5910;
defparam \hex_driver5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N12
cycloneive_lcell_comb \hex_driver5|WideOr0~0 (
// Equation(s):
// \hex_driver5|WideOr0~0_combout  = (\d0|PC_REGISTER|data [4] & ((\d0|PC_REGISTER|data [7]) # (\d0|PC_REGISTER|data [6] $ (\d0|PC_REGISTER|data [5])))) # (!\d0|PC_REGISTER|data [4] & ((\d0|PC_REGISTER|data [5]) # (\d0|PC_REGISTER|data [7] $ 
// (\d0|PC_REGISTER|data [6]))))

	.dataa(\d0|PC_REGISTER|data [7]),
	.datab(\d0|PC_REGISTER|data [6]),
	.datac(\d0|PC_REGISTER|data [5]),
	.datad(\d0|PC_REGISTER|data [4]),
	.cin(gnd),
	.combout(\hex_driver5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver5|WideOr0~0 .lut_mask = 16'hBEF6;
defparam \hex_driver5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N8
cycloneive_lcell_comb \hex_driver6|WideOr6~0 (
// Equation(s):
// \hex_driver6|WideOr6~0_combout  = (\d0|PC_REGISTER|data [11] & (\d0|PC_REGISTER|data [8] & (\d0|PC_REGISTER|data [9] $ (\d0|PC_REGISTER|data [10])))) # (!\d0|PC_REGISTER|data [11] & (!\d0|PC_REGISTER|data [9] & (\d0|PC_REGISTER|data [8] $ 
// (\d0|PC_REGISTER|data [10]))))

	.dataa(\d0|PC_REGISTER|data [11]),
	.datab(\d0|PC_REGISTER|data [9]),
	.datac(\d0|PC_REGISTER|data [8]),
	.datad(\d0|PC_REGISTER|data [10]),
	.cin(gnd),
	.combout(\hex_driver6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver6|WideOr6~0 .lut_mask = 16'h2190;
defparam \hex_driver6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N22
cycloneive_lcell_comb \hex_driver6|WideOr5~0 (
// Equation(s):
// \hex_driver6|WideOr5~0_combout  = (\d0|PC_REGISTER|data [11] & ((\d0|PC_REGISTER|data [8] & (\d0|PC_REGISTER|data [9])) # (!\d0|PC_REGISTER|data [8] & ((\d0|PC_REGISTER|data [10]))))) # (!\d0|PC_REGISTER|data [11] & (\d0|PC_REGISTER|data [10] & 
// (\d0|PC_REGISTER|data [9] $ (\d0|PC_REGISTER|data [8]))))

	.dataa(\d0|PC_REGISTER|data [11]),
	.datab(\d0|PC_REGISTER|data [9]),
	.datac(\d0|PC_REGISTER|data [8]),
	.datad(\d0|PC_REGISTER|data [10]),
	.cin(gnd),
	.combout(\hex_driver6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver6|WideOr5~0 .lut_mask = 16'h9E80;
defparam \hex_driver6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N20
cycloneive_lcell_comb \hex_driver6|WideOr4~0 (
// Equation(s):
// \hex_driver6|WideOr4~0_combout  = (\d0|PC_REGISTER|data [11] & (\d0|PC_REGISTER|data [10] & ((\d0|PC_REGISTER|data [9]) # (!\d0|PC_REGISTER|data [8])))) # (!\d0|PC_REGISTER|data [11] & (\d0|PC_REGISTER|data [9] & (!\d0|PC_REGISTER|data [8] & 
// !\d0|PC_REGISTER|data [10])))

	.dataa(\d0|PC_REGISTER|data [11]),
	.datab(\d0|PC_REGISTER|data [9]),
	.datac(\d0|PC_REGISTER|data [8]),
	.datad(\d0|PC_REGISTER|data [10]),
	.cin(gnd),
	.combout(\hex_driver6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver6|WideOr4~0 .lut_mask = 16'h8A04;
defparam \hex_driver6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N14
cycloneive_lcell_comb \hex_driver6|WideOr3~0 (
// Equation(s):
// \hex_driver6|WideOr3~0_combout  = (\d0|PC_REGISTER|data [9] & ((\d0|PC_REGISTER|data [8] & ((\d0|PC_REGISTER|data [10]))) # (!\d0|PC_REGISTER|data [8] & (\d0|PC_REGISTER|data [11] & !\d0|PC_REGISTER|data [10])))) # (!\d0|PC_REGISTER|data [9] & 
// (!\d0|PC_REGISTER|data [11] & (\d0|PC_REGISTER|data [8] $ (\d0|PC_REGISTER|data [10]))))

	.dataa(\d0|PC_REGISTER|data [11]),
	.datab(\d0|PC_REGISTER|data [9]),
	.datac(\d0|PC_REGISTER|data [8]),
	.datad(\d0|PC_REGISTER|data [10]),
	.cin(gnd),
	.combout(\hex_driver6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver6|WideOr3~0 .lut_mask = 16'hC118;
defparam \hex_driver6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N12
cycloneive_lcell_comb \hex_driver6|WideOr2~0 (
// Equation(s):
// \hex_driver6|WideOr2~0_combout  = (\d0|PC_REGISTER|data [9] & (!\d0|PC_REGISTER|data [11] & (\d0|PC_REGISTER|data [8]))) # (!\d0|PC_REGISTER|data [9] & ((\d0|PC_REGISTER|data [10] & (!\d0|PC_REGISTER|data [11])) # (!\d0|PC_REGISTER|data [10] & 
// ((\d0|PC_REGISTER|data [8])))))

	.dataa(\d0|PC_REGISTER|data [11]),
	.datab(\d0|PC_REGISTER|data [9]),
	.datac(\d0|PC_REGISTER|data [8]),
	.datad(\d0|PC_REGISTER|data [10]),
	.cin(gnd),
	.combout(\hex_driver6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver6|WideOr2~0 .lut_mask = 16'h5170;
defparam \hex_driver6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N30
cycloneive_lcell_comb \hex_driver6|WideOr1~0 (
// Equation(s):
// \hex_driver6|WideOr1~0_combout  = (\d0|PC_REGISTER|data [9] & (!\d0|PC_REGISTER|data [11] & ((\d0|PC_REGISTER|data [8]) # (!\d0|PC_REGISTER|data [10])))) # (!\d0|PC_REGISTER|data [9] & (\d0|PC_REGISTER|data [8] & (\d0|PC_REGISTER|data [11] $ 
// (!\d0|PC_REGISTER|data [10]))))

	.dataa(\d0|PC_REGISTER|data [11]),
	.datab(\d0|PC_REGISTER|data [9]),
	.datac(\d0|PC_REGISTER|data [8]),
	.datad(\d0|PC_REGISTER|data [10]),
	.cin(gnd),
	.combout(\hex_driver6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver6|WideOr1~0 .lut_mask = 16'h6054;
defparam \hex_driver6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N28
cycloneive_lcell_comb \hex_driver6|WideOr0~0 (
// Equation(s):
// \hex_driver6|WideOr0~0_combout  = (\d0|PC_REGISTER|data [8] & ((\d0|PC_REGISTER|data [11]) # (\d0|PC_REGISTER|data [9] $ (\d0|PC_REGISTER|data [10])))) # (!\d0|PC_REGISTER|data [8] & ((\d0|PC_REGISTER|data [9]) # (\d0|PC_REGISTER|data [11] $ 
// (\d0|PC_REGISTER|data [10]))))

	.dataa(\d0|PC_REGISTER|data [11]),
	.datab(\d0|PC_REGISTER|data [9]),
	.datac(\d0|PC_REGISTER|data [8]),
	.datad(\d0|PC_REGISTER|data [10]),
	.cin(gnd),
	.combout(\hex_driver6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver6|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \hex_driver6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N4
cycloneive_lcell_comb \hex_driver7|WideOr6~0 (
// Equation(s):
// \hex_driver7|WideOr6~0_combout  = (\d0|PC_REGISTER|data [15] & (\d0|PC_REGISTER|data [12] & (\d0|PC_REGISTER|data [13] $ (\d0|PC_REGISTER|data [14])))) # (!\d0|PC_REGISTER|data [15] & (!\d0|PC_REGISTER|data [13] & (\d0|PC_REGISTER|data [14] $ 
// (\d0|PC_REGISTER|data [12]))))

	.dataa(\d0|PC_REGISTER|data [15]),
	.datab(\d0|PC_REGISTER|data [13]),
	.datac(\d0|PC_REGISTER|data [14]),
	.datad(\d0|PC_REGISTER|data [12]),
	.cin(gnd),
	.combout(\hex_driver7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver7|WideOr6~0 .lut_mask = 16'h2910;
defparam \hex_driver7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N26
cycloneive_lcell_comb \hex_driver7|WideOr5~0 (
// Equation(s):
// \hex_driver7|WideOr5~0_combout  = (\d0|PC_REGISTER|data [15] & ((\d0|PC_REGISTER|data [12] & (\d0|PC_REGISTER|data [13])) # (!\d0|PC_REGISTER|data [12] & ((\d0|PC_REGISTER|data [14]))))) # (!\d0|PC_REGISTER|data [15] & (\d0|PC_REGISTER|data [14] & 
// (\d0|PC_REGISTER|data [13] $ (\d0|PC_REGISTER|data [12]))))

	.dataa(\d0|PC_REGISTER|data [15]),
	.datab(\d0|PC_REGISTER|data [13]),
	.datac(\d0|PC_REGISTER|data [14]),
	.datad(\d0|PC_REGISTER|data [12]),
	.cin(gnd),
	.combout(\hex_driver7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver7|WideOr5~0 .lut_mask = 16'h98E0;
defparam \hex_driver7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N20
cycloneive_lcell_comb \hex_driver7|WideOr4~0 (
// Equation(s):
// \hex_driver7|WideOr4~0_combout  = (\d0|PC_REGISTER|data [15] & (\d0|PC_REGISTER|data [14] & ((\d0|PC_REGISTER|data [13]) # (!\d0|PC_REGISTER|data [12])))) # (!\d0|PC_REGISTER|data [15] & (\d0|PC_REGISTER|data [13] & (!\d0|PC_REGISTER|data [14] & 
// !\d0|PC_REGISTER|data [12])))

	.dataa(\d0|PC_REGISTER|data [15]),
	.datab(\d0|PC_REGISTER|data [13]),
	.datac(\d0|PC_REGISTER|data [14]),
	.datad(\d0|PC_REGISTER|data [12]),
	.cin(gnd),
	.combout(\hex_driver7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver7|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex_driver7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N6
cycloneive_lcell_comb \hex_driver7|WideOr3~0 (
// Equation(s):
// \hex_driver7|WideOr3~0_combout  = (\d0|PC_REGISTER|data [13] & ((\d0|PC_REGISTER|data [14] & ((\d0|PC_REGISTER|data [12]))) # (!\d0|PC_REGISTER|data [14] & (\d0|PC_REGISTER|data [15] & !\d0|PC_REGISTER|data [12])))) # (!\d0|PC_REGISTER|data [13] & 
// (!\d0|PC_REGISTER|data [15] & (\d0|PC_REGISTER|data [14] $ (\d0|PC_REGISTER|data [12]))))

	.dataa(\d0|PC_REGISTER|data [15]),
	.datab(\d0|PC_REGISTER|data [13]),
	.datac(\d0|PC_REGISTER|data [14]),
	.datad(\d0|PC_REGISTER|data [12]),
	.cin(gnd),
	.combout(\hex_driver7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver7|WideOr3~0 .lut_mask = 16'hC118;
defparam \hex_driver7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N24
cycloneive_lcell_comb \hex_driver7|WideOr2~0 (
// Equation(s):
// \hex_driver7|WideOr2~0_combout  = (\d0|PC_REGISTER|data [13] & (!\d0|PC_REGISTER|data [15] & ((\d0|PC_REGISTER|data [12])))) # (!\d0|PC_REGISTER|data [13] & ((\d0|PC_REGISTER|data [14] & (!\d0|PC_REGISTER|data [15])) # (!\d0|PC_REGISTER|data [14] & 
// ((\d0|PC_REGISTER|data [12])))))

	.dataa(\d0|PC_REGISTER|data [15]),
	.datab(\d0|PC_REGISTER|data [13]),
	.datac(\d0|PC_REGISTER|data [14]),
	.datad(\d0|PC_REGISTER|data [12]),
	.cin(gnd),
	.combout(\hex_driver7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver7|WideOr2~0 .lut_mask = 16'h5710;
defparam \hex_driver7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N14
cycloneive_lcell_comb \hex_driver7|WideOr1~0 (
// Equation(s):
// \hex_driver7|WideOr1~0_combout  = (\d0|PC_REGISTER|data [13] & (!\d0|PC_REGISTER|data [15] & ((\d0|PC_REGISTER|data [12]) # (!\d0|PC_REGISTER|data [14])))) # (!\d0|PC_REGISTER|data [13] & (\d0|PC_REGISTER|data [12] & (\d0|PC_REGISTER|data [15] $ 
// (!\d0|PC_REGISTER|data [14]))))

	.dataa(\d0|PC_REGISTER|data [15]),
	.datab(\d0|PC_REGISTER|data [13]),
	.datac(\d0|PC_REGISTER|data [14]),
	.datad(\d0|PC_REGISTER|data [12]),
	.cin(gnd),
	.combout(\hex_driver7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver7|WideOr1~0 .lut_mask = 16'h6504;
defparam \hex_driver7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N28
cycloneive_lcell_comb \hex_driver7|WideOr0~0 (
// Equation(s):
// \hex_driver7|WideOr0~0_combout  = (\d0|PC_REGISTER|data [12] & ((\d0|PC_REGISTER|data [15]) # (\d0|PC_REGISTER|data [13] $ (\d0|PC_REGISTER|data [14])))) # (!\d0|PC_REGISTER|data [12] & ((\d0|PC_REGISTER|data [13]) # (\d0|PC_REGISTER|data [15] $ 
// (\d0|PC_REGISTER|data [14]))))

	.dataa(\d0|PC_REGISTER|data [15]),
	.datab(\d0|PC_REGISTER|data [13]),
	.datac(\d0|PC_REGISTER|data [14]),
	.datad(\d0|PC_REGISTER|data [12]),
	.cin(gnd),
	.combout(\hex_driver7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_driver7|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \hex_driver7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
