# 👋 Hi, I'm Vishal Shah

## 🛠️ Verilog & SystemVerilog Projects

🔧 Digital Design Enthusiast | 🧠 Learning IC Design | 🚀 Building Practical Projects in HDL

### 🔍 Interests
- RTL Design (Verilog, SystemVerilog)
- Verification
- FPGA Projects
- ASIC Flow Basics

### 📂 Projects
