{
	"cts__timing__setup__tns__pre_repair": -1226.94,
	"cts__timing__setup__ws__pre_repair": -94.6855,
	"cts__clock__skew__setup__pre_repair": 220.162,
	"cts__clock__skew__hold__pre_repair": 220.162,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.00860978,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.0622326,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 17,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.045962,
	"cts__power__switching__total__pre_repair": 0.0249018,
	"cts__power__leakage__total__pre_repair": 7.037e-06,
	"cts__power__total__pre_repair": 0.0708709,
	"cts__design__io__pre_repair": 216,
	"cts__design__die__area__pre_repair": 20035.6,
	"cts__design__core__area__pre_repair": 18857.3,
	"cts__design__instance__count__pre_repair": 58191,
	"cts__design__instance__area__pre_repair": 7653.93,
	"cts__design__instance__count__stdcell__pre_repair": 58191,
	"cts__design__instance__area__stdcell__pre_repair": 7653.93,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.405887,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.405887,
	"cts__timing__setup__tns__post_repair": -1226.94,
	"cts__timing__setup__ws__post_repair": -94.6855,
	"cts__clock__skew__setup__post_repair": 220.162,
	"cts__clock__skew__hold__post_repair": 220.162,
	"cts__timing__drv__max_slew_limit__post_repair": 0.00860978,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.0622326,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 17,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.045962,
	"cts__power__switching__total__post_repair": 0.0249018,
	"cts__power__leakage__total__post_repair": 7.037e-06,
	"cts__power__total__post_repair": 0.0708709,
	"cts__design__io__post_repair": 216,
	"cts__design__die__area__post_repair": 20035.6,
	"cts__design__core__area__post_repair": 18857.3,
	"cts__design__instance__count__post_repair": 58191,
	"cts__design__instance__area__post_repair": 7653.93,
	"cts__design__instance__count__stdcell__post_repair": 58191,
	"cts__design__instance__area__stdcell__post_repair": 7653.93,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.405887,
	"cts__design__instance__utilization__stdcell__post_repair": 0.405887,
	"cts__design__instance__displacement__total": 218.078,
	"cts__design__instance__displacement__mean": 0.003,
	"cts__design__instance__displacement__max": 1.065,
	"cts__route__wirelength__estimated": 159665,
	"cts__design__instance__count__setup_buffer": 13,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 16.992,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 1.117,
	"cts__route__wirelength__estimated": 159761,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -124.516,
	"cts__timing__setup__ws": -17.7951,
	"cts__clock__skew__setup": 220.577,
	"cts__clock__skew__hold": 220.577,
	"cts__timing__drv__max_slew_limit": 0.0392891,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0564015,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 9,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0459696,
	"cts__power__switching__total": 0.0249781,
	"cts__power__leakage__total": 7.03962e-06,
	"cts__power__total": 0.0709548,
	"cts__design__io": 216,
	"cts__design__die__area": 20035.6,
	"cts__design__core__area": 18857.3,
	"cts__design__instance__count": 58207,
	"cts__design__instance__area": 7655.4,
	"cts__design__instance__count__stdcell": 58207,
	"cts__design__instance__area__stdcell": 7655.4,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.405965,
	"cts__design__instance__utilization__stdcell": 0.405965
}