xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
thresh.v,verilog,xil_defaultlib,../../hdmi_vga_zybo1 — kopia (2)/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/src/thresh.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
thresh_0.v,verilog,xil_defaultlib,../../hdmi_vga_zybo1 — kopia (2)/hdmi_vga_zybo.gen/sources_1/ip/thresh_0_2/sim/thresh_0.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
c_addsub_0.vhd,vhdl,xil_defaultlib,../../hdmi_vga_zybo1 — kopia (2)/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/c_addsub_0/sim/c_addsub_0.vhd,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
mult_gen_0.vhd,vhdl,xil_defaultlib,../../hdmi_vga_zybo1 — kopia (2)/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/sim/mult_gen_0.vhd,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
delay_line.v,verilog,xil_defaultlib,../../hdmi_vga_zybo1 — kopia (2)/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
single_register.v,verilog,xil_defaultlib,../../hdmi_vga_zybo1 — kopia (2)/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/single_register.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
rgb2ycbcr.v,verilog,xil_defaultlib,../../hdmi_vga_zybo1 — kopia (2)/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
rgb2ycbcr_0.v,verilog,xil_defaultlib,../../hdmi_vga_zybo1 — kopia (2)/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
accumulator.v,verilog,xil_defaultlib,../../../../../../../hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/accumulator.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
centroid.v,verilog,xil_defaultlib,../../../../../../../hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/new/centroid.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
hdmi_in.v,verilog,xil_defaultlib,../../../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
hdmi_out.v,verilog,xil_defaultlib,../../../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
vis_centroid.v,verilog,xil_defaultlib,../../../../../../hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
vp.v,verilog,xil_defaultlib,../../../../../../hdmi_vga_zybo.srcs/sources_1/new/vp.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
tb_hdmi.v,verilog,xil_defaultlib,../../../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v,incdir="../../hdmi_vga_zybo1—kopia(2)/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/7698"
glbl.v,Verilog,xil_defaultlib,glbl.v
