
            Lattice Mapping Report File for Design Module 'key02'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     key02_key0.ngd -o key02_key0_map.ncd -pr key02_key0.prf -mp key02_key0.mrp
     -lpf C:/Users/Mau/Documents/Arqui/practicas/Segundo
     Parcial/02-key02/key0/key02_key0_synplify.lpf -lpf
     C:/Users/Mau/Documents/Arqui/practicas/Segundo Parcial/02-key02/key02.lpf
     -c 0 -gui -msgset C:/Users/Mau/Documents/Arqui/practicas/Segundo
     Parcial/02-key02/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  05/20/22  10:52:24

Design Summary
--------------

   Number of registers:     68 out of  7209 (1%)
      PFU registers:           64 out of  6864 (1%)
      PIO registers:            4 out of   345 (1%)
   Number of SLICEs:        79 out of  3432 (2%)
      SLICEs as Logic/ROM:     79 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        155 out of  6864 (2%)
      Number used as logic LUTs:        133
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 58 + 4(JTAG) out of 115 (54%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 29 loads, 29 rising, 0 falling (Driver: K0200/D01/outdiv )

                                    Page 1




Design:  key02                                         Date:  05/20/22  10:52:24

Design Summary (cont)
---------------------
     Net K0200/sclk: 12 loads, 12 rising, 0 falling (Driver: K0200/D00/OSCInst0
     )
   Number of Clock Enables:  8
     Net N_37_i: 18 loads, 14 LSLICEs
     Net en0_c: 1 loads, 1 LSLICEs
     Net K0202/N_41_i: 2 loads, 2 LSLICEs
     Net K0202/un1_var0216_i: 1 loads, 1 LSLICEs
     Net K0202/un1_var0215_2_i_0: 1 loads, 1 LSLICEs
     Net K0202/un1_var0214_2_i_0: 1 loads, 1 LSLICEs
     Net K0202/un1_enc_inv_2_i_0: 1 loads, 1 LSLICEs
     Net K0202/un1_enc_inv_i_0: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net K0203.plec.out32lc15 merged into GSR:
     32
   Number of LSRs:  3
     Net outr0_c[1]: 1 loads, 1 LSLICEs
     Net en0_c: 5 loads, 5 LSLICEs
     Net K0200/D01/outdiv_0_sqmuxa_RNI8G2R: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outr0_c[3]: 20 loads
     Net N_37_i: 18 loads
     Net outr0_c[0]: 18 loads
     Net outr0_c[2]: 14 loads
     Net outr0_c[1]: 12 loads
     Net en0_c: 11 loads
     Net K0200/D01/outdiv_0_sqmuxa_RNI8G2R: 11 loads
     Net out320_c[10]: 10 loads
     Net out320_c[11]: 10 loads
     Net out320_c[13]: 10 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'K0203.plec.out32lc15' to infer global
     GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  key02                                         Date:  05/20/22  10:52:24

IO (PIO) Attributes (cont)
--------------------------
| out7seg0[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out7seg0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outring70[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outring70[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outring70[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outring70[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[31]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| out320[30]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| out320[29]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| out320[28]          | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| out320[27]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[26]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[25]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[24]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[23]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[22]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[21]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[20]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[19]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[18]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[17]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[16]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[15]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[14]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  key02                                         Date:  05/20/22  10:52:24

IO (PIO) Attributes (cont)
--------------------------
| out320[13]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[12]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[11]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[10]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[9]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[8]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[7]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[6]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[5]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[4]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[3]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[2]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[1]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| out320[0]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



                                    Page 4




Design:  key02                                         Date:  05/20/22  10:52:24

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block K0200/D01/VCC undriven or does not drive anything - clipped.
Block K0201/VCC undriven or does not drive anything - clipped.
Block K0202/GND undriven or does not drive anything - clipped.
Block K0202/VCC undriven or does not drive anything - clipped.
Block K0203/GND undriven or does not drive anything - clipped.
Block K0203/VCC undriven or does not drive anything - clipped.
Block K0205/GND undriven or does not drive anything - clipped.
Signal K0200/D00/GND undriven or does not drive anything - clipped.
Signal K0200/D01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal K0200/D00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal K0200/D01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal K0200/D01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal K0200/D01/N_1 undriven or does not drive anything - clipped.
Block K0200/D00/GND was optimized away.
Block K0200/D01/GND was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                K0200/D00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     K0200/sclk
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: K0200/D00/OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'K0203.plec.out32lc15' of the design has been inferred
        as Global Set Reset (GSR). The reset signal used for GSR control is
        'K0203.plec.out32lc15'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        


                                    Page 5




Design:  key02                                         Date:  05/20/22  10:52:24

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 60 MB
        




















































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
