                   SYNTHESIS REPORT
====================Information====================
commit date: Sun_Jan_9_15:08:08_2022_+0800
top_name: ysyx_210326
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total      std        mem  ipio  sub_harden
3262552.1  3262552.1  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total   std     mem  ipio  sub_harden
287510  287510  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210326
Date   : Sun Jan  9 18:53:55 2022
****************************************
    
Number of ports:                         7762
Number of nets:                        294894
Number of cells:                       287711
Number of combinational cells:         215827
Number of sequential cells:             71683
Number of macros/black boxes:               0
Number of buf/inv:                      10915
Number of references:                      40
Combinational area:            1430786.507255
Buf/Inv area:                    61977.797505
Noncombinational area:         1831765.589989
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:               3262552.097243
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area                Local cell area
                                  ---------------------  ---------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-        Noncombi-     Black-
                                  Total         Total    national      national      boxes   Design
--------------------------------  ------------  -------  ------------  ------------  ------  --------------------------------
ysyx_210326                       3262552.0972    100.0     2678.8416     2848.2865  0.0000  ysyx_210326
POWERGATING_clock_N6_0                 21.5168      0.0        0.0000       21.5168  0.0000  POWERMODULE_HIGH_ysyx_210326_0_6
POWERGATING_clock_N6_1                 21.5168      0.0        0.0000       21.5168  0.0000  POWERMODULE_HIGH_ysyx_210326_0_7
POWERGATING_clock_N6_2                 21.5168      0.0        0.0000       21.5168  0.0000  POWERMODULE_HIGH_ysyx_210326_0_5
POWERGATING_clock_N6_3                 21.5168      0.0        0.0000       21.5168  0.0000  POWERMODULE_HIGH_ysyx_210326_0_4
axi_rw0                             10453.1305      0.3     7642.4984     2810.6321  0.0000  ysyx_210326_axi_rw_0
clint0                              11652.6921      0.4     6719.9656     4932.7266  0.0000  ysyx_210326_clint_0
rvcpu0                            3234833.0793     99.2        5.3792        0.0000  0.0000  ysyx_210326_rvcpu_0
rvcpu0/btb0                       2992701.8368     91.7  1265849.4774  1726852.3594  0.0000  ysyx_210326_btb_0
rvcpu0/csrfile0                     31378.2189      1.0    15025.4504    16352.7686  0.0000  ysyx_210326_csrfile_0
rvcpu0/exe_stage0                   28810.9951      0.9    28810.9951        0.0000  0.0000  ysyx_210326_exe_stage_0
rvcpu0/exemem_reg0                   8079.5586      0.2     2662.7040     5416.8546  0.0000  ysyx_210326_exemem_reg_0
rvcpu0/id_stage0                    27389.5415      0.8    27389.5415        0.0000  0.0000  ysyx_210326_id_stage_0
rvcpu0/idexe_reg0                   13924.0595      0.4     5158.6528     8765.4067  0.0000  ysyx_210326_idexe_reg_0
rvcpu0/if_stage0                     8076.8688      0.2     6230.4584     1846.4104  0.0000  ysyx_210326_if_stage_0
rvcpu0/ifid_reg0                     9307.3609      0.3     3487.0664     5820.2945  0.0000  ysyx_210326_ifid_reg_0
rvcpu0/mem_stage0                    3087.6608      0.1     3087.6608        0.0000  0.0000  ysyx_210326_mem_stage_0
rvcpu0/memwb_reg0                    8517.9634      0.3     3177.7624     5340.2010  0.0000  ysyx_210326_memwb_reg_0
rvcpu0/regfile0                    102099.9072      3.1    51406.3246    50693.5825  0.0000  ysyx_210326_regfile_0
rvcpu0/wb_stage0                     1453.7288      0.0     1453.7288        0.0000  0.0000  ysyx_210326_wb_stage_0
--------------------------------  ------------  -------  ------------  ------------  ------  --------------------------------
Total                                                    1430786.5073  1831765.5900  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210326
Date   : Sun Jan  9 18:53:38 2022
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: rvcpu0/idexe_reg0/exe_src2_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcpu0/ifid_reg0/id_jump_pc_reg_58_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcpu0/idexe_reg0/exe_src2_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  rvcpu0/idexe_reg0/exe_src2_reg_1_/Q (LVT_DQHDV2)      0.1025    0.2531     0.2531 f
  rvcpu0/idexe_reg0/exe_src2[1] (net)           2                 0.0000     0.2531 f
  rvcpu0/idexe_reg0/exe_src2[1] (ysyx_210326_idexe_reg_0)         0.0000     0.2531 f
  rvcpu0/exe_src2_i[1] (net)                                      0.0000     0.2531 f
  rvcpu0/exe_stage0/exe_src2_i[1] (ysyx_210326_exe_stage_0)       0.0000     0.2531 f
  rvcpu0/exe_stage0/exe_src2_i[1] (net)                           0.0000     0.2531 f
  rvcpu0/exe_stage0/U2174/I (LVT_INHDV4)                0.1025    0.0000     0.2531 f
  rvcpu0/exe_stage0/U2174/ZN (LVT_INHDV4)               0.0921    0.0734     0.3265 r
  rvcpu0/exe_stage0/n219 (net)                  3                 0.0000     0.3265 r
  rvcpu0/exe_stage0/U1822/I (LVT_INHDV6)                0.0921    0.0000     0.3265 r
  rvcpu0/exe_stage0/U1822/ZN (LVT_INHDV6)               0.1001    0.0850     0.4115 f
  rvcpu0/exe_stage0/n3264 (net)                16                 0.0000     0.4115 f
  rvcpu0/exe_stage0/U38/I (LVT_INHDV6)                  0.1001    0.0000     0.4115 f
  rvcpu0/exe_stage0/U38/ZN (LVT_INHDV6)                 0.0790    0.0652     0.4767 r
  rvcpu0/exe_stage0/n77 (net)                   8                 0.0000     0.4767 r
  rvcpu0/exe_stage0/U1877/A1 (LVT_NOR2HDV1)             0.0790    0.0000     0.4767 r
  rvcpu0/exe_stage0/U1877/ZN (LVT_NOR2HDV1)             0.0844    0.0429     0.5195 f
  rvcpu0/exe_stage0/n359 (net)                  1                 0.0000     0.5195 f
  rvcpu0/exe_stage0/U1881/A1 (LVT_OAI21HDV2)            0.0844    0.0000     0.5195 f
  rvcpu0/exe_stage0/U1881/ZN (LVT_OAI21HDV2)            0.1582    0.1121     0.6316 r
  rvcpu0/exe_stage0/n2987 (net)                 2                 0.0000     0.6316 r
  rvcpu0/exe_stage0/U1284/A2 (LVT_AOI21HDV1)            0.1582    0.0000     0.6316 r
  rvcpu0/exe_stage0/U1284/ZN (LVT_AOI21HDV1)            0.1170    0.1012     0.7328 f
  rvcpu0/exe_stage0/n2510 (net)                 2                 0.0000     0.7328 f
  rvcpu0/exe_stage0/U1895/A1 (LVT_OAI21HDV2)            0.1170    0.0000     0.7328 f
  rvcpu0/exe_stage0/U1895/ZN (LVT_OAI21HDV2)            0.2063    0.1466     0.8795 r
  rvcpu0/exe_stage0/n1567 (net)                 2                 0.0000     0.8795 r
  rvcpu0/exe_stage0/U1639/I (LVT_INHDV1)                0.2063    0.0000     0.8795 r
  rvcpu0/exe_stage0/U1639/ZN (LVT_INHDV1)               0.1547    0.1330     1.0124 f
  rvcpu0/exe_stage0/n2676 (net)                 8                 0.0000     1.0124 f
  rvcpu0/exe_stage0/U3119/A1 (LVT_OAI21HDV1)            0.1547    0.0000     1.0124 f
  rvcpu0/exe_stage0/U3119/ZN (LVT_OAI21HDV1)            0.1736    0.1362     1.1486 r
  rvcpu0/exe_stage0/n1982 (net)                 1                 0.0000     1.1486 r
  rvcpu0/exe_stage0/U3121/A1 (LVT_XNOR2HDV1)            0.1736    0.0000     1.1486 r
  rvcpu0/exe_stage0/U3121/ZN (LVT_XNOR2HDV1)            0.0908    0.1958     1.3444 f
  rvcpu0/exe_stage0/n1983 (net)                 2                 0.0000     1.3444 f
  rvcpu0/exe_stage0/U105/A1 (LVT_AOI22HDV1)             0.0908    0.0000     1.3444 f
  rvcpu0/exe_stage0/U105/ZN (LVT_AOI22HDV1)             0.1807    0.1283     1.4727 r
  rvcpu0/exe_stage0/n1984 (net)                 1                 0.0000     1.4727 r
  rvcpu0/exe_stage0/U1721/B1 (LVT_INAND4HDV1)           0.1807    0.0000     1.4727 r
  rvcpu0/exe_stage0/U1721/ZN (LVT_INAND4HDV1)           0.1464    0.1227     1.5954 f
  rvcpu0/exe_stage0/n228 (net)                  1                 0.0000     1.5954 f
  rvcpu0/exe_stage0/U972/A2 (LVT_NOR2HDV1)              0.1464    0.0000     1.5954 f
  rvcpu0/exe_stage0/U972/ZN (LVT_NOR2HDV1)              0.1311    0.1039     1.6993 r
  rvcpu0/exe_stage0/n227 (net)                  1                 0.0000     1.6993 r
  rvcpu0/exe_stage0/U1720/B2 (LVT_INAND3HDV2)           0.1311    0.0000     1.6993 r
  rvcpu0/exe_stage0/U1720/ZN (LVT_INAND3HDV2)           0.1479    0.1212     1.8205 f
  rvcpu0/exe_stage0/exe_wd_o[9] (net)           4                 0.0000     1.8205 f
  rvcpu0/exe_stage0/exe_wd_o[9] (ysyx_210326_exe_stage_0)         0.0000     1.8205 f
  rvcpu0/exe_wd_o[9] (net)                                        0.0000     1.8205 f
  rvcpu0/id_stage0/exe2id_wd[9] (ysyx_210326_id_stage_0)          0.0000     1.8205 f
  rvcpu0/id_stage0/exe2id_wd[9] (net)                             0.0000     1.8205 f
  rvcpu0/id_stage0/U2228/A1 (LVT_NAND2HDV1)             0.1479    0.0000     1.8205 f
  rvcpu0/id_stage0/U2228/ZN (LVT_NAND2HDV1)             0.0959    0.0698     1.8903 r
  rvcpu0/id_stage0/n2280 (net)                  1                 0.0000     1.8903 r
  rvcpu0/id_stage0/U2232/A1 (LVT_NAND2HDV2)             0.0959    0.0000     1.8903 r
  rvcpu0/id_stage0/U2232/ZN (LVT_NAND2HDV2)             0.0528    0.0478     1.9380 f
  rvcpu0/id_stage0/n2281 (net)                  1                 0.0000     1.9380 f
  rvcpu0/id_stage0/U2233/B (LVT_AOI21HDV1)              0.0528    0.0000     1.9380 f
  rvcpu0/id_stage0/U2233/ZN (LVT_AOI21HDV1)             0.1439    0.0915     2.0296 r
  rvcpu0/id_stage0/n2282 (net)                  1                 0.0000     2.0296 r
  rvcpu0/id_stage0/U2234/A2 (LVT_NAND2HDV2)             0.1439    0.0000     2.0296 r
  rvcpu0/id_stage0/U2234/ZN (LVT_NAND2HDV2)             0.1040    0.0882     2.1178 f
  rvcpu0/id_stage0/id_src2_o[9] (net)           3                 0.0000     2.1178 f
  rvcpu0/id_stage0/U1588/I (LVT_INHDV3)                 0.1040    0.0000     2.1178 f
  rvcpu0/id_stage0/U1588/ZN (LVT_INHDV3)                0.0700    0.0601     2.1779 r
  rvcpu0/id_stage0/n2550 (net)                  3                 0.0000     2.1779 r
  rvcpu0/id_stage0/U1587/A1 (LVT_NAND2HDV2)             0.0700    0.0000     2.1779 r
  rvcpu0/id_stage0/U1587/ZN (LVT_NAND2HDV2)             0.0783    0.0633     2.2412 f
  rvcpu0/id_stage0/n2817 (net)                  3                 0.0000     2.2412 f
  rvcpu0/id_stage0/U1585/A1 (LVT_IAO22HDV1)             0.0783    0.0000     2.2412 f
  rvcpu0/id_stage0/U1585/ZN (LVT_IAO22HDV1)             0.1010    0.1883     2.4296 f
  rvcpu0/id_stage0/n2980 (net)                  2                 0.0000     2.4296 f
  rvcpu0/id_stage0/U826/A1 (LVT_OAI21HDV1)              0.1010    0.0000     2.4296 f
  rvcpu0/id_stage0/U826/ZN (LVT_OAI21HDV1)              0.1484    0.1094     2.5390 r
  rvcpu0/id_stage0/n2981 (net)                  1                 0.0000     2.5390 r
  rvcpu0/id_stage0/U2722/I (LVT_INHDV1)                 0.1484    0.0000     2.5390 r
  rvcpu0/id_stage0/U2722/ZN (LVT_INHDV1)                0.0518    0.0426     2.5816 f
  rvcpu0/id_stage0/n2982 (net)                  1                 0.0000     2.5816 f
  rvcpu0/id_stage0/U2723/A2 (LVT_NAND2HDV1)             0.0518    0.0000     2.5816 f
  rvcpu0/id_stage0/U2723/ZN (LVT_NAND2HDV1)             0.0649    0.0512     2.6328 r
  rvcpu0/id_stage0/n2986 (net)                  1                 0.0000     2.6328 r
  rvcpu0/id_stage0/U1716/A1 (LVT_NAND2HDV1)             0.0649    0.0000     2.6328 r
  rvcpu0/id_stage0/U1716/ZN (LVT_NAND2HDV1)             0.0717    0.0563     2.6890 f
  rvcpu0/id_stage0/n1629 (net)                  1                 0.0000     2.6890 f
  rvcpu0/id_stage0/U1608/A1 (LVT_NAND3HDV2)             0.0717    0.0000     2.6890 f
  rvcpu0/id_stage0/U1608/ZN (LVT_NAND3HDV2)             0.1039    0.0663     2.7554 r
  rvcpu0/id_stage0/n1507 (net)                  1                 0.0000     2.7554 r
  rvcpu0/id_stage0/U1604/A2 (LVT_AOI21HDV4)             0.1039    0.0000     2.7554 r
  rvcpu0/id_stage0/U1604/ZN (LVT_AOI21HDV4)             0.0814    0.0641     2.8195 f
  rvcpu0/id_stage0/n1502 (net)                  1                 0.0000     2.8195 f
  rvcpu0/id_stage0/U1602/A1 (LVT_OAI21HDV4)             0.0814    0.0000     2.8195 f
  rvcpu0/id_stage0/U1602/ZN (LVT_OAI21HDV4)             0.1241    0.0933     2.9128 r
  rvcpu0/id_stage0/n1498 (net)                  1                 0.0000     2.9128 r
  rvcpu0/id_stage0/U1427/A1 (LVT_NAND2HDV4)             0.1241    0.0000     2.9128 r
  rvcpu0/id_stage0/U1427/ZN (LVT_NAND2HDV4)             0.0842    0.0610     2.9739 f
  rvcpu0/id_stage0/n1270 (net)                  2                 0.0000     2.9739 f
  rvcpu0/id_stage0/U1426/A1 (LVT_AOI21HDV1)             0.0842    0.0000     2.9739 f
  rvcpu0/id_stage0/U1426/ZN (LVT_AOI21HDV1)             0.1461    0.1073     3.0811 r
  rvcpu0/id_stage0/n1700 (net)                  1                 0.0000     3.0811 r
  rvcpu0/id_stage0/U660/I (LVT_INHDV2)                  0.1461    0.0000     3.0811 r
  rvcpu0/id_stage0/U660/ZN (LVT_INHDV2)                 0.0834    0.0728     3.1539 f
  rvcpu0/id_stage0/n1699 (net)                  1                 0.0000     3.1539 f
  rvcpu0/id_stage0/U1694/A1 (LVT_NAND3HDV8)             0.0834    0.0000     3.1539 f
  rvcpu0/id_stage0/U1694/ZN (LVT_NAND3HDV8)             0.1255    0.0791     3.2330 r
  rvcpu0/id_stage0/n1660 (net)                  4                 0.0000     3.2330 r
  rvcpu0/id_stage0/U1621/I (LVT_INHDV16)                0.1255    0.0000     3.2330 r
  rvcpu0/id_stage0/U1621/ZN (LVT_INHDV16)               0.0858    0.0771     3.3101 f
  rvcpu0/id_stage0/n4442 (net)                 43                 0.0000     3.3101 f
  rvcpu0/id_stage0/U713/A1 (LVT_NAND2HDV2)              0.0858    0.0000     3.3101 f
  rvcpu0/id_stage0/U713/ZN (LVT_NAND2HDV2)              0.0701    0.0493     3.3594 r
  rvcpu0/id_stage0/n1456 (net)                  1                 0.0000     3.3594 r
  rvcpu0/id_stage0/U161/A2 (LVT_NAND2HDV2)              0.0701    0.0000     3.3594 r
  rvcpu0/id_stage0/U161/ZN (LVT_NAND2HDV2)              0.0825    0.0608     3.4202 f
  rvcpu0/id_stage0/n4390 (net)                  2                 0.0000     3.4202 f
  rvcpu0/id_stage0/U32/A1 (LVT_XNOR2HDV2)               0.0825    0.0000     3.4202 f
  rvcpu0/id_stage0/U32/ZN (LVT_XNOR2HDV2)               0.0591    0.1491     3.5693 r
  rvcpu0/id_stage0/n1455 (net)                  1                 0.0000     3.5693 r
  rvcpu0/id_stage0/U3097/A2 (LVT_AND3HDV4)              0.0591    0.0000     3.5693 r
  rvcpu0/id_stage0/U3097/Z (LVT_AND3HDV4)               0.0579    0.1290     3.6982 r
  rvcpu0/id_stage0/n5014 (net)                  1                 0.0000     3.6982 r
  rvcpu0/id_stage0/U1684/A2 (LVT_NAND4HDV4)             0.0579    0.0000     3.6982 r
  rvcpu0/id_stage0/U1684/ZN (LVT_NAND4HDV4)             0.1160    0.0896     3.7878 f
  rvcpu0/id_stage0/n1613 (net)                  1                 0.0000     3.7878 f
  rvcpu0/id_stage0/U1711/A1 (LVT_NOR2HDV4)              0.1160    0.0000     3.7878 f
  rvcpu0/id_stage0/U1711/ZN (LVT_NOR2HDV4)              0.0945    0.0753     3.8630 r
  rvcpu0/id_stage0/n1618 (net)                  1                 0.0000     3.8630 r
  rvcpu0/id_stage0/U1710/A1 (LVT_NAND4HDV4)             0.0945    0.0000     3.8630 r
  rvcpu0/id_stage0/U1710/ZN (LVT_NAND4HDV4)             0.1256    0.0863     3.9494 f
  rvcpu0/id_stage0/n1622 (net)                  1                 0.0000     3.9494 f
  rvcpu0/id_stage0/U1714/I (LVT_INHDV4)                 0.1256    0.0000     3.9494 f
  rvcpu0/id_stage0/U1714/ZN (LVT_INHDV4)                0.0610    0.0528     4.0021 r
  rvcpu0/id_stage0/n4672 (net)                  2                 0.0000     4.0021 r
  rvcpu0/id_stage0/U1713/A1 (LVT_NAND2HDV4)             0.0610    0.0000     4.0021 r
  rvcpu0/id_stage0/U1713/ZN (LVT_NAND2HDV4)             0.0543    0.0456     4.0477 f
  rvcpu0/id_stage0/n4380 (net)                  1                 0.0000     4.0477 f
  rvcpu0/id_stage0/U3734/A1 (LVT_NAND2HDV4)             0.0543    0.0000     4.0477 f
  rvcpu0/id_stage0/U3734/ZN (LVT_NAND2HDV4)             0.0947    0.0611     4.1088 r
  rvcpu0/id_stage0/flush_BAR (net)              3                 0.0000     4.1088 r
  rvcpu0/id_stage0/flush_BAR (ysyx_210326_id_stage_0)             0.0000     4.1088 r
  rvcpu0/flush (net)                                              0.0000     4.1088 r
  rvcpu0/if_stage0/flush_BAR (ysyx_210326_if_stage_0)             0.0000     4.1088 r
  rvcpu0/if_stage0/flush_BAR (net)                                0.0000     4.1088 r
  rvcpu0/if_stage0/U210/A1 (LVT_NOR2HDV8)               0.0947    0.0000     4.1088 r
  rvcpu0/if_stage0/U210/ZN (LVT_NOR2HDV8)               0.1620    0.0961     4.2049 f
  rvcpu0/if_stage0/n760 (net)                  11                 0.0000     4.2049 f
  rvcpu0/if_stage0/U44/A1 (LVT_NOR2HDV8)                0.1620    0.0000     4.2049 f
  rvcpu0/if_stage0/U44/ZN (LVT_NOR2HDV8)                0.1359    0.1067     4.3116 r
  rvcpu0/if_stage0/if_pc_o[4] (net)             5                 0.0000     4.3116 r
  rvcpu0/if_stage0/if_pc_o[4] (ysyx_210326_if_stage_0)            0.0000     4.3116 r
  rvcpu0/pc[4] (net)                                              0.0000     4.3116 r
  rvcpu0/btb0/pc_tag[2] (ysyx_210326_btb_0)                       0.0000     4.3116 r
  rvcpu0/btb0/pc_tag[2] (net)                                     0.0000     4.3116 r
  rvcpu0/btb0/U5490/I (LVT_INHDV4)                      0.1359    0.0000     4.3116 r
  rvcpu0/btb0/U5490/ZN (LVT_INHDV4)                     0.0821    0.0717     4.3834 f
  rvcpu0/btb0/n70862 (net)                      4                 0.0000     4.3834 f
  rvcpu0/btb0/U7390/I (LVT_INHDV4)                      0.0821    0.0000     4.3834 f
  rvcpu0/btb0/U7390/ZN (LVT_INHDV4)                     0.0477    0.0426     4.4260 r
  rvcpu0/btb0/n70841 (net)                      1                 0.0000     4.4260 r
  rvcpu0/btb0/U4812/A2 (LVT_OR2HDV8)                    0.0477    0.0000     4.4260 r
  rvcpu0/btb0/U4812/Z (LVT_OR2HDV8)                     0.1641    0.1554     4.5814 r
  rvcpu0/btb0/n69991 (net)                     16                 0.0000     4.5814 r
  rvcpu0/btb0/U7456/A2 (LVT_NOR2HDV4)                   0.1641    0.0000     4.5814 r
  rvcpu0/btb0/U7456/ZN (LVT_NOR2HDV4)                   0.0916    0.0826     4.6640 f
  rvcpu0/btb0/n71375 (net)                      6                 0.0000     4.6640 f
  rvcpu0/btb0/U5142/I (LVT_INHDV4)                      0.0916    0.0000     4.6640 f
  rvcpu0/btb0/U5142/ZN (LVT_INHDV4)                     0.1632    0.1155     4.7795 r
  rvcpu0/btb0/n80575 (net)                     11                 0.0000     4.7795 r
  rvcpu0/btb0/U699/I (LVT_INHDV6)                       0.1632    0.0000     4.7795 r
  rvcpu0/btb0/U699/ZN (LVT_INHDV6)                      0.1559    0.1318     4.9113 f
  rvcpu0/btb0/n182480 (net)                    40                 0.0000     4.9113 f
  rvcpu0/btb0/U36177/B1 (LVT_AOI22HDV1)                 0.1559    0.0000     4.9113 f
  rvcpu0/btb0/U36177/ZN (LVT_AOI22HDV1)                 0.1629    0.1146     5.0259 r
  rvcpu0/btb0/n99322 (net)                      1                 0.0000     5.0259 r
  rvcpu0/btb0/U36180/A2 (LVT_NAND4HDV1)                 0.1629    0.0000     5.0259 r
  rvcpu0/btb0/U36180/ZN (LVT_NAND4HDV1)                 0.1542    0.1264     5.1523 f
  rvcpu0/btb0/n99324 (net)                      1                 0.0000     5.1523 f
  rvcpu0/btb0/U4975/A2 (LVT_OR2HDV4)                    0.1542    0.0000     5.1523 f
  rvcpu0/btb0/U4975/Z (LVT_OR2HDV4)                     0.0421    0.1386     5.2908 f
  rvcpu0/btb0/n70026 (net)                      1                 0.0000     5.2908 f
  rvcpu0/btb0/U36190/A1 (LVT_NOR3HDV2)                  0.0421    0.0000     5.2908 f
  rvcpu0/btb0/U36190/ZN (LVT_NOR3HDV2)                  0.1777    0.0940     5.3848 r
  rvcpu0/btb0/n99413 (net)                      1                 0.0000     5.3848 r
  rvcpu0/btb0/U36245/A1 (LVT_NAND4HDV2)                 0.1777    0.0000     5.3848 r
  rvcpu0/btb0/U36245/ZN (LVT_NAND4HDV2)                 0.1337    0.1087     5.4935 f
  rvcpu0/btb0/n99497 (net)                      1                 0.0000     5.4935 f
  rvcpu0/btb0/U2273/A1 (LVT_NAND2HDV2)                  0.1337    0.0000     5.4935 f
  rvcpu0/btb0/U2273/ZN (LVT_NAND2HDV2)                  0.1177    0.0685     5.5620 r
  rvcpu0/btb0/n70418 (net)                      1                 0.0000     5.5620 r
  rvcpu0/btb0/U5737/A1 (LVT_NAND4HDV4)                  0.1177    0.0000     5.5620 r
  rvcpu0/btb0/U5737/ZN (LVT_NAND4HDV4)                  0.1289    0.0932     5.6552 f
  rvcpu0/btb0/n70416 (net)                      1                 0.0000     5.6552 f
  rvcpu0/btb0/U5736/A2 (LVT_NOR2HDV4)                   0.1289    0.0000     5.6552 f
  rvcpu0/btb0/U5736/ZN (LVT_NOR2HDV4)                   0.0969    0.0808     5.7361 r
  rvcpu0/btb0/n70415 (net)                      1                 0.0000     5.7361 r
  rvcpu0/btb0/U5732/A1 (LVT_AOI21HDV4)                  0.0969    0.0000     5.7361 r
  rvcpu0/btb0/U5732/ZN (LVT_AOI21HDV4)                  0.0930    0.0789     5.8150 f
  rvcpu0/btb0/btb_jump_ena (net)                1                 0.0000     5.8150 f
  rvcpu0/btb0/btb_jump_ena (ysyx_210326_btb_0)                    0.0000     5.8150 f
  rvcpu0/btb_jump_ena (net)                                       0.0000     5.8150 f
  rvcpu0/if_stage0/if_pre_jumpena (ysyx_210326_if_stage_0)        0.0000     5.8150 f
  rvcpu0/if_stage0/if_pre_jumpena (net)                           0.0000     5.8150 f
  rvcpu0/if_stage0/U178/A1 (LVT_NAND2HDV8)              0.0930    0.0000     5.8150 f
  rvcpu0/if_stage0/U178/ZN (LVT_NAND2HDV8)              0.1010    0.0713     5.8863 r
  rvcpu0/if_stage0/n25 (net)                    4                 0.0000     5.8863 r
  rvcpu0/if_stage0/U179/I (LVT_BUFHDV12)                0.1010    0.0000     5.8863 r
  rvcpu0/if_stage0/U179/Z (LVT_BUFHDV12)                0.1305    0.1371     6.0234 r
  rvcpu0/if_stage0/jump_ena_o_BAR (net)        31                 0.0000     6.0234 r
  rvcpu0/if_stage0/U34/A2 (LVT_NOR2HDV1)                0.1305    0.0000     6.0234 r
  rvcpu0/if_stage0/U34/ZN (LVT_NOR2HDV1)                0.0757    0.0683     6.0918 f
  rvcpu0/if_stage0/jump_pc_o[58] (net)          2                 0.0000     6.0918 f
  rvcpu0/if_stage0/jump_pc_o[58] (ysyx_210326_if_stage_0)         0.0000     6.0918 f
  rvcpu0/if_jump_pc[58] (net)                                     0.0000     6.0918 f
  rvcpu0/ifid_reg0/if_jump_pc[58] (ysyx_210326_ifid_reg_0)        0.0000     6.0918 f
  rvcpu0/ifid_reg0/if_jump_pc[58] (net)                           0.0000     6.0918 f
  rvcpu0/ifid_reg0/U106/B1 (LVT_AOI22HDV2)              0.0757    0.0000     6.0918 f
  rvcpu0/ifid_reg0/U106/ZN (LVT_AOI22HDV2)              0.1652    0.0824     6.1741 r
  rvcpu0/ifid_reg0/n468 (net)                   1                 0.0000     6.1741 r
  rvcpu0/ifid_reg0/U426/I (LVT_INHDV1)                  0.1652    0.0000     6.1741 r
  rvcpu0/ifid_reg0/U426/ZN (LVT_INHDV1)                 0.0510    0.0399     6.2141 f
  rvcpu0/ifid_reg0/n225 (net)                   1                 0.0000     6.2141 f
  rvcpu0/ifid_reg0/id_jump_pc_reg_58_/D (LVT_DQHDV2)    0.0510    0.0000     6.2141 f
  data arrival time                                                          6.2141
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcpu0/ifid_reg0/id_jump_pc_reg_58_/CK (LVT_DQHDV2)             0.0000     6.3500 r
  library setup time                                             -0.1357     6.2143
  data required time                                                         6.2143
  ------------------------------------------------------------------------------------
  data required time                                                         6.2143
  data arrival time                                                         -6.2141
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002
  Startpoint: rvcpu0/idexe_reg0/exe_src2_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcpu0/if_stage0/pc_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcpu0/idexe_reg0/exe_src2_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  rvcpu0/idexe_reg0/exe_src2_reg_1_/Q (LVT_DQHDV2)      0.1025    0.2531     0.2531 f
  rvcpu0/idexe_reg0/exe_src2[1] (net)           2                 0.0000     0.2531 f
  rvcpu0/idexe_reg0/exe_src2[1] (ysyx_210326_idexe_reg_0)         0.0000     0.2531 f
  rvcpu0/exe_src2_i[1] (net)                                      0.0000     0.2531 f
  rvcpu0/exe_stage0/exe_src2_i[1] (ysyx_210326_exe_stage_0)       0.0000     0.2531 f
  rvcpu0/exe_stage0/exe_src2_i[1] (net)                           0.0000     0.2531 f
  rvcpu0/exe_stage0/U2174/I (LVT_INHDV4)                0.1025    0.0000     0.2531 f
  rvcpu0/exe_stage0/U2174/ZN (LVT_INHDV4)               0.0921    0.0734     0.3265 r
  rvcpu0/exe_stage0/n219 (net)                  3                 0.0000     0.3265 r
  rvcpu0/exe_stage0/U1822/I (LVT_INHDV6)                0.0921    0.0000     0.3265 r
  rvcpu0/exe_stage0/U1822/ZN (LVT_INHDV6)               0.1001    0.0850     0.4115 f
  rvcpu0/exe_stage0/n3264 (net)                16                 0.0000     0.4115 f
  rvcpu0/exe_stage0/U38/I (LVT_INHDV6)                  0.1001    0.0000     0.4115 f
  rvcpu0/exe_stage0/U38/ZN (LVT_INHDV6)                 0.0790    0.0652     0.4767 r
  rvcpu0/exe_stage0/n77 (net)                   8                 0.0000     0.4767 r
  rvcpu0/exe_stage0/U1877/A1 (LVT_NOR2HDV1)             0.0790    0.0000     0.4767 r
  rvcpu0/exe_stage0/U1877/ZN (LVT_NOR2HDV1)             0.0844    0.0429     0.5195 f
  rvcpu0/exe_stage0/n359 (net)                  1                 0.0000     0.5195 f
  rvcpu0/exe_stage0/U1881/A1 (LVT_OAI21HDV2)            0.0844    0.0000     0.5195 f
  rvcpu0/exe_stage0/U1881/ZN (LVT_OAI21HDV2)            0.1582    0.1121     0.6316 r
  rvcpu0/exe_stage0/n2987 (net)                 2                 0.0000     0.6316 r
  rvcpu0/exe_stage0/U1284/A2 (LVT_AOI21HDV1)            0.1582    0.0000     0.6316 r
  rvcpu0/exe_stage0/U1284/ZN (LVT_AOI21HDV1)            0.1170    0.1012     0.7328 f
  rvcpu0/exe_stage0/n2510 (net)                 2                 0.0000     0.7328 f
  rvcpu0/exe_stage0/U1895/A1 (LVT_OAI21HDV2)            0.1170    0.0000     0.7328 f
  rvcpu0/exe_stage0/U1895/ZN (LVT_OAI21HDV2)            0.2063    0.1466     0.8795 r
  rvcpu0/exe_stage0/n1567 (net)                 2                 0.0000     0.8795 r
  rvcpu0/exe_stage0/U1639/I (LVT_INHDV1)                0.2063    0.0000     0.8795 r
  rvcpu0/exe_stage0/U1639/ZN (LVT_INHDV1)               0.1547    0.1330     1.0124 f
  rvcpu0/exe_stage0/n2676 (net)                 8                 0.0000     1.0124 f
  rvcpu0/exe_stage0/U3119/A1 (LVT_OAI21HDV1)            0.1547    0.0000     1.0124 f
  rvcpu0/exe_stage0/U3119/ZN (LVT_OAI21HDV1)            0.1736    0.1362     1.1486 r
  rvcpu0/exe_stage0/n1982 (net)                 1                 0.0000     1.1486 r
  rvcpu0/exe_stage0/U3121/A1 (LVT_XNOR2HDV1)            0.1736    0.0000     1.1486 r
  rvcpu0/exe_stage0/U3121/ZN (LVT_XNOR2HDV1)            0.0908    0.1958     1.3444 f
  rvcpu0/exe_stage0/n1983 (net)                 2                 0.0000     1.3444 f
  rvcpu0/exe_stage0/U105/A1 (LVT_AOI22HDV1)             0.0908    0.0000     1.3444 f
  rvcpu0/exe_stage0/U105/ZN (LVT_AOI22HDV1)             0.1807    0.1283     1.4727 r
  rvcpu0/exe_stage0/n1984 (net)                 1                 0.0000     1.4727 r
  rvcpu0/exe_stage0/U1721/B1 (LVT_INAND4HDV1)           0.1807    0.0000     1.4727 r
  rvcpu0/exe_stage0/U1721/ZN (LVT_INAND4HDV1)           0.1464    0.1227     1.5954 f
  rvcpu0/exe_stage0/n228 (net)                  1                 0.0000     1.5954 f
  rvcpu0/exe_stage0/U972/A2 (LVT_NOR2HDV1)              0.1464    0.0000     1.5954 f
  rvcpu0/exe_stage0/U972/ZN (LVT_NOR2HDV1)              0.1311    0.1039     1.6993 r
  rvcpu0/exe_stage0/n227 (net)                  1                 0.0000     1.6993 r
  rvcpu0/exe_stage0/U1720/B2 (LVT_INAND3HDV2)           0.1311    0.0000     1.6993 r
  rvcpu0/exe_stage0/U1720/ZN (LVT_INAND3HDV2)           0.1479    0.1212     1.8205 f
  rvcpu0/exe_stage0/exe_wd_o[9] (net)           4                 0.0000     1.8205 f
  rvcpu0/exe_stage0/exe_wd_o[9] (ysyx_210326_exe_stage_0)         0.0000     1.8205 f
  rvcpu0/exe_wd_o[9] (net)                                        0.0000     1.8205 f
  rvcpu0/id_stage0/exe2id_wd[9] (ysyx_210326_id_stage_0)          0.0000     1.8205 f
  rvcpu0/id_stage0/exe2id_wd[9] (net)                             0.0000     1.8205 f
  rvcpu0/id_stage0/U2228/A1 (LVT_NAND2HDV1)             0.1479    0.0000     1.8205 f
  rvcpu0/id_stage0/U2228/ZN (LVT_NAND2HDV1)             0.0959    0.0698     1.8903 r
  rvcpu0/id_stage0/n2280 (net)                  1                 0.0000     1.8903 r
  rvcpu0/id_stage0/U2232/A1 (LVT_NAND2HDV2)             0.0959    0.0000     1.8903 r
  rvcpu0/id_stage0/U2232/ZN (LVT_NAND2HDV2)             0.0528    0.0478     1.9380 f
  rvcpu0/id_stage0/n2281 (net)                  1                 0.0000     1.9380 f
  rvcpu0/id_stage0/U2233/B (LVT_AOI21HDV1)              0.0528    0.0000     1.9380 f
  rvcpu0/id_stage0/U2233/ZN (LVT_AOI21HDV1)             0.1439    0.0915     2.0296 r
  rvcpu0/id_stage0/n2282 (net)                  1                 0.0000     2.0296 r
  rvcpu0/id_stage0/U2234/A2 (LVT_NAND2HDV2)             0.1439    0.0000     2.0296 r
  rvcpu0/id_stage0/U2234/ZN (LVT_NAND2HDV2)             0.1040    0.0882     2.1178 f
  rvcpu0/id_stage0/id_src2_o[9] (net)           3                 0.0000     2.1178 f
  rvcpu0/id_stage0/U1588/I (LVT_INHDV3)                 0.1040    0.0000     2.1178 f
  rvcpu0/id_stage0/U1588/ZN (LVT_INHDV3)                0.0700    0.0601     2.1779 r
  rvcpu0/id_stage0/n2550 (net)                  3                 0.0000     2.1779 r
  rvcpu0/id_stage0/U1587/A1 (LVT_NAND2HDV2)             0.0700    0.0000     2.1779 r
  rvcpu0/id_stage0/U1587/ZN (LVT_NAND2HDV2)             0.0783    0.0633     2.2412 f
  rvcpu0/id_stage0/n2817 (net)                  3                 0.0000     2.2412 f
  rvcpu0/id_stage0/U1585/A1 (LVT_IAO22HDV1)             0.0783    0.0000     2.2412 f
  rvcpu0/id_stage0/U1585/ZN (LVT_IAO22HDV1)             0.1010    0.1883     2.4296 f
  rvcpu0/id_stage0/n2980 (net)                  2                 0.0000     2.4296 f
  rvcpu0/id_stage0/U826/A1 (LVT_OAI21HDV1)              0.1010    0.0000     2.4296 f
  rvcpu0/id_stage0/U826/ZN (LVT_OAI21HDV1)              0.1484    0.1094     2.5390 r
  rvcpu0/id_stage0/n2981 (net)                  1                 0.0000     2.5390 r
  rvcpu0/id_stage0/U2722/I (LVT_INHDV1)                 0.1484    0.0000     2.5390 r
  rvcpu0/id_stage0/U2722/ZN (LVT_INHDV1)                0.0518    0.0426     2.5816 f
  rvcpu0/id_stage0/n2982 (net)                  1                 0.0000     2.5816 f
  rvcpu0/id_stage0/U2723/A2 (LVT_NAND2HDV1)             0.0518    0.0000     2.5816 f
  rvcpu0/id_stage0/U2723/ZN (LVT_NAND2HDV1)             0.0649    0.0512     2.6328 r
  rvcpu0/id_stage0/n2986 (net)                  1                 0.0000     2.6328 r
  rvcpu0/id_stage0/U1716/A1 (LVT_NAND2HDV1)             0.0649    0.0000     2.6328 r
  rvcpu0/id_stage0/U1716/ZN (LVT_NAND2HDV1)             0.0717    0.0563     2.6890 f
  rvcpu0/id_stage0/n1629 (net)                  1                 0.0000     2.6890 f
  rvcpu0/id_stage0/U1608/A1 (LVT_NAND3HDV2)             0.0717    0.0000     2.6890 f
  rvcpu0/id_stage0/U1608/ZN (LVT_NAND3HDV2)             0.1039    0.0663     2.7554 r
  rvcpu0/id_stage0/n1507 (net)                  1                 0.0000     2.7554 r
  rvcpu0/id_stage0/U1604/A2 (LVT_AOI21HDV4)             0.1039    0.0000     2.7554 r
  rvcpu0/id_stage0/U1604/ZN (LVT_AOI21HDV4)             0.0814    0.0641     2.8195 f
  rvcpu0/id_stage0/n1502 (net)                  1                 0.0000     2.8195 f
  rvcpu0/id_stage0/U1602/A1 (LVT_OAI21HDV4)             0.0814    0.0000     2.8195 f
  rvcpu0/id_stage0/U1602/ZN (LVT_OAI21HDV4)             0.1241    0.0933     2.9128 r
  rvcpu0/id_stage0/n1498 (net)                  1                 0.0000     2.9128 r
  rvcpu0/id_stage0/U1427/A1 (LVT_NAND2HDV4)             0.1241    0.0000     2.9128 r
  rvcpu0/id_stage0/U1427/ZN (LVT_NAND2HDV4)             0.0842    0.0610     2.9739 f
  rvcpu0/id_stage0/n1270 (net)                  2                 0.0000     2.9739 f
  rvcpu0/id_stage0/U1426/A1 (LVT_AOI21HDV1)             0.0842    0.0000     2.9739 f
  rvcpu0/id_stage0/U1426/ZN (LVT_AOI21HDV1)             0.1461    0.1073     3.0811 r
  rvcpu0/id_stage0/n1700 (net)                  1                 0.0000     3.0811 r
  rvcpu0/id_stage0/U660/I (LVT_INHDV2)                  0.1461    0.0000     3.0811 r
  rvcpu0/id_stage0/U660/ZN (LVT_INHDV2)                 0.0834    0.0728     3.1539 f
  rvcpu0/id_stage0/n1699 (net)                  1                 0.0000     3.1539 f
  rvcpu0/id_stage0/U1694/A1 (LVT_NAND3HDV8)             0.0834    0.0000     3.1539 f
  rvcpu0/id_stage0/U1694/ZN (LVT_NAND3HDV8)             0.1255    0.0791     3.2330 r
  rvcpu0/id_stage0/n1660 (net)                  4                 0.0000     3.2330 r
  rvcpu0/id_stage0/U1621/I (LVT_INHDV16)                0.1255    0.0000     3.2330 r
  rvcpu0/id_stage0/U1621/ZN (LVT_INHDV16)               0.0858    0.0771     3.3101 f
  rvcpu0/id_stage0/n4442 (net)                 43                 0.0000     3.3101 f
  rvcpu0/id_stage0/U713/A1 (LVT_NAND2HDV2)              0.0858    0.0000     3.3101 f
  rvcpu0/id_stage0/U713/ZN (LVT_NAND2HDV2)              0.0701    0.0493     3.3594 r
  rvcpu0/id_stage0/n1456 (net)                  1                 0.0000     3.3594 r
  rvcpu0/id_stage0/U161/A2 (LVT_NAND2HDV2)              0.0701    0.0000     3.3594 r
  rvcpu0/id_stage0/U161/ZN (LVT_NAND2HDV2)              0.0825    0.0608     3.4202 f
  rvcpu0/id_stage0/n4390 (net)                  2                 0.0000     3.4202 f
  rvcpu0/id_stage0/U32/A1 (LVT_XNOR2HDV2)               0.0825    0.0000     3.4202 f
  rvcpu0/id_stage0/U32/ZN (LVT_XNOR2HDV2)               0.0591    0.1491     3.5693 r
  rvcpu0/id_stage0/n1455 (net)                  1                 0.0000     3.5693 r
  rvcpu0/id_stage0/U3097/A2 (LVT_AND3HDV4)              0.0591    0.0000     3.5693 r
  rvcpu0/id_stage0/U3097/Z (LVT_AND3HDV4)               0.0579    0.1290     3.6982 r
  rvcpu0/id_stage0/n5014 (net)                  1                 0.0000     3.6982 r
  rvcpu0/id_stage0/U1684/A2 (LVT_NAND4HDV4)             0.0579    0.0000     3.6982 r
  rvcpu0/id_stage0/U1684/ZN (LVT_NAND4HDV4)             0.1160    0.0896     3.7878 f
  rvcpu0/id_stage0/n1613 (net)                  1                 0.0000     3.7878 f
  rvcpu0/id_stage0/U1711/A1 (LVT_NOR2HDV4)              0.1160    0.0000     3.7878 f
  rvcpu0/id_stage0/U1711/ZN (LVT_NOR2HDV4)              0.0945    0.0753     3.8630 r
  rvcpu0/id_stage0/n1618 (net)                  1                 0.0000     3.8630 r
  rvcpu0/id_stage0/U1710/A1 (LVT_NAND4HDV4)             0.0945    0.0000     3.8630 r
  rvcpu0/id_stage0/U1710/ZN (LVT_NAND4HDV4)             0.1256    0.0863     3.9494 f
  rvcpu0/id_stage0/n1622 (net)                  1                 0.0000     3.9494 f
  rvcpu0/id_stage0/U1714/I (LVT_INHDV4)                 0.1256    0.0000     3.9494 f
  rvcpu0/id_stage0/U1714/ZN (LVT_INHDV4)                0.0610    0.0528     4.0021 r
  rvcpu0/id_stage0/n4672 (net)                  2                 0.0000     4.0021 r
  rvcpu0/id_stage0/U1713/A1 (LVT_NAND2HDV4)             0.0610    0.0000     4.0021 r
  rvcpu0/id_stage0/U1713/ZN (LVT_NAND2HDV4)             0.0543    0.0456     4.0477 f
  rvcpu0/id_stage0/n4380 (net)                  1                 0.0000     4.0477 f
  rvcpu0/id_stage0/U3734/A1 (LVT_NAND2HDV4)             0.0543    0.0000     4.0477 f
  rvcpu0/id_stage0/U3734/ZN (LVT_NAND2HDV4)             0.0947    0.0611     4.1088 r
  rvcpu0/id_stage0/flush_BAR (net)              3                 0.0000     4.1088 r
  rvcpu0/id_stage0/flush_BAR (ysyx_210326_id_stage_0)             0.0000     4.1088 r
  rvcpu0/flush (net)                                              0.0000     4.1088 r
  rvcpu0/if_stage0/flush_BAR (ysyx_210326_if_stage_0)             0.0000     4.1088 r
  rvcpu0/if_stage0/flush_BAR (net)                                0.0000     4.1088 r
  rvcpu0/if_stage0/U210/A1 (LVT_NOR2HDV8)               0.0947    0.0000     4.1088 r
  rvcpu0/if_stage0/U210/ZN (LVT_NOR2HDV8)               0.1620    0.0961     4.2049 f
  rvcpu0/if_stage0/n760 (net)                  11                 0.0000     4.2049 f
  rvcpu0/if_stage0/U44/A1 (LVT_NOR2HDV8)                0.1620    0.0000     4.2049 f
  rvcpu0/if_stage0/U44/ZN (LVT_NOR2HDV8)                0.1359    0.1067     4.3116 r
  rvcpu0/if_stage0/if_pc_o[4] (net)             5                 0.0000     4.3116 r
  rvcpu0/if_stage0/if_pc_o[4] (ysyx_210326_if_stage_0)            0.0000     4.3116 r
  rvcpu0/pc[4] (net)                                              0.0000     4.3116 r
  rvcpu0/btb0/pc_tag[2] (ysyx_210326_btb_0)                       0.0000     4.3116 r
  rvcpu0/btb0/pc_tag[2] (net)                                     0.0000     4.3116 r
  rvcpu0/btb0/U5490/I (LVT_INHDV4)                      0.1359    0.0000     4.3116 r
  rvcpu0/btb0/U5490/ZN (LVT_INHDV4)                     0.0821    0.0717     4.3834 f
  rvcpu0/btb0/n70862 (net)                      4                 0.0000     4.3834 f
  rvcpu0/btb0/U7390/I (LVT_INHDV4)                      0.0821    0.0000     4.3834 f
  rvcpu0/btb0/U7390/ZN (LVT_INHDV4)                     0.0477    0.0426     4.4260 r
  rvcpu0/btb0/n70841 (net)                      1                 0.0000     4.4260 r
  rvcpu0/btb0/U4812/A2 (LVT_OR2HDV8)                    0.0477    0.0000     4.4260 r
  rvcpu0/btb0/U4812/Z (LVT_OR2HDV8)                     0.1641    0.1554     4.5814 r
  rvcpu0/btb0/n69991 (net)                     16                 0.0000     4.5814 r
  rvcpu0/btb0/U7456/A2 (LVT_NOR2HDV4)                   0.1641    0.0000     4.5814 r
  rvcpu0/btb0/U7456/ZN (LVT_NOR2HDV4)                   0.0916    0.0826     4.6640 f
  rvcpu0/btb0/n71375 (net)                      6                 0.0000     4.6640 f
  rvcpu0/btb0/U5142/I (LVT_INHDV4)                      0.0916    0.0000     4.6640 f
  rvcpu0/btb0/U5142/ZN (LVT_INHDV4)                     0.1632    0.1155     4.7795 r
  rvcpu0/btb0/n80575 (net)                     11                 0.0000     4.7795 r
  rvcpu0/btb0/U699/I (LVT_INHDV6)                       0.1632    0.0000     4.7795 r
  rvcpu0/btb0/U699/ZN (LVT_INHDV6)                      0.1559    0.1318     4.9113 f
  rvcpu0/btb0/n182480 (net)                    40                 0.0000     4.9113 f
  rvcpu0/btb0/U36177/B1 (LVT_AOI22HDV1)                 0.1559    0.0000     4.9113 f
  rvcpu0/btb0/U36177/ZN (LVT_AOI22HDV1)                 0.1629    0.1146     5.0259 r
  rvcpu0/btb0/n99322 (net)                      1                 0.0000     5.0259 r
  rvcpu0/btb0/U36180/A2 (LVT_NAND4HDV1)                 0.1629    0.0000     5.0259 r
  rvcpu0/btb0/U36180/ZN (LVT_NAND4HDV1)                 0.1542    0.1264     5.1523 f
  rvcpu0/btb0/n99324 (net)                      1                 0.0000     5.1523 f
  rvcpu0/btb0/U4975/A2 (LVT_OR2HDV4)                    0.1542    0.0000     5.1523 f
  rvcpu0/btb0/U4975/Z (LVT_OR2HDV4)                     0.0421    0.1386     5.2908 f
  rvcpu0/btb0/n70026 (net)                      1                 0.0000     5.2908 f
  rvcpu0/btb0/U36190/A1 (LVT_NOR3HDV2)                  0.0421    0.0000     5.2908 f
  rvcpu0/btb0/U36190/ZN (LVT_NOR3HDV2)                  0.1777    0.0940     5.3848 r
  rvcpu0/btb0/n99413 (net)                      1                 0.0000     5.3848 r
  rvcpu0/btb0/U36245/A1 (LVT_NAND4HDV2)                 0.1777    0.0000     5.3848 r
  rvcpu0/btb0/U36245/ZN (LVT_NAND4HDV2)                 0.1337    0.1087     5.4935 f
  rvcpu0/btb0/n99497 (net)                      1                 0.0000     5.4935 f
  rvcpu0/btb0/U2273/A1 (LVT_NAND2HDV2)                  0.1337    0.0000     5.4935 f
  rvcpu0/btb0/U2273/ZN (LVT_NAND2HDV2)                  0.1177    0.0685     5.5620 r
  rvcpu0/btb0/n70418 (net)                      1                 0.0000     5.5620 r
  rvcpu0/btb0/U5737/A1 (LVT_NAND4HDV4)                  0.1177    0.0000     5.5620 r
  rvcpu0/btb0/U5737/ZN (LVT_NAND4HDV4)                  0.1289    0.0932     5.6552 f
  rvcpu0/btb0/n70416 (net)                      1                 0.0000     5.6552 f
  rvcpu0/btb0/U5736/A2 (LVT_NOR2HDV4)                   0.1289    0.0000     5.6552 f
  rvcpu0/btb0/U5736/ZN (LVT_NOR2HDV4)                   0.0969    0.0808     5.7361 r
  rvcpu0/btb0/n70415 (net)                      1                 0.0000     5.7361 r
  rvcpu0/btb0/U5732/A1 (LVT_AOI21HDV4)                  0.0969    0.0000     5.7361 r
  rvcpu0/btb0/U5732/ZN (LVT_AOI21HDV4)                  0.0930    0.0789     5.8150 f
  rvcpu0/btb0/btb_jump_ena (net)                1                 0.0000     5.8150 f
  rvcpu0/btb0/btb_jump_ena (ysyx_210326_btb_0)                    0.0000     5.8150 f
  rvcpu0/btb_jump_ena (net)                                       0.0000     5.8150 f
  rvcpu0/if_stage0/if_pre_jumpena (ysyx_210326_if_stage_0)        0.0000     5.8150 f
  rvcpu0/if_stage0/if_pre_jumpena (net)                           0.0000     5.8150 f
  rvcpu0/if_stage0/U178/A1 (LVT_NAND2HDV8)              0.0930    0.0000     5.8150 f
  rvcpu0/if_stage0/U178/ZN (LVT_NAND2HDV8)              0.1010    0.0713     5.8863 r
  rvcpu0/if_stage0/n25 (net)                    4                 0.0000     5.8863 r
  rvcpu0/if_stage0/U179/I (LVT_BUFHDV12)                0.1010    0.0000     5.8863 r
  rvcpu0/if_stage0/U179/Z (LVT_BUFHDV12)                0.1305    0.1371     6.0234 r
  rvcpu0/if_stage0/jump_ena_o_BAR (net)        31                 0.0000     6.0234 r
  rvcpu0/if_stage0/U194/A2 (LVT_NOR2HDV4)               0.1305    0.0000     6.0234 r
  rvcpu0/if_stage0/U194/ZN (LVT_NOR2HDV4)               0.0585    0.0529     6.0763 f
  rvcpu0/if_stage0/jump_pc_o[28] (net)          2                 0.0000     6.0763 f
  rvcpu0/if_stage0/U193/A1 (LVT_AOI21HDV4)              0.0585    0.0000     6.0763 f
  rvcpu0/if_stage0/U193/ZN (LVT_AOI21HDV4)              0.0985    0.0723     6.1486 r
  rvcpu0/if_stage0/n757 (net)                   1                 0.0000     6.1486 r
  rvcpu0/if_stage0/U201/I0 (LVT_MUX2NHDV2)              0.0985    0.0000     6.1486 r
  rvcpu0/if_stage0/U201/ZN (LVT_MUX2NHDV2)              0.1035    0.0679     6.2165 f
  rvcpu0/if_stage0/n259 (net)                   1                 0.0000     6.2165 f
  rvcpu0/if_stage0/pc_reg_28_/D (LVT_DQHDV4)            0.1035    0.0000     6.2165 f
  data arrival time                                                          6.2165
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcpu0/if_stage0/pc_reg_28_/CK (LVT_DQHDV4)                     0.0000     6.3500 r
  library setup time                                             -0.1333     6.2167
  data required time                                                         6.2167
  ------------------------------------------------------------------------------------
  data required time                                                         6.2167
  data arrival time                                                         -6.2165
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0002
  Startpoint: rvcpu0/idexe_reg0/exe_src2_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: rvcpu0/ifid_reg0/id_jump_pc_reg_3_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  rvcpu0/idexe_reg0/exe_src2_reg_1_/CK (LVT_DQHDV2)     0.0000    0.0000 #   0.0000 r
  rvcpu0/idexe_reg0/exe_src2_reg_1_/Q (LVT_DQHDV2)      0.1025    0.2531     0.2531 f
  rvcpu0/idexe_reg0/exe_src2[1] (net)           2                 0.0000     0.2531 f
  rvcpu0/idexe_reg0/exe_src2[1] (ysyx_210326_idexe_reg_0)         0.0000     0.2531 f
  rvcpu0/exe_src2_i[1] (net)                                      0.0000     0.2531 f
  rvcpu0/exe_stage0/exe_src2_i[1] (ysyx_210326_exe_stage_0)       0.0000     0.2531 f
  rvcpu0/exe_stage0/exe_src2_i[1] (net)                           0.0000     0.2531 f
  rvcpu0/exe_stage0/U2174/I (LVT_INHDV4)                0.1025    0.0000     0.2531 f
  rvcpu0/exe_stage0/U2174/ZN (LVT_INHDV4)               0.0921    0.0734     0.3265 r
  rvcpu0/exe_stage0/n219 (net)                  3                 0.0000     0.3265 r
  rvcpu0/exe_stage0/U1822/I (LVT_INHDV6)                0.0921    0.0000     0.3265 r
  rvcpu0/exe_stage0/U1822/ZN (LVT_INHDV6)               0.1001    0.0850     0.4115 f
  rvcpu0/exe_stage0/n3264 (net)                16                 0.0000     0.4115 f
  rvcpu0/exe_stage0/U38/I (LVT_INHDV6)                  0.1001    0.0000     0.4115 f
  rvcpu0/exe_stage0/U38/ZN (LVT_INHDV6)                 0.0790    0.0652     0.4767 r
  rvcpu0/exe_stage0/n77 (net)                   8                 0.0000     0.4767 r
  rvcpu0/exe_stage0/U1877/A1 (LVT_NOR2HDV1)             0.0790    0.0000     0.4767 r
  rvcpu0/exe_stage0/U1877/ZN (LVT_NOR2HDV1)             0.0844    0.0429     0.5195 f
  rvcpu0/exe_stage0/n359 (net)                  1                 0.0000     0.5195 f
  rvcpu0/exe_stage0/U1881/A1 (LVT_OAI21HDV2)            0.0844    0.0000     0.5195 f
  rvcpu0/exe_stage0/U1881/ZN (LVT_OAI21HDV2)            0.1582    0.1121     0.6316 r
  rvcpu0/exe_stage0/n2987 (net)                 2                 0.0000     0.6316 r
  rvcpu0/exe_stage0/U1284/A2 (LVT_AOI21HDV1)            0.1582    0.0000     0.6316 r
  rvcpu0/exe_stage0/U1284/ZN (LVT_AOI21HDV1)            0.1170    0.1012     0.7328 f
  rvcpu0/exe_stage0/n2510 (net)                 2                 0.0000     0.7328 f
  rvcpu0/exe_stage0/U1895/A1 (LVT_OAI21HDV2)            0.1170    0.0000     0.7328 f
  rvcpu0/exe_stage0/U1895/ZN (LVT_OAI21HDV2)            0.2063    0.1466     0.8795 r
  rvcpu0/exe_stage0/n1567 (net)                 2                 0.0000     0.8795 r
  rvcpu0/exe_stage0/U1639/I (LVT_INHDV1)                0.2063    0.0000     0.8795 r
  rvcpu0/exe_stage0/U1639/ZN (LVT_INHDV1)               0.1547    0.1330     1.0124 f
  rvcpu0/exe_stage0/n2676 (net)                 8                 0.0000     1.0124 f
  rvcpu0/exe_stage0/U3119/A1 (LVT_OAI21HDV1)            0.1547    0.0000     1.0124 f
  rvcpu0/exe_stage0/U3119/ZN (LVT_OAI21HDV1)            0.1736    0.1362     1.1486 r
  rvcpu0/exe_stage0/n1982 (net)                 1                 0.0000     1.1486 r
  rvcpu0/exe_stage0/U3121/A1 (LVT_XNOR2HDV1)            0.1736    0.0000     1.1486 r
  rvcpu0/exe_stage0/U3121/ZN (LVT_XNOR2HDV1)            0.0908    0.1958     1.3444 f
  rvcpu0/exe_stage0/n1983 (net)                 2                 0.0000     1.3444 f
  rvcpu0/exe_stage0/U105/A1 (LVT_AOI22HDV1)             0.0908    0.0000     1.3444 f
  rvcpu0/exe_stage0/U105/ZN (LVT_AOI22HDV1)             0.1807    0.1283     1.4727 r
  rvcpu0/exe_stage0/n1984 (net)                 1                 0.0000     1.4727 r
  rvcpu0/exe_stage0/U1721/B1 (LVT_INAND4HDV1)           0.1807    0.0000     1.4727 r
  rvcpu0/exe_stage0/U1721/ZN (LVT_INAND4HDV1)           0.1464    0.1227     1.5954 f
  rvcpu0/exe_stage0/n228 (net)                  1                 0.0000     1.5954 f
  rvcpu0/exe_stage0/U972/A2 (LVT_NOR2HDV1)              0.1464    0.0000     1.5954 f
  rvcpu0/exe_stage0/U972/ZN (LVT_NOR2HDV1)              0.1311    0.1039     1.6993 r
  rvcpu0/exe_stage0/n227 (net)                  1                 0.0000     1.6993 r
  rvcpu0/exe_stage0/U1720/B2 (LVT_INAND3HDV2)           0.1311    0.0000     1.6993 r
  rvcpu0/exe_stage0/U1720/ZN (LVT_INAND3HDV2)           0.1479    0.1212     1.8205 f
  rvcpu0/exe_stage0/exe_wd_o[9] (net)           4                 0.0000     1.8205 f
  rvcpu0/exe_stage0/exe_wd_o[9] (ysyx_210326_exe_stage_0)         0.0000     1.8205 f
  rvcpu0/exe_wd_o[9] (net)                                        0.0000     1.8205 f
  rvcpu0/id_stage0/exe2id_wd[9] (ysyx_210326_id_stage_0)          0.0000     1.8205 f
  rvcpu0/id_stage0/exe2id_wd[9] (net)                             0.0000     1.8205 f
  rvcpu0/id_stage0/U2228/A1 (LVT_NAND2HDV1)             0.1479    0.0000     1.8205 f
  rvcpu0/id_stage0/U2228/ZN (LVT_NAND2HDV1)             0.0959    0.0698     1.8903 r
  rvcpu0/id_stage0/n2280 (net)                  1                 0.0000     1.8903 r
  rvcpu0/id_stage0/U2232/A1 (LVT_NAND2HDV2)             0.0959    0.0000     1.8903 r
  rvcpu0/id_stage0/U2232/ZN (LVT_NAND2HDV2)             0.0528    0.0478     1.9380 f
  rvcpu0/id_stage0/n2281 (net)                  1                 0.0000     1.9380 f
  rvcpu0/id_stage0/U2233/B (LVT_AOI21HDV1)              0.0528    0.0000     1.9380 f
  rvcpu0/id_stage0/U2233/ZN (LVT_AOI21HDV1)             0.1439    0.0915     2.0296 r
  rvcpu0/id_stage0/n2282 (net)                  1                 0.0000     2.0296 r
  rvcpu0/id_stage0/U2234/A2 (LVT_NAND2HDV2)             0.1439    0.0000     2.0296 r
  rvcpu0/id_stage0/U2234/ZN (LVT_NAND2HDV2)             0.1040    0.0882     2.1178 f
  rvcpu0/id_stage0/id_src2_o[9] (net)           3                 0.0000     2.1178 f
  rvcpu0/id_stage0/U1588/I (LVT_INHDV3)                 0.1040    0.0000     2.1178 f
  rvcpu0/id_stage0/U1588/ZN (LVT_INHDV3)                0.0700    0.0601     2.1779 r
  rvcpu0/id_stage0/n2550 (net)                  3                 0.0000     2.1779 r
  rvcpu0/id_stage0/U1587/A1 (LVT_NAND2HDV2)             0.0700    0.0000     2.1779 r
  rvcpu0/id_stage0/U1587/ZN (LVT_NAND2HDV2)             0.0783    0.0633     2.2412 f
  rvcpu0/id_stage0/n2817 (net)                  3                 0.0000     2.2412 f
  rvcpu0/id_stage0/U1585/A1 (LVT_IAO22HDV1)             0.0783    0.0000     2.2412 f
  rvcpu0/id_stage0/U1585/ZN (LVT_IAO22HDV1)             0.1010    0.1883     2.4296 f
  rvcpu0/id_stage0/n2980 (net)                  2                 0.0000     2.4296 f
  rvcpu0/id_stage0/U826/A1 (LVT_OAI21HDV1)              0.1010    0.0000     2.4296 f
  rvcpu0/id_stage0/U826/ZN (LVT_OAI21HDV1)              0.1484    0.1094     2.5390 r
  rvcpu0/id_stage0/n2981 (net)                  1                 0.0000     2.5390 r
  rvcpu0/id_stage0/U2722/I (LVT_INHDV1)                 0.1484    0.0000     2.5390 r
  rvcpu0/id_stage0/U2722/ZN (LVT_INHDV1)                0.0518    0.0426     2.5816 f
  rvcpu0/id_stage0/n2982 (net)                  1                 0.0000     2.5816 f
  rvcpu0/id_stage0/U2723/A2 (LVT_NAND2HDV1)             0.0518    0.0000     2.5816 f
  rvcpu0/id_stage0/U2723/ZN (LVT_NAND2HDV1)             0.0649    0.0512     2.6328 r
  rvcpu0/id_stage0/n2986 (net)                  1                 0.0000     2.6328 r
  rvcpu0/id_stage0/U1716/A1 (LVT_NAND2HDV1)             0.0649    0.0000     2.6328 r
  rvcpu0/id_stage0/U1716/ZN (LVT_NAND2HDV1)             0.0717    0.0563     2.6890 f
  rvcpu0/id_stage0/n1629 (net)                  1                 0.0000     2.6890 f
  rvcpu0/id_stage0/U1608/A1 (LVT_NAND3HDV2)             0.0717    0.0000     2.6890 f
  rvcpu0/id_stage0/U1608/ZN (LVT_NAND3HDV2)             0.1039    0.0663     2.7554 r
  rvcpu0/id_stage0/n1507 (net)                  1                 0.0000     2.7554 r
  rvcpu0/id_stage0/U1604/A2 (LVT_AOI21HDV4)             0.1039    0.0000     2.7554 r
  rvcpu0/id_stage0/U1604/ZN (LVT_AOI21HDV4)             0.0814    0.0641     2.8195 f
  rvcpu0/id_stage0/n1502 (net)                  1                 0.0000     2.8195 f
  rvcpu0/id_stage0/U1602/A1 (LVT_OAI21HDV4)             0.0814    0.0000     2.8195 f
  rvcpu0/id_stage0/U1602/ZN (LVT_OAI21HDV4)             0.1241    0.0933     2.9128 r
  rvcpu0/id_stage0/n1498 (net)                  1                 0.0000     2.9128 r
  rvcpu0/id_stage0/U1427/A1 (LVT_NAND2HDV4)             0.1241    0.0000     2.9128 r
  rvcpu0/id_stage0/U1427/ZN (LVT_NAND2HDV4)             0.0842    0.0610     2.9739 f
  rvcpu0/id_stage0/n1270 (net)                  2                 0.0000     2.9739 f
  rvcpu0/id_stage0/U1426/A1 (LVT_AOI21HDV1)             0.0842    0.0000     2.9739 f
  rvcpu0/id_stage0/U1426/ZN (LVT_AOI21HDV1)             0.1461    0.1073     3.0811 r
  rvcpu0/id_stage0/n1700 (net)                  1                 0.0000     3.0811 r
  rvcpu0/id_stage0/U660/I (LVT_INHDV2)                  0.1461    0.0000     3.0811 r
  rvcpu0/id_stage0/U660/ZN (LVT_INHDV2)                 0.0834    0.0728     3.1539 f
  rvcpu0/id_stage0/n1699 (net)                  1                 0.0000     3.1539 f
  rvcpu0/id_stage0/U1694/A1 (LVT_NAND3HDV8)             0.0834    0.0000     3.1539 f
  rvcpu0/id_stage0/U1694/ZN (LVT_NAND3HDV8)             0.1255    0.0791     3.2330 r
  rvcpu0/id_stage0/n1660 (net)                  4                 0.0000     3.2330 r
  rvcpu0/id_stage0/U1621/I (LVT_INHDV16)                0.1255    0.0000     3.2330 r
  rvcpu0/id_stage0/U1621/ZN (LVT_INHDV16)               0.0858    0.0771     3.3101 f
  rvcpu0/id_stage0/n4442 (net)                 43                 0.0000     3.3101 f
  rvcpu0/id_stage0/U713/A1 (LVT_NAND2HDV2)              0.0858    0.0000     3.3101 f
  rvcpu0/id_stage0/U713/ZN (LVT_NAND2HDV2)              0.0701    0.0493     3.3594 r
  rvcpu0/id_stage0/n1456 (net)                  1                 0.0000     3.3594 r
  rvcpu0/id_stage0/U161/A2 (LVT_NAND2HDV2)              0.0701    0.0000     3.3594 r
  rvcpu0/id_stage0/U161/ZN (LVT_NAND2HDV2)              0.0825    0.0608     3.4202 f
  rvcpu0/id_stage0/n4390 (net)                  2                 0.0000     3.4202 f
  rvcpu0/id_stage0/U32/A1 (LVT_XNOR2HDV2)               0.0825    0.0000     3.4202 f
  rvcpu0/id_stage0/U32/ZN (LVT_XNOR2HDV2)               0.0591    0.1491     3.5693 r
  rvcpu0/id_stage0/n1455 (net)                  1                 0.0000     3.5693 r
  rvcpu0/id_stage0/U3097/A2 (LVT_AND3HDV4)              0.0591    0.0000     3.5693 r
  rvcpu0/id_stage0/U3097/Z (LVT_AND3HDV4)               0.0579    0.1290     3.6982 r
  rvcpu0/id_stage0/n5014 (net)                  1                 0.0000     3.6982 r
  rvcpu0/id_stage0/U1684/A2 (LVT_NAND4HDV4)             0.0579    0.0000     3.6982 r
  rvcpu0/id_stage0/U1684/ZN (LVT_NAND4HDV4)             0.1160    0.0896     3.7878 f
  rvcpu0/id_stage0/n1613 (net)                  1                 0.0000     3.7878 f
  rvcpu0/id_stage0/U1711/A1 (LVT_NOR2HDV4)              0.1160    0.0000     3.7878 f
  rvcpu0/id_stage0/U1711/ZN (LVT_NOR2HDV4)              0.0945    0.0753     3.8630 r
  rvcpu0/id_stage0/n1618 (net)                  1                 0.0000     3.8630 r
  rvcpu0/id_stage0/U1710/A1 (LVT_NAND4HDV4)             0.0945    0.0000     3.8630 r
  rvcpu0/id_stage0/U1710/ZN (LVT_NAND4HDV4)             0.1256    0.0863     3.9494 f
  rvcpu0/id_stage0/n1622 (net)                  1                 0.0000     3.9494 f
  rvcpu0/id_stage0/U1714/I (LVT_INHDV4)                 0.1256    0.0000     3.9494 f
  rvcpu0/id_stage0/U1714/ZN (LVT_INHDV4)                0.0610    0.0528     4.0021 r
  rvcpu0/id_stage0/n4672 (net)                  2                 0.0000     4.0021 r
  rvcpu0/id_stage0/U1713/A1 (LVT_NAND2HDV4)             0.0610    0.0000     4.0021 r
  rvcpu0/id_stage0/U1713/ZN (LVT_NAND2HDV4)             0.0543    0.0456     4.0477 f
  rvcpu0/id_stage0/n4380 (net)                  1                 0.0000     4.0477 f
  rvcpu0/id_stage0/U3734/A1 (LVT_NAND2HDV4)             0.0543    0.0000     4.0477 f
  rvcpu0/id_stage0/U3734/ZN (LVT_NAND2HDV4)             0.0947    0.0611     4.1088 r
  rvcpu0/id_stage0/flush_BAR (net)              3                 0.0000     4.1088 r
  rvcpu0/id_stage0/flush_BAR (ysyx_210326_id_stage_0)             0.0000     4.1088 r
  rvcpu0/flush (net)                                              0.0000     4.1088 r
  rvcpu0/if_stage0/flush_BAR (ysyx_210326_if_stage_0)             0.0000     4.1088 r
  rvcpu0/if_stage0/flush_BAR (net)                                0.0000     4.1088 r
  rvcpu0/if_stage0/U210/A1 (LVT_NOR2HDV8)               0.0947    0.0000     4.1088 r
  rvcpu0/if_stage0/U210/ZN (LVT_NOR2HDV8)               0.1620    0.0961     4.2049 f
  rvcpu0/if_stage0/n760 (net)                  11                 0.0000     4.2049 f
  rvcpu0/if_stage0/U558/A1 (LVT_NOR2HDV8)               0.1620    0.0000     4.2049 f
  rvcpu0/if_stage0/U558/ZN (LVT_NOR2HDV8)               0.1564    0.1205     4.3254 r
  rvcpu0/if_stage0/if_pc_o[5] (net)             6                 0.0000     4.3254 r
  rvcpu0/if_stage0/if_pc_o[5] (ysyx_210326_if_stage_0)            0.0000     4.3254 r
  rvcpu0/pc[5] (net)                                              0.0000     4.3254 r
  rvcpu0/btb0/pc_tag[3] (ysyx_210326_btb_0)                       0.0000     4.3254 r
  rvcpu0/btb0/pc_tag[3] (net)                                     0.0000     4.3254 r
  rvcpu0/btb0/U5928/A2 (LVT_OR2HDV8)                    0.1564    0.0000     4.3254 r
  rvcpu0/btb0/U5928/Z (LVT_OR2HDV8)                     0.0733    0.1290     4.4544 r
  rvcpu0/btb0/n70804 (net)                      4                 0.0000     4.4544 r
  rvcpu0/btb0/U780/I (LVT_INHDV2)                       0.0733    0.0000     4.4544 r
  rvcpu0/btb0/U780/ZN (LVT_INHDV2)                      0.0694    0.0603     4.5147 f
  rvcpu0/btb0/n70201 (net)                      1                 0.0000     4.5147 f
  rvcpu0/btb0/U5537/A1 (LVT_NAND2HDV8)                  0.0694    0.0000     4.5147 f
  rvcpu0/btb0/U5537/ZN (LVT_NAND2HDV8)                  0.1169    0.0804     4.5951 r
  rvcpu0/btb0/n70296 (net)                      8                 0.0000     4.5951 r
  rvcpu0/btb0/U5660/A1 (LVT_NOR2HDV4)                   0.1169    0.0000     4.5951 r
  rvcpu0/btb0/U5660/ZN (LVT_NOR2HDV4)                   0.0674    0.0545     4.6496 f
  rvcpu0/btb0/n70485 (net)                      3                 0.0000     4.6496 f
  rvcpu0/btb0/U5202/I (LVT_INHDV6)                      0.0674    0.0000     4.6496 f
  rvcpu0/btb0/U5202/ZN (LVT_INHDV6)                     0.2052    0.1313     4.7809 r
  rvcpu0/btb0/n80074 (net)                     29                 0.0000     4.7809 r
  rvcpu0/btb0/U683/I (LVT_INHDV1)                       0.2052    0.0000     4.7809 r
  rvcpu0/btb0/U683/ZN (LVT_INHDV1)                      0.2479    0.2009     4.9819 f
  rvcpu0/btb0/n190477 (net)                    16                 0.0000     4.9819 f
  rvcpu0/btb0/U5004/B1 (LVT_AO22HDV2)                   0.2479    0.0000     4.9819 f
  rvcpu0/btb0/U5004/Z (LVT_AO22HDV2)                    0.0659    0.2180     5.1999 f
  rvcpu0/btb0/n70045 (net)                      1                 0.0000     5.1999 f
  rvcpu0/btb0/U1106/B (LVT_AOI211HDV1)                  0.0659    0.0000     5.1999 f
  rvcpu0/btb0/U1106/ZN (LVT_AOI211HDV1)                 0.2262    0.1559     5.3557 r
  rvcpu0/btb0/n70559 (net)                      1                 0.0000     5.3557 r
  rvcpu0/btb0/U5811/A2 (LVT_NAND2HDV1)                  0.2262    0.0000     5.3557 r
  rvcpu0/btb0/U5811/ZN (LVT_NAND2HDV1)                  0.0814    0.0700     5.4257 f
  rvcpu0/btb0/n70558 (net)                      1                 0.0000     5.4257 f
  rvcpu0/btb0/U5810/A2 (LVT_NOR2HDV1)                   0.0814    0.0000     5.4257 f
  rvcpu0/btb0/U5810/ZN (LVT_NOR2HDV1)                   0.1140    0.0835     5.5092 r
  rvcpu0/btb0/n172523 (net)                     1                 0.0000     5.5092 r
  rvcpu0/btb0/U174138/A1 (LVT_NAND3HDV1)                0.1140    0.0000     5.5092 r
  rvcpu0/btb0/U174138/ZN (LVT_NAND3HDV1)                0.0967    0.0796     5.5888 f
  rvcpu0/btb0/n172569 (net)                     1                 0.0000     5.5888 f
  rvcpu0/btb0/U174184/A1 (LVT_OAI21HDV1)                0.0967    0.0000     5.5888 f
  rvcpu0/btb0/U174184/ZN (LVT_OAI21HDV1)                0.1454    0.1063     5.6952 r
  rvcpu0/btb0/n172755 (net)                     1                 0.0000     5.6952 r
  rvcpu0/btb0/U174352/A2 (LVT_NAND4HDV1)                0.1454    0.0000     5.6952 r
  rvcpu0/btb0/U174352/ZN (LVT_NAND4HDV1)                0.1405    0.1160     5.8111 f
  rvcpu0/btb0/n172757 (net)                     1                 0.0000     5.8111 f
  rvcpu0/btb0/U174353/A2 (LVT_NOR2HDV1)                 0.1405    0.0000     5.8111 f
  rvcpu0/btb0/U174353/ZN (LVT_NOR2HDV1)                 0.1154    0.0932     5.9043 r
  rvcpu0/btb0/n172782 (net)                     1                 0.0000     5.9043 r
  rvcpu0/btb0/U174376/A2 (LVT_AOI31HDV1)                0.1154    0.0000     5.9043 r
  rvcpu0/btb0/U174376/ZN (LVT_AOI31HDV1)                0.1310    0.1005     6.0048 f
  rvcpu0/btb0/btb_prepc_o[3] (net)              1                 0.0000     6.0048 f
  rvcpu0/btb0/btb_prepc_o[3] (ysyx_210326_btb_0)                  0.0000     6.0048 f
  rvcpu0/btb_prepc_o[3] (net)                                     0.0000     6.0048 f
  rvcpu0/if_stage0/if_pre_pc[3] (ysyx_210326_if_stage_0)          0.0000     6.0048 f
  rvcpu0/if_stage0/if_pre_pc[3] (net)                             0.0000     6.0048 f
  rvcpu0/if_stage0/U349/I (LVT_INHDV1)                  0.1310    0.0000     6.0048 f
  rvcpu0/if_stage0/U349/ZN (LVT_INHDV1)                 0.0639    0.0561     6.0609 r
  rvcpu0/if_stage0/n138 (net)                   1                 0.0000     6.0609 r
  rvcpu0/if_stage0/U169/A1 (LVT_NOR2HDV1)               0.0639    0.0000     6.0609 r
  rvcpu0/if_stage0/U169/ZN (LVT_NOR2HDV1)               0.0576    0.0456     6.1064 f
  rvcpu0/if_stage0/jump_pc_o[3] (net)           2                 0.0000     6.1064 f
  rvcpu0/if_stage0/jump_pc_o[3] (ysyx_210326_if_stage_0)          0.0000     6.1064 f
  rvcpu0/if_jump_pc[3] (net)                                      0.0000     6.1064 f
  rvcpu0/ifid_reg0/if_jump_pc[3] (ysyx_210326_ifid_reg_0)         0.0000     6.1064 f
  rvcpu0/ifid_reg0/if_jump_pc[3] (net)                            0.0000     6.1064 f
  rvcpu0/ifid_reg0/U170/A1 (LVT_IOA21HDV2)              0.0576    0.0000     6.1064 f
  rvcpu0/ifid_reg0/U170/ZN (LVT_IOA21HDV2)              0.0614    0.1169     6.2233 f
  rvcpu0/ifid_reg0/n170 (net)                   1                 0.0000     6.2233 f
  rvcpu0/ifid_reg0/id_jump_pc_reg_3_/D (LVT_DQHDV4)     0.0614    0.0000     6.2233 f
  data arrival time                                                          6.2233
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  rvcpu0/ifid_reg0/id_jump_pc_reg_3_/CK (LVT_DQHDV4)              0.0000     6.3500 r
  library setup time                                             -0.1264     6.2236
  data required time                                                         6.2236
  ------------------------------------------------------------------------------------
  data required time                                                         6.2236
  data arrival time                                                         -6.2233
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0003
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1176
    Unconnected ports (LINT-28)                                   219
    Feedthrough (LINT-29)                                         607
    Shorted outputs (LINT-31)                                     237
    Constant outputs (LINT-52)                                    113
Cells                                                              43
    Cells do not drive (LINT-1)                                    37
    Connected to power or ground (LINT-32)                          3
    Nets connected to multiple pins on same cell (LINT-33)          3
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210326', cell 'C727' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_axi_rw', cell 'C1624' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_clint', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_if_stage', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'B_39' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2542' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2548' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2551' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2555' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2559' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'B_42' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'C2582' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_id_stage', cell 'B_44' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_40' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_41' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_42' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_43' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_44' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_45' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_46' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_47' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_48' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_49' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_50' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_51' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_52' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_53' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_54' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_55' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_56' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_57' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_exe_stage', cell 'B_58' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_btb', cell 'C143041' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_btb', cell 'C143052' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_csrfile', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_csrfile', cell 'C10903' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326_csrfile', cell 'C10907' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210326', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'w_addr_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_b_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_b_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_b_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_b_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_r_id_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_r_id_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_r_id_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', port 'axi_r_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_mem_stage', port 'resp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_mem_stage', port 'resp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[31]' is connected directly to output port 'axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[30]' is connected directly to output port 'axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[29]' is connected directly to output port 'axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[28]' is connected directly to output port 'axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[27]' is connected directly to output port 'axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[26]' is connected directly to output port 'axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[25]' is connected directly to output port 'axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[24]' is connected directly to output port 'axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[23]' is connected directly to output port 'axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[22]' is connected directly to output port 'axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[21]' is connected directly to output port 'axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[20]' is connected directly to output port 'axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[19]' is connected directly to output port 'axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[18]' is connected directly to output port 'axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[17]' is connected directly to output port 'axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[16]' is connected directly to output port 'axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[15]' is connected directly to output port 'axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[14]' is connected directly to output port 'axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[13]' is connected directly to output port 'axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[12]' is connected directly to output port 'axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[11]' is connected directly to output port 'axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[10]' is connected directly to output port 'axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[9]' is connected directly to output port 'axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[8]' is connected directly to output port 'axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[7]' is connected directly to output port 'axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[6]' is connected directly to output port 'axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[5]' is connected directly to output port 'axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[4]' is connected directly to output port 'axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'r_addr_i[3]' is connected directly to output port 'axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[31]' is connected directly to output port 'axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[30]' is connected directly to output port 'axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[29]' is connected directly to output port 'axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[28]' is connected directly to output port 'axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[27]' is connected directly to output port 'axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[26]' is connected directly to output port 'axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[25]' is connected directly to output port 'axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[24]' is connected directly to output port 'axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[23]' is connected directly to output port 'axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[22]' is connected directly to output port 'axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[21]' is connected directly to output port 'axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[20]' is connected directly to output port 'axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[19]' is connected directly to output port 'axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[18]' is connected directly to output port 'axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[17]' is connected directly to output port 'axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[16]' is connected directly to output port 'axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[15]' is connected directly to output port 'axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[14]' is connected directly to output port 'axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[13]' is connected directly to output port 'axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[12]' is connected directly to output port 'axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[11]' is connected directly to output port 'axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[10]' is connected directly to output port 'axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[9]' is connected directly to output port 'axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[8]' is connected directly to output port 'axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[7]' is connected directly to output port 'axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[6]' is connected directly to output port 'axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[5]' is connected directly to output port 'axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[4]' is connected directly to output port 'axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_axi_rw', input port 'w_addr_i[3]' is connected directly to output port 'axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[63]' is connected directly to output port 'id_pc_o[63]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[62]' is connected directly to output port 'id_pc_o[62]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[61]' is connected directly to output port 'id_pc_o[61]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[60]' is connected directly to output port 'id_pc_o[60]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[59]' is connected directly to output port 'id_pc_o[59]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[58]' is connected directly to output port 'id_pc_o[58]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[57]' is connected directly to output port 'id_pc_o[57]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[56]' is connected directly to output port 'id_pc_o[56]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[55]' is connected directly to output port 'id_pc_o[55]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[54]' is connected directly to output port 'id_pc_o[54]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[53]' is connected directly to output port 'id_pc_o[53]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[52]' is connected directly to output port 'id_pc_o[52]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[51]' is connected directly to output port 'id_pc_o[51]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[50]' is connected directly to output port 'id_pc_o[50]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[49]' is connected directly to output port 'id_pc_o[49]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[48]' is connected directly to output port 'id_pc_o[48]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[47]' is connected directly to output port 'id_pc_o[47]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[46]' is connected directly to output port 'id_pc_o[46]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[45]' is connected directly to output port 'id_pc_o[45]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[44]' is connected directly to output port 'id_pc_o[44]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[43]' is connected directly to output port 'id_pc_o[43]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[42]' is connected directly to output port 'id_pc_o[42]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[41]' is connected directly to output port 'id_pc_o[41]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[40]' is connected directly to output port 'id_pc_o[40]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[39]' is connected directly to output port 'id_pc_o[39]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[38]' is connected directly to output port 'id_pc_o[38]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[37]' is connected directly to output port 'id_pc_o[37]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[36]' is connected directly to output port 'id_pc_o[36]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[35]' is connected directly to output port 'id_pc_o[35]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[34]' is connected directly to output port 'id_pc_o[34]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[33]' is connected directly to output port 'id_pc_o[33]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[32]' is connected directly to output port 'id_pc_o[32]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[31]' is connected directly to output port 'id_pc_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[30]' is connected directly to output port 'id_pc_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[29]' is connected directly to output port 'id_pc_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[28]' is connected directly to output port 'id_pc_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[27]' is connected directly to output port 'id_pc_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[26]' is connected directly to output port 'id_pc_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[25]' is connected directly to output port 'id_pc_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[24]' is connected directly to output port 'id_pc_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[23]' is connected directly to output port 'id_pc_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[22]' is connected directly to output port 'id_pc_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[21]' is connected directly to output port 'id_pc_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[20]' is connected directly to output port 'id_pc_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[19]' is connected directly to output port 'id_pc_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[18]' is connected directly to output port 'id_pc_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[17]' is connected directly to output port 'id_pc_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[16]' is connected directly to output port 'id_pc_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[15]' is connected directly to output port 'id_pc_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[14]' is connected directly to output port 'id_pc_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[13]' is connected directly to output port 'id_pc_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[12]' is connected directly to output port 'id_pc_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[11]' is connected directly to output port 'id_pc_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[10]' is connected directly to output port 'id_pc_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[9]' is connected directly to output port 'id_pc_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[8]' is connected directly to output port 'id_pc_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[7]' is connected directly to output port 'id_pc_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[6]' is connected directly to output port 'id_pc_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[5]' is connected directly to output port 'id_pc_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[4]' is connected directly to output port 'id_pc_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[3]' is connected directly to output port 'id_pc_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[2]' is connected directly to output port 'id_pc_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[1]' is connected directly to output port 'id_pc_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'id_pc_i[0]' is connected directly to output port 'id_pc_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[63]' is connected directly to output port 'ret_addr[63]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[62]' is connected directly to output port 'ret_addr[62]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[61]' is connected directly to output port 'ret_addr[61]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[60]' is connected directly to output port 'ret_addr[60]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[59]' is connected directly to output port 'ret_addr[59]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[58]' is connected directly to output port 'ret_addr[58]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[57]' is connected directly to output port 'ret_addr[57]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[56]' is connected directly to output port 'ret_addr[56]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[55]' is connected directly to output port 'ret_addr[55]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[54]' is connected directly to output port 'ret_addr[54]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[53]' is connected directly to output port 'ret_addr[53]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[52]' is connected directly to output port 'ret_addr[52]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[51]' is connected directly to output port 'ret_addr[51]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[50]' is connected directly to output port 'ret_addr[50]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[49]' is connected directly to output port 'ret_addr[49]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[48]' is connected directly to output port 'ret_addr[48]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[47]' is connected directly to output port 'ret_addr[47]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[46]' is connected directly to output port 'ret_addr[46]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[45]' is connected directly to output port 'ret_addr[45]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[44]' is connected directly to output port 'ret_addr[44]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[43]' is connected directly to output port 'ret_addr[43]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[42]' is connected directly to output port 'ret_addr[42]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[41]' is connected directly to output port 'ret_addr[41]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[40]' is connected directly to output port 'ret_addr[40]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[39]' is connected directly to output port 'ret_addr[39]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[38]' is connected directly to output port 'ret_addr[38]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[37]' is connected directly to output port 'ret_addr[37]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[36]' is connected directly to output port 'ret_addr[36]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[35]' is connected directly to output port 'ret_addr[35]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[34]' is connected directly to output port 'ret_addr[34]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[33]' is connected directly to output port 'ret_addr[33]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[32]' is connected directly to output port 'ret_addr[32]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[31]' is connected directly to output port 'ret_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[30]' is connected directly to output port 'ret_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[29]' is connected directly to output port 'ret_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[28]' is connected directly to output port 'ret_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[27]' is connected directly to output port 'ret_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[26]' is connected directly to output port 'ret_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[25]' is connected directly to output port 'ret_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[24]' is connected directly to output port 'ret_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[23]' is connected directly to output port 'ret_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[22]' is connected directly to output port 'ret_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[21]' is connected directly to output port 'ret_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[20]' is connected directly to output port 'ret_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[19]' is connected directly to output port 'ret_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[18]' is connected directly to output port 'ret_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[17]' is connected directly to output port 'ret_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[16]' is connected directly to output port 'ret_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[15]' is connected directly to output port 'ret_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[14]' is connected directly to output port 'ret_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[13]' is connected directly to output port 'ret_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[12]' is connected directly to output port 'ret_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[11]' is connected directly to output port 'ret_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[10]' is connected directly to output port 'ret_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[9]' is connected directly to output port 'ret_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[8]' is connected directly to output port 'ret_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[7]' is connected directly to output port 'ret_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[6]' is connected directly to output port 'ret_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[5]' is connected directly to output port 'ret_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[4]' is connected directly to output port 'ret_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[3]' is connected directly to output port 'ret_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[2]' is connected directly to output port 'ret_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[1]' is connected directly to output port 'ret_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210326_id_stage', input port 'pc_plus_4[0]' is connected directly to output port 'ret_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[7]' is connected directly to output port 'exe_aluop_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[6]' is connected directly to output port 'exe_aluop_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[5]' is connected directly to output port 'exe_aluop_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[4]' is connected directly to output port 'exe_aluop_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[3]' is connected directly to output port 'exe_aluop_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[2]' is connected directly to output port 'exe_aluop_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[1]' is connected directly to output port 'exe_aluop_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_aluop_i[0]' is connected directly to output port 'exe_aluop_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wa_i[4]' is connected directly to output port 'exe_wa_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wa_i[3]' is connected directly to output port 'exe_wa_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wa_i[2]' is connected directly to output port 'exe_wa_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wa_i[1]' is connected directly to output port 'exe_wa_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wa_i[0]' is connected directly to output port 'exe_wa_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_wreg_i' is connected directly to output port 'exe_wreg_o'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_mreg_i' is connected directly to output port 'exe_mreg_o'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[63]' is connected directly to output port 'exe_din_o[63]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[62]' is connected directly to output port 'exe_din_o[62]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[61]' is connected directly to output port 'exe_din_o[61]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[60]' is connected directly to output port 'exe_din_o[60]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[59]' is connected directly to output port 'exe_din_o[59]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[58]' is connected directly to output port 'exe_din_o[58]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[57]' is connected directly to output port 'exe_din_o[57]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[56]' is connected directly to output port 'exe_din_o[56]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[55]' is connected directly to output port 'exe_din_o[55]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[54]' is connected directly to output port 'exe_din_o[54]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[53]' is connected directly to output port 'exe_din_o[53]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[52]' is connected directly to output port 'exe_din_o[52]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[51]' is connected directly to output port 'exe_din_o[51]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[50]' is connected directly to output port 'exe_din_o[50]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[49]' is connected directly to output port 'exe_din_o[49]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[48]' is connected directly to output port 'exe_din_o[48]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[47]' is connected directly to output port 'exe_din_o[47]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[46]' is connected directly to output port 'exe_din_o[46]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[45]' is connected directly to output port 'exe_din_o[45]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[44]' is connected directly to output port 'exe_din_o[44]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[43]' is connected directly to output port 'exe_din_o[43]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[42]' is connected directly to output port 'exe_din_o[42]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[41]' is connected directly to output port 'exe_din_o[41]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[40]' is connected directly to output port 'exe_din_o[40]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[39]' is connected directly to output port 'exe_din_o[39]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[38]' is connected directly to output port 'exe_din_o[38]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[37]' is connected directly to output port 'exe_din_o[37]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[36]' is connected directly to output port 'exe_din_o[36]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[35]' is connected directly to output port 'exe_din_o[35]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[34]' is connected directly to output port 'exe_din_o[34]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[33]' is connected directly to output port 'exe_din_o[33]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[32]' is connected directly to output port 'exe_din_o[32]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[31]' is connected directly to output port 'exe_din_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[30]' is connected directly to output port 'exe_din_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[29]' is connected directly to output port 'exe_din_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[28]' is connected directly to output port 'exe_din_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[27]' is connected directly to output port 'exe_din_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[26]' is connected directly to output port 'exe_din_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[25]' is connected directly to output port 'exe_din_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[24]' is connected directly to output port 'exe_din_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[23]' is connected directly to output port 'exe_din_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[22]' is connected directly to output port 'exe_din_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[21]' is connected directly to output port 'exe_din_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[20]' is connected directly to output port 'exe_din_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[19]' is connected directly to output port 'exe_din_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[18]' is connected directly to output port 'exe_din_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[17]' is connected directly to output port 'exe_din_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[16]' is connected directly to output port 'exe_din_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[15]' is connected directly to output port 'exe_din_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[14]' is connected directly to output port 'exe_din_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[13]' is connected directly to output port 'exe_din_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[12]' is connected directly to output port 'exe_din_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[11]' is connected directly to output port 'exe_din_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[10]' is connected directly to output port 'exe_din_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[9]' is connected directly to output port 'exe_din_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[8]' is connected directly to output port 'exe_din_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[7]' is connected directly to output port 'exe_din_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[6]' is connected directly to output port 'exe_din_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[5]' is connected directly to output port 'exe_din_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[4]' is connected directly to output port 'exe_din_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[3]' is connected directly to output port 'exe_din_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[2]' is connected directly to output port 'exe_din_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[1]' is connected directly to output port 'exe_din_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_exe_stage', input port 'exe_din_i[0]' is connected directly to output port 'exe_din_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wa_i[4]' is connected directly to output port 'mem_wa_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wa_i[3]' is connected directly to output port 'mem_wa_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wa_i[2]' is connected directly to output port 'mem_wa_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wa_i[1]' is connected directly to output port 'mem_wa_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wa_i[0]' is connected directly to output port 'mem_wa_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wreg_i' is connected directly to output port 'mem_wreg_o'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[63]' is connected directly to output port 'waddr[63]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[63]' is connected directly to output port 'raddr[63]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[63]' is connected directly to output port 'mem_dreg_o[63]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[62]' is connected directly to output port 'waddr[62]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[62]' is connected directly to output port 'raddr[62]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[62]' is connected directly to output port 'mem_dreg_o[62]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[61]' is connected directly to output port 'waddr[61]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[61]' is connected directly to output port 'raddr[61]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[61]' is connected directly to output port 'mem_dreg_o[61]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[60]' is connected directly to output port 'waddr[60]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[60]' is connected directly to output port 'raddr[60]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[60]' is connected directly to output port 'mem_dreg_o[60]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[59]' is connected directly to output port 'waddr[59]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[59]' is connected directly to output port 'raddr[59]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[59]' is connected directly to output port 'mem_dreg_o[59]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[58]' is connected directly to output port 'waddr[58]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[58]' is connected directly to output port 'raddr[58]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[58]' is connected directly to output port 'mem_dreg_o[58]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[57]' is connected directly to output port 'waddr[57]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[57]' is connected directly to output port 'raddr[57]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[57]' is connected directly to output port 'mem_dreg_o[57]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[56]' is connected directly to output port 'waddr[56]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[56]' is connected directly to output port 'raddr[56]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[56]' is connected directly to output port 'mem_dreg_o[56]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[55]' is connected directly to output port 'waddr[55]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[55]' is connected directly to output port 'raddr[55]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[55]' is connected directly to output port 'mem_dreg_o[55]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[54]' is connected directly to output port 'waddr[54]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[54]' is connected directly to output port 'raddr[54]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[54]' is connected directly to output port 'mem_dreg_o[54]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[53]' is connected directly to output port 'waddr[53]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[53]' is connected directly to output port 'raddr[53]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[53]' is connected directly to output port 'mem_dreg_o[53]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[52]' is connected directly to output port 'waddr[52]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[52]' is connected directly to output port 'raddr[52]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[52]' is connected directly to output port 'mem_dreg_o[52]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[51]' is connected directly to output port 'waddr[51]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[51]' is connected directly to output port 'raddr[51]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[51]' is connected directly to output port 'mem_dreg_o[51]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[50]' is connected directly to output port 'waddr[50]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[50]' is connected directly to output port 'raddr[50]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[50]' is connected directly to output port 'mem_dreg_o[50]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[49]' is connected directly to output port 'waddr[49]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[49]' is connected directly to output port 'raddr[49]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[49]' is connected directly to output port 'mem_dreg_o[49]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[48]' is connected directly to output port 'waddr[48]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[48]' is connected directly to output port 'raddr[48]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[48]' is connected directly to output port 'mem_dreg_o[48]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[47]' is connected directly to output port 'waddr[47]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[47]' is connected directly to output port 'raddr[47]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[47]' is connected directly to output port 'mem_dreg_o[47]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[46]' is connected directly to output port 'waddr[46]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[46]' is connected directly to output port 'raddr[46]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[46]' is connected directly to output port 'mem_dreg_o[46]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[45]' is connected directly to output port 'waddr[45]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[45]' is connected directly to output port 'raddr[45]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[45]' is connected directly to output port 'mem_dreg_o[45]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[44]' is connected directly to output port 'waddr[44]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[44]' is connected directly to output port 'raddr[44]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[44]' is connected directly to output port 'mem_dreg_o[44]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[43]' is connected directly to output port 'waddr[43]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[43]' is connected directly to output port 'raddr[43]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[43]' is connected directly to output port 'mem_dreg_o[43]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[42]' is connected directly to output port 'waddr[42]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[42]' is connected directly to output port 'raddr[42]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[42]' is connected directly to output port 'mem_dreg_o[42]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[41]' is connected directly to output port 'waddr[41]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[41]' is connected directly to output port 'raddr[41]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[41]' is connected directly to output port 'mem_dreg_o[41]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[40]' is connected directly to output port 'waddr[40]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[40]' is connected directly to output port 'raddr[40]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[40]' is connected directly to output port 'mem_dreg_o[40]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[39]' is connected directly to output port 'waddr[39]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[39]' is connected directly to output port 'raddr[39]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[39]' is connected directly to output port 'mem_dreg_o[39]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[38]' is connected directly to output port 'waddr[38]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[38]' is connected directly to output port 'raddr[38]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[38]' is connected directly to output port 'mem_dreg_o[38]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[37]' is connected directly to output port 'waddr[37]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[37]' is connected directly to output port 'raddr[37]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[37]' is connected directly to output port 'mem_dreg_o[37]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[36]' is connected directly to output port 'waddr[36]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[36]' is connected directly to output port 'raddr[36]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[36]' is connected directly to output port 'mem_dreg_o[36]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[35]' is connected directly to output port 'waddr[35]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[35]' is connected directly to output port 'raddr[35]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[35]' is connected directly to output port 'mem_dreg_o[35]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[34]' is connected directly to output port 'waddr[34]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[34]' is connected directly to output port 'raddr[34]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[34]' is connected directly to output port 'mem_dreg_o[34]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[33]' is connected directly to output port 'waddr[33]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[33]' is connected directly to output port 'raddr[33]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[33]' is connected directly to output port 'mem_dreg_o[33]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[32]' is connected directly to output port 'waddr[32]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[32]' is connected directly to output port 'raddr[32]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[32]' is connected directly to output port 'mem_dreg_o[32]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[31]' is connected directly to output port 'waddr[31]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[31]' is connected directly to output port 'raddr[31]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[31]' is connected directly to output port 'mem_dreg_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[30]' is connected directly to output port 'waddr[30]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[30]' is connected directly to output port 'raddr[30]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[30]' is connected directly to output port 'mem_dreg_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[29]' is connected directly to output port 'waddr[29]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[29]' is connected directly to output port 'raddr[29]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[29]' is connected directly to output port 'mem_dreg_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[28]' is connected directly to output port 'waddr[28]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[28]' is connected directly to output port 'raddr[28]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[28]' is connected directly to output port 'mem_dreg_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[27]' is connected directly to output port 'waddr[27]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[27]' is connected directly to output port 'raddr[27]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[27]' is connected directly to output port 'mem_dreg_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[26]' is connected directly to output port 'waddr[26]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[26]' is connected directly to output port 'raddr[26]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[26]' is connected directly to output port 'mem_dreg_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[25]' is connected directly to output port 'waddr[25]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[25]' is connected directly to output port 'raddr[25]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[25]' is connected directly to output port 'mem_dreg_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[24]' is connected directly to output port 'waddr[24]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[24]' is connected directly to output port 'raddr[24]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[24]' is connected directly to output port 'mem_dreg_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[23]' is connected directly to output port 'waddr[23]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[23]' is connected directly to output port 'raddr[23]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[23]' is connected directly to output port 'mem_dreg_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[22]' is connected directly to output port 'waddr[22]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[22]' is connected directly to output port 'raddr[22]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[22]' is connected directly to output port 'mem_dreg_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[21]' is connected directly to output port 'waddr[21]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[21]' is connected directly to output port 'raddr[21]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[21]' is connected directly to output port 'mem_dreg_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[20]' is connected directly to output port 'waddr[20]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[20]' is connected directly to output port 'raddr[20]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[20]' is connected directly to output port 'mem_dreg_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[19]' is connected directly to output port 'waddr[19]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[19]' is connected directly to output port 'raddr[19]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[19]' is connected directly to output port 'mem_dreg_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[18]' is connected directly to output port 'waddr[18]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[18]' is connected directly to output port 'raddr[18]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[18]' is connected directly to output port 'mem_dreg_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[17]' is connected directly to output port 'waddr[17]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[17]' is connected directly to output port 'raddr[17]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[17]' is connected directly to output port 'mem_dreg_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[16]' is connected directly to output port 'waddr[16]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[16]' is connected directly to output port 'raddr[16]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[16]' is connected directly to output port 'mem_dreg_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[15]' is connected directly to output port 'waddr[15]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[15]' is connected directly to output port 'raddr[15]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[15]' is connected directly to output port 'mem_dreg_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[14]' is connected directly to output port 'waddr[14]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[14]' is connected directly to output port 'raddr[14]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[14]' is connected directly to output port 'mem_dreg_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[13]' is connected directly to output port 'waddr[13]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[13]' is connected directly to output port 'raddr[13]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[13]' is connected directly to output port 'mem_dreg_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[12]' is connected directly to output port 'waddr[12]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[12]' is connected directly to output port 'raddr[12]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[12]' is connected directly to output port 'mem_dreg_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[11]' is connected directly to output port 'waddr[11]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[11]' is connected directly to output port 'raddr[11]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[11]' is connected directly to output port 'mem_dreg_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[10]' is connected directly to output port 'waddr[10]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[10]' is connected directly to output port 'raddr[10]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[10]' is connected directly to output port 'mem_dreg_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[9]' is connected directly to output port 'waddr[9]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[9]' is connected directly to output port 'raddr[9]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[9]' is connected directly to output port 'mem_dreg_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[8]' is connected directly to output port 'waddr[8]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[8]' is connected directly to output port 'raddr[8]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[8]' is connected directly to output port 'mem_dreg_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[7]' is connected directly to output port 'waddr[7]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[7]' is connected directly to output port 'raddr[7]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[7]' is connected directly to output port 'mem_dreg_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[6]' is connected directly to output port 'waddr[6]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[6]' is connected directly to output port 'raddr[6]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[6]' is connected directly to output port 'mem_dreg_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[5]' is connected directly to output port 'waddr[5]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[5]' is connected directly to output port 'raddr[5]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[5]' is connected directly to output port 'mem_dreg_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[4]' is connected directly to output port 'waddr[4]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[4]' is connected directly to output port 'raddr[4]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[4]' is connected directly to output port 'mem_dreg_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[3]' is connected directly to output port 'waddr[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[3]' is connected directly to output port 'raddr[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[3]' is connected directly to output port 'mem_dreg_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[2]' is connected directly to output port 'waddr[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[2]' is connected directly to output port 'raddr[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[2]' is connected directly to output port 'mem_dreg_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[1]' is connected directly to output port 'waddr[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[1]' is connected directly to output port 'raddr[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[1]' is connected directly to output port 'mem_dreg_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[0]' is connected directly to output port 'waddr[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[0]' is connected directly to output port 'raddr[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_wd_i[0]' is connected directly to output port 'mem_dreg_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_mreg_i' is connected directly to output port 'mem_mreg_o'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_we_i' is connected directly to output port 'mem_csr_we_o'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_waddr_i[3]' is connected directly to output port 'mem_csr_waddr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_waddr_i[2]' is connected directly to output port 'mem_csr_waddr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_waddr_i[1]' is connected directly to output port 'mem_csr_waddr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_waddr_i[0]' is connected directly to output port 'mem_csr_waddr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[63]' is connected directly to output port 'mem_csr_wdata_o[63]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[62]' is connected directly to output port 'mem_csr_wdata_o[62]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[61]' is connected directly to output port 'mem_csr_wdata_o[61]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[60]' is connected directly to output port 'mem_csr_wdata_o[60]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[59]' is connected directly to output port 'mem_csr_wdata_o[59]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[58]' is connected directly to output port 'mem_csr_wdata_o[58]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[57]' is connected directly to output port 'mem_csr_wdata_o[57]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[56]' is connected directly to output port 'mem_csr_wdata_o[56]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[55]' is connected directly to output port 'mem_csr_wdata_o[55]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[54]' is connected directly to output port 'mem_csr_wdata_o[54]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[53]' is connected directly to output port 'mem_csr_wdata_o[53]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[52]' is connected directly to output port 'mem_csr_wdata_o[52]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[51]' is connected directly to output port 'mem_csr_wdata_o[51]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[50]' is connected directly to output port 'mem_csr_wdata_o[50]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[49]' is connected directly to output port 'mem_csr_wdata_o[49]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[48]' is connected directly to output port 'mem_csr_wdata_o[48]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[47]' is connected directly to output port 'mem_csr_wdata_o[47]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[46]' is connected directly to output port 'mem_csr_wdata_o[46]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[45]' is connected directly to output port 'mem_csr_wdata_o[45]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[44]' is connected directly to output port 'mem_csr_wdata_o[44]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[43]' is connected directly to output port 'mem_csr_wdata_o[43]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[42]' is connected directly to output port 'mem_csr_wdata_o[42]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[41]' is connected directly to output port 'mem_csr_wdata_o[41]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[40]' is connected directly to output port 'mem_csr_wdata_o[40]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[39]' is connected directly to output port 'mem_csr_wdata_o[39]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[38]' is connected directly to output port 'mem_csr_wdata_o[38]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[37]' is connected directly to output port 'mem_csr_wdata_o[37]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[36]' is connected directly to output port 'mem_csr_wdata_o[36]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[35]' is connected directly to output port 'mem_csr_wdata_o[35]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[34]' is connected directly to output port 'mem_csr_wdata_o[34]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[33]' is connected directly to output port 'mem_csr_wdata_o[33]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[32]' is connected directly to output port 'mem_csr_wdata_o[32]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[31]' is connected directly to output port 'mem_csr_wdata_o[31]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[30]' is connected directly to output port 'mem_csr_wdata_o[30]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[29]' is connected directly to output port 'mem_csr_wdata_o[29]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[28]' is connected directly to output port 'mem_csr_wdata_o[28]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[27]' is connected directly to output port 'mem_csr_wdata_o[27]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[26]' is connected directly to output port 'mem_csr_wdata_o[26]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[25]' is connected directly to output port 'mem_csr_wdata_o[25]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[24]' is connected directly to output port 'mem_csr_wdata_o[24]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[23]' is connected directly to output port 'mem_csr_wdata_o[23]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[22]' is connected directly to output port 'mem_csr_wdata_o[22]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[21]' is connected directly to output port 'mem_csr_wdata_o[21]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[20]' is connected directly to output port 'mem_csr_wdata_o[20]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[19]' is connected directly to output port 'mem_csr_wdata_o[19]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[18]' is connected directly to output port 'mem_csr_wdata_o[18]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[17]' is connected directly to output port 'mem_csr_wdata_o[17]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[16]' is connected directly to output port 'mem_csr_wdata_o[16]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[15]' is connected directly to output port 'mem_csr_wdata_o[15]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[14]' is connected directly to output port 'mem_csr_wdata_o[14]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[13]' is connected directly to output port 'mem_csr_wdata_o[13]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[12]' is connected directly to output port 'mem_csr_wdata_o[12]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[11]' is connected directly to output port 'mem_csr_wdata_o[11]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[10]' is connected directly to output port 'mem_csr_wdata_o[10]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[9]' is connected directly to output port 'mem_csr_wdata_o[9]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[8]' is connected directly to output port 'mem_csr_wdata_o[8]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[7]' is connected directly to output port 'mem_csr_wdata_o[7]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[6]' is connected directly to output port 'mem_csr_wdata_o[6]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[5]' is connected directly to output port 'mem_csr_wdata_o[5]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[4]' is connected directly to output port 'mem_csr_wdata_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[3]' is connected directly to output port 'mem_csr_wdata_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[2]' is connected directly to output port 'mem_csr_wdata_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[1]' is connected directly to output port 'mem_csr_wdata_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_mem_stage', input port 'mem_csr_wdata_i[0]' is connected directly to output port 'mem_csr_wdata_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wa_i[4]' is connected directly to output port 'wb_wa_o[4]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wa_i[3]' is connected directly to output port 'wb_wa_o[3]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wa_i[2]' is connected directly to output port 'wb_wa_o[2]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wa_i[1]' is connected directly to output port 'wb_wa_o[1]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wa_i[0]' is connected directly to output port 'wb_wa_o[0]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_wreg_i' is connected directly to output port 'wb_wreg_o'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_we_i' is connected directly to output port 'csr_we'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_waddr_i[3]' is connected directly to output port 'csr_waddr[3]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_waddr_i[2]' is connected directly to output port 'csr_waddr[2]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_waddr_i[1]' is connected directly to output port 'csr_waddr[1]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_waddr_i[0]' is connected directly to output port 'csr_waddr[0]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[62]' is connected directly to output port 'csr_wdata[62]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[61]' is connected directly to output port 'csr_wdata[61]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[60]' is connected directly to output port 'csr_wdata[60]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[59]' is connected directly to output port 'csr_wdata[59]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[58]' is connected directly to output port 'csr_wdata[58]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[57]' is connected directly to output port 'csr_wdata[57]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[56]' is connected directly to output port 'csr_wdata[56]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[55]' is connected directly to output port 'csr_wdata[55]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[54]' is connected directly to output port 'csr_wdata[54]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[53]' is connected directly to output port 'csr_wdata[53]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[52]' is connected directly to output port 'csr_wdata[52]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[51]' is connected directly to output port 'csr_wdata[51]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[50]' is connected directly to output port 'csr_wdata[50]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[49]' is connected directly to output port 'csr_wdata[49]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[48]' is connected directly to output port 'csr_wdata[48]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[47]' is connected directly to output port 'csr_wdata[47]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[46]' is connected directly to output port 'csr_wdata[46]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[45]' is connected directly to output port 'csr_wdata[45]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[44]' is connected directly to output port 'csr_wdata[44]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[43]' is connected directly to output port 'csr_wdata[43]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[42]' is connected directly to output port 'csr_wdata[42]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[41]' is connected directly to output port 'csr_wdata[41]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[40]' is connected directly to output port 'csr_wdata[40]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[39]' is connected directly to output port 'csr_wdata[39]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[38]' is connected directly to output port 'csr_wdata[38]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[37]' is connected directly to output port 'csr_wdata[37]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[36]' is connected directly to output port 'csr_wdata[36]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[35]' is connected directly to output port 'csr_wdata[35]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[34]' is connected directly to output port 'csr_wdata[34]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[33]' is connected directly to output port 'csr_wdata[33]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[32]' is connected directly to output port 'csr_wdata[32]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[31]' is connected directly to output port 'csr_wdata[31]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[30]' is connected directly to output port 'csr_wdata[30]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[29]' is connected directly to output port 'csr_wdata[29]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[28]' is connected directly to output port 'csr_wdata[28]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[27]' is connected directly to output port 'csr_wdata[27]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[26]' is connected directly to output port 'csr_wdata[26]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[25]' is connected directly to output port 'csr_wdata[25]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[24]' is connected directly to output port 'csr_wdata[24]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[23]' is connected directly to output port 'csr_wdata[23]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[22]' is connected directly to output port 'csr_wdata[22]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[21]' is connected directly to output port 'csr_wdata[21]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[20]' is connected directly to output port 'csr_wdata[20]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[19]' is connected directly to output port 'csr_wdata[19]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[18]' is connected directly to output port 'csr_wdata[18]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[17]' is connected directly to output port 'csr_wdata[17]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[16]' is connected directly to output port 'csr_wdata[16]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[15]' is connected directly to output port 'csr_wdata[15]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[14]' is connected directly to output port 'csr_wdata[14]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[13]' is connected directly to output port 'csr_wdata[13]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[12]' is connected directly to output port 'csr_wdata[12]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[11]' is connected directly to output port 'csr_wdata[11]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[10]' is connected directly to output port 'csr_wdata[10]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[9]' is connected directly to output port 'csr_wdata[9]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[8]' is connected directly to output port 'csr_wdata[8]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[7]' is connected directly to output port 'csr_wdata[7]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[6]' is connected directly to output port 'csr_wdata[6]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[5]' is connected directly to output port 'csr_wdata[5]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[4]' is connected directly to output port 'csr_wdata[4]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[3]' is connected directly to output port 'csr_wdata[3]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[2]' is connected directly to output port 'csr_wdata[2]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[1]' is connected directly to output port 'csr_wdata[1]'. (LINT-29)
Warning: In design 'ysyx_210326_wb_stage', input port 'wb_csr_wdata_i[0]' is connected directly to output port 'csr_wdata[0]'. (LINT-29)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_burst_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[3]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[4]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[5]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[6]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_len_o[7]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to output port 'axi_aw_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[0]' is connected directly to output port 'axi_ar_len_o[0]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_ar_burst_o[0]'. (LINT-31)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to output port 'axi_w_last_o'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[63]' is connected directly to output port 'waddr[63]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[63]' is connected directly to output port 'raddr[63]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[62]' is connected directly to output port 'waddr[62]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[62]' is connected directly to output port 'raddr[62]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[61]' is connected directly to output port 'waddr[61]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[61]' is connected directly to output port 'raddr[61]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[60]' is connected directly to output port 'waddr[60]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[60]' is connected directly to output port 'raddr[60]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[59]' is connected directly to output port 'waddr[59]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[59]' is connected directly to output port 'raddr[59]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[58]' is connected directly to output port 'waddr[58]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[58]' is connected directly to output port 'raddr[58]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[57]' is connected directly to output port 'waddr[57]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[57]' is connected directly to output port 'raddr[57]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[56]' is connected directly to output port 'waddr[56]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[56]' is connected directly to output port 'raddr[56]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[55]' is connected directly to output port 'waddr[55]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[55]' is connected directly to output port 'raddr[55]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[54]' is connected directly to output port 'waddr[54]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[54]' is connected directly to output port 'raddr[54]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[53]' is connected directly to output port 'waddr[53]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[53]' is connected directly to output port 'raddr[53]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[52]' is connected directly to output port 'waddr[52]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[52]' is connected directly to output port 'raddr[52]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[51]' is connected directly to output port 'waddr[51]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[51]' is connected directly to output port 'raddr[51]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[50]' is connected directly to output port 'waddr[50]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[50]' is connected directly to output port 'raddr[50]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[49]' is connected directly to output port 'waddr[49]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[49]' is connected directly to output port 'raddr[49]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[48]' is connected directly to output port 'waddr[48]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[48]' is connected directly to output port 'raddr[48]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[47]' is connected directly to output port 'waddr[47]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[47]' is connected directly to output port 'raddr[47]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[46]' is connected directly to output port 'waddr[46]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[46]' is connected directly to output port 'raddr[46]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[45]' is connected directly to output port 'waddr[45]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[45]' is connected directly to output port 'raddr[45]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[44]' is connected directly to output port 'waddr[44]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[44]' is connected directly to output port 'raddr[44]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[43]' is connected directly to output port 'waddr[43]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[43]' is connected directly to output port 'raddr[43]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[42]' is connected directly to output port 'waddr[42]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[42]' is connected directly to output port 'raddr[42]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[41]' is connected directly to output port 'waddr[41]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[41]' is connected directly to output port 'raddr[41]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[40]' is connected directly to output port 'waddr[40]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[40]' is connected directly to output port 'raddr[40]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[39]' is connected directly to output port 'waddr[39]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[39]' is connected directly to output port 'raddr[39]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[38]' is connected directly to output port 'waddr[38]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[38]' is connected directly to output port 'raddr[38]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[37]' is connected directly to output port 'waddr[37]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[37]' is connected directly to output port 'raddr[37]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[36]' is connected directly to output port 'waddr[36]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[36]' is connected directly to output port 'raddr[36]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[35]' is connected directly to output port 'waddr[35]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[35]' is connected directly to output port 'raddr[35]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[34]' is connected directly to output port 'waddr[34]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[34]' is connected directly to output port 'raddr[34]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[33]' is connected directly to output port 'waddr[33]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[33]' is connected directly to output port 'raddr[33]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[32]' is connected directly to output port 'waddr[32]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[32]' is connected directly to output port 'raddr[32]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[31]' is connected directly to output port 'waddr[31]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[31]' is connected directly to output port 'raddr[31]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[30]' is connected directly to output port 'waddr[30]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[30]' is connected directly to output port 'raddr[30]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[29]' is connected directly to output port 'waddr[29]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[29]' is connected directly to output port 'raddr[29]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[28]' is connected directly to output port 'waddr[28]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[28]' is connected directly to output port 'raddr[28]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[27]' is connected directly to output port 'waddr[27]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[27]' is connected directly to output port 'raddr[27]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[26]' is connected directly to output port 'waddr[26]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[26]' is connected directly to output port 'raddr[26]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[25]' is connected directly to output port 'waddr[25]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[25]' is connected directly to output port 'raddr[25]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[24]' is connected directly to output port 'waddr[24]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[24]' is connected directly to output port 'raddr[24]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[23]' is connected directly to output port 'waddr[23]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[23]' is connected directly to output port 'raddr[23]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[22]' is connected directly to output port 'waddr[22]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[22]' is connected directly to output port 'raddr[22]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[21]' is connected directly to output port 'waddr[21]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[21]' is connected directly to output port 'raddr[21]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[20]' is connected directly to output port 'waddr[20]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[20]' is connected directly to output port 'raddr[20]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[19]' is connected directly to output port 'waddr[19]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[19]' is connected directly to output port 'raddr[19]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[18]' is connected directly to output port 'waddr[18]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[18]' is connected directly to output port 'raddr[18]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[17]' is connected directly to output port 'waddr[17]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[17]' is connected directly to output port 'raddr[17]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[16]' is connected directly to output port 'waddr[16]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[16]' is connected directly to output port 'raddr[16]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[15]' is connected directly to output port 'waddr[15]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[15]' is connected directly to output port 'raddr[15]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[14]' is connected directly to output port 'waddr[14]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[14]' is connected directly to output port 'raddr[14]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[13]' is connected directly to output port 'waddr[13]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[13]' is connected directly to output port 'raddr[13]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[12]' is connected directly to output port 'waddr[12]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[12]' is connected directly to output port 'raddr[12]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[11]' is connected directly to output port 'waddr[11]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[11]' is connected directly to output port 'raddr[11]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[10]' is connected directly to output port 'waddr[10]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[10]' is connected directly to output port 'raddr[10]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[9]' is connected directly to output port 'waddr[9]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[9]' is connected directly to output port 'raddr[9]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[8]' is connected directly to output port 'waddr[8]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[8]' is connected directly to output port 'raddr[8]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[7]' is connected directly to output port 'waddr[7]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[7]' is connected directly to output port 'raddr[7]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[6]' is connected directly to output port 'waddr[6]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[6]' is connected directly to output port 'raddr[6]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[5]' is connected directly to output port 'waddr[5]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[5]' is connected directly to output port 'raddr[5]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[4]' is connected directly to output port 'waddr[4]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[4]' is connected directly to output port 'raddr[4]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[3]' is connected directly to output port 'waddr[3]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[3]' is connected directly to output port 'raddr[3]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[2]' is connected directly to output port 'waddr[2]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[2]' is connected directly to output port 'raddr[2]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[1]' is connected directly to output port 'waddr[1]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[1]' is connected directly to output port 'raddr[1]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[0]' is connected directly to output port 'waddr[0]'. (LINT-31)
Warning: In design 'ysyx_210326_mem_stage', output port 'mem_dreg_o[0]' is connected directly to output port 'raddr[0]'. (LINT-31)
Warning: In design 'ysyx_210326', a pin on submodule 'axi_rw0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'r_req_i' is connected to logic 0. 
Warning: In design 'ysyx_210326', a pin on submodule 'axi_rw0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_valid_i' is connected to logic 1. 
Warning: In design 'ysyx_210326', a pin on submodule 'axi_rw0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_req_i' is connected to logic 1. 
Warning: In design 'ysyx_210326', the same net is connected to more than one pin on submodule 'axi_rw0'. (LINT-33)
   Net '*Logic1*' is connected to pins 'w_valid_i', 'w_req_i''.
Warning: In design 'ysyx_210326', the same net is connected to more than one pin on submodule 'rvcpu0'. (LINT-33)
   Net 'r_resp_i[1]' is connected to pins 'if_resp[1]', 'd_resp[1]''.
Warning: In design 'ysyx_210326', the same net is connected to more than one pin on submodule 'rvcpu0'. (LINT-33)
   Net 'r_resp_i[0]' is connected to pins 'if_resp[0]', 'd_resp[0]''.
Warning: In design 'ysyx_210326', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_aw_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_w_last_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_id_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_id_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_id_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_id_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_len_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_burst_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210326_axi_rw', output port 'axi_ar_burst_o[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210326_if_stage', output port 'if_size[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210326_if_stage', output port 'if_size[0]' is connected directly to 'logic 0'. (LINT-52)
1
