
<html><head><title>Connecting VHDL Blocks to SPICE Blocks</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668922" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Connecting VHDL Blocks to SPICE Blocks" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Analog Mixed-Signal,Spectre AMS Designer,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Verification,SPICE, SPICE, VHDL-AMS," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668922" />
<meta name="NextFile" content="Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Reusing_Testbenches_and_IP.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Connecting VHDL Blocks to SPICE Blocks" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Reusing_Testbenches_and_IP.html" title="Reusing_Testbenches_and_IP">Reusing_Testbenches_and_IP</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks.html" title="Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks">Connections_from_VHDL_and_VHDL ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Connecting VHDL Blocks to SPICE Blocks</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="ConnectingVHDLBlockstoSPICEBlocks-VHDL_SPICE"></span><span class="confluence-anchor-link" id="ConnectingVHDLBlockstoSPICEBlocks-1042418"></span>Direct instantiation of SPICE blocks within a VHDL scope is supported only using the&#160;<code>xrun</code>&#160;command flow. The three step method is not supported for VHDL-SPICE flows. Analogous to the Verilog-SPICE solution, AMSCB flow is required to specify SPICE blocks, boundary port maps and binding information. You can use the&#160;portmap&#160;and&#160;config&#160;mstatements in an&#160;amsd<span>&#160;</span>block to specify port bindings at VHDL-SPICE boundaries.</p>

<p>Here are some examples:</p>

<p><code>amsd{</code><br /><code>&#160;&#160;&#160;&#160;portmap subckt=dummy_spice autobus=yes&#160;refformat=vhdl</code><br /><code>&#160;&#160;&#160;&#160;config cell=dummy_spice use=spice</code><br /><code>&#160;&#160;&#160;&#160;}</code></p>

<p>and:</p>

<p><code>amsd{</code><br /><code>&#160;&#160;&#160;&#160;portmap subckt=dummy_spice2 autobus=yes reffile=ref.vhd&#160;refformat=vhdl</code><br /><code>&#160;&#160;&#160;&#160;config cell=dummy_spice2 use=spice</code><br /><code>&#160;&#160;&#160;&#160;}</code></p>

<p>In the example immediately above, the<code><span>&#160;</span>reffile<span>&#160;</span></code>contains a VHDL module that defines the port bindings to use from a VHDL parent to a SPICE subcircuit or instance. The&#160;<code>config&#160;</code>statement specifies<span style=""><span>&#160;</span>which<span>&#160;</span></span>SPICE cell (subcircuit) or instance.</p>

<p>You can have user-defined types, subtypes, and records where VHDL connects to SPICE.</p>

<p>Consider the following example of a 16x16-bit multiplier (<code>.SUBCKT mult16x16_spice</code>) with two 16-bit inputs (<code>A&lt;15:0&gt;<span>&#160;</span></code>and<code><span>&#160;</span>B&lt;15:0&gt;</code>), a clock input (<code>CLK</code>), and a 32-bit output (<code>P&lt;31:0&gt;</code>).</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><colgroup><col /></colgroup><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java plain" style="text-align: left;">* SPICE file:<span>&#160;</span></code><code class="java string" style="text-align: left;">&quot;mult16.net&quot;</code><br /><code class="java plain" style="text-align: left;">*****&#160;This&#160;is&#160;a&#160;</code><code class="java value" style="text-align: left;">16</code><code class="java plain" style="text-align: left;">-bit&#160;x&#160;</code><code class="java value" style="text-align: left;">16</code><code class="java plain" style="text-align: left;">-bit&#160;parallel&#160;unsigned&#160;multiplier&#160;**********</code><br /><code class="java plain" style="text-align: left;">*</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;A&lt;</code><code class="java value" style="text-align: left;">15</code><code class="java plain" style="text-align: left;">:</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">&gt;&#160;</code><code class="java value" style="text-align: left;">16</code><code class="java plain" style="text-align: left;">-bit&#160;multiplicant&#160;input</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;B&lt;</code><code class="java value" style="text-align: left;">15</code><code class="java plain" style="text-align: left;">:</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">&gt;&#160;</code><code class="java value" style="text-align: left;">16</code><code class="java plain" style="text-align: left;">-bit&#160;multiplier&#160;input</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;P&lt;</code><code class="java value" style="text-align: left;">31</code><code class="java plain" style="text-align: left;">:</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">&gt;&#160;</code><code class="java value" style="text-align: left;">32</code><code class="java plain" style="text-align: left;">-bit&#160;product&#160;output</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;PRD&lt;</code><code class="java value" style="text-align: left;">31</code><code class="java plain" style="text-align: left;">:</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">&gt;&#160;</code><code class="java value" style="text-align: left;">32</code><code class="java plain" style="text-align: left;">-bit&#160;product&#160;output&#160;befor&#160;the&#160;output&#160;register</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;CLK&#160;&#160;clock&#160;input</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;RegA&#160;</code><code class="java value" style="text-align: left;">16</code><code class="java plain" style="text-align: left;">-bit&#160;input&#160;register(postive&#160;edge&#160;triggered)</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;RegB&#160;</code><code class="java value" style="text-align: left;">16</code><code class="java plain" style="text-align: left;">-bit&#160;input&#160;register(postive&#160;edge&#160;triggered)</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;RegP&#160;</code><code class="java value" style="text-align: left;">32</code><code class="java plain" style="text-align: left;">-bit&#160;output&#160;register(postive&#160;edge&#160;triggered)</code><br /><code class="java plain" style="text-align: left;">*</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;----</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java value" style="text-align: left;">16</code>&#160;&#160;<code class="java plain" style="text-align: left;">|&#160;&#160;&#160;&#160;|</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;A&lt;</code><code class="java value" style="text-align: left;">15</code><code class="java plain" style="text-align: left;">:</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">&gt;&#160;----/--&gt;|RegA|--------+</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;+----&gt;|&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;v&#160;&#160;&#160;&#160;&#160;</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;----&#160;&#160;&#160;&#160;----------&#160;&#160;PRD&lt;</code><code class="java value" style="text-align: left;">31</code><code class="java plain" style="text-align: left;">:</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">&gt;</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;----</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;16x16&#160;&#160;&#160;|&#160;&#160;</code><code class="java value" style="text-align: left;">32</code>&#160;&#160;&#160;<code class="java plain" style="text-align: left;">|&#160;&#160;&#160;&#160;|</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|Multiplier|---/---|RegP|--/--&gt;&#160;P&lt;</code><code class="java value" style="text-align: left;">31</code><code class="java plain" style="text-align: left;">:</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">&gt;</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;array&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;|&#160;&#160;</code><code class="java value" style="text-align: left;">32</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;+--&gt;|&#160;&#160;&#160;&#160;|</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;----------&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;----</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;----&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;^&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;</code><code class="java value" style="text-align: left;">16</code>&#160;&#160;<code class="java plain" style="text-align: left;">|&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;B&lt;</code><code class="java value" style="text-align: left;">15</code><code class="java plain" style="text-align: left;">:</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">&gt;&#160;----/--&gt;|RegB|-------+&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;+----&gt;|&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;----&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;</code><br /><code class="java plain" style="text-align: left;">*&#160;&#160;&#160;&#160;&#160;&#160;CLK&#160;&#160;--+----------------------------+</code><br /><code class="java plain" style="text-align: left;">*</code><br /><code class="java plain" style="text-align: left;">***********************************************************************</code></p>
</td>
</tr>
</tbody></table></div>

<p>You can create a VHDL&#160;<span>&#160;</span><code>reffile</code><span>&#160;</span>such as the following that defines the directions for the interface elements between SPICE and VHDL:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java plain" style="text-align: left;">-- VHDL reffile:<span>&#160;</span></code><code class="java string" style="text-align: left;">&quot;mult16x16_spice.vhd&quot;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">LIBRARY&#160;IEEE;</code><br /><code class="java plain" style="text-align: left;">USE&#160;&#160;&#160;&#160;&#160;IEEE.STD_LOGIC_1164.ALL;</code><br /><code class="java plain" style="text-align: left;">ENTITY&#160;mult16x16_spice&#160;IS</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">PORT&#160;(</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">A&#160;:&#160;in&#160;std_logic_vector&#160;(&#160;</code><code class="java value" style="text-align: left;">15</code>&#160;<code class="java plain" style="text-align: left;">DOWNTO&#160;</code><code class="java value" style="text-align: left;">0</code>&#160;<code class="java plain" style="text-align: left;">);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">B&#160;:&#160;in&#160;std_logic_vector&#160;(&#160;</code><code class="java value" style="text-align: left;">15</code>&#160;<code class="java plain" style="text-align: left;">DOWNTO&#160;</code><code class="java value" style="text-align: left;">0</code>&#160;<code class="java plain" style="text-align: left;">);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">CLK&#160;:&#160;in&#160;&#160;std_logic;</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">P&#160;:&#160;&#160;out&#160;std_logic_vector(&#160;</code><code class="java value" style="text-align: left;">31</code>&#160;<code class="java plain" style="text-align: left;">DOWNTO&#160;</code><code class="java value" style="text-align: left;">0</code>&#160;<code class="java plain" style="text-align: left;">));</code><br /><code class="java plain" style="text-align: left;">END&#160;ENTITY&#160;mult16x16_spice;</code></p>
</td>
</tr>
</tbody></table></div>

<p>Your VHDL testbench might look like this:</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="text-align: left;"><colgroup><col /></colgroup><tbody style="text-align: left;"><tr style="text-align: left;"><td class="confluenceTd" style="text-align: left;"><p style="text-align: left;"><code class="java plain" style="text-align: left;">LIBRARY&#160;ieee;</code><br /><code class="java plain" style="text-align: left;">USE&#160;ieee.math_real.ALL;</code><br /><code class="java plain" style="text-align: left;">USE&#160;IEEE.STD_LOGIC_1164.ALL;</code><br /><code class="java spaces" style="text-align: left;">&#160;</code><code class="java plain" style="text-align: left;">USE&#160;&#160;&#160;&#160;&#160;IEEE.ELECTRICAL_SYSTEMS.all;</code><br /><code class="java plain" style="text-align: left;">LIBRARY&#160;STD;</code><br /><code class="java plain" style="text-align: left;">USE&#160;STD.textio.all;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">LIBRARY&#160;worklib;</code><br /><code class="java plain" style="text-align: left;">USE&#160;worklib.ALL;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">ENTITY&#160;top&#160;ISEND&#160;&#160;top;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">ARCHITECTURE&#160;bhv&#160;OF&#160;top&#160;IS</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;</code><code class="java plain" style="text-align: left;">SIGNAL&#160;sa&#160;:&#160;std_logic_vector&#160;(</code><code class="java value" style="text-align: left;">15</code>&#160;<code class="java plain" style="text-align: left;">downto&#160;</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;</code><code class="java plain" style="text-align: left;">SIGNAL&#160;sb&#160;:&#160;std_logic_vector&#160;(</code><code class="java value" style="text-align: left;">15</code>&#160;<code class="java plain" style="text-align: left;">downto&#160;</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;</code><code class="java plain" style="text-align: left;">SIGNAL&#160;sp&#160;:&#160;std_logic_vector&#160;(</code><code class="java value" style="text-align: left;">31</code>&#160;<code class="java plain" style="text-align: left;">downto&#160;</code><code class="java value" style="text-align: left;">0</code><code class="java plain" style="text-align: left;">);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;</code><code class="java plain" style="text-align: left;">SIGNAL&#160;sclk&#160;:&#160;std_logic;</code><br />&#160;<br /><code class="java plain" style="text-align: left;">BEGIN</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">Iclk:&#160;ENTITY&#160;work.clk_gen</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">PORT&#160;MAP&#160;(&#160;clk&#160;=&gt;&#160;sclk);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">Iab:&#160;ENTITY&#160;work.a_b_gen</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">PORT&#160;MAP&#160;(&#160;clk&#160;=&gt;&#160;sclk,&#160;a&#160;=&gt;&#160;sa,&#160;b&#160;=&gt;&#160;sb);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">SPICE_DUT:&#160;ENTITY&#160;worklib.mult16x16_spice</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">PORT&#160;MAP&#160;(sa&#160;,&#160;sb,&#160;sclk,&#160;sp);</code><br /><code class="java spaces" style="text-align: left;">&#160;&#160;&#160;&#160;&#160;&#160;&#160;</code><code class="java plain" style="text-align: left;">checka_d_da:&#160;&#160;ENTITY&#160;worklib.DA_AD_GENERIC_CHECKS;</code><br /><code class="java plain" style="text-align: left;">END&#160;ARCHITECTURE&#160;bhv;</code></p>
</td>
</tr>
</tbody></table></div>

<p>In your control file, you include the SPICE file (which contains the<span>&#160;</span><code>mult16x16_spice</code><span>&#160;</span>subcircuit definition) using an<span>&#160;</span><code>include</code><span>&#160;</span>statement, and you specify the port bindings you want the elaborator to use at VHDL-SPICE boundaries using&#160;<code>portmap</code>&#160;and&#160;<code>config</code>&#160;statements in an&#160;<code>amsd</code>&#160;block as follows:</p>

<p><code>include &quot;mult16.net&quot;</code><br /><br /><code>amsd{</code><br /><code>&#160;&#160;&#160;&#160;&#160;portmap<span>&#160;</span><strong>subckt=mult16x16_spice</strong><span>&#160;</span>autobus=yes<span>&#160;</span><strong>refformat=vhdl</strong></code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;<span>&#160;</span><strong>reffile=source/mult16x16_spice.vhd</strong></code><br /><code>&#160;&#160;&#160;&#160;&#160;config<span>&#160;</span><strong>cell=mult16x16_spice use=spice</strong></code><br /><code>}</code></p>

<p>The<code><span>&#160;</span>portmap<span>&#160;</span></code>statement, above, indicates that you want the elaborator to use the port bindings you defined in the VHDL file,<code><span>&#160;</span>mult16x16_spice.vhd<span>&#160;</span></code>, and apply them to the SPICE subcircuit,<code><span>&#160;</span>mult16x16_spice.</code><span>&#160;</span>The<code><span>&#160;</span>config<span>&#160;</span></code>statement indicates that you want the elaborator to use the SPICE definition for the<code><span>&#160;</span>mult16x16_spice<span>&#160;</span></code>cell.</p>

<p>Further, you can specify conversion elements for the VHDL-to-SPICE connections using&#160;<code>ce</code>&#160;statements:</p>

<p><code>amsd{</code><br /><code>&#160;&#160;&#160;&#160;&#160;portmap subckt=mult16x16_spice autobus=yes refformat=vhdl</code><br /><code>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;reffile=source/mult16x16_spice.vhd</code><br /><code>&#160;&#160;&#160;&#160;&#160;config cell=mult16x16_spice use=spice</code><br /><code>&#160;&#160;&#160;&#160;&#160;<span>&#160;</span><strong>ce</strong><span>&#160;</span>name=worklib.std_logic2e dir=input type=std_logic genericmap=&quot;vsup 2.5&quot;</code><br /><code>&#160;&#160;&#160;&#160;&#160;<span>&#160;</span><strong>ce</strong><span>&#160;</span>name=worklib.e2std_logic dir=out type=std_logic genericmap=&quot;vsup 2.5&quot;</code><br /><code>}</code></p>
<h4 id="ConnectingVHDLBlockstoSPICEBlocks-RelatedTopics">Related Topics</h4>
<ul><li><a href="config.html">config</a></li><li><a href="portmap.html">portmap</a></li><li><code><a href="ce.html">ce</a></code></li><li><a href="xrun_Command-Line_Options_for_Mixed-Signal_Designs.html">xrun Command-Line Options for Mixed-Signal Designs</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Reusing_Testbenches_and_IP.html" id="prev" title="Reusing_Testbenches_and_IP">Reusing_Testbenches_and_IP</a></em></b><b><em><a href="Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks.html" id="nex" title="Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks">Connections_from_VHDL_and_VHDL ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>