Analysis & Synthesis report for wrap
Sun Dec 10 17:20:34 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (No Restructuring Performed)
 16. Source assignments for RAM:iRAM1|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated
 17. Source assignments for RAM:iRAM2|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated
 18. Source assignments for NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_d7d1:auto_generated
 19. Source assignments for INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_h7d1:auto_generated
 20. Parameter Settings for User Entity Instance: mode:imode1
 21. Parameter Settings for User Entity Instance: Address_Gen:iAddress_Gen
 22. Parameter Settings for User Entity Instance: control:icontrol
 23. Parameter Settings for User Entity Instance: butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component
 24. Parameter Settings for User Entity Instance: butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component
 25. Parameter Settings for User Entity Instance: butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component
 26. Parameter Settings for Inferred Entity Instance: RAM:iRAM1|altsyncram:mem_rtl_0
 27. Parameter Settings for Inferred Entity Instance: RAM:iRAM2|altsyncram:mem_rtl_0
 28. Parameter Settings for Inferred Entity Instance: NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0
 29. Parameter Settings for Inferred Entity Instance: INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0
 30. lpm_mult Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "butterfly:ibutterfly1|mux_xx2:imux_xx22"
 33. Port Connectivity Checks: "butterfly:ibutterfly1|mux_xx2:imux_xx21"
 34. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:genCout"
 35. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1"
 36. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr1c1"
 37. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:genCout"
 38. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1"
 39. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr1c1"
 40. Port Connectivity Checks: "butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63"
 41. Port Connectivity Checks: "butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 10 17:20:33 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; wrap                                        ;
; Top-level Entity Name           ; wrap                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 341                                         ;
; Total pins                      ; 89                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 49,408                                      ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; wrap               ; wrap               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+-------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                               ; Library ;
+-------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; ROM.v                                     ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/ROM.v                                     ;         ;
; RAM.v                                     ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/RAM.v                                     ;         ;
; NTT_GEN1.v                                ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/NTT_GEN1.v                                ;         ;
; mux_xx2.v                                 ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/mux_xx2.v                                 ;         ;
; mode.v                                    ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/mode.v                                    ;         ;
; INTT_GEN1.v                               ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INTT_GEN1.v                               ;         ;
; INOUT_GEN1.v                              ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INOUT_GEN1.v                              ;         ;
; GrayCell.v                                ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/GrayCell.v                                ;         ;
; control.v                                 ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/control.v                                 ;         ;
; butterfly.v                               ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/butterfly.v                               ;         ;
; BlackCell.v                               ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BlackCell.v                               ;         ;
; BKmodSUB.v                                ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodSUB.v                                ;         ;
; BKmodADD.v                                ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodADD.v                                ;         ;
; barrett.v                                 ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/barrett.v                                 ;         ;
; Address_Gen.v                             ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/Address_Gen.v                             ;         ;
; wrap.v                                    ; yes             ; User Verilog HDL File                                 ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v                                    ;         ;
; MULT3.v                                   ; yes             ; User Wizard-Generated File                            ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/MULT3.v                                   ;         ;
; MULT6.v                                   ; yes             ; User Wizard-Generated File                            ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/MULT6.v                                   ;         ;
; lpm_mult.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                        ;         ;
; aglobal181.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                      ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                     ;         ;
; multcore.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                        ;         ;
; bypassff.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                        ;         ;
; altshift.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                        ;         ;
; db/mult_5vo.v                             ; yes             ; Auto-Generated Megafunction                           ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/mult_5vo.v                             ;         ;
; db/mult_6vo.v                             ; yes             ; Auto-Generated Megafunction                           ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/mult_6vo.v                             ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;         ;
; altrom.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                          ;         ;
; altram.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                          ;         ;
; altdpram.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; db/altsyncram_q8f2.tdf                    ; yes             ; Auto-Generated Megafunction                           ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/altsyncram_q8f2.tdf                    ;         ;
; db/altsyncram_d7d1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/altsyncram_d7d1.tdf                    ;         ;
; db/wrap.ram0_NTT_GEN1_acf138fa_0.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/wrap.ram0_NTT_GEN1_acf138fa_0.hdl.mif  ;         ;
; db/altsyncram_h7d1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/altsyncram_h7d1.tdf                    ;         ;
; db/wrap.ram0_INTT_GEN1_e2b12c36_0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/wrap.ram0_INTT_GEN1_e2b12c36_0.hdl.mif ;         ;
+-------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 443       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 686       ;
;     -- 7 input functions                    ; 4         ;
;     -- 6 input functions                    ; 180       ;
;     -- 5 input functions                    ; 100       ;
;     -- 4 input functions                    ; 66        ;
;     -- <=3 input functions                  ; 336       ;
;                                             ;           ;
; Dedicated logic registers                   ; 341       ;
;                                             ;           ;
; I/O pins                                    ; 89        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 49408     ;
;                                             ;           ;
; Total DSP Blocks                            ; 4         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 419       ;
; Total fan-out                               ; 4926      ;
; Average fan-out                             ; 3.83      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |wrap                                     ; 686 (143)           ; 341 (0)                   ; 49408             ; 4          ; 89   ; 0            ; |wrap                                                                                                          ; wrap            ; work         ;
;    |Address_Gen:iAddress_Gen|             ; 56 (56)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |wrap|Address_Gen:iAddress_Gen                                                                                 ; Address_Gen     ; work         ;
;    |INOUT_GEN1:iINOUT_GEN1|               ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|INOUT_GEN1:iINOUT_GEN1                                                                                   ; INOUT_GEN1      ; work         ;
;    |INTT_GEN1:iINTT_GEN1|                 ; 0 (0)               ; 0 (0)                     ; 20608             ; 0          ; 0    ; 0            ; |wrap|INTT_GEN1:iINTT_GEN1                                                                                     ; INTT_GEN1       ; work         ;
;       |altsyncram:mem_ROMWRAP_rtl_0|      ; 0 (0)               ; 0 (0)                     ; 20608             ; 0          ; 0    ; 0            ; |wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0                                                        ; altsyncram      ; work         ;
;          |altsyncram_h7d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 20608             ; 0          ; 0    ; 0            ; |wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_h7d1:auto_generated                         ; altsyncram_h7d1 ; work         ;
;    |NTT_GEN1:iNTT_GEN1|                   ; 0 (0)               ; 0 (0)                     ; 20608             ; 0          ; 0    ; 0            ; |wrap|NTT_GEN1:iNTT_GEN1                                                                                       ; NTT_GEN1        ; work         ;
;       |altsyncram:mem_ROMWRAP_rtl_0|      ; 0 (0)               ; 0 (0)                     ; 20608             ; 0          ; 0    ; 0            ; |wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0                                                          ; altsyncram      ; work         ;
;          |altsyncram_d7d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 20608             ; 0          ; 0    ; 0            ; |wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_d7d1:auto_generated                           ; altsyncram_d7d1 ; work         ;
;    |RAM:iRAM1|                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM1                                                                                                ; RAM             ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM1|altsyncram:mem_rtl_0                                                                           ; altsyncram      ; work         ;
;          |altsyncram_q8f2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM1|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated                                            ; altsyncram_q8f2 ; work         ;
;    |RAM:iRAM2|                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM2                                                                                                ; RAM             ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM2|altsyncram:mem_rtl_0                                                                           ; altsyncram      ; work         ;
;          |altsyncram_q8f2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM2|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated                                            ; altsyncram_q8f2 ; work         ;
;    |ROM:iROM|                             ; 60 (60)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |wrap|ROM:iROM                                                                                                 ; ROM             ; work         ;
;    |butterfly:ibutterfly1|                ; 207 (43)            ; 177 (0)                   ; 0                 ; 4          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1                                                                                    ; butterfly       ; work         ;
;       |BKmodADD:iBKmodADD|                ; 67 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD                                                                 ; BKmodADD        ; work         ;
;          |BlackCell:blockr1c3|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c3                                             ; BlackCell       ; work         ;
;          |BlackCell:blockr1c9|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c9                                             ; BlackCell       ; work         ;
;          |BlackCell:blockr2c11|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr2c11                                            ; BlackCell       ; work         ;
;          |GrayCell:blockr2c3|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr2c3                                              ; GrayCell        ; work         ;
;          |GrayCell:blockr3c7|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr3c7                                              ; GrayCell        ; work         ;
;          |GrayCell:blockr5c13|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr5c13                                             ; GrayCell        ; work         ;
;          |GrayCell:blockr5c5|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr5c5                                              ; GrayCell        ; work         ;
;          |GrayCell:blockr5c9|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr5c9                                              ; GrayCell        ; work         ;
;          |GrayCell:blockr6c11|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c11                                             ; GrayCell        ; work         ;
;          |GrayCell:blockr6c14|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c14                                             ; GrayCell        ; work         ;
;          |GrayCell:blockr6c6|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c6                                              ; GrayCell        ; work         ;
;          |pg16SUM:ipg16SUM1|              ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|pg16SUM:ipg16SUM1                                               ; pg16SUM         ; work         ;
;          |xor16SUM:ixor16SUM_1|           ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1                                            ; xor16SUM        ; work         ;
;       |BKmodSUB:iBKmodSUB|                ; 61 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB                                                                 ; BKmodSUB        ; work         ;
;          |BlackCell:blockr1c3|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr1c3                                             ; BlackCell       ; work         ;
;          |BlackCell:blockr2c11|           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr2c11                                            ; BlackCell       ; work         ;
;          |GrayCell:blockr2c3|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr2c3                                              ; GrayCell        ; work         ;
;          |GrayCell:blockr3c7|             ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr3c7                                              ; GrayCell        ; work         ;
;          |GrayCell:blockr4c15|            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr4c15                                             ; GrayCell        ; work         ;
;          |GrayCell:blockr5c9|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr5c9                                              ; GrayCell        ; work         ;
;          |GrayCell:blockr6c4|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c4                                              ; GrayCell        ; work         ;
;          |GrayCell:blockr6c8|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c8                                              ; GrayCell        ; work         ;
;          |pg16SUB:ipg16SUB1|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|pg16SUB:ipg16SUB1                                               ; pg16SUB         ; work         ;
;          |xor16SUB:ixor16SUB_1|           ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1                                            ; xor16SUB        ; work         ;
;       |MULT3:iMULT31|                     ; 0 (0)               ; 93 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|MULT3:iMULT31                                                                      ; MULT3           ; work         ;
;          |lpm_mult:lpm_mult_component|    ; 0 (0)               ; 93 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component                                          ; lpm_mult        ; work         ;
;             |mult_5vo:auto_generated|     ; 0 (0)               ; 93 (93)                   ; 0                 ; 1          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component|mult_5vo:auto_generated                  ; mult_5vo        ; work         ;
;       |barrett:ibarrett|                  ; 36 (22)             ; 84 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|barrett:ibarrett                                                                   ; barrett         ; work         ;
;          |MULT6:iMULT62|                  ; 14 (0)              ; 46 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62                                                     ; MULT6           ; work         ;
;             |lpm_mult:lpm_mult_component| ; 14 (0)              ; 46 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component                         ; lpm_mult        ; work         ;
;                |mult_6vo:auto_generated|  ; 14 (14)             ; 46 (46)                   ; 0                 ; 2          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; mult_6vo        ; work         ;
;          |MULT6:iMULT63|                  ; 0 (0)               ; 38 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63                                                     ; MULT6           ; work         ;
;             |lpm_mult:lpm_mult_component| ; 0 (0)               ; 38 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component                         ; lpm_mult        ; work         ;
;                |mult_6vo:auto_generated|  ; 0 (0)               ; 38 (38)                   ; 0                 ; 1          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated ; mult_6vo        ; work         ;
;    |control:icontrol|                     ; 218 (218)           ; 109 (109)                 ; 0                 ; 0          ; 0    ; 0            ; |wrap|control:icontrol                                                                                         ; control         ; work         ;
;    |mode:imode1|                          ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|mode:imode1                                                                                              ; mode            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Name                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                       ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_h7d1:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 896          ; 24           ; --           ; --           ; 21504 ; db/wrap.ram0_INTT_GEN1_e2b12c36_0.hdl.mif ;
; NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_d7d1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM            ; 896          ; 24           ; --           ; --           ; 21504 ; db/wrap.ram0_NTT_GEN1_acf138fa_0.hdl.mif  ;
; RAM:iRAM1|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096  ; None                                      ;
; RAM:iRAM2|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096  ; None                                      ;
+---------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 3           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 4           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 3           ;
; Fixed Point Mixed Sign Multiplier ; 1           ;
+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |wrap|butterfly:ibutterfly1|MULT3:iMULT31                  ; MULT3.v         ;
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |wrap|butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62 ; MULT6.v         ;
; Altera ; LPM_MULT     ; 18.1    ; N/A          ; N/A          ; |wrap|butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63 ; MULT6.v         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[0]           ; Stuck at VCC due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[1..7]        ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[8]           ; Stuck at VCC due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[9]           ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[10,11]       ; Stuck at VCC due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[12..31]      ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[6..31]       ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[0..5]        ; Stuck at VCC due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[6]           ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[7]           ; Stuck at VCC due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[8]           ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[9..11]       ; Stuck at VCC due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[12,13]       ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[14]          ; Stuck at VCC due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|dataa_input_reg[15..31]      ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[62,63]     ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[62,63]     ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][0]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[0]         ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][1]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[1]         ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][2]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[2]         ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][3]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[3]         ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][4]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[4]         ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][5]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[5]         ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][6]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[6]         ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][7]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[7]         ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][8]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[8]         ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][9]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[9]         ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][10]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[10]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][11]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[11]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][12]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[12]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][13]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[13]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][14]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[14]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][15]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[15]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][16]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[16]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][17]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[17..61]    ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][0]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][0]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][0]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][0]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][1]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][1]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][1]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][1]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][2]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][2]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][2]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][2]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][3]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][3]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][3]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][3]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][4]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][4]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][4]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][4]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][5]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][5]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][5]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][5]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][6]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][6]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][6]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][6]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][7]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][7]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][7]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][7]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][8]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][8]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][8]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][8]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][9]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][9]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][9]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][9]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][10]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][10]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][10]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][10]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][11]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][11]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][11]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][11]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][12]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][12]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][12]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][12]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][13]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][13]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][13]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][13]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][14]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][14]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][14]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][14]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][15]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][15]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][15]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][15]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][16]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][16]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][16]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][16]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][17]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][17]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][17]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][17]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][18]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][18]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][18]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][18]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][19]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][19]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][19]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][19]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][20]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][20]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][20]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][20]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][21]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][21]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][21]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][21]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][22]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][22]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][22]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][22]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][23]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][23]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][23]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][23]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][24]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][24]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][24]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][24]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][25]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][25]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][25]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][25]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][26]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][26]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][26]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][26]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][27]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][27]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][27]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][27]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][28]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][28]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][28]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][28]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][29]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][29]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][29]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][29]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][30]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][30]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][30]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][30]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][31]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][31]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][31]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][31]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][33] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][33] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][34] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][34] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][35] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][35] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][36] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][36] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][37] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][37] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[32]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[32]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[33]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[33]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[34]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[34]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[35]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[35]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[36]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[36]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[37]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[37]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[38]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[38]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[39]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[39]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[40]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[40]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[41]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[41]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[42]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[42]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[43]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[43]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[44]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[44]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[45]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[45]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[46]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[46]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[47]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[47]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[48]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[48]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[49]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[49]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[50]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[50]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[51]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[51]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[52]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[52]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[53]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[53]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[54]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[54]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[55]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[55]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[56]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[56]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[57]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[57]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[58]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[58]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[59]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[59]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[60]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[60]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[61]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[61]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[62]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[62]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[63]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[63]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][16]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17]        ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][17]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][18]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][18]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][0]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][0]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][19]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][19]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][1]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][1]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][20]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][20]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][2]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][2]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][21]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][21]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][3]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][3]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][22]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][22]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][4]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][4]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][23]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][23]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][5]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][5]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][24]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][24]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][6]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][6]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][25]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][25]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][7]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][7]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][26]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][26]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][8]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][8]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][27]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][27]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][9]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][9]  ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][28]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][28]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][10] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][10] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][29]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][29]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][11] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][11] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][30]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][30]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][12] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][12] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][31]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][31]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][13] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][13] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][32]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][32]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][14] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][14] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][33]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][33]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][15] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][15] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][34]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][34]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][16] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][16] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][35]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][35]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][17] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][17] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][0]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][0]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][18] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][18] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][1]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][1]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][19] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][19] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][2]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][2]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][20] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][20] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][3]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][3]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][21] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][21] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][4]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][4]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][22] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][22] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][5]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][5]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][23] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][23] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][6]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][6]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][24] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][24] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][7]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][7]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][25] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][25] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][8]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][8]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][26] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][26] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][9]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][9]       ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][27] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][27] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][10]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][10]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][28] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][28] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][11]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][11]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][29] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][29] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][12]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][12]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][30] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][30] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][13]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][13]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][31] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][31] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][14]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][14]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][15]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][15]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][16]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][16]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][17]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][17]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][18]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][18]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][19]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][19]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][20]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][20]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][21]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][21]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][22]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][22]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][23]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][23]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][24]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][24]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][25]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][25]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][26]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][26]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][27]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][27]      ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][32] ; Lost fanout                                                                                                             ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][32] ; Lost fanout                                                                                                             ;
; ROM:iROM|tw1[12..15]                                                                                                                  ; Merged with ROM:iROM|tw1[11]                                                                                            ;
; INOUT_GEN1:iINOUT_GEN1|a[1..6,8,16]                                                                                                   ; Merged with INOUT_GEN1:iINOUT_GEN1|a[0]                                                                                 ;
; INOUT_GEN1:iINOUT_GEN1|a[17]                                                                                                          ; Merged with INOUT_GEN1:iINOUT_GEN1|a[9]                                                                                 ;
; INOUT_GEN1:iINOUT_GEN1|a[18]                                                                                                          ; Merged with INOUT_GEN1:iINOUT_GEN1|a[10]                                                                                ;
; INOUT_GEN1:iINOUT_GEN1|a[19]                                                                                                          ; Merged with INOUT_GEN1:iINOUT_GEN1|a[11]                                                                                ;
; INOUT_GEN1:iINOUT_GEN1|a[20]                                                                                                          ; Merged with INOUT_GEN1:iINOUT_GEN1|a[12]                                                                                ;
; INOUT_GEN1:iINOUT_GEN1|a[21]                                                                                                          ; Merged with INOUT_GEN1:iINOUT_GEN1|a[13]                                                                                ;
; INOUT_GEN1:iINOUT_GEN1|a[22]                                                                                                          ; Merged with INOUT_GEN1:iINOUT_GEN1|a[14]                                                                                ;
; INOUT_GEN1:iINOUT_GEN1|a[23]                                                                                                          ; Merged with INOUT_GEN1:iINOUT_GEN1|a[15]                                                                                ;
; INOUT_GEN1:iINOUT_GEN1|a[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                  ;
; butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component|mult_5vo:auto_generated|dataa_input_reg[13..15]                       ; Merged with butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component|mult_5vo:auto_generated|dataa_input_reg[12] ;
; Address_Gen:iAddress_Gen|counterx2[7,8]                                                                                               ; Lost fanout                                                                                                             ;
; Total Number of Removed Registers = 563                                                                                               ;                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|datab_input_reg[0]           ; Stuck at VCC              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[62],       ;
;                                                                                                                                       ; due to stuck port data_in ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[63],       ;
;                                                                                                                                       ;                           ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[62],       ;
;                                                                                                                                       ;                           ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[63]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][0]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[0]         ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][1]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[1]         ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][2]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[2]         ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][3]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[3]         ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][4]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[4]         ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][5]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[5]         ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][6]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[6]         ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][7]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[7]         ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][8]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[8]         ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][9]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[9]         ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][10]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[10]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][11]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[11]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][12]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[12]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][13]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[13]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][14]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[14]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][15]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[15]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][16]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[16]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][17]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[17]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][0]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][0]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][0]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][0]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][1]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][1]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][1]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][1]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][2]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][2]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][2]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][2]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][3]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][3]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][3]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][3]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][4]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][4]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][4]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][4]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][5]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][5]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][5]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][5]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][6]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][6]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][6]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][6]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][7]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][7]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][7]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][7]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][8]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][8]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][8]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][8]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][9]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][9]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][9]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][9]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][10]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][10]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][10]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][10]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][11]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][11]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][11]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][11]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][12]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][12]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][12]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][12]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][13]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][13]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][13]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][13]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][14]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][14]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][14]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][14]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][15]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][15]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][15]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][15]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][16]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][16]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][16]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][16]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][17]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][17]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][17]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][17]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][18]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][18]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][18]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][18]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][19]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][19]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][19]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][19]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][20]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][20]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][20]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][20]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][21]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][21]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][21]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][21]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][22]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][22]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][22]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][22]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][23]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][23]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][23]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][23]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][24]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][24]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][24]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][24]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][25]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][25]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][25]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][25]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][26]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][26]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][26]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][26]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][27]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][27]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][27]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][27]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][28]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][28]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][28]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][28]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][29]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][29]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][29]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][29]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][30]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][30]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][30]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][30]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[1][31]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_lh_pl[0][31]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[1][31]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hl_pl[0][31]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][33] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][33] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][34] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][34] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][35] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][35] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][36] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][36] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][37] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][37] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[32]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[32]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[33]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[33]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[34]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[34]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[35]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[35]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[36]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[36]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[37]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[37]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[38]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[38]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[39]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[39]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[40]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[40]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[41]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[41]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[42]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[42]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[43]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[43]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[44]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[44]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[45]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[45]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[46]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[46]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[47]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[47]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[48]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[48]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[49]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[49]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[50]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[50]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[51]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[51]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[52]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[52]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[53]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[53]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[54]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[54]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[55]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[55]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[56]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[56]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[57]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[57]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[58]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[58]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[59]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[59]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[60]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[60]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[61]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[61]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[62]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[62]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[63]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_extra0_reg[63]        ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[16]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][16]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|result_output_reg[17]        ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][17]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][18]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][18]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][0]  ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][0]  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][19]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][19]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][1]  ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][1]  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][20]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][20]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][2]  ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][2]  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][21]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][21]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][3]  ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][3]  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][22]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][22]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][4]  ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][4]  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][23]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][23]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][5]  ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][5]  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][24]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][24]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][6]  ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][6]  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][25]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][25]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][7]  ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][7]  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][26]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][26]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][8]  ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][8]  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][27]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][27]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][9]  ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][9]  ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][28]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][28]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][10] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][10] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][29]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][29]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][11] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][11] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][30]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][30]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][12] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][12] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][31]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][31]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][13] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][13] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][32]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][32]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][14] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][14] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][33]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][33]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][15] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][15] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][34]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][34]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][16] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][16] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[1][35]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_ll_pl[0][35]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][17] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][17] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][0]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][0]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][18] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][18] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][1]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][1]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][19] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][19] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][2]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][2]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][20] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][20] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][3]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][3]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][21] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][21] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][4]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][4]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][22] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][22] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][5]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][5]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][23] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][23] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][6]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][6]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][24] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][24] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][7]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][7]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][25] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][25] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][8]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][8]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][26] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][26] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][9]       ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][9]       ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][27] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][27] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][10]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][10]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][28] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][28] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][11]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][11]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][29] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][29] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][12]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][12]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][30] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][30] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][13]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][13]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][31] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][31] ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][14]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][14]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][15]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][15]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][16]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][16]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][17]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][17]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][18]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][18]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][19]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][19]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][20]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][20]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][21]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][21]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][22]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][22]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][23]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][23]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][24]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][24]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][25]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][25]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][26]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][26]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[1][27]      ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~mult_hh_pl[0][27]      ;
; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[1][32] ; Lost Fanouts              ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component|mult_6vo:auto_generated|Mult0~add_lh_hlmac_pl[0][32] ;
; Address_Gen:iAddress_Gen|counterx2[8]                                                                                                 ; Lost Fanouts              ; Address_Gen:iAddress_Gen|counterx2[7]                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 341   ;
; Number of registers using Synchronous Clear  ; 130   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 104   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                       ;
+------------------------------------+----------------------------------------+------+
; Register Name                      ; Megafunction                           ; Type ;
+------------------------------------+----------------------------------------+------+
; RAM:iRAM1|DA1out[0..15]            ; RAM:iRAM1|mem_rtl_0                    ; RAM  ;
; RAM:iRAM1|DB1out[0..15]            ; RAM:iRAM1|mem_rtl_0                    ; RAM  ;
; RAM:iRAM2|DA1out[0..15]            ; RAM:iRAM2|mem_rtl_0                    ; RAM  ;
; RAM:iRAM2|DB1out[0..15]            ; RAM:iRAM2|mem_rtl_0                    ; RAM  ;
; NTT_GEN1:iNTT_GEN1|a[0..6,8..23]   ; NTT_GEN1:iNTT_GEN1|mem_ROMWRAP_rtl_0   ; RAM  ;
; INTT_GEN1:iINTT_GEN1|a[0..6,8..23] ; INTT_GEN1:iINTT_GEN1|mem_ROMWRAP_rtl_0 ; RAM  ;
+------------------------------------+----------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrap|control:icontrol|counter2[2]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |wrap|control:icontrol|counter1[14]           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |wrap|Address_Gen:iAddress_Gen|counterx2[7]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrap|Address_Gen:iAddress_Gen|counter[3]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |wrap|control:icontrol|counter3[30]           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrap|Address_Gen:iAddress_Gen|counter_clk[7] ;
; 6:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |wrap|control:icontrol|counter6[25]           ;
; 11:1               ; 4 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; Yes        ; |wrap|control:icontrol|counter5[3]            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |wrap|Radda1_w[0]                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |wrap|Radda1_w[3]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |wrap|DB1in_w[3]                              ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |wrap|DA1in_w[13]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for RAM:iRAM1|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for RAM:iRAM2|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_d7d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_h7d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mode:imode1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; NTT            ; 00    ; Unsigned Binary                 ;
; INTT           ; 01    ; Unsigned Binary                 ;
; IN             ; 10    ; Unsigned Binary                 ;
; OUT            ; 11    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Address_Gen:iAddress_Gen ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; NTT            ; 00    ; Unsigned Binary                              ;
; INTT           ; 01    ; Unsigned Binary                              ;
; IN             ; 10    ; Unsigned Binary                              ;
; OUT            ; 11    ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:icontrol ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; NTT            ; 00    ; Unsigned Binary                      ;
; INTT           ; 01    ; Unsigned Binary                      ;
; IN             ; 10    ; Unsigned Binary                      ;
; OUT            ; 11    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+-------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                            ;
+------------------------------------------------+-----------+-------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                  ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                  ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                  ;
; LPM_WIDTHP                                     ; 32        ; Signed Integer                                  ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                         ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                         ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                         ;
; LPM_PIPELINE                                   ; 3         ; Signed Integer                                  ;
; LATENCY                                        ; 0         ; Untyped                                         ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                         ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                         ;
; USE_EAB                                        ; OFF       ; Untyped                                         ;
; MAXIMIZE_SPEED                                 ; 9         ; Untyped                                         ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                         ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                         ;
; CBXI_PARAMETER                                 ; mult_5vo  ; Untyped                                         ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                         ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                         ;
+------------------------------------------------+-----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                             ;
+------------------------------------------------+-----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 32        ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 32        ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 3         ; Signed Integer                                                   ;
; LATENCY                                        ; 0         ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                          ;
; USE_EAB                                        ; OFF       ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 9         ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_6vo  ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                          ;
+------------------------------------------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-----------+------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                             ;
+------------------------------------------------+-----------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                   ;
; LPM_WIDTHA                                     ; 32        ; Signed Integer                                                   ;
; LPM_WIDTHB                                     ; 32        ; Signed Integer                                                   ;
; LPM_WIDTHP                                     ; 64        ; Signed Integer                                                   ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                          ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                          ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                          ;
; LPM_PIPELINE                                   ; 3         ; Signed Integer                                                   ;
; LATENCY                                        ; 0         ; Untyped                                                          ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                          ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                          ;
; USE_EAB                                        ; OFF       ; Untyped                                                          ;
; MAXIMIZE_SPEED                                 ; 9         ; Untyped                                                          ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                          ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO      ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                          ;
; CBXI_PARAMETER                                 ; mult_6vo  ; Untyped                                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                          ;
+------------------------------------------------+-----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:iRAM1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------+
; Parameter Name                     ; Value                ; Type                ;
+------------------------------------+----------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped             ;
; WIDTH_A                            ; 16                   ; Untyped             ;
; WIDTHAD_A                          ; 8                    ; Untyped             ;
; NUMWORDS_A                         ; 256                  ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped             ;
; WIDTH_B                            ; 16                   ; Untyped             ;
; WIDTHAD_B                          ; 8                    ; Untyped             ;
; NUMWORDS_B                         ; 256                  ; Untyped             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped             ;
; BYTE_SIZE                          ; 8                    ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; INIT_FILE                          ; UNUSED               ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped             ;
; ENABLE_ECC                         ; FALSE                ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_q8f2      ; Untyped             ;
+------------------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:iRAM2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------+
; Parameter Name                     ; Value                ; Type                ;
+------------------------------------+----------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped             ;
; WIDTH_A                            ; 16                   ; Untyped             ;
; WIDTHAD_A                          ; 8                    ; Untyped             ;
; NUMWORDS_A                         ; 256                  ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped             ;
; WIDTH_B                            ; 16                   ; Untyped             ;
; WIDTHAD_B                          ; 8                    ; Untyped             ;
; NUMWORDS_B                         ; 256                  ; Untyped             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped             ;
; BYTE_SIZE                          ; 8                    ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; INIT_FILE                          ; UNUSED               ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped             ;
; ENABLE_ECC                         ; FALSE                ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_q8f2      ; Untyped             ;
+------------------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0 ;
+------------------------------------+------------------------------------------+------------------+
; Parameter Name                     ; Value                                    ; Type             ;
+------------------------------------+------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped          ;
; OPERATION_MODE                     ; ROM                                      ; Untyped          ;
; WIDTH_A                            ; 24                                       ; Untyped          ;
; WIDTHAD_A                          ; 10                                       ; Untyped          ;
; NUMWORDS_A                         ; 896                                      ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped          ;
; WIDTH_B                            ; 1                                        ; Untyped          ;
; WIDTHAD_B                          ; 1                                        ; Untyped          ;
; NUMWORDS_B                         ; 1                                        ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped          ;
; BYTE_SIZE                          ; 8                                        ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped          ;
; INIT_FILE                          ; db/wrap.ram0_NTT_GEN1_acf138fa_0.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_d7d1                          ; Untyped          ;
+------------------------------------+------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0 ;
+------------------------------------+-------------------------------------------+-------------------+
; Parameter Name                     ; Value                                     ; Type              ;
+------------------------------------+-------------------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped           ;
; OPERATION_MODE                     ; ROM                                       ; Untyped           ;
; WIDTH_A                            ; 24                                        ; Untyped           ;
; WIDTHAD_A                          ; 10                                        ; Untyped           ;
; NUMWORDS_A                         ; 896                                       ; Untyped           ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped           ;
; WIDTH_B                            ; 1                                         ; Untyped           ;
; WIDTHAD_B                          ; 1                                         ; Untyped           ;
; NUMWORDS_B                         ; 1                                         ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped           ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped           ;
; BYTE_SIZE                          ; 8                                         ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped           ;
; INIT_FILE                          ; db/wrap.ram0_INTT_GEN1_e2b12c36_0.hdl.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped           ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_h7d1                           ; Untyped           ;
+------------------------------------+-------------------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                           ;
+---------------------------------------+----------------------------------------------------------------------------------+
; Name                                  ; Value                                                                            ;
+---------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                ;
; Entity Instance                       ; butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component                  ;
;     -- LPM_WIDTHA                     ; 16                                                                               ;
;     -- LPM_WIDTHB                     ; 16                                                                               ;
;     -- LPM_WIDTHP                     ; 32                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                               ;
;     -- USE_EAB                        ; OFF                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                               ;
; Entity Instance                       ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                               ;
;     -- USE_EAB                        ; OFF                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                               ;
; Entity Instance                       ; butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                                               ;
;     -- LPM_WIDTHB                     ; 32                                                                               ;
;     -- LPM_WIDTHP                     ; 64                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                               ;
;     -- USE_EAB                        ; OFF                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                               ;
+---------------------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 4                                                 ;
; Entity Instance                           ; RAM:iRAM1|altsyncram:mem_rtl_0                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 256                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ;
; Entity Instance                           ; RAM:iRAM2|altsyncram:mem_rtl_0                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 256                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ;
; Entity Instance                           ; NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 24                                                ;
;     -- NUMWORDS_A                         ; 896                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 24                                                ;
;     -- NUMWORDS_A                         ; 896                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|mux_xx2:imux_xx22" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|mux_xx2:imux_xx21" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:genCout"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; pgo  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; A[0] ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr1c1" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; pg0  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:genCout"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; pgo  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; A[0] ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr1c1" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; pg0  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT63" ;
+---------------+-------+----------+-----------------------------------------------+
; Port          ; Type  ; Severity ; Details                                       ;
+---------------+-------+----------+-----------------------------------------------+
; dataa[31..6]  ; Input ; Info     ; Stuck at GND                                  ;
; datab[11..10] ; Input ; Info     ; Stuck at VCC                                  ;
; datab[31..12] ; Input ; Info     ; Stuck at GND                                  ;
; datab[7..1]   ; Input ; Info     ; Stuck at GND                                  ;
; datab[9]      ; Input ; Info     ; Stuck at GND                                  ;
; datab[8]      ; Input ; Info     ; Stuck at VCC                                  ;
; datab[0]      ; Input ; Info     ; Stuck at VCC                                  ;
+---------------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62"                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dataa[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataa[5..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataa[31..15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataa[13..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataa[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataa[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dataa[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataa[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[24..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 341                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 3                           ;
;     ENA CLR           ; 10                          ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA SCLR          ; 68                          ;
;     SCLR              ; 38                          ;
;     plain             ; 198                         ;
; arriav_lcell_comb     ; 686                         ;
;     arith             ; 193                         ;
;         1 data inputs ; 143                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 16                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 473                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 45                          ;
;         4 data inputs ; 50                          ;
;         5 data inputs ; 100                         ;
;         6 data inputs ; 180                         ;
;     shared            ; 16                          ;
;         2 data inputs ; 16                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 89                          ;
; stratixv_ram_block    ; 78                          ;
;                       ;                             ;
; Max LUT depth         ; 9.20                        ;
; Average LUT depth     ; 3.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 10 17:20:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file wrap_tb.v
    Info (12023): Found entity 1: Wrap_tb File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/Wrap_tb.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file romin1.v
    Info (12023): Found entity 1: ROMIN1 File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/ROMIN1.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: ROM File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/ROM.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/RAM.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file ntt_gen1.v
    Info (12023): Found entity 1: NTT_GEN1 File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/NTT_GEN1.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file mux_xx2.v
    Info (12023): Found entity 1: mux_xx2 File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/mux_xx2.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file mode.v
    Info (12023): Found entity 1: mode File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/mode.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file intt_gen1.v
    Info (12023): Found entity 1: INTT_GEN1 File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INTT_GEN1.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file inout_gen1.v
    Info (12023): Found entity 1: INOUT_GEN1 File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INOUT_GEN1.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file graycell.v
    Info (12023): Found entity 1: GrayCell File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/GrayCell.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/control.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file butterfly.v
    Info (12023): Found entity 1: butterfly File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/butterfly.v Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file blackcell.v
    Info (12023): Found entity 1: BlackCell File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BlackCell.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file bkmodsub.v
    Info (12023): Found entity 1: BKmodSUB File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodSUB.v Line: 22
    Info (12023): Found entity 2: xor16SUB File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodSUB.v Line: 106
    Info (12023): Found entity 3: pg16SUB File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodSUB.v Line: 126
Info (12021): Found 3 design units, including 3 entities, in source file bkmodadd.v
    Info (12023): Found entity 1: BKmodADD File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodADD.v Line: 21
    Info (12023): Found entity 2: xor16SUM File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodADD.v Line: 105
    Info (12023): Found entity 3: pg16SUM File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodADD.v Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file barrett.v
    Info (12023): Found entity 1: barrett File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/barrett.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file address_gen.v
    Info (12023): Found entity 1: Address_Gen File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/Address_Gen.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file wrap.v
    Info (12023): Found entity 1: wrap File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file mult3.v
    Info (12023): Found entity 1: MULT3 File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/MULT3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mult6.v
    Info (12023): Found entity 1: MULT6 File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/MULT6.v Line: 39
Info (12127): Elaborating entity "wrap" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at wrap.v(122): truncated value with size 32 to match size of target (1) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 122
Warning (10230): Verilog HDL assignment warning at wrap.v(235): truncated value with size 32 to match size of target (16) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 235
Warning (10230): Verilog HDL assignment warning at wrap.v(236): truncated value with size 32 to match size of target (16) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 236
Info (12128): Elaborating entity "INOUT_GEN1" for hierarchy "INOUT_GEN1:iINOUT_GEN1" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 73
Warning (10030): Net "mem_ROMWRAP.data_a" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INOUT_GEN1.v Line: 29
Warning (10030): Net "mem_ROMWRAP.waddr_a" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INOUT_GEN1.v Line: 29
Warning (10030): Net "mem_ROMWRAP.we_a" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INOUT_GEN1.v Line: 29
Info (12128): Elaborating entity "INTT_GEN1" for hierarchy "INTT_GEN1:iINTT_GEN1" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 85
Warning (10030): Net "mem_ROMWRAP.data_a" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INTT_GEN1.v Line: 51
Warning (10030): Net "mem_ROMWRAP.waddr_a" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INTT_GEN1.v Line: 51
Warning (10030): Net "mem_ROMWRAP.we_a" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INTT_GEN1.v Line: 51
Info (12128): Elaborating entity "NTT_GEN1" for hierarchy "NTT_GEN1:iNTT_GEN1" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 97
Warning (10030): Net "mem_ROMWRAP.data_a" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/NTT_GEN1.v Line: 30
Warning (10030): Net "mem_ROMWRAP.waddr_a" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/NTT_GEN1.v Line: 30
Warning (10030): Net "mem_ROMWRAP.we_a" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/NTT_GEN1.v Line: 30
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:iRAM2" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 145
Info (12128): Elaborating entity "mode" for hierarchy "mode:imode1" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 163
Info (12128): Elaborating entity "Address_Gen" for hierarchy "Address_Gen:iAddress_Gen" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 173
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(92): truncated value with size 32 to match size of target (8) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/Address_Gen.v Line: 92
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(96): truncated value with size 32 to match size of target (8) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/Address_Gen.v Line: 96
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(97): truncated value with size 32 to match size of target (10) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/Address_Gen.v Line: 97
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(106): truncated value with size 32 to match size of target (8) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/Address_Gen.v Line: 106
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(107): truncated value with size 32 to match size of target (9) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/Address_Gen.v Line: 107
Info (12128): Elaborating entity "control" for hierarchy "control:icontrol" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 203
Warning (10230): Verilog HDL assignment warning at control.v(90): truncated value with size 32 to match size of target (4) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/control.v Line: 90
Warning (10230): Verilog HDL assignment warning at control.v(100): truncated value with size 32 to match size of target (4) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/control.v Line: 100
Warning (10230): Verilog HDL assignment warning at control.v(146): truncated value with size 32 to match size of target (4) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/control.v Line: 146
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:iROM" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 209
Warning (10030): Net "mem_ROM.data_a" at ROM.v(28) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/ROM.v Line: 28
Warning (10030): Net "mem_ROM.waddr_a" at ROM.v(28) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/ROM.v Line: 28
Warning (10030): Net "mem_ROM.we_a" at ROM.v(28) has no driver or initial value, using a default initial value '0' File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/ROM.v Line: 28
Info (12128): Elaborating entity "butterfly" for hierarchy "butterfly:ibutterfly1" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/wrap.v Line: 219
Info (12128): Elaborating entity "MULT3" for hierarchy "butterfly:ibutterfly1|MULT3:iMULT31" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/butterfly.v Line: 137
Info (12128): Elaborating entity "lpm_mult" for hierarchy "butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/MULT3.v Line: 61
Info (12130): Elaborated megafunction instantiation "butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/MULT3.v Line: 61
Info (12133): Instantiated megafunction "butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component" with the following parameter: File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/MULT3.v Line: 61
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_5vo.v
    Info (12023): Found entity 1: mult_5vo File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/mult_5vo.v Line: 28
Info (12128): Elaborating entity "mult_5vo" for hierarchy "butterfly:ibutterfly1|MULT3:iMULT31|lpm_mult:lpm_mult_component|mult_5vo:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "barrett" for hierarchy "butterfly:ibutterfly1|barrett:ibarrett" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/butterfly.v Line: 138
Warning (10230): Verilog HDL assignment warning at barrett.v(74): truncated value with size 64 to match size of target (32) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/barrett.v Line: 74
Warning (10230): Verilog HDL assignment warning at barrett.v(77): truncated value with size 64 to match size of target (16) File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/barrett.v Line: 77
Info (12128): Elaborating entity "MULT6" for hierarchy "butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/barrett.v Line: 73
Info (12128): Elaborating entity "lpm_mult" for hierarchy "butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/MULT6.v Line: 61
Info (12130): Elaborated megafunction instantiation "butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/MULT6.v Line: 61
Info (12133): Instantiated megafunction "butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component" with the following parameter: File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/MULT6.v Line: 61
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "3"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6vo.v
    Info (12023): Found entity 1: mult_6vo File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/mult_6vo.v Line: 28
Info (12128): Elaborating entity "mult_6vo" for hierarchy "butterfly:ibutterfly1|barrett:ibarrett|MULT6:iMULT62|lpm_mult:lpm_mult_component|mult_6vo:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "BKmodADD" for hierarchy "butterfly:ibutterfly1|BKmodADD:iBKmodADD" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/butterfly.v Line: 139
Info (12128): Elaborating entity "pg16SUM" for hierarchy "butterfly:ibutterfly1|BKmodADD:iBKmodADD|pg16SUM:ipg16SUM1" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodADD.v Line: 35
Info (12128): Elaborating entity "GrayCell" for hierarchy "butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr1c1" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodADD.v Line: 41
Info (12128): Elaborating entity "BlackCell" for hierarchy "butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c3" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodADD.v Line: 42
Info (12128): Elaborating entity "xor16SUM" for hierarchy "butterfly:ibutterfly1|BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodADD.v Line: 98
Info (12128): Elaborating entity "BKmodSUB" for hierarchy "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/butterfly.v Line: 140
Info (12128): Elaborating entity "pg16SUB" for hierarchy "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|pg16SUB:ipg16SUB1" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodSUB.v Line: 36
Info (12128): Elaborating entity "xor16SUB" for hierarchy "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/BKmodSUB.v Line: 99
Info (12128): Elaborating entity "mux_xx2" for hierarchy "butterfly:ibutterfly1|mux_xx2:imux_xx21" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/butterfly.v Line: 162
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "ROM:iROM|mem_ROM" is uninferred due to inappropriate RAM size File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/ROM.v Line: 28
    Info (276004): RAM logic "INOUT_GEN1:iINOUT_GEN1|mem_ROMWRAP" is uninferred due to inappropriate RAM size File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/INOUT_GEN1.v Line: 29
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:iRAM1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:iRAM2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NTT_GEN1:iNTT_GEN1|mem_ROMWRAP_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 896
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/wrap.ram0_NTT_GEN1_acf138fa_0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "INTT_GEN1:iINTT_GEN1|mem_ROMWRAP_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 896
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/wrap.ram0_INTT_GEN1_e2b12c36_0.hdl.mif
Info (12130): Elaborated megafunction instantiation "RAM:iRAM1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "RAM:iRAM1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8f2.tdf
    Info (12023): Found entity 1: altsyncram_q8f2 File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/altsyncram_q8f2.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0"
Info (12133): Instantiated megafunction "NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "896"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/wrap.ram0_NTT_GEN1_acf138fa_0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d7d1.tdf
    Info (12023): Found entity 1: altsyncram_d7d1 File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/altsyncram_d7d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0"
Info (12133): Instantiated megafunction "INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "896"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/wrap.ram0_INTT_GEN1_e2b12c36_0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h7d1.tdf
    Info (12023): Found entity 1: altsyncram_h7d1 File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/altsyncram_h7d1.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_h7d1:auto_generated|ram_block1a7" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/altsyncram_h7d1.tdf Line: 181
        Warning (14320): Synthesized away node "NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_d7d1:auto_generated|ram_block1a7" File: D:/STUDY/Hardware implementation of CRYSTALS-Dlithium/Kyber/code/Kyber_QuartusV3/db/altsyncram_d7d1.tdf Line: 181
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (17049): 446 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 999 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 53 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 828 logic cells
    Info (21064): Implemented 78 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Sun Dec 10 17:20:34 2023
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:57


