set_property SRC_FILE_INFO {cfile:{C:/Users/a609071103.cs07/Documents/micro processor/T/aquila_dram/aquila_dram/aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc} rfile:../../../aquila_dram.srcs/constrs_1/imports/xdc/arty.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports sysclk_i]
set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN C2 IOSTANDARD LVCMOS33} [get_ports resetn_i]
set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN H5 IOSTANDARD LVCMOS33} [get_ports {usr_led[0]}]
set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN J5 IOSTANDARD LVCMOS33} [get_ports {usr_led[1]}]
set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T9 IOSTANDARD LVCMOS33} [get_ports {usr_led[2]}]
set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN T10 IOSTANDARD LVCMOS33} [get_ports {usr_led[3]}]
set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN D9 IOSTANDARD LVCMOS33} [get_ports {usr_btn[0]}]
set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN C9 IOSTANDARD LVCMOS33} [get_ports {usr_btn[1]}]
set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN B9 IOSTANDARD LVCMOS33} [get_ports {usr_btn[2]}]
set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN B8 IOSTANDARD LVCMOS33} [get_ports {usr_btn[3]}]
set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN D10 IOSTANDARD LVCMOS33} [get_ports uart_tx]
set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict {PACKAGE_PIN A9 IOSTANDARD LVCMOS33} [get_ports uart_rx]
set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit[0]} {Aquila_SoC/D_Cache/hit[1]} {Aquila_SoC/D_Cache/hit[2]} {Aquila_SoC/D_Cache/hit[3]} {Aquila_SoC/D_Cache/hit[4]} {Aquila_SoC/D_Cache/hit[5]} {Aquila_SoC/D_Cache/hit[6]} {Aquila_SoC/D_Cache/hit[7]} {Aquila_SoC/D_Cache/hit[8]} {Aquila_SoC/D_Cache/hit[9]} {Aquila_SoC/D_Cache/hit[10]} {Aquila_SoC/D_Cache/hit[11]} {Aquila_SoC/D_Cache/hit[12]} {Aquila_SoC/D_Cache/hit[13]} {Aquila_SoC/D_Cache/hit[14]} {Aquila_SoC/D_Cache/hit[15]} {Aquila_SoC/D_Cache/hit[16]} {Aquila_SoC/D_Cache/hit[17]} {Aquila_SoC/D_Cache/hit[18]} {Aquila_SoC/D_Cache/hit[19]} {Aquila_SoC/D_Cache/hit[20]} {Aquila_SoC/D_Cache/hit[21]} {Aquila_SoC/D_Cache/hit[22]} {Aquila_SoC/D_Cache/hit[23]} {Aquila_SoC/D_Cache/hit[24]} {Aquila_SoC/D_Cache/hit[25]} {Aquila_SoC/D_Cache/hit[26]} {Aquila_SoC/D_Cache/hit[27]} {Aquila_SoC/D_Cache/hit[28]} {Aquila_SoC/D_Cache/hit[29]} {Aquila_SoC/D_Cache/hit[30]} {Aquila_SoC/D_Cache/hit[31]}]]
set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]}]]
set_property src_info {type:XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]}]]
set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/miss[0]} {Aquila_SoC/D_Cache/miss[1]} {Aquila_SoC/D_Cache/miss[2]} {Aquila_SoC/D_Cache/miss[3]} {Aquila_SoC/D_Cache/miss[4]} {Aquila_SoC/D_Cache/miss[5]} {Aquila_SoC/D_Cache/miss[6]} {Aquila_SoC/D_Cache/miss[7]} {Aquila_SoC/D_Cache/miss[8]} {Aquila_SoC/D_Cache/miss[9]} {Aquila_SoC/D_Cache/miss[10]} {Aquila_SoC/D_Cache/miss[11]} {Aquila_SoC/D_Cache/miss[12]} {Aquila_SoC/D_Cache/miss[13]} {Aquila_SoC/D_Cache/miss[14]} {Aquila_SoC/D_Cache/miss[15]} {Aquila_SoC/D_Cache/miss[16]} {Aquila_SoC/D_Cache/miss[17]} {Aquila_SoC/D_Cache/miss[18]} {Aquila_SoC/D_Cache/miss[19]} {Aquila_SoC/D_Cache/miss[20]} {Aquila_SoC/D_Cache/miss[21]} {Aquila_SoC/D_Cache/miss[22]} {Aquila_SoC/D_Cache/miss[23]} {Aquila_SoC/D_Cache/miss[24]} {Aquila_SoC/D_Cache/miss[25]} {Aquila_SoC/D_Cache/miss[26]} {Aquila_SoC/D_Cache/miss[27]} {Aquila_SoC/D_Cache/miss[28]} {Aquila_SoC/D_Cache/miss[29]} {Aquila_SoC/D_Cache/miss[30]} {Aquila_SoC/D_Cache/miss[31]}]]
set_property src_info {type:XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]}]]
set_property src_info {type:XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list Aquila_SoC/D_Cache/p_strobe_i0]]
set_property src_info {type:XDC file:1 line:168 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]}]]
set_property src_info {type:XDC file:1 line:169 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]}]]
set_property src_info {type:XDC file:1 line:170 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]}]]
set_property src_info {type:XDC file:1 line:171 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]}]]
set_property src_info {type:XDC file:1 line:172 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list Aquila_SoC/D_Cache/cache_hit]]
set_property src_info {type:XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]}]]
set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]}]]
set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]}]]
set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]}]]
set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]}]]
set_property src_info {type:XDC file:1 line:180 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]}]]
set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]}]]
set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]}]]
set_property src_info {type:XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]}]]
set_property src_info {type:XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/miss_read[0]} {Aquila_SoC/D_Cache/miss_read[1]} {Aquila_SoC/D_Cache/miss_read[2]} {Aquila_SoC/D_Cache/miss_read[3]} {Aquila_SoC/D_Cache/miss_read[4]} {Aquila_SoC/D_Cache/miss_read[5]} {Aquila_SoC/D_Cache/miss_read[6]} {Aquila_SoC/D_Cache/miss_read[7]} {Aquila_SoC/D_Cache/miss_read[8]} {Aquila_SoC/D_Cache/miss_read[9]} {Aquila_SoC/D_Cache/miss_read[10]} {Aquila_SoC/D_Cache/miss_read[11]} {Aquila_SoC/D_Cache/miss_read[12]} {Aquila_SoC/D_Cache/miss_read[13]} {Aquila_SoC/D_Cache/miss_read[14]} {Aquila_SoC/D_Cache/miss_read[15]} {Aquila_SoC/D_Cache/miss_read[16]} {Aquila_SoC/D_Cache/miss_read[17]} {Aquila_SoC/D_Cache/miss_read[18]} {Aquila_SoC/D_Cache/miss_read[19]} {Aquila_SoC/D_Cache/miss_read[20]} {Aquila_SoC/D_Cache/miss_read[21]} {Aquila_SoC/D_Cache/miss_read[22]} {Aquila_SoC/D_Cache/miss_read[23]} {Aquila_SoC/D_Cache/miss_read[24]} {Aquila_SoC/D_Cache/miss_read[25]} {Aquila_SoC/D_Cache/miss_read[26]} {Aquila_SoC/D_Cache/miss_read[27]} {Aquila_SoC/D_Cache/miss_read[28]} {Aquila_SoC/D_Cache/miss_read[29]} {Aquila_SoC/D_Cache/miss_read[30]} {Aquila_SoC/D_Cache/miss_read[31]}]]
set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/miss_write[0]} {Aquila_SoC/D_Cache/miss_write[1]} {Aquila_SoC/D_Cache/miss_write[2]} {Aquila_SoC/D_Cache/miss_write[3]} {Aquila_SoC/D_Cache/miss_write[4]} {Aquila_SoC/D_Cache/miss_write[5]} {Aquila_SoC/D_Cache/miss_write[6]} {Aquila_SoC/D_Cache/miss_write[7]} {Aquila_SoC/D_Cache/miss_write[8]} {Aquila_SoC/D_Cache/miss_write[9]} {Aquila_SoC/D_Cache/miss_write[10]} {Aquila_SoC/D_Cache/miss_write[11]} {Aquila_SoC/D_Cache/miss_write[12]} {Aquila_SoC/D_Cache/miss_write[13]} {Aquila_SoC/D_Cache/miss_write[14]} {Aquila_SoC/D_Cache/miss_write[15]} {Aquila_SoC/D_Cache/miss_write[16]} {Aquila_SoC/D_Cache/miss_write[17]} {Aquila_SoC/D_Cache/miss_write[18]} {Aquila_SoC/D_Cache/miss_write[19]} {Aquila_SoC/D_Cache/miss_write[20]} {Aquila_SoC/D_Cache/miss_write[21]} {Aquila_SoC/D_Cache/miss_write[22]} {Aquila_SoC/D_Cache/miss_write[23]} {Aquila_SoC/D_Cache/miss_write[24]} {Aquila_SoC/D_Cache/miss_write[25]} {Aquila_SoC/D_Cache/miss_write[26]} {Aquila_SoC/D_Cache/miss_write[27]} {Aquila_SoC/D_Cache/miss_write[28]} {Aquila_SoC/D_Cache/miss_write[29]} {Aquila_SoC/D_Cache/miss_write[30]} {Aquila_SoC/D_Cache/miss_write[31]}]]
set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/total[0]} {Aquila_SoC/D_Cache/total[1]} {Aquila_SoC/D_Cache/total[2]} {Aquila_SoC/D_Cache/total[3]} {Aquila_SoC/D_Cache/total[4]} {Aquila_SoC/D_Cache/total[5]} {Aquila_SoC/D_Cache/total[6]} {Aquila_SoC/D_Cache/total[7]} {Aquila_SoC/D_Cache/total[8]} {Aquila_SoC/D_Cache/total[9]} {Aquila_SoC/D_Cache/total[10]} {Aquila_SoC/D_Cache/total[11]} {Aquila_SoC/D_Cache/total[12]} {Aquila_SoC/D_Cache/total[13]} {Aquila_SoC/D_Cache/total[14]} {Aquila_SoC/D_Cache/total[15]} {Aquila_SoC/D_Cache/total[16]} {Aquila_SoC/D_Cache/total[17]} {Aquila_SoC/D_Cache/total[18]} {Aquila_SoC/D_Cache/total[19]} {Aquila_SoC/D_Cache/total[20]} {Aquila_SoC/D_Cache/total[21]} {Aquila_SoC/D_Cache/total[22]} {Aquila_SoC/D_Cache/total[23]} {Aquila_SoC/D_Cache/total[24]} {Aquila_SoC/D_Cache/total[25]} {Aquila_SoC/D_Cache/total[26]} {Aquila_SoC/D_Cache/total[27]} {Aquila_SoC/D_Cache/total[28]} {Aquila_SoC/D_Cache/total[29]} {Aquila_SoC/D_Cache/total[30]} {Aquila_SoC/D_Cache/total[31]}]]
set_property src_info {type:XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {Aquila_SoC/D_Cache/read[0]} {Aquila_SoC/D_Cache/read[1]} {Aquila_SoC/D_Cache/read[2]} {Aquila_SoC/D_Cache/read[3]} {Aquila_SoC/D_Cache/read[4]} {Aquila_SoC/D_Cache/read[5]} {Aquila_SoC/D_Cache/read[6]} {Aquila_SoC/D_Cache/read[7]} {Aquila_SoC/D_Cache/read[8]} {Aquila_SoC/D_Cache/read[9]} {Aquila_SoC/D_Cache/read[10]} {Aquila_SoC/D_Cache/read[11]} {Aquila_SoC/D_Cache/read[12]} {Aquila_SoC/D_Cache/read[13]} {Aquila_SoC/D_Cache/read[14]} {Aquila_SoC/D_Cache/read[15]} {Aquila_SoC/D_Cache/read[16]} {Aquila_SoC/D_Cache/read[17]} {Aquila_SoC/D_Cache/read[18]} {Aquila_SoC/D_Cache/read[19]} {Aquila_SoC/D_Cache/read[20]} {Aquila_SoC/D_Cache/read[21]} {Aquila_SoC/D_Cache/read[22]} {Aquila_SoC/D_Cache/read[23]} {Aquila_SoC/D_Cache/read[24]} {Aquila_SoC/D_Cache/read[25]} {Aquila_SoC/D_Cache/read[26]} {Aquila_SoC/D_Cache/read[27]} {Aquila_SoC/D_Cache/read[28]} {Aquila_SoC/D_Cache/read[29]} {Aquila_SoC/D_Cache/read[30]} {Aquila_SoC/D_Cache/read[31]}]]
set_property src_info {type:XDC file:1 line:190 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {Aquila_SoC/D_Cache/write[0]} {Aquila_SoC/D_Cache/write[1]} {Aquila_SoC/D_Cache/write[2]} {Aquila_SoC/D_Cache/write[3]} {Aquila_SoC/D_Cache/write[4]} {Aquila_SoC/D_Cache/write[5]} {Aquila_SoC/D_Cache/write[6]} {Aquila_SoC/D_Cache/write[7]} {Aquila_SoC/D_Cache/write[8]} {Aquila_SoC/D_Cache/write[9]} {Aquila_SoC/D_Cache/write[10]} {Aquila_SoC/D_Cache/write[11]} {Aquila_SoC/D_Cache/write[12]} {Aquila_SoC/D_Cache/write[13]} {Aquila_SoC/D_Cache/write[14]} {Aquila_SoC/D_Cache/write[15]} {Aquila_SoC/D_Cache/write[16]} {Aquila_SoC/D_Cache/write[17]} {Aquila_SoC/D_Cache/write[18]} {Aquila_SoC/D_Cache/write[19]} {Aquila_SoC/D_Cache/write[20]} {Aquila_SoC/D_Cache/write[21]} {Aquila_SoC/D_Cache/write[22]} {Aquila_SoC/D_Cache/write[23]} {Aquila_SoC/D_Cache/write[24]} {Aquila_SoC/D_Cache/write[25]} {Aquila_SoC/D_Cache/write[26]} {Aquila_SoC/D_Cache/write[27]} {Aquila_SoC/D_Cache/write[28]} {Aquila_SoC/D_Cache/write[29]} {Aquila_SoC/D_Cache/write[30]} {Aquila_SoC/D_Cache/write[31]}]]
set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/D_Cache/hit_latency[0]} {Aquila_SoC/D_Cache/hit_latency[1]} {Aquila_SoC/D_Cache/hit_latency[2]} {Aquila_SoC/D_Cache/hit_latency[3]} {Aquila_SoC/D_Cache/hit_latency[4]} {Aquila_SoC/D_Cache/hit_latency[5]} {Aquila_SoC/D_Cache/hit_latency[6]} {Aquila_SoC/D_Cache/hit_latency[7]} {Aquila_SoC/D_Cache/hit_latency[8]} {Aquila_SoC/D_Cache/hit_latency[9]} {Aquila_SoC/D_Cache/hit_latency[10]} {Aquila_SoC/D_Cache/hit_latency[11]} {Aquila_SoC/D_Cache/hit_latency[12]} {Aquila_SoC/D_Cache/hit_latency[13]} {Aquila_SoC/D_Cache/hit_latency[14]} {Aquila_SoC/D_Cache/hit_latency[15]} {Aquila_SoC/D_Cache/hit_latency[16]} {Aquila_SoC/D_Cache/hit_latency[17]} {Aquila_SoC/D_Cache/hit_latency[18]} {Aquila_SoC/D_Cache/hit_latency[19]} {Aquila_SoC/D_Cache/hit_latency[20]} {Aquila_SoC/D_Cache/hit_latency[21]} {Aquila_SoC/D_Cache/hit_latency[22]} {Aquila_SoC/D_Cache/hit_latency[23]} {Aquila_SoC/D_Cache/hit_latency[24]} {Aquila_SoC/D_Cache/hit_latency[25]} {Aquila_SoC/D_Cache/hit_latency[26]} {Aquila_SoC/D_Cache/hit_latency[27]} {Aquila_SoC/D_Cache/hit_latency[28]} {Aquila_SoC/D_Cache/hit_latency[29]} {Aquila_SoC/D_Cache/hit_latency[30]} {Aquila_SoC/D_Cache/hit_latency[31]}]]
set_property src_info {type:XDC file:1 line:193 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {Aquila_SoC/D_Cache/read_latency[0]} {Aquila_SoC/D_Cache/read_latency[1]} {Aquila_SoC/D_Cache/read_latency[2]} {Aquila_SoC/D_Cache/read_latency[3]} {Aquila_SoC/D_Cache/read_latency[4]} {Aquila_SoC/D_Cache/read_latency[5]} {Aquila_SoC/D_Cache/read_latency[6]} {Aquila_SoC/D_Cache/read_latency[7]} {Aquila_SoC/D_Cache/read_latency[8]} {Aquila_SoC/D_Cache/read_latency[9]} {Aquila_SoC/D_Cache/read_latency[10]} {Aquila_SoC/D_Cache/read_latency[11]} {Aquila_SoC/D_Cache/read_latency[12]} {Aquila_SoC/D_Cache/read_latency[13]} {Aquila_SoC/D_Cache/read_latency[14]} {Aquila_SoC/D_Cache/read_latency[15]} {Aquila_SoC/D_Cache/read_latency[16]} {Aquila_SoC/D_Cache/read_latency[17]} {Aquila_SoC/D_Cache/read_latency[18]} {Aquila_SoC/D_Cache/read_latency[19]} {Aquila_SoC/D_Cache/read_latency[20]} {Aquila_SoC/D_Cache/read_latency[21]} {Aquila_SoC/D_Cache/read_latency[22]} {Aquila_SoC/D_Cache/read_latency[23]} {Aquila_SoC/D_Cache/read_latency[24]} {Aquila_SoC/D_Cache/read_latency[25]} {Aquila_SoC/D_Cache/read_latency[26]} {Aquila_SoC/D_Cache/read_latency[27]} {Aquila_SoC/D_Cache/read_latency[28]} {Aquila_SoC/D_Cache/read_latency[29]} {Aquila_SoC/D_Cache/read_latency[30]} {Aquila_SoC/D_Cache/read_latency[31]}]]
set_property src_info {type:XDC file:1 line:194 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {Aquila_SoC/D_Cache/miss_latency[0]} {Aquila_SoC/D_Cache/miss_latency[1]} {Aquila_SoC/D_Cache/miss_latency[2]} {Aquila_SoC/D_Cache/miss_latency[3]} {Aquila_SoC/D_Cache/miss_latency[4]} {Aquila_SoC/D_Cache/miss_latency[5]} {Aquila_SoC/D_Cache/miss_latency[6]} {Aquila_SoC/D_Cache/miss_latency[7]} {Aquila_SoC/D_Cache/miss_latency[8]} {Aquila_SoC/D_Cache/miss_latency[9]} {Aquila_SoC/D_Cache/miss_latency[10]} {Aquila_SoC/D_Cache/miss_latency[11]} {Aquila_SoC/D_Cache/miss_latency[12]} {Aquila_SoC/D_Cache/miss_latency[13]} {Aquila_SoC/D_Cache/miss_latency[14]} {Aquila_SoC/D_Cache/miss_latency[15]} {Aquila_SoC/D_Cache/miss_latency[16]} {Aquila_SoC/D_Cache/miss_latency[17]} {Aquila_SoC/D_Cache/miss_latency[18]} {Aquila_SoC/D_Cache/miss_latency[19]} {Aquila_SoC/D_Cache/miss_latency[20]} {Aquila_SoC/D_Cache/miss_latency[21]} {Aquila_SoC/D_Cache/miss_latency[22]} {Aquila_SoC/D_Cache/miss_latency[23]} {Aquila_SoC/D_Cache/miss_latency[24]} {Aquila_SoC/D_Cache/miss_latency[25]} {Aquila_SoC/D_Cache/miss_latency[26]} {Aquila_SoC/D_Cache/miss_latency[27]} {Aquila_SoC/D_Cache/miss_latency[28]} {Aquila_SoC/D_Cache/miss_latency[29]} {Aquila_SoC/D_Cache/miss_latency[30]} {Aquila_SoC/D_Cache/miss_latency[31]}]]
set_property src_info {type:XDC file:1 line:195 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {Aquila_SoC/D_Cache/write_latency[0]} {Aquila_SoC/D_Cache/write_latency[1]} {Aquila_SoC/D_Cache/write_latency[2]} {Aquila_SoC/D_Cache/write_latency[3]} {Aquila_SoC/D_Cache/write_latency[4]} {Aquila_SoC/D_Cache/write_latency[5]} {Aquila_SoC/D_Cache/write_latency[6]} {Aquila_SoC/D_Cache/write_latency[7]} {Aquila_SoC/D_Cache/write_latency[8]} {Aquila_SoC/D_Cache/write_latency[9]} {Aquila_SoC/D_Cache/write_latency[10]} {Aquila_SoC/D_Cache/write_latency[11]} {Aquila_SoC/D_Cache/write_latency[12]} {Aquila_SoC/D_Cache/write_latency[13]} {Aquila_SoC/D_Cache/write_latency[14]} {Aquila_SoC/D_Cache/write_latency[15]} {Aquila_SoC/D_Cache/write_latency[16]} {Aquila_SoC/D_Cache/write_latency[17]} {Aquila_SoC/D_Cache/write_latency[18]} {Aquila_SoC/D_Cache/write_latency[19]} {Aquila_SoC/D_Cache/write_latency[20]} {Aquila_SoC/D_Cache/write_latency[21]} {Aquila_SoC/D_Cache/write_latency[22]} {Aquila_SoC/D_Cache/write_latency[23]} {Aquila_SoC/D_Cache/write_latency[24]} {Aquila_SoC/D_Cache/write_latency[25]} {Aquila_SoC/D_Cache/write_latency[26]} {Aquila_SoC/D_Cache/write_latency[27]} {Aquila_SoC/D_Cache/write_latency[28]} {Aquila_SoC/D_Cache/write_latency[29]} {Aquila_SoC/D_Cache/write_latency[30]} {Aquila_SoC/D_Cache/write_latency[31]}]]
set_property src_info {type:XDC file:1 line:197 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_0 ila
set_property src_info {type:XDC file:1 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:199 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:200 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:203 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:204 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:1 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
set_property src_info {type:XDC file:1 line:207 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/clk [get_nets [list clk_BUFG]]
set_property src_info {type:XDC file:1 line:208 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:1 line:210 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {Aquila_SoC/D_Cache/S[0]}]]
set_property src_info {type:XDC file:1 line:211 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:212 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:1 line:214 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]} {Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]}]]
set_property src_info {type:XDC file:1 line:215 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:216 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:1 line:218 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list Aquila_SoC/D_Cache/cache_hit]]
set_property src_info {type:XDC file:1 line:219 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:220 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:1 line:222 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list Aquila_SoC/p_rw_i0]]
set_property src_info {type:XDC file:1 line:223 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:224 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:1 line:225 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:1 line:226 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list Aquila_SoC/p_strobe_i0]]
set_property src_info {type:XDC file:1 line:227 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:1 line:228 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:1 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:1 line:230 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list Aquila_SoC/D_Cache/rw]]
set_property src_info {type:XDC file:1 line:231 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:232 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:1 line:234 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets clk_BUFG]
