// Seed: 2020419808
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wire  id_5,
    output tri1  id_6,
    input  tri0  id_7,
    input  wor   id_8,
    input  wor   id_9,
    input  tri   id_10
);
  always #1 id_6 = id_3;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input logic id_0,
    input tri0 id_1,
    output logic id_2,
    output supply0 id_3,
    output wor id_4,
    input tri1 id_5
);
  supply0 id_7;
  always @(negedge id_7 & 1 or negedge id_5) id_2 <= id_0;
  module_0(
      id_3, id_5, id_5, id_1, id_5, id_1, id_4, id_1, id_5, id_5, id_1
  );
  initial begin
    id_2 <= 1;
  end
endmodule
