
5
Refreshing IP repositories
234*coregenZ19-234
g
 Loaded user IP repository '%s'.
1135*coregen2)
c:/billiards/VivadoIP2default:defaultZ19-1700
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
C:/Xilinx/Vivado/2014.1/data/ip2default:defaultZ19-2313
¯
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
add_files: 2default:default2
00:00:112default:default2
00:00:112default:default2
272.6212default:default2
94.7582default:defaultZ17-268
u
Command: %s
53*	vivadotcl2M
9synth_design -top design_1_wrapper -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:03:44 . Memory (MB): peak = 355.590 ; gain = 224.227
2default:default
›
synthesizing module '%s'638*oasys2$
design_1_wrapper2default:default2h
RC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v2default:default2
122default:default8@Z8-638
Õ
synthesizing module '%s'638*oasys2
design_12default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
132default:default8@Z8-638
µ
synthesizing module '%s'638*oasys2
GND2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
38522default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2
GND2default:default2
12default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
38522default:default8@Z8-256
∂
synthesizing module '%s'638*oasys2
VCC2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354802default:default8@Z8-638
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
VCC2default:default2
22default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354802default:default8@Z8-256
·
synthesizing module '%s'638*oasys2/
design_1_axi_mem_intercon_02default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
8092default:default8@Z8-638
ﬂ
synthesizing module '%s'638*oasys2,
m00_couplers_imp_1ULZJWI2default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
21062default:default8@Z8-638
˙
synthesizing module '%s'638*oasys2&
design_1_auto_cc_02default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v2default:default2
572default:default8@Z8-638
…
synthesizing module '%s'638*oasys2@
,axi_clock_converter_v2_1_axi_clock_converter2default:default2∑
†c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v2default:default2
712default:default8@Z8-638
è
synthesizing module '%s'638*oasys2(
fifo_generator_v12_02default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-638
ú
synthesizing module '%s'638*oasys2.
fifo_generator_v12_0_synth2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-638
ã
synthesizing module '%s'638*oasys2&
fifo_generator_top2default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
ú
synthesizing module '%s'638*oasys2*
fifo_generator_ramfifo2default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
í
synthesizing module '%s'638*oasys2%
reset_blk_ramfifo2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-638
¥
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2282default:default8@Z8-4472
¥
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2292default:default8@Z8-4472
¥
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2312default:default8@Z8-4472
¥
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2322default:default8@Z8-4472
¥
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2342default:default8@Z8-4472
¥
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2352default:default8@Z8-4472
¥
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
5982default:default8@Z8-4472
¥
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
5992default:default8@Z8-4472
¥
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
6002default:default8@Z8-4472
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2%
reset_blk_ramfifo2default:default2
32default:default2
12default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2
	input_blk2default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
ª
%done synthesizing module '%s' (%s#%s)256*oasys2
	input_blk2default:default2
42default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
˚
synthesizing module '%s'638*oasys2
memory2default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
˜
synthesizing module '%s'638*oasys2
dmem2default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
≠
&Detected and applied attribute %s = %s3620*oasys2
	ram_style2default:default2
distributed2default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1792default:default8@Z8-4472
≤
%done synthesizing module '%s' (%s#%s)256*oasys2
dmem2default:default2
52default:default2
12default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys2
memory2default:default2
62default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
Ö
synthesizing module '%s'638*oasys2
clk_x_pntrs2default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd2default:default2
2132default:default8@Z8-638
ç
synthesizing module '%s'638*oasys2#
synchronizer_ff2default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd2default:default2
1382default:default8@Z8-638
±
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd2default:default2
1432default:default8@Z8-4472
»
%done synthesizing module '%s' (%s#%s)256*oasys2#
synchronizer_ff2default:default2
72default:default2
12default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd2default:default2
1382default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2
clk_x_pntrs2default:default2
82default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd2default:default2
2132default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys2
rd_logic2default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-638
Ö
synthesizing module '%s'638*oasys2
rd_bin_cntr2default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
¿
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_bin_cntr2default:default2
92default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
î
synthesizing module '%s'638*oasys2&
rd_status_flags_as2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-638
í
synthesizing module '%s'638*oasys20
fifo_generator_v12_0_compare2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
Œ
%done synthesizing module '%s' (%s#%s)256*oasys20
fifo_generator_v12_0_compare2default:default2
102default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2&
rd_status_flags_as2default:default2
112default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-256
˝
synthesizing module '%s'638*oasys2
rd_fwft2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-638
„
default block is never used226*oasys2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd2default:default2
2552default:default8@Z8-226
„
default block is never used226*oasys2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd2default:default2
5792default:default8@Z8-226
„
default block is never used226*oasys2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd2default:default2
6642default:default8@Z8-226
π
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_fwft2default:default2
122default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd2default:default2
1542default:default8@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_logic2default:default2
132default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys2
wr_logic2default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-638
Ö
synthesizing module '%s'638*oasys2
wr_bin_cntr2default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_bin_cntr2default:default2
142default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-256
î
synthesizing module '%s'638*oasys2&
wr_status_flags_as2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys2&
wr_status_flags_as2default:default2
152default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-256
ª
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_logic2default:default2
162default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2

output_blk2default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
æ
%done synthesizing module '%s' (%s#%s)256*oasys2

output_blk2default:default2
172default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2*
fifo_generator_ramfifo2default:default2
182default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2&
fifo_generator_top2default:default2
192default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
õ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized02default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
ê
synthesizing module '%s'638*oasys2-
input_blk__parameterized02default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized02default:default2
192default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2*
memory__parameterized02default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
á
synthesizing module '%s'638*oasys2(
dmem__parameterized02default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
√
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized02default:default2
192default:default2
12default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized02default:default2
192default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
í
synthesizing module '%s'638*oasys2.
output_blk__parameterized02default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized02default:default2
192default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized02default:default2
192default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized02default:default2
192default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
õ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
ê
synthesizing module '%s'638*oasys2-
input_blk__parameterized12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized12default:default2
192default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2*
memory__parameterized12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
á
synthesizing module '%s'638*oasys2(
dmem__parameterized12default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
√
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized12default:default2
192default:default2
12default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized12default:default2
192default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
í
synthesizing module '%s'638*oasys2.
output_blk__parameterized12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized12default:default2
192default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized12default:default2
192default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized12default:default2
192default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
õ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized22default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized22default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
ê
synthesizing module '%s'638*oasys2-
input_blk__parameterized22default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized22default:default2
192default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2*
memory__parameterized22default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
á
synthesizing module '%s'638*oasys2(
dmem__parameterized22default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
√
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized22default:default2
192default:default2
12default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized22default:default2
192default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
í
synthesizing module '%s'638*oasys2.
output_blk__parameterized22default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized22default:default2
192default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized22default:default2
192default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized22default:default2
192default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2.
fifo_generator_v12_0_synth2default:default2
202default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2(
fifo_generator_v12_02default:default2
212default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2@
,axi_clock_converter_v2_1_axi_clock_converter2default:default2
222default:default2
12default:default2∑
†c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v2default:default2
712default:default8@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_cc_02default:default2
232default:default2
12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v2default:default2
572default:default8@Z8-256
’
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_cc2default:default2&
design_1_auto_cc_02default:default2
822default:default2
802default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
24292default:default8@Z8-350
õ
%done synthesizing module '%s' (%s#%s)256*oasys2,
m00_couplers_imp_1ULZJWI2default:default2
242default:default2
12default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
21062default:default8@Z8-256
ﬁ
synthesizing module '%s'638*oasys2+
m01_couplers_imp_8TWPTO2default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
25122default:default8@Z8-638
˙
synthesizing module '%s'638*oasys2&
design_1_auto_ds_02default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v2default:default2
572default:default8@Z8-638
¨
synthesizing module '%s'638*oasys21
axi_dwidth_converter_v2_1_top2default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-638
¿
synthesizing module '%s'638*oasys2;
'axi_dwidth_converter_v2_1_axi_downsizer2default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v2default:default2
712default:default8@Z8-638
º
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_a_downsizer2default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v2default:default2
642default:default8@Z8-638
£
synthesizing module '%s'638*oasys20
axi_data_fifo_v2_1_axic_fifo2default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-638
°
synthesizing module '%s'638*oasys2/
axi_data_fifo_v2_1_fifo_gen2default:default2†
âc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-638
ü
synthesizing module '%s'638*oasys28
$fifo_generator_v12_0__parameterized02default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2>
*fifo_generator_v12_0_synth__parameterized02default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-638
õ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized32default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized32default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
¢
synthesizing module '%s'638*oasys25
!reset_blk_ramfifo__parameterized02default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-638
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys25
!reset_blk_ramfifo__parameterized02default:default2
242default:default2
12default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-256
ê
synthesizing module '%s'638*oasys2-
input_blk__parameterized32default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized32default:default2
242default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2*
memory__parameterized32default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
á
synthesizing module '%s'638*oasys2(
dmem__parameterized32default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
√
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized32default:default2
242default:default2
12default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized32default:default2
242default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
è
synthesizing module '%s'638*oasys2,
rd_logic__parameterized02default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-638
ï
synthesizing module '%s'638*oasys2/
rd_bin_cntr__parameterized02default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys2/
rd_bin_cntr__parameterized02default:default2
242default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
î
synthesizing module '%s'638*oasys2&
rd_status_flags_ss2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd2default:default2
1752default:default8@Z8-638
¢
synthesizing module '%s'638*oasys2@
,fifo_generator_v12_0_compare__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2@
,fifo_generator_v12_0_compare__parameterized02default:default2
242default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2&
rd_status_flags_ss2default:default2
252default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd2default:default2
1752default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2,
rd_logic__parameterized02default:default2
252default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-256
è
synthesizing module '%s'638*oasys2,
wr_logic__parameterized02default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-638
ï
synthesizing module '%s'638*oasys2/
wr_bin_cntr__parameterized02default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys2/
wr_bin_cntr__parameterized02default:default2
252default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-256
î
synthesizing module '%s'638*oasys2&
wr_status_flags_ss2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd2default:default2
1782default:default8@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys2&
wr_status_flags_ss2default:default2
262default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd2default:default2
1782default:default8@Z8-256
À
%done synthesizing module '%s' (%s#%s)256*oasys2,
wr_logic__parameterized02default:default2
262default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-256
í
synthesizing module '%s'638*oasys2.
output_blk__parameterized32default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized32default:default2
262default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized32default:default2
262default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized32default:default2
262default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v12_0_synth__parameterized02default:default2
262default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v12_0__parameterized02default:default2
262default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_data_fifo_v2_1_fifo_gen2default:default2
272default:default2
12default:default2†
âc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_data_fifo_v2_1_axic_fifo2default:default2
282default:default2
12default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2@
,axi_data_fifo_v2_1_axic_fifo__parameterized02default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-638
±
synthesizing module '%s'638*oasys2?
+axi_data_fifo_v2_1_fifo_gen__parameterized02default:default2†
âc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-638
ü
synthesizing module '%s'638*oasys28
$fifo_generator_v12_0__parameterized12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2>
*fifo_generator_v12_0_synth__parameterized12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-638
õ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized42default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized42default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
ê
synthesizing module '%s'638*oasys2-
input_blk__parameterized42default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized42default:default2
282default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2*
memory__parameterized42default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
á
synthesizing module '%s'638*oasys2(
dmem__parameterized42default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
√
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized42default:default2
282default:default2
12default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized42default:default2
282default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
í
synthesizing module '%s'638*oasys2.
output_blk__parameterized42default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized42default:default2
282default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized42default:default2
282default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized42default:default2
282default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v12_0_synth__parameterized12default:default2
282default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v12_0__parameterized12default:default2
282default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_data_fifo_v2_1_fifo_gen__parameterized02default:default2
282default:default2
12default:default2†
âc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v2default:default2
602default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2@
,axi_data_fifo_v2_1_axic_fifo__parameterized02default:default2
282default:default2
12default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v2default:default2
642default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_a_downsizer2default:default2
292default:default2
12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v2default:default2
642default:default8@Z8-256
º
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_w_downsizer2default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v2default:default2
632default:default8@Z8-638
¯
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_w_downsizer2default:default2
302default:default2
12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v2default:default2
632default:default8@Z8-256
º
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_b_downsizer2default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v2default:default2
652default:default8@Z8-638
¯
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_b_downsizer2default:default2
312default:default2
12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v2default:default2
652default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2I
5axi_dwidth_converter_v2_1_a_downsizer__parameterized02default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v2default:default2
642default:default8@Z8-638
à
%done synthesizing module '%s' (%s#%s)256*oasys2I
5axi_dwidth_converter_v2_1_a_downsizer__parameterized02default:default2
312default:default2
12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v2default:default2
642default:default8@Z8-256
º
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_r_downsizer2default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v2default:default2
612default:default8@Z8-638
¯
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_r_downsizer2default:default2
322default:default2
12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v2default:default2
612default:default8@Z8-256
¸
%done synthesizing module '%s' (%s#%s)256*oasys2;
'axi_dwidth_converter_v2_1_axi_downsizer2default:default2
332default:default2
12default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v2default:default2
712default:default8@Z8-256
Ë
%done synthesizing module '%s' (%s#%s)256*oasys21
axi_dwidth_converter_v2_1_top2default:default2
342default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_ds_02default:default2
352default:default2
12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v2default:default2
572default:default8@Z8-256
˙
synthesizing module '%s'638*oasys2&
design_1_auto_pc_02default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v2default:default2
572default:default8@Z8-638
ÿ
synthesizing module '%s'638*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
≤
synthesizing module '%s'638*oasys23
axi_protocol_converter_v2_1_b2s2default:default2≠
ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
¥
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_axi2vector2default:default2
362default:default2
12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
∆
synthesizing module '%s'638*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2
372default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized02default:default2
372default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized12default:default2
372default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized22default:default2
372default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
¥
synthesizing module '%s'638*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys26
"axi_infrastructure_v1_1_vector2axi2default:default2
382default:default2
12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_register_slice_v2_1_axi_register_slice2default:default2
392default:default2
12default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
«
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-638
–
synthesizing module '%s'638*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_incr_cmd2default:default2
402default:default2
12default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v2default:default2
112default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2<
(axi_protocol_converter_v2_1_b2s_wrap_cmd2default:default2
412default:default2
12default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v2default:default2
112default:default8@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys2B
.axi_protocol_converter_v2_1_b2s_cmd_translator2default:default2
422default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v2default:default2
172default:default8@Z8-256
»
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-638
ã
default block is never used226*oasys2∏
°c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
642default:default8@Z8-226
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_wr_cmd_fsm2default:default2
432default:default2
12default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v2default:default2
102default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_aw_channel2default:default2
442default:default2
12default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v2default:default2
52default:default8@Z8-256
∆
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2∑
†c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-638
…
synthesizing module '%s'638*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_protocol_converter_v2_1_b2s_simple_fifo2default:default2
452default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
Ÿ
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
ï
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized02default:default2
452default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_b_channel2default:default2
462default:default2
12default:default2∑
†c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v2default:default2
102default:default8@Z8-256
«
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-638
»
synthesizing module '%s'638*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-638
ã
default block is never used226*oasys2∏
°c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
722default:default8@Z8-226
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_rd_cmd_fsm2default:default2
472default:default2
12default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v2default:default2
102default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_protocol_converter_v2_1_b2s_ar_channel2default:default2
482default:default2
12default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v2default:default2
52default:default8@Z8-256
∆
synthesizing module '%s'638*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2∑
†c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-638
Ÿ
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
ï
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized12default:default2
482default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
Ÿ
synthesizing module '%s'638*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-638
ï
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized22default:default2
482default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v2default:default2
92default:default8@Z8-256
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_protocol_converter_v2_1_b2s_r_channel2default:default2
492default:default2
12default:default2∑
†c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v2default:default2
212default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized02default:default2
492default:default2
12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized32default:default2
492default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized42default:default2
492default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized52default:default2
492default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized62default:default2
492default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized02default:default2
492default:default2
12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized02default:default2
492default:default2
12default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_protocol_converter_v2_1_b2s2default:default2
502default:default2
12default:default2≠
ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v2default:default2
392default:default8@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_protocol_converter_v2_1_axi_protocol_converter2default:default2
512default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_02default:default2
522default:default2
12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v2default:default2
572default:default8@Z8-256
’
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_pc2default:default2&
design_1_auto_pc_02default:default2
562default:default2
542default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
28632default:default8@Z8-350
ö
%done synthesizing module '%s' (%s#%s)256*oasys2+
m01_couplers_imp_8TWPTO2default:default2
532default:default2
12default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
25122default:default8@Z8-256
ﬂ
synthesizing module '%s'638*oasys2,
m02_couplers_imp_1VY5CJJ2default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
29202default:default8@Z8-638
˙
synthesizing module '%s'638*oasys2&
design_1_auto_ds_12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v2default:default2
572default:default8@Z8-638
∂
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_ds_12default:default2
542default:default2
12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/synth/design_1_auto_ds_1.v2default:default2
572default:default8@Z8-256
˙
synthesizing module '%s'638*oasys2&
design_1_auto_pc_12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v2default:default2
572default:default8@Z8-638
∂
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_12default:default2
552default:default2
12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v2default:default2
572default:default8@Z8-256
’
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_pc2default:default2&
design_1_auto_pc_12default:default2
562default:default2
542default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
32712default:default8@Z8-350
õ
%done synthesizing module '%s' (%s#%s)256*oasys2,
m02_couplers_imp_1VY5CJJ2default:default2
562default:default2
12default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
29202default:default8@Z8-256
ﬁ
synthesizing module '%s'638*oasys2+
m03_couplers_imp_7J72IP2default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
33282default:default8@Z8-638
˙
synthesizing module '%s'638*oasys2&
design_1_auto_ds_22default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/synth/design_1_auto_ds_2.v2default:default2
572default:default8@Z8-638
∂
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_ds_22default:default2
572default:default2
12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/synth/design_1_auto_ds_2.v2default:default2
572default:default8@Z8-256
˙
synthesizing module '%s'638*oasys2&
design_1_auto_pc_22default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v2default:default2
572default:default8@Z8-638
∂
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_22default:default2
582default:default2
12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v2default:default2
572default:default8@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2+
m03_couplers_imp_7J72IP2default:default2
592default:default2
12default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
33282default:default8@Z8-256
ﬁ
synthesizing module '%s'638*oasys2+
s00_couplers_imp_5VZGPS2default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
39832default:default8@Z8-638
˙
synthesizing module '%s'638*oasys2&
design_1_auto_pc_32default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v2default:default2
572default:default8@Z8-638
Ë
synthesizing module '%s'638*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-638
§
%done synthesizing module '%s' (%s#%s)256*oasys2V
Baxi_protocol_converter_v2_1_axi_protocol_converter__parameterized02default:default2
592default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v2default:default2
622default:default8@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_pc_32default:default2
602default:default2
12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/synth/design_1_auto_pc_3.v2default:default2
572default:default8@Z8-256
˙
synthesizing module '%s'638*oasys2&
design_1_auto_us_02default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v2default:default2
572default:default8@Z8-638
º
synthesizing module '%s'638*oasys2A
-axi_dwidth_converter_v2_1_top__parameterized02default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-638
º
synthesizing module '%s'638*oasys29
%axi_dwidth_converter_v2_1_axi_upsizer2default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v2default:default2
722default:default8@Z8-638
‘
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized12default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
÷
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized72default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized72default:default2
602default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized82default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized82default:default2
602default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized92default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2O
;axi_register_slice_v2_1_axic_register_slice__parameterized92default:default2
602default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized102default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized102default:default2
602default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized12default:default2
602default:default2
12default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
∏
synthesizing module '%s'638*oasys27
#axi_dwidth_converter_v2_1_a_upsizer2default:default2Ø
òc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-638
∏
synthesizing module '%s'638*oasys28
$generic_baseblocks_v2_1_command_fifo2default:default2Æ
óc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v2default:default2
622default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys28
$generic_baseblocks_v2_1_command_fifo2default:default2
612default:default2
12default:default2Æ
óc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v2default:default2
622default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_dwidth_converter_v2_1_a_upsizer2default:default2
622default:default2
12default:default2Ø
òc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-256
∏
synthesizing module '%s'638*oasys27
#axi_dwidth_converter_v2_1_w_upsizer2default:default2Ø
òc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v2default:default2
642default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_dwidth_converter_v2_1_w_upsizer2default:default2
632default:default2
12default:default2Ø
òc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v2default:default2
642default:default8@Z8-256
»
synthesizing module '%s'638*oasys2G
3axi_dwidth_converter_v2_1_a_upsizer__parameterized02default:default2Ø
òc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2G
3axi_dwidth_converter_v2_1_a_upsizer__parameterized02default:default2
632default:default2
12default:default2Ø
òc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v2default:default2
632default:default8@Z8-256
∏
synthesizing module '%s'638*oasys27
#axi_dwidth_converter_v2_1_r_upsizer2default:default2Ø
òc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v2default:default2
622default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_dwidth_converter_v2_1_r_upsizer2default:default2
642default:default2
12default:default2Ø
òc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v2default:default2
622default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized22default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized12default:default2
642default:default2
12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized112default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized112default:default2
642default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized122default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized122default:default2
642default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized132default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized132default:default2
642default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized12default:default2
642default:default2
12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized22default:default2
642default:default2
12default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_dwidth_converter_v2_1_axi_upsizer2default:default2
652default:default2
12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v2default:default2
722default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2A
-axi_dwidth_converter_v2_1_top__parameterized02default:default2
652default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v2default:default2
792default:default8@Z8-256
∂
%done synthesizing module '%s' (%s#%s)256*oasys2&
design_1_auto_us_02default:default2
662default:default2
12default:default2Ç
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v2default:default2
572default:default8@Z8-256
’
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
auto_us2default:default2&
design_1_auto_us_02default:default2
722default:default2
702default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
42982default:default8@Z8-350
ö
%done synthesizing module '%s' (%s#%s)256*oasys2+
s00_couplers_imp_5VZGPS2default:default2
672default:default2
12default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
39832default:default8@Z8-256
ﬂ
synthesizing module '%s'638*oasys2,
s01_couplers_imp_1XMYHY62default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
43712default:default8@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2,
s01_couplers_imp_1XMYHY62default:default2
682default:default2
12default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
43712default:default8@Z8-256

synthesizing module '%s'638*oasys2#
design_1_xbar_02default:default2|
fc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v2default:default2
572default:default8@Z8-638
¶
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-638
û
synthesizing module '%s'638*oasys2.
axi_crossbar_v2_1_crossbar2default:default2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar.v2default:default2
902default:default8@Z8-638
®
synthesizing module '%s'638*oasys23
axi_crossbar_v2_1_si_transactor2default:default2£
åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v2default:default2
812default:default8@Z8-638
¶
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-638
¬
synthesizing module '%s'638*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
≤
synthesizing module '%s'638*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2´
îc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-638
Ó
%done synthesizing module '%s' (%s#%s)256*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2
692default:default2
12default:default2´
îc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-256
˛
%done synthesizing module '%s' (%s#%s)256*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2
702default:default2
12default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
“
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
é
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2
702default:default2
12default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
“
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
é
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2
702default:default2
12default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
“
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized22default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
é
%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized22default:default2
702default:default2
12default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2
712default:default2
12default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-256
Æ
synthesizing module '%s'638*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
∏
synthesizing module '%s'638*oasys2
MUXF72default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
167572default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXF72default:default2
722default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
167572default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2
732default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
´
synthesizing module '%s'638*oasys24
 axi_data_fifo_v2_1_axic_srl_fifo2default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v2default:default2
612default:default8@Z8-638
£
synthesizing module '%s'638*oasys20
axi_data_fifo_v2_1_ndeep_srl2default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v2default:default2
582default:default8@Z8-638
∫
synthesizing module '%s'638*oasys2
SRLC32E2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346742default:default8@Z8-638
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2
SRLC32E2default:default2
742default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346742default:default8@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_data_fifo_v2_1_ndeep_srl2default:default2
752default:default2
12default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v2default:default2
582default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys24
 axi_data_fifo_v2_1_axic_srl_fifo2default:default2
762default:default2
12default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v2default:default2
612default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_crossbar_v2_1_si_transactor2default:default2
772default:default2
12default:default2£
åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v2default:default2
812default:default8@Z8-256
∏
synthesizing module '%s'638*oasys2C
/axi_crossbar_v2_1_si_transactor__parameterized02default:default2£
åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v2default:default2
812default:default8@Z8-638
æ
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
˙
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2
772default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2C
/axi_crossbar_v2_1_si_transactor__parameterized02default:default2
772default:default2
12default:default2£
åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v2default:default2
812default:default8@Z8-256
û
synthesizing module '%s'638*oasys2.
axi_crossbar_v2_1_splitter2default:default2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_crossbar_v2_1_splitter2default:default2
782default:default2
12default:default2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
¶
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_wdata_router2default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v2default:default2
672default:default8@Z8-638
≥
synthesizing module '%s'638*oasys28
$axi_data_fifo_v2_1_axic_reg_srl_fifo2default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
612default:default8@Z8-638
è
-case statement is not full and has no default155*oasys2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
1572default:default8@Z8-155
Ô
%done synthesizing module '%s' (%s#%s)256*oasys28
$axi_data_fifo_v2_1_axic_reg_srl_fifo2default:default2
792default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
612default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_wdata_router2default:default2
802default:default2
12default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v2default:default2
672default:default8@Z8-256
∏
synthesizing module '%s'638*oasys2C
/axi_crossbar_v2_1_si_transactor__parameterized12default:default2£
åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v2default:default2
812default:default8@Z8-638
ª
synthesizing module '%s'638*oasys2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized02default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v2default:default2
612default:default8@Z8-638
˜
%done synthesizing module '%s' (%s#%s)256*oasys2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized02default:default2
802default:default2
12default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v2default:default2
612default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2C
/axi_crossbar_v2_1_si_transactor__parameterized12default:default2
802default:default2
12default:default2£
åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v2default:default2
812default:default8@Z8-256
∏
synthesizing module '%s'638*oasys2C
/axi_crossbar_v2_1_si_transactor__parameterized22default:default2£
åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v2default:default2
812default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2C
/axi_crossbar_v2_1_si_transactor__parameterized22default:default2
802default:default2
12default:default2£
åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v2default:default2
812default:default8@Z8-256
∂
synthesizing module '%s'638*oasys2B
.axi_crossbar_v2_1_wdata_router__parameterized02default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v2default:default2
672default:default8@Z8-638
√
synthesizing module '%s'638*oasys2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized02default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
612default:default8@Z8-638
è
-case statement is not full and has no default155*oasys2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
1572default:default8@Z8-155
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized02default:default2
802default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
612default:default8@Z8-256
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2B
.axi_crossbar_v2_1_wdata_router__parameterized02default:default2
802default:default2
12default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v2default:default2
672default:default8@Z8-256
∂
synthesizing module '%s'638*oasys2B
.axi_crossbar_v2_1_addr_decoder__parameterized02default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-638
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2B
.axi_crossbar_v2_1_addr_decoder__parameterized02default:default2
802default:default2
12default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-256
†
synthesizing module '%s'638*oasys2/
axi_crossbar_v2_1_wdata_mux2default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v2default:default2
682default:default8@Z8-638
√
synthesizing module '%s'638*oasys2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
612default:default8@Z8-638
≥
synthesizing module '%s'638*oasys2@
,axi_data_fifo_v2_1_ndeep_srl__parameterized02default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v2default:default2
582default:default8@Z8-638
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2@
,axi_data_fifo_v2_1_ndeep_srl__parameterized02default:default2
802default:default2
12default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v2default:default2
582default:default8@Z8-256
è
-case statement is not full and has no default155*oasys2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
1572default:default8@Z8-155
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized12default:default2
802default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
612default:default8@Z8-256
æ
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
˙
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2
802default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_crossbar_v2_1_wdata_mux2default:default2
812default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v2default:default2
682default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized12default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v2default:default2
612default:default8@Z8-638
˜
%done synthesizing module '%s' (%s#%s)256*oasys2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized12default:default2
812default:default2
12default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v2default:default2
612default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized32default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized22default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_axi2vector__parameterized22default:default2
812default:default2
12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v2default:default2
602default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized142default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized142default:default2
812default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
◊
synthesizing module '%s'638*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized152default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
ì
%done synthesizing module '%s' (%s#%s)256*oasys2P
<axi_register_slice_v2_1_axic_register_slice__parameterized152default:default2
812default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized22default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2F
2axi_infrastructure_v1_1_vector2axi__parameterized22default:default2
812default:default2
12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v2default:default2
602default:default8@Z8-256
ê
%done synthesizing module '%s' (%s#%s)256*oasys2N
:axi_register_slice_v2_1_axi_register_slice__parameterized32default:default2
812default:default2
12default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v2default:default2
642default:default8@Z8-256
∞
synthesizing module '%s'638*oasys2?
+axi_crossbar_v2_1_wdata_mux__parameterized02default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v2default:default2
682default:default8@Z8-638
√
synthesizing module '%s'638*oasys2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized22default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
612default:default8@Z8-638
è
-case statement is not full and has no default155*oasys2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
1572default:default8@Z8-155
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized22default:default2
812default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
612default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_crossbar_v2_1_wdata_mux__parameterized02default:default2
812default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v2default:default2
682default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized22default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v2default:default2
612default:default8@Z8-638
˜
%done synthesizing module '%s' (%s#%s)256*oasys2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized22default:default2
812default:default2
12default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v2default:default2
612default:default8@Z8-256
∞
synthesizing module '%s'638*oasys2?
+axi_crossbar_v2_1_wdata_mux__parameterized12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v2default:default2
682default:default8@Z8-638
√
synthesizing module '%s'638*oasys2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized32default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
612default:default8@Z8-638
è
-case statement is not full and has no default155*oasys2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
1572default:default8@Z8-155
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized32default:default2
812default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v2default:default2
612default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_crossbar_v2_1_wdata_mux__parameterized12default:default2
812default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v2default:default2
682default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized32default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v2default:default2
612default:default8@Z8-638
˜
%done synthesizing module '%s' (%s#%s)256*oasys2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized32default:default2
812default:default2
12default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v2default:default2
612default:default8@Z8-256
¶
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_addr_arbiter2default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v2default:default2
652default:default8@Z8-638
æ
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
˙
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2
812default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
æ
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized32default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
˙
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized32default:default2
812default:default2
12default:default2©
íc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
è
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2/
gen_arbiter.next_rr_hot_reg2default:default2
162default:default2
22default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v2default:default2
2762default:default8@Z8-3936
‚
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_addr_arbiter2default:default2
822default:default2
12default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v2default:default2
652default:default8@Z8-256
¶
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-638
à
-case statement is not full and has no default155*oasys2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
1952default:default8@Z8-155
‚
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2
832default:default2
12default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-256
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_crossbar_v2_1_crossbar2default:default2
842default:default2
12default:default2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar.v2default:default2
902default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2
852default:default2
12default:default2¢
ãc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys2#
design_1_xbar_02default:default2
862default:default2
12default:default2|
fc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v2default:default2
572default:default8@Z8-256
œ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
xbar2default:default2#
design_1_xbar_02default:default2
782default:default2
762default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
20272default:default8@Z8-350
ù
%done synthesizing module '%s' (%s#%s)256*oasys2/
design_1_axi_mem_intercon_02default:default2
872default:default2
12default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
8092default:default8@Z8-256
É
synthesizing module '%s'638*oasys2(
design_1_axi_tft_0_02default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd2default:default2
1252default:default8@Z8-638
ˇ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_tft2default:default2Ü
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
2562default:default2
U02default:default2
axi_tft2default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd2default:default2
2812default:default8@Z8-3491
Ü
synthesizing module '%s'638*oasys2+
axi_tft__parameterized02default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
4172default:default8@Z8-638
§
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
2812default:default8@Z8-4472
§
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
2822default:default8@Z8-4472
§
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
2832default:default8@Z8-4472
§
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
2842default:default8@Z8-4472
à
synthesizing module '%s'638*oasys2!
axi_lite_ipif2default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-638
è
synthesizing module '%s'638*oasys2$
slave_attachment2default:default2ò
Åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-638
ç
synthesizing module '%s'638*oasys2#
address_decoder2default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-638
˛
synthesizing module '%s'638*oasys2
	pselect_f2default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
∫
%done synthesizing module '%s' (%s#%s)256*oasys2
	pselect_f2default:default2
882default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
é
synthesizing module '%s'638*oasys2-
pselect_f__parameterized02default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
 
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized02default:default2
882default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
é
synthesizing module '%s'638*oasys2-
pselect_f__parameterized12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
 
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized12default:default2
882default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
é
synthesizing module '%s'638*oasys2-
pselect_f__parameterized22default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
 
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized22default:default2
882default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys2#
address_decoder2default:default2
892default:default2
12default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-256
Ï
default block is never used226*oasys2ò
Åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
4012default:default8@Z8-226
À
%done synthesizing module '%s' (%s#%s)256*oasys2$
slave_attachment2default:default2
902default:default2
12default:default2ò
Åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_lite_ipif2default:default2
912default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-256
í
synthesizing module '%s'638*oasys2$
axi_master_burst2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst.vhd2default:default2
3502default:default8@Z8-638
û
synthesizing module '%s'638*oasys2*
axi_master_burst_reset2default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd2default:default2
1342default:default8@Z8-638
∂
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd2default:default2
1622default:default8@Z8-4472
∂
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd2default:default2
1632default:default8@Z8-4472
∂
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd2default:default2
1642default:default8@Z8-4472
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_master_burst_reset2default:default2
922default:default2
12default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_reset.vhd2default:default2
1342default:default8@Z8-256
®
synthesizing module '%s'638*oasys2/
axi_master_burst_cmd_status2default:default2¶
èc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd2default:default2
2392default:default8@Z8-638
¥
synthesizing module '%s'638*oasys25
!axi_master_burst_first_stb_offset2default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_first_stb_offset.vhd2default:default2
1162default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys25
!axi_master_burst_first_stb_offset2default:default2
932default:default2
12default:default2¨
ïc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_first_stb_offset.vhd2default:default2
1162default:default8@Z8-256
§
synthesizing module '%s'638*oasys2-
axi_master_burst_stbs_set2default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_stbs_set.vhd2default:default2
1152default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_stbs_set2default:default2
942default:default2
12default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_stbs_set.vhd2default:default2
1152default:default8@Z8-256
ã
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2(
sig_muxed_status_reg2default:default2
82default:default2
72default:default2¶
èc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd2default:default2
9232default:default8@Z8-3936
”
merging register '%s' into '%s'3619*oasys2&
sig_pop_status_reg2default:default2)
sig_cmd_cmplt_reg_reg2default:default2¶
èc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd2default:default2
5612default:default8@Z8-4471
‰
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_master_burst_cmd_status2default:default2
952default:default2
12default:default2¶
èc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_cmd_status.vhd2default:default2
2392default:default8@Z8-256
™
synthesizing module '%s'638*oasys20
axi_master_burst_rd_wr_cntlr2default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_wr_cntlr.vhd2default:default2
3682default:default8@Z8-638
ö
synthesizing module '%s'638*oasys2(
axi_master_burst_pcc2default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_pcc.vhd2default:default2
3132default:default8@Z8-638
§
synthesizing module '%s'638*oasys2-
axi_master_burst_strb_gen2default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd2default:default2
1182default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_strb_gen2default:default2
962default:default2
12default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd2default:default2
1182default:default8@Z8-256
¥
synthesizing module '%s'638*oasys2=
)axi_master_burst_strb_gen__parameterized02default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd2default:default2
1182default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2=
)axi_master_burst_strb_gen__parameterized02default:default2
962default:default2
12default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_strb_gen.vhd2default:default2
1182default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2(
axi_master_burst_pcc2default:default2
972default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_pcc.vhd2default:default2
3132default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2.
axi_master_burst_addr_cntl2default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd2default:default2
3092default:default8@Z8-638
∫
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd2default:default2
3832default:default8@Z8-4472
∫
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd2default:default2
3852default:default8@Z8-4472
‚
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_master_burst_addr_cntl2default:default2
982default:default2
12default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd2default:default2
3092default:default8@Z8-256
™
synthesizing module '%s'638*oasys20
axi_master_burst_rddata_cntl2default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd2default:default2
3582default:default8@Z8-638
û
synthesizing module '%s'638*oasys2*
axi_master_burst_rdmux2default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rdmux.vhd2default:default2
1372default:default8@Z8-638
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_master_burst_rdmux2default:default2
992default:default2
12default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rdmux.vhd2default:default2
1372default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_master_burst_rddata_cntl2default:default2
1002default:default2
12default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd2default:default2
3582default:default8@Z8-256
∞
synthesizing module '%s'638*oasys23
axi_master_burst_rd_status_cntl2default:default2™
ìc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_status_cntl.vhd2default:default2
2012default:default8@Z8-638
Ì
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_master_burst_rd_status_cntl2default:default2
1012default:default2
12default:default2™
ìc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_status_cntl.vhd2default:default2
2012default:default8@Z8-256
§
synthesizing module '%s'638*oasys2-
axi_master_burst_skid_buf2default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1462default:default8@Z8-638
π
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1682default:default8@Z8-4472
π
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1692default:default8@Z8-4472
π
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1712default:default8@Z8-4472
π
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1722default:default8@Z8-4472
·
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_skid_buf2default:default2
1022default:default2
12default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid_buf.vhd2default:default2
1462default:default8@Z8-256
™
synthesizing module '%s'638*oasys20
axi_master_burst_wrdata_cntl2default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wrdata_cntl.vhd2default:default2
3812default:default8@Z8-638
Á
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_master_burst_wrdata_cntl2default:default2
1032default:default2
12default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wrdata_cntl.vhd2default:default2
3812default:default8@Z8-256
∞
synthesizing module '%s'638*oasys23
axi_master_burst_wr_status_cntl2default:default2™
ìc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_status_cntl.vhd2default:default2
2542default:default8@Z8-638
ú
synthesizing module '%s'638*oasys2)
axi_master_burst_fifo2default:default2†
âc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd2default:default2
1612default:default8@Z8-638
Ä
synthesizing module '%s'638*oasys2

srl_fifo_f2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
à
synthesizing module '%s'638*oasys2"
srl_fifo_rbu_f2default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
ó
synthesizing module '%s'638*oasys2)
cntr_incr_decr_addn_f2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-638
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
∫
synthesizing module '%s'638*oasys2
MUXCY_L2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default8@Z8-638
˜
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY_L2default:default2
1042default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default8@Z8-256
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
∏
synthesizing module '%s'638*oasys2
XORCY2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default8@Z8-638
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
XORCY2default:default2
1052default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default8@Z8-256
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
≈
synthesizing module '%s'638*oasys2'
FDS__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-638
Ç
%done synthesizing module '%s' (%s#%s)256*oasys2'
FDS__parameterized02default:default2
1062default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-256
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
‘
%done synthesizing module '%s' (%s#%s)256*oasys2)
cntr_incr_decr_addn_f2default:default2
1072default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2

dynshreg_f2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
 
synthesizing module '%s'638*oasys2+
SRLC16E__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys2+
SRLC16E__parameterized02default:default2
1082default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default8@Z8-256
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2

dynshreg_f2default:default2
1092default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
≈
%done synthesizing module '%s' (%s#%s)256*oasys2"
srl_fifo_rbu_f2default:default2
1102default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2

srl_fifo_f2default:default2
1112default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2)
axi_master_burst_fifo2default:default2
1122default:default2
12default:default2†
âc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd2default:default2
1612default:default8@Z8-256
¨
synthesizing module '%s'638*oasys29
%axi_master_burst_fifo__parameterized02default:default2†
âc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd2default:default2
1612default:default8@Z8-638
ê
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
ò
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized02default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
ê
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRLC16E2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346132default:default2
	SRLC16E_I2default:default2
SRLC16E2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
2812default:default8@Z8-3491
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized02default:default2
1122default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized02default:default2
1122default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized02default:default2
1122default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys29
%axi_master_burst_fifo__parameterized02default:default2
1122default:default2
12default:default2†
âc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_fifo.vhd2default:default2
1612default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_master_burst_wr_status_cntl2default:default2
1132default:default2
12default:default2™
ìc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_status_cntl.vhd2default:default2
2542default:default8@Z8-256
™
synthesizing module '%s'638*oasys20
axi_master_burst_skid2mm_buf2default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1482default:default8@Z8-638
º
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1732default:default8@Z8-4472
º
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1742default:default8@Z8-4472
º
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1762default:default8@Z8-4472
º
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1772default:default8@Z8-4472
§
synthesizing module '%s'638*oasys2-
axi_master_burst_wr_demux2default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_demux.vhd2default:default2
1372default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_wr_demux2default:default2
1142default:default2
12default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_demux.vhd2default:default2
1372default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_master_burst_skid2mm_buf2default:default2
1152default:default2
12default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd2default:default2
1482default:default8@Z8-256
Á
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_master_burst_rd_wr_cntlr2default:default2
1162default:default2
12default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_wr_cntlr.vhd2default:default2
3682default:default8@Z8-256
§
synthesizing module '%s'638*oasys2-
axi_master_burst_rd_llink2default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_llink.vhd2default:default2
1782default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_rd_llink2default:default2
1172default:default2
12default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rd_llink.vhd2default:default2
1782default:default8@Z8-256
§
synthesizing module '%s'638*oasys2-
axi_master_burst_wr_llink2default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_llink.vhd2default:default2
1782default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2-
axi_master_burst_wr_llink2default:default2
1182default:default2
12default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_wr_llink.vhd2default:default2
1782default:default8@Z8-256
œ
%done synthesizing module '%s' (%s#%s)256*oasys2$
axi_master_burst2default:default2
1192default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst.vhd2default:default2
3502default:default8@Z8-256
≈
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2/
axi_tft_v2_0_tft_controller2default:default2ú
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_controller.v2default:default2
1052default:default2

TFT_CTRL_I2default:default2/
axi_tft_v2_0_tft_controller2default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
8602default:default8@Z8-3491
†
synthesizing module '%s'638*oasys2/
axi_tft_v2_0_tft_controller2default:default2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_controller.v2default:default2
1052default:default8@Z8-638
¸
synthesizing module '%s'638*oasys2
cdc_sync2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2512default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2522default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2532default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2542default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2552default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
2562default:default8@Z8-4472
π
%done synthesizing module '%s' (%s#%s)256*oasys2
cdc_sync2default:default2
1202default:default2
12default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
FDR2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30012default:default8@Z8-638
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
FDR2default:default2
1212default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30012default:default8@Z8-256
å
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized02default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1322default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1332default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1342default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1352default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1362default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1372default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1382default:default8@Z8-4472
…
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized02default:default2
1212default:default2
12default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
å
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized12default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3872default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3892default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3902default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3912default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3922default:default8@Z8-4472
ß
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3932default:default8@Z8-4472
…
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized12default:default2
1212default:default2
12default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
å
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized22default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
…
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized22default:default2
1212default:default2
12default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
†
synthesizing module '%s'638*oasys2/
axi_tft_v2_0_slave_register2default:default2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_slave_register.v2default:default2
1012default:default8@Z8-638
›
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_tft_v2_0_slave_register2default:default2
1222default:default2
12default:default2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_slave_register.v2default:default2
1012default:default8@Z8-256
ö
synthesizing module '%s'638*oasys2,
axi_tft_v2_0_line_buffer2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_line_buffer.v2default:default2
1142default:default8@Z8-638
è
synthesizing module '%s'638*oasys2.
axi_tft_v2_0_async_fifo_fg2default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/async_fifo_fg.vhd2default:default2
2522default:default8@Z8-638
ü
synthesizing module '%s'638*oasys28
$fifo_generator_v12_0__parameterized22default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2>
*fifo_generator_v12_0_synth__parameterized22default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-638
õ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized52default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized52default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
¢
synthesizing module '%s'638*oasys25
!reset_blk_ramfifo__parameterized12default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-638
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys25
!reset_blk_ramfifo__parameterized12default:default2
1222default:default2
12default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd2default:default2
2222default:default8@Z8-256
ê
synthesizing module '%s'638*oasys2-
input_blk__parameterized52default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized52default:default2
1222default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2*
memory__parameterized52default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
blk_mem_gen_v8_22default:default2ä
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
1232default:default2
bmg2default:default2$
blk_mem_gen_v8_22default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
7942default:default8@Z8-3491
ì
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_2__parameterized02default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-638
è
synthesizing module '%s'638*oasys2*
blk_mem_gen_v8_2_synth2default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-638
Å
synthesizing module '%s'638*oasys2#
blk_mem_gen_top2default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-638
â
synthesizing module '%s'638*oasys2'
blk_mem_input_block2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
∆
%done synthesizing module '%s' (%s#%s)256*oasys2'
blk_mem_input_block2default:default2
1232default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
ì
synthesizing module '%s'638*oasys2,
blk_mem_gen_generic_cstr2default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-638
è
synthesizing module '%s'638*oasys2*
blk_mem_gen_prim_width2default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
ì
synthesizing module '%s'638*oasys2,
blk_mem_gen_prim_wrapper2default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
Á
null assignment ignored3449*oasys2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
88682default:default8@Z8-3919
±
,binding component instance '%s' to cell '%s'113*oasys2
ram2default:default2
RAMB18E12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
89112default:default8@Z8-113
–
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_prim_wrapper2default:default2
1242default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_prim_width2default:default2
1252default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_generic_cstr2default:default2
1262default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2(
blk_mem_output_block2default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
»
%done synthesizing module '%s' (%s#%s)256*oasys2(
blk_mem_output_block2default:default2
1272default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
æ
%done synthesizing module '%s' (%s#%s)256*oasys2#
blk_mem_gen_top2default:default2
1282default:default2
12default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_v8_2_synth2default:default2
1292default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_2__parameterized02default:default2
1302default:default2
12default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized52default:default2
1302default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
ï
synthesizing module '%s'638*oasys2/
clk_x_pntrs__parameterized02default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd2default:default2
2132default:default8@Z8-638
ù
synthesizing module '%s'638*oasys23
synchronizer_ff__parameterized02default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd2default:default2
1382default:default8@Z8-638
⁄
%done synthesizing module '%s' (%s#%s)256*oasys23
synchronizer_ff__parameterized02default:default2
1302default:default2
12default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd2default:default2
1382default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys2/
clk_x_pntrs__parameterized02default:default2
1302default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd2default:default2
2132default:default8@Z8-256
è
synthesizing module '%s'638*oasys2,
rd_logic__parameterized12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-638
ï
synthesizing module '%s'638*oasys2/
rd_bin_cntr__parameterized12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys2/
rd_bin_cntr__parameterized12default:default2
1302default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
§
synthesizing module '%s'638*oasys26
"rd_status_flags_as__parameterized02default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-638
¢
synthesizing module '%s'638*oasys2@
,fifo_generator_v12_0_compare__parameterized12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-638
ß
,binding component instance '%s' to cell '%s'113*oasys2
m12default:default2
MUXCY2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1982default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
ms2default:default2
MUXCY2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
2102default:default8@Z8-113
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2@
,fifo_generator_v12_0_compare__parameterized12default:default2
1302default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd2default:default2
1382default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys26
"rd_status_flags_as__parameterized02default:default2
1302default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys2
rd_dc_as2default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_dc_as.vhd2default:default2
1492default:default8@Z8-638
º
%done synthesizing module '%s' (%s#%s)256*oasys2
rd_dc_as2default:default2
1312default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_dc_as.vhd2default:default2
1492default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2(
rd_handshaking_flags2default:default2ù
Üc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_handshaking_flags.vhd2default:default2
1562default:default8@Z8-638
’
%done synthesizing module '%s' (%s#%s)256*oasys2(
rd_handshaking_flags2default:default2
1322default:default2
12default:default2ù
Üc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_handshaking_flags.vhd2default:default2
1562default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2,
rd_logic__parameterized12default:default2
1322default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-256
è
synthesizing module '%s'638*oasys2,
wr_logic__parameterized12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-638
ï
synthesizing module '%s'638*oasys2/
wr_bin_cntr__parameterized12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys2/
wr_bin_cntr__parameterized12default:default2
1322default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-256
§
synthesizing module '%s'638*oasys26
"wr_status_flags_as__parameterized02default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys26
"wr_status_flags_as__parameterized02default:default2
1322default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys2
wr_dc_as2default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_dc_as.vhd2default:default2
1522default:default8@Z8-638
º
%done synthesizing module '%s' (%s#%s)256*oasys2
wr_dc_as2default:default2
1332default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_dc_as.vhd2default:default2
1522default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2(
wr_handshaking_flags2default:default2ù
Üc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_handshaking_flags.vhd2default:default2
1532default:default8@Z8-638
’
%done synthesizing module '%s' (%s#%s)256*oasys2(
wr_handshaking_flags2default:default2
1342default:default2
12default:default2ù
Üc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_handshaking_flags.vhd2default:default2
1532default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2,
wr_logic__parameterized12default:default2
1342default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-256
í
synthesizing module '%s'638*oasys2.
output_blk__parameterized52default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
©
RTL assertion: "%s"63*oasys2L
8WR_DATA_COUNT_WIDTH should be greater than WR_PNTR_WIDTH2default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
4382default:default8@Z8-63
©
RTL assertion: "%s"63*oasys2L
8RD_DATA_COUNT_WIDTH should be greater than RD_PNTR_WIDTH2default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
4712default:default8@Z8-63
œ
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized52default:default2
1342default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized52default:default2
1342default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized52default:default2
1342default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v12_0_synth__parameterized22default:default2
1342default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v12_0__parameterized22default:default2
1342default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_tft_v2_0_async_fifo_fg2default:default2
1352default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/async_fifo_fg.vhd2default:default2
2522default:default8@Z8-256
◊
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_tft_v2_0_line_buffer2default:default2
1362default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_line_buffer.v2default:default2
1142default:default8@Z8-256
è
synthesizing module '%s'638*oasys2'
axi_tft_v2_0_h_sync2default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_h_sync.v2default:default2
1072default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_tft_v2_0_h_sync2default:default2
1372default:default2
12default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_h_sync.v2default:default2
1072default:default8@Z8-256
è
synthesizing module '%s'638*oasys2'
axi_tft_v2_0_v_sync2default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_v_sync.v2default:default2
1092default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2'
axi_tft_v2_0_v_sync2default:default2
1382default:default2
12default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_v_sync.v2default:default2
1092default:default8@Z8-256
û
synthesizing module '%s'638*oasys2.
axi_tft_v2_0_tft_interface2default:default2ù
Üc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_interface.v2default:default2
1082default:default8@Z8-638
µ
synthesizing module '%s'638*oasys2
FDS2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-638
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
FDS2default:default2
1382default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-256
∑
synthesizing module '%s'638*oasys2
ODDR2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2default:default2
1392default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_tft_v2_0_tft_interface2default:default2
1402default:default2
12default:default2ù
Üc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_interface.v2default:default2
1082default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2/
axi_tft_v2_0_tft_controller2default:default2
1412default:default2
12default:default2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/verilog/axi_tft_v2_0_tft_controller.v2default:default2
1052default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2+
axi_tft__parameterized02default:default2
1422default:default2
12default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/05601f17/hdl/src/vhdl/axi_tft.vhd2default:default2
4172default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_axi_tft_0_02default:default2
1432default:default2
12default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/synth/design_1_axi_tft_0_0.vhd2default:default2
1252default:default8@Z8-256
ÿ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
	axi_tft_02default:default2(
design_1_axi_tft_0_02default:default2
612default:default2
562default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
4992default:default8@Z8-350
ë
synthesizing module '%s'638*oasys2-
design_1_axi_uartlite_0_02default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd2default:default2
862default:default8@Z8-638
ù
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
axi_uartlite2default:default2ê
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd2default:default2
1732default:default2
U02default:default2 
axi_uartlite2default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd2default:default2
1562default:default8@Z8-3491
ï
synthesizing module '%s'638*oasys20
axi_uartlite__parameterized02default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd2default:default2
2432default:default8@Z8-638
Æ
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd2default:default2
1922default:default8@Z8-4472
Æ
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd2default:default2
1932default:default8@Z8-4472
á
synthesizing module '%s'638*oasys2!
uartlite_core2default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd2default:default2
1892default:default8@Z8-638
˝
synthesizing module '%s'638*oasys2
baudrate2default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/baudrate.vhd2default:default2
1422default:default8@Z8-638
∫
%done synthesizing module '%s' (%s#%s)256*oasys2
baudrate2default:default2
1442default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/baudrate.vhd2default:default2
1422default:default8@Z8-256
Â
null assignment ignored3449*oasys2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd2default:default2
4552default:default8@Z8-3919
É
synthesizing module '%s'638*oasys2
uartlite_rx2default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_rx.vhd2default:default2
1742default:default8@Z8-638
å
synthesizing module '%s'638*oasys2,
cdc_sync__parameterized32default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
…
%done synthesizing module '%s' (%s#%s)256*oasys2,
cdc_sync__parameterized32default:default2
1442default:default2
12default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
Ñ
synthesizing module '%s'638*oasys2 
dynshreg_i_f2default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd2default:default2
1942default:default8@Z8-638
¡
%done synthesizing module '%s' (%s#%s)256*oasys2 
dynshreg_i_f2default:default2
1452default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd2default:default2
1942default:default8@Z8-256
ê
synthesizing module '%s'638*oasys2.
srl_fifo_f__parameterized12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-638
ò
synthesizing module '%s'638*oasys22
srl_fifo_rbu_f__parameterized12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-638
ß
synthesizing module '%s'638*oasys29
%cntr_incr_decr_addn_f__parameterized02default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-638
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
›
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MUXCY_L2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166712default:default2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2112default:default8@Z8-3491
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
XORCY2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
356782default:default2
XORCY_I2default:default2
XORCY2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2182default:default8@Z8-3491
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
FDS2default:default2I
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default2
FDS_I2default:default2
FDS2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
2242default:default8@Z8-3491
‰
%done synthesizing module '%s' (%s#%s)256*oasys29
%cntr_incr_decr_addn_f__parameterized02default:default2
1452default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd2default:default2
1462default:default8@Z8-256
ê
synthesizing module '%s'638*oasys2.
dynshreg_f__parameterized12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-638
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
dynshreg_f__parameterized12default:default2
1452default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd2default:default2
1582default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys22
srl_fifo_rbu_f__parameterized12default:default2
1452default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd2default:default2
1942default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2.
srl_fifo_f__parameterized12default:default2
1452default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd2default:default2
1652default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2
uartlite_rx2default:default2
1462default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_rx.vhd2default:default2
1742default:default8@Z8-256
É
synthesizing module '%s'638*oasys2
uartlite_tx2default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_tx.vhd2default:default2
1682default:default8@Z8-638
î
synthesizing module '%s'638*oasys20
dynshreg_i_f__parameterized02default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd2default:default2
1942default:default8@Z8-638
—
%done synthesizing module '%s' (%s#%s)256*oasys20
dynshreg_i_f__parameterized02default:default2
1462default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd2default:default2
1942default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2
uartlite_tx2default:default2
1472default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_tx.vhd2default:default2
1682default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2!
uartlite_core2default:default2
1482default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd2default:default2
1892default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys20
axi_uartlite__parameterized02default:default2
1492default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd2default:default2
2432default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys2-
design_1_axi_uartlite_0_02default:default2
1502default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd2default:default2
862default:default8@Z8-256
‚
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2"
axi_uartlite_02default:default2-
design_1_axi_uartlite_0_02default:default2
222default:default2
212default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
5562default:default8@Z8-350
˙
synthesizing module '%s'638*oasys2(
design_1_clk_wiz_1_02default:default2Ä
jc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v2default:default2
712default:default8@Z8-638
ä
synthesizing module '%s'638*oasys20
design_1_clk_wiz_1_0_clk_wiz2default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v2default:default2
692default:default8@Z8-638
∑
synthesizing module '%s'638*oasys2
IBUF2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102502default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUF2default:default2
1512default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
102502default:default8@Z8-256
Ω
synthesizing module '%s'638*oasys2

MMCME2_ADV2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
˙
%done synthesizing module '%s' (%s#%s)256*oasys2

MMCME2_ADV2default:default2
1522default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
BUFG2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-638
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2default:default2
1532default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
6062default:default8@Z8-256
«
%done synthesizing module '%s' (%s#%s)256*oasys20
design_1_clk_wiz_1_0_clk_wiz2default:default2
1542default:default2
12default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v2default:default2
692default:default8@Z8-256
∑
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_clk_wiz_1_02default:default2
1552default:default2
12default:default2Ä
jc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v2default:default2
712default:default8@Z8-256
ò
synthesizing module '%s'638*oasys2/
design_1_fifo_generator_0_02default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd2default:default2
732default:default8@Z8-638
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2(
fifo_generator_v12_02default:default2í
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
1272default:default2
U02default:default2(
fifo_generator_v12_02default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd2default:default2
5282default:default8@Z8-3491
ü
synthesizing module '%s'638*oasys28
$fifo_generator_v12_0__parameterized42default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2>
*fifo_generator_v12_0_synth__parameterized32default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-638
õ
synthesizing module '%s'638*oasys26
"fifo_generator_top__parameterized62default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-638
¨
synthesizing module '%s'638*oasys2:
&fifo_generator_ramfifo__parameterized62default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-638
ê
synthesizing module '%s'638*oasys2-
input_blk__parameterized62default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-638
Õ
%done synthesizing module '%s' (%s#%s)256*oasys2-
input_blk__parameterized62default:default2
1552default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd2default:default2
2782default:default8@Z8-256
ã
synthesizing module '%s'638*oasys2*
memory__parameterized62default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-638
á
synthesizing module '%s'638*oasys2(
dmem__parameterized52default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-638
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2(
dmem__parameterized52default:default2
1552default:default2
12default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd2default:default2
1652default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2*
memory__parameterized62default:default2
1552default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd2default:default2
2172default:default8@Z8-256
è
synthesizing module '%s'638*oasys2,
rd_logic__parameterized22default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-638
ï
synthesizing module '%s'638*oasys2/
rd_bin_cntr__parameterized22default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys2/
rd_bin_cntr__parameterized22default:default2
1552default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd2default:default2
1512default:default8@Z8-256
§
synthesizing module '%s'638*oasys26
"rd_status_flags_as__parameterized12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys26
"rd_status_flags_as__parameterized12default:default2
1552default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd2default:default2
1712default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2,
rd_logic__parameterized22default:default2
1552default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd2default:default2
2342default:default8@Z8-256
è
synthesizing module '%s'638*oasys2,
wr_logic__parameterized22default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-638
ï
synthesizing module '%s'638*oasys2/
wr_bin_cntr__parameterized22default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys2/
wr_bin_cntr__parameterized22default:default2
1552default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd2default:default2
1562default:default8@Z8-256
§
synthesizing module '%s'638*oasys26
"wr_status_flags_as__parameterized12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys26
"wr_status_flags_as__parameterized12default:default2
1552default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd2default:default2
1722default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2,
wr_logic__parameterized22default:default2
1552default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd2default:default2
2282default:default8@Z8-256
í
synthesizing module '%s'638*oasys2.
output_blk__parameterized62default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-638
œ
%done synthesizing module '%s' (%s#%s)256*oasys2.
output_blk__parameterized62default:default2
1552default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd2default:default2
2682default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2:
&fifo_generator_ramfifo__parameterized62default:default2
1552default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd2default:default2
3102default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys26
"fifo_generator_top__parameterized62default:default2
1552default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd2default:default2
2752default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2>
*fifo_generator_v12_0_synth__parameterized32default:default2
1552default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd2default:default2
6812default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys28
$fifo_generator_v12_0__parameterized42default:default2
1552default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd2default:default2
6642default:default8@Z8-256
’
%done synthesizing module '%s' (%s#%s)256*oasys2/
design_1_fifo_generator_0_02default:default2
1562default:default2
12default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/synth/design_1_fifo_generator_0_0.vhd2default:default2
732default:default8@Z8-256
ˆ
synthesizing module '%s'638*oasys2$
design_1_mdm_1_02default:default2Ä
jc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd2default:default2
732default:default8@Z8-638
‚
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MDM2default:default2z
fc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
1122default:default2
U02default:default2
MDM2default:default2Ä
jc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd2default:default2
9482default:default8@Z8-3491
ˆ
synthesizing module '%s'638*oasys2'
MDM__parameterized02default:default2|
fc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
10552default:default8@Z8-638
ò
&Detected and applied attribute %s = %s3620*oasys2
buffer_type2default:default2
none2default:default2|
fc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
17462default:default8@Z8-4472
ù
,binding component instance '%s' to cell '%s'113*oasys2
	BSCANE2_I2default:default2
BSCANE22default:default2|
fc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
18052default:default8@Z8-113
ö
,binding component instance '%s' to cell '%s'113*oasys2
	BUFG_DRCK2default:default2
BUFG2default:default2|
fc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
19292default:default8@Z8-113
ı
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MDM_Core2default:default2
kc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
962default:default2
MDM_Core_I12default:default2
MDM_Core2default:default2|
fc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
19432default:default8@Z8-3491
Ä
synthesizing module '%s'638*oasys2,
MDM_Core__parameterized02default:default2Å
kc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
6242default:default8@Z8-638
ã
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
JTAG_CONTROL2default:default2É
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
972default:default2"
JTAG_CONTROL_I2default:default2 
JTAG_CONTROL2default:default2Å
kc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
16092default:default8@Z8-3491
à
synthesizing module '%s'638*oasys20
JTAG_CONTROL__parameterized02default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
3362default:default8@Z8-638
†
,binding component instance '%s' to cell '%s'113*oasys2
FDC_I2default:default2
FDC_12default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5592default:default8@Z8-113
ö
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5762default:default8@Z8-4472
£
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
•
,binding component instance '%s' to cell '%s'113*oasys2
	SYNC_FDRE2default:default2
FDRE_12default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6452default:default8@Z8-113
§
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_12default:default2
SRL16E2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6762default:default8@Z8-113
§
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_22default:default2
SRL16E2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6902default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_ID_12default:default2
SRL16E2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
7532default:default8@Z8-113
ß
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_ID_22default:default2
SRL16E2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
7672default:default8@Z8-113
ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
8932default:default8@Z8-4472
≈
%done synthesizing module '%s' (%s#%s)256*oasys20
JTAG_CONTROL__parameterized02default:default2
1572default:default2
12default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
3362default:default8@Z8-256
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2,
MDM_Core__parameterized02default:default2
1582default:default2
12default:default2Å
kc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
6242default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2'
MDM__parameterized02default:default2
1592default:default2
12default:default2|
fc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
10552default:default8@Z8-256
≥
%done synthesizing module '%s' (%s#%s)256*oasys2$
design_1_mdm_1_02default:default2
1602default:default2
12default:default2Ä
jc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd2default:default2
732default:default8@Z8-256
å
synthesizing module '%s'638*oasys2+
design_1_microblaze_0_02default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd2default:default2
1152default:default8@Z8-638
ç
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

MicroBlaze2default:default2à
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
1522default:default2
U02default:default2

MicroBlaze2default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd2default:default2
7402default:default8@Z8-3491
ã
synthesizing module '%s'638*oasys2.
MicroBlaze__parameterized02default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
8362default:default8@Z8-638
®
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
MicroBlaze_Core2default:default2ç
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
1502default:default2%
MicroBlaze_Core_I2default:default2#
MicroBlaze_Core2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
21422default:default8@Z8-3491
ï
synthesizing module '%s'638*oasys23
MicroBlaze_Core__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
8652default:default8@Z8-638
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
36142default:default8@Z8-4472
™
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
36962default:default8@Z8-4472
“
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2,
interrupt_mode_converter2default:default2ó
Çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1422default:default2.
interrupt_mode_converter_I2default:default2,
interrupt_mode_converter2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
67982default:default8@Z8-3491
®
synthesizing module '%s'638*oasys2<
(interrupt_mode_converter__parameterized02default:default2ô
Çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1562default:default8@Z8-638
Â
%done synthesizing module '%s' (%s#%s)256*oasys2<
(interrupt_mode_converter__parameterized02default:default2
1612default:default2
12default:default2ô
Çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1562default:default8@Z8-256
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

Decode_gti2default:default2à
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
1642default:default2
Decode_I2default:default2

Decode_gti2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
68212default:default8@Z8-3491
ã
synthesizing module '%s'638*oasys2.
Decode_gti__parameterized02default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
5452default:default8@Z8-638
ü
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
9282default:default8@Z8-4472
ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
PC_Module_gti2default:default2ã
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
2182default:default2
PC_Module_I2default:default2!
PC_Module_gti2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
12652default:default8@Z8-3491
ë
synthesizing module '%s'638*oasys21
PC_Module_gti__parameterized02default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
2952default:default8@Z8-638
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
¨
,binding component instance '%s' to cell '%s'113*oasys2
MUXCY_I2default:default2
MUXCY_L2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4322default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2
XOR_I2default:default2
XORCY2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
4392default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
Æ
,binding component instance '%s' to cell '%s'113*oasys2!
Gen_Instr_DFF2default:default2
FDR2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5402default:default8@Z8-113
Ø
,binding component instance '%s' to cell '%s'113*oasys2 
PC_Mux_MUXF72default:default2
MUXF72default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
5232default:default8@Z8-113
”
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1132default:default2
1002default:defaultZ17-14
Œ
%done synthesizing module '%s' (%s#%s)256*oasys21
PC_Module_gti__parameterized02default:default2
1622default:default2
12default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd2default:default2
2952default:default8@Z8-256
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
PreFetch_Buffer_gti2default:default2ë
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd2default:default2
1522default:default2&
PreFetch_Buffer_I12default:default2'
PreFetch_Buffer_gti2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
13342default:default8@Z8-3491
ù
synthesizing module '%s'638*oasys27
#PreFetch_Buffer_gti__parameterized02default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd2default:default2
1972default:default8@Z8-638
⁄
%done synthesizing module '%s' (%s#%s)256*oasys27
#PreFetch_Buffer_gti__parameterized02default:default2
1632default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd2default:default2
1972default:default8@Z8-256
õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2*
if_pc_incr_carry_and_02default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
14962default:default8@Z8-3491
â
synthesizing module '%s'638*oasys2-
carry_and__parameterized02default:default2â
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1612default:default8@Z8-638
∆
%done synthesizing module '%s' (%s#%s)256*oasys2-
carry_and__parameterized02default:default2
1642default:default2
12default:default2â
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1612default:default8@Z8-256
õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2*
if_pc_incr_carry_and_12default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
15072default:default8@Z8-3491
õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2*
if_pc_incr_carry_and_32default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
15342default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ï
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2$
OF_Piperun_Stage2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
20192default:default8@Z8-3491
ô
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

jump_logic2default:default2å
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd2default:default2
1562default:default2!
jump_logic_I12default:default2

Jump_Logic2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
28842default:default8@Z8-3491
ˇ
synthesizing module '%s'638*oasys2

jump_logic2default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd2default:default2
1942default:default8@Z8-638
º
%done synthesizing module '%s' (%s#%s)256*oasys2

jump_logic2default:default2
1652default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd2default:default2
1942default:default8@Z8-256
û
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
carry_or2default:default2Ü
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd2default:default2
1512default:default20
mem_wait_on_ready_N_carry_or2default:default2
carry_or2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
43552default:default8@Z8-3491
á
synthesizing module '%s'638*oasys2,
carry_or__parameterized02default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd2default:default2
1612default:default8@Z8-638
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2,
carry_or__parameterized02default:default2
1662default:default2
12default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd2default:default2
1612default:default8@Z8-256
ö
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	carry_and2default:default2á
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd2default:default2
1512default:default2)
mem_PipeRun_carry_and2default:default2
	carry_and2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
43692default:default8@Z8-3491
∂
merging register '%s' into '%s'3619*oasys2'
WB_Div_Overflow_reg2default:default2&
ex_start_div_i_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
59252default:default8@Z8-4471
»
%done synthesizing module '%s' (%s#%s)256*oasys2.
Decode_gti__parameterized02default:default2
1672default:default2
12default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
5452default:default8@Z8-256
°
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
Data_Flow_gti2default:default2ã
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
1902default:default2
Data_Flow_I2default:default2!
Data_Flow_gti2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
71642default:default8@Z8-3491
ë
synthesizing module '%s'638*oasys21
Data_Flow_gti__parameterized02default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
6072default:default8@Z8-638
¨
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10000002default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
12432default:default8@Z8-4472
¨
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10000002default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
12442default:default8@Z8-4472
¨
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10000002default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
12452default:default8@Z8-4472
Ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_gti2default:default2è
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd2default:default2
1852default:default2#
Register_File_I2default:default2%
Register_File_gti2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
13502default:default8@Z8-3491
ô
synthesizing module '%s'638*oasys25
!Register_File_gti__parameterized02default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd2default:default2
2182default:default8@Z8-638
÷
%done synthesizing module '%s' (%s#%s)256*oasys25
!Register_File_gti__parameterized02default:default2
1682default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd2default:default2
2182default:default8@Z8-256
≥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_gti2default:default2ê
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
2112default:default2$
Operand_Select_I2default:default2&
Operand_Select_gti2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
13802default:default8@Z8-3491
õ
synthesizing module '%s'638*oasys26
"Operand_Select_gti__parameterized02default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
2802default:default8@Z8-638
Ê
default block is never used226*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
3152default:default8@Z8-226
Ê
default block is never used226*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
4002default:default8@Z8-226
Ê
default block is never used226*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
4722default:default8@Z8-226
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys26
"Operand_Select_gti__parameterized02default:default2
1692default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd2default:default2
2802default:default8@Z8-256
˚
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU2default:default2Å
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
1862default:default2
ALU_I2default:default2
ALU2default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
14402default:default8@Z8-3491
˝
synthesizing module '%s'638*oasys2'
ALU__parameterized02default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
2132default:default8@Z8-638
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Ö
synthesizing module '%s'638*oasys2+
ALU_Bit__parameterized02default:default2á
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-638
¬
%done synthesizing module '%s' (%s#%s)256*oasys2+
ALU_Bit__parameterized02default:default2
1702default:default2
12default:default2á
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-256
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
Å
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
ALU_Bit2default:default2Ö
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1612default:default2

ALU_Bit_I12default:default2
ALU_Bit2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
3402default:default8@Z8-3491
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-34912default:default2
1002default:defaultZ17-14
Ö
synthesizing module '%s'638*oasys2+
ALU_Bit__parameterized22default:default2á
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-638
¬
%done synthesizing module '%s' (%s#%s)256*oasys2+
ALU_Bit__parameterized22default:default2
1702default:default2
12default:default2á
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-256
∫
%done synthesizing module '%s' (%s#%s)256*oasys2'
ALU__parameterized02default:default2
1712default:default2
12default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
2132default:default8@Z8-256
ú
synthesizing module '%s'638*oasys2:
&Shift_Logic_Module_gti__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
1922default:default8@Z8-638
§
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2252default:default8@Z8-4472
§
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2262default:default8@Z8-4472
§
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2272default:default8@Z8-4472
§
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2282default:default8@Z8-4472
⁄
0Net %s in module/entity %s does not have driver.3422*oasys2"
mask_0_15_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2272default:default8@Z8-3848
€
0Net %s in module/entity %s does not have driver.3422*oasys2#
mask_16_23_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2282default:default8@Z8-3848
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2:
&Shift_Logic_Module_gti__parameterized02default:default2
1722default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
1922default:default8@Z8-256
˜
synthesizing module '%s'638*oasys2
mul_unit2default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd2default:default2
1872default:default8@Z8-638
¥
%done synthesizing module '%s' (%s#%s)256*oasys2
mul_unit2default:default2
1732default:default2
12default:default2à
rc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd2default:default2
1872default:default8@Z8-256
õ
synthesizing module '%s'638*oasys26
"Barrel_Shifter_gti__parameterized02default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd2default:default2
1932default:default8@Z8-638
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys26
"Barrel_Shifter_gti__parameterized02default:default2
1742default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd2default:default2
1932default:default8@Z8-256
á
synthesizing module '%s'638*oasys2*
WB_Mux__parameterized02default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
2232default:default8@Z8-638
è
synthesizing module '%s'638*oasys2.
WB_Mux_Bit__parameterized02default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1852default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2.
WB_Mux_Bit__parameterized02default:default2
1752default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd2default:default2
1852default:default8@Z8-256
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2*
WB_Mux__parameterized02default:default2
1762default:default2
12default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd2default:default2
2232default:default8@Z8-256
ï
synthesizing module '%s'638*oasys23
Zero_Detect_gti__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd2default:default2
1942default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys23
Zero_Detect_gti__parameterized02default:default2
1772default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd2default:default2
1942default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2;
'Byte_Doublet_Handle_gti__parameterized02default:default2ò
Åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
2582default:default8@Z8-638
Ï
default block is never used226*oasys2ò
Åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
3602default:default8@Z8-226
Ï
default block is never used226*oasys2ò
Åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
3712default:default8@Z8-226
„
%done synthesizing module '%s' (%s#%s)256*oasys2;
'Byte_Doublet_Handle_gti__parameterized02default:default2
1782default:default2
12default:default2ò
Åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd2default:default2
2582default:default8@Z8-256
ô
synthesizing module '%s'638*oasys23
Data_Flow_Logic__parameterized02default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd2default:default2
2222default:default8@Z8-638
÷
%done synthesizing module '%s' (%s#%s)256*oasys23
Data_Flow_Logic__parameterized02default:default2
1792default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd2default:default2
2222default:default8@Z8-256
ç
synthesizing module '%s'638*oasys2/
msr_reg_gti__parameterized02default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd2default:default2
2092default:default8@Z8-638
 
%done synthesizing module '%s' (%s#%s)256*oasys2/
msr_reg_gti__parameterized02default:default2
1802default:default2
12default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd2default:default2
2092default:default8@Z8-256
¶
synthesizing module '%s'638*oasys2;
'exception_registers_gti__parameterized02default:default2ò
Åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd2default:default2
2092default:default8@Z8-638
Ö
synthesizing module '%s'638*oasys2+
mux_bus__parameterized02default:default2á
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd2default:default2
1762default:default8@Z8-638
¬
%done synthesizing module '%s' (%s#%s)256*oasys2+
mux_bus__parameterized02default:default2
1812default:default2
12default:default2á
qc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd2default:default2
1762default:default8@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2;
'exception_registers_gti__parameterized02default:default2
1822default:default2
12default:default2ò
Åc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd2default:default2
2092default:default8@Z8-256
Ì
synthesizing module '%s'638*oasys2
Fpu2default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd2default:default2
2002default:default8@Z8-638
™
%done synthesizing module '%s' (%s#%s)256*oasys2
Fpu2default:default2
1832default:default2
12default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd2default:default2
2002default:default8@Z8-256
˝
synthesizing module '%s'638*oasys2'
PVR__parameterized02default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd2default:default2
2822default:default8@Z8-638
∫
%done synthesizing module '%s' (%s#%s)256*oasys2'
PVR__parameterized02default:default2
1842default:default2
12default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd2default:default2
2822default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys21
Data_Flow_gti__parameterized02default:default2
1852default:default2
12default:default2ç
wc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd2default:default2
6072default:default8@Z8-256
ï
synthesizing module '%s'638*oasys21
read_data_mux__parameterized02default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd2default:default2
1542default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys21
read_data_mux__parameterized02default:default2
1862default:default2
12default:default2ë
{c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd2default:default2
1542default:default8@Z8-256
ì
synthesizing module '%s'638*oasys22
DAXI_interface__parameterized02default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd2default:default2
2312default:default8@Z8-638
–
%done synthesizing module '%s' (%s#%s)256*oasys22
DAXI_interface__parameterized02default:default2
1872default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd2default:default2
2312default:default8@Z8-256
â
synthesizing module '%s'638*oasys2-
instr_mux__parameterized02default:default2â
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd2default:default2
1732default:default8@Z8-638
∆
%done synthesizing module '%s' (%s#%s)256*oasys2-
instr_mux__parameterized02default:default2
1882default:default2
12default:default2â
sc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd2default:default2
1732default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2)
Debug__parameterized02default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
3952default:default8@Z8-638
ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
9922default:default8@Z8-4472
ü
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
9932default:default8@Z8-4472
ï
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized02default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized02default:default2
1892default:default2
12default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
ï
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized22default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized22default:default2
1892default:default2
12default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
ï
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized42default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized42default:default2
1892default:default2
12default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
ï
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized62default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized62default:default2
1892default:default2
12default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
ï
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized82default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
“
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized82default:default2
1892default:default2
12default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
ñ
synthesizing module '%s'638*oasys2.
MB_SRL16E__parameterized102default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys2.
MB_SRL16E__parameterized102default:default2
1892default:default2
12default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
⁄
default block is never used226*oasys2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
13532default:default8@Z8-226
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14472default:default8@Z8-4472
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14482default:default8@Z8-4472
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14492default:default8@Z8-4472
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14502default:default8@Z8-4472
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14512default:default8@Z8-4472
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14522default:default8@Z8-4472
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
18122default:default8@Z8-4472
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
18122default:default8@Z8-4472
ç
synthesizing module '%s'638*oasys2/
address_hit__parameterized02default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd2default:default2
1752default:default8@Z8-638
ñ
synthesizing module '%s'638*oasys2.
MB_SRLC16E__parameterized02default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
2432default:default8@Z8-638
”
%done synthesizing module '%s' (%s#%s)256*oasys2.
MB_SRLC16E__parameterized02default:default2
1902default:default2
12default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
2432default:default8@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys2/
address_hit__parameterized02default:default2
1912default:default2
12default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd2default:default2
1752default:default8@Z8-256
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
22692default:default8@Z8-4472
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
22702default:default8@Z8-4472
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
28122default:default8@Z8-4472
†
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
28132default:default8@Z8-4472
æ
%done synthesizing module '%s' (%s#%s)256*oasys2)
Debug__parameterized02default:default2
1922default:default2
12default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
3952default:default8@Z8-256
˝
synthesizing module '%s'638*oasys2'
MMU__parameterized02default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd2default:default2
2622default:default8@Z8-638
∫
%done synthesizing module '%s' (%s#%s)256*oasys2'
MMU__parameterized02default:default2
1932default:default2
12default:default2É
mc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd2default:default2
2622default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys23
MicroBlaze_Core__parameterized02default:default2
1942default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
8652default:default8@Z8-256
»
%done synthesizing module '%s' (%s#%s)256*oasys2.
MicroBlaze__parameterized02default:default2
1952default:default2
12default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
8362default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys2+
design_1_microblaze_0_02default:default2
1962default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd2default:default2
1152default:default8@Z8-256
ﬁ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
microblaze_02default:default2+
design_1_microblaze_0_02default:default2
512default:default2
502default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
6072default:default8@Z8-350
Î
synthesizing module '%s'638*oasys28
$microblaze_0_local_memory_imp_Z0DGSF2default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
37462default:default8@Z8-638
û
synthesizing module '%s'638*oasys21
design_1_dlmb_bram_if_cntlr_02default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-638
°
synthesizing module '%s'638*oasys25
!lmb_bram_if_cntlr__parameterized02default:default2ô
Çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-638
å
synthesizing module '%s'638*oasys2+
lmb_mux__parameterized02default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-638
ù
synthesizing module '%s'638*oasys27
#lmb_bram_if_cntlr_v4_0_pselect_mask2default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-638
⁄
%done synthesizing module '%s' (%s#%s)256*oasys27
#lmb_bram_if_cntlr_v4_0_pselect_mask2default:default2
1972default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_mux__parameterized02default:default2
1982default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-256
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys25
!lmb_bram_if_cntlr__parameterized02default:default2
1992default:default2
12default:default2ô
Çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys21
design_1_dlmb_bram_if_cntlr_02default:default2
2002default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys2'
design_1_dlmb_v10_02default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd2default:default2
892default:default8@Z8-638
Ç
synthesizing module '%s'638*oasys2+
lmb_v10__parameterized02default:default2Ñ
nc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd2default:default2
1442default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_v10__parameterized02default:default2
2012default:default2
12default:default2Ñ
nc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd2default:default2
1442default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2'
design_1_dlmb_v10_02default:default2
2022default:default2
12default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd2default:default2
892default:default8@Z8-256
◊
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
dlmb_v102default:default2'
design_1_dlmb_v10_02default:default2
252default:default2
242default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
38952default:default8@Z8-350
û
synthesizing module '%s'638*oasys21
design_1_ilmb_bram_if_cntlr_02default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-638
°
synthesizing module '%s'638*oasys25
!lmb_bram_if_cntlr__parameterized22default:default2ô
Çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-638
å
synthesizing module '%s'638*oasys2+
lmb_mux__parameterized22default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-638
≠
synthesizing module '%s'638*oasys2G
3lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized02default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2G
3lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized02default:default2
2022default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_mux__parameterized22default:default2
2022default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-256
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys25
!lmb_bram_if_cntlr__parameterized22default:default2
2022default:default2
12default:default2ô
Çc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys21
design_1_ilmb_bram_if_cntlr_02default:default2
2032default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys2'
design_1_ilmb_v10_02default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd2default:default2
892default:default8@Z8-638
º
%done synthesizing module '%s' (%s#%s)256*oasys2'
design_1_ilmb_v10_02default:default2
2042default:default2
12default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd2default:default2
892default:default8@Z8-256
◊
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
ilmb_v102default:default2'
design_1_ilmb_v10_02default:default2
252default:default2
242default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
39412default:default8@Z8-350
ˇ
synthesizing module '%s'638*oasys2'
design_1_lmb_bram_02default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd2default:default2
782default:default8@Z8-638
ì
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_2__parameterized22default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-638
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_v8_2_synth__parameterized02default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-638
ë
synthesizing module '%s'638*oasys23
blk_mem_gen_top__parameterized02default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-638
ô
synthesizing module '%s'638*oasys27
#blk_mem_input_block__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
÷
%done synthesizing module '%s' (%s#%s)256*oasys27
#blk_mem_input_block__parameterized02default:default2
2042default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_generic_cstr__parameterized02default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-638
˚
synthesizing module '%s'638*oasys2
bindec2default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_bindec.vhd2default:default2
1672default:default8@Z8-638
∏
%done synthesizing module '%s' (%s#%s)256*oasys2
bindec2default:default2
2052default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_bindec.vhd2default:default2
1672default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized02default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized02default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized12default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized12default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized22default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized22default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized22default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized22default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized32default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized32default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized32default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized32default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized42default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized42default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized42default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized42default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized52default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized52default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized52default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized52default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized62default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized62default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized62default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized62default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized72default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized72default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized72default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized72default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized82default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized82default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized82default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized82default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized92default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
£
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized92default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized92default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized92default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized102default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized102default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized102default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized102default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized112default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized112default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized112default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized112default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized122default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized122default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized122default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized122default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized132default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized132default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized132default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized132default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized142default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized142default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized142default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized142default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized152default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized152default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized152default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized152default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized162default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized162default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized162default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized162default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized172default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized172default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized172default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized172default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized182default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized182default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized182default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized182default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized192default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized192default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized192default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized192default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized202default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized202default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized202default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized202default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized212default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized212default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized212default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized212default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized222default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized222default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized222default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized222default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized232default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized232default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized232default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized232default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized242default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized242default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized242default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized242default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized252default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized252default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized252default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized252default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized262default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized262default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized262default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized262default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized272default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized272default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized272default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized272default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized282default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized282default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized282default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized282default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized292default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized292default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized292default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized292default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized302default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized302default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized302default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized302default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized312default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized312default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized312default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized312default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized322default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized322default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized322default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized322default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized332default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized332default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized332default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized332default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized342default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized342default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized342default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized342default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized352default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized352default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized352default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized352default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized362default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized362default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized362default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized362default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized372default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized372default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized372default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized372default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized382default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized382default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized382default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized382default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized392default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized392default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized392default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized392default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized402default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized402default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized402default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized402default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized412default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized412default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized412default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized412default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized422default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized422default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized422default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized422default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized432default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized432default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized432default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized432default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized442default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized442default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized442default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized442default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized452default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized452default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized452default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized452default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized462default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized462default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized462default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized462default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized472default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
Â
null assignment ignored3449*oasys2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-39192default:default2
1002default:defaultZ17-14
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized472default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized472default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized472default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized482default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized482default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized482default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized482default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized492default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized492default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized492default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized492default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized502default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized502default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized502default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized502default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized512default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized512default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized512default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized512default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized522default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized522default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized522default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized522default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized532default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized532default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized532default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized532default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized542default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized542default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized542default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized542default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized552default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized552default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized552default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized552default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized562default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized562default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized562default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized562default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized572default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized572default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized572default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized572default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized582default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized582default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized582default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized582default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized592default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized592default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized592default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized592default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized602default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized602default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized602default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized602default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized612default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized612default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized612default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized612default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized622default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized622default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized622default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized622default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
†
synthesizing module '%s'638*oasys2;
'blk_mem_gen_prim_width__parameterized632default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
§
synthesizing module '%s'638*oasys2=
)blk_mem_gen_prim_wrapper__parameterized632default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
·
%done synthesizing module '%s' (%s#%s)256*oasys2=
)blk_mem_gen_prim_wrapper__parameterized632default:default2
2052default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2;
'blk_mem_gen_prim_width__parameterized632default:default2
2052default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
Å
synthesizing module '%s'638*oasys2#
blk_mem_gen_mux2default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd2default:default2
2842default:default8@Z8-638
æ
%done synthesizing module '%s' (%s#%s)256*oasys2#
blk_mem_gen_mux2default:default2
2062default:default2
12default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd2default:default2
2842default:default8@Z8-256
ë
synthesizing module '%s'638*oasys23
blk_mem_gen_mux__parameterized02default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd2default:default2
2842default:default8@Z8-638
Œ
%done synthesizing module '%s' (%s#%s)256*oasys23
blk_mem_gen_mux__parameterized02default:default2
2062default:default2
12default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd2default:default2
2842default:default8@Z8-256
‡
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_generic_cstr__parameterized02default:default2
2062default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-256
õ
synthesizing module '%s'638*oasys28
$blk_mem_output_block__parameterized02default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys28
$blk_mem_output_block__parameterized02default:default2
2062default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
Œ
%done synthesizing module '%s' (%s#%s)256*oasys23
blk_mem_gen_top__parameterized02default:default2
2062default:default2
12default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-256
‹
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_v8_2_synth__parameterized02default:default2
2062default:default2
12default:default2í
|c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_2__parameterized22default:default2
2062default:default2
12default:default2å
vc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2'
design_1_lmb_bram_02default:default2
2072default:default2
12default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd2default:default2
782default:default8@Z8-256
®
%done synthesizing module '%s' (%s#%s)256*oasys28
$microblaze_0_local_memory_imp_Z0DGSF2default:default2
2082default:default2
12default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
37462default:default8@Z8-256
∞
synthesizing module '%s'638*oasys2,
design_1_mig_7series_0_02default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v2default:default2
712default:default8@Z8-638
∏
synthesizing module '%s'638*oasys20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
742default:default8@Z8-638
√
synthesizing module '%s'638*oasys21
mig_7series_v2_0_iodelay_ctrl2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v2default:default2
802default:default8@Z8-638
Ω
synthesizing module '%s'638*oasys2

IDELAYCTRL2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122462default:default8@Z8-638
˙
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2default:default2
2092default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122462default:default8@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_iodelay_ctrl2default:default2
2102default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v2default:default2
802default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2-
mig_7series_v2_0_clk_ibuf2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
682default:default8@Z8-638
–
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
832default:default8@Z8-4472
¯
%done synthesizing module '%s' (%s#%s)256*oasys2-
mig_7series_v2_0_clk_ibuf2default:default2
2112default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v2default:default2
682default:default8@Z8-256
π
synthesizing module '%s'638*oasys2,
mig_7series_v2_0_tempmon2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
692default:default8@Z8-638
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1262default:default8@Z8-4472
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1272default:default8@Z8-4472
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1282default:default8@Z8-4472
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1292default:default8@Z8-4472
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1302default:default8@Z8-4472
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
1332default:default8@Z8-4472
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2142default:default8@Z8-4472
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2152default:default8@Z8-4472
∑
synthesizing module '%s'638*oasys2
XADC2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354882default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
XADC2default:default2
2122default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
354882default:default8@Z8-256
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2,
mig_7series_v2_0_tempmon2default:default2
2132default:default2
12default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
692default:default8@Z8-256
«
synthesizing module '%s'638*oasys23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
782default:default8@Z8-638
º
synthesizing module '%s'638*oasys2
	PLLE2_ADV2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-638
˘
%done synthesizing module '%s' (%s#%s)256*oasys2
	PLLE2_ADV2default:default2
2142default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
260572default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2
BUFH2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
7952default:default8@Z8-638
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFH2default:default2
2152default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
7952default:default8@Z8-256
Õ
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
ä
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized02default:default2
2152default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_02default:default23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1292default:default8@Z8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_12default:default23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1302default:default8@Z8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_22default:default23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1312default:default8@Z8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_32default:default23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1322default:default8@Z8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_42default:default23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1332default:default8@Z8-3848
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_infrastructure2default:default2
2162default:default2
12default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
782default:default8@Z8-256
«
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_memc_ui_top_axi2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
722default:default8@Z8-638
ª
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_mem_intfc2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v2default:default2
702default:default8@Z8-638
±
synthesizing module '%s'638*oasys2'
mig_7series_v2_0_mc2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
732default:default8@Z8-638
ø
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_rank_mach2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v2default:default2
712default:default8@Z8-638
¡
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_rank_cntrl2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v2default:default2
792default:default8@Z8-638
 
synthesizing module '%s'638*oasys2+
SRLC32E__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346742default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys2+
SRLC32E__parameterized02default:default2
2162default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
346742default:default8@Z8-256
˛
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_rank_cntrl2default:default2
2172default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v2default:default2
792default:default8@Z8-256
√
synthesizing module '%s'638*oasys20
mig_7series_v2_0_rank_common2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v2default:default2
722default:default8@Z8-638
Ã
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_round_robin_arb2default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
°
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2default:default2
62default:default2
52default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1452default:default8@Z8-3936
¨
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
dbl_last_master_ns_reg2default:default2
62default:default2
42default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1432default:default8@Z8-3936
â
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_round_robin_arb2default:default2
2182default:default2
12default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
‹
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
ï
0Net %s in module/entity %s does not have driver.3422*oasys2
	inh_group2default:default2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1532default:default8@Z8-3848
ô
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2
2182default:default2
12default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_rank_common2default:default2
2192default:default2
12default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_common.v2default:default2
722default:default8@Z8-256
¸
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_rank_mach2default:default2
2202default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v2default:default2
712default:default8@Z8-256
ø
synthesizing module '%s'638*oasys2.
mig_7series_v2_0_bank_mach2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v2default:default2
722default:default8@Z8-638
¡
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_cntrl2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
≈
synthesizing module '%s'638*oasys21
mig_7series_v2_0_bank_compare2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
742default:default8@Z8-638
™
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
col_addr_template_reg2default:default2
162default:default2
132default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
2512default:default8@Z8-3936
Ç
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_bank_compare2default:default2
2212default:default2
12default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v2default:default2
742default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_state2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_state2default:default2
2222default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_bank_queue2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_queue2default:default2
2232default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
˛
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_bank_cntrl2default:default2
2242default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
—
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
“
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
è
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized02default:default2
2242default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
“
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
è
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized02default:default2
2242default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
é
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:default2
2242default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
—
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
“
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
è
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized12default:default2
2242default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
“
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
è
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized12default:default2
2242default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
é
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:default2
2242default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
—
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-638
“
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_state__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-638
è
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_state__parameterized22default:default2
2242default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_state.v2default:default2
1412default:default8@Z8-256
“
synthesizing module '%s'638*oasys2?
+mig_7series_v2_0_bank_queue__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-638
è
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_queue__parameterized22default:default2
2242default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v2default:default2
1742default:default8@Z8-256
é
%done synthesizing module '%s' (%s#%s)256*oasys2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:default2
2242default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v2default:default2
702default:default8@Z8-256
√
synthesizing module '%s'638*oasys20
mig_7series_v2_0_bank_common2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v2default:default2
732default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_bank_common2default:default2
2252default:default2
12default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_common.v2default:default2
732default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2,
mig_7series_v2_0_arb_mux2default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v2default:default2
692default:default8@Z8-638
√
synthesizing module '%s'638*oasys20
mig_7series_v2_0_arb_row_col2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
832default:default8@Z8-638
‹
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized12default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-638
°
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
dbl_req_reg2default:default2
82default:default2
72default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1452default:default8@Z8-3936
¨
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
dbl_last_master_ns_reg2default:default2
82default:default2
62default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1432default:default8@Z8-3936
ô
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_round_robin_arb__parameterized12default:default2
2252default:default2
12default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1212default:default8@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_arb_row_col2default:default2
2262default:default2
12default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v2default:default2
832default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_arb_select2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
752default:default8@Z8-638
˚
0Net %s in module/entity %s does not have driver.3422*oasys2
	col_row_r2default:default2/
mig_7series_v2_0_arb_select2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
3902default:default8@Z8-3848
˛
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_arb_select2default:default2
2272default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
752default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2,
mig_7series_v2_0_arb_mux2default:default2
2282default:default2
12default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v2default:default2
692default:default8@Z8-256
¸
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_bank_mach2default:default2
2292default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v2default:default2
722default:default8@Z8-256
∏
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2

bank_mach02default:default2.
mig_7series_v2_0_bank_mach2default:default2
742default:default2
732default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
6702default:default8@Z8-350
Ω
synthesizing module '%s'638*oasys2-
mig_7series_v2_0_col_mach2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
882default:default8@Z8-638
…
synthesizing module '%s'638*oasys2*
RAM32M__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
279872default:default8@Z8-638
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2*
RAM32M__parameterized02default:default2
2302default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
279872default:default8@Z8-256
≠
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys21
read_fifo.fifo_out_data_r_reg2default:default2
122default:default2
82default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
3962default:default8@Z8-3936
˙
%done synthesizing module '%s' (%s#%s)256*oasys2-
mig_7series_v2_0_col_mach2default:default2
2312default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_col_mach.v2default:default2
882default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2'
mig_7series_v2_0_mc2default:default2
2322default:default2
12default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_mc.v2default:default2
732default:default8@Z8-256
º
synthesizing module '%s'638*oasys20
mig_7series_v2_0_ddr_phy_top2default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v2default:default2
702default:default8@Z8-638
 
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
712default:default8@Z8-638
∑
synthesizing module '%s'638*oasys2
OBUF2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173052default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUF2default:default2
2332default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173052default:default8@Z8-256
∏
synthesizing module '%s'638*oasys2
OBUFT2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
174662default:default8@Z8-638
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFT2default:default2
2342default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
174662default:default8@Z8-256
∆
synthesizing module '%s'638*oasys2'
IOBUF_INTERMDISABLE2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
135282default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys2'
IOBUF_INTERMDISABLE2default:default2
2352default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
135282default:default8@Z8-256
»
synthesizing module '%s'638*oasys2)
IOBUFDS_INTERMDISABLE2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
131232default:default8@Z8-638
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2)
IOBUFDS_INTERMDISABLE2default:default2
2362default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
131232default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
”
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
1112default:default8@Z8-4472
”
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
1122default:default8@Z8-4472
Å
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
2372default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
Œ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_02default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13032default:default8@Z8-350
‘
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized02default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
ë
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized02default:default2
2372default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
Œ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_12default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13202default:default8@Z8-350
Œ
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
phy_ctl_pre_fifo_22default:default24
 mig_7series_v2_0_ddr_of_pre_fifo2default:default2
82default:default2
72default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
13372default:default8@Z8-350
∫
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ddr_mc_phy2default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v2default:default2
702default:default8@Z8-638
¬
synthesizing module '%s'638*oasys23
mig_7series_v2_0_ddr_phy_4lanes2default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-638
∂
synthesizing module '%s'638*oasys2
BUFIO2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
8202default:default8@Z8-638
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFIO2default:default2
2382default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
8202default:default8@Z8-256
¿
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_byte_lane2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
∆
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_ddr_if_post_fifo2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
682default:default8@Z8-638
”
&Detected and applied attribute %s = %s3620*oasys2
KEEP2default:default2
TRUE2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
972default:default8@Z8-4472
•
-case statement is not full and has no default155*oasys2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
1102default:default8@Z8-155
É
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_ddr_if_post_fifo2default:default2
2392default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v2default:default2
682default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-638
ë
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_ddr_of_pre_fifo__parameterized12default:default2
2392default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v2default:default2
762default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2!
PHASER_IN_PHY2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
257432default:default8@Z8-638
˝
%done synthesizing module '%s' (%s#%s)256*oasys2!
PHASER_IN_PHY2default:default2
2402default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
257432default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2"
PHASER_OUT_PHY2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-638
˛
%done synthesizing module '%s' (%s#%s)256*oasys2"
PHASER_OUT_PHY2default:default2
2412default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-256
∫
synthesizing module '%s'638*oasys2
IN_FIFO2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
128622default:default8@Z8-638
˜
%done synthesizing module '%s' (%s#%s)256*oasys2
IN_FIFO2default:default2
2422default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
128622default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2
OUT_FIFO2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213142default:default8@Z8-638
¯
%done synthesizing module '%s' (%s#%s)256*oasys2
OUT_FIFO2default:default2
2432default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213142default:default8@Z8-256
»
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_ddr_byte_group_io2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
º
synthesizing module '%s'638*oasys2
	ISERDESE22default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
152662default:default8@Z8-638
˘
%done synthesizing module '%s' (%s#%s)256*oasys2
	ISERDESE22default:default2
2442default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
152662default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2
IDELAYE22default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122582default:default8@Z8-638
¯
%done synthesizing module '%s' (%s#%s)256*oasys2
IDELAYE22default:default2
2452default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
122582default:default8@Z8-256
º
synthesizing module '%s'638*oasys2
	OSERDESE22default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-638
˘
%done synthesizing module '%s' (%s#%s)256*oasys2
	OSERDESE22default:default2
2462default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2-
OSERDESE2__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-638
â
%done synthesizing module '%s' (%s#%s)256*oasys2-
OSERDESE2__parameterized02default:default2
2462default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-256
«
synthesizing module '%s'638*oasys2(
ODDR__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2(
ODDR__parameterized02default:default2
2462default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
206282default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_ddr_byte_group_io2default:default2
2472default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
˘
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
˘
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_byte_lane2default:default2
2482default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
–
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
—
synthesizing module '%s'638*oasys22
PHASER_OUT_PHY__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-638
é
%done synthesizing module '%s' (%s#%s)256*oasys22
PHASER_OUT_PHY__parameterized02default:default2
2482default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
258802default:default8@Z8-256
À
synthesizing module '%s'638*oasys2,
OUT_FIFO__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213142default:default8@Z8-638
à
%done synthesizing module '%s' (%s#%s)256*oasys2,
OUT_FIFO__parameterized02default:default2
2482default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
213142default:default8@Z8-256
ÿ
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
Ã
synthesizing module '%s'638*oasys2-
OSERDESE2__parameterized12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-638
â
%done synthesizing module '%s' (%s#%s)256*oasys2-
OSERDESE2__parameterized12default:default2
2482default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
212002default:default8@Z8-256
ô
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
ö
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
î
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
ï
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2
2482default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
ë
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
î
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
ë
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
ç
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2
2482default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
–
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
ÿ
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
ï
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized12default:default2
2482default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
â
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
â
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ç
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2
2482default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
–
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-638
ÿ
synthesizing module '%s'638*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-638
ô
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
ö
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
î
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
ï
%done synthesizing module '%s' (%s#%s)256*oasys2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2
2482default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
692default:default8@Z8-256
π
synthesizing module '%s'638*oasys2
OBUFDS2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173192default:default8@Z8-638
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2
OBUFDS2default:default2
2492default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
173192default:default8@Z8-256
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
ë
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
î
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
ë
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
ç
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2
2492default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
702default:default8@Z8-256
æ
synthesizing module '%s'638*oasys2
PHY_CONTROL2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259712default:default8@Z8-638
˚
%done synthesizing module '%s' (%s#%s)256*oasys2
PHY_CONTROL2default:default2
2502default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259712default:default8@Z8-256
Ω
synthesizing module '%s'638*oasys2

PHASER_REF2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259552default:default8@Z8-638
˙
%done synthesizing module '%s' (%s#%s)256*oasys2

PHASER_REF2default:default2
2512default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
259552default:default8@Z8-256
í
default block is never used226*oasys2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
14932default:default8@Z8-226
Î
merging register '%s' into '%s'3619*oasys2(
B_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7252default:default8@Z8-4471
Î
merging register '%s' into '%s'3619*oasys2(
C_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7262default:default8@Z8-4471
Î
merging register '%s' into '%s'3619*oasys2(
D_rst_primitives_reg2default:default2(
A_rst_primitives_reg2default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
7272default:default8@Z8-4471
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_ddr_phy_4lanes2default:default2
2522default:default2
12default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v2default:default2
722default:default8@Z8-256
˜
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ddr_mc_phy2default:default2
2532default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v2default:default2
702default:default8@Z8-256
”
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
122default:default2&
pi_dqs_found_lanes2default:default2
42default:default2/
mig_7series_v2_0_ddr_mc_phy2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
15432default:default8@Z8-689
÷
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
122default:default2)
pi_phase_locked_lanes2default:default2
42default:default2/
mig_7series_v2_0_ddr_mc_phy2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
15512default:default8@Z8-689
≈
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2 
u_ddr_mc_phy2default:default2/
mig_7series_v2_0_ddr_mc_phy2default:default2
862default:default2
852default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-350
à
0Net %s in module/entity %s does not have driver.3422*oasys2!
phy_data_full2default:default27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
2202default:default8@Z8-3848
á
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2
2542default:default2
12default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
712default:default8@Z8-256
¿
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_calib_top2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
822default:default8@Z8-638
æ
synthesizing module '%s'638*oasys21
mig_7series_v2_0_ddr_prbs_gen2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v2default:default2
922default:default8@Z8-638
˚
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_ddr_prbs_gen2default:default2
2552default:default2
12default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v2default:default2
922default:default8@Z8-256
æ
synthesizing module '%s'638*oasys21
mig_7series_v2_0_ddr_phy_init2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
892default:default8@Z8-638
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4902default:default8@Z8-4472
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4912default:default8@Z8-4472
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4922default:default8@Z8-4472
’
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
4932default:default8@Z8-4472
–
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
5322default:default8@Z8-4472
–
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
5332default:default8@Z8-4472
Ÿ
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2!
parallel_case2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
16852default:default8@Z8-3536
’
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
	full_case2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
16852default:default8@Z8-3536
ê
default block is never used226*oasys2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
44042default:default8@Z8-226
¯
merging register '%s' into '%s'3619*oasys2+
calib_cas_slot_reg[1:0]2default:default23
single_rank.chip_cnt_r_reg[1:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
32952default:default8@Z8-4471
•
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2*
rdlvl_start_dly0_r_reg2default:default2
162default:default2
152default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10182default:default8@Z8-3936
§
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
wrcal_start_dly_r_reg2default:default2
162default:default2
152default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10202default:default8@Z8-3936
®
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2-
oclkdelay_start_dly_r_reg2default:default2
162default:default2
152default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10222default:default8@Z8-3936
Ê
merging register '%s' into '%s'3619*oasys2&
calib_cmd_wren_reg2default:default2&
calib_ctl_wren_reg2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33512default:default8@Z8-4471
á
merging register '%s' into '%s'3619*oasys20
gen_rnk[1].mr2_r_reg[1][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
á
merging register '%s' into '%s'3619*oasys20
gen_rnk[1].mr1_r_reg[1][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
á
merging register '%s' into '%s'3619*oasys20
gen_rnk[2].mr2_r_reg[2][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
á
merging register '%s' into '%s'3619*oasys20
gen_rnk[2].mr1_r_reg[2][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
á
merging register '%s' into '%s'3619*oasys20
gen_rnk[3].mr2_r_reg[3][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
á
merging register '%s' into '%s'3619*oasys20
gen_rnk[3].mr1_r_reg[3][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
¸
0Net %s in module/entity %s does not have driver.3422*oasys2!
calib_aux_out2default:default21
mig_7series_v2_0_ddr_phy_init2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
2472default:default8@Z8-3848
˚
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_ddr_phy_init2default:default2
2562default:default2
12default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
892default:default8@Z8-256
¿
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_phy_wrcal2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
772default:default8@Z8-638
£
-case statement is not full and has no default155*oasys2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
11152default:default8@Z8-155
Ò
merging register '%s' into '%s'3619*oasys2)
rd_mux_sel_r_reg[1:0]2default:default2.
po_stg2_wrcal_cnt_reg[1:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4232default:default8@Z8-4471
Ú
0Net %s in module/entity %s does not have driver.3422*oasys2
i2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1552default:default8@Z8-3848
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_phy_wrcal2default:default2
2572default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
772default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2<
(mig_7series_v2_0_ddr_phy_wrlvl_off_delay2default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v2default:default2
682default:default8@Z8-638
ë
%done synthesizing module '%s' (%s#%s)256*oasys2<
(mig_7series_v2_0_ddr_phy_wrlvl_off_delay2default:default2
2582default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v2default:default2
682default:default8@Z8-256
÷
synthesizing module '%s'638*oasys2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
792default:default8@Z8-638
·
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
2052default:default8@Z8-4472
·
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
2062default:default8@Z8-4472
·
&Detected and applied attribute %s = %s3620*oasys2
	ASYNC_REG2default:default2
TRUE2default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
2072default:default8@Z8-4472
ö
0Net %s in module/entity %s does not have driver.3422*oasys2'
dqsfound_retry_done2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
1312default:default8@Z8-3848
ì
%done synthesizing module '%s' (%s#%s)256*oasys2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2
2592default:default2
12default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
792default:default8@Z8-256
›
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
22default:default2(
fine_adjust_lane_cnt2default:default2
12default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
15692default:default8@Z8-689
¿
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
812default:default8@Z8-638
£
-case statement is not full and has no default155*oasys2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
27012default:default8@Z8-155
ı
merging register '%s' into '%s'3619*oasys22
cal1_cnt_cpt_timing_r_reg[1:0]2default:default2)
rd_mux_sel_r_reg[1:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
5862default:default8@Z8-4471
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_phy_rdlvl2default:default2
2602default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
812default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_ddr_phy_tempmon2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v2default:default2
692default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_ddr_phy_tempmon2default:default2
2612default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v2default:default2
692default:default8@Z8-256
Å
0Net %s in module/entity %s does not have driver.3422*oasys2$
done_dqs_tap_inc2default:default22
mig_7series_v2_0_ddr_calib_top2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
5082default:default8@Z8-3848
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_calib_top2default:default2
2622default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
822default:default8@Z8-256
œ
Pwidth (%s) of port connection '%s' does not match port width (%s) of module '%s'689*oasys2
122default:default2&
pi_dqs_found_lanes2default:default2
42default:default22
mig_7series_v2_0_ddr_calib_top2default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v2default:default2
11752default:default8@Z8-689
˘
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_ddr_phy_top2default:default2
2632default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v2default:default2
702default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2.
mig_7series_v2_0_mem_intfc2default:default2
2642default:default2
12default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v2default:default2
702default:default8@Z8-256
±
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_ui_top2default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v2default:default2
712default:default8@Z8-638
±
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_ui_cmd2default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v2default:default2
702default:default8@Z8-638
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_ui_cmd2default:default2
2652default:default2
12default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v2default:default2
702default:default8@Z8-256
∫
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ui_wr_data2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1312default:default8@Z8-638
û
-case statement is not full and has no default155*oasys2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3422default:default8@Z8-155
û
-case statement is not full and has no default155*oasys2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3802default:default8@Z8-155
˜
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy1_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
2652default:default8@Z8-4471
˜
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy2_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1812default:default8@Z8-4471
˜
merging register '%s' into '%s'3619*oasys2+
app_wdf_rdy_r_copy3_reg2default:default26
"occupied_counter.app_wdf_rdy_r_reg2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
2672default:default8@Z8-4471
˜
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ui_wr_data2default:default2
2662default:default2
12default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
1312default:default8@Z8-256
∫
synthesizing module '%s'638*oasys2/
mig_7series_v2_0_ui_rd_data2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
1402default:default8@Z8-638
Õ
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3212default:default8@Z8-4472
û
-case statement is not full and has no default155*oasys2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3922default:default8@Z8-155
ç
merging register '%s' into '%s'3619*oasys2>
*not_strict_mode.app_rd_data_valid_copy_reg2default:default29
%not_strict_mode.app_rd_data_valid_reg2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3802default:default8@Z8-4471
˜
%done synthesizing module '%s' (%s#%s)256*oasys2/
mig_7series_v2_0_ui_rd_data2default:default2
2672default:default2
12default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
1402default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_ui_top2default:default2
2682default:default2
12default:default2¥
ùc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_top.v2default:default2
712default:default8@Z8-256
≤
synthesizing module '%s'638*oasys2+
mig_7series_v2_0_axi_mc2default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc.v2default:default2
902default:default8@Z8-638
“
synthesizing module '%s'638*oasys2;
'mig_7series_v2_0_ddr_axi_register_slice2default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-638
⁄
&Detected and applied attribute %s = %s3620*oasys2
iob2default:default2
false2default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
2062default:default8@Z8-4472
‘
synthesizing module '%s'638*oasys2<
(mig_7series_v2_0_ddr_axic_register_slice2default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
ë
%done synthesizing module '%s' (%s#%s)256*oasys2<
(mig_7series_v2_0_ddr_axic_register_slice2default:default2
2692default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized02default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized02default:default2
2692default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized12default:default2
2692default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized22default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized22default:default2
2692default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2;
'mig_7series_v2_0_ddr_axi_register_slice2default:default2
2702default:default2
12default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_ddr_axi_upsizer2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_upsizer.v2default:default2
712default:default8@Z8-638
‚
synthesizing module '%s'638*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized02default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-638
‰
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized32default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized32default:default2
2702default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized42default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized42default:default2
2702default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized52default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized52default:default2
2702default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized62default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized62default:default2
2702default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized02default:default2
2702default:default2
12default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-256
‚
synthesizing module '%s'638*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized12default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-638
‰
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized72default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized72default:default2
2702default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized82default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
°
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized82default:default2
2702default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
‰
synthesizing module '%s'638*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized92default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
¨
-case statement is not full and has no default155*oasys2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
1832default:default8@Z8-155
°
%done synthesizing module '%s' (%s#%s)256*oasys2L
8mig_7series_v2_0_ddr_axic_register_slice__parameterized92default:default2
2702default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized12default:default2
2702default:default2
12default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-256
¿
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_a_upsizer2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v2default:default2
622default:default8@Z8-638
∏
synthesizing module '%s'638*oasys2
MUXCY2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166462default:default8@Z8-638
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
MUXCY2default:default2
2712default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
166462default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys28
$mig_7series_v2_0_ddr_carry_latch_and2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_and.v2default:default2
612default:default8@Z8-638
∑
synthesizing module '%s'638*oasys2
AND2B1L2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
362default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
AND2B1L2default:default2
2722default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
362default:default8@Z8-256
â
%done synthesizing module '%s' (%s#%s)256*oasys28
$mig_7series_v2_0_ddr_carry_latch_and2default:default2
2732default:default2
12default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_and.v2default:default2
612default:default8@Z8-256
¿
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_carry_and2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_and.v2default:default2
612default:default8@Z8-638
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_carry_and2default:default2
2742default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_and.v2default:default2
612default:default8@Z8-256
∆
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_ddr_command_fifo2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_command_fifo.v2default:default2
612default:default8@Z8-638
 
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_ddr_carry_latch_or2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_or.v2default:default2
612default:default8@Z8-638
∑
synthesizing module '%s'638*oasys2
OR2L2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
208572default:default8@Z8-638
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2
OR2L2default:default2
2752default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
208572default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_ddr_carry_latch_or2default:default2
2762default:default2
12default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_or.v2default:default2
612default:default8@Z8-256
∆
synthesizing module '%s'638*oasys2(
FDRE__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30142default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys2(
FDRE__parameterized02default:default2
2772default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30142default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_ddr_command_fifo2default:default2
2782default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_command_fifo.v2default:default2
612default:default8@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_a_upsizer2default:default2
2792default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v2default:default2
622default:default8@Z8-256
¿
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_w_upsizer2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_w_upsizer.v2default:default2
632default:default8@Z8-638
ÿ
synthesizing module '%s'638*oasys2>
*mig_7series_v2_0_ddr_comparator_sel_static2default:default2»
±c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v2default:default2
602default:default8@Z8-638
ï
%done synthesizing module '%s' (%s#%s)256*oasys2>
*mig_7series_v2_0_ddr_comparator_sel_static2default:default2
2802default:default2
12default:default2»
±c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v2default:default2
602default:default8@Z8-256
æ
synthesizing module '%s'638*oasys21
mig_7series_v2_0_ddr_carry_or2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_or.v2default:default2
612default:default8@Z8-638
˚
%done synthesizing module '%s' (%s#%s)256*oasys21
mig_7series_v2_0_ddr_carry_or2default:default2
2812default:default2
12default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_or.v2default:default2
612default:default8@Z8-256
…
synthesizing module '%s'638*oasys2*
LUT6_2__parameterized32default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159302default:default8@Z8-638
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2*
LUT6_2__parameterized32default:default2
2822default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159302default:default8@Z8-256
…
synthesizing module '%s'638*oasys2*
LUT6_2__parameterized42default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159302default:default8@Z8-638
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2*
LUT6_2__parameterized42default:default2
2822default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159302default:default8@Z8-256
«
synthesizing module '%s'638*oasys2(
LUT4__parameterized12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
158252default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2(
LUT4__parameterized12default:default2
2832default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
158252default:default8@Z8-256
«
synthesizing module '%s'638*oasys2(
LUT6__parameterized92default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159142default:default8@Z8-638
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2(
LUT6__parameterized92default:default2
2842default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159142default:default8@Z8-256
∂
synthesizing module '%s'638*oasys2
FDSE2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31502default:default8@Z8-638
Û
%done synthesizing module '%s' (%s#%s)256*oasys2
FDSE2default:default2
2852default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31502default:default8@Z8-256
Ë
synthesizing module '%s'638*oasys2N
:mig_7series_v2_0_ddr_comparator_sel_static__parameterized02default:default2»
±c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v2default:default2
602default:default8@Z8-638
•
%done synthesizing module '%s' (%s#%s)256*oasys2N
:mig_7series_v2_0_ddr_comparator_sel_static__parameterized02default:default2
2852default:default2
12default:default2»
±c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v2default:default2
602default:default8@Z8-256
 
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_ddr_comparator_sel2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel.v2default:default2
602default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_ddr_comparator_sel2default:default2
2862default:default2
12default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel.v2default:default2
602default:default8@Z8-256
»
synthesizing module '%s'638*oasys2)
LUT6__parameterized102default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159142default:default8@Z8-638
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2)
LUT6__parameterized102default:default2
2862default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159142default:default8@Z8-256
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_w_upsizer2default:default2
2872default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_w_upsizer.v2default:default2
632default:default8@Z8-256
–
synthesizing module '%s'638*oasys2B
.mig_7series_v2_0_ddr_a_upsizer__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v2default:default2
622default:default8@Z8-638
ç
%done synthesizing module '%s' (%s#%s)256*oasys2B
.mig_7series_v2_0_ddr_a_upsizer__parameterized02default:default2
2872default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v2default:default2
622default:default8@Z8-256
¿
synthesizing module '%s'638*oasys22
mig_7series_v2_0_ddr_r_upsizer2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_r_upsizer.v2default:default2
612default:default8@Z8-638
˝
%done synthesizing module '%s' (%s#%s)256*oasys22
mig_7series_v2_0_ddr_r_upsizer2default:default2
2882default:default2
12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_r_upsizer.v2default:default2
612default:default8@Z8-256
Å
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_ddr_axi_upsizer2default:default2
2892default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_upsizer.v2default:default2
712default:default8@Z8-256
‚
synthesizing module '%s'638*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized22default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-638
Â
synthesizing module '%s'638*oasys2M
9mig_7series_v2_0_ddr_axic_register_slice__parameterized102default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2M
9mig_7series_v2_0_ddr_axic_register_slice__parameterized102default:default2
2892default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
Â
synthesizing module '%s'638*oasys2M
9mig_7series_v2_0_ddr_axic_register_slice__parameterized112default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2M
9mig_7series_v2_0_ddr_axic_register_slice__parameterized112default:default2
2892default:default2
12default:default2∆
Øc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v2default:default2
612default:default8@Z8-256
ü
%done synthesizing module '%s' (%s#%s)256*oasys2K
7mig_7series_v2_0_ddr_axi_register_slice__parameterized22default:default2
2892default:default2
12default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v2default:default2
632default:default8@Z8-256
»
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_axi_mc_aw_channel2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_aw_channel.v2default:default2
572default:default8@Z8-638
–
synthesizing module '%s'638*oasys2:
&mig_7series_v2_0_axi_mc_cmd_translator2default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_axi_mc_incr_cmd2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-638
”
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
1262default:default8@Z8-4472
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44722default:default2
1002default:defaultZ17-14
Å
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_axi_mc_incr_cmd2default:default2
2902default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys24
 mig_7series_v2_0_axi_mc_wrap_cmd2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_axi_mc_wrap_cmd2default:default2
2912default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys2:
&mig_7series_v2_0_axi_mc_cmd_translator2default:default2
2922default:default2
12default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-256
»
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_axi_mc_wr_cmd_fsm2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wr_cmd_fsm.v2default:default2
762default:default8@Z8-638
Ö
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_axi_mc_wr_cmd_fsm2default:default2
2932default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wr_cmd_fsm.v2default:default2
762default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_axi_mc_aw_channel2default:default2
2942default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_aw_channel.v2default:default2
572default:default8@Z8-256
∆
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_axi_mc_w_channel2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v2default:default2
642default:default8@Z8-638
Ç
0Net %s in module/entity %s does not have driver.3422*oasys2 
cmd_wr_bytes2default:default25
!mig_7series_v2_0_axi_mc_w_channel2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v2default:default2
962default:default8@Z8-3848
É
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_axi_mc_w_channel2default:default2
2952default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v2default:default2
642default:default8@Z8-256
∆
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_axi_mc_b_channel2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_b_channel.v2default:default2
832default:default8@Z8-638
º
synthesizing module '%s'638*oasys20
mig_7series_v2_0_axi_mc_fifo2default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-638
˘
%done synthesizing module '%s' (%s#%s)256*oasys20
mig_7series_v2_0_axi_mc_fifo2default:default2
2962default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_axi_mc_b_channel2default:default2
2972default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_b_channel.v2default:default2
832default:default8@Z8-256
»
synthesizing module '%s'638*oasys26
"mig_7series_v2_0_axi_mc_ar_channel2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_ar_channel.v2default:default2
572default:default8@Z8-638
‡
synthesizing module '%s'638*oasys2J
6mig_7series_v2_0_axi_mc_cmd_translator__parameterized02default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-638
‘
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_axi_mc_incr_cmd__parameterized02default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-638
ë
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_axi_mc_incr_cmd__parameterized02default:default2
2972default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v2default:default2
642default:default8@Z8-256
‘
synthesizing module '%s'638*oasys2D
0mig_7series_v2_0_axi_mc_wrap_cmd__parameterized02default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-638
ë
%done synthesizing module '%s' (%s#%s)256*oasys2D
0mig_7series_v2_0_axi_mc_wrap_cmd__parameterized02default:default2
2972default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v2default:default2
972default:default8@Z8-256
ù
%done synthesizing module '%s' (%s#%s)256*oasys2J
6mig_7series_v2_0_axi_mc_cmd_translator__parameterized02default:default2
2972default:default2
12default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v2default:default2
622default:default8@Z8-256
¬
synthesizing module '%s'638*oasys23
mig_7series_v2_0_axi_mc_cmd_fsm2default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_fsm.v2default:default2
722default:default8@Z8-638
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys23
mig_7series_v2_0_axi_mc_cmd_fsm2default:default2
2982default:default2
12default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_fsm.v2default:default2
722default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys26
"mig_7series_v2_0_axi_mc_ar_channel2default:default2
2992default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_ar_channel.v2default:default2
572default:default8@Z8-256
∆
synthesizing module '%s'638*oasys25
!mig_7series_v2_0_axi_mc_r_channel2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
672default:default8@Z8-638
Ã
synthesizing module '%s'638*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized02default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-638
â
%done synthesizing module '%s' (%s#%s)256*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized02default:default2
2992default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-256
Ã
synthesizing module '%s'638*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-638
â
%done synthesizing module '%s' (%s#%s)256*oasys2@
,mig_7series_v2_0_axi_mc_fifo__parameterized12default:default2
2992default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v2default:default2
702default:default8@Z8-256
˜
Nreplacing case/wildcard equality operator %s with logical equality operator %s589*oasys2
===2default:default2
==2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
1892default:default8@Z8-589
•
-case statement is not full and has no default155*oasys2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
3152default:default8@Z8-155
É
%done synthesizing module '%s' (%s#%s)256*oasys25
!mig_7series_v2_0_axi_mc_r_channel2default:default2
3002default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v2default:default2
672default:default8@Z8-256
 
synthesizing module '%s'638*oasys27
#mig_7series_v2_0_axi_mc_cmd_arbiter2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_arbiter.v2default:default2
612default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys27
#mig_7series_v2_0_axi_mc_cmd_arbiter2default:default2
3012default:default2
12default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_arbiter.v2default:default2
612default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2+
mig_7series_v2_0_axi_mc2default:default2
3022default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_0_axi_mc.v2default:default2
902default:default8@Z8-256
˝
0Net %s in module/entity %s does not have driver.3422*oasys2
error2default:default24
 mig_7series_v2_0_memc_ui_top_axi2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
5192default:default8@Z8-3848
à
0Net %s in module/entity %s does not have driver.3422*oasys2$
app_correct_en_i2default:default24
 mig_7series_v2_0_memc_ui_top_axi2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
4652default:default8@Z8-3848
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys24
 mig_7series_v2_0_memc_ui_top_axi2default:default2
3032default:default2
12default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v2default:default2
722default:default8@Z8-256
˚
0Net %s in module/entity %s does not have driver.3422*oasys2&
s_axi_ctrl_awvalid2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6692default:default8@Z8-3848
˙
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_awaddr2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6712default:default8@Z8-3848
˙
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_wvalid2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6732default:default8@Z8-3848
˘
0Net %s in module/entity %s does not have driver.3422*oasys2$
s_axi_ctrl_wdata2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6752default:default8@Z8-3848
˙
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_bready2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6782default:default8@Z8-3848
˚
0Net %s in module/entity %s does not have driver.3422*oasys2&
s_axi_ctrl_arvalid2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6812default:default8@Z8-3848
˙
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_araddr2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6832default:default8@Z8-3848
˙
0Net %s in module/entity %s does not have driver.3422*oasys2%
s_axi_ctrl_rready2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6862default:default8@Z8-3848
Ú
0Net %s in module/entity %s does not have driver.3422*oasys2
	clk_ref_p2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6962default:default8@Z8-3848
Ú
0Net %s in module/entity %s does not have driver.3422*oasys2
	clk_ref_n2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
6972default:default8@Z8-3848
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2!
device_temp_i2default:default20
design_1_mig_7series_0_0_mig2default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
7002default:default8@Z8-3848
ı
%done synthesizing module '%s' (%s#%s)256*oasys20
design_1_mig_7series_0_0_mig2default:default2
3042default:default2
12default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v2default:default2
742default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2,
design_1_mig_7series_0_02default:default2
3052default:default2
12default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v2default:default2
712default:default8@Z8-256
‡
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2!
mig_7series_02default:default2,
design_1_mig_7series_0_02default:default2
612default:default2
572default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
6802default:default8@Z8-350
å
synthesizing module '%s'638*oasys2,
design_1_pmod_input2_0_02default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_input2_0_0/synth/design_1_pmod_input2_0_0.v2default:default2
572default:default8@Z8-638
à
synthesizing module '%s'638*oasys2
pmod_input22default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/ov7670_top.v2default:default2
232default:default8@Z8-638
Ç
synthesizing module '%s'638*oasys2
debounce2default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/debounce.v2default:default2
232default:default8@Z8-638
ø
%done synthesizing module '%s' (%s#%s)256*oasys2
debounce2default:default2
3062default:default2
12default:default2î
~c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/debounce.v2default:default2
232default:default8@Z8-256
è
synthesizing module '%s'638*oasys2"
ov7670_capture2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/ov7670_capture.v2default:default2
232default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2"
ov7670_capture2default:default2
3072default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/ov7670_capture.v2default:default2
232default:default8@Z8-256
ç
synthesizing module '%s'638*oasys2!
I2C_AV_Config2default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_AV_Config.v2default:default2
162default:default8@Z8-638
£
synthesizing module '%s'638*oasys2,
I2C_OV7670_RGB444_Config2default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_OV7670_RGB444_Config.v2default:default2
172default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2,
I2C_OV7670_RGB444_Config2default:default2
3082default:default2
12default:default2•
éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_OV7670_RGB444_Config.v2default:default2
172default:default8@Z8-256
è
synthesizing module '%s'638*oasys2"
I2C_Controller2default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_Controller.v2default:default2
162default:default8@Z8-638
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2"
I2C_Controller2default:default2
3092default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_Controller.v2default:default2
162default:default8@Z8-256
Ä
-case statement is not full and has no default155*oasys2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_AV_Config.v2default:default2
1032default:default8@Z8-155
 
%done synthesizing module '%s' (%s#%s)256*oasys2!
I2C_AV_Config2default:default2
3102default:default2
12default:default2ö
Éc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/I2C_AV_Config.v2default:default2
162default:default8@Z8-256
Ü
synthesizing module '%s'638*oasys2
	clk_wiz_02default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/ip/clk_wiz_0/clk_wiz_0.v2default:default2
702default:default8@Z8-638
ñ
synthesizing module '%s'638*oasys2%
clk_wiz_0_clk_wiz2default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v2default:default2
682default:default8@Z8-638
Õ
synthesizing module '%s'638*oasys2.
MMCME2_ADV__parameterized12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-638
ä
%done synthesizing module '%s' (%s#%s)256*oasys2.
MMCME2_ADV__parameterized12default:default2
3102default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
159942default:default8@Z8-256
”
%done synthesizing module '%s' (%s#%s)256*oasys2%
clk_wiz_0_clk_wiz2default:default2
3112default:default2
12default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v2default:default2
682default:default8@Z8-256
√
%done synthesizing module '%s' (%s#%s)256*oasys2
	clk_wiz_02default:default2
3122default:default2
12default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/ip/clk_wiz_0/clk_wiz_0.v2default:default2
702default:default8@Z8-256
Å
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
u_clock2default:default2
	clk_wiz_02default:default2
52default:default2
32default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/ov7670_top.v2default:default2
1062default:default8@Z8-350
≈
%done synthesizing module '%s' (%s#%s)256*oasys2
pmod_input22default:default2
3132default:default2
12default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/imports/src/ov7670_top.v2default:default2
232default:default8@Z8-256
…
%done synthesizing module '%s' (%s#%s)256*oasys2,
design_1_pmod_input2_0_02default:default2
3142default:default2
12default:default2é
xc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_pmod_input2_0_0/synth/design_1_pmod_input2_0_0.v2default:default2
572default:default8@Z8-256
ú
synthesizing module '%s'638*oasys21
design_1_position_locator_0_02default:default2ô
Çc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/synth/design_1_position_locator_0_0.v2default:default2
572default:default8@Z8-638
è
synthesizing module '%s'638*oasys2)
position_locator_v1_02default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/hdl/poisition_locator_v1_0.v2default:default2
42default:default8@Z8-638
†
synthesizing module '%s'638*oasys21
position_locator_v1_0_S00_AXI2default:default2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/hdl/poisition_locator_v1_0_S00_AXI.v2default:default2
42default:default8@Z8-638
Ú
default block is never used226*oasys2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/hdl/poisition_locator_v1_0_S00_AXI.v2default:default2
3762default:default8@Z8-226
›
%done synthesizing module '%s' (%s#%s)256*oasys21
position_locator_v1_0_S00_AXI2default:default2
3152default:default2
12default:default2û
ác:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/hdl/poisition_locator_v1_0_S00_AXI.v2default:default2
42default:default8@Z8-256
ç
synthesizing module '%s'638*oasys2(
AveragingFilter_Main2default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/src/AveragingFilter_Main.v2default:default2
232default:default8@Z8-638
ì
synthesizing module '%s'638*oasys2
	div_gen_02default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/synth/div_gen_0.vhd2default:default2
732default:default8@Z8-638
µ
synthesizing module '%s'638*oasys20
div_gen_v5_1__parameterized02default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_v5_1.vhd2default:default2
1672default:default8@Z8-638
Ω
synthesizing module '%s'638*oasys24
 div_gen_v5_1_viv__parameterized02default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_v5_1_viv.vhd2default:default2
2522default:default8@Z8-638
ß
RTL assertion: "%s"63*oasys2)
Starting latency = 262default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
13872default:default8@Z8-63
®
RTL assertion: "%s"63*oasys2*
ci_num_iterations := 32default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14532default:default8@Z8-63
ú
RTL assertion: "%s"63*oasys2

used := 262default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14542default:default8@Z8-63
°
RTL assertion: "%s"63*oasys2#
iter_first := 32default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14552default:default8@Z8-63
†
RTL assertion: "%s"63*oasys2"
iter_last := 12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14562default:default8@Z8-63
ù
RTL assertion: "%s"63*oasys2
denom := 152default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14572default:default8@Z8-63
ù
RTL assertion: "%s"63*oasys2
numer := 122default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14582default:default8@Z8-63
†
RTL assertion: "%s"63*oasys2"
quot_coll := 22default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14592default:default8@Z8-63
√
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized02default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized02default:default2
3162default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ß
synthesizing module '%s'638*oasys2!
div_gen_synth2default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_synth.vhd2default:default2
1582default:default8@Z8-638
•
synthesizing module '%s'638*oasys2
	hrdiv_viv2default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/hrdiv_viv.vhd2default:default2
1652default:default8@Z8-638
ß
RTL assertion: "%s"63*oasys2)
Starting latency = -12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
13872default:default8@Z8-63
®
RTL assertion: "%s"63*oasys2*
ci_num_iterations := 32default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14532default:default8@Z8-63
ú
RTL assertion: "%s"63*oasys2

used := 262default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14542default:default8@Z8-63
°
RTL assertion: "%s"63*oasys2#
iter_first := 32default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14552default:default8@Z8-63
†
RTL assertion: "%s"63*oasys2"
iter_last := 12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14562default:default8@Z8-63
ù
RTL assertion: "%s"63*oasys2
denom := 152default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14572default:default8@Z8-63
ù
RTL assertion: "%s"63*oasys2
numer := 122default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14582default:default8@Z8-63
†
RTL assertion: "%s"63*oasys2"
quot_coll := 22default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14592default:default8@Z8-63
ß
RTL assertion: "%s"63*oasys2)
Starting latency = 262default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
13872default:default8@Z8-63
®
RTL assertion: "%s"63*oasys2*
ci_num_iterations := 32default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14532default:default8@Z8-63
ú
RTL assertion: "%s"63*oasys2

used := 262default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14542default:default8@Z8-63
°
RTL assertion: "%s"63*oasys2#
iter_first := 32default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14552default:default8@Z8-63
†
RTL assertion: "%s"63*oasys2"
iter_last := 12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14562default:default8@Z8-63
ù
RTL assertion: "%s"63*oasys2
denom := 152default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14572default:default8@Z8-63
ù
RTL assertion: "%s"63*oasys2
numer := 122default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14582default:default8@Z8-63
†
RTL assertion: "%s"63*oasys2"
quot_coll := 22default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_pkg.vhd2default:default2
14592default:default8@Z8-63
•
synthesizing module '%s'638*oasys2
	flow_ctrl2default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/flow_ctrl.vhd2default:default2
1502default:default8@Z8-638
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
	flow_ctrl2default:default2
3172default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/flow_ctrl.vhd2default:default2
1502default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2"
fixed_to_float2default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/fixed_to_float.vhd2default:default2
1612default:default8@Z8-638
“
synthesizing module '%s'638*oasys2;
'floating_point_v7_0_viv__parameterized02default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4262default:default8@Z8-638
∂
RTL assertion: "%s"63*oasys2%
in get_registers 2default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_pkg.vhd2default:default2
77792default:default8@Z8-63
√
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized12default:default2
3172default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
¬
synthesizing module '%s'638*oasys2#
fix_to_flt_conv2default:default2Ã
µc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv.vhd2default:default2
2322default:default8@Z8-638
±
synthesizing module '%s'638*oasys2
carry_chain2default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
π
synthesizing module '%s'638*oasys2-
floating_point_v7_0_delay2default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
√
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized32default:default2
3172default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2-
floating_point_v7_0_delay2default:default2
3182default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
…
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized02default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
√
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized52default:default2
3182default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized02default:default2
3182default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
…
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
√
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized72default:default2
3182default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized12default:default2
3182default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2
carry_chain2default:default2
3192default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
…
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized22default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized22default:default2
3192default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ª
synthesizing module '%s'638*oasys2$
lead_zero_encode2default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd2default:default2
2562default:default8@Z8-638
¡
synthesizing module '%s'638*oasys2/
carry_chain__parameterized02default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
…
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized32default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
√
synthesizing module '%s'638*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ä
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_pipe_v3_0_viv__parameterized92default:default2
3192default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized32default:default2
3192default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized02default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
˛
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized02default:default2
3192default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2/
carry_chain__parameterized12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
…
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized42default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized112default:default2
3192default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized42default:default2
3192default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
˛
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized12default:default2
3192default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
…
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized52default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized132default:default2
3192default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized52default:default2
3192default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
∑
synthesizing module '%s'638*oasys2,
floating_point_v7_0_mux42default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/mux4.vhd2default:default2
1962default:default8@Z8-638
…
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized62default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized152default:default2
3192default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized62default:default2
3192default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2,
floating_point_v7_0_mux42default:default2
3202default:default2
12default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/mux4.vhd2default:default2
1962default:default8@Z8-256
…
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized72default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized172default:default2
3202default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized72default:default2
3202default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
«
synthesizing module '%s'638*oasys2<
(floating_point_v7_0_mux4__parameterized02default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/mux4.vhd2default:default2
1962default:default8@Z8-638
…
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized82default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized192default:default2
3202default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized82default:default2
3202default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2<
(floating_point_v7_0_mux4__parameterized02default:default2
3202default:default2
12default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/mux4.vhd2default:default2
1962default:default8@Z8-256
…
synthesizing module '%s'638*oasys2=
)floating_point_v7_0_delay__parameterized92default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized212default:default2
3202default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2=
)floating_point_v7_0_delay__parameterized92default:default2
3202default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys2$
lead_zero_encode2default:default2
3212default:default2
12default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/lead_zero_encode.vhd2default:default2
2562default:default8@Z8-256
π
synthesizing module '%s'638*oasys2#
shift_msb_first2default:default2√
¨c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/shift_msb_first.vhd2default:default2
1882default:default8@Z8-638
ˆ
%done synthesizing module '%s' (%s#%s)256*oasys2#
shift_msb_first2default:default2
3222default:default2
12default:default2√
¨c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/shift_msb_first.vhd2default:default2
1882default:default8@Z8-256
«
synthesizing module '%s'638*oasys2*
renorm_and_round_logic2default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-638
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized102default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized102default:default2
3222default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized112default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized232default:default2
3222default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized112default:default2
3222default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized122default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized252default:default2
3222default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized122default:default2
3222default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized132default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized272default:default2
3222default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized132default:default2
3222default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized142default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized292default:default2
3222default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized142default:default2
3222default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized152default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized312default:default2
3222default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized152default:default2
3222default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized162default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized332default:default2
3222default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized162default:default2
3222default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized172default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized352default:default2
3222default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized172default:default2
3222default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
µ
synthesizing module '%s'638*oasys2!
flt_round_bit2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd2default:default2
2192default:default8@Z8-638
¡
synthesizing module '%s'638*oasys2/
carry_chain__parameterized22default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized182default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized182default:default2
3222default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ˆ
0Net %s in module/entity %s does not have driver.3422*oasys2
q_int2default:default2/
carry_chain__parameterized22default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2582default:default8@Z8-3848
˛
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized22default:default2
3222default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
Ú
%done synthesizing module '%s' (%s#%s)256*oasys2!
flt_round_bit2default:default2
3232default:default2
12default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/flt_round_bit.vhd2default:default2
2192default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2/
carry_chain__parameterized32default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized192default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized372default:default2
3232default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized192default:default2
3232default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized202default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized392default:default2
3232default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized202default:default2
3232default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˛
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized32default:default2
3232default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
¡
synthesizing module '%s'638*oasys2/
carry_chain__parameterized42default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-638
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized212default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized412default:default2
3232default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized212default:default2
3232default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized222default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized222default:default2
3232default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
˛
%done synthesizing module '%s' (%s#%s)256*oasys2/
carry_chain__parameterized42default:default2
3232default:default2
12default:default2ø
®c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/carry_chain.vhd2default:default2
2482default:default8@Z8-256
˛
0Net %s in module/entity %s does not have driver.3422*oasys2
EXP_OUT2default:default2*
renorm_and_round_logic2default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2782default:default8@Z8-3848
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys2*
renorm_and_round_logic2default:default2
3242default:default2
12default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/renorm_and_round_logic.vhd2default:default2
2832default:default8@Z8-256
 
synthesizing module '%s'638*oasys2'
fix_to_flt_conv_exp2default:default2–
πc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv_exp.vhd2default:default2
2222default:default8@Z8-638
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized232default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized432default:default2
3242default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized232default:default2
3242default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized242default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized452default:default2
3242default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized242default:default2
3242default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2'
fix_to_flt_conv_exp2default:default2
3252default:default2
12default:default2–
πc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv_exp.vhd2default:default2
2222default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2

flt_dec_op2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-638
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2

flt_dec_op2default:default2
3262default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/flt_dec_op.vhd2default:default2
2332default:default8@Z8-256
ˇ
%done synthesizing module '%s' (%s#%s)256*oasys2#
fix_to_flt_conv2default:default2
3272default:default2
12default:default2Ã
µc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/fix_to_flt_conv/fix_to_flt_conv.vhd2default:default2
2322default:default8@Z8-256
Í
RTL assertion: "%s"63*oasys2ÿ
√****** INFORMATION ONLY ******C_A_WIDTH =               24C_A_FRACTION_WIDTH =      23C_RESULT_WIDTH =          31C_RESULT_FRACTION_WIDTH = 24Latency of core =         6Maximum latency of core = 6AXI interface latency =   0Output delay latency =    0Internal latency of core excluding handling AXI flow control = 62default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
16942default:default8@Z8-63
 
synthesizing module '%s'638*oasys2>
*floating_point_v7_0_delay__parameterized252default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized472default:default2
3272default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
á
%done synthesizing module '%s' (%s#%s)256*oasys2>
*floating_point_v7_0_delay__parameterized252default:default2
3272default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/shared/delay.vhd2default:default2
1722default:default8@Z8-256
ù
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tuser_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7642default:default8@Z8-3848
ù
0Net %s in module/entity %s does not have driver.3422*oasys2/
m_axis_result_tlast_not_abs2default:default2;
'floating_point_v7_0_viv__parameterized02default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
7662default:default8@Z8-3848
è
%done synthesizing module '%s' (%s#%s)256*oasys2;
'floating_point_v7_0_viv__parameterized02default:default2
3282default:default2
12default:default2ƒ
≠c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/floating_point_v7_0/hdl/floating_point_v7_0_viv.vhd2default:default2
4262default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2"
fixed_to_float2default:default2
3292default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/fixed_to_float.vhd2default:default2
1612default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized492default:default2
3292default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized512default:default2
3292default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
•
synthesizing module '%s'638*oasys2
	estimator2default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/estimator.vhd2default:default2
1572default:default8@Z8-638
º
synthesizing module '%s'638*oasys2)
xbip_bram18k_v3_0_viv2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd2default:default2
1532default:default8@Z8-638
∆
synthesizing module '%s'638*oasys26
"xbip_bram18k_synth__parameterized02default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd2default:default2
1642default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized532default:default2
3292default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys26
"xbip_bram18k_synth__parameterized02default:default2
3302default:default2
12default:default2Ω
¶c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_synth.vhd2default:default2
1642default:default8@Z8-256
˘
%done synthesizing module '%s' (%s#%s)256*oasys2)
xbip_bram18k_v3_0_viv2default:default2
3312default:default2
12default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_bram18k_v3_0/hdl/xbip_bram18k_v3_0_viv.vhd2default:default2
1532default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized552default:default2
3312default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized572default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized572default:default2
3312default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ﬁ
synthesizing module '%s'638*oasys2?
+xbip_dsp48_multadd_v3_0_viv__parameterized02default:default2Ã
µc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_viv.vhd2default:default2
1532default:default8@Z8-638
ÿ
synthesizing module '%s'638*oasys2<
(xbip_dsp48_multadd_synth__parameterized02default:default2…
≤c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_synth.vhd2default:default2
1502default:default8@Z8-638
 
synthesizing module '%s'638*oasys2-
xbip_dsp48e1_wrapper_v3_02default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd2default:default2
1932default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys2-
xbip_dsp48e1_wrapper_v3_02default:default2
3322default:default2
12default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd2default:default2
1932default:default8@Z8-256
ï
%done synthesizing module '%s' (%s#%s)256*oasys2<
(xbip_dsp48_multadd_synth__parameterized02default:default2
3332default:default2
12default:default2…
≤c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_synth.vhd2default:default2
1502default:default8@Z8-256
õ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+xbip_dsp48_multadd_v3_0_viv__parameterized02default:default2
3342default:default2
12default:default2Ã
µc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_viv.vhd2default:default2
1532default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
	estimator2default:default2
3352default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/estimator.vhd2default:default2
1572default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized592default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized592default:default2
3352default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized612default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized612default:default2
3352default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
√
synthesizing module '%s'638*oasys26
"mult_gen_v12_0_viv__parameterized02default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd2default:default2
1632default:default8@Z8-638
ï
synthesizing module '%s'638*oasys2
dsp2default:default2´
îc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-638
°
synthesizing module '%s'638*oasys2
	op_resize2default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-638
ﬁ
%done synthesizing module '%s' (%s#%s)256*oasys2
	op_resize2default:default2
3362default:default2
12default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/op_resize.vhd2default:default2
1302default:default8@Z8-256
£
synthesizing module '%s'638*oasys2

delay_line2default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2

delay_line2default:default2
3372default:default2
12default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
delay_line__parameterized02default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized02default:default2
3372default:default2
12default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
delay_line__parameterized12default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized12default:default2
3372default:default2
12default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
delay_line__parameterized22default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized22default:default2
3372default:default2
12default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
delay_line__parameterized32default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized32default:default2
3372default:default2
12default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
≥
synthesizing module '%s'638*oasys2.
delay_line__parameterized42default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-638

%done synthesizing module '%s' (%s#%s)256*oasys2.
delay_line__parameterized42default:default2
3372default:default2
12default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/delay_line.vhd2default:default2
1352default:default8@Z8-256
“
%done synthesizing module '%s' (%s#%s)256*oasys2
dsp2default:default2
3382default:default2
12default:default2´
îc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/dsp.vhd2default:default2
1882default:default8@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys26
"mult_gen_v12_0_viv__parameterized02default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd2default:default2
1632default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized632default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized632default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized652default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized652default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≠
synthesizing module '%s'638*oasys2!
prenormalizer2default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/prenormalizer.vhd2default:default2
1532default:default8@Z8-638
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized672default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized672default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized692default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized692default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized712default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized712default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized732default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized732default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized752default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized752default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized772default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized772default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized792default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized792default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized812default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized812default:default2
3392default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2!
prenormalizer2default:default2
3402default:default2
12default:default2π
¢c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/prenormalizer.vhd2default:default2
1532default:default8@Z8-256
Ø
synthesizing module '%s'638*oasys2"
iterative_unit2default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd2default:default2
1702default:default8@Z8-638
¥
RTL assertion: "%s"63*oasys2.
Note: ITERDENOM_WIDTH = 642default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd2default:default2
2022default:default8@Z8-63
∫
RTL assertion: "%s"63*oasys24
 Note: p_tailorednumer_width = 392default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd2default:default2
2032default:default8@Z8-63
∑
RTL assertion: "%s"63*oasys21
Note: p_num_dsp48_splices = 22default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd2default:default2
2042default:default8@Z8-63
∑
RTL assertion: "%s"63*oasys21
Note: ci_num_extra_digits = 12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd2default:default2
2062default:default8@Z8-63
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized832default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized832default:default2
3402default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized852default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized852default:default2
3402default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized872default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized872default:default2
3402default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized892default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized892default:default2
3402default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized912default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized912default:default2
3402default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized932default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized932default:default2
3402default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
€
synthesizing module '%s'638*oasys2>
*xbip_dsp48_addsub_v3_0_viv__parameterized02default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd2default:default2
1572default:default8@Z8-638
’
synthesizing module '%s'638*oasys2;
'xbip_dsp48_addsub_synth__parameterized02default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd2default:default2
1552default:default8@Z8-638
⁄
synthesizing module '%s'638*oasys2=
)xbip_dsp48e1_wrapper_v3_0__parameterized12default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd2default:default2
1932default:default8@Z8-638
ó
%done synthesizing module '%s' (%s#%s)256*oasys2=
)xbip_dsp48e1_wrapper_v3_0__parameterized12default:default2
3402default:default2
12default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_wrapper_v3_0/hdl/xbip_dsp48e1_wrapper_v3_0.vhd2default:default2
1932default:default8@Z8-256
í
%done synthesizing module '%s' (%s#%s)256*oasys2;
'xbip_dsp48_addsub_synth__parameterized02default:default2
3412default:default2
12default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd2default:default2
1552default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2>
*xbip_dsp48_addsub_v3_0_viv__parameterized02default:default2
3422default:default2
12default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd2default:default2
1572default:default8@Z8-256
ﬁ
synthesizing module '%s'638*oasys2?
+xbip_dsp48_multadd_v3_0_viv__parameterized22default:default2Ã
µc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_viv.vhd2default:default2
1532default:default8@Z8-638
ÿ
synthesizing module '%s'638*oasys2<
(xbip_dsp48_multadd_synth__parameterized22default:default2…
≤c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_synth.vhd2default:default2
1502default:default8@Z8-638
ï
%done synthesizing module '%s' (%s#%s)256*oasys2<
(xbip_dsp48_multadd_synth__parameterized22default:default2
3422default:default2
12default:default2…
≤c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_synth.vhd2default:default2
1502default:default8@Z8-256
õ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+xbip_dsp48_multadd_v3_0_viv__parameterized22default:default2
3422default:default2
12default:default2Ã
µc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_multadd_v3_0/hdl/xbip_dsp48_multadd_v3_0_viv.vhd2default:default2
1532default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized962default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized962default:default2
3422default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
ƒ
synthesizing module '%s'638*oasys27
#xbip_pipe_v3_0_viv__parameterized982default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys27
#xbip_pipe_v3_0_viv__parameterized982default:default2
3422default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≈
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1002default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ç
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1002default:default2
3422default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≈
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1022default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ç
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1022default:default2
3422default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≈
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1042default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ç
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1042default:default2
3422default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
Ï
%done synthesizing module '%s' (%s#%s)256*oasys2"
iterative_unit2default:default2
3432default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/iterative_unit.vhd2default:default2
1702default:default8@Z8-256
∑
synthesizing module '%s'638*oasys2&
quotient_collector2default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/quotient_collector.vhd2default:default2
1662default:default8@Z8-638
≈
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1062default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ç
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1062default:default2
3432default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
≈
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1082default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ç
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1082default:default2
3432default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
©
synthesizing module '%s'638*oasys2
quot_addsub2default:default2∑
†c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/quot_addsub.vhd2default:default2
1622default:default8@Z8-638
€
synthesizing module '%s'638*oasys2>
*xbip_dsp48_addsub_v3_0_viv__parameterized22default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd2default:default2
1572default:default8@Z8-638
’
synthesizing module '%s'638*oasys2;
'xbip_dsp48_addsub_synth__parameterized22default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd2default:default2
1552default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2;
'xbip_dsp48_addsub_synth__parameterized22default:default2
3432default:default2
12default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_synth.vhd2default:default2
1552default:default8@Z8-256
ò
%done synthesizing module '%s' (%s#%s)256*oasys2>
*xbip_dsp48_addsub_v3_0_viv__parameterized22default:default2
3432default:default2
12default:default2 
≥c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_dsp48_addsub_v3_0/hdl/xbip_dsp48_addsub_v3_0_viv.vhd2default:default2
1572default:default8@Z8-256
≈
synthesizing module '%s'638*oasys28
$xbip_pipe_v3_0_viv__parameterized1102default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-638
Ç
%done synthesizing module '%s' (%s#%s)256*oasys28
$xbip_pipe_v3_0_viv__parameterized1102default:default2
3432default:default2
12default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
1312default:default8@Z8-256
«
&ignoring unsynthesizable construct: %s312*oasys2/
dynamic assertion statement2default:default2∑
†c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/quot_addsub.vhd2default:default2
5502default:default8@Z8-312
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
quot_addsub2default:default2
3442default:default2
12default:default2∑
†c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/quot_addsub.vhd2default:default2
1622default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys2&
quotient_collector2default:default2
3452default:default2
12default:default2æ
ßc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/quotient_collector.vhd2default:default2
1662default:default8@Z8-256
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
	hrdiv_viv2default:default2
3462default:default2
12default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/hrdiv/hrdiv_viv.vhd2default:default2
1652default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys2!
div_gen_synth2default:default2
3472default:default2
12default:default2≥
úc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_synth.vhd2default:default2
1582default:default8@Z8-256
˙
%done synthesizing module '%s' (%s#%s)256*oasys24
 div_gen_v5_1_viv__parameterized02default:default2
3482default:default2
12default:default2∂
üc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_v5_1_viv.vhd2default:default2
2522default:default8@Z8-256
Ú
%done synthesizing module '%s' (%s#%s)256*oasys20
div_gen_v5_1__parameterized02default:default2
3492default:default2
12default:default2≤
õc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/div_gen_v5_1/hdl/div_gen_v5_1.vhd2default:default2
1672default:default8@Z8-256
–
%done synthesizing module '%s' (%s#%s)256*oasys2
	div_gen_02default:default2
3502default:default2
12default:default2§
çc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/synth/div_gen_0.vhd2default:default2
732default:default8@Z8-256
 
%done synthesizing module '%s' (%s#%s)256*oasys2(
AveragingFilter_Main2default:default2
3512default:default2
12default:default2ì
}c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/src/AveragingFilter_Main.v2default:default2
232default:default8@Z8-256
Ã
%done synthesizing module '%s' (%s#%s)256*oasys2)
position_locator_v1_02default:default2
3522default:default2
12default:default2ï
c:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/position_locator_v1_0/8a11feaa/hdl/poisition_locator_v1_0.v2default:default2
42default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys21
design_1_position_locator_0_02default:default2
3532default:default2
12default:default2ô
Çc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/synth/design_1_position_locator_0_0.v2default:default2
572default:default8@Z8-256
Í
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2&
position_locator_02default:default21
design_1_position_locator_0_02default:default2
262default:default2
252default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
7542default:default8@Z8-350
û
synthesizing module '%s'638*oasys21
design_1_rst_clk_wiz_1_100M_02default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd2default:default2
742default:default8@Z8-638
ú
synthesizing module '%s'638*oasys22
proc_sys_reset__parameterized02default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
ı
synthesizing module '%s'638*oasys2
lpf2default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
∏
synthesizing module '%s'638*oasys2
SRL162default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345082default:default8@Z8-638
ı
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL162default:default2
3542default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345082default:default8@Z8-256
≤
%done synthesizing module '%s' (%s#%s)256*oasys2
lpf2default:default2
3552default:default2
12default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256
ˇ
synthesizing module '%s'638*oasys2
sequence2default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-638
˝
synthesizing module '%s'638*oasys2
upcnt_n2default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-638
∫
%done synthesizing module '%s' (%s#%s)256*oasys2
upcnt_n2default:default2
3562default:default2
12default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2
sequence2default:default2
3572default:default2
12default:default2ê
zc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys22
proc_sys_reset__parameterized02default:default2
3582default:default2
12default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256
€
%done synthesizing module '%s' (%s#%s)256*oasys21
design_1_rst_clk_wiz_1_100M_02default:default2
3592default:default2
12default:default2õ
Ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd2default:default2
742default:default8@Z8-256
ß
synthesizing module '%s'638*oasys24
 design_1_rst_mig_7series_0_81M_02default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd2default:default2
742default:default8@Z8-638
ú
synthesizing module '%s'638*oasys22
proc_sys_reset__parameterized22default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
Ö
synthesizing module '%s'638*oasys2'
lpf__parameterized02default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
¬
%done synthesizing module '%s' (%s#%s)256*oasys2'
lpf__parameterized02default:default2
3592default:default2
12default:default2ã
uc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys22
proc_sys_reset__parameterized22default:default2
3592default:default2
12default:default2ó
Äc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys24
 design_1_rst_mig_7series_0_81M_02default:default2
3602default:default2
12default:default2°
äc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd2default:default2
742default:default8@Z8-256
Ô
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2)
rst_mig_7series_0_81M2default:default24
 design_1_rst_mig_7series_0_81M_02default:default2
102default:default2
62default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
7912default:default8@Z8-350
Ä
synthesizing module '%s'638*oasys2(
design_1_xlslice_0_02default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v2default:default2
572default:default8@Z8-638
Â
synthesizing module '%s'638*oasys2
xlslice2default:default2y
cc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/f7be8f8d/xlslice.v2default:default2
122default:default8@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2
xlslice2default:default2
3612default:default2
12default:default2y
cc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/f7be8f8d/xlslice.v2default:default2
122default:default8@Z8-256
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_xlslice_0_02default:default2
3622default:default2
12default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v2default:default2
572default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2(
design_1_xlslice_0_12default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v2default:default2
572default:default8@Z8-638
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_xlslice_0_12default:default2
3632default:default2
12default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/synth/design_1_xlslice_0_1.v2default:default2
572default:default8@Z8-256
Ä
synthesizing module '%s'638*oasys2(
design_1_xlslice_0_22default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v2default:default2
572default:default8@Z8-638
Ω
%done synthesizing module '%s' (%s#%s)256*oasys2(
design_1_xlslice_0_22default:default2
3642default:default2
12default:default2Ü
pc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/synth/design_1_xlslice_0_2.v2default:default2
572default:default8@Z8-256
ä
%done synthesizing module '%s' (%s#%s)256*oasys2
design_12default:default2
3652default:default2
12default:default2`
JC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.v2default:default2
132default:default8@Z8-256
ö
%done synthesizing module '%s' (%s#%s)256*oasys2$
design_1_wrapper2default:default2
3662default:default2
12default:default2h
RC:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v2default:default2
122default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:09:10 ; elapsed = 00:12:00 . Memory (MB): peak = 849.137 ; gain = 717.773
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
Ê
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_clk2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
iserdes_clkdiv2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
Ê
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_rst2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[47]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[46]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[45]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[44]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[43]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[42]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[41]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
oserdes_dq[40]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
Ê
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_clk2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2"
iserdes_clkdiv2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
Ê
'tying undriven pin %s:%s to constant 0
3295*oasys2%
ddr_byte_group_io2default:default2
iserdes_rst2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6252default:default8@Z8-3295
Ê
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2

auxout_clk2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ì
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2%
idelayctrl_refclk2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[319]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[318]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[317]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[316]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[311]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[310]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[309]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[308]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[303]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[302]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[301]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[300]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[279]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[278]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[277]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[276]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[271]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[270]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[269]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[268]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[263]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[262]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[261]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[260]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[255]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[254]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[253]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[252]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[251]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[250]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[249]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[248]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[247]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[246]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[245]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[244]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[243]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[242]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[241]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[240]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[191]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[190]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[189]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[188]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[187]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[186]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[185]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[184]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[159]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[158]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[157]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[156]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[151]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[150]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[149]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[148]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[143]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[142]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[141]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[140]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[119]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[118]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[117]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[116]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[111]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[110]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[109]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[108]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[103]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[102]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[101]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
È
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2!
phy_dout[100]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ë
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2 
phy_dout[95]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ë
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2 
phy_dout[94]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ë
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2 
phy_dout[93]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
Ë
'tying undriven pin %s:%s to constant 0
3295*oasys2 
u_ddr_mc_phy2default:default2 
phy_dout[92]2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
14522default:default8@Z8-3295
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-32952default:default2
1002default:defaultZ17-14
^
-Analyzing %s Unisim elements for replacement
17*netlist2
7792default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
õ
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
ú
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
ô
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ó
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
ò
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
å
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
ò
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
Ô
ôCould not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2
SLEW2default:default2Ü
Ôdesign_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf	2default:default2
SLEW2default:default2
Vivado2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
6692default:default8@Z18-549
ß
ôCould not create '%s' constraint because cell '%s' is not directly connected to top level port. '%s' is ignored by %s but preserved inside the database.
527*constraints2 
IBUF_LOW_PWR2default:default2M
7design_1_i/pmod_input2_0/inst/u_clock/inst/clkin1_ibufg	2default:default2 
IBUF_LOW_PWR2default:default2
Vivado2default:default2ü
àc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/pmod_input2_v1_0/0fb6758e/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v2default:default2
812default:default8@Z18-549
5

Processing XDC Constraints
244*projectZ1-262
˚
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ü
rc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-848
Ñ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ü
rc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-847
à
$Parsing XDC File [%s] for cell '%s'
848*designutils2~
jc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
ë
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2~
jc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
à
$Parsing XDC File [%s] for cell '%s'
848*designutils2~
jc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
ë
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2~
jc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
Â
$Parsing XDC File [%s] for cell '%s'
848*designutils2x
dc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-848
Ó
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2x
dc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-847
Ù
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ä
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
˝
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ä
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
Æ
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2Ä
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
˙
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ü
rc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
É
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ü
rc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
ä
$Parsing XDC File [%s] for cell '%s'
848*designutils2í
~c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
ì
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2í
~c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
ë
$Parsing XDC File [%s] for cell '%s'
848*designutils2ô
Ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ô
Ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
≠
$Parsing XDC File [%s] for cell '%s'
848*designutils2∫
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-848
∂
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2∫
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-847
Ë
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2∫
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
Å
$Parsing XDC File [%s] for cell '%s'
848*designutils2é
zc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-848
ä
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2é
zc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc2default:default2,
design_1_i/mig_7series_02default:defaultZ20-847
î
$Parsing XDC File [%s] for cell '%s'
848*designutils2ô
Ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-848
ù
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ô
Ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-847
ö
$Parsing XDC File [%s] for cell '%s'
848*designutils2ü
äc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-848
£
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ü
äc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_board.xdc2default:default24
 design_1_i/rst_mig_7series_0_81M2default:defaultZ20-847
Ú
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ä
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-848
˚
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ä
lc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-847
Å
$Parsing XDC File [%s] for cell '%s'
848*designutils2ä
vc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-848
ä
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ä
vc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-847
á
$Parsing XDC File [%s] for cell '%s'
848*designutils2ê
|c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-848
ê
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ê
|c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-847
§
$Parsing XDC File [%s] for cell '%s'
848*designutils2´
ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc2default:default22
design_1_i/fifo_generator_0/U02default:defaultZ20-848
≠
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2´
ñc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc2default:default22
design_1_i/fifo_generator_0/U02default:defaultZ20-847
†
Parsing XDC File [%s]
179*designutils2j
VC:/billiards/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc2default:defaultZ20-179
©
Finished Parsing XDC File [%s]
178*designutils2j
VC:/billiards/project_1/project_1.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc2default:defaultZ20-178
Ü
Parsing XDC File [%s]
179*designutils2P
<C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc2default:defaultZ20-179
è
Finished Parsing XDC File [%s]
178*designutils2P
<C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
/
Deriving generated clocks
2*timingZ38-2
˝
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2P
<C:/billiards/project_1/project_1.runs/synth_1/dont_touch.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
˘
$Parsing XDC File [%s] for cell '%s'
848*designutils2á
sc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-848
Ç
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2á
sc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc2default:default2+
design_1_i/axi_tft_0/U02default:defaultZ20-847
µ
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2á
sc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_0/design_1_axi_tft_0_0_clocks.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
´
$Parsing XDC File [%s] for cell '%s'
848*designutils2≤
ùc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc2default:default22
design_1_i/fifo_generator_0/U02default:defaultZ20-848
¥
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2≤
ùc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc2default:default22
design_1_i/fifo_generator_0/U02default:defaultZ20-847
‡
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2≤
ùc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst2default:defaultZ20-848
ú
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m00_couplers/auto_cc/inst2default:defaultZ20-847
±
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc2default:default26
".Xil/design_1_wrapper_propImpl.xdc2default:defaultZ1-236
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst2default:defaultZ20-848
ú
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m01_couplers/auto_ds/inst2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst2default:defaultZ20-848
ú
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m02_couplers/auto_ds/inst2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst2default:defaultZ20-848
ú
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/m03_couplers/auto_ds/inst2default:defaultZ20-847
ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-848
ú
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2É
oc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc2default:default2I
5design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-847
?
&Completed Processing XDC Constraints

245*projectZ1-263
™
!Unisim Transformation Summary:
%s111*project2Ì
ÿ  A total of 580 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 56 instances
  FDR => FDRE: 146 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 21 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 120 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 145 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 67 instances
  RAMB16 => RAMB18E1: 2 instances
  SRL16 => SRL16E: 2 instances
2default:defaultZ1-111
≥
%s*synth2£
éFinished Loading Part and Timing Information : Time (s): cpu = 00:10:18 ; elapsed = 00:13:28 . Memory (MB): peak = 1227.984 ; gain = 1096.621
2default:default
∑
%s*synth2ß
íFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:10:24 ; elapsed = 00:13:32 . Memory (MB): peak = 1227.984 ; gain = 1096.621
2default:default
ü
%s*synth2è
{Finished RTL Optimization : Time (s): cpu = 00:10:24 ; elapsed = 00:13:32 . Memory (MB): peak = 1227.984 ; gain = 1096.621
2default:default
÷
merging register '%s' into '%s'3619*oasys2%
first_mi_word_reg2default:default2"
first_word_reg2default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v2default:default2
3032default:default8@Z8-4471
÷
merging register '%s' into '%s'3619*oasys2"
first_word_reg2default:default2%
first_mi_word_reg2default:default2±
öc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v2default:default2
3082default:default8@Z8-4471
£
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default28
$axi_data_fifo_v2_1_axic_reg_srl_fifo2default:defaultZ8-802
≥
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized02default:defaultZ8-802
≥
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized12default:defaultZ8-802
≥
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized22default:defaultZ8-802
≥
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized32default:defaultZ8-802
û
3inferred FSM for state register '%s' in module '%s'802*oasys2(
sig_pcc_sm_state_reg2default:default2(
axi_master_burst_pcc2default:defaultZ8-802
‡
merging register '%s' into '%s'3619*oasys20
sig_coelsc_cmd_cmplt_reg_reg2default:default2+
sig_coelsc_reg_full_reg2default:default2ß
êc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/1af76933/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd2default:default2
6012default:default8@Z8-4471
ö
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2 
HSYNC_cs_reg2default:default2'
axi_tft_v2_0_h_sync2default:defaultZ8-3898
ö
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2 
VSYNC_cs_reg2default:default2'
axi_tft_v2_0_v_sync2default:defaultZ8-3898
Ω
merging register '%s' into '%s'3619*oasys2+
ex_MSR_clear_decode_reg2default:default2)
ex_MSR_set_decode_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22242default:default8@Z8-4471
∏
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_SHR_reg2default:default2)
ex_MSR_set_decode_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
50032default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_EAR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22472default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_EDR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22482default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_FSR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22492default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_PVR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22502default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_BTR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22512default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_SLR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22522default:default8@Z8-4471
µ
merging register '%s' into '%s'3619*oasys2&
ex_Sel_SPR_SHR_reg2default:default2&
ex_Sel_SPR_ESR_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
22532default:default8@Z8-4471
«
merging register '%s' into '%s'3619*oasys20
ex_Take_Intr_or_Exc_keep_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
13062default:default8@Z8-4471
ª
merging register '%s' into '%s'3619*oasys2$
EX_CLZ_Instr_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
31062default:default8@Z8-4471
æ
merging register '%s' into '%s'3619*oasys2'
ex_is_mul_instr_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
35702default:default8@Z8-4471
æ
merging register '%s' into '%s'3619*oasys2'
ex_is_fpu_instr_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
35892default:default8@Z8-4471
ø
merging register '%s' into '%s'3619*oasys2(
ex_is_bs_instr_I_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
36152default:default8@Z8-4471
æ
merging register '%s' into '%s'3619*oasys2'
EX_Div_Unsigned_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
36332default:default8@Z8-4471
∂
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_ESR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
49962default:default8@Z8-4471
∂
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_EAR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
49972default:default8@Z8-4471
∂
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_EDR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
49982default:default8@Z8-4471
∂
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_FSR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
49992default:default8@Z8-4471
∂
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_BTR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
50012default:default8@Z8-4471
∂
merging register '%s' into '%s'3619*oasys2&
WB_Sel_SPR_SLR_reg2default:default2'
wb_is_fpu_instr_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
50022default:default8@Z8-4471
≈
merging register '%s' into '%s'3619*oasys2.
ex_potential_exception_reg2default:default2.
ex_Interrupt_Brk_combo_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
52032default:default8@Z8-4471
¥
merging register '%s' into '%s'3619*oasys2$
wb_clr_ESR_l_reg2default:default2'
wb_is_fpu_instr_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
58812default:default8@Z8-4471
ª
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_EAR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46072default:default8@Z8-4471
ª
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_EDR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46082default:default8@Z8-4471
ª
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_FSR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46092default:default8@Z8-4471
ª
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_PVR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46102default:default8@Z8-4471
ª
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_BTR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46112default:default8@Z8-4471
ª
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_SLR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46122default:default8@Z8-4471
ª
merging register '%s' into '%s'3619*oasys2)
mem_Sel_SPR_SHR_I_reg2default:default2)
mem_Sel_SPR_ESR_I_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
46132default:default8@Z8-4471
∏
merging register '%s' into '%s'3619*oasys2&
ex_start_fpu_i_reg2default:default2)
ex_Write_ICache_i_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
35872default:default8@Z8-4471
¿
merging register '%s' into '%s'3619*oasys2.
ex_Write_DCache_decode_reg2default:default2)
ex_Write_ICache_i_reg2default:default2ä
tc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd2default:default2
41272default:default8@Z8-4471
ﬁ
merging register '%s' into '%s'3619*oasys2:
&Performace_Debug_Control.ex_pc_brk_reg2default:default2@
,Performace_Debug_Control.ex_dbg_hit_reg[0:0]2default:default2Ö
oc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
27292default:default8@Z8-4471
ï
merging register '%s' into '%s'3619*oasys2:
&xadc_supplied_temperature.xadc_den_reg2default:default2B
.xadc_supplied_temperature.sample_timer_clr_reg2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v2default:default2
2862default:default8@Z8-4471
π
3inferred FSM for state register '%s' in module '%s'802*oasys2?
+xadc_supplied_temperature.tempmon_state_reg2default:default2,
mig_7series_v2_0_tempmon2default:defaultZ8-802
å
merging register '%s' into '%s'3619*oasys29
%gen_div4_ca_tieoff.phy_cas_n_reg[3:2]2default:default29
%gen_div4_ca_tieoff.phy_ras_n_reg[3:2]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
31392default:default8@Z8-4471
ã
merging register '%s' into '%s'3619*oasys28
$gen_div4_ca_tieoff.phy_we_n_reg[3:2]2default:default29
%gen_div4_ca_tieoff.phy_ras_n_reg[3:2]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
31402default:default8@Z8-4471
È
merging register '%s' into '%s'3619*oasys2(
prbs_rdlvl_start_reg2default:default2'
wrcal_final_chk_reg2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10562default:default8@Z8-4471
î
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
î
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]2default:default2=
)gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33702default:default8@Z8-4471
î
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
î
merging register '%s' into '%s'3619*oasys2=
)gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]2default:default2=
)gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
33712default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2H
4gen_no_mirror.div_clk_loop[1].phy_address_reg[25:13]2default:default2G
3gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45242default:default8@Z8-4471
†
merging register '%s' into '%s'3619*oasys2C
/gen_no_mirror.div_clk_loop[1].phy_bank_reg[5:3]2default:default2C
/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45252default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2H
4gen_no_mirror.div_clk_loop[2].phy_address_reg[38:26]2default:default2G
3gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45242default:default8@Z8-4471
†
merging register '%s' into '%s'3619*oasys2C
/gen_no_mirror.div_clk_loop[2].phy_bank_reg[8:6]2default:default2C
/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45252default:default8@Z8-4471
©
merging register '%s' into '%s'3619*oasys2H
4gen_no_mirror.div_clk_loop[3].phy_address_reg[51:39]2default:default2G
3gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45242default:default8@Z8-4471
°
merging register '%s' into '%s'3619*oasys2D
0gen_no_mirror.div_clk_loop[3].phy_bank_reg[11:9]2default:default2C
/gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
45252default:default8@Z8-4471
Á
merging register '%s' into '%s'3619*oasys2'
temp_wrcal_done_reg2default:default2%
wrcal_act_req_reg2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
11032default:default8@Z8-4471
¸
merging register '%s' into '%s'3619*oasys21
po_coarse_tap_cnt_reg[1][2:0]2default:default21
po_coarse_tap_cnt_reg[0][2:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4112default:default8@Z8-4471
¯
merging register '%s' into '%s'3619*oasys2/
po_fine_tap_cnt_reg[1][5:0]2default:default2/
po_fine_tap_cnt_reg[0][5:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
4122default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_fall2_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7812default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_rise2_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7762default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_rise3_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7862default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_fall0_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8032default:default8@Z8-4471
ƒ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_fall1_r_reg[0:0]2default:default2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_fall3_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_rise0_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7982default:default8@Z8-4471
ƒ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_rise1_r_reg[0:0]2default:default2U
Agen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[0].early2_match_rise2_r_reg[0:0]2default:default2R
>gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8182default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall0_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1:1]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7612default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall2_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1:1]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7812default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise0_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1:1]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7562default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise2_r_reg[1:1]2default:default2R
>gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1:1]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7762default:default8@Z8-4471
ƒ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_fall1_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1:1]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
ƒ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_fall3_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1:1]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
ƒ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_rise1_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1:1]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
ƒ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[1].early2_match_rise3_r_reg[1:1]2default:default2U
Agen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1:1]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8282default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early1_match_rise3_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2:2]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7862default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall0_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2:2]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8032default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall1_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2:2]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8132default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall2_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2:2]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8232default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_fall3_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2:2]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8332default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_rise0_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2:2]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7982default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_rise1_r_reg[2:2]2default:default2R
>gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2:2]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8082default:default8@Z8-4471
ƒ
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[2].early2_match_rise2_r_reg[2:2]2default:default2U
Agen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2:2]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
8182default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_fall0_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3:3]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7612default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_fall3_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7912default:default8@Z8-4471
¡
merging register '%s' into '%s'3619*oasys2U
Agen_pat_match_div4.gen_pat_match[3].early1_match_rise0_r_reg[3:3]2default:default2R
>gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3:3]2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
7562default:default8@Z8-4471
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-44712default:default2
1002default:defaultZ17-14
≥
3inferred FSM for state register '%s' in module '%s'802*oasys2(
fine_adj_state_r_reg2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:defaultZ8-802
ê
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
27012default:default8@Z8-3537
ê
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v2default:default2
25622default:default8@Z8-3537
¨
6No Re-encoding of one hot register '%s' in module '%s'3445*oasys2%
tempmon_state_reg2default:default24
 mig_7series_v2_0_ddr_phy_tempmon2default:defaultZ8-3898
ã
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v2default:default2
3802default:default8@Z8-3537
ã
}HDL ADVISOR - The operator resource <%s> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator3413*oasys2
adder2default:default2∏
°c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v2default:default2
3922default:default8@Z8-3537
†
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default25
!mig_7series_v2_0_axi_mc_r_channel2default:defaultZ8-802
õ
3inferred FSM for state register '%s' in module '%s'802*oasys2%
current_state_reg2default:default2(
AveragingFilter_Main2default:defaultZ8-802
÷
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default28
$axi_data_fifo_v2_1_axic_reg_srl_fifo2default:defaultZ8-3354
Ê
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized02default:defaultZ8-3354
Ê
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized12default:defaultZ8-3354
Ê
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized22default:defaultZ8-3354
Ê
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2H
4axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized32default:defaultZ8-3354
—
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2(
sig_pcc_sm_state_reg2default:default2
one-hot2default:default2(
axi_master_burst_pcc2default:defaultZ8-3354
⁄
0Net %s in module/entity %s does not have driver.3422*oasys2"
mask_0_15_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2272default:default8@Z8-3848
€
0Net %s in module/entity %s does not have driver.3422*oasys2#
mask_16_23_orig2default:default2:
&Shift_Logic_Module_gti__parameterized02default:default2è
yc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd2default:default2
2282default:default8@Z8-3848
Ï
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2?
+xadc_supplied_temperature.tempmon_state_reg2default:default2
one-hot2default:default2,
mig_7series_v2_0_tempmon2default:defaultZ8-3354
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_02default:default23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1292default:default8@Z8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_12default:default23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1302default:default8@Z8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_22default:default23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1312default:default8@Z8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_32default:default23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1322default:default8@Z8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2!
ui_addn_clk_42default:default23
mig_7series_v2_0_infrastructure2default:default2¬
´c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v2default:default2
1332default:default8@Z8-3848
ï
0Net %s in module/entity %s does not have driver.3422*oasys2
	inh_group2default:default2D
0mig_7series_v2_0_round_robin_arb__parameterized02default:default2≈
Æc:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v2default:default2
1532default:default8@Z8-3848
˚
0Net %s in module/entity %s does not have driver.3422*oasys2
	col_row_r2default:default2/
mig_7series_v2_0_arb_select2default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_0_arb_select.v2default:default2
3902default:default8@Z8-3848
˘
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
˘
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default22
mig_7series_v2_0_ddr_byte_lane2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ô
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
ö
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
î
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized02default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
ë
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
î
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
ë
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
â
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i52default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2632default:default8@Z8-3848
â
0Net %s in module/entity %s does not have driver.3422*oasys2
dummy_i62default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized12default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2642default:default8@Z8-3848
ô
0Net %s in module/entity %s does not have driver.3422*oasys2$
oserdes_dqts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1372default:default8@Z8-3848
ò
0Net %s in module/entity %s does not have driver.3422*oasys2#
oserdes_dqs_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1382default:default8@Z8-3848
ö
0Net %s in module/entity %s does not have driver.3422*oasys2%
oserdes_dqsts_buf2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
1392default:default8@Z8-3848
î
0Net %s in module/entity %s does not have driver.3422*oasys2 
iserdes_dout2default:default2F
2mig_7series_v2_0_ddr_byte_group_io__parameterized22default:default2¿
©c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v2default:default2
902default:default8@Z8-3848
Ö
0Net %s in module/entity %s does not have driver.3422*oasys2
rclk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1432default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2"
pi_iserdes_rst2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1892default:default8@Z8-3848
ë
0Net %s in module/entity %s does not have driver.3422*oasys2$
pi_fine_overflow2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1912default:default8@Z8-3848
î
0Net %s in module/entity %s does not have driver.3422*oasys2'
pi_counter_read_val2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1922default:default8@Z8-3848
ë
0Net %s in module/entity %s does not have driver.3422*oasys2$
dqs_out_of_range2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
1942default:default8@Z8-3848
å
0Net %s in module/entity %s does not have driver.3422*oasys2
iserdes_clk2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2692default:default8@Z8-3848
è
0Net %s in module/entity %s does not have driver.3422*oasys2"
iserdes_clkdiv2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized22default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v2default:default2
2702default:default8@Z8-3848
à
0Net %s in module/entity %s does not have driver.3422*oasys2!
phy_data_full2default:default27
#mig_7series_v2_0_ddr_mc_phy_wrapper2default:default2¡
™c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v2default:default2
2202default:default8@Z8-3848
¸
0Net %s in module/entity %s does not have driver.3422*oasys2!
calib_aux_out2default:default21
mig_7series_v2_0_ddr_phy_init2default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
2472default:default8@Z8-3848
Ú
0Net %s in module/entity %s does not have driver.3422*oasys2
i2default:default22
mig_7series_v2_0_ddr_phy_wrcal2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v2default:default2
1552default:default8@Z8-3848
Ê
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2(
fine_adj_state_r_reg2default:default2
one-hot2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:defaultZ8-3354
ö
0Net %s in module/entity %s does not have driver.3422*oasys2'
dqsfound_retry_done2default:default2=
)mig_7series_v2_0_ddr_phy_dqs_found_cal_hr2default:default2«
∞c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v2default:default2
1312default:default8@Z8-3848
Å
0Net %s in module/entity %s does not have driver.3422*oasys2$
done_dqs_tap_inc2default:default22
mig_7series_v2_0_ddr_calib_top2default:default2º
•c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v2default:default2
5082default:default8@Z8-3848
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-38482default:default2
1002default:defaultZ17-14
”
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default25
!mig_7series_v2_0_axi_mc_r_channel2default:defaultZ8-3354
Œ
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2%
current_state_reg2default:default2
one-hot2default:default2(
AveragingFilter_Main2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
y
%s*synth2j
V+------+----------------------------------------------------+------------+----------+
2default:default
y
%s*synth2j
V|      |RTL Partition                                       |Replication |Instances |
2default:default
y
%s*synth2j
V+------+----------------------------------------------------+------------+----------+
2default:default
y
%s*synth2j
V|1     |design_1_clk_wiz_1_0_clk_wiz__GC0                   |           1|         6|
2default:default
y
%s*synth2j
V|2     |mig_7series_v2_0_ddr_byte_lane__parameterized2__GC0 |           1|       499|
2default:default
y
%s*synth2j
V|3     |mig_7series_v2_0_ddr_phy_4lanes__GC0                |           1|      2876|
2default:default
y
%s*synth2j
V|4     |mig_7series_v2_0_ddr_mc_phy__GC0                    |           1|       115|
2default:default
y
%s*synth2j
V|5     |mig_7series_v2_0_ddr_mc_phy_wrapper__GC0            |           1|       633|
2default:default
y
%s*synth2j
V|6     |mig_7series_v2_0_ddr_phy_top__GC0                   |           1|     13969|
2default:default
y
%s*synth2j
V|7     |mig_7series_v2_0_mc                                 |           1|      4146|
2default:default
y
%s*synth2j
V|8     |mig_7series_v2_0_memc_ui_top_axi__GC0               |           1|      6824|
2default:default
y
%s*synth2j
V|9     |design_1_mig_7series_0_0_mig__GC0                   |           1|       329|
2default:default
y
%s*synth2j
V|10    |clk_wiz_0_clk_wiz__GC0                              |           1|         4|
2default:default
y
%s*synth2j
V|11    |pmod_input2__GC0                                    |           1|      1153|
2default:default
y
%s*synth2j
V|12    |design_1__GCB0                                      |           1|     31429|
2default:default
y
%s*synth2j
V|13    |design_1__GCB1                                      |           1|     22703|
2default:default
y
%s*synth2j
V|14    |design_1__GCB2                                      |           1|     14449|
2default:default
y
%s*synth2j
V+------+----------------------------------------------------+------------+----------+
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[2] 2default:default2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized12default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[1] 2default:default2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized12default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[0] 2default:default2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized12default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
M_VALID_i_reg2default:default2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized12default:defaultZ8-3332
Ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[1] 2default:default2G
3axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__12default:defaultZ8-3332
Ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[0] 2default:default2G
3axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__12default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
M_VALID_i_reg2default:default2G
3axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__12default:defaultZ8-3332
Ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[1] 2default:default2G
3axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__22default:defaultZ8-3332
Ÿ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[0] 2default:default2G
3axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__22default:defaultZ8-3332
 
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
M_VALID_i_reg2default:default2G
3axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__22default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[1] 2default:default2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized22default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[0] 2default:default2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized22default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
M_VALID_i_reg2default:default2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized22default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[1] 2default:default2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized32default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys20
\gen_rep[0].fifoaddr_reg[0] 2default:default2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized32default:defaultZ8-3332
«
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2!
M_VALID_i_reg2default:default2D
0axi_data_fifo_v2_1_axic_srl_fifo__parameterized32default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].w_issuing_cnt_reg[39] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].w_issuing_cnt_reg[38] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].w_issuing_cnt_reg[37] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].w_issuing_cnt_reg[36] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].w_issuing_cnt_reg[35] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].w_issuing_cnt_reg[34] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].w_issuing_cnt_reg[33] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].w_issuing_cnt_reg[31] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].w_issuing_cnt_reg[30] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].w_issuing_cnt_reg[29] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].w_issuing_cnt_reg[28] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].w_issuing_cnt_reg[27] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].w_issuing_cnt_reg[26] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].w_issuing_cnt_reg[23] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].w_issuing_cnt_reg[22] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].w_issuing_cnt_reg[21] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].w_issuing_cnt_reg[20] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].w_issuing_cnt_reg[19] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].w_issuing_cnt_reg[18] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].w_issuing_cnt_reg[15] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].w_issuing_cnt_reg[14] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].w_issuing_cnt_reg[13] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].w_issuing_cnt_reg[12] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].w_issuing_cnt_reg[11] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].w_issuing_cnt_reg[10] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\gen_master_slots[0].w_issuing_cnt_reg[7] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\gen_master_slots[0].w_issuing_cnt_reg[6] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\gen_master_slots[0].w_issuing_cnt_reg[5] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\gen_master_slots[0].w_issuing_cnt_reg[4] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].r_issuing_cnt_reg[39] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].r_issuing_cnt_reg[38] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].r_issuing_cnt_reg[37] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].r_issuing_cnt_reg[36] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].r_issuing_cnt_reg[35] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].r_issuing_cnt_reg[34] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[4].r_issuing_cnt_reg[33] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].r_issuing_cnt_reg[31] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].r_issuing_cnt_reg[30] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].r_issuing_cnt_reg[29] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].r_issuing_cnt_reg[28] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].r_issuing_cnt_reg[27] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[3].r_issuing_cnt_reg[26] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].r_issuing_cnt_reg[23] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].r_issuing_cnt_reg[22] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].r_issuing_cnt_reg[21] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].r_issuing_cnt_reg[20] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].r_issuing_cnt_reg[19] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[2].r_issuing_cnt_reg[18] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].r_issuing_cnt_reg[15] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].r_issuing_cnt_reg[14] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].r_issuing_cnt_reg[13] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].r_issuing_cnt_reg[12] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].r_issuing_cnt_reg[11] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2?
+\gen_master_slots[1].r_issuing_cnt_reg[10] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\gen_master_slots[0].r_issuing_cnt_reg[7] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\gen_master_slots[0].r_issuing_cnt_reg[6] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\gen_master_slots[0].r_issuing_cnt_reg[5] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
Œ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2>
*\gen_master_slots[0].r_issuing_cnt_reg[4] 2default:default2.
axi_crossbar_v2_1_crossbar2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\shift_datain_reg[0] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[5] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[7] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[8] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\shift_datain_reg[0] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[5] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[7] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
∞
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[8] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
√
ESequential element (%s) is unused and will be removed from module %s.3332*oasys25
!\arb_row_col0/sent_col_lcl_r_reg 2default:default2,
mig_7series_v2_0_arb_mux2default:defaultZ8-3332
≈
ESequential element (%s) is unused and will be removed from module %s.3332*oasys27
#\arb_select0/col_mux.col_rmw_r_reg 2default:default2,
mig_7series_v2_0_arb_mux2default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys28
$\arb_select0/col_mux.col_size_r_reg 2default:default2,
mig_7series_v2_0_arb_mux2default:defaultZ8-3332
≈
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2/
mig_7series_v2_0_bank_cntrl2default:defaultZ8-3332
≈
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2/
mig_7series_v2_0_bank_cntrl2default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized02default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized12default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:defaultZ8-3332
’
ESequential element (%s) is unused and will be removed from module %s.3332*oasys24
 \bank_compare0/req_cmd_r_reg[2] 2default:default2?
+mig_7series_v2_0_bank_cntrl__parameterized22default:defaultZ8-3332
Ï
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2c
O\rank_mach0/rank_common0/periodic_read_request.periodic_rd_arb0/grant_r_reg[0] 2default:default2'
mig_7series_v2_0_mc2default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4] 2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7] 2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:defaultZ8-3332
Î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2G
3\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7] 2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:defaultZ8-3332
Í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2F
2\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4] 2default:default2B
.mig_7series_v2_0_ddr_byte_lane__parameterized02default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
\oclkdelay_start_dly_r_reg[14] 2default:default21
mig_7series_v2_0_ddr_phy_init2default:defaultZ8-3332
∆
ESequential element (%s) is unused and will be removed from module %s.3332*oasys23
\oclkdelay_start_dly_r_reg[13] 2default:default21
mig_7series_v2_0_ddr_phy_init2default:defaultZ8-3332
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
®
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2-
oclkdelay_start_dly_r_reg2default:default2
152default:default2
142default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10222default:default8@Z8-3936
§
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2)
wrcal_start_dly_r_reg2default:default2
152default:default2
142default:default2ª
§c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v2default:default2
10202default:default8@Z8-3936
–
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
Õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg2default:default2
32default:default2
22default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
–
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
œ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg2default:default2
362default:default2
352default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
–
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
Õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg2default:default2
32default:default2
22default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
–
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
œ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg2default:default2
362default:default2
352default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
–
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
Õ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg2default:default2
32default:default2
22default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
–
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2\
Hinst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg2default:default2
622default:default2
522default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
œ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2[
Ginst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg2default:default2
362default:default2
352default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
Ñ
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2è
{gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg2default:default2
682default:default2
672default:default2µ
ûc:/billiards/project_1/project_1.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
±
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2∑
¢i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2]2default:default2
442default:default2
302default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
2572default:default8@Z8-3936
π
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_952default:default2
	partition2default:default2
logic__75022default:defaultZ8-115
π
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_962default:default2
	partition2default:default2
logic__75032default:defaultZ8-115
π
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_972default:default2
	partition2default:default2
logic__75042default:defaultZ8-115
π
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_982default:default2
	partition2default:default2
logic__75052default:defaultZ8-115
π
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_992default:default2
	partition2default:default2
logic__75062default:defaultZ8-115
±
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2∑
¢i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_quotient_collector/i_typical_case.i_quot_carousel_balance/opt_has_pipe.i_pipe[2].pipe_reg[2]2default:default2
442default:default2
302default:default2∫
£c:/billiards/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_position_locator_0_0/xil_defaultlib/src/div_gen_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_viv.vhd2default:default2
2572default:default8@Z8-3936
π
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_952default:default2
	partition2default:default2
logic__75242default:defaultZ8-115
π
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_962default:default2
	partition2default:default2
logic__75252default:defaultZ8-115
π
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_972default:default2
	partition2default:default2
logic__75262default:defaultZ8-115
π
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_982default:default2
	partition2default:default2
logic__75272default:defaultZ8-115
π
Hbinding instance '%s' in module '%s' to reference '%s' which has no pins115*oasys2
i_992default:default2
	partition2default:default2
logic__75282default:defaultZ8-115
´
%s*synth2õ
ÜFinished Cross Boundary Optimization : Time (s): cpu = 00:11:10 ; elapsed = 00:14:09 . Memory (MB): peak = 1227.984 ; gain = 1096.621
2default:default
É
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2ö
Ödesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3] 2default:defaultZ8-3333
Ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2q
]design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_dlyinc_dq_r_reg2default:defaultZ8-3333
‹
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r1_reg 2default:defaultZ8-3333
‹
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrlvl_byte_done_r_reg 2default:defaultZ8-3333
Ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2q
]design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r_reg2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ö
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][0] 2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ö
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][1] 2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ö
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][0] 2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ö
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2] 2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Ö
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][1] 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2n
Zdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_done_r_reg 2default:defaultZ8-3333
÷
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2n
Zdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_active_reg 2default:defaultZ8-3333
Ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2q
]design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_final_chk_reg 2default:defaultZ8-3333
ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2p
\design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrcal_act_req_reg 2default:defaultZ8-3333
ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2p
\design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_resume_r_reg 2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ö
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][0] 2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ö
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][1] 2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ö
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[1][0] 2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ö
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][2] 2default:defaultZ8-3333
Ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2q
]design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/phy_data_full_r_reg 2default:defaultZ8-3333
Ó
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ö
qdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[1][1] 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2m
Ydesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/new_burst_r_reg 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ü
rdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_stg2_f_incdec_reg 2default:defaultZ8-3333
Ô
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Ü
rdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_stg2_incdec_c_reg 2default:defaultZ8-3333
ﬁ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2v
bdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_we_n_reg[1] 2default:defaultZ8-3333
ﬂ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2w
cdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_ras_n_reg[1] 2default:defaultZ8-3333
‰
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2|
hdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1] 2default:defaultZ8-3333
‰
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2|
hdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[2] 2default:defaultZ8-3333
‰
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2|
hdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3] 2default:defaultZ8-3333
ﬂ
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2w
cdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_cas_n_reg[1] 2default:defaultZ8-3333
Í
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Å
mdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[2] 2default:defaultZ8-3333
Í
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Å
mdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[3] 2default:defaultZ8-3333
‡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[0] 2default:defaultZ8-3333
‡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[3] 2default:defaultZ8-3333
‡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[4] 2default:defaultZ8-3333
‡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[5] 2default:defaultZ8-3333
‡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[0] 2default:defaultZ8-3333
‡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[3] 2default:defaultZ8-3333
‡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[4] 2default:defaultZ8-3333
‡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2x
ddesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[5] 2default:defaultZ8-3333
„
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2{
gdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/single_rank.chip_cnt_r_reg[0] 2default:defaultZ8-3333
„
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2{
gdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/single_rank.chip_cnt_r_reg[1] 2default:defaultZ8-3333
∆
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2^
Jdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/dbg_pi_f_en_r_reg2default:defaultZ8-3333
«
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2_
Kdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\calib_sel_reg[5] 2default:defaultZ8-3333
‹
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r2_reg 2default:defaultZ8-3333
⁄
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2r
^design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r1_reg2default:defaultZ8-3333
‘
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2l
Xdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r_reg2default:defaultZ8-3333
⁄
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2r
^design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_sanity_chk_reg 2default:defaultZ8-3333
◊
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2o
[design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_done_r1_reg 2default:defaultZ8-3333
⁄
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2r
^design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/mpr_end_if_reset_reg 2default:defaultZ8-3333
Ÿ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2q
]design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_active_r1_reg 2default:defaultZ8-3333
Ì
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ñ
pdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_s2_incdec_f_reg 2default:defaultZ8-3333
Ì
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2Ñ
pdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_s2_incdec_c_reg 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2m
Ydesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r1_reg2default:defaultZ8-3333
‹
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r3_reg 2default:defaultZ8-3333
⁄
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2r
^design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r2_reg2default:defaultZ8-3333
›
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2u
adesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg 2default:defaultZ8-3333
’
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2m
Ydesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r1_reg2default:defaultZ8-3333
‹
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r4_reg 2default:defaultZ8-3333
‹
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r5_reg 2default:defaultZ8-3333
‹
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r6_reg 2default:defaultZ8-3333
‹
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r7_reg 2default:defaultZ8-3333
˙
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ë
}design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] 2default:defaultZ8-3333
˜
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2é
zdesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] 2default:defaultZ8-3333
˙
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ë
}design_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] 2default:defaultZ8-3333
ƒ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2\
Hdesign_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] 2default:defaultZ8-3333
ƒ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2\
Hdesign_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] 2default:defaultZ8-3333
⁄
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2r
^design_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r_reg 2default:defaultZ8-3333
Ä
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ó
Çdesign_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[1] 2default:defaultZ8-3333
œ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2g
Sdesign_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] 2default:defaultZ8-3333
Œ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2f
Rdesign_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg 2default:defaultZ8-3333
Ä
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ó
Çdesign_1_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[1] 2default:defaultZ8-3333
è
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2¶
ëdesign_1_i/mig_7series_0/u_design_1_mig_7series_0_0_migi_6/\temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[4] 2default:defaultZ8-3333
Ä
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ó
Çdesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_data_offset_1_reg[5] 2default:defaultZ8-3333
É
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2ö
Ödesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[1] 2default:defaultZ8-3333
‹
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2t
`design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/\cal1_cnt_cpt_r_reg[1] 2default:defaultZ8-3333
Ù
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2ã
wdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] 2default:defaultZ8-3333
ı
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2å
xdesign_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] 2default:defaultZ8-3333
⁄
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2r
^design_1_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/\rd_mux_sel_r_reg[1] 2default:defaultZ8-3333
ò
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ø
ödesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
ò
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ø
ödesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
ò
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ø
ödesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
ò
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2Ø
ödesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] 2default:defaultZ8-3333
ˇ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ñ
Ådesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg 2default:defaultZ8-3333
ˇ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2ñ
Ådesign_1_i/mig_7series_0/\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg 2default:defaultZ8-3333
ƒ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2\
Hdesign_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] 2default:defaultZ8-3333
ƒ
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2\
Hdesign_1_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] 2default:defaultZ8-3333
†
%s*synth2ê
|Finished Area Optimization : Time (s): cpu = 00:12:03 ; elapsed = 00:15:08 . Memory (MB): peak = 1227.984 ; gain = 1096.621
2default:default
{
%s*synth2l
XINFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
2default:default
Ø
%s*synth2ü
äFinished Applying XDC Timing Constraints : Time (s): cpu = 00:12:13 ; elapsed = 00:15:18 . Memory (MB): peak = 1227.984 ; gain = 1096.621
2default:default
¢
%s*synth2í
~Finished Timing Optimization : Time (s): cpu = 00:12:19 ; elapsed = 00:15:24 . Memory (MB): peak = 1234.539 ; gain = 1103.176
2default:default
°
%s*synth2ë
}Finished Technology Mapping : Time (s): cpu = 00:13:05 ; elapsed = 00:16:17 . Memory (MB): peak = 1272.930 ; gain = 1141.566
2default:default
Ó
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
502default:default2ç
y\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [1]2default:default2
1362default:default2
462default:default2
22default:defaultZ8-4618
œ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
1002default:default2m
Y\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET 2default:default2
6772default:default2
1002default:default2
72default:defaultZ8-4618
›
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
402default:default2˝
Ë\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]2default:default2
642default:default2
322default:default2
12default:defaultZ8-4618
ﬁ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
402default:default2˝
Ë\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]2default:default2
1922default:default2
392default:default2
42default:defaultZ8-4618
Ï
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
502default:default2ä
v\n_0_u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg 2default:default2
4772default:default2
482default:default2
102default:defaultZ8-4618
Ó
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
502default:default2ç
y\u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [0]2default:default2
1412default:default2
472default:default2
22default:defaultZ8-4618
ª
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
502default:default2Z
F\u_design_1_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1 2default:default2
6142default:default2
502default:default2
122default:defaultZ8-4618
√
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]2default:default2
162default:default2
82default:default2
12default:defaultZ8-4618
√
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]2default:default2
152default:default2
72default:default2
12default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]2default:default2
452default:default2
92default:default2
52default:defaultZ8-4618
»
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]2default:default2
442default:default2
102default:default2
42default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]2default:default2
422default:default2
92default:default2
42default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]2default:default2
412default:default2
92default:default2
42default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]2default:default2
402default:default2
92default:default2
42default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]2default:default2
292default:default2
152default:default2
12default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]2default:default2
302default:default2
152default:default2
12default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]2default:default2
252default:default2
132default:default2
12default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]2default:default2
262default:default2
132default:default2
12default:defaultZ8-4618
œ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2q
]\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
◊
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
◊
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
172default:default2
92default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 2default:default2
122default:default2
62default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
⁄
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2|
h\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
ò
@Design %s has %s max_fanout violations that cannot be satisfied.3743*oasys2&
design_1_auto_pc_02default:default2
42default:defaultZ8-4617
√
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]2default:default2
162default:default2
82default:default2
12default:defaultZ8-4618
√
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]2default:default2
152default:default2
72default:default2
12default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]2default:default2
452default:default2
92default:default2
52default:defaultZ8-4618
»
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]2default:default2
442default:default2
102default:default2
42default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]2default:default2
422default:default2
92default:default2
42default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]2default:default2
412default:default2
92default:default2
42default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]2default:default2
402default:default2
92default:default2
42default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]2default:default2
292default:default2
152default:default2
12default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]2default:default2
302default:default2
152default:default2
12default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]2default:default2
252default:default2
132default:default2
12default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]2default:default2
262default:default2
132default:default2
12default:defaultZ8-4618
œ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2q
]\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
◊
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
◊
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
172default:default2
92default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 2default:default2
122default:default2
62default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
⁄
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2|
h\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
ò
@Design %s has %s max_fanout violations that cannot be satisfied.3743*oasys2&
design_1_auto_pc_12default:default2
42default:defaultZ8-4617
√
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]2default:default2
162default:default2
82default:default2
12default:defaultZ8-4618
√
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]2default:default2
152default:default2
72default:default2
12default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]2default:default2
452default:default2
92default:default2
52default:defaultZ8-4618
»
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]2default:default2
442default:default2
102default:default2
42default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]2default:default2
422default:default2
92default:default2
42default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]2default:default2
412default:default2
92default:default2
42default:defaultZ8-4618
«
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2i
U\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]2default:default2
402default:default2
92default:default2
42default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]2default:default2
292default:default2
152default:default2
12default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]2default:default2
302default:default2
152default:default2
12default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]2default:default2
252default:default2
132default:default2
12default:defaultZ8-4618
ƒ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
202default:default2e
Q\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]2default:default2
262default:default2
132default:default2
12default:defaultZ8-4618
œ
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2q
]\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
◊
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
◊
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
192default:default2
102default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
172default:default2
92default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 2default:default2
122default:default2
62default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
÷
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2x
d\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 2default:default2
142default:default2
72default:default2
12default:defaultZ8-4618
⁄
eFound max_fanout attribute set to %s on net %s. Fanout reduced from %s to %s by creating %s replicas.3744*oasys2
102default:default2|
h\n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep 2default:default2
112default:default2
62default:default2
12default:defaultZ8-4618
ò
@Design %s has %s max_fanout violations that cannot be satisfied.3743*oasys2&
design_1_auto_pc_22default:default2
42default:defaultZ8-4617
õ
%s*synth2ã
wFinished IO Insertion : Time (s): cpu = 00:13:10 ; elapsed = 00:16:23 . Memory (MB): peak = 1272.930 ; gain = 1141.566
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
¨
%s*synth2ú
áFinished Renaming Generated Instances : Time (s): cpu = 00:13:11 ; elapsed = 00:16:23 . Memory (MB): peak = 1272.930 ; gain = 1141.566
2default:default
©
%s*synth2ô
ÑFinished Rebuilding User Hierarchy : Time (s): cpu = 00:13:15 ; elapsed = 00:16:28 . Memory (MB): peak = 1272.930 ; gain = 1141.566
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
J
%s*synth2;
'+------+----------------------+------+
2default:default
J
%s*synth2;
'|      |Cell                  |Count |
2default:default
J
%s*synth2;
'+------+----------------------+------+
2default:default
J
%s*synth2;
'|1     |AND2B1L               |    11|
2default:default
J
%s*synth2;
'|2     |BSCANE2               |     1|
2default:default
J
%s*synth2;
'|3     |BUFG                  |    11|
2default:default
J
%s*synth2;
'|4     |BUFH                  |     2|
2default:default
J
%s*synth2;
'|5     |BUFIO                 |     1|
2default:default
J
%s*synth2;
'|6     |CARRY4                |   343|
2default:default
J
%s*synth2;
'|7     |DSP48E1               |     2|
2default:default
J
%s*synth2;
'|8     |DSP48E1_1             |     2|
2default:default
J
%s*synth2;
'|9     |DSP48E1_2             |    10|
2default:default
J
%s*synth2;
'|10    |DSP48E1_3             |    10|
2default:default
J
%s*synth2;
'|11    |GND                   |     1|
2default:default
J
%s*synth2;
'|12    |IDELAYCTRL            |     1|
2default:default
J
%s*synth2;
'|13    |IDELAYE2              |    16|
2default:default
J
%s*synth2;
'|14    |INV                   |     5|
2default:default
J
%s*synth2;
'|15    |IN_FIFO               |     2|
2default:default
J
%s*synth2;
'|16    |ISERDESE2             |    16|
2default:default
J
%s*synth2;
'|17    |LUT1                  |  1010|
2default:default
J
%s*synth2;
'|18    |LUT2                  |  1983|
2default:default
J
%s*synth2;
'|19    |LUT3                  |  4057|
2default:default
J
%s*synth2;
'|20    |LUT4                  |  2616|
2default:default
J
%s*synth2;
'|21    |LUT5                  |  2535|
2default:default
J
%s*synth2;
'|22    |LUT6                  |  4762|
2default:default
J
%s*synth2;
'|23    |LUT6_2                |   104|
2default:default
J
%s*synth2;
'|24    |MMCME2_ADV            |     3|
2default:default
J
%s*synth2;
'|25    |MULT_AND              |     1|
2default:default
J
%s*synth2;
'|26    |MUXCY                 |   302|
2default:default
J
%s*synth2;
'|27    |MUXCY_L               |   138|
2default:default
J
%s*synth2;
'|28    |MUXF7                 |   315|
2default:default
J
%s*synth2;
'|29    |MUXF8                 |     2|
2default:default
J
%s*synth2;
'|30    |ODDR                  |     5|
2default:default
J
%s*synth2;
'|31    |ODDR_1                |     1|
2default:default
J
%s*synth2;
'|32    |OR2L                  |     2|
2default:default
J
%s*synth2;
'|33    |OSERDESE2             |    22|
2default:default
J
%s*synth2;
'|34    |OSERDESE2_1           |     2|
2default:default
J
%s*synth2;
'|35    |OSERDESE2_2           |    18|
2default:default
J
%s*synth2;
'|36    |OUT_FIFO              |     2|
2default:default
J
%s*synth2;
'|37    |OUT_FIFO_1            |     2|
2default:default
J
%s*synth2;
'|38    |PHASER_IN_PHY         |     2|
2default:default
J
%s*synth2;
'|39    |PHASER_OUT_PHY        |     2|
2default:default
J
%s*synth2;
'|40    |PHASER_OUT_PHY_1      |     2|
2default:default
J
%s*synth2;
'|41    |PHASER_REF            |     1|
2default:default
J
%s*synth2;
'|42    |PHY_CONTROL           |     1|
2default:default
J
%s*synth2;
'|43    |PLLE2_ADV             |     1|
2default:default
J
%s*synth2;
'|44    |RAM32M                |   228|
2default:default
J
%s*synth2;
'|45    |RAM64M                |    40|
2default:default
J
%s*synth2;
'|46    |RAM64X1D              |    16|
2default:default
J
%s*synth2;
'|47    |RAMB16                |     2|
2default:default
J
%s*synth2;
'|48    |RAMB18E1              |     1|
2default:default
J
%s*synth2;
'|49    |RAMB36E1              |    64|
2default:default
J
%s*synth2;
'|50    |RAMB36E1_1            |    64|
2default:default
J
%s*synth2;
'|51    |SRL16                 |     2|
2default:default
J
%s*synth2;
'|52    |SRL16E                |   284|
2default:default
J
%s*synth2;
'|53    |SRLC16E               |    13|
2default:default
J
%s*synth2;
'|54    |SRLC32E               |   372|
2default:default
J
%s*synth2;
'|55    |XADC                  |     1|
2default:default
J
%s*synth2;
'|56    |XORCY                 |   264|
2default:default
J
%s*synth2;
'|57    |FDCE                  |  1018|
2default:default
J
%s*synth2;
'|58    |FDC_1                 |     1|
2default:default
J
%s*synth2;
'|59    |FDE                   |    56|
2default:default
J
%s*synth2;
'|60    |FDPE                  |   268|
2default:default
J
%s*synth2;
'|61    |FDR                   |   107|
2default:default
J
%s*synth2;
'|62    |FDRE                  | 19531|
2default:default
J
%s*synth2;
'|63    |FDRE_1                |     1|
2default:default
J
%s*synth2;
'|64    |FDS                   |    21|
2default:default
J
%s*synth2;
'|65    |FDSE                  |   404|
2default:default
J
%s*synth2;
'|66    |IBUF                  |    17|
2default:default
J
%s*synth2;
'|67    |IOBUF                 |     1|
2default:default
J
%s*synth2;
'|68    |IOBUFDS_INTERMDISABLE |     2|
2default:default
J
%s*synth2;
'|69    |IOBUF_INTERMDISABLE   |    16|
2default:default
J
%s*synth2;
'|70    |OBUF                  |    45|
2default:default
J
%s*synth2;
'|71    |OBUFDS                |     1|
2default:default
J
%s*synth2;
'|72    |OBUFT                 |     2|
2default:default
J
%s*synth2;
'+------+----------------------+------+
2default:default
®
%s*synth2ò
ÉFinished Writing Synthesis Report : Time (s): cpu = 00:13:17 ; elapsed = 00:16:30 . Memory (MB): peak = 1272.930 ; gain = 1141.566
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 1426 warnings.
2default:default
¶
%s*synth2ñ
ÅSynthesis Optimization Complete : Time (s): cpu = 00:13:17 ; elapsed = 00:16:30 . Memory (MB): peak = 1272.930 ; gain = 1141.566
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
9502default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
Ø
NRemoving redundant IBUF since it is not being driven by a top-level port. %s 
32*opt2K
7design_1_i/pmod_input2_0/inst/u_clock/inst/clkin1_ibufg2default:defaultZ31-32
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
D
Pushed %s inverter(s).
98*opt2
492default:defaultZ31-138
’	
!Unisim Transformation Summary:
%s111*project2ò	
É	  A total of 757 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 139 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 56 instances
  FDR => FDRE: 88 instances
  FDR => FDRE (inverted pins: C): 19 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 19 instances
  FDS => FDSE (inverted pins: C): 2 instances
  INV => LUT1: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 228 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances
  RAMB16 => RAMB18E1: 2 instances
  SRL16 => SRL16E: 2 instances
  SRLC16E => SRL16E: 6 instances
  SRLC32E => SRL16E: 12 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¡
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
24522default:default2
2952default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˛
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:13:242default:default2
00:16:362default:default2
1272.9302default:default2
1000.3092default:defaultZ17-268
ˇ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:052default:default2
00:00:062default:default2
1272.9302default:default2
0.0002default:defaultZ17-268
Ä
treport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.530 . Memory (MB): peak = 1272.930 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Tue Mar 17 16:35:50 20152default:defaultZ17-206