/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [2:0] _05_;
  reg [4:0] _06_;
  wire [20:0] _07_;
  reg [10:0] _08_;
  wire [6:0] _09_;
  wire [4:0] _10_;
  wire [4:0] _11_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [30:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [16:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire [6:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_1z[2] ? celloutsig_1_3z : celloutsig_1_5z[3];
  assign celloutsig_0_37z = ~(celloutsig_0_26z[2] & celloutsig_0_29z);
  assign celloutsig_0_39z = ~(celloutsig_0_4z & celloutsig_0_12z);
  assign celloutsig_0_46z = ~(celloutsig_0_10z & celloutsig_0_3z[10]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z[10] & celloutsig_0_0z[5]);
  assign celloutsig_0_53z = ~(celloutsig_0_9z & celloutsig_0_37z);
  assign celloutsig_1_19z = ~(celloutsig_1_4z & celloutsig_1_3z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z | _01_);
  assign celloutsig_0_2z = ~(in_data[91] | in_data[13]);
  assign celloutsig_0_25z = ~(celloutsig_0_12z | celloutsig_0_4z);
  assign celloutsig_0_30z = ~(celloutsig_0_21z[0] | celloutsig_0_17z);
  assign celloutsig_0_6z = ~in_data[9];
  assign celloutsig_0_79z = ~celloutsig_0_30z;
  assign celloutsig_0_76z = celloutsig_0_14z[3] | ~(celloutsig_0_22z[6]);
  assign celloutsig_0_9z = celloutsig_0_1z | ~(celloutsig_0_7z);
  assign celloutsig_0_29z = celloutsig_0_6z | ~(_02_);
  assign celloutsig_1_4z = celloutsig_1_2z[1] | celloutsig_1_2z[0];
  assign celloutsig_0_11z = celloutsig_0_10z | celloutsig_0_7z;
  assign celloutsig_0_33z = celloutsig_0_25z ^ celloutsig_0_23z;
  assign celloutsig_0_49z = celloutsig_0_46z ^ celloutsig_0_37z;
  assign celloutsig_0_1z = celloutsig_0_0z[12] ^ in_data[5];
  assign celloutsig_0_16z = celloutsig_0_1z ^ _03_;
  assign celloutsig_0_13z = { in_data[58:56], celloutsig_0_9z } + { _04_[3], _02_, _04_[1], celloutsig_0_5z };
  assign celloutsig_0_21z = { _03_, _05_[1], celloutsig_0_5z } + { celloutsig_0_13z[1:0], celloutsig_0_5z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 5'h00;
    else _06_ <= { celloutsig_0_20z[12], celloutsig_0_44z, celloutsig_0_37z, celloutsig_0_10z, celloutsig_0_33z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _08_ <= 11'h000;
    else _08_ <= { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_38z, celloutsig_0_6z };
  reg [4:0] _38_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _38_ <= 5'h00;
    else _38_ <= { celloutsig_0_3z[12:11], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z };
  assign { _10_[4], _04_[3], _02_, _04_[1], _07_[17] } = _38_;
  reg [6:0] _39_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _39_ <= 7'h00;
    else _39_ <= { celloutsig_1_5z[7:5], celloutsig_1_0z, celloutsig_1_2z };
  assign { _09_[6:4], _01_, _09_[2:0] } = _39_;
  reg [10:0] _40_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _40_ <= 11'h000;
    else _40_ <= { in_data[115:110], celloutsig_1_13z, celloutsig_1_10z };
  assign out_data[138:128] = _40_;
  reg [4:0] _41_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _41_ <= 5'h00;
    else _41_ <= { celloutsig_0_14z[4:2], celloutsig_0_12z, celloutsig_0_2z };
  assign { _00_, _11_[3:2], _03_, _05_[1] } = _41_;
  assign celloutsig_0_45z = ! { celloutsig_0_3z[16:12], celloutsig_0_37z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_3z = ! celloutsig_1_2z;
  assign celloutsig_0_63z = _08_[9:2] < { celloutsig_0_20z[21:15], celloutsig_0_34z };
  assign celloutsig_0_7z = { celloutsig_0_0z[4:0], celloutsig_0_1z, celloutsig_0_6z } < { celloutsig_0_0z[9:4], celloutsig_0_2z };
  assign celloutsig_0_80z = { celloutsig_0_67z[6:3], celloutsig_0_37z, celloutsig_0_1z } < { celloutsig_0_38z[3], celloutsig_0_53z, celloutsig_0_76z, celloutsig_0_29z, celloutsig_0_65z, celloutsig_0_34z };
  assign celloutsig_1_8z = { _09_[4], _01_, _09_[2], celloutsig_1_2z } < { _09_[5:4], _01_, _09_[2:0] };
  assign celloutsig_0_12z = { celloutsig_0_3z[5:1], _10_[4], _04_[3], _02_, _04_[1], _07_[17], celloutsig_0_1z } < { celloutsig_0_3z[7:3], _10_[4], _04_[3], _02_, _04_[1], _07_[17], celloutsig_0_1z };
  assign celloutsig_0_65z = celloutsig_0_7z & ~(celloutsig_0_61z[1]);
  assign celloutsig_0_3z = { celloutsig_0_0z[12:10], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[53:40], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[37:25] % { 1'h1, in_data[27:16] };
  assign celloutsig_0_18z = { celloutsig_0_13z[2:1], celloutsig_0_4z, _10_[4], _04_[3], _02_, _04_[1], _07_[17] } % { 1'h1, celloutsig_0_0z[8:2] };
  assign celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_11z } % { 1'h1, _11_[3:2], _03_, _05_[1], celloutsig_0_10z };
  assign celloutsig_0_26z = celloutsig_0_0z[5:3] % { 1'h1, celloutsig_0_20z[28:27] };
  assign celloutsig_0_32z = { in_data[86:85], celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_18z } != { celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_12z };
  assign celloutsig_0_44z = { celloutsig_0_0z[12:11], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_38z } != celloutsig_0_18z;
  assign celloutsig_1_0z = in_data[156:154] != in_data[162:160];
  assign celloutsig_0_10z = { _02_, celloutsig_0_5z, celloutsig_0_7z } != { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_67z = ~ { celloutsig_0_27z, celloutsig_0_63z, _06_ };
  assign celloutsig_1_2z = ~ in_data[159:157];
  assign celloutsig_0_34z = | celloutsig_0_26z;
  assign celloutsig_0_4z = | { celloutsig_0_3z[16:14], celloutsig_0_2z };
  assign celloutsig_0_17z = | { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_2z, in_data[87:75] };
  assign celloutsig_0_27z = ~^ { celloutsig_0_0z[6:1], celloutsig_0_12z };
  assign celloutsig_1_1z = { in_data[158:150], celloutsig_1_0z } >> { in_data[184:176], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z[2:1], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z } >> { in_data[129:126], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_22z = { celloutsig_0_19z[2:0], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z } <<< { celloutsig_0_3z[13:4], celloutsig_0_5z };
  assign celloutsig_0_38z = { celloutsig_0_22z[3:1], celloutsig_0_34z } - { in_data[80], celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_16z };
  assign celloutsig_0_61z = { celloutsig_0_3z[5:4], celloutsig_0_45z, celloutsig_0_49z, celloutsig_0_32z, celloutsig_0_32z } - { _06_[4:1], celloutsig_0_32z, celloutsig_0_39z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z } - { celloutsig_1_5z[5:3], celloutsig_1_8z };
  assign celloutsig_0_14z = celloutsig_0_0z[9:4] - { in_data[58:55], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_20z = in_data[74:44] - { in_data[66:49], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_17z, _10_[4], _04_[3], _02_, _04_[1], _07_[17] };
  assign celloutsig_0_23z = ~((_11_[3] & celloutsig_0_18z[4]) | (celloutsig_0_2z & celloutsig_0_14z[3]));
  assign celloutsig_0_24z = ~((in_data[5] & celloutsig_0_19z[1]) | (celloutsig_0_20z[8] & celloutsig_0_6z));
  assign { _04_[2], _04_[0] } = { _02_, celloutsig_0_5z };
  assign { _05_[2], _05_[0] } = { _03_, celloutsig_0_5z };
  assign { _07_[20:18], _07_[16:0] } = { _04_[3], _02_, _04_[1], celloutsig_0_34z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_17z };
  assign _09_[3] = _01_;
  assign _10_[3:0] = { _04_[3], _02_, _04_[1], _07_[17] };
  assign { _11_[4], _11_[1:0] } = { _00_, _03_, _05_[1] };
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
