{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 17 20:19:36 2011 " "Info: Processing started: Sun Jul 17 20:19:36 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_Change_for_Simulation -c Lab4_Change_for_Simulation " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_Change_for_Simulation -c Lab4_Change_for_Simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4_Change_for_Simulation.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file Lab4_Change_for_Simulation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Info: Found design unit 1: SevenSegment-Behavioral" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Lab4_Change_for_Simulation-traffic_lights " "Info: Found design unit 2: Lab4_Change_for_Simulation-traffic_lights" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Info: Found entity 1: SevenSegment" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Lab4_Change_for_Simulation " "Info: Found entity 2: Lab4_Change_for_Simulation" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_Change_for_Simulation " "Info: Elaborating entity \"Lab4_Change_for_Simulation\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter Lab4_Change_for_Simulation.vhd(168) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(168): signal \"Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_50 Lab4_Change_for_Simulation.vhd(178) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(178): signal \"clock_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter Lab4_Change_for_Simulation.vhd(184) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(184): signal \"Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mode Lab4_Change_for_Simulation.vhd(185) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(185): signal \"Mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw Lab4_Change_for_Simulation.vhd(186) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(186): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw Lab4_Change_for_Simulation.vhd(187) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(187): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter Lab4_Change_for_Simulation.vhd(208) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(208): signal \"Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_50 Lab4_Change_for_Simulation.vhd(218) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(218): signal \"clock_50\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Counter Lab4_Change_for_Simulation.vhd(224) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(224): signal \"Counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mode Lab4_Change_for_Simulation.vhd(225) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(225): signal \"Mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw Lab4_Change_for_Simulation.vhd(226) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(226): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw Lab4_Change_for_Simulation.vhd(227) " "Warning (10492): VHDL Process Statement warning at Lab4_Change_for_Simulation.vhd(227): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[17\] Lab4_Change_for_Simulation.vhd(59) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[17\]\" at Lab4_Change_for_Simulation.vhd(59)" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[16\] Lab4_Change_for_Simulation.vhd(59) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[16\]\" at Lab4_Change_for_Simulation.vhd(59)" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[15\] Lab4_Change_for_Simulation.vhd(59) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[15\]\" at Lab4_Change_for_Simulation.vhd(59)" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[14\] Lab4_Change_for_Simulation.vhd(59) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[14\]\" at Lab4_Change_for_Simulation.vhd(59)" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[13\] Lab4_Change_for_Simulation.vhd(59) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[13\]\" at Lab4_Change_for_Simulation.vhd(59)" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[12\] Lab4_Change_for_Simulation.vhd(59) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[12\]\" at Lab4_Change_for_Simulation.vhd(59)" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:ShowState " "Info: Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:ShowState\"" {  } { { "Lab4_Change_for_Simulation.vhd" "ShowState" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[1\] GND " "Warning (13410): Pin \"ledr\[1\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[2\] GND " "Warning (13410): Pin \"ledr\[2\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[3\] GND " "Warning (13410): Pin \"ledr\[3\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[4\] GND " "Warning (13410): Pin \"ledr\[4\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[5\] GND " "Warning (13410): Pin \"ledr\[5\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[6\] GND " "Warning (13410): Pin \"ledr\[6\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[7\] GND " "Warning (13410): Pin \"ledr\[7\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[8\] GND " "Warning (13410): Pin \"ledr\[8\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[9\] GND " "Warning (13410): Pin \"ledr\[9\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[10\] GND " "Warning (13410): Pin \"ledr\[10\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[12\] GND " "Warning (13410): Pin \"ledr\[12\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[13\] GND " "Warning (13410): Pin \"ledr\[13\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[14\] GND " "Warning (13410): Pin \"ledr\[14\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[15\] GND " "Warning (13410): Pin \"ledr\[15\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[16\] GND " "Warning (13410): Pin \"ledr\[16\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[17\] GND " "Warning (13410): Pin \"ledr\[17\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[0\] GND " "Warning (13410): Pin \"ledg\[0\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[1\] GND " "Warning (13410): Pin \"ledg\[1\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[2\] GND " "Warning (13410): Pin \"ledg\[2\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[3\] GND " "Warning (13410): Pin \"ledg\[3\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[4\] GND " "Warning (13410): Pin \"ledg\[4\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[5\] GND " "Warning (13410): Pin \"ledg\[5\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[6\] GND " "Warning (13410): Pin \"ledg\[6\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "hex0\[1\] GND " "Warning (13410): Pin \"hex0\[1\]\" is stuck at GND" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning: Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "Warning (15610): No output dependent on input pin \"key\[1\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "Warning (15610): No output dependent on input pin \"key\[2\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "Warning (15610): No output dependent on input pin \"sw\[1\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "Warning (15610): No output dependent on input pin \"sw\[2\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "Warning (15610): No output dependent on input pin \"sw\[3\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "Warning (15610): No output dependent on input pin \"sw\[4\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "Warning (15610): No output dependent on input pin \"sw\[5\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "Warning (15610): No output dependent on input pin \"sw\[6\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "Warning (15610): No output dependent on input pin \"sw\[7\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "Warning (15610): No output dependent on input pin \"sw\[8\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "Warning (15610): No output dependent on input pin \"sw\[9\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "Warning (15610): No output dependent on input pin \"sw\[10\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "Warning (15610): No output dependent on input pin \"sw\[12\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "Warning (15610): No output dependent on input pin \"sw\[13\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "Warning (15610): No output dependent on input pin \"sw\[14\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "Warning (15610): No output dependent on input pin \"sw\[15\]\"" {  } { { "Lab4_Change_for_Simulation.vhd" "" { Text "C:/Users/User/Documents/1B/Digital Circuits/Labs/Lab4_Change_for_Simulation/Lab4_Change_for_Simulation.vhd" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Info: Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Info: Implemented 55 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Info: Implemented 64 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 17 20:19:40 2011 " "Info: Processing ended: Sun Jul 17 20:19:40 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
