// Seed: 385233022
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
  wire id_3;
  logic [7:0] id_4;
  assign id_4[1] = id_3;
  always_ff @(*) id_1 = 1;
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wire id_4,
    output tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input tri1 id_8,
    output wor id_9,
    input supply1 id_10,
    inout supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    output tri id_15,
    input tri1 id_16,
    output tri0 id_17,
    output wor id_18
);
  final $display(id_6);
  module_0(
      id_4, id_18
  );
endmodule
