Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 16:40:49 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 crw/aia/next_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/aia/next_addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 0.918ns (24.519%)  route 2.826ns (75.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.135ns = ( 2.865 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=204, estimated)      1.542    -2.534    crw/aia/clk_camera
    SLICE_X8Y70          FDRE                                         r  crw/aia/next_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDRE (Prop_fdre_C_Q)         0.518    -2.016 r  crw/aia/next_addr_reg[0]/Q
                         net (fo=8, estimated)        0.865    -1.151    crw/aia/next_addr_reg[0]_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I2_O)        0.124    -1.027 r  crw/aia/next_addr[9]_i_4/O
                         net (fo=5, estimated)        0.432    -0.595    crw/aia/next_addr[9]_i_4_n_0
    SLICE_X9Y70          LUT5 (Prop_lut5_I2_O)        0.124    -0.471 f  crw/aia/next_addr[9]_i_3/O
                         net (fo=2, estimated)        0.809     0.338    crw/aia/next_addr[9]_i_3_n_0
    SLICE_X9Y69          LUT4 (Prop_lut4_I0_O)        0.152     0.490 r  crw/aia/next_addr[9]_i_1/O
                         net (fo=9, estimated)        0.720     1.210    crw/aia/next_addr[8]
    SLICE_X11Y69         FDRE                                         r  crw/aia/next_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=204, estimated)      1.426     2.865    crw/aia/clk_camera
    SLICE_X11Y69         FDRE                                         r  crw/aia/next_addr_reg[6]/C
                         clock pessimism             -0.434     2.430    
                         clock uncertainty           -0.067     2.364    
    SLICE_X11Y69         FDRE (Setup_fdre_C_R)       -0.637     1.727    crw/aia/next_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          1.727    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  0.516    




