|g07_lab5
turn_led <= inst60.DB_MAX_OUTPUT_PORT_TYPE
clock => g07_debounder:inst34.CLK
clock => LPM_COUNTER:inst4.clock
clock => bjt26:inst3.clock
clock => g07_register6:inst5.clock
clock => g07_register6:inst14.clock
clock => bjt52:inst2.clock
clock => randinator:inst87.clock
clock => g07_dealerFSM:inst23.clock
clock => LPM_FF:inst1.clock
clock => bjt26:inst11.clock
clock => LPM_COUNTER:inst12.clock
clock => g07_debounder:inst35.CLK
clock => g07_debounder:inst36.CLK
clock => g07_register6:inst9.clock
clock => compFSM:inst.clock
clock => systemFSM:inst84.clock
playp => inst37.IN0
resetp => inst33.IN0
upp => inst38.IN0
downp => inst39.IN0
notturn_led <= TURN.DB_MAX_OUTPUT_PORT_TYPE
invalid_led <= inst61.DB_MAX_OUTPUT_PORT_TYPE
gg_led <= inst62.DB_MAX_OUTPUT_PORT_TYPE
w_led <= inst63.DB_MAX_OUTPUT_PORT_TYPE
l_led <= inst64.DB_MAX_OUTPUT_PORT_TYPE
d_led <= inst65.DB_MAX_OUTPUT_PORT_TYPE
svnll[0] <= g07_7_segment_decoder:inst45.segments_out[0]
svnll[1] <= g07_7_segment_decoder:inst45.segments_out[1]
svnll[2] <= g07_7_segment_decoder:inst45.segments_out[2]
svnll[3] <= g07_7_segment_decoder:inst45.segments_out[3]
svnll[4] <= g07_7_segment_decoder:inst45.segments_out[4]
svnll[5] <= g07_7_segment_decoder:inst45.segments_out[5]
svnll[6] <= g07_7_segment_decoder:inst45.segments_out[6]
displaymode[0] => g07_busmux21:inst51.sel
displaymode[0] => g07_busmux21:inst52.sel
displaymode[0] => g07_busmux21:inst53.sel
displaymode[1] => g07_busmux21:inst55.sel
displaymode[1] => g07_busmux21:inst56.sel
svnlr[0] <= g07_7_segment_decoder:inst46.segments_out[0]
svnlr[1] <= g07_7_segment_decoder:inst46.segments_out[1]
svnlr[2] <= g07_7_segment_decoder:inst46.segments_out[2]
svnlr[3] <= g07_7_segment_decoder:inst46.segments_out[3]
svnlr[4] <= g07_7_segment_decoder:inst46.segments_out[4]
svnlr[5] <= g07_7_segment_decoder:inst46.segments_out[5]
svnlr[6] <= g07_7_segment_decoder:inst46.segments_out[6]
svnrl[0] <= g07_7_segment_decoder:inst47.segments_out[0]
svnrl[1] <= g07_7_segment_decoder:inst47.segments_out[1]
svnrl[2] <= g07_7_segment_decoder:inst47.segments_out[2]
svnrl[3] <= g07_7_segment_decoder:inst47.segments_out[3]
svnrl[4] <= g07_7_segment_decoder:inst47.segments_out[4]
svnrl[5] <= g07_7_segment_decoder:inst47.segments_out[5]
svnrl[6] <= g07_7_segment_decoder:inst47.segments_out[6]
svnrr[0] <= g07_7_segment_decoder:inst48.segments_out[0]
svnrr[1] <= g07_7_segment_decoder:inst48.segments_out[1]
svnrr[2] <= g07_7_segment_decoder:inst48.segments_out[2]
svnrr[3] <= g07_7_segment_decoder:inst48.segments_out[3]
svnrr[4] <= g07_7_segment_decoder:inst48.segments_out[4]
svnrr[5] <= g07_7_segment_decoder:inst48.segments_out[5]
svnrr[6] <= g07_7_segment_decoder:inst48.segments_out[6]


|g07_lab5|systemFSM:inst84
play => state.DATAA
play => state.DATAA
done => state.DATAA
done => state.DATAA
reset => state~3.DATAIN
reset => invalid_state.ENA
valid => Selector3.IN3
valid => hum_en.IN0
valid => Selector2.IN1
card_dealt => Selector1.IN5
card_dealt => state.DATAB
card_dealt => cpu_en.IN1
card_dealt => hum_en.IN1
card_dealt => deck_en.IN1
card_dealt => Selector2.IN2
card_dealt => Selector5.IN2
count[0] => LessThan0.IN10
count[0] => cpu_en.IN0
count[0] => hum_en.IN0
count[1] => LessThan0.IN9
count[2] => LessThan0.IN8
count[3] => LessThan0.IN7
count[4] => LessThan0.IN6
cpu_num[0] => Equal1.IN5
cpu_num[1] => Equal1.IN4
cpu_num[2] => Equal1.IN3
cpu_num[3] => Equal1.IN2
cpu_num[4] => Equal1.IN1
cpu_num[5] => Equal1.IN0
hum_num[0] => Equal0.IN5
hum_num[1] => Equal0.IN4
hum_num[2] => Equal0.IN3
hum_num[3] => Equal0.IN2
hum_num[4] => Equal0.IN1
hum_num[5] => Equal0.IN0
deck_num[0] => Equal2.IN5
deck_num[1] => Equal2.IN4
deck_num[2] => Equal2.IN3
deck_num[3] => Equal2.IN2
deck_num[4] => Equal2.IN1
deck_num[5] => Equal2.IN0
clock => invalid_state.CLK
clock => state~1.DATAIN
turn <= turn.DB_MAX_OUTPUT_PORT_TYPE
request_deal <= request_deal.DB_MAX_OUTPUT_PORT_TYPE
game_start <= game_start.DB_MAX_OUTPUT_PORT_TYPE
cpu_en <= cpu_en.DB_MAX_OUTPUT_PORT_TYPE
hum_en <= hum_en.DB_MAX_OUTPUT_PORT_TYPE
cnt_en <= cnt_en.DB_MAX_OUTPUT_PORT_TYPE
deck_mode[0] <= deck_mode.DB_MAX_OUTPUT_PORT_TYPE
deck_mode[1] <= deck_mode.DB_MAX_OUTPUT_PORT_TYPE
init_deck <= init_deck.DB_MAX_OUTPUT_PORT_TYPE
invalid_led <= invalid_state.DB_MAX_OUTPUT_PORT_TYPE
gg_led <= gg_led.DB_MAX_OUTPUT_PORT_TYPE
w_led <= w_led.DB_MAX_OUTPUT_PORT_TYPE
l_led <= l_led.DB_MAX_OUTPUT_PORT_TYPE
d_led <= d_led.DB_MAX_OUTPUT_PORT_TYPE
deck_en <= deck_en.DB_MAX_OUTPUT_PORT_TYPE
hum_mode[0] <= <VCC>
hum_mode[1] <= hum_mode.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_debounder:inst34
PULSE <= inst15.DB_MAX_OUTPUT_PORT_TYPE
BUTTON => inst10.IN0
BUTTON => inst16.IN0
CLK => LPM_COUNTER:inst8.clock
CLK => inst7.CLK
CLK => inst.CLK


|g07_lab5|g07_debounder:inst34|LPM_COMPARE:inst21
dataa[0] => cmpr_65d:auto_generated.dataa[0]
dataa[1] => cmpr_65d:auto_generated.dataa[1]
dataa[2] => cmpr_65d:auto_generated.dataa[2]
dataa[3] => cmpr_65d:auto_generated.dataa[3]
dataa[4] => cmpr_65d:auto_generated.dataa[4]
dataa[5] => cmpr_65d:auto_generated.dataa[5]
dataa[6] => cmpr_65d:auto_generated.dataa[6]
dataa[7] => cmpr_65d:auto_generated.dataa[7]
dataa[8] => cmpr_65d:auto_generated.dataa[8]
dataa[9] => cmpr_65d:auto_generated.dataa[9]
dataa[10] => cmpr_65d:auto_generated.dataa[10]
dataa[11] => cmpr_65d:auto_generated.dataa[11]
dataa[12] => cmpr_65d:auto_generated.dataa[12]
dataa[13] => cmpr_65d:auto_generated.dataa[13]
dataa[14] => cmpr_65d:auto_generated.dataa[14]
dataa[15] => cmpr_65d:auto_generated.dataa[15]
dataa[16] => cmpr_65d:auto_generated.dataa[16]
dataa[17] => cmpr_65d:auto_generated.dataa[17]
dataa[18] => cmpr_65d:auto_generated.dataa[18]
dataa[19] => cmpr_65d:auto_generated.dataa[19]
dataa[20] => cmpr_65d:auto_generated.dataa[20]
dataa[21] => cmpr_65d:auto_generated.dataa[21]
dataa[22] => cmpr_65d:auto_generated.dataa[22]
dataa[23] => cmpr_65d:auto_generated.dataa[23]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => ~NO_FANOUT~
datab[16] => ~NO_FANOUT~
datab[17] => ~NO_FANOUT~
datab[18] => ~NO_FANOUT~
datab[19] => ~NO_FANOUT~
datab[20] => ~NO_FANOUT~
datab[21] => ~NO_FANOUT~
datab[22] => ~NO_FANOUT~
datab[23] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_65d:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|g07_lab5|g07_debounder:inst34|LPM_COMPARE:inst21|cmpr_65d:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
dataa[22] => data_wire[14].IN0
dataa[23] => data_wire[14].IN0


|g07_lab5|g07_debounder:inst34|LPM_COUNTER:inst8
clock => cntr_7jg:auto_generated.clock
clk_en => cntr_7jg:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7jg:auto_generated.q[0]
q[1] <= cntr_7jg:auto_generated.q[1]
q[2] <= cntr_7jg:auto_generated.q[2]
q[3] <= cntr_7jg:auto_generated.q[3]
q[4] <= cntr_7jg:auto_generated.q[4]
q[5] <= cntr_7jg:auto_generated.q[5]
q[6] <= cntr_7jg:auto_generated.q[6]
q[7] <= cntr_7jg:auto_generated.q[7]
q[8] <= cntr_7jg:auto_generated.q[8]
q[9] <= cntr_7jg:auto_generated.q[9]
q[10] <= cntr_7jg:auto_generated.q[10]
q[11] <= cntr_7jg:auto_generated.q[11]
q[12] <= cntr_7jg:auto_generated.q[12]
q[13] <= cntr_7jg:auto_generated.q[13]
q[14] <= cntr_7jg:auto_generated.q[14]
q[15] <= cntr_7jg:auto_generated.q[15]
q[16] <= cntr_7jg:auto_generated.q[16]
q[17] <= cntr_7jg:auto_generated.q[17]
q[18] <= cntr_7jg:auto_generated.q[18]
q[19] <= cntr_7jg:auto_generated.q[19]
q[20] <= cntr_7jg:auto_generated.q[20]
q[21] <= cntr_7jg:auto_generated.q[21]
q[22] <= cntr_7jg:auto_generated.q[22]
q[23] <= cntr_7jg:auto_generated.q[23]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g07_lab5|g07_debounder:inst34|LPM_COUNTER:inst8|cntr_7jg:auto_generated
clk_en => counter_reg_bit1a[23].IN0
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT


|g07_lab5|compFSM:inst
turn => Selector1.IN3
turn => Selector0.IN2
cnt_lt_num => state.DATAA
cnt_lt_num => state.DATAA
valid => state.OUTPUTSELECT
valid => state.OUTPUTSELECT
valid => state.DATAB
valid => Selector2.IN2
clock => state~1.DATAIN
reset => state~3.DATAIN
card_dealt => state.DATAB
card_dealt => Selector3.IN2
stack_enable <= stack_enable.DB_MAX_OUTPUT_PORT_TYPE
stack_mode[0] <= stack_mode.DB_MAX_OUTPUT_PORT_TYPE
stack_mode[1] <= stack_mode.DB_MAX_OUTPUT_PORT_TYPE
cnt_reg_enable <= cnt_reg_enable.DB_MAX_OUTPUT_PORT_TYPE
cnt_reset <= cnt_reset.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
request_deal <= request_deal.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_compare:inst6
dataa[0] => LessThan0.IN6
dataa[0] => LessThan1.IN6
dataa[1] => LessThan0.IN5
dataa[1] => LessThan1.IN5
dataa[2] => LessThan0.IN4
dataa[2] => LessThan1.IN4
dataa[3] => LessThan0.IN3
dataa[3] => LessThan1.IN3
dataa[4] => LessThan0.IN2
dataa[4] => LessThan1.IN2
dataa[5] => LessThan0.IN1
dataa[5] => LessThan1.IN1
datab[0] => LessThan0.IN12
datab[0] => LessThan1.IN12
datab[1] => LessThan0.IN11
datab[1] => LessThan1.IN11
datab[2] => LessThan0.IN10
datab[2] => LessThan1.IN10
datab[3] => LessThan0.IN9
datab[3] => LessThan1.IN9
datab[4] => LessThan0.IN8
datab[4] => LessThan1.IN8
datab[5] => LessThan0.IN7
datab[5] => LessThan1.IN7
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE
gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
lt <= lt.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|LPM_COUNTER:inst4
clock => cntr_40h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_40h:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_40h:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_40h:auto_generated.q[0]
q[1] <= cntr_40h:auto_generated.q[1]
q[2] <= cntr_40h:auto_generated.q[2]
q[3] <= cntr_40h:auto_generated.q[3]
q[4] <= cntr_40h:auto_generated.q[4]
q[5] <= cntr_40h:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g07_lab5|LPM_COUNTER:inst4|cntr_40h:auto_generated
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT


|g07_lab5|bjt26:inst3
clock => t_num[0].CLK
clock => t_num[1].CLK
clock => t_num[2].CLK
clock => t_num[3].CLK
clock => t_num[4].CLK
clock => memory[0][0].CLK
clock => memory[0][1].CLK
clock => memory[0][2].CLK
clock => memory[0][3].CLK
clock => memory[0][4].CLK
clock => memory[0][5].CLK
clock => memory[1][0].CLK
clock => memory[1][1].CLK
clock => memory[1][2].CLK
clock => memory[1][3].CLK
clock => memory[1][4].CLK
clock => memory[1][5].CLK
clock => memory[2][0].CLK
clock => memory[2][1].CLK
clock => memory[2][2].CLK
clock => memory[2][3].CLK
clock => memory[2][4].CLK
clock => memory[2][5].CLK
clock => memory[3][0].CLK
clock => memory[3][1].CLK
clock => memory[3][2].CLK
clock => memory[3][3].CLK
clock => memory[3][4].CLK
clock => memory[3][5].CLK
clock => memory[4][0].CLK
clock => memory[4][1].CLK
clock => memory[4][2].CLK
clock => memory[4][3].CLK
clock => memory[4][4].CLK
clock => memory[4][5].CLK
clock => memory[5][0].CLK
clock => memory[5][1].CLK
clock => memory[5][2].CLK
clock => memory[5][3].CLK
clock => memory[5][4].CLK
clock => memory[5][5].CLK
clock => memory[6][0].CLK
clock => memory[6][1].CLK
clock => memory[6][2].CLK
clock => memory[6][3].CLK
clock => memory[6][4].CLK
clock => memory[6][5].CLK
clock => memory[7][0].CLK
clock => memory[7][1].CLK
clock => memory[7][2].CLK
clock => memory[7][3].CLK
clock => memory[7][4].CLK
clock => memory[7][5].CLK
clock => memory[8][0].CLK
clock => memory[8][1].CLK
clock => memory[8][2].CLK
clock => memory[8][3].CLK
clock => memory[8][4].CLK
clock => memory[8][5].CLK
clock => memory[9][0].CLK
clock => memory[9][1].CLK
clock => memory[9][2].CLK
clock => memory[9][3].CLK
clock => memory[9][4].CLK
clock => memory[9][5].CLK
clock => memory[10][0].CLK
clock => memory[10][1].CLK
clock => memory[10][2].CLK
clock => memory[10][3].CLK
clock => memory[10][4].CLK
clock => memory[10][5].CLK
clock => memory[11][0].CLK
clock => memory[11][1].CLK
clock => memory[11][2].CLK
clock => memory[11][3].CLK
clock => memory[11][4].CLK
clock => memory[11][5].CLK
clock => memory[12][0].CLK
clock => memory[12][1].CLK
clock => memory[12][2].CLK
clock => memory[12][3].CLK
clock => memory[12][4].CLK
clock => memory[12][5].CLK
clock => memory[13][0].CLK
clock => memory[13][1].CLK
clock => memory[13][2].CLK
clock => memory[13][3].CLK
clock => memory[13][4].CLK
clock => memory[13][5].CLK
clock => memory[14][0].CLK
clock => memory[14][1].CLK
clock => memory[14][2].CLK
clock => memory[14][3].CLK
clock => memory[14][4].CLK
clock => memory[14][5].CLK
clock => memory[15][0].CLK
clock => memory[15][1].CLK
clock => memory[15][2].CLK
clock => memory[15][3].CLK
clock => memory[15][4].CLK
clock => memory[15][5].CLK
clock => memory[16][0].CLK
clock => memory[16][1].CLK
clock => memory[16][2].CLK
clock => memory[16][3].CLK
clock => memory[16][4].CLK
clock => memory[16][5].CLK
clock => memory[17][0].CLK
clock => memory[17][1].CLK
clock => memory[17][2].CLK
clock => memory[17][3].CLK
clock => memory[17][4].CLK
clock => memory[17][5].CLK
clock => memory[18][0].CLK
clock => memory[18][1].CLK
clock => memory[18][2].CLK
clock => memory[18][3].CLK
clock => memory[18][4].CLK
clock => memory[18][5].CLK
clock => memory[19][0].CLK
clock => memory[19][1].CLK
clock => memory[19][2].CLK
clock => memory[19][3].CLK
clock => memory[19][4].CLK
clock => memory[19][5].CLK
clock => memory[20][0].CLK
clock => memory[20][1].CLK
clock => memory[20][2].CLK
clock => memory[20][3].CLK
clock => memory[20][4].CLK
clock => memory[20][5].CLK
clock => memory[21][0].CLK
clock => memory[21][1].CLK
clock => memory[21][2].CLK
clock => memory[21][3].CLK
clock => memory[21][4].CLK
clock => memory[21][5].CLK
clock => memory[22][0].CLK
clock => memory[22][1].CLK
clock => memory[22][2].CLK
clock => memory[22][3].CLK
clock => memory[22][4].CLK
clock => memory[22][5].CLK
clock => memory[23][0].CLK
clock => memory[23][1].CLK
clock => memory[23][2].CLK
clock => memory[23][3].CLK
clock => memory[23][4].CLK
clock => memory[23][5].CLK
clock => memory[24][0].CLK
clock => memory[24][1].CLK
clock => memory[24][2].CLK
clock => memory[24][3].CLK
clock => memory[24][4].CLK
clock => memory[24][5].CLK
clock => memory[25][0].CLK
clock => memory[25][1].CLK
clock => memory[25][2].CLK
clock => memory[25][3].CLK
clock => memory[25][4].CLK
clock => memory[25][5].CLK
enable => t_num[0].ENA
enable => t_num[1].ENA
enable => t_num[2].ENA
enable => t_num[3].ENA
enable => t_num[4].ENA
enable => memory[0][0].ENA
enable => memory[0][1].ENA
enable => memory[0][2].ENA
enable => memory[0][3].ENA
enable => memory[0][4].ENA
enable => memory[0][5].ENA
enable => memory[1][0].ENA
enable => memory[1][1].ENA
enable => memory[1][2].ENA
enable => memory[1][3].ENA
enable => memory[1][4].ENA
enable => memory[1][5].ENA
enable => memory[2][0].ENA
enable => memory[2][1].ENA
enable => memory[2][2].ENA
enable => memory[2][3].ENA
enable => memory[2][4].ENA
enable => memory[2][5].ENA
enable => memory[3][0].ENA
enable => memory[3][1].ENA
enable => memory[3][2].ENA
enable => memory[3][3].ENA
enable => memory[3][4].ENA
enable => memory[3][5].ENA
enable => memory[4][0].ENA
enable => memory[4][1].ENA
enable => memory[4][2].ENA
enable => memory[4][3].ENA
enable => memory[4][4].ENA
enable => memory[4][5].ENA
enable => memory[5][0].ENA
enable => memory[5][1].ENA
enable => memory[5][2].ENA
enable => memory[5][3].ENA
enable => memory[5][4].ENA
enable => memory[5][5].ENA
enable => memory[6][0].ENA
enable => memory[6][1].ENA
enable => memory[6][2].ENA
enable => memory[6][3].ENA
enable => memory[6][4].ENA
enable => memory[6][5].ENA
enable => memory[7][0].ENA
enable => memory[7][1].ENA
enable => memory[7][2].ENA
enable => memory[7][3].ENA
enable => memory[7][4].ENA
enable => memory[7][5].ENA
enable => memory[8][0].ENA
enable => memory[8][1].ENA
enable => memory[8][2].ENA
enable => memory[8][3].ENA
enable => memory[8][4].ENA
enable => memory[8][5].ENA
enable => memory[9][0].ENA
enable => memory[9][1].ENA
enable => memory[9][2].ENA
enable => memory[9][3].ENA
enable => memory[9][4].ENA
enable => memory[9][5].ENA
enable => memory[10][0].ENA
enable => memory[10][1].ENA
enable => memory[10][2].ENA
enable => memory[10][3].ENA
enable => memory[10][4].ENA
enable => memory[10][5].ENA
enable => memory[11][0].ENA
enable => memory[11][1].ENA
enable => memory[11][2].ENA
enable => memory[11][3].ENA
enable => memory[11][4].ENA
enable => memory[11][5].ENA
enable => memory[12][0].ENA
enable => memory[12][1].ENA
enable => memory[12][2].ENA
enable => memory[12][3].ENA
enable => memory[12][4].ENA
enable => memory[12][5].ENA
enable => memory[13][0].ENA
enable => memory[13][1].ENA
enable => memory[13][2].ENA
enable => memory[13][3].ENA
enable => memory[13][4].ENA
enable => memory[13][5].ENA
enable => memory[14][0].ENA
enable => memory[14][1].ENA
enable => memory[14][2].ENA
enable => memory[14][3].ENA
enable => memory[14][4].ENA
enable => memory[14][5].ENA
enable => memory[15][0].ENA
enable => memory[15][1].ENA
enable => memory[15][2].ENA
enable => memory[15][3].ENA
enable => memory[15][4].ENA
enable => memory[15][5].ENA
enable => memory[16][0].ENA
enable => memory[16][1].ENA
enable => memory[16][2].ENA
enable => memory[16][3].ENA
enable => memory[16][4].ENA
enable => memory[16][5].ENA
enable => memory[17][0].ENA
enable => memory[17][1].ENA
enable => memory[17][2].ENA
enable => memory[17][3].ENA
enable => memory[17][4].ENA
enable => memory[17][5].ENA
enable => memory[18][0].ENA
enable => memory[18][1].ENA
enable => memory[18][2].ENA
enable => memory[18][3].ENA
enable => memory[18][4].ENA
enable => memory[18][5].ENA
enable => memory[19][0].ENA
enable => memory[19][1].ENA
enable => memory[19][2].ENA
enable => memory[19][3].ENA
enable => memory[19][4].ENA
enable => memory[19][5].ENA
enable => memory[20][0].ENA
enable => memory[20][1].ENA
enable => memory[20][2].ENA
enable => memory[20][3].ENA
enable => memory[20][4].ENA
enable => memory[20][5].ENA
enable => memory[21][0].ENA
enable => memory[21][1].ENA
enable => memory[21][2].ENA
enable => memory[21][3].ENA
enable => memory[21][4].ENA
enable => memory[21][5].ENA
enable => memory[22][0].ENA
enable => memory[22][1].ENA
enable => memory[22][2].ENA
enable => memory[22][3].ENA
enable => memory[22][4].ENA
enable => memory[22][5].ENA
enable => memory[23][0].ENA
enable => memory[23][1].ENA
enable => memory[23][2].ENA
enable => memory[23][3].ENA
enable => memory[23][4].ENA
enable => memory[23][5].ENA
enable => memory[24][0].ENA
enable => memory[24][1].ENA
enable => memory[24][2].ENA
enable => memory[24][3].ENA
enable => memory[24][4].ENA
enable => memory[24][5].ENA
enable => memory[25][0].ENA
enable => memory[25][1].ENA
enable => memory[25][2].ENA
enable => memory[25][3].ENA
enable => memory[25][4].ENA
enable => memory[25][5].ENA
reset => t_num[0].ACLR
reset => t_num[1].ACLR
reset => t_num[2].ACLR
reset => t_num[3].ACLR
reset => t_num[4].ACLR
reset => memory[0][0].ACLR
reset => memory[0][1].ACLR
reset => memory[0][2].ACLR
reset => memory[0][3].ACLR
reset => memory[0][4].ACLR
reset => memory[0][5].ACLR
reset => memory[1][0].ACLR
reset => memory[1][1].ACLR
reset => memory[1][2].ACLR
reset => memory[1][3].ACLR
reset => memory[1][4].ACLR
reset => memory[1][5].ACLR
reset => memory[2][0].ACLR
reset => memory[2][1].ACLR
reset => memory[2][2].ACLR
reset => memory[2][3].ACLR
reset => memory[2][4].ACLR
reset => memory[2][5].ACLR
reset => memory[3][0].ACLR
reset => memory[3][1].ACLR
reset => memory[3][2].ACLR
reset => memory[3][3].ACLR
reset => memory[3][4].ACLR
reset => memory[3][5].ACLR
reset => memory[4][0].ACLR
reset => memory[4][1].ACLR
reset => memory[4][2].ACLR
reset => memory[4][3].ACLR
reset => memory[4][4].ACLR
reset => memory[4][5].ACLR
reset => memory[5][0].ACLR
reset => memory[5][1].ACLR
reset => memory[5][2].ACLR
reset => memory[5][3].ACLR
reset => memory[5][4].ACLR
reset => memory[5][5].ACLR
reset => memory[6][0].ACLR
reset => memory[6][1].ACLR
reset => memory[6][2].ACLR
reset => memory[6][3].ACLR
reset => memory[6][4].ACLR
reset => memory[6][5].ACLR
reset => memory[7][0].ACLR
reset => memory[7][1].ACLR
reset => memory[7][2].ACLR
reset => memory[7][3].ACLR
reset => memory[7][4].ACLR
reset => memory[7][5].ACLR
reset => memory[8][0].ACLR
reset => memory[8][1].ACLR
reset => memory[8][2].ACLR
reset => memory[8][3].ACLR
reset => memory[8][4].ACLR
reset => memory[8][5].ACLR
reset => memory[9][0].ACLR
reset => memory[9][1].ACLR
reset => memory[9][2].ACLR
reset => memory[9][3].ACLR
reset => memory[9][4].ACLR
reset => memory[9][5].ACLR
reset => memory[10][0].ACLR
reset => memory[10][1].ACLR
reset => memory[10][2].ACLR
reset => memory[10][3].ACLR
reset => memory[10][4].ACLR
reset => memory[10][5].ACLR
reset => memory[11][0].ACLR
reset => memory[11][1].ACLR
reset => memory[11][2].ACLR
reset => memory[11][3].ACLR
reset => memory[11][4].ACLR
reset => memory[11][5].ACLR
reset => memory[12][0].ACLR
reset => memory[12][1].ACLR
reset => memory[12][2].ACLR
reset => memory[12][3].ACLR
reset => memory[12][4].ACLR
reset => memory[12][5].ACLR
reset => memory[13][0].ACLR
reset => memory[13][1].ACLR
reset => memory[13][2].ACLR
reset => memory[13][3].ACLR
reset => memory[13][4].ACLR
reset => memory[13][5].ACLR
reset => memory[14][0].ACLR
reset => memory[14][1].ACLR
reset => memory[14][2].ACLR
reset => memory[14][3].ACLR
reset => memory[14][4].ACLR
reset => memory[14][5].ACLR
reset => memory[15][0].ACLR
reset => memory[15][1].ACLR
reset => memory[15][2].ACLR
reset => memory[15][3].ACLR
reset => memory[15][4].ACLR
reset => memory[15][5].ACLR
reset => memory[16][0].ACLR
reset => memory[16][1].ACLR
reset => memory[16][2].ACLR
reset => memory[16][3].ACLR
reset => memory[16][4].ACLR
reset => memory[16][5].ACLR
reset => memory[17][0].ACLR
reset => memory[17][1].ACLR
reset => memory[17][2].ACLR
reset => memory[17][3].ACLR
reset => memory[17][4].ACLR
reset => memory[17][5].ACLR
reset => memory[18][0].ACLR
reset => memory[18][1].ACLR
reset => memory[18][2].ACLR
reset => memory[18][3].ACLR
reset => memory[18][4].ACLR
reset => memory[18][5].ACLR
reset => memory[19][0].ACLR
reset => memory[19][1].ACLR
reset => memory[19][2].ACLR
reset => memory[19][3].ACLR
reset => memory[19][4].ACLR
reset => memory[19][5].ACLR
reset => memory[20][0].ACLR
reset => memory[20][1].ACLR
reset => memory[20][2].ACLR
reset => memory[20][3].ACLR
reset => memory[20][4].ACLR
reset => memory[20][5].ACLR
reset => memory[21][0].ACLR
reset => memory[21][1].ACLR
reset => memory[21][2].ACLR
reset => memory[21][3].ACLR
reset => memory[21][4].ACLR
reset => memory[21][5].ACLR
reset => memory[22][0].ACLR
reset => memory[22][1].ACLR
reset => memory[22][2].ACLR
reset => memory[22][3].ACLR
reset => memory[22][4].ACLR
reset => memory[22][5].ACLR
reset => memory[23][0].ACLR
reset => memory[23][1].ACLR
reset => memory[23][2].ACLR
reset => memory[23][3].ACLR
reset => memory[23][4].ACLR
reset => memory[23][5].ACLR
reset => memory[24][0].ACLR
reset => memory[24][1].ACLR
reset => memory[24][2].ACLR
reset => memory[24][3].ACLR
reset => memory[24][4].ACLR
reset => memory[24][5].ACLR
reset => memory[25][0].ACLR
reset => memory[25][1].ACLR
reset => memory[25][2].ACLR
reset => memory[25][3].ACLR
reset => memory[25][4].ACLR
reset => memory[25][5].ACLR
mode[0] => Equal0.IN0
mode[0] => Equal1.IN1
mode[0] => Equal2.IN1
mode[1] => Equal0.IN1
mode[1] => Equal1.IN0
mode[1] => Equal2.IN0
addr[0] => LessThan0.IN12
addr[0] => LessThan1.IN12
addr[0] => LessThan2.IN12
addr[0] => LessThan3.IN12
addr[0] => LessThan4.IN12
addr[0] => LessThan5.IN12
addr[0] => LessThan6.IN12
addr[0] => LessThan7.IN12
addr[0] => LessThan8.IN12
addr[0] => LessThan9.IN12
addr[0] => LessThan10.IN12
addr[0] => LessThan11.IN12
addr[0] => LessThan12.IN12
addr[0] => LessThan13.IN12
addr[0] => LessThan14.IN12
addr[0] => LessThan15.IN12
addr[0] => LessThan16.IN12
addr[0] => LessThan17.IN12
addr[0] => LessThan18.IN12
addr[0] => LessThan19.IN12
addr[0] => LessThan20.IN12
addr[0] => LessThan21.IN12
addr[0] => LessThan22.IN12
addr[0] => LessThan23.IN12
addr[0] => LessThan24.IN12
addr[0] => LessThan25.IN12
addr[0] => Mux0.IN10
addr[0] => Mux1.IN10
addr[0] => Mux2.IN10
addr[0] => Mux3.IN10
addr[0] => Mux4.IN10
addr[0] => Mux5.IN10
addr[0] => LessThan26.IN12
addr[0] => Equal3.IN5
addr[0] => Equal4.IN2
addr[1] => LessThan0.IN11
addr[1] => LessThan1.IN11
addr[1] => LessThan2.IN11
addr[1] => LessThan3.IN11
addr[1] => LessThan4.IN11
addr[1] => LessThan5.IN11
addr[1] => LessThan6.IN11
addr[1] => LessThan7.IN11
addr[1] => LessThan8.IN11
addr[1] => LessThan9.IN11
addr[1] => LessThan10.IN11
addr[1] => LessThan11.IN11
addr[1] => LessThan12.IN11
addr[1] => LessThan13.IN11
addr[1] => LessThan14.IN11
addr[1] => LessThan15.IN11
addr[1] => LessThan16.IN11
addr[1] => LessThan17.IN11
addr[1] => LessThan18.IN11
addr[1] => LessThan19.IN11
addr[1] => LessThan20.IN11
addr[1] => LessThan21.IN11
addr[1] => LessThan22.IN11
addr[1] => LessThan23.IN11
addr[1] => LessThan24.IN11
addr[1] => LessThan25.IN11
addr[1] => Mux0.IN9
addr[1] => Mux1.IN9
addr[1] => Mux2.IN9
addr[1] => Mux3.IN9
addr[1] => Mux4.IN9
addr[1] => Mux5.IN9
addr[1] => LessThan26.IN11
addr[1] => Equal3.IN4
addr[1] => Equal4.IN5
addr[2] => LessThan0.IN10
addr[2] => LessThan1.IN10
addr[2] => LessThan2.IN10
addr[2] => LessThan3.IN10
addr[2] => LessThan4.IN10
addr[2] => LessThan5.IN10
addr[2] => LessThan6.IN10
addr[2] => LessThan7.IN10
addr[2] => LessThan8.IN10
addr[2] => LessThan9.IN10
addr[2] => LessThan10.IN10
addr[2] => LessThan11.IN10
addr[2] => LessThan12.IN10
addr[2] => LessThan13.IN10
addr[2] => LessThan14.IN10
addr[2] => LessThan15.IN10
addr[2] => LessThan16.IN10
addr[2] => LessThan17.IN10
addr[2] => LessThan18.IN10
addr[2] => LessThan19.IN10
addr[2] => LessThan20.IN10
addr[2] => LessThan21.IN10
addr[2] => LessThan22.IN10
addr[2] => LessThan23.IN10
addr[2] => LessThan24.IN10
addr[2] => LessThan25.IN10
addr[2] => Mux0.IN8
addr[2] => Mux1.IN8
addr[2] => Mux2.IN8
addr[2] => Mux3.IN8
addr[2] => Mux4.IN8
addr[2] => Mux5.IN8
addr[2] => LessThan26.IN10
addr[2] => Equal3.IN3
addr[2] => Equal4.IN4
addr[3] => LessThan0.IN9
addr[3] => LessThan1.IN9
addr[3] => LessThan2.IN9
addr[3] => LessThan3.IN9
addr[3] => LessThan4.IN9
addr[3] => LessThan5.IN9
addr[3] => LessThan6.IN9
addr[3] => LessThan7.IN9
addr[3] => LessThan8.IN9
addr[3] => LessThan9.IN9
addr[3] => LessThan10.IN9
addr[3] => LessThan11.IN9
addr[3] => LessThan12.IN9
addr[3] => LessThan13.IN9
addr[3] => LessThan14.IN9
addr[3] => LessThan15.IN9
addr[3] => LessThan16.IN9
addr[3] => LessThan17.IN9
addr[3] => LessThan18.IN9
addr[3] => LessThan19.IN9
addr[3] => LessThan20.IN9
addr[3] => LessThan21.IN9
addr[3] => LessThan22.IN9
addr[3] => LessThan23.IN9
addr[3] => LessThan24.IN9
addr[3] => LessThan25.IN9
addr[3] => Mux0.IN7
addr[3] => Mux1.IN7
addr[3] => Mux2.IN7
addr[3] => Mux3.IN7
addr[3] => Mux4.IN7
addr[3] => Mux5.IN7
addr[3] => LessThan26.IN9
addr[3] => Equal3.IN2
addr[3] => Equal4.IN1
addr[4] => LessThan0.IN8
addr[4] => LessThan1.IN8
addr[4] => LessThan2.IN8
addr[4] => LessThan3.IN8
addr[4] => LessThan4.IN8
addr[4] => LessThan5.IN8
addr[4] => LessThan6.IN8
addr[4] => LessThan7.IN8
addr[4] => LessThan8.IN8
addr[4] => LessThan9.IN8
addr[4] => LessThan10.IN8
addr[4] => LessThan11.IN8
addr[4] => LessThan12.IN8
addr[4] => LessThan13.IN8
addr[4] => LessThan14.IN8
addr[4] => LessThan15.IN8
addr[4] => LessThan16.IN8
addr[4] => LessThan17.IN8
addr[4] => LessThan18.IN8
addr[4] => LessThan19.IN8
addr[4] => LessThan20.IN8
addr[4] => LessThan21.IN8
addr[4] => LessThan22.IN8
addr[4] => LessThan23.IN8
addr[4] => LessThan24.IN8
addr[4] => LessThan25.IN8
addr[4] => Mux0.IN6
addr[4] => Mux1.IN6
addr[4] => Mux2.IN6
addr[4] => Mux3.IN6
addr[4] => Mux4.IN6
addr[4] => Mux5.IN6
addr[4] => LessThan26.IN8
addr[4] => Equal3.IN1
addr[4] => Equal4.IN0
addr[5] => LessThan0.IN7
addr[5] => LessThan1.IN7
addr[5] => LessThan2.IN7
addr[5] => LessThan3.IN7
addr[5] => LessThan4.IN7
addr[5] => LessThan5.IN7
addr[5] => LessThan6.IN7
addr[5] => LessThan7.IN7
addr[5] => LessThan8.IN7
addr[5] => LessThan9.IN7
addr[5] => LessThan10.IN7
addr[5] => LessThan11.IN7
addr[5] => LessThan12.IN7
addr[5] => LessThan13.IN7
addr[5] => LessThan14.IN7
addr[5] => LessThan15.IN7
addr[5] => LessThan16.IN7
addr[5] => LessThan17.IN7
addr[5] => LessThan18.IN7
addr[5] => LessThan19.IN7
addr[5] => LessThan20.IN7
addr[5] => LessThan21.IN7
addr[5] => LessThan22.IN7
addr[5] => LessThan23.IN7
addr[5] => LessThan24.IN7
addr[5] => LessThan25.IN7
addr[5] => LessThan26.IN7
addr[5] => Equal3.IN0
addr[5] => Equal4.IN3
data[0] => memory.DATAB
data[1] => memory.DATAB
data[2] => memory.DATAB
data[3] => memory.DATAB
data[4] => memory.DATAB
data[5] => memory.DATAB
full <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
num[0] <= t_num[0].DB_MAX_OUTPUT_PORT_TYPE
num[1] <= t_num[1].DB_MAX_OUTPUT_PORT_TYPE
num[2] <= t_num[2].DB_MAX_OUTPUT_PORT_TYPE
num[3] <= t_num[3].DB_MAX_OUTPUT_PORT_TYPE
num[4] <= t_num[4].DB_MAX_OUTPUT_PORT_TYPE
num[5] <= <GND>
value[0] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[1] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[2] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[3] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[4] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[5] <= value.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_busmux21:inst28
data0[0] => output.DATAB
data1[0] => output.DATAA
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_register6:inst5
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
enable => data_out[0]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[5]~reg0.ENA
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|LPM_FF:inst1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_dealerFSM:inst23
request_deal => state.DATAB
request_deal => Selector1.IN3
request_deal => Selector0.IN2
request_deal => Selector0.IN3
rand_lt_num => state.DATAB
rand_lt_num => Selector1.IN1
reset => state~4.DATAIN
clock => state~2.DATAIN
stack_enable <= stack_enable.DB_MAX_OUTPUT_PORT_TYPE
rand_enable <= rand_enable.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_compare:inst18
dataa[0] => LessThan0.IN6
dataa[0] => LessThan1.IN6
dataa[1] => LessThan0.IN5
dataa[1] => LessThan1.IN5
dataa[2] => LessThan0.IN4
dataa[2] => LessThan1.IN4
dataa[3] => LessThan0.IN3
dataa[3] => LessThan1.IN3
dataa[4] => LessThan0.IN2
dataa[4] => LessThan1.IN2
dataa[5] => LessThan0.IN1
dataa[5] => LessThan1.IN1
datab[0] => LessThan0.IN12
datab[0] => LessThan1.IN12
datab[1] => LessThan0.IN11
datab[1] => LessThan1.IN11
datab[2] => LessThan0.IN10
datab[2] => LessThan1.IN10
datab[3] => LessThan0.IN9
datab[3] => LessThan1.IN9
datab[4] => LessThan0.IN8
datab[4] => LessThan1.IN8
datab[5] => LessThan0.IN7
datab[5] => LessThan1.IN7
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE
gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
lt <= lt.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_register6:inst14
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
enable => data_out[0]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[5]~reg0.ENA
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_and6:inst69
dataa[0] => output.IN0
dataa[1] => output.IN0
dataa[2] => output.IN0
dataa[3] => output.IN0
dataa[4] => output.IN0
dataa[5] => output.IN0
datab[0] => output.IN1
datab[1] => output.IN1
datab[2] => output.IN1
datab[3] => output.IN1
datab[4] => output.IN1
datab[5] => output.IN1
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_numreducer:inst22
num_in[0] => ~NO_FANOUT~
num_in[1] => mask_out.DATAA
num_in[2] => mask_out.OUTPUTSELECT
num_in[2] => mask_out.DATAA
num_in[3] => mask_out.OUTPUTSELECT
num_in[3] => mask_out.OUTPUTSELECT
num_in[3] => mask_out.DATAA
num_in[4] => mask_out.OUTPUTSELECT
num_in[4] => mask_out.OUTPUTSELECT
num_in[4] => mask_out.OUTPUTSELECT
num_in[4] => mask_out.DATAA
num_in[5] => mask_out.OUTPUTSELECT
num_in[5] => mask_out.OUTPUTSELECT
num_in[5] => mask_out.OUTPUTSELECT
num_in[5] => mask_out.OUTPUTSELECT
num_in[5] => mask_out[5].DATAIN
mask_out[0] <= <VCC>
mask_out[1] <= mask_out.DB_MAX_OUTPUT_PORT_TYPE
mask_out[2] <= mask_out.DB_MAX_OUTPUT_PORT_TYPE
mask_out[3] <= mask_out.DB_MAX_OUTPUT_PORT_TYPE
mask_out[4] <= mask_out.DB_MAX_OUTPUT_PORT_TYPE
mask_out[5] <= num_in[5].DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|bjt52:inst2
clock => t_num[0].CLK
clock => t_num[1].CLK
clock => t_num[2].CLK
clock => t_num[3].CLK
clock => t_num[4].CLK
clock => t_num[5].CLK
clock => memory[0][0].CLK
clock => memory[0][1].CLK
clock => memory[0][2].CLK
clock => memory[0][3].CLK
clock => memory[0][4].CLK
clock => memory[0][5].CLK
clock => memory[1][0].CLK
clock => memory[1][1].CLK
clock => memory[1][2].CLK
clock => memory[1][3].CLK
clock => memory[1][4].CLK
clock => memory[1][5].CLK
clock => memory[2][0].CLK
clock => memory[2][1].CLK
clock => memory[2][2].CLK
clock => memory[2][3].CLK
clock => memory[2][4].CLK
clock => memory[2][5].CLK
clock => memory[3][0].CLK
clock => memory[3][1].CLK
clock => memory[3][2].CLK
clock => memory[3][3].CLK
clock => memory[3][4].CLK
clock => memory[3][5].CLK
clock => memory[4][0].CLK
clock => memory[4][1].CLK
clock => memory[4][2].CLK
clock => memory[4][3].CLK
clock => memory[4][4].CLK
clock => memory[4][5].CLK
clock => memory[5][0].CLK
clock => memory[5][1].CLK
clock => memory[5][2].CLK
clock => memory[5][3].CLK
clock => memory[5][4].CLK
clock => memory[5][5].CLK
clock => memory[6][0].CLK
clock => memory[6][1].CLK
clock => memory[6][2].CLK
clock => memory[6][3].CLK
clock => memory[6][4].CLK
clock => memory[6][5].CLK
clock => memory[7][0].CLK
clock => memory[7][1].CLK
clock => memory[7][2].CLK
clock => memory[7][3].CLK
clock => memory[7][4].CLK
clock => memory[7][5].CLK
clock => memory[8][0].CLK
clock => memory[8][1].CLK
clock => memory[8][2].CLK
clock => memory[8][3].CLK
clock => memory[8][4].CLK
clock => memory[8][5].CLK
clock => memory[9][0].CLK
clock => memory[9][1].CLK
clock => memory[9][2].CLK
clock => memory[9][3].CLK
clock => memory[9][4].CLK
clock => memory[9][5].CLK
clock => memory[10][0].CLK
clock => memory[10][1].CLK
clock => memory[10][2].CLK
clock => memory[10][3].CLK
clock => memory[10][4].CLK
clock => memory[10][5].CLK
clock => memory[11][0].CLK
clock => memory[11][1].CLK
clock => memory[11][2].CLK
clock => memory[11][3].CLK
clock => memory[11][4].CLK
clock => memory[11][5].CLK
clock => memory[12][0].CLK
clock => memory[12][1].CLK
clock => memory[12][2].CLK
clock => memory[12][3].CLK
clock => memory[12][4].CLK
clock => memory[12][5].CLK
clock => memory[13][0].CLK
clock => memory[13][1].CLK
clock => memory[13][2].CLK
clock => memory[13][3].CLK
clock => memory[13][4].CLK
clock => memory[13][5].CLK
clock => memory[14][0].CLK
clock => memory[14][1].CLK
clock => memory[14][2].CLK
clock => memory[14][3].CLK
clock => memory[14][4].CLK
clock => memory[14][5].CLK
clock => memory[15][0].CLK
clock => memory[15][1].CLK
clock => memory[15][2].CLK
clock => memory[15][3].CLK
clock => memory[15][4].CLK
clock => memory[15][5].CLK
clock => memory[16][0].CLK
clock => memory[16][1].CLK
clock => memory[16][2].CLK
clock => memory[16][3].CLK
clock => memory[16][4].CLK
clock => memory[16][5].CLK
clock => memory[17][0].CLK
clock => memory[17][1].CLK
clock => memory[17][2].CLK
clock => memory[17][3].CLK
clock => memory[17][4].CLK
clock => memory[17][5].CLK
clock => memory[18][0].CLK
clock => memory[18][1].CLK
clock => memory[18][2].CLK
clock => memory[18][3].CLK
clock => memory[18][4].CLK
clock => memory[18][5].CLK
clock => memory[19][0].CLK
clock => memory[19][1].CLK
clock => memory[19][2].CLK
clock => memory[19][3].CLK
clock => memory[19][4].CLK
clock => memory[19][5].CLK
clock => memory[20][0].CLK
clock => memory[20][1].CLK
clock => memory[20][2].CLK
clock => memory[20][3].CLK
clock => memory[20][4].CLK
clock => memory[20][5].CLK
clock => memory[21][0].CLK
clock => memory[21][1].CLK
clock => memory[21][2].CLK
clock => memory[21][3].CLK
clock => memory[21][4].CLK
clock => memory[21][5].CLK
clock => memory[22][0].CLK
clock => memory[22][1].CLK
clock => memory[22][2].CLK
clock => memory[22][3].CLK
clock => memory[22][4].CLK
clock => memory[22][5].CLK
clock => memory[23][0].CLK
clock => memory[23][1].CLK
clock => memory[23][2].CLK
clock => memory[23][3].CLK
clock => memory[23][4].CLK
clock => memory[23][5].CLK
clock => memory[24][0].CLK
clock => memory[24][1].CLK
clock => memory[24][2].CLK
clock => memory[24][3].CLK
clock => memory[24][4].CLK
clock => memory[24][5].CLK
clock => memory[25][0].CLK
clock => memory[25][1].CLK
clock => memory[25][2].CLK
clock => memory[25][3].CLK
clock => memory[25][4].CLK
clock => memory[25][5].CLK
clock => memory[26][0].CLK
clock => memory[26][1].CLK
clock => memory[26][2].CLK
clock => memory[26][3].CLK
clock => memory[26][4].CLK
clock => memory[26][5].CLK
clock => memory[27][0].CLK
clock => memory[27][1].CLK
clock => memory[27][2].CLK
clock => memory[27][3].CLK
clock => memory[27][4].CLK
clock => memory[27][5].CLK
clock => memory[28][0].CLK
clock => memory[28][1].CLK
clock => memory[28][2].CLK
clock => memory[28][3].CLK
clock => memory[28][4].CLK
clock => memory[28][5].CLK
clock => memory[29][0].CLK
clock => memory[29][1].CLK
clock => memory[29][2].CLK
clock => memory[29][3].CLK
clock => memory[29][4].CLK
clock => memory[29][5].CLK
clock => memory[30][0].CLK
clock => memory[30][1].CLK
clock => memory[30][2].CLK
clock => memory[30][3].CLK
clock => memory[30][4].CLK
clock => memory[30][5].CLK
clock => memory[31][0].CLK
clock => memory[31][1].CLK
clock => memory[31][2].CLK
clock => memory[31][3].CLK
clock => memory[31][4].CLK
clock => memory[31][5].CLK
clock => memory[32][0].CLK
clock => memory[32][1].CLK
clock => memory[32][2].CLK
clock => memory[32][3].CLK
clock => memory[32][4].CLK
clock => memory[32][5].CLK
clock => memory[33][0].CLK
clock => memory[33][1].CLK
clock => memory[33][2].CLK
clock => memory[33][3].CLK
clock => memory[33][4].CLK
clock => memory[33][5].CLK
clock => memory[34][0].CLK
clock => memory[34][1].CLK
clock => memory[34][2].CLK
clock => memory[34][3].CLK
clock => memory[34][4].CLK
clock => memory[34][5].CLK
clock => memory[35][0].CLK
clock => memory[35][1].CLK
clock => memory[35][2].CLK
clock => memory[35][3].CLK
clock => memory[35][4].CLK
clock => memory[35][5].CLK
clock => memory[36][0].CLK
clock => memory[36][1].CLK
clock => memory[36][2].CLK
clock => memory[36][3].CLK
clock => memory[36][4].CLK
clock => memory[36][5].CLK
clock => memory[37][0].CLK
clock => memory[37][1].CLK
clock => memory[37][2].CLK
clock => memory[37][3].CLK
clock => memory[37][4].CLK
clock => memory[37][5].CLK
clock => memory[38][0].CLK
clock => memory[38][1].CLK
clock => memory[38][2].CLK
clock => memory[38][3].CLK
clock => memory[38][4].CLK
clock => memory[38][5].CLK
clock => memory[39][0].CLK
clock => memory[39][1].CLK
clock => memory[39][2].CLK
clock => memory[39][3].CLK
clock => memory[39][4].CLK
clock => memory[39][5].CLK
clock => memory[40][0].CLK
clock => memory[40][1].CLK
clock => memory[40][2].CLK
clock => memory[40][3].CLK
clock => memory[40][4].CLK
clock => memory[40][5].CLK
clock => memory[41][0].CLK
clock => memory[41][1].CLK
clock => memory[41][2].CLK
clock => memory[41][3].CLK
clock => memory[41][4].CLK
clock => memory[41][5].CLK
clock => memory[42][0].CLK
clock => memory[42][1].CLK
clock => memory[42][2].CLK
clock => memory[42][3].CLK
clock => memory[42][4].CLK
clock => memory[42][5].CLK
clock => memory[43][0].CLK
clock => memory[43][1].CLK
clock => memory[43][2].CLK
clock => memory[43][3].CLK
clock => memory[43][4].CLK
clock => memory[43][5].CLK
clock => memory[44][0].CLK
clock => memory[44][1].CLK
clock => memory[44][2].CLK
clock => memory[44][3].CLK
clock => memory[44][4].CLK
clock => memory[44][5].CLK
clock => memory[45][0].CLK
clock => memory[45][1].CLK
clock => memory[45][2].CLK
clock => memory[45][3].CLK
clock => memory[45][4].CLK
clock => memory[45][5].CLK
clock => memory[46][0].CLK
clock => memory[46][1].CLK
clock => memory[46][2].CLK
clock => memory[46][3].CLK
clock => memory[46][4].CLK
clock => memory[46][5].CLK
clock => memory[47][0].CLK
clock => memory[47][1].CLK
clock => memory[47][2].CLK
clock => memory[47][3].CLK
clock => memory[47][4].CLK
clock => memory[47][5].CLK
clock => memory[48][0].CLK
clock => memory[48][1].CLK
clock => memory[48][2].CLK
clock => memory[48][3].CLK
clock => memory[48][4].CLK
clock => memory[48][5].CLK
clock => memory[49][0].CLK
clock => memory[49][1].CLK
clock => memory[49][2].CLK
clock => memory[49][3].CLK
clock => memory[49][4].CLK
clock => memory[49][5].CLK
clock => memory[50][0].CLK
clock => memory[50][1].CLK
clock => memory[50][2].CLK
clock => memory[50][3].CLK
clock => memory[50][4].CLK
clock => memory[50][5].CLK
clock => memory[51][0].CLK
clock => memory[51][1].CLK
clock => memory[51][2].CLK
clock => memory[51][3].CLK
clock => memory[51][4].CLK
clock => memory[51][5].CLK
enable => t_num[0].ENA
enable => t_num[1].ENA
enable => t_num[2].ENA
enable => t_num[3].ENA
enable => t_num[4].ENA
enable => t_num[5].ENA
enable => memory[0][0].ENA
enable => memory[0][1].ENA
enable => memory[0][2].ENA
enable => memory[0][3].ENA
enable => memory[0][4].ENA
enable => memory[0][5].ENA
enable => memory[1][0].ENA
enable => memory[1][1].ENA
enable => memory[1][2].ENA
enable => memory[1][3].ENA
enable => memory[1][4].ENA
enable => memory[1][5].ENA
enable => memory[2][0].ENA
enable => memory[2][1].ENA
enable => memory[2][2].ENA
enable => memory[2][3].ENA
enable => memory[2][4].ENA
enable => memory[2][5].ENA
enable => memory[3][0].ENA
enable => memory[3][1].ENA
enable => memory[3][2].ENA
enable => memory[3][3].ENA
enable => memory[3][4].ENA
enable => memory[3][5].ENA
enable => memory[4][0].ENA
enable => memory[4][1].ENA
enable => memory[4][2].ENA
enable => memory[4][3].ENA
enable => memory[4][4].ENA
enable => memory[4][5].ENA
enable => memory[5][0].ENA
enable => memory[5][1].ENA
enable => memory[5][2].ENA
enable => memory[5][3].ENA
enable => memory[5][4].ENA
enable => memory[5][5].ENA
enable => memory[6][0].ENA
enable => memory[6][1].ENA
enable => memory[6][2].ENA
enable => memory[6][3].ENA
enable => memory[6][4].ENA
enable => memory[6][5].ENA
enable => memory[7][0].ENA
enable => memory[7][1].ENA
enable => memory[7][2].ENA
enable => memory[7][3].ENA
enable => memory[7][4].ENA
enable => memory[7][5].ENA
enable => memory[8][0].ENA
enable => memory[8][1].ENA
enable => memory[8][2].ENA
enable => memory[8][3].ENA
enable => memory[8][4].ENA
enable => memory[8][5].ENA
enable => memory[9][0].ENA
enable => memory[9][1].ENA
enable => memory[9][2].ENA
enable => memory[9][3].ENA
enable => memory[9][4].ENA
enable => memory[9][5].ENA
enable => memory[10][0].ENA
enable => memory[10][1].ENA
enable => memory[10][2].ENA
enable => memory[10][3].ENA
enable => memory[10][4].ENA
enable => memory[10][5].ENA
enable => memory[11][0].ENA
enable => memory[11][1].ENA
enable => memory[11][2].ENA
enable => memory[11][3].ENA
enable => memory[11][4].ENA
enable => memory[11][5].ENA
enable => memory[12][0].ENA
enable => memory[12][1].ENA
enable => memory[12][2].ENA
enable => memory[12][3].ENA
enable => memory[12][4].ENA
enable => memory[12][5].ENA
enable => memory[13][0].ENA
enable => memory[13][1].ENA
enable => memory[13][2].ENA
enable => memory[13][3].ENA
enable => memory[13][4].ENA
enable => memory[13][5].ENA
enable => memory[14][0].ENA
enable => memory[14][1].ENA
enable => memory[14][2].ENA
enable => memory[14][3].ENA
enable => memory[14][4].ENA
enable => memory[14][5].ENA
enable => memory[15][0].ENA
enable => memory[15][1].ENA
enable => memory[15][2].ENA
enable => memory[15][3].ENA
enable => memory[15][4].ENA
enable => memory[15][5].ENA
enable => memory[16][0].ENA
enable => memory[16][1].ENA
enable => memory[16][2].ENA
enable => memory[16][3].ENA
enable => memory[16][4].ENA
enable => memory[16][5].ENA
enable => memory[17][0].ENA
enable => memory[17][1].ENA
enable => memory[17][2].ENA
enable => memory[17][3].ENA
enable => memory[17][4].ENA
enable => memory[17][5].ENA
enable => memory[18][0].ENA
enable => memory[18][1].ENA
enable => memory[18][2].ENA
enable => memory[18][3].ENA
enable => memory[18][4].ENA
enable => memory[18][5].ENA
enable => memory[19][0].ENA
enable => memory[19][1].ENA
enable => memory[19][2].ENA
enable => memory[19][3].ENA
enable => memory[19][4].ENA
enable => memory[19][5].ENA
enable => memory[20][0].ENA
enable => memory[20][1].ENA
enable => memory[20][2].ENA
enable => memory[20][3].ENA
enable => memory[20][4].ENA
enable => memory[20][5].ENA
enable => memory[21][0].ENA
enable => memory[21][1].ENA
enable => memory[21][2].ENA
enable => memory[21][3].ENA
enable => memory[21][4].ENA
enable => memory[21][5].ENA
enable => memory[22][0].ENA
enable => memory[22][1].ENA
enable => memory[22][2].ENA
enable => memory[22][3].ENA
enable => memory[22][4].ENA
enable => memory[22][5].ENA
enable => memory[23][0].ENA
enable => memory[23][1].ENA
enable => memory[23][2].ENA
enable => memory[23][3].ENA
enable => memory[23][4].ENA
enable => memory[23][5].ENA
enable => memory[24][0].ENA
enable => memory[24][1].ENA
enable => memory[24][2].ENA
enable => memory[24][3].ENA
enable => memory[24][4].ENA
enable => memory[24][5].ENA
enable => memory[25][0].ENA
enable => memory[25][1].ENA
enable => memory[25][2].ENA
enable => memory[25][3].ENA
enable => memory[25][4].ENA
enable => memory[25][5].ENA
enable => memory[26][0].ENA
enable => memory[26][1].ENA
enable => memory[26][2].ENA
enable => memory[26][3].ENA
enable => memory[26][4].ENA
enable => memory[26][5].ENA
enable => memory[27][0].ENA
enable => memory[27][1].ENA
enable => memory[27][2].ENA
enable => memory[27][3].ENA
enable => memory[27][4].ENA
enable => memory[27][5].ENA
enable => memory[28][0].ENA
enable => memory[28][1].ENA
enable => memory[28][2].ENA
enable => memory[28][3].ENA
enable => memory[28][4].ENA
enable => memory[28][5].ENA
enable => memory[29][0].ENA
enable => memory[29][1].ENA
enable => memory[29][2].ENA
enable => memory[29][3].ENA
enable => memory[29][4].ENA
enable => memory[29][5].ENA
enable => memory[30][0].ENA
enable => memory[30][1].ENA
enable => memory[30][2].ENA
enable => memory[30][3].ENA
enable => memory[30][4].ENA
enable => memory[30][5].ENA
enable => memory[31][0].ENA
enable => memory[31][1].ENA
enable => memory[31][2].ENA
enable => memory[31][3].ENA
enable => memory[31][4].ENA
enable => memory[31][5].ENA
enable => memory[32][0].ENA
enable => memory[32][1].ENA
enable => memory[32][2].ENA
enable => memory[32][3].ENA
enable => memory[32][4].ENA
enable => memory[32][5].ENA
enable => memory[33][0].ENA
enable => memory[33][1].ENA
enable => memory[33][2].ENA
enable => memory[33][3].ENA
enable => memory[33][4].ENA
enable => memory[33][5].ENA
enable => memory[34][0].ENA
enable => memory[34][1].ENA
enable => memory[34][2].ENA
enable => memory[34][3].ENA
enable => memory[34][4].ENA
enable => memory[34][5].ENA
enable => memory[35][0].ENA
enable => memory[35][1].ENA
enable => memory[35][2].ENA
enable => memory[35][3].ENA
enable => memory[35][4].ENA
enable => memory[35][5].ENA
enable => memory[36][0].ENA
enable => memory[36][1].ENA
enable => memory[36][2].ENA
enable => memory[36][3].ENA
enable => memory[36][4].ENA
enable => memory[36][5].ENA
enable => memory[37][0].ENA
enable => memory[37][1].ENA
enable => memory[37][2].ENA
enable => memory[37][3].ENA
enable => memory[37][4].ENA
enable => memory[37][5].ENA
enable => memory[38][0].ENA
enable => memory[38][1].ENA
enable => memory[38][2].ENA
enable => memory[38][3].ENA
enable => memory[38][4].ENA
enable => memory[38][5].ENA
enable => memory[39][0].ENA
enable => memory[39][1].ENA
enable => memory[39][2].ENA
enable => memory[39][3].ENA
enable => memory[39][4].ENA
enable => memory[39][5].ENA
enable => memory[40][0].ENA
enable => memory[40][1].ENA
enable => memory[40][2].ENA
enable => memory[40][3].ENA
enable => memory[40][4].ENA
enable => memory[40][5].ENA
enable => memory[41][0].ENA
enable => memory[41][1].ENA
enable => memory[41][2].ENA
enable => memory[41][3].ENA
enable => memory[41][4].ENA
enable => memory[41][5].ENA
enable => memory[42][0].ENA
enable => memory[42][1].ENA
enable => memory[42][2].ENA
enable => memory[42][3].ENA
enable => memory[42][4].ENA
enable => memory[42][5].ENA
enable => memory[43][0].ENA
enable => memory[43][1].ENA
enable => memory[43][2].ENA
enable => memory[43][3].ENA
enable => memory[43][4].ENA
enable => memory[43][5].ENA
enable => memory[44][0].ENA
enable => memory[44][1].ENA
enable => memory[44][2].ENA
enable => memory[44][3].ENA
enable => memory[44][4].ENA
enable => memory[44][5].ENA
enable => memory[45][0].ENA
enable => memory[45][1].ENA
enable => memory[45][2].ENA
enable => memory[45][3].ENA
enable => memory[45][4].ENA
enable => memory[45][5].ENA
enable => memory[46][0].ENA
enable => memory[46][1].ENA
enable => memory[46][2].ENA
enable => memory[46][3].ENA
enable => memory[46][4].ENA
enable => memory[46][5].ENA
enable => memory[47][0].ENA
enable => memory[47][1].ENA
enable => memory[47][2].ENA
enable => memory[47][3].ENA
enable => memory[47][4].ENA
enable => memory[47][5].ENA
enable => memory[48][0].ENA
enable => memory[48][1].ENA
enable => memory[48][2].ENA
enable => memory[48][3].ENA
enable => memory[48][4].ENA
enable => memory[48][5].ENA
enable => memory[49][0].ENA
enable => memory[49][1].ENA
enable => memory[49][2].ENA
enable => memory[49][3].ENA
enable => memory[49][4].ENA
enable => memory[49][5].ENA
enable => memory[50][0].ENA
enable => memory[50][1].ENA
enable => memory[50][2].ENA
enable => memory[50][3].ENA
enable => memory[50][4].ENA
enable => memory[50][5].ENA
enable => memory[51][0].ENA
enable => memory[51][1].ENA
enable => memory[51][2].ENA
enable => memory[51][3].ENA
enable => memory[51][4].ENA
enable => memory[51][5].ENA
reset => t_num[0].ACLR
reset => t_num[1].ACLR
reset => t_num[2].ACLR
reset => t_num[3].ACLR
reset => t_num[4].ACLR
reset => t_num[5].ACLR
reset => memory[0][0].ACLR
reset => memory[0][1].ACLR
reset => memory[0][2].ACLR
reset => memory[0][3].ACLR
reset => memory[0][4].ACLR
reset => memory[0][5].ACLR
reset => memory[1][0].ACLR
reset => memory[1][1].ACLR
reset => memory[1][2].ACLR
reset => memory[1][3].ACLR
reset => memory[1][4].ACLR
reset => memory[1][5].ACLR
reset => memory[2][0].ACLR
reset => memory[2][1].ACLR
reset => memory[2][2].ACLR
reset => memory[2][3].ACLR
reset => memory[2][4].ACLR
reset => memory[2][5].ACLR
reset => memory[3][0].ACLR
reset => memory[3][1].ACLR
reset => memory[3][2].ACLR
reset => memory[3][3].ACLR
reset => memory[3][4].ACLR
reset => memory[3][5].ACLR
reset => memory[4][0].ACLR
reset => memory[4][1].ACLR
reset => memory[4][2].ACLR
reset => memory[4][3].ACLR
reset => memory[4][4].ACLR
reset => memory[4][5].ACLR
reset => memory[5][0].ACLR
reset => memory[5][1].ACLR
reset => memory[5][2].ACLR
reset => memory[5][3].ACLR
reset => memory[5][4].ACLR
reset => memory[5][5].ACLR
reset => memory[6][0].ACLR
reset => memory[6][1].ACLR
reset => memory[6][2].ACLR
reset => memory[6][3].ACLR
reset => memory[6][4].ACLR
reset => memory[6][5].ACLR
reset => memory[7][0].ACLR
reset => memory[7][1].ACLR
reset => memory[7][2].ACLR
reset => memory[7][3].ACLR
reset => memory[7][4].ACLR
reset => memory[7][5].ACLR
reset => memory[8][0].ACLR
reset => memory[8][1].ACLR
reset => memory[8][2].ACLR
reset => memory[8][3].ACLR
reset => memory[8][4].ACLR
reset => memory[8][5].ACLR
reset => memory[9][0].ACLR
reset => memory[9][1].ACLR
reset => memory[9][2].ACLR
reset => memory[9][3].ACLR
reset => memory[9][4].ACLR
reset => memory[9][5].ACLR
reset => memory[10][0].ACLR
reset => memory[10][1].ACLR
reset => memory[10][2].ACLR
reset => memory[10][3].ACLR
reset => memory[10][4].ACLR
reset => memory[10][5].ACLR
reset => memory[11][0].ACLR
reset => memory[11][1].ACLR
reset => memory[11][2].ACLR
reset => memory[11][3].ACLR
reset => memory[11][4].ACLR
reset => memory[11][5].ACLR
reset => memory[12][0].ACLR
reset => memory[12][1].ACLR
reset => memory[12][2].ACLR
reset => memory[12][3].ACLR
reset => memory[12][4].ACLR
reset => memory[12][5].ACLR
reset => memory[13][0].ACLR
reset => memory[13][1].ACLR
reset => memory[13][2].ACLR
reset => memory[13][3].ACLR
reset => memory[13][4].ACLR
reset => memory[13][5].ACLR
reset => memory[14][0].ACLR
reset => memory[14][1].ACLR
reset => memory[14][2].ACLR
reset => memory[14][3].ACLR
reset => memory[14][4].ACLR
reset => memory[14][5].ACLR
reset => memory[15][0].ACLR
reset => memory[15][1].ACLR
reset => memory[15][2].ACLR
reset => memory[15][3].ACLR
reset => memory[15][4].ACLR
reset => memory[15][5].ACLR
reset => memory[16][0].ACLR
reset => memory[16][1].ACLR
reset => memory[16][2].ACLR
reset => memory[16][3].ACLR
reset => memory[16][4].ACLR
reset => memory[16][5].ACLR
reset => memory[17][0].ACLR
reset => memory[17][1].ACLR
reset => memory[17][2].ACLR
reset => memory[17][3].ACLR
reset => memory[17][4].ACLR
reset => memory[17][5].ACLR
reset => memory[18][0].ACLR
reset => memory[18][1].ACLR
reset => memory[18][2].ACLR
reset => memory[18][3].ACLR
reset => memory[18][4].ACLR
reset => memory[18][5].ACLR
reset => memory[19][0].ACLR
reset => memory[19][1].ACLR
reset => memory[19][2].ACLR
reset => memory[19][3].ACLR
reset => memory[19][4].ACLR
reset => memory[19][5].ACLR
reset => memory[20][0].ACLR
reset => memory[20][1].ACLR
reset => memory[20][2].ACLR
reset => memory[20][3].ACLR
reset => memory[20][4].ACLR
reset => memory[20][5].ACLR
reset => memory[21][0].ACLR
reset => memory[21][1].ACLR
reset => memory[21][2].ACLR
reset => memory[21][3].ACLR
reset => memory[21][4].ACLR
reset => memory[21][5].ACLR
reset => memory[22][0].ACLR
reset => memory[22][1].ACLR
reset => memory[22][2].ACLR
reset => memory[22][3].ACLR
reset => memory[22][4].ACLR
reset => memory[22][5].ACLR
reset => memory[23][0].ACLR
reset => memory[23][1].ACLR
reset => memory[23][2].ACLR
reset => memory[23][3].ACLR
reset => memory[23][4].ACLR
reset => memory[23][5].ACLR
reset => memory[24][0].ACLR
reset => memory[24][1].ACLR
reset => memory[24][2].ACLR
reset => memory[24][3].ACLR
reset => memory[24][4].ACLR
reset => memory[24][5].ACLR
reset => memory[25][0].ACLR
reset => memory[25][1].ACLR
reset => memory[25][2].ACLR
reset => memory[25][3].ACLR
reset => memory[25][4].ACLR
reset => memory[25][5].ACLR
reset => memory[26][0].ACLR
reset => memory[26][1].ACLR
reset => memory[26][2].ACLR
reset => memory[26][3].ACLR
reset => memory[26][4].ACLR
reset => memory[26][5].ACLR
reset => memory[27][0].ACLR
reset => memory[27][1].ACLR
reset => memory[27][2].ACLR
reset => memory[27][3].ACLR
reset => memory[27][4].ACLR
reset => memory[27][5].ACLR
reset => memory[28][0].ACLR
reset => memory[28][1].ACLR
reset => memory[28][2].ACLR
reset => memory[28][3].ACLR
reset => memory[28][4].ACLR
reset => memory[28][5].ACLR
reset => memory[29][0].ACLR
reset => memory[29][1].ACLR
reset => memory[29][2].ACLR
reset => memory[29][3].ACLR
reset => memory[29][4].ACLR
reset => memory[29][5].ACLR
reset => memory[30][0].ACLR
reset => memory[30][1].ACLR
reset => memory[30][2].ACLR
reset => memory[30][3].ACLR
reset => memory[30][4].ACLR
reset => memory[30][5].ACLR
reset => memory[31][0].ACLR
reset => memory[31][1].ACLR
reset => memory[31][2].ACLR
reset => memory[31][3].ACLR
reset => memory[31][4].ACLR
reset => memory[31][5].ACLR
reset => memory[32][0].ACLR
reset => memory[32][1].ACLR
reset => memory[32][2].ACLR
reset => memory[32][3].ACLR
reset => memory[32][4].ACLR
reset => memory[32][5].ACLR
reset => memory[33][0].ACLR
reset => memory[33][1].ACLR
reset => memory[33][2].ACLR
reset => memory[33][3].ACLR
reset => memory[33][4].ACLR
reset => memory[33][5].ACLR
reset => memory[34][0].ACLR
reset => memory[34][1].ACLR
reset => memory[34][2].ACLR
reset => memory[34][3].ACLR
reset => memory[34][4].ACLR
reset => memory[34][5].ACLR
reset => memory[35][0].ACLR
reset => memory[35][1].ACLR
reset => memory[35][2].ACLR
reset => memory[35][3].ACLR
reset => memory[35][4].ACLR
reset => memory[35][5].ACLR
reset => memory[36][0].ACLR
reset => memory[36][1].ACLR
reset => memory[36][2].ACLR
reset => memory[36][3].ACLR
reset => memory[36][4].ACLR
reset => memory[36][5].ACLR
reset => memory[37][0].ACLR
reset => memory[37][1].ACLR
reset => memory[37][2].ACLR
reset => memory[37][3].ACLR
reset => memory[37][4].ACLR
reset => memory[37][5].ACLR
reset => memory[38][0].ACLR
reset => memory[38][1].ACLR
reset => memory[38][2].ACLR
reset => memory[38][3].ACLR
reset => memory[38][4].ACLR
reset => memory[38][5].ACLR
reset => memory[39][0].ACLR
reset => memory[39][1].ACLR
reset => memory[39][2].ACLR
reset => memory[39][3].ACLR
reset => memory[39][4].ACLR
reset => memory[39][5].ACLR
reset => memory[40][0].ACLR
reset => memory[40][1].ACLR
reset => memory[40][2].ACLR
reset => memory[40][3].ACLR
reset => memory[40][4].ACLR
reset => memory[40][5].ACLR
reset => memory[41][0].ACLR
reset => memory[41][1].ACLR
reset => memory[41][2].ACLR
reset => memory[41][3].ACLR
reset => memory[41][4].ACLR
reset => memory[41][5].ACLR
reset => memory[42][0].ACLR
reset => memory[42][1].ACLR
reset => memory[42][2].ACLR
reset => memory[42][3].ACLR
reset => memory[42][4].ACLR
reset => memory[42][5].ACLR
reset => memory[43][0].ACLR
reset => memory[43][1].ACLR
reset => memory[43][2].ACLR
reset => memory[43][3].ACLR
reset => memory[43][4].ACLR
reset => memory[43][5].ACLR
reset => memory[44][0].ACLR
reset => memory[44][1].ACLR
reset => memory[44][2].ACLR
reset => memory[44][3].ACLR
reset => memory[44][4].ACLR
reset => memory[44][5].ACLR
reset => memory[45][0].ACLR
reset => memory[45][1].ACLR
reset => memory[45][2].ACLR
reset => memory[45][3].ACLR
reset => memory[45][4].ACLR
reset => memory[45][5].ACLR
reset => memory[46][0].ACLR
reset => memory[46][1].ACLR
reset => memory[46][2].ACLR
reset => memory[46][3].ACLR
reset => memory[46][4].ACLR
reset => memory[46][5].ACLR
reset => memory[47][0].ACLR
reset => memory[47][1].ACLR
reset => memory[47][2].ACLR
reset => memory[47][3].ACLR
reset => memory[47][4].ACLR
reset => memory[47][5].ACLR
reset => memory[48][0].ACLR
reset => memory[48][1].ACLR
reset => memory[48][2].ACLR
reset => memory[48][3].ACLR
reset => memory[48][4].ACLR
reset => memory[48][5].ACLR
reset => memory[49][0].ACLR
reset => memory[49][1].ACLR
reset => memory[49][2].ACLR
reset => memory[49][3].ACLR
reset => memory[49][4].ACLR
reset => memory[49][5].ACLR
reset => memory[50][0].ACLR
reset => memory[50][1].ACLR
reset => memory[50][2].ACLR
reset => memory[50][3].ACLR
reset => memory[50][4].ACLR
reset => memory[50][5].ACLR
reset => memory[51][0].ACLR
reset => memory[51][1].ACLR
reset => memory[51][2].ACLR
reset => memory[51][3].ACLR
reset => memory[51][4].ACLR
reset => memory[51][5].ACLR
mode[0] => Equal0.IN1
mode[0] => Equal1.IN0
mode[0] => Equal2.IN1
mode[1] => Equal0.IN0
mode[1] => Equal1.IN1
mode[1] => Equal2.IN0
addr[0] => LessThan0.IN12
addr[0] => LessThan1.IN12
addr[0] => LessThan2.IN12
addr[0] => LessThan3.IN12
addr[0] => LessThan4.IN12
addr[0] => LessThan5.IN12
addr[0] => LessThan6.IN12
addr[0] => LessThan7.IN12
addr[0] => LessThan8.IN12
addr[0] => LessThan9.IN12
addr[0] => LessThan10.IN12
addr[0] => LessThan11.IN12
addr[0] => LessThan12.IN12
addr[0] => LessThan13.IN12
addr[0] => LessThan14.IN12
addr[0] => LessThan15.IN12
addr[0] => LessThan16.IN12
addr[0] => LessThan17.IN12
addr[0] => LessThan18.IN12
addr[0] => LessThan19.IN12
addr[0] => LessThan20.IN12
addr[0] => LessThan21.IN12
addr[0] => LessThan22.IN12
addr[0] => LessThan23.IN12
addr[0] => LessThan24.IN12
addr[0] => LessThan25.IN12
addr[0] => LessThan26.IN12
addr[0] => LessThan27.IN12
addr[0] => LessThan28.IN12
addr[0] => LessThan29.IN12
addr[0] => LessThan30.IN12
addr[0] => LessThan31.IN12
addr[0] => LessThan32.IN12
addr[0] => LessThan33.IN12
addr[0] => LessThan34.IN12
addr[0] => LessThan35.IN12
addr[0] => LessThan36.IN12
addr[0] => LessThan37.IN12
addr[0] => LessThan38.IN12
addr[0] => LessThan39.IN12
addr[0] => LessThan40.IN12
addr[0] => LessThan41.IN12
addr[0] => LessThan42.IN12
addr[0] => LessThan43.IN12
addr[0] => LessThan44.IN12
addr[0] => LessThan45.IN12
addr[0] => LessThan46.IN12
addr[0] => LessThan47.IN12
addr[0] => LessThan48.IN12
addr[0] => LessThan49.IN12
addr[0] => LessThan50.IN12
addr[0] => LessThan51.IN12
addr[0] => Mux0.IN17
addr[0] => Mux1.IN17
addr[0] => Mux2.IN17
addr[0] => Mux3.IN17
addr[0] => Mux4.IN17
addr[0] => Mux5.IN17
addr[0] => LessThan52.IN12
addr[0] => Equal3.IN5
addr[0] => Equal4.IN5
addr[1] => LessThan0.IN11
addr[1] => LessThan1.IN11
addr[1] => LessThan2.IN11
addr[1] => LessThan3.IN11
addr[1] => LessThan4.IN11
addr[1] => LessThan5.IN11
addr[1] => LessThan6.IN11
addr[1] => LessThan7.IN11
addr[1] => LessThan8.IN11
addr[1] => LessThan9.IN11
addr[1] => LessThan10.IN11
addr[1] => LessThan11.IN11
addr[1] => LessThan12.IN11
addr[1] => LessThan13.IN11
addr[1] => LessThan14.IN11
addr[1] => LessThan15.IN11
addr[1] => LessThan16.IN11
addr[1] => LessThan17.IN11
addr[1] => LessThan18.IN11
addr[1] => LessThan19.IN11
addr[1] => LessThan20.IN11
addr[1] => LessThan21.IN11
addr[1] => LessThan22.IN11
addr[1] => LessThan23.IN11
addr[1] => LessThan24.IN11
addr[1] => LessThan25.IN11
addr[1] => LessThan26.IN11
addr[1] => LessThan27.IN11
addr[1] => LessThan28.IN11
addr[1] => LessThan29.IN11
addr[1] => LessThan30.IN11
addr[1] => LessThan31.IN11
addr[1] => LessThan32.IN11
addr[1] => LessThan33.IN11
addr[1] => LessThan34.IN11
addr[1] => LessThan35.IN11
addr[1] => LessThan36.IN11
addr[1] => LessThan37.IN11
addr[1] => LessThan38.IN11
addr[1] => LessThan39.IN11
addr[1] => LessThan40.IN11
addr[1] => LessThan41.IN11
addr[1] => LessThan42.IN11
addr[1] => LessThan43.IN11
addr[1] => LessThan44.IN11
addr[1] => LessThan45.IN11
addr[1] => LessThan46.IN11
addr[1] => LessThan47.IN11
addr[1] => LessThan48.IN11
addr[1] => LessThan49.IN11
addr[1] => LessThan50.IN11
addr[1] => LessThan51.IN11
addr[1] => Mux0.IN16
addr[1] => Mux1.IN16
addr[1] => Mux2.IN16
addr[1] => Mux3.IN16
addr[1] => Mux4.IN16
addr[1] => Mux5.IN16
addr[1] => LessThan52.IN11
addr[1] => Equal3.IN4
addr[1] => Equal4.IN4
addr[2] => LessThan0.IN10
addr[2] => LessThan1.IN10
addr[2] => LessThan2.IN10
addr[2] => LessThan3.IN10
addr[2] => LessThan4.IN10
addr[2] => LessThan5.IN10
addr[2] => LessThan6.IN10
addr[2] => LessThan7.IN10
addr[2] => LessThan8.IN10
addr[2] => LessThan9.IN10
addr[2] => LessThan10.IN10
addr[2] => LessThan11.IN10
addr[2] => LessThan12.IN10
addr[2] => LessThan13.IN10
addr[2] => LessThan14.IN10
addr[2] => LessThan15.IN10
addr[2] => LessThan16.IN10
addr[2] => LessThan17.IN10
addr[2] => LessThan18.IN10
addr[2] => LessThan19.IN10
addr[2] => LessThan20.IN10
addr[2] => LessThan21.IN10
addr[2] => LessThan22.IN10
addr[2] => LessThan23.IN10
addr[2] => LessThan24.IN10
addr[2] => LessThan25.IN10
addr[2] => LessThan26.IN10
addr[2] => LessThan27.IN10
addr[2] => LessThan28.IN10
addr[2] => LessThan29.IN10
addr[2] => LessThan30.IN10
addr[2] => LessThan31.IN10
addr[2] => LessThan32.IN10
addr[2] => LessThan33.IN10
addr[2] => LessThan34.IN10
addr[2] => LessThan35.IN10
addr[2] => LessThan36.IN10
addr[2] => LessThan37.IN10
addr[2] => LessThan38.IN10
addr[2] => LessThan39.IN10
addr[2] => LessThan40.IN10
addr[2] => LessThan41.IN10
addr[2] => LessThan42.IN10
addr[2] => LessThan43.IN10
addr[2] => LessThan44.IN10
addr[2] => LessThan45.IN10
addr[2] => LessThan46.IN10
addr[2] => LessThan47.IN10
addr[2] => LessThan48.IN10
addr[2] => LessThan49.IN10
addr[2] => LessThan50.IN10
addr[2] => LessThan51.IN10
addr[2] => Mux0.IN15
addr[2] => Mux1.IN15
addr[2] => Mux2.IN15
addr[2] => Mux3.IN15
addr[2] => Mux4.IN15
addr[2] => Mux5.IN15
addr[2] => LessThan52.IN10
addr[2] => Equal3.IN3
addr[2] => Equal4.IN1
addr[3] => LessThan0.IN9
addr[3] => LessThan1.IN9
addr[3] => LessThan2.IN9
addr[3] => LessThan3.IN9
addr[3] => LessThan4.IN9
addr[3] => LessThan5.IN9
addr[3] => LessThan6.IN9
addr[3] => LessThan7.IN9
addr[3] => LessThan8.IN9
addr[3] => LessThan9.IN9
addr[3] => LessThan10.IN9
addr[3] => LessThan11.IN9
addr[3] => LessThan12.IN9
addr[3] => LessThan13.IN9
addr[3] => LessThan14.IN9
addr[3] => LessThan15.IN9
addr[3] => LessThan16.IN9
addr[3] => LessThan17.IN9
addr[3] => LessThan18.IN9
addr[3] => LessThan19.IN9
addr[3] => LessThan20.IN9
addr[3] => LessThan21.IN9
addr[3] => LessThan22.IN9
addr[3] => LessThan23.IN9
addr[3] => LessThan24.IN9
addr[3] => LessThan25.IN9
addr[3] => LessThan26.IN9
addr[3] => LessThan27.IN9
addr[3] => LessThan28.IN9
addr[3] => LessThan29.IN9
addr[3] => LessThan30.IN9
addr[3] => LessThan31.IN9
addr[3] => LessThan32.IN9
addr[3] => LessThan33.IN9
addr[3] => LessThan34.IN9
addr[3] => LessThan35.IN9
addr[3] => LessThan36.IN9
addr[3] => LessThan37.IN9
addr[3] => LessThan38.IN9
addr[3] => LessThan39.IN9
addr[3] => LessThan40.IN9
addr[3] => LessThan41.IN9
addr[3] => LessThan42.IN9
addr[3] => LessThan43.IN9
addr[3] => LessThan44.IN9
addr[3] => LessThan45.IN9
addr[3] => LessThan46.IN9
addr[3] => LessThan47.IN9
addr[3] => LessThan48.IN9
addr[3] => LessThan49.IN9
addr[3] => LessThan50.IN9
addr[3] => LessThan51.IN9
addr[3] => Mux0.IN14
addr[3] => Mux1.IN14
addr[3] => Mux2.IN14
addr[3] => Mux3.IN14
addr[3] => Mux4.IN14
addr[3] => Mux5.IN14
addr[3] => LessThan52.IN9
addr[3] => Equal3.IN2
addr[3] => Equal4.IN0
addr[4] => LessThan0.IN8
addr[4] => LessThan1.IN8
addr[4] => LessThan2.IN8
addr[4] => LessThan3.IN8
addr[4] => LessThan4.IN8
addr[4] => LessThan5.IN8
addr[4] => LessThan6.IN8
addr[4] => LessThan7.IN8
addr[4] => LessThan8.IN8
addr[4] => LessThan9.IN8
addr[4] => LessThan10.IN8
addr[4] => LessThan11.IN8
addr[4] => LessThan12.IN8
addr[4] => LessThan13.IN8
addr[4] => LessThan14.IN8
addr[4] => LessThan15.IN8
addr[4] => LessThan16.IN8
addr[4] => LessThan17.IN8
addr[4] => LessThan18.IN8
addr[4] => LessThan19.IN8
addr[4] => LessThan20.IN8
addr[4] => LessThan21.IN8
addr[4] => LessThan22.IN8
addr[4] => LessThan23.IN8
addr[4] => LessThan24.IN8
addr[4] => LessThan25.IN8
addr[4] => LessThan26.IN8
addr[4] => LessThan27.IN8
addr[4] => LessThan28.IN8
addr[4] => LessThan29.IN8
addr[4] => LessThan30.IN8
addr[4] => LessThan31.IN8
addr[4] => LessThan32.IN8
addr[4] => LessThan33.IN8
addr[4] => LessThan34.IN8
addr[4] => LessThan35.IN8
addr[4] => LessThan36.IN8
addr[4] => LessThan37.IN8
addr[4] => LessThan38.IN8
addr[4] => LessThan39.IN8
addr[4] => LessThan40.IN8
addr[4] => LessThan41.IN8
addr[4] => LessThan42.IN8
addr[4] => LessThan43.IN8
addr[4] => LessThan44.IN8
addr[4] => LessThan45.IN8
addr[4] => LessThan46.IN8
addr[4] => LessThan47.IN8
addr[4] => LessThan48.IN8
addr[4] => LessThan49.IN8
addr[4] => LessThan50.IN8
addr[4] => LessThan51.IN8
addr[4] => Mux0.IN13
addr[4] => Mux1.IN13
addr[4] => Mux2.IN13
addr[4] => Mux3.IN13
addr[4] => Mux4.IN13
addr[4] => Mux5.IN13
addr[4] => LessThan52.IN8
addr[4] => Equal3.IN1
addr[4] => Equal4.IN3
addr[5] => LessThan0.IN7
addr[5] => LessThan1.IN7
addr[5] => LessThan2.IN7
addr[5] => LessThan3.IN7
addr[5] => LessThan4.IN7
addr[5] => LessThan5.IN7
addr[5] => LessThan6.IN7
addr[5] => LessThan7.IN7
addr[5] => LessThan8.IN7
addr[5] => LessThan9.IN7
addr[5] => LessThan10.IN7
addr[5] => LessThan11.IN7
addr[5] => LessThan12.IN7
addr[5] => LessThan13.IN7
addr[5] => LessThan14.IN7
addr[5] => LessThan15.IN7
addr[5] => LessThan16.IN7
addr[5] => LessThan17.IN7
addr[5] => LessThan18.IN7
addr[5] => LessThan19.IN7
addr[5] => LessThan20.IN7
addr[5] => LessThan21.IN7
addr[5] => LessThan22.IN7
addr[5] => LessThan23.IN7
addr[5] => LessThan24.IN7
addr[5] => LessThan25.IN7
addr[5] => LessThan26.IN7
addr[5] => LessThan27.IN7
addr[5] => LessThan28.IN7
addr[5] => LessThan29.IN7
addr[5] => LessThan30.IN7
addr[5] => LessThan31.IN7
addr[5] => LessThan32.IN7
addr[5] => LessThan33.IN7
addr[5] => LessThan34.IN7
addr[5] => LessThan35.IN7
addr[5] => LessThan36.IN7
addr[5] => LessThan37.IN7
addr[5] => LessThan38.IN7
addr[5] => LessThan39.IN7
addr[5] => LessThan40.IN7
addr[5] => LessThan41.IN7
addr[5] => LessThan42.IN7
addr[5] => LessThan43.IN7
addr[5] => LessThan44.IN7
addr[5] => LessThan45.IN7
addr[5] => LessThan46.IN7
addr[5] => LessThan47.IN7
addr[5] => LessThan48.IN7
addr[5] => LessThan49.IN7
addr[5] => LessThan50.IN7
addr[5] => LessThan51.IN7
addr[5] => Mux0.IN12
addr[5] => Mux1.IN12
addr[5] => Mux2.IN12
addr[5] => Mux3.IN12
addr[5] => Mux4.IN12
addr[5] => Mux5.IN12
addr[5] => LessThan52.IN7
addr[5] => Equal3.IN0
addr[5] => Equal4.IN2
data[0] => memory.DATAB
data[1] => memory.DATAB
data[2] => memory.DATAB
data[3] => memory.DATAB
data[4] => memory.DATAB
data[5] => memory.DATAB
full <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
num[0] <= t_num[0].DB_MAX_OUTPUT_PORT_TYPE
num[1] <= t_num[1].DB_MAX_OUTPUT_PORT_TYPE
num[2] <= t_num[2].DB_MAX_OUTPUT_PORT_TYPE
num[3] <= t_num[3].DB_MAX_OUTPUT_PORT_TYPE
num[4] <= t_num[4].DB_MAX_OUTPUT_PORT_TYPE
num[5] <= t_num[5].DB_MAX_OUTPUT_PORT_TYPE
value[0] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[1] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[2] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[3] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[4] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[5] <= value.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_busmux21:inst32
data0[0] => output.DATAB
data0[1] => output.DATAB
data0[2] => output.DATAB
data0[3] => output.DATAB
data0[4] => output.DATAB
data0[5] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
data1[2] => output.DATAA
data1[3] => output.DATAA
data1[4] => output.DATAA
data1[5] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|LPM_COUNTER:inst31
clock => cntr_3nh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_3nh:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_3nh:auto_generated.q[0]
q[1] <= cntr_3nh:auto_generated.q[1]
q[2] <= cntr_3nh:auto_generated.q[2]
q[3] <= cntr_3nh:auto_generated.q[3]
q[4] <= cntr_3nh:auto_generated.q[4]
q[5] <= cntr_3nh:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g07_lab5|LPM_COUNTER:inst31|cntr_3nh:auto_generated
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT


|g07_lab5|LPM_COUNTER:inst31|cntr_3nh:auto_generated|cmpr_acc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|g07_lab5|g07_busmux21:inst16
data0[0] => output.DATAB
data0[1] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|LPM_CONSTANT:inst41
result[0] <= <VCC>
result[1] <= <VCC>


|g07_lab5|randinator:inst87
clock => s[0].CLK
clock => s[1].CLK
clock => s[2].CLK
clock => s[3].CLK
clock => s[4].CLK
clock => s[5].CLK
clock => s[6].CLK
clock => s[7].CLK
clock => s[8].CLK
clock => s[9].CLK
clock => s[10].CLK
clock => s[11].CLK
clock => s[12].CLK
clock => s[13].CLK
clock => s[14].CLK
clock => s[15].CLK
clock => s[16].CLK
clock => s[17].CLK
clock => s[18].CLK
clock => s[19].CLK
clock => s[20].CLK
clock => s[21].CLK
clock => s[22].CLK
clock => s[23].CLK
clock => s[24].CLK
clock => s[25].CLK
clock => s[26].CLK
clock => s[27].CLK
clock => s[28].CLK
clock => s[29].CLK
clock => s[30].CLK
clock => s[31].CLK
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
sel => s.OUTPUTSELECT
rand[0] <= g07_RANDU:randu.RAND[0]
rand[1] <= g07_RANDU:randu.RAND[1]
rand[2] <= g07_RANDU:randu.RAND[2]
rand[3] <= g07_RANDU:randu.RAND[3]
rand[4] <= g07_RANDU:randu.RAND[4]
rand[5] <= g07_RANDU:randu.RAND[5]
rand[6] <= g07_RANDU:randu.RAND[6]
rand[7] <= g07_RANDU:randu.RAND[7]
rand[8] <= g07_RANDU:randu.RAND[8]
rand[9] <= g07_RANDU:randu.RAND[9]
rand[10] <= g07_RANDU:randu.RAND[10]
rand[11] <= g07_RANDU:randu.RAND[11]
rand[12] <= g07_RANDU:randu.RAND[12]
rand[13] <= g07_RANDU:randu.RAND[13]
rand[14] <= g07_RANDU:randu.RAND[14]
rand[15] <= g07_RANDU:randu.RAND[15]
rand[16] <= g07_RANDU:randu.RAND[16]
rand[17] <= g07_RANDU:randu.RAND[17]
rand[18] <= g07_RANDU:randu.RAND[18]
rand[19] <= g07_RANDU:randu.RAND[19]
rand[20] <= g07_RANDU:randu.RAND[20]
rand[21] <= g07_RANDU:randu.RAND[21]
rand[22] <= g07_RANDU:randu.RAND[22]
rand[23] <= g07_RANDU:randu.RAND[23]
rand[24] <= g07_RANDU:randu.RAND[24]
rand[25] <= g07_RANDU:randu.RAND[25]
rand[26] <= g07_RANDU:randu.RAND[26]
rand[27] <= g07_RANDU:randu.RAND[27]
rand[28] <= g07_RANDU:randu.RAND[28]
rand[29] <= g07_RANDU:randu.RAND[29]
rand[30] <= g07_RANDU:randu.RAND[30]
rand[31] <= g07_RANDU:randu.RAND[31]


|g07_lab5|randinator:inst87|g07_RANDU:randu
SEED[0] => LPM_ADD_SUB:M1.DATAA[16]
SEED[0] => LPM_ADD_SUB:M1.DATAB[1]
SEED[0] => LPM_ADD_SUB:M2.DATAB[0]
SEED[1] => LPM_ADD_SUB:M1.DATAA[17]
SEED[1] => LPM_ADD_SUB:M1.DATAB[2]
SEED[1] => LPM_ADD_SUB:M2.DATAB[1]
SEED[2] => LPM_ADD_SUB:M1.DATAA[18]
SEED[2] => LPM_ADD_SUB:M1.DATAB[3]
SEED[2] => LPM_ADD_SUB:M2.DATAB[2]
SEED[3] => LPM_ADD_SUB:M1.DATAA[19]
SEED[3] => LPM_ADD_SUB:M1.DATAB[4]
SEED[3] => LPM_ADD_SUB:M2.DATAB[3]
SEED[4] => LPM_ADD_SUB:M1.DATAA[20]
SEED[4] => LPM_ADD_SUB:M1.DATAB[5]
SEED[4] => LPM_ADD_SUB:M2.DATAB[4]
SEED[5] => LPM_ADD_SUB:M1.DATAA[21]
SEED[5] => LPM_ADD_SUB:M1.DATAB[6]
SEED[5] => LPM_ADD_SUB:M2.DATAB[5]
SEED[6] => LPM_ADD_SUB:M1.DATAA[22]
SEED[6] => LPM_ADD_SUB:M1.DATAB[7]
SEED[6] => LPM_ADD_SUB:M2.DATAB[6]
SEED[7] => LPM_ADD_SUB:M1.DATAA[23]
SEED[7] => LPM_ADD_SUB:M1.DATAB[8]
SEED[7] => LPM_ADD_SUB:M2.DATAB[7]
SEED[8] => LPM_ADD_SUB:M1.DATAA[24]
SEED[8] => LPM_ADD_SUB:M1.DATAB[9]
SEED[8] => LPM_ADD_SUB:M2.DATAB[8]
SEED[9] => LPM_ADD_SUB:M1.DATAA[25]
SEED[9] => LPM_ADD_SUB:M1.DATAB[10]
SEED[9] => LPM_ADD_SUB:M2.DATAB[9]
SEED[10] => LPM_ADD_SUB:M1.DATAA[26]
SEED[10] => LPM_ADD_SUB:M1.DATAB[11]
SEED[10] => LPM_ADD_SUB:M2.DATAB[10]
SEED[11] => LPM_ADD_SUB:M1.DATAA[27]
SEED[11] => LPM_ADD_SUB:M1.DATAB[12]
SEED[11] => LPM_ADD_SUB:M2.DATAB[11]
SEED[12] => LPM_ADD_SUB:M1.DATAA[28]
SEED[12] => LPM_ADD_SUB:M1.DATAB[13]
SEED[12] => LPM_ADD_SUB:M2.DATAB[12]
SEED[13] => LPM_ADD_SUB:M1.DATAA[29]
SEED[13] => LPM_ADD_SUB:M1.DATAB[14]
SEED[13] => LPM_ADD_SUB:M2.DATAB[13]
SEED[14] => LPM_ADD_SUB:M1.DATAA[30]
SEED[14] => LPM_ADD_SUB:M1.DATAB[15]
SEED[14] => LPM_ADD_SUB:M2.DATAB[14]
SEED[15] => LPM_ADD_SUB:M1.DATAA[31]
SEED[15] => LPM_ADD_SUB:M1.DATAB[16]
SEED[15] => LPM_ADD_SUB:M2.DATAB[15]
SEED[16] => LPM_ADD_SUB:M1.DATAB[17]
SEED[16] => LPM_ADD_SUB:M2.DATAB[16]
SEED[17] => LPM_ADD_SUB:M1.DATAB[18]
SEED[17] => LPM_ADD_SUB:M2.DATAB[17]
SEED[18] => LPM_ADD_SUB:M1.DATAB[19]
SEED[18] => LPM_ADD_SUB:M2.DATAB[18]
SEED[19] => LPM_ADD_SUB:M1.DATAB[20]
SEED[19] => LPM_ADD_SUB:M2.DATAB[19]
SEED[20] => LPM_ADD_SUB:M1.DATAB[21]
SEED[20] => LPM_ADD_SUB:M2.DATAB[20]
SEED[21] => LPM_ADD_SUB:M1.DATAB[22]
SEED[21] => LPM_ADD_SUB:M2.DATAB[21]
SEED[22] => LPM_ADD_SUB:M1.DATAB[23]
SEED[22] => LPM_ADD_SUB:M2.DATAB[22]
SEED[23] => LPM_ADD_SUB:M1.DATAB[24]
SEED[23] => LPM_ADD_SUB:M2.DATAB[23]
SEED[24] => LPM_ADD_SUB:M1.DATAB[25]
SEED[24] => LPM_ADD_SUB:M2.DATAB[24]
SEED[25] => LPM_ADD_SUB:M1.DATAB[26]
SEED[25] => LPM_ADD_SUB:M2.DATAB[25]
SEED[26] => LPM_ADD_SUB:M1.DATAB[27]
SEED[26] => LPM_ADD_SUB:M2.DATAB[26]
SEED[27] => LPM_ADD_SUB:M1.DATAB[28]
SEED[27] => LPM_ADD_SUB:M2.DATAB[27]
SEED[28] => LPM_ADD_SUB:M1.DATAB[29]
SEED[28] => LPM_ADD_SUB:M2.DATAB[28]
SEED[29] => LPM_ADD_SUB:M1.DATAB[30]
SEED[29] => LPM_ADD_SUB:M2.DATAB[29]
SEED[30] => LPM_ADD_SUB:M1.DATAB[31]
SEED[30] => LPM_ADD_SUB:M2.DATAB[30]
SEED[31] => LPM_ADD_SUB:M2.DATAB[31]
RAND[0] <= LPM_ADD_SUB:M2.RESULT[0]
RAND[1] <= LPM_ADD_SUB:M2.RESULT[1]
RAND[2] <= LPM_ADD_SUB:M2.RESULT[2]
RAND[3] <= LPM_ADD_SUB:M2.RESULT[3]
RAND[4] <= LPM_ADD_SUB:M2.RESULT[4]
RAND[5] <= LPM_ADD_SUB:M2.RESULT[5]
RAND[6] <= LPM_ADD_SUB:M2.RESULT[6]
RAND[7] <= LPM_ADD_SUB:M2.RESULT[7]
RAND[8] <= LPM_ADD_SUB:M2.RESULT[8]
RAND[9] <= LPM_ADD_SUB:M2.RESULT[9]
RAND[10] <= LPM_ADD_SUB:M2.RESULT[10]
RAND[11] <= LPM_ADD_SUB:M2.RESULT[11]
RAND[12] <= LPM_ADD_SUB:M2.RESULT[12]
RAND[13] <= LPM_ADD_SUB:M2.RESULT[13]
RAND[14] <= LPM_ADD_SUB:M2.RESULT[14]
RAND[15] <= LPM_ADD_SUB:M2.RESULT[15]
RAND[16] <= LPM_ADD_SUB:M2.RESULT[16]
RAND[17] <= LPM_ADD_SUB:M2.RESULT[17]
RAND[18] <= LPM_ADD_SUB:M2.RESULT[18]
RAND[19] <= LPM_ADD_SUB:M2.RESULT[19]
RAND[20] <= LPM_ADD_SUB:M2.RESULT[20]
RAND[21] <= LPM_ADD_SUB:M2.RESULT[21]
RAND[22] <= LPM_ADD_SUB:M2.RESULT[22]
RAND[23] <= LPM_ADD_SUB:M2.RESULT[23]
RAND[24] <= LPM_ADD_SUB:M2.RESULT[24]
RAND[25] <= LPM_ADD_SUB:M2.RESULT[25]
RAND[26] <= LPM_ADD_SUB:M2.RESULT[26]
RAND[27] <= LPM_ADD_SUB:M2.RESULT[27]
RAND[28] <= LPM_ADD_SUB:M2.RESULT[28]
RAND[29] <= LPM_ADD_SUB:M2.RESULT[29]
RAND[30] <= LPM_ADD_SUB:M2.RESULT[30]
RAND[31] <= <GND>


|g07_lab5|randinator:inst87|g07_RANDU:randu|LPM_ADD_SUB:M1
dataa[0] => add_sub_ree:auto_generated.dataa[0]
dataa[1] => add_sub_ree:auto_generated.dataa[1]
dataa[2] => add_sub_ree:auto_generated.dataa[2]
dataa[3] => add_sub_ree:auto_generated.dataa[3]
dataa[4] => add_sub_ree:auto_generated.dataa[4]
dataa[5] => add_sub_ree:auto_generated.dataa[5]
dataa[6] => add_sub_ree:auto_generated.dataa[6]
dataa[7] => add_sub_ree:auto_generated.dataa[7]
dataa[8] => add_sub_ree:auto_generated.dataa[8]
dataa[9] => add_sub_ree:auto_generated.dataa[9]
dataa[10] => add_sub_ree:auto_generated.dataa[10]
dataa[11] => add_sub_ree:auto_generated.dataa[11]
dataa[12] => add_sub_ree:auto_generated.dataa[12]
dataa[13] => add_sub_ree:auto_generated.dataa[13]
dataa[14] => add_sub_ree:auto_generated.dataa[14]
dataa[15] => add_sub_ree:auto_generated.dataa[15]
dataa[16] => add_sub_ree:auto_generated.dataa[16]
dataa[17] => add_sub_ree:auto_generated.dataa[17]
dataa[18] => add_sub_ree:auto_generated.dataa[18]
dataa[19] => add_sub_ree:auto_generated.dataa[19]
dataa[20] => add_sub_ree:auto_generated.dataa[20]
dataa[21] => add_sub_ree:auto_generated.dataa[21]
dataa[22] => add_sub_ree:auto_generated.dataa[22]
dataa[23] => add_sub_ree:auto_generated.dataa[23]
dataa[24] => add_sub_ree:auto_generated.dataa[24]
dataa[25] => add_sub_ree:auto_generated.dataa[25]
dataa[26] => add_sub_ree:auto_generated.dataa[26]
dataa[27] => add_sub_ree:auto_generated.dataa[27]
dataa[28] => add_sub_ree:auto_generated.dataa[28]
dataa[29] => add_sub_ree:auto_generated.dataa[29]
dataa[30] => add_sub_ree:auto_generated.dataa[30]
dataa[31] => add_sub_ree:auto_generated.dataa[31]
datab[0] => add_sub_ree:auto_generated.datab[0]
datab[1] => add_sub_ree:auto_generated.datab[1]
datab[2] => add_sub_ree:auto_generated.datab[2]
datab[3] => add_sub_ree:auto_generated.datab[3]
datab[4] => add_sub_ree:auto_generated.datab[4]
datab[5] => add_sub_ree:auto_generated.datab[5]
datab[6] => add_sub_ree:auto_generated.datab[6]
datab[7] => add_sub_ree:auto_generated.datab[7]
datab[8] => add_sub_ree:auto_generated.datab[8]
datab[9] => add_sub_ree:auto_generated.datab[9]
datab[10] => add_sub_ree:auto_generated.datab[10]
datab[11] => add_sub_ree:auto_generated.datab[11]
datab[12] => add_sub_ree:auto_generated.datab[12]
datab[13] => add_sub_ree:auto_generated.datab[13]
datab[14] => add_sub_ree:auto_generated.datab[14]
datab[15] => add_sub_ree:auto_generated.datab[15]
datab[16] => add_sub_ree:auto_generated.datab[16]
datab[17] => add_sub_ree:auto_generated.datab[17]
datab[18] => add_sub_ree:auto_generated.datab[18]
datab[19] => add_sub_ree:auto_generated.datab[19]
datab[20] => add_sub_ree:auto_generated.datab[20]
datab[21] => add_sub_ree:auto_generated.datab[21]
datab[22] => add_sub_ree:auto_generated.datab[22]
datab[23] => add_sub_ree:auto_generated.datab[23]
datab[24] => add_sub_ree:auto_generated.datab[24]
datab[25] => add_sub_ree:auto_generated.datab[25]
datab[26] => add_sub_ree:auto_generated.datab[26]
datab[27] => add_sub_ree:auto_generated.datab[27]
datab[28] => add_sub_ree:auto_generated.datab[28]
datab[29] => add_sub_ree:auto_generated.datab[29]
datab[30] => add_sub_ree:auto_generated.datab[30]
datab[31] => add_sub_ree:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ree:auto_generated.result[0]
result[1] <= add_sub_ree:auto_generated.result[1]
result[2] <= add_sub_ree:auto_generated.result[2]
result[3] <= add_sub_ree:auto_generated.result[3]
result[4] <= add_sub_ree:auto_generated.result[4]
result[5] <= add_sub_ree:auto_generated.result[5]
result[6] <= add_sub_ree:auto_generated.result[6]
result[7] <= add_sub_ree:auto_generated.result[7]
result[8] <= add_sub_ree:auto_generated.result[8]
result[9] <= add_sub_ree:auto_generated.result[9]
result[10] <= add_sub_ree:auto_generated.result[10]
result[11] <= add_sub_ree:auto_generated.result[11]
result[12] <= add_sub_ree:auto_generated.result[12]
result[13] <= add_sub_ree:auto_generated.result[13]
result[14] <= add_sub_ree:auto_generated.result[14]
result[15] <= add_sub_ree:auto_generated.result[15]
result[16] <= add_sub_ree:auto_generated.result[16]
result[17] <= add_sub_ree:auto_generated.result[17]
result[18] <= add_sub_ree:auto_generated.result[18]
result[19] <= add_sub_ree:auto_generated.result[19]
result[20] <= add_sub_ree:auto_generated.result[20]
result[21] <= add_sub_ree:auto_generated.result[21]
result[22] <= add_sub_ree:auto_generated.result[22]
result[23] <= add_sub_ree:auto_generated.result[23]
result[24] <= add_sub_ree:auto_generated.result[24]
result[25] <= add_sub_ree:auto_generated.result[25]
result[26] <= add_sub_ree:auto_generated.result[26]
result[27] <= add_sub_ree:auto_generated.result[27]
result[28] <= add_sub_ree:auto_generated.result[28]
result[29] <= add_sub_ree:auto_generated.result[29]
result[30] <= add_sub_ree:auto_generated.result[30]
result[31] <= add_sub_ree:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|g07_lab5|randinator:inst87|g07_RANDU:randu|LPM_ADD_SUB:M1|add_sub_ree:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|randinator:inst87|g07_RANDU:randu|LPM_ADD_SUB:M2
dataa[0] => add_sub_ree:auto_generated.dataa[0]
dataa[1] => add_sub_ree:auto_generated.dataa[1]
dataa[2] => add_sub_ree:auto_generated.dataa[2]
dataa[3] => add_sub_ree:auto_generated.dataa[3]
dataa[4] => add_sub_ree:auto_generated.dataa[4]
dataa[5] => add_sub_ree:auto_generated.dataa[5]
dataa[6] => add_sub_ree:auto_generated.dataa[6]
dataa[7] => add_sub_ree:auto_generated.dataa[7]
dataa[8] => add_sub_ree:auto_generated.dataa[8]
dataa[9] => add_sub_ree:auto_generated.dataa[9]
dataa[10] => add_sub_ree:auto_generated.dataa[10]
dataa[11] => add_sub_ree:auto_generated.dataa[11]
dataa[12] => add_sub_ree:auto_generated.dataa[12]
dataa[13] => add_sub_ree:auto_generated.dataa[13]
dataa[14] => add_sub_ree:auto_generated.dataa[14]
dataa[15] => add_sub_ree:auto_generated.dataa[15]
dataa[16] => add_sub_ree:auto_generated.dataa[16]
dataa[17] => add_sub_ree:auto_generated.dataa[17]
dataa[18] => add_sub_ree:auto_generated.dataa[18]
dataa[19] => add_sub_ree:auto_generated.dataa[19]
dataa[20] => add_sub_ree:auto_generated.dataa[20]
dataa[21] => add_sub_ree:auto_generated.dataa[21]
dataa[22] => add_sub_ree:auto_generated.dataa[22]
dataa[23] => add_sub_ree:auto_generated.dataa[23]
dataa[24] => add_sub_ree:auto_generated.dataa[24]
dataa[25] => add_sub_ree:auto_generated.dataa[25]
dataa[26] => add_sub_ree:auto_generated.dataa[26]
dataa[27] => add_sub_ree:auto_generated.dataa[27]
dataa[28] => add_sub_ree:auto_generated.dataa[28]
dataa[29] => add_sub_ree:auto_generated.dataa[29]
dataa[30] => add_sub_ree:auto_generated.dataa[30]
dataa[31] => add_sub_ree:auto_generated.dataa[31]
datab[0] => add_sub_ree:auto_generated.datab[0]
datab[1] => add_sub_ree:auto_generated.datab[1]
datab[2] => add_sub_ree:auto_generated.datab[2]
datab[3] => add_sub_ree:auto_generated.datab[3]
datab[4] => add_sub_ree:auto_generated.datab[4]
datab[5] => add_sub_ree:auto_generated.datab[5]
datab[6] => add_sub_ree:auto_generated.datab[6]
datab[7] => add_sub_ree:auto_generated.datab[7]
datab[8] => add_sub_ree:auto_generated.datab[8]
datab[9] => add_sub_ree:auto_generated.datab[9]
datab[10] => add_sub_ree:auto_generated.datab[10]
datab[11] => add_sub_ree:auto_generated.datab[11]
datab[12] => add_sub_ree:auto_generated.datab[12]
datab[13] => add_sub_ree:auto_generated.datab[13]
datab[14] => add_sub_ree:auto_generated.datab[14]
datab[15] => add_sub_ree:auto_generated.datab[15]
datab[16] => add_sub_ree:auto_generated.datab[16]
datab[17] => add_sub_ree:auto_generated.datab[17]
datab[18] => add_sub_ree:auto_generated.datab[18]
datab[19] => add_sub_ree:auto_generated.datab[19]
datab[20] => add_sub_ree:auto_generated.datab[20]
datab[21] => add_sub_ree:auto_generated.datab[21]
datab[22] => add_sub_ree:auto_generated.datab[22]
datab[23] => add_sub_ree:auto_generated.datab[23]
datab[24] => add_sub_ree:auto_generated.datab[24]
datab[25] => add_sub_ree:auto_generated.datab[25]
datab[26] => add_sub_ree:auto_generated.datab[26]
datab[27] => add_sub_ree:auto_generated.datab[27]
datab[28] => add_sub_ree:auto_generated.datab[28]
datab[29] => add_sub_ree:auto_generated.datab[29]
datab[30] => add_sub_ree:auto_generated.datab[30]
datab[31] => add_sub_ree:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_ree:auto_generated.result[0]
result[1] <= add_sub_ree:auto_generated.result[1]
result[2] <= add_sub_ree:auto_generated.result[2]
result[3] <= add_sub_ree:auto_generated.result[3]
result[4] <= add_sub_ree:auto_generated.result[4]
result[5] <= add_sub_ree:auto_generated.result[5]
result[6] <= add_sub_ree:auto_generated.result[6]
result[7] <= add_sub_ree:auto_generated.result[7]
result[8] <= add_sub_ree:auto_generated.result[8]
result[9] <= add_sub_ree:auto_generated.result[9]
result[10] <= add_sub_ree:auto_generated.result[10]
result[11] <= add_sub_ree:auto_generated.result[11]
result[12] <= add_sub_ree:auto_generated.result[12]
result[13] <= add_sub_ree:auto_generated.result[13]
result[14] <= add_sub_ree:auto_generated.result[14]
result[15] <= add_sub_ree:auto_generated.result[15]
result[16] <= add_sub_ree:auto_generated.result[16]
result[17] <= add_sub_ree:auto_generated.result[17]
result[18] <= add_sub_ree:auto_generated.result[18]
result[19] <= add_sub_ree:auto_generated.result[19]
result[20] <= add_sub_ree:auto_generated.result[20]
result[21] <= add_sub_ree:auto_generated.result[21]
result[22] <= add_sub_ree:auto_generated.result[22]
result[23] <= add_sub_ree:auto_generated.result[23]
result[24] <= add_sub_ree:auto_generated.result[24]
result[25] <= add_sub_ree:auto_generated.result[25]
result[26] <= add_sub_ree:auto_generated.result[26]
result[27] <= add_sub_ree:auto_generated.result[27]
result[28] <= add_sub_ree:auto_generated.result[28]
result[29] <= add_sub_ree:auto_generated.result[29]
result[30] <= add_sub_ree:auto_generated.result[30]
result[31] <= add_sub_ree:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|g07_lab5|randinator:inst87|g07_RANDU:randu|LPM_ADD_SUB:M2|add_sub_ree:auto_generated
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_busmux21:inst10
data0[0] => output.DATAB
data0[1] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|LPM_CONSTANT:inst27
result[0] <= <VCC>
result[1] <= <GND>


|g07_lab5|g07_rules:inst7
play_pile_top_card[0] => g07_mod13:m1.x[0]
play_pile_top_card[1] => g07_mod13:m1.x[1]
play_pile_top_card[2] => g07_mod13:m1.x[2]
play_pile_top_card[3] => g07_mod13:m1.x[3]
play_pile_top_card[4] => g07_mod13:m1.x[4]
play_pile_top_card[5] => g07_mod13:m1.x[5]
card_to_play[0] => g07_mod13:m2.x[0]
card_to_play[1] => g07_mod13:m2.x[1]
card_to_play[2] => g07_mod13:m2.x[2]
card_to_play[3] => g07_mod13:m2.x[3]
card_to_play[4] => g07_mod13:m2.x[4]
card_to_play[5] => g07_mod13:m2.x[5]
legal_play <= legal_play.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_rules:inst7|g07_mod13:m1
X[0] => Add0.IN17
X[0] => Add0.IN18
X[0] => Add3.IN20
X[1] => Add0.IN15
X[1] => Add0.IN16
X[1] => Add3.IN19
X[2] => Add0.IN13
X[2] => Add0.IN14
X[2] => Add3.IN18
X[3] => Add0.IN11
X[3] => Add0.IN12
X[3] => Add3.IN17
X[4] => Add0.IN9
X[4] => Add0.IN10
X[4] => Add3.IN16
X[5] => Add0.IN7
X[5] => Add0.IN8
X[5] => Add3.IN15
MODULO[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[3] <= <GND>
FLOOR[4] <= <GND>
FLOOR[5] <= <GND>


|g07_lab5|g07_rules:inst7|g07_mod13:m2
X[0] => Add0.IN17
X[0] => Add0.IN18
X[0] => Add3.IN20
X[1] => Add0.IN15
X[1] => Add0.IN16
X[1] => Add3.IN19
X[2] => Add0.IN13
X[2] => Add0.IN14
X[2] => Add3.IN18
X[3] => Add0.IN11
X[3] => Add0.IN12
X[3] => Add3.IN17
X[4] => Add0.IN9
X[4] => Add0.IN10
X[4] => Add3.IN16
X[5] => Add0.IN7
X[5] => Add0.IN8
X[5] => Add3.IN15
MODULO[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[3] <= <GND>
FLOOR[4] <= <GND>
FLOOR[5] <= <GND>


|g07_lab5|g07_busmux21:inst8
data0[0] => output.DATAB
data0[1] => output.DATAB
data0[2] => output.DATAB
data0[3] => output.DATAB
data0[4] => output.DATAB
data0[5] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
data1[2] => output.DATAA
data1[3] => output.DATAA
data1[4] => output.DATAA
data1[5] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|bjt26:inst11
clock => t_num[0].CLK
clock => t_num[1].CLK
clock => t_num[2].CLK
clock => t_num[3].CLK
clock => t_num[4].CLK
clock => memory[0][0].CLK
clock => memory[0][1].CLK
clock => memory[0][2].CLK
clock => memory[0][3].CLK
clock => memory[0][4].CLK
clock => memory[0][5].CLK
clock => memory[1][0].CLK
clock => memory[1][1].CLK
clock => memory[1][2].CLK
clock => memory[1][3].CLK
clock => memory[1][4].CLK
clock => memory[1][5].CLK
clock => memory[2][0].CLK
clock => memory[2][1].CLK
clock => memory[2][2].CLK
clock => memory[2][3].CLK
clock => memory[2][4].CLK
clock => memory[2][5].CLK
clock => memory[3][0].CLK
clock => memory[3][1].CLK
clock => memory[3][2].CLK
clock => memory[3][3].CLK
clock => memory[3][4].CLK
clock => memory[3][5].CLK
clock => memory[4][0].CLK
clock => memory[4][1].CLK
clock => memory[4][2].CLK
clock => memory[4][3].CLK
clock => memory[4][4].CLK
clock => memory[4][5].CLK
clock => memory[5][0].CLK
clock => memory[5][1].CLK
clock => memory[5][2].CLK
clock => memory[5][3].CLK
clock => memory[5][4].CLK
clock => memory[5][5].CLK
clock => memory[6][0].CLK
clock => memory[6][1].CLK
clock => memory[6][2].CLK
clock => memory[6][3].CLK
clock => memory[6][4].CLK
clock => memory[6][5].CLK
clock => memory[7][0].CLK
clock => memory[7][1].CLK
clock => memory[7][2].CLK
clock => memory[7][3].CLK
clock => memory[7][4].CLK
clock => memory[7][5].CLK
clock => memory[8][0].CLK
clock => memory[8][1].CLK
clock => memory[8][2].CLK
clock => memory[8][3].CLK
clock => memory[8][4].CLK
clock => memory[8][5].CLK
clock => memory[9][0].CLK
clock => memory[9][1].CLK
clock => memory[9][2].CLK
clock => memory[9][3].CLK
clock => memory[9][4].CLK
clock => memory[9][5].CLK
clock => memory[10][0].CLK
clock => memory[10][1].CLK
clock => memory[10][2].CLK
clock => memory[10][3].CLK
clock => memory[10][4].CLK
clock => memory[10][5].CLK
clock => memory[11][0].CLK
clock => memory[11][1].CLK
clock => memory[11][2].CLK
clock => memory[11][3].CLK
clock => memory[11][4].CLK
clock => memory[11][5].CLK
clock => memory[12][0].CLK
clock => memory[12][1].CLK
clock => memory[12][2].CLK
clock => memory[12][3].CLK
clock => memory[12][4].CLK
clock => memory[12][5].CLK
clock => memory[13][0].CLK
clock => memory[13][1].CLK
clock => memory[13][2].CLK
clock => memory[13][3].CLK
clock => memory[13][4].CLK
clock => memory[13][5].CLK
clock => memory[14][0].CLK
clock => memory[14][1].CLK
clock => memory[14][2].CLK
clock => memory[14][3].CLK
clock => memory[14][4].CLK
clock => memory[14][5].CLK
clock => memory[15][0].CLK
clock => memory[15][1].CLK
clock => memory[15][2].CLK
clock => memory[15][3].CLK
clock => memory[15][4].CLK
clock => memory[15][5].CLK
clock => memory[16][0].CLK
clock => memory[16][1].CLK
clock => memory[16][2].CLK
clock => memory[16][3].CLK
clock => memory[16][4].CLK
clock => memory[16][5].CLK
clock => memory[17][0].CLK
clock => memory[17][1].CLK
clock => memory[17][2].CLK
clock => memory[17][3].CLK
clock => memory[17][4].CLK
clock => memory[17][5].CLK
clock => memory[18][0].CLK
clock => memory[18][1].CLK
clock => memory[18][2].CLK
clock => memory[18][3].CLK
clock => memory[18][4].CLK
clock => memory[18][5].CLK
clock => memory[19][0].CLK
clock => memory[19][1].CLK
clock => memory[19][2].CLK
clock => memory[19][3].CLK
clock => memory[19][4].CLK
clock => memory[19][5].CLK
clock => memory[20][0].CLK
clock => memory[20][1].CLK
clock => memory[20][2].CLK
clock => memory[20][3].CLK
clock => memory[20][4].CLK
clock => memory[20][5].CLK
clock => memory[21][0].CLK
clock => memory[21][1].CLK
clock => memory[21][2].CLK
clock => memory[21][3].CLK
clock => memory[21][4].CLK
clock => memory[21][5].CLK
clock => memory[22][0].CLK
clock => memory[22][1].CLK
clock => memory[22][2].CLK
clock => memory[22][3].CLK
clock => memory[22][4].CLK
clock => memory[22][5].CLK
clock => memory[23][0].CLK
clock => memory[23][1].CLK
clock => memory[23][2].CLK
clock => memory[23][3].CLK
clock => memory[23][4].CLK
clock => memory[23][5].CLK
clock => memory[24][0].CLK
clock => memory[24][1].CLK
clock => memory[24][2].CLK
clock => memory[24][3].CLK
clock => memory[24][4].CLK
clock => memory[24][5].CLK
clock => memory[25][0].CLK
clock => memory[25][1].CLK
clock => memory[25][2].CLK
clock => memory[25][3].CLK
clock => memory[25][4].CLK
clock => memory[25][5].CLK
enable => t_num[0].ENA
enable => t_num[1].ENA
enable => t_num[2].ENA
enable => t_num[3].ENA
enable => t_num[4].ENA
enable => memory[0][0].ENA
enable => memory[0][1].ENA
enable => memory[0][2].ENA
enable => memory[0][3].ENA
enable => memory[0][4].ENA
enable => memory[0][5].ENA
enable => memory[1][0].ENA
enable => memory[1][1].ENA
enable => memory[1][2].ENA
enable => memory[1][3].ENA
enable => memory[1][4].ENA
enable => memory[1][5].ENA
enable => memory[2][0].ENA
enable => memory[2][1].ENA
enable => memory[2][2].ENA
enable => memory[2][3].ENA
enable => memory[2][4].ENA
enable => memory[2][5].ENA
enable => memory[3][0].ENA
enable => memory[3][1].ENA
enable => memory[3][2].ENA
enable => memory[3][3].ENA
enable => memory[3][4].ENA
enable => memory[3][5].ENA
enable => memory[4][0].ENA
enable => memory[4][1].ENA
enable => memory[4][2].ENA
enable => memory[4][3].ENA
enable => memory[4][4].ENA
enable => memory[4][5].ENA
enable => memory[5][0].ENA
enable => memory[5][1].ENA
enable => memory[5][2].ENA
enable => memory[5][3].ENA
enable => memory[5][4].ENA
enable => memory[5][5].ENA
enable => memory[6][0].ENA
enable => memory[6][1].ENA
enable => memory[6][2].ENA
enable => memory[6][3].ENA
enable => memory[6][4].ENA
enable => memory[6][5].ENA
enable => memory[7][0].ENA
enable => memory[7][1].ENA
enable => memory[7][2].ENA
enable => memory[7][3].ENA
enable => memory[7][4].ENA
enable => memory[7][5].ENA
enable => memory[8][0].ENA
enable => memory[8][1].ENA
enable => memory[8][2].ENA
enable => memory[8][3].ENA
enable => memory[8][4].ENA
enable => memory[8][5].ENA
enable => memory[9][0].ENA
enable => memory[9][1].ENA
enable => memory[9][2].ENA
enable => memory[9][3].ENA
enable => memory[9][4].ENA
enable => memory[9][5].ENA
enable => memory[10][0].ENA
enable => memory[10][1].ENA
enable => memory[10][2].ENA
enable => memory[10][3].ENA
enable => memory[10][4].ENA
enable => memory[10][5].ENA
enable => memory[11][0].ENA
enable => memory[11][1].ENA
enable => memory[11][2].ENA
enable => memory[11][3].ENA
enable => memory[11][4].ENA
enable => memory[11][5].ENA
enable => memory[12][0].ENA
enable => memory[12][1].ENA
enable => memory[12][2].ENA
enable => memory[12][3].ENA
enable => memory[12][4].ENA
enable => memory[12][5].ENA
enable => memory[13][0].ENA
enable => memory[13][1].ENA
enable => memory[13][2].ENA
enable => memory[13][3].ENA
enable => memory[13][4].ENA
enable => memory[13][5].ENA
enable => memory[14][0].ENA
enable => memory[14][1].ENA
enable => memory[14][2].ENA
enable => memory[14][3].ENA
enable => memory[14][4].ENA
enable => memory[14][5].ENA
enable => memory[15][0].ENA
enable => memory[15][1].ENA
enable => memory[15][2].ENA
enable => memory[15][3].ENA
enable => memory[15][4].ENA
enable => memory[15][5].ENA
enable => memory[16][0].ENA
enable => memory[16][1].ENA
enable => memory[16][2].ENA
enable => memory[16][3].ENA
enable => memory[16][4].ENA
enable => memory[16][5].ENA
enable => memory[17][0].ENA
enable => memory[17][1].ENA
enable => memory[17][2].ENA
enable => memory[17][3].ENA
enable => memory[17][4].ENA
enable => memory[17][5].ENA
enable => memory[18][0].ENA
enable => memory[18][1].ENA
enable => memory[18][2].ENA
enable => memory[18][3].ENA
enable => memory[18][4].ENA
enable => memory[18][5].ENA
enable => memory[19][0].ENA
enable => memory[19][1].ENA
enable => memory[19][2].ENA
enable => memory[19][3].ENA
enable => memory[19][4].ENA
enable => memory[19][5].ENA
enable => memory[20][0].ENA
enable => memory[20][1].ENA
enable => memory[20][2].ENA
enable => memory[20][3].ENA
enable => memory[20][4].ENA
enable => memory[20][5].ENA
enable => memory[21][0].ENA
enable => memory[21][1].ENA
enable => memory[21][2].ENA
enable => memory[21][3].ENA
enable => memory[21][4].ENA
enable => memory[21][5].ENA
enable => memory[22][0].ENA
enable => memory[22][1].ENA
enable => memory[22][2].ENA
enable => memory[22][3].ENA
enable => memory[22][4].ENA
enable => memory[22][5].ENA
enable => memory[23][0].ENA
enable => memory[23][1].ENA
enable => memory[23][2].ENA
enable => memory[23][3].ENA
enable => memory[23][4].ENA
enable => memory[23][5].ENA
enable => memory[24][0].ENA
enable => memory[24][1].ENA
enable => memory[24][2].ENA
enable => memory[24][3].ENA
enable => memory[24][4].ENA
enable => memory[24][5].ENA
enable => memory[25][0].ENA
enable => memory[25][1].ENA
enable => memory[25][2].ENA
enable => memory[25][3].ENA
enable => memory[25][4].ENA
enable => memory[25][5].ENA
reset => t_num[0].ACLR
reset => t_num[1].ACLR
reset => t_num[2].ACLR
reset => t_num[3].ACLR
reset => t_num[4].ACLR
reset => memory[0][0].ACLR
reset => memory[0][1].ACLR
reset => memory[0][2].ACLR
reset => memory[0][3].ACLR
reset => memory[0][4].ACLR
reset => memory[0][5].ACLR
reset => memory[1][0].ACLR
reset => memory[1][1].ACLR
reset => memory[1][2].ACLR
reset => memory[1][3].ACLR
reset => memory[1][4].ACLR
reset => memory[1][5].ACLR
reset => memory[2][0].ACLR
reset => memory[2][1].ACLR
reset => memory[2][2].ACLR
reset => memory[2][3].ACLR
reset => memory[2][4].ACLR
reset => memory[2][5].ACLR
reset => memory[3][0].ACLR
reset => memory[3][1].ACLR
reset => memory[3][2].ACLR
reset => memory[3][3].ACLR
reset => memory[3][4].ACLR
reset => memory[3][5].ACLR
reset => memory[4][0].ACLR
reset => memory[4][1].ACLR
reset => memory[4][2].ACLR
reset => memory[4][3].ACLR
reset => memory[4][4].ACLR
reset => memory[4][5].ACLR
reset => memory[5][0].ACLR
reset => memory[5][1].ACLR
reset => memory[5][2].ACLR
reset => memory[5][3].ACLR
reset => memory[5][4].ACLR
reset => memory[5][5].ACLR
reset => memory[6][0].ACLR
reset => memory[6][1].ACLR
reset => memory[6][2].ACLR
reset => memory[6][3].ACLR
reset => memory[6][4].ACLR
reset => memory[6][5].ACLR
reset => memory[7][0].ACLR
reset => memory[7][1].ACLR
reset => memory[7][2].ACLR
reset => memory[7][3].ACLR
reset => memory[7][4].ACLR
reset => memory[7][5].ACLR
reset => memory[8][0].ACLR
reset => memory[8][1].ACLR
reset => memory[8][2].ACLR
reset => memory[8][3].ACLR
reset => memory[8][4].ACLR
reset => memory[8][5].ACLR
reset => memory[9][0].ACLR
reset => memory[9][1].ACLR
reset => memory[9][2].ACLR
reset => memory[9][3].ACLR
reset => memory[9][4].ACLR
reset => memory[9][5].ACLR
reset => memory[10][0].ACLR
reset => memory[10][1].ACLR
reset => memory[10][2].ACLR
reset => memory[10][3].ACLR
reset => memory[10][4].ACLR
reset => memory[10][5].ACLR
reset => memory[11][0].ACLR
reset => memory[11][1].ACLR
reset => memory[11][2].ACLR
reset => memory[11][3].ACLR
reset => memory[11][4].ACLR
reset => memory[11][5].ACLR
reset => memory[12][0].ACLR
reset => memory[12][1].ACLR
reset => memory[12][2].ACLR
reset => memory[12][3].ACLR
reset => memory[12][4].ACLR
reset => memory[12][5].ACLR
reset => memory[13][0].ACLR
reset => memory[13][1].ACLR
reset => memory[13][2].ACLR
reset => memory[13][3].ACLR
reset => memory[13][4].ACLR
reset => memory[13][5].ACLR
reset => memory[14][0].ACLR
reset => memory[14][1].ACLR
reset => memory[14][2].ACLR
reset => memory[14][3].ACLR
reset => memory[14][4].ACLR
reset => memory[14][5].ACLR
reset => memory[15][0].ACLR
reset => memory[15][1].ACLR
reset => memory[15][2].ACLR
reset => memory[15][3].ACLR
reset => memory[15][4].ACLR
reset => memory[15][5].ACLR
reset => memory[16][0].ACLR
reset => memory[16][1].ACLR
reset => memory[16][2].ACLR
reset => memory[16][3].ACLR
reset => memory[16][4].ACLR
reset => memory[16][5].ACLR
reset => memory[17][0].ACLR
reset => memory[17][1].ACLR
reset => memory[17][2].ACLR
reset => memory[17][3].ACLR
reset => memory[17][4].ACLR
reset => memory[17][5].ACLR
reset => memory[18][0].ACLR
reset => memory[18][1].ACLR
reset => memory[18][2].ACLR
reset => memory[18][3].ACLR
reset => memory[18][4].ACLR
reset => memory[18][5].ACLR
reset => memory[19][0].ACLR
reset => memory[19][1].ACLR
reset => memory[19][2].ACLR
reset => memory[19][3].ACLR
reset => memory[19][4].ACLR
reset => memory[19][5].ACLR
reset => memory[20][0].ACLR
reset => memory[20][1].ACLR
reset => memory[20][2].ACLR
reset => memory[20][3].ACLR
reset => memory[20][4].ACLR
reset => memory[20][5].ACLR
reset => memory[21][0].ACLR
reset => memory[21][1].ACLR
reset => memory[21][2].ACLR
reset => memory[21][3].ACLR
reset => memory[21][4].ACLR
reset => memory[21][5].ACLR
reset => memory[22][0].ACLR
reset => memory[22][1].ACLR
reset => memory[22][2].ACLR
reset => memory[22][3].ACLR
reset => memory[22][4].ACLR
reset => memory[22][5].ACLR
reset => memory[23][0].ACLR
reset => memory[23][1].ACLR
reset => memory[23][2].ACLR
reset => memory[23][3].ACLR
reset => memory[23][4].ACLR
reset => memory[23][5].ACLR
reset => memory[24][0].ACLR
reset => memory[24][1].ACLR
reset => memory[24][2].ACLR
reset => memory[24][3].ACLR
reset => memory[24][4].ACLR
reset => memory[24][5].ACLR
reset => memory[25][0].ACLR
reset => memory[25][1].ACLR
reset => memory[25][2].ACLR
reset => memory[25][3].ACLR
reset => memory[25][4].ACLR
reset => memory[25][5].ACLR
mode[0] => Equal0.IN0
mode[0] => Equal1.IN1
mode[0] => Equal2.IN1
mode[1] => Equal0.IN1
mode[1] => Equal1.IN0
mode[1] => Equal2.IN0
addr[0] => LessThan0.IN12
addr[0] => LessThan1.IN12
addr[0] => LessThan2.IN12
addr[0] => LessThan3.IN12
addr[0] => LessThan4.IN12
addr[0] => LessThan5.IN12
addr[0] => LessThan6.IN12
addr[0] => LessThan7.IN12
addr[0] => LessThan8.IN12
addr[0] => LessThan9.IN12
addr[0] => LessThan10.IN12
addr[0] => LessThan11.IN12
addr[0] => LessThan12.IN12
addr[0] => LessThan13.IN12
addr[0] => LessThan14.IN12
addr[0] => LessThan15.IN12
addr[0] => LessThan16.IN12
addr[0] => LessThan17.IN12
addr[0] => LessThan18.IN12
addr[0] => LessThan19.IN12
addr[0] => LessThan20.IN12
addr[0] => LessThan21.IN12
addr[0] => LessThan22.IN12
addr[0] => LessThan23.IN12
addr[0] => LessThan24.IN12
addr[0] => LessThan25.IN12
addr[0] => Mux0.IN10
addr[0] => Mux1.IN10
addr[0] => Mux2.IN10
addr[0] => Mux3.IN10
addr[0] => Mux4.IN10
addr[0] => Mux5.IN10
addr[0] => LessThan26.IN12
addr[0] => Equal3.IN5
addr[0] => Equal4.IN2
addr[1] => LessThan0.IN11
addr[1] => LessThan1.IN11
addr[1] => LessThan2.IN11
addr[1] => LessThan3.IN11
addr[1] => LessThan4.IN11
addr[1] => LessThan5.IN11
addr[1] => LessThan6.IN11
addr[1] => LessThan7.IN11
addr[1] => LessThan8.IN11
addr[1] => LessThan9.IN11
addr[1] => LessThan10.IN11
addr[1] => LessThan11.IN11
addr[1] => LessThan12.IN11
addr[1] => LessThan13.IN11
addr[1] => LessThan14.IN11
addr[1] => LessThan15.IN11
addr[1] => LessThan16.IN11
addr[1] => LessThan17.IN11
addr[1] => LessThan18.IN11
addr[1] => LessThan19.IN11
addr[1] => LessThan20.IN11
addr[1] => LessThan21.IN11
addr[1] => LessThan22.IN11
addr[1] => LessThan23.IN11
addr[1] => LessThan24.IN11
addr[1] => LessThan25.IN11
addr[1] => Mux0.IN9
addr[1] => Mux1.IN9
addr[1] => Mux2.IN9
addr[1] => Mux3.IN9
addr[1] => Mux4.IN9
addr[1] => Mux5.IN9
addr[1] => LessThan26.IN11
addr[1] => Equal3.IN4
addr[1] => Equal4.IN5
addr[2] => LessThan0.IN10
addr[2] => LessThan1.IN10
addr[2] => LessThan2.IN10
addr[2] => LessThan3.IN10
addr[2] => LessThan4.IN10
addr[2] => LessThan5.IN10
addr[2] => LessThan6.IN10
addr[2] => LessThan7.IN10
addr[2] => LessThan8.IN10
addr[2] => LessThan9.IN10
addr[2] => LessThan10.IN10
addr[2] => LessThan11.IN10
addr[2] => LessThan12.IN10
addr[2] => LessThan13.IN10
addr[2] => LessThan14.IN10
addr[2] => LessThan15.IN10
addr[2] => LessThan16.IN10
addr[2] => LessThan17.IN10
addr[2] => LessThan18.IN10
addr[2] => LessThan19.IN10
addr[2] => LessThan20.IN10
addr[2] => LessThan21.IN10
addr[2] => LessThan22.IN10
addr[2] => LessThan23.IN10
addr[2] => LessThan24.IN10
addr[2] => LessThan25.IN10
addr[2] => Mux0.IN8
addr[2] => Mux1.IN8
addr[2] => Mux2.IN8
addr[2] => Mux3.IN8
addr[2] => Mux4.IN8
addr[2] => Mux5.IN8
addr[2] => LessThan26.IN10
addr[2] => Equal3.IN3
addr[2] => Equal4.IN4
addr[3] => LessThan0.IN9
addr[3] => LessThan1.IN9
addr[3] => LessThan2.IN9
addr[3] => LessThan3.IN9
addr[3] => LessThan4.IN9
addr[3] => LessThan5.IN9
addr[3] => LessThan6.IN9
addr[3] => LessThan7.IN9
addr[3] => LessThan8.IN9
addr[3] => LessThan9.IN9
addr[3] => LessThan10.IN9
addr[3] => LessThan11.IN9
addr[3] => LessThan12.IN9
addr[3] => LessThan13.IN9
addr[3] => LessThan14.IN9
addr[3] => LessThan15.IN9
addr[3] => LessThan16.IN9
addr[3] => LessThan17.IN9
addr[3] => LessThan18.IN9
addr[3] => LessThan19.IN9
addr[3] => LessThan20.IN9
addr[3] => LessThan21.IN9
addr[3] => LessThan22.IN9
addr[3] => LessThan23.IN9
addr[3] => LessThan24.IN9
addr[3] => LessThan25.IN9
addr[3] => Mux0.IN7
addr[3] => Mux1.IN7
addr[3] => Mux2.IN7
addr[3] => Mux3.IN7
addr[3] => Mux4.IN7
addr[3] => Mux5.IN7
addr[3] => LessThan26.IN9
addr[3] => Equal3.IN2
addr[3] => Equal4.IN1
addr[4] => LessThan0.IN8
addr[4] => LessThan1.IN8
addr[4] => LessThan2.IN8
addr[4] => LessThan3.IN8
addr[4] => LessThan4.IN8
addr[4] => LessThan5.IN8
addr[4] => LessThan6.IN8
addr[4] => LessThan7.IN8
addr[4] => LessThan8.IN8
addr[4] => LessThan9.IN8
addr[4] => LessThan10.IN8
addr[4] => LessThan11.IN8
addr[4] => LessThan12.IN8
addr[4] => LessThan13.IN8
addr[4] => LessThan14.IN8
addr[4] => LessThan15.IN8
addr[4] => LessThan16.IN8
addr[4] => LessThan17.IN8
addr[4] => LessThan18.IN8
addr[4] => LessThan19.IN8
addr[4] => LessThan20.IN8
addr[4] => LessThan21.IN8
addr[4] => LessThan22.IN8
addr[4] => LessThan23.IN8
addr[4] => LessThan24.IN8
addr[4] => LessThan25.IN8
addr[4] => Mux0.IN6
addr[4] => Mux1.IN6
addr[4] => Mux2.IN6
addr[4] => Mux3.IN6
addr[4] => Mux4.IN6
addr[4] => Mux5.IN6
addr[4] => LessThan26.IN8
addr[4] => Equal3.IN1
addr[4] => Equal4.IN0
addr[5] => LessThan0.IN7
addr[5] => LessThan1.IN7
addr[5] => LessThan2.IN7
addr[5] => LessThan3.IN7
addr[5] => LessThan4.IN7
addr[5] => LessThan5.IN7
addr[5] => LessThan6.IN7
addr[5] => LessThan7.IN7
addr[5] => LessThan8.IN7
addr[5] => LessThan9.IN7
addr[5] => LessThan10.IN7
addr[5] => LessThan11.IN7
addr[5] => LessThan12.IN7
addr[5] => LessThan13.IN7
addr[5] => LessThan14.IN7
addr[5] => LessThan15.IN7
addr[5] => LessThan16.IN7
addr[5] => LessThan17.IN7
addr[5] => LessThan18.IN7
addr[5] => LessThan19.IN7
addr[5] => LessThan20.IN7
addr[5] => LessThan21.IN7
addr[5] => LessThan22.IN7
addr[5] => LessThan23.IN7
addr[5] => LessThan24.IN7
addr[5] => LessThan25.IN7
addr[5] => LessThan26.IN7
addr[5] => Equal3.IN0
addr[5] => Equal4.IN3
data[0] => memory.DATAB
data[1] => memory.DATAB
data[2] => memory.DATAB
data[3] => memory.DATAB
data[4] => memory.DATAB
data[5] => memory.DATAB
full <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
num[0] <= t_num[0].DB_MAX_OUTPUT_PORT_TYPE
num[1] <= t_num[1].DB_MAX_OUTPUT_PORT_TYPE
num[2] <= t_num[2].DB_MAX_OUTPUT_PORT_TYPE
num[3] <= t_num[3].DB_MAX_OUTPUT_PORT_TYPE
num[4] <= t_num[4].DB_MAX_OUTPUT_PORT_TYPE
num[5] <= <GND>
value[0] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[1] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[2] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[3] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[4] <= value.DB_MAX_OUTPUT_PORT_TYPE
value[5] <= value.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|LPM_COUNTER:inst12
clock => cntr_t9e:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_t9e:auto_generated.cnt_en
updown => cntr_t9e:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t9e:auto_generated.q[0]
q[1] <= cntr_t9e:auto_generated.q[1]
q[2] <= cntr_t9e:auto_generated.q[2]
q[3] <= cntr_t9e:auto_generated.q[3]
q[4] <= cntr_t9e:auto_generated.q[4]
q[5] <= cntr_t9e:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g07_lab5|LPM_COUNTER:inst12|cntr_t9e:auto_generated
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|g07_lab5|g07_debounder:inst35
PULSE <= inst15.DB_MAX_OUTPUT_PORT_TYPE
BUTTON => inst10.IN0
BUTTON => inst16.IN0
CLK => LPM_COUNTER:inst8.clock
CLK => inst7.CLK
CLK => inst.CLK


|g07_lab5|g07_debounder:inst35|LPM_COMPARE:inst21
dataa[0] => cmpr_65d:auto_generated.dataa[0]
dataa[1] => cmpr_65d:auto_generated.dataa[1]
dataa[2] => cmpr_65d:auto_generated.dataa[2]
dataa[3] => cmpr_65d:auto_generated.dataa[3]
dataa[4] => cmpr_65d:auto_generated.dataa[4]
dataa[5] => cmpr_65d:auto_generated.dataa[5]
dataa[6] => cmpr_65d:auto_generated.dataa[6]
dataa[7] => cmpr_65d:auto_generated.dataa[7]
dataa[8] => cmpr_65d:auto_generated.dataa[8]
dataa[9] => cmpr_65d:auto_generated.dataa[9]
dataa[10] => cmpr_65d:auto_generated.dataa[10]
dataa[11] => cmpr_65d:auto_generated.dataa[11]
dataa[12] => cmpr_65d:auto_generated.dataa[12]
dataa[13] => cmpr_65d:auto_generated.dataa[13]
dataa[14] => cmpr_65d:auto_generated.dataa[14]
dataa[15] => cmpr_65d:auto_generated.dataa[15]
dataa[16] => cmpr_65d:auto_generated.dataa[16]
dataa[17] => cmpr_65d:auto_generated.dataa[17]
dataa[18] => cmpr_65d:auto_generated.dataa[18]
dataa[19] => cmpr_65d:auto_generated.dataa[19]
dataa[20] => cmpr_65d:auto_generated.dataa[20]
dataa[21] => cmpr_65d:auto_generated.dataa[21]
dataa[22] => cmpr_65d:auto_generated.dataa[22]
dataa[23] => cmpr_65d:auto_generated.dataa[23]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => ~NO_FANOUT~
datab[16] => ~NO_FANOUT~
datab[17] => ~NO_FANOUT~
datab[18] => ~NO_FANOUT~
datab[19] => ~NO_FANOUT~
datab[20] => ~NO_FANOUT~
datab[21] => ~NO_FANOUT~
datab[22] => ~NO_FANOUT~
datab[23] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_65d:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|g07_lab5|g07_debounder:inst35|LPM_COMPARE:inst21|cmpr_65d:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
dataa[22] => data_wire[14].IN0
dataa[23] => data_wire[14].IN0


|g07_lab5|g07_debounder:inst35|LPM_COUNTER:inst8
clock => cntr_7jg:auto_generated.clock
clk_en => cntr_7jg:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7jg:auto_generated.q[0]
q[1] <= cntr_7jg:auto_generated.q[1]
q[2] <= cntr_7jg:auto_generated.q[2]
q[3] <= cntr_7jg:auto_generated.q[3]
q[4] <= cntr_7jg:auto_generated.q[4]
q[5] <= cntr_7jg:auto_generated.q[5]
q[6] <= cntr_7jg:auto_generated.q[6]
q[7] <= cntr_7jg:auto_generated.q[7]
q[8] <= cntr_7jg:auto_generated.q[8]
q[9] <= cntr_7jg:auto_generated.q[9]
q[10] <= cntr_7jg:auto_generated.q[10]
q[11] <= cntr_7jg:auto_generated.q[11]
q[12] <= cntr_7jg:auto_generated.q[12]
q[13] <= cntr_7jg:auto_generated.q[13]
q[14] <= cntr_7jg:auto_generated.q[14]
q[15] <= cntr_7jg:auto_generated.q[15]
q[16] <= cntr_7jg:auto_generated.q[16]
q[17] <= cntr_7jg:auto_generated.q[17]
q[18] <= cntr_7jg:auto_generated.q[18]
q[19] <= cntr_7jg:auto_generated.q[19]
q[20] <= cntr_7jg:auto_generated.q[20]
q[21] <= cntr_7jg:auto_generated.q[21]
q[22] <= cntr_7jg:auto_generated.q[22]
q[23] <= cntr_7jg:auto_generated.q[23]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g07_lab5|g07_debounder:inst35|LPM_COUNTER:inst8|cntr_7jg:auto_generated
clk_en => counter_reg_bit1a[23].IN0
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT


|g07_lab5|g07_debounder:inst36
PULSE <= inst15.DB_MAX_OUTPUT_PORT_TYPE
BUTTON => inst10.IN0
BUTTON => inst16.IN0
CLK => LPM_COUNTER:inst8.clock
CLK => inst7.CLK
CLK => inst.CLK


|g07_lab5|g07_debounder:inst36|LPM_COMPARE:inst21
dataa[0] => cmpr_65d:auto_generated.dataa[0]
dataa[1] => cmpr_65d:auto_generated.dataa[1]
dataa[2] => cmpr_65d:auto_generated.dataa[2]
dataa[3] => cmpr_65d:auto_generated.dataa[3]
dataa[4] => cmpr_65d:auto_generated.dataa[4]
dataa[5] => cmpr_65d:auto_generated.dataa[5]
dataa[6] => cmpr_65d:auto_generated.dataa[6]
dataa[7] => cmpr_65d:auto_generated.dataa[7]
dataa[8] => cmpr_65d:auto_generated.dataa[8]
dataa[9] => cmpr_65d:auto_generated.dataa[9]
dataa[10] => cmpr_65d:auto_generated.dataa[10]
dataa[11] => cmpr_65d:auto_generated.dataa[11]
dataa[12] => cmpr_65d:auto_generated.dataa[12]
dataa[13] => cmpr_65d:auto_generated.dataa[13]
dataa[14] => cmpr_65d:auto_generated.dataa[14]
dataa[15] => cmpr_65d:auto_generated.dataa[15]
dataa[16] => cmpr_65d:auto_generated.dataa[16]
dataa[17] => cmpr_65d:auto_generated.dataa[17]
dataa[18] => cmpr_65d:auto_generated.dataa[18]
dataa[19] => cmpr_65d:auto_generated.dataa[19]
dataa[20] => cmpr_65d:auto_generated.dataa[20]
dataa[21] => cmpr_65d:auto_generated.dataa[21]
dataa[22] => cmpr_65d:auto_generated.dataa[22]
dataa[23] => cmpr_65d:auto_generated.dataa[23]
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => ~NO_FANOUT~
datab[16] => ~NO_FANOUT~
datab[17] => ~NO_FANOUT~
datab[18] => ~NO_FANOUT~
datab[19] => ~NO_FANOUT~
datab[20] => ~NO_FANOUT~
datab[21] => ~NO_FANOUT~
datab[22] => ~NO_FANOUT~
datab[23] => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_65d:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|g07_lab5|g07_debounder:inst36|LPM_COMPARE:inst21|cmpr_65d:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[3].IN0
dataa[1] => data_wire[3].IN0
dataa[2] => data_wire[4].IN0
dataa[3] => data_wire[4].IN0
dataa[4] => data_wire[5].IN0
dataa[5] => data_wire[5].IN0
dataa[6] => data_wire[6].IN0
dataa[7] => data_wire[6].IN0
dataa[8] => data_wire[7].IN0
dataa[9] => data_wire[7].IN0
dataa[10] => data_wire[8].IN0
dataa[11] => data_wire[8].IN0
dataa[12] => data_wire[9].IN0
dataa[13] => data_wire[9].IN0
dataa[14] => data_wire[10].IN0
dataa[15] => data_wire[10].IN0
dataa[16] => data_wire[11].IN0
dataa[17] => data_wire[11].IN0
dataa[18] => data_wire[12].IN0
dataa[19] => data_wire[12].IN0
dataa[20] => data_wire[13].IN0
dataa[21] => data_wire[13].IN0
dataa[22] => data_wire[14].IN0
dataa[23] => data_wire[14].IN0


|g07_lab5|g07_debounder:inst36|LPM_COUNTER:inst8
clock => cntr_7jg:auto_generated.clock
clk_en => cntr_7jg:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_7jg:auto_generated.q[0]
q[1] <= cntr_7jg:auto_generated.q[1]
q[2] <= cntr_7jg:auto_generated.q[2]
q[3] <= cntr_7jg:auto_generated.q[3]
q[4] <= cntr_7jg:auto_generated.q[4]
q[5] <= cntr_7jg:auto_generated.q[5]
q[6] <= cntr_7jg:auto_generated.q[6]
q[7] <= cntr_7jg:auto_generated.q[7]
q[8] <= cntr_7jg:auto_generated.q[8]
q[9] <= cntr_7jg:auto_generated.q[9]
q[10] <= cntr_7jg:auto_generated.q[10]
q[11] <= cntr_7jg:auto_generated.q[11]
q[12] <= cntr_7jg:auto_generated.q[12]
q[13] <= cntr_7jg:auto_generated.q[13]
q[14] <= cntr_7jg:auto_generated.q[14]
q[15] <= cntr_7jg:auto_generated.q[15]
q[16] <= cntr_7jg:auto_generated.q[16]
q[17] <= cntr_7jg:auto_generated.q[17]
q[18] <= cntr_7jg:auto_generated.q[18]
q[19] <= cntr_7jg:auto_generated.q[19]
q[20] <= cntr_7jg:auto_generated.q[20]
q[21] <= cntr_7jg:auto_generated.q[21]
q[22] <= cntr_7jg:auto_generated.q[22]
q[23] <= cntr_7jg:auto_generated.q[23]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g07_lab5|g07_debounder:inst36|LPM_COUNTER:inst8|cntr_7jg:auto_generated
clk_en => counter_reg_bit1a[23].IN0
clock => counter_reg_bit1a[23].CLK
clock => counter_reg_bit1a[22].CLK
clock => counter_reg_bit1a[21].CLK
clock => counter_reg_bit1a[20].CLK
clock => counter_reg_bit1a[19].CLK
clock => counter_reg_bit1a[18].CLK
clock => counter_reg_bit1a[17].CLK
clock => counter_reg_bit1a[16].CLK
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT
q[16] <= counter_reg_bit1a[16].REGOUT
q[17] <= counter_reg_bit1a[17].REGOUT
q[18] <= counter_reg_bit1a[18].REGOUT
q[19] <= counter_reg_bit1a[19].REGOUT
q[20] <= counter_reg_bit1a[20].REGOUT
q[21] <= counter_reg_bit1a[21].REGOUT
q[22] <= counter_reg_bit1a[22].REGOUT
q[23] <= counter_reg_bit1a[23].REGOUT


|g07_lab5|g07_register6:inst9
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
enable => data_out[0]~reg0.ENA
enable => data_out[1]~reg0.ENA
enable => data_out[2]~reg0.ENA
enable => data_out[3]~reg0.ENA
enable => data_out[4]~reg0.ENA
enable => data_out[5]~reg0.ENA
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_busmux21:inst72
data0[0] => output.DATAB
data0[1] => output.DATAB
data0[2] => output.DATAB
data0[3] => output.DATAB
data0[4] => output.DATAB
data0[5] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
data1[2] => output.DATAA
data1[3] => output.DATAA
data1[4] => output.DATAA
data1[5] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_7_segment_decoder:inst45
code[0] => Mux0.IN35
code[0] => Mux1.IN35
code[0] => Mux2.IN35
code[0] => Mux3.IN35
code[0] => Mux4.IN35
code[0] => Mux5.IN35
code[0] => Mux6.IN35
code[1] => Mux0.IN34
code[1] => Mux1.IN34
code[1] => Mux2.IN34
code[1] => Mux3.IN34
code[1] => Mux4.IN34
code[1] => Mux5.IN34
code[1] => Mux6.IN34
code[2] => Mux0.IN33
code[2] => Mux1.IN33
code[2] => Mux2.IN33
code[2] => Mux3.IN33
code[2] => Mux4.IN33
code[2] => Mux5.IN33
code[2] => Mux6.IN33
code[3] => Mux0.IN32
code[3] => Mux1.IN32
code[3] => Mux2.IN32
code[3] => Mux3.IN32
code[3] => Mux4.IN32
code[3] => Mux5.IN32
code[3] => Mux6.IN32
mode => Mux0.IN36
mode => Mux1.IN36
mode => Mux2.IN36
mode => Mux3.IN36
mode => Mux4.IN36
mode => Mux5.IN36
mode => Mux6.IN36
segments_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_mod13:inst49
X[0] => Add0.IN17
X[0] => Add0.IN18
X[0] => Add3.IN20
X[1] => Add0.IN15
X[1] => Add0.IN16
X[1] => Add3.IN19
X[2] => Add0.IN13
X[2] => Add0.IN14
X[2] => Add3.IN18
X[3] => Add0.IN11
X[3] => Add0.IN12
X[3] => Add3.IN17
X[4] => Add0.IN9
X[4] => Add0.IN10
X[4] => Add3.IN16
X[5] => Add0.IN7
X[5] => Add0.IN8
X[5] => Add3.IN15
MODULO[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[3] <= <GND>
FLOOR[4] <= <GND>
FLOOR[5] <= <GND>


|g07_lab5|g07_busmux21:inst55
data0[0] => output.DATAB
data0[1] => output.DATAB
data0[2] => output.DATAB
data0[3] => output.DATAB
data0[4] => output.DATAB
data0[5] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
data1[2] => output.DATAA
data1[3] => output.DATAA
data1[4] => output.DATAA
data1[5] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_busmux21:inst51
data0[0] => output.DATAB
data0[1] => output.DATAB
data0[2] => output.DATAB
data0[3] => output.DATAB
data0[4] => output.DATAB
data0[5] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
data1[2] => output.DATAA
data1[3] => output.DATAA
data1[4] => output.DATAA
data1[5] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_busmux21:inst52
data0[0] => output.DATAB
data0[1] => output.DATAB
data0[2] => output.DATAB
data0[3] => output.DATAB
data0[4] => output.DATAB
data0[5] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
data1[2] => output.DATAA
data1[3] => output.DATAA
data1[4] => output.DATAA
data1[5] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|LPM_CONSTANT:inst30
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g07_lab5|g07_7_segment_decoder:inst46
code[0] => Mux0.IN35
code[0] => Mux1.IN35
code[0] => Mux2.IN35
code[0] => Mux3.IN35
code[0] => Mux4.IN35
code[0] => Mux5.IN35
code[0] => Mux6.IN35
code[1] => Mux0.IN34
code[1] => Mux1.IN34
code[1] => Mux2.IN34
code[1] => Mux3.IN34
code[1] => Mux4.IN34
code[1] => Mux5.IN34
code[1] => Mux6.IN34
code[2] => Mux0.IN33
code[2] => Mux1.IN33
code[2] => Mux2.IN33
code[2] => Mux3.IN33
code[2] => Mux4.IN33
code[2] => Mux5.IN33
code[2] => Mux6.IN33
code[3] => Mux0.IN32
code[3] => Mux1.IN32
code[3] => Mux2.IN32
code[3] => Mux3.IN32
code[3] => Mux4.IN32
code[3] => Mux5.IN32
code[3] => Mux6.IN32
mode => Mux0.IN36
mode => Mux1.IN36
mode => Mux2.IN36
mode => Mux3.IN36
mode => Mux4.IN36
mode => Mux5.IN36
mode => Mux6.IN36
segments_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_7_segment_decoder:inst47
code[0] => Mux0.IN35
code[0] => Mux1.IN35
code[0] => Mux2.IN35
code[0] => Mux3.IN35
code[0] => Mux4.IN35
code[0] => Mux5.IN35
code[0] => Mux6.IN35
code[1] => Mux0.IN34
code[1] => Mux1.IN34
code[1] => Mux2.IN34
code[1] => Mux3.IN34
code[1] => Mux4.IN34
code[1] => Mux5.IN34
code[1] => Mux6.IN34
code[2] => Mux0.IN33
code[2] => Mux1.IN33
code[2] => Mux2.IN33
code[2] => Mux3.IN33
code[2] => Mux4.IN33
code[2] => Mux5.IN33
code[2] => Mux6.IN33
code[3] => Mux0.IN32
code[3] => Mux1.IN32
code[3] => Mux2.IN32
code[3] => Mux3.IN32
code[3] => Mux4.IN32
code[3] => Mux5.IN32
code[3] => Mux6.IN32
mode => Mux0.IN36
mode => Mux1.IN36
mode => Mux2.IN36
mode => Mux3.IN36
mode => Mux4.IN36
mode => Mux5.IN36
mode => Mux6.IN36
segments_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_mod13:inst50
X[0] => Add0.IN17
X[0] => Add0.IN18
X[0] => Add3.IN20
X[1] => Add0.IN15
X[1] => Add0.IN16
X[1] => Add3.IN19
X[2] => Add0.IN13
X[2] => Add0.IN14
X[2] => Add3.IN18
X[3] => Add0.IN11
X[3] => Add0.IN12
X[3] => Add3.IN17
X[4] => Add0.IN9
X[4] => Add0.IN10
X[4] => Add3.IN16
X[5] => Add0.IN7
X[5] => Add0.IN8
X[5] => Add3.IN15
MODULO[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
MODULO[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
FLOOR[3] <= <GND>
FLOOR[4] <= <GND>
FLOOR[5] <= <GND>


|g07_lab5|g07_busmux21:inst56
data0[0] => output.DATAB
data0[1] => output.DATAB
data0[2] => output.DATAB
data0[3] => output.DATAB
data0[4] => output.DATAB
data0[5] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
data1[2] => output.DATAA
data1[3] => output.DATAA
data1[4] => output.DATAA
data1[5] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_busmux21:inst53
data0[0] => output.DATAB
data0[1] => output.DATAB
data0[2] => output.DATAB
data0[3] => output.DATAB
data0[4] => output.DATAB
data0[5] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
data1[2] => output.DATAA
data1[3] => output.DATAA
data1[4] => output.DATAA
data1[5] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_7_segment_decoder:inst48
code[0] => Mux0.IN35
code[0] => Mux1.IN35
code[0] => Mux2.IN35
code[0] => Mux3.IN35
code[0] => Mux4.IN35
code[0] => Mux5.IN35
code[0] => Mux6.IN35
code[1] => Mux0.IN34
code[1] => Mux1.IN34
code[1] => Mux2.IN34
code[1] => Mux3.IN34
code[1] => Mux4.IN34
code[1] => Mux5.IN34
code[1] => Mux6.IN34
code[2] => Mux0.IN33
code[2] => Mux1.IN33
code[2] => Mux2.IN33
code[2] => Mux3.IN33
code[2] => Mux4.IN33
code[2] => Mux5.IN33
code[2] => Mux6.IN33
code[3] => Mux0.IN32
code[3] => Mux1.IN32
code[3] => Mux2.IN32
code[3] => Mux3.IN32
code[3] => Mux4.IN32
code[3] => Mux5.IN32
code[3] => Mux6.IN32
mode => Mux0.IN36
mode => Mux1.IN36
mode => Mux2.IN36
mode => Mux3.IN36
mode => Mux4.IN36
mode => Mux5.IN36
mode => Mux6.IN36
segments_out[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments_out[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments_out[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments_out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments_out[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments_out[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments_out[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_compare:inst25
dataa[0] => LessThan0.IN6
dataa[0] => LessThan1.IN6
dataa[1] => LessThan0.IN5
dataa[1] => LessThan1.IN5
dataa[2] => LessThan0.IN4
dataa[2] => LessThan1.IN4
dataa[3] => LessThan0.IN3
dataa[3] => LessThan1.IN3
dataa[4] => LessThan0.IN2
dataa[4] => LessThan1.IN2
dataa[5] => LessThan0.IN1
dataa[5] => LessThan1.IN1
datab[0] => LessThan0.IN12
datab[0] => LessThan1.IN12
datab[1] => LessThan0.IN11
datab[1] => LessThan1.IN11
datab[2] => LessThan0.IN10
datab[2] => LessThan1.IN10
datab[3] => LessThan0.IN9
datab[3] => LessThan1.IN9
datab[4] => LessThan0.IN8
datab[4] => LessThan1.IN8
datab[5] => LessThan0.IN7
datab[5] => LessThan1.IN7
eq <= eq.DB_MAX_OUTPUT_PORT_TYPE
gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
lt <= lt.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_busmux21:inst29
data0[0] => output.DATAB
data1[0] => output.DATAA
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE


|g07_lab5|g07_busmux21:inst40
data0[0] => output.DATAB
data0[1] => output.DATAB
data1[0] => output.DATAA
data1[1] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE


