[2025-09-16 21:35:10] START suite=cs trace=streaming_phase2_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2691653 heartbeat IPC: 3.715 cumulative IPC: 3.715 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5419606 heartbeat IPC: 3.666 cumulative IPC: 3.69 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5419606 cumulative IPC: 3.69 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5419606 cumulative IPC: 3.69 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 19402862 heartbeat IPC: 0.7151 cumulative IPC: 0.7151 (Simulation time: 00 hr 02 min 45 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 34928364 heartbeat IPC: 0.6441 cumulative IPC: 0.6778 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 51264276 heartbeat IPC: 0.6121 cumulative IPC: 0.6544 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 68507885 heartbeat IPC: 0.5799 cumulative IPC: 0.634 (Simulation time: 00 hr 07 min 32 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 83676831 heartbeat IPC: 0.6592 cumulative IPC: 0.6389 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 96953600 heartbeat IPC: 0.7532 cumulative IPC: 0.6555 (Simulation time: 00 hr 10 min 27 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 111397571 heartbeat IPC: 0.6923 cumulative IPC: 0.6605 (Simulation time: 00 hr 11 min 58 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 129496758 heartbeat IPC: 0.5525 cumulative IPC: 0.6448 (Simulation time: 00 hr 13 min 43 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 146998347 heartbeat IPC: 0.5714 cumulative IPC: 0.6357 (Simulation time: 00 hr 15 min 22 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 159655956 cumulative IPC: 0.6263 (Simulation time: 00 hr 17 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 159655956 cumulative IPC: 0.6263 (Simulation time: 00 hr 17 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6263 instructions: 100000001 cycles: 159655956
CPU 0 Branch Prediction Accuracy: 99.52% MPKI: 0.06847 Average ROB Occupancy at Mispredict: 3.305e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00666
BRANCH_INDIRECT: 0.05102
BRANCH_CONDITIONAL: 0.01079
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 366765
LQ_STALL: 0
SQ_STALL: 36301


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 212.3297
REPLAY_LOAD: 98.834915
NON_REPLAY_LOAD: 49.87925

== Total ==
ADDR_TRANS: 97247
REPLAY_LOAD: 83219
NON_REPLAY_LOAD: 186299

== Counts ==
ADDR_TRANS: 458
REPLAY_LOAD: 842
NON_REPLAY_LOAD: 3735

cpu0->cpu0_STLB TOTAL        ACCESS:    1306290 HIT:    1276155 MISS:      30135 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:    1306290 HIT:    1276155 MISS:      30135 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 396 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4489464 HIT:    3842017 MISS:     647447 MSHR_MERGE:          7
cpu0->cpu0_L2C LOAD         ACCESS:    3882887 HIT:    3441840 MISS:     441047 MSHR_MERGE:          7
cpu0->cpu0_L2C RFO          ACCESS:     218832 HIT:      73057 MISS:     145775 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     323416 HIT:     322491 MISS:        925 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      64329 HIT:       4629 MISS:      59700 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 99.19 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10452489 HIT:    6524765 MISS:    3927724 MSHR_MERGE:     701999
cpu0->cpu0_L1I LOAD         ACCESS:   10452489 HIT:    6524765 MISS:    3927724 MSHR_MERGE:     701999
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.76 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20927946 HIT:   16915226 MISS:    4012720 MSHR_MERGE:    3072385
cpu0->cpu0_L1D LOAD         ACCESS:   13832388 HIT:   10970008 MISS:    2862380 MSHR_MERGE:    2205218
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7023408 HIT:    5938001 MISS:    1085407 MSHR_MERGE:     866563
cpu0->cpu0_L1D TRANSLATION  ACCESS:      72150 HIT:       7217 MISS:      64933 MSHR_MERGE:        604
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 78.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8506941 HIT:    7795093 MISS:     711848 MSHR_MERGE:     281149
cpu0->cpu0_ITLB LOAD         ACCESS:    8506941 HIT:    7795093 MISS:     711848 MSHR_MERGE:     281149
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.565 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20285136 HIT:   19104262 MISS:    1180874 MSHR_MERGE:     305283
cpu0->cpu0_DTLB LOAD         ACCESS:   20285136 HIT:   19104262 MISS:    1180874 MSHR_MERGE:     305283
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.28 cycles
cpu0->LLC TOTAL        ACCESS:     835006 HIT:     337543 MISS:     497463 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     441040 HIT:      65454 MISS:     375586 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     145775 HIT:      72250 MISS:      73525 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     188491 HIT:     187574 MISS:        917 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59700 HIT:      12265 MISS:      47435 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 93.05 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      49292
  ROW_BUFFER_MISS:     447253
  AVG DBUS CONGESTED CYCLE: 5.853
Channel 0 WQ ROW_BUFFER_HIT:      15810
  ROW_BUFFER_MISS:      82121
  FULL:          0
Channel 0 REFRESHES ISSUED:      13305

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       769709       114468        19174        21326
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           43          241          905        11739
  STLB miss resolved @ L2C                0           41          415         1916         5153
  STLB miss resolved @ LLC                0           46          730         4721         9072
  STLB miss resolved @ MEM                0           32         2657         9604        37485

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             121618        24418       470414         3975         1386
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            9           46          148          283
  STLB miss resolved @ L2C                0            6           61          176          120
  STLB miss resolved @ LLC                1            2           89          446          171
  STLB miss resolved @ MEM                6            3          162          567         1087
[2025-09-16 21:52:17] END   suite=cs trace=streaming_phase2_core1 (rc=0)
