{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572469141616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572469141616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 17:59:01 2019 " "Processing started: Wed Oct 30 17:59:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572469141616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572469141616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off socorro -c socorro " "Command: quartus_map --read_settings_files=on --write_settings_files=off socorro -c socorro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572469141616 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572469142002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pre_projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pre_projeto " "Found entity 1: pre_projeto" {  } { { "pre_projeto.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572469142032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572469142032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "adder.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572469142042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572469142042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/bcd_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572469142042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572469142042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive.v 1 1 " "Found 1 design units, including 1 entities, in source file positive.v" { { "Info" "ISGN_ENTITY_NAME" "1 positive_conv " "Found entity 1: positive_conv" {  } { { "positive.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/positive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572469142042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572469142042 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux muxie.v " "Entity \"mux\" obtained from \"muxie.v\" instead of from Quartus II megafunction library" {  } { { "muxie.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/muxie.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1572469142042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxie.v 1 1 " "Found 1 design units, including 1 entities, in source file muxie.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "muxie.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/muxie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572469142042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572469142042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddie.v 1 1 " "Found 1 design units, including 1 entities, in source file leddie.v" { { "Info" "ISGN_ENTITY_NAME" "1 process_led " "Found entity 1: process_led" {  } { { "leddie.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/leddie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572469142052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572469142052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter_wrapper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter_wrapper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter_wrapper " "Found entity 1: bcd_converter_wrapper" {  } { { "bcd_converter_wrapper.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/bcd_converter_wrapper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572469142052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572469142052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "change_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file change_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 change_sign " "Found entity 1: change_sign" {  } { { "change_sign.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/change_sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572469142057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572469142057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pre_projeto " "Elaborating entity \"pre_projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572469142082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "process_led process_led:inst19 " "Elaborating entity \"process_led\" for hierarchy \"process_led:inst19\"" {  } { { "pre_projeto.bdf" "inst19" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 176 680 856 352 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572469142101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 7 leddie.v(33) " "Verilog HDL assignment warning at leddie.v(33): truncated value with size 28 to match size of target (7)" {  } { { "leddie.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/leddie.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572469142101 "|pre_projeto|process_led:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change_sign change_sign:inst11 " "Elaborating entity \"change_sign\" for hierarchy \"change_sign:inst11\"" {  } { { "pre_projeto.bdf" "inst11" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 360 96 256 440 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572469142161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 change_sign.v(7) " "Verilog HDL assignment warning at change_sign.v(7): truncated value with size 32 to match size of target (8)" {  } { { "change_sign.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/change_sign.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572469142161 "|pre_projeto|change_sign:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:inst " "Elaborating entity \"somador\" for hierarchy \"somador:inst\"" {  } { { "pre_projeto.bdf" "inst" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 112 296 464 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572469142171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout adder.v(8) " "Verilog HDL or VHDL warning at adder.v(8): object \"Cout\" assigned a value but never read" {  } { { "adder.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/adder.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1572469142171 "|pre_projeto|somador:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adder.v(10) " "Verilog HDL assignment warning at adder.v(10): truncated value with size 32 to match size of target (8)" {  } { { "adder.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/adder.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572469142171 "|pre_projeto|somador:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder.v(12) " "Verilog HDL assignment warning at adder.v(12): truncated value with size 32 to match size of target (1)" {  } { { "adder.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/adder.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572469142171 "|pre_projeto|somador:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter_wrapper bcd_converter_wrapper:inst9 " "Elaborating entity \"bcd_converter_wrapper\" for hierarchy \"bcd_converter_wrapper:inst9\"" {  } { { "pre_projeto.bdf" "inst9" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 256 336 464 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572469142171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcd_converter_wrapper:inst9\|bcd_converter:inst5 " "Elaborating entity \"bcd_converter\" for hierarchy \"bcd_converter_wrapper:inst9\|bcd_converter:inst5\"" {  } { { "bcd_converter_wrapper.bdf" "inst5" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/bcd_converter_wrapper.bdf" { { 168 752 896 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572469142171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2 " "Elaborating entity \"74185\" for hierarchy \"bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2\"" {  } { { "bcd_converter.bdf" "inst2" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/bcd_converter.bdf" { { 88 576 696 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572469142192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2 " "Elaborated megafunction instantiation \"bcd_converter_wrapper:inst9\|bcd_converter:inst5\|74185:inst2\"" {  } { { "bcd_converter.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/bcd_converter.bdf" { { 88 576 696 248 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572469142192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux bcd_converter_wrapper:inst9\|mux:inst4 " "Elaborating entity \"mux\" for hierarchy \"bcd_converter_wrapper:inst9\|mux:inst4\"" {  } { { "bcd_converter_wrapper.bdf" "inst4" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/bcd_converter_wrapper.bdf" { { 168 600 752 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572469142201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positive_conv bcd_converter_wrapper:inst9\|positive_conv:inst1 " "Elaborating entity \"positive_conv\" for hierarchy \"bcd_converter_wrapper:inst9\|positive_conv:inst1\"" {  } { { "bcd_converter_wrapper.bdf" "inst1" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/bcd_converter_wrapper.bdf" { { 112 400 552 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572469142201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 positive.v(7) " "Verilog HDL assignment warning at positive.v(7): truncated value with size 32 to match size of target (8)" {  } { { "positive.v" "" { Text "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/positive.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1572469142201 "|pre_projeto|bcd_converter_wrapper:inst9|positive_conv:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "pre_projeto.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 248 856 1032 264 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572469143380 "|pre_projeto|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "pre_projeto.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 248 856 1032 264 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572469143380 "|pre_projeto|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "pre_projeto.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 312 856 1032 328 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572469143380 "|pre_projeto|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "pre_projeto.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 312 856 1032 328 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572469143380 "|pre_projeto|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "pre_projeto.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 312 856 1032 328 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572469143380 "|pre_projeto|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "pre_projeto.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 312 856 1032 328 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572469143380 "|pre_projeto|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "pre_projeto.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 312 856 1032 328 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572469143380 "|pre_projeto|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "pre_projeto.bdf" "" { Schematic "C:/Users/aluno/Documents/SOMADOR-20191030T154905Z-001/SOMADOR/pre_projeto.bdf" { { 312 856 1032 328 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1572469143380 "|pre_projeto|HEX7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1572469143380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572469144692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572469144692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572469144770 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572469144770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572469144770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572469144770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572469144801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 17:59:04 2019 " "Processing ended: Wed Oct 30 17:59:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572469144801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572469144801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572469144801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572469144801 ""}
