`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    16:27:53 09/24/2012 
// Design Name: 
// Module Name:    ls163_lab2 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module ls163_lab2(
    input clk,
    input ent,
    input enp,
    input load,
    input clear,
    input a,
    input b,
    input c,
    input d,
    output qa,
    output qb,
    output qc,
    output qd,
    output rco
    );


assign rco = qa&qb&qc&qd&ent ;

always @(posedge clk) begin
	
	if (~clear) begin
		{qd,qc,qb,qa} <= 4'd0;
	end

	else if (~load) begin
	
		{qd,qc,qb,qa} <= {d,c,b,a};	
	
	end

	else if (ent & enp) begin
	
		{qd,qc,qb,qa}<={qd,qc,qb,qa}+4'd1;	

	end
	
end

endmodule
