<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xillinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>mux_16_1_Mux_2_1_1_3</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>S</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:description>Mux_2_1_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">mux_16_1_Mux_2_1_1_3</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Mux_2_1_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce785f6_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de15a6e_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3568293a_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf4527f_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c750666_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258491bb_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642b7433_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25cc1246_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1922533_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679601b2_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299d85_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef61139_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716741c4_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@84e7900_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b133d2_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522207ff_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567d2255_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d2b978_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65863ded_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dba44e7_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9f6509_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b6e10d_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64692934_ARCHIVE_LOCATION">d:/b.tech/rtl_resources/verilog fpga course projects/demo_ip/demo_ip.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6c846731"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0ed3ea75"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="bacb9cfa"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
