// Seed: 3375966621
module module_0 (
    output logic id_0,
    output id_1
    , id_3
);
  always begin
    #1 if (id_2 == id_3) #1 id_2 = 1 + id_2;
  end
  logic id_4;
  assign id_2 = 1;
  always id_1 = 1;
endmodule
