//Hardware Emulation configuration
{
	skus: {
	    EMU_NET1_25G : {
		info : {
		    numphyports: 24,
		    model: EMU_NET1_25G,          //emulation configuration
		},

		emuconfig : {
			config : EMU_NET1,
			pc : 	{	//Processing cluster (PC)
				cfg : yes,
				crm : yes,
				le  : yes,
				dma : yes,
				eqm : yes,
			},
			nu : {		//Networking unit
				fpg : yes,
				etp : yes,
				erp : yes,
			},
			cc : yes, 	// Central cluster-lite (CC-lite)
		},

		AsicInfo: {
			info: {
				asicname: F1_ASIC,
				numfpgblocks:6,
				//Other general params can be here
			},
		},

		PhyPort: [
		    {
			portnum : ["0-5", "6", "7-23"],        //Enumerated different ways for sample purpose 
			media_type: "straight_link_25G",       // straight link that has max 25G speed. 
			phy_port_cap: {
				mac_valid: yes,
				serdes_valid: no,
				ext_device_valid: no,
				xcvr_valid: no
			},
		    },
		],


		SerdesInfo: [
			{  // Dummy values till we get the real board
				serdesindex: "S_IDX1", 
				phyport	   : 0,
				lanenum	   : 0,
				lanespeed  : "25G",
				mediatype  : "copper",
				sbus_id	   : 0x001,
				txlanemap  : 0xf,
				rxlanemap  : 0x0,
				srds_divisor : 120,
				pre	: 0x10,
				post	: 0x10,
				attn	: 0x6,
			},
		],

		PortMapping : [		//phyport to logicalport mapping. Its based on board layout. For emulation its 1-1
			{
				logicalport:0,
				phyport: 0, 
			},
			{
				logicalport:1,
				phyport: 1, 
			},
			{
				logicalport:2,
				phyport: 2, 
			},
			{
				logicalport:3,
				phyport: 3, 
			},
			{
				logicalport:4,
				phyport: 4, 
			},
			{
				logicalport:5,
				phyport: 5, 
			},
			{
				logicalport:6,
				phyport: 6, 
			},
			{
				logicalport:7,
				phyport: 7, 
			},
			{
				logicalport:8,
				phyport: 8, 
			},
			{
				logicalport:9,
				phyport: 9, 
			},
			{
				logicalport:10,
				phyport: 10, 
			},
			{
				logicalport:11,
				phyport: 11, 
			},
			{
				logicalport:12,
				phyport: 12, 
			},
			{
				logicalport:13,
				phyport: 13, 
			},
			{
				logicalport:14,
				phyport: 14, 
			},
			{
				logicalport:15,
				phyport: 15, 
			},
			{
				logicalport:16,
				phyport: 16, 
			},
			{
				logicalport:17,
				phyport: 17, 
			},
			{
				logicalport:18,
				phyport: 18, 
			},
			{
				logicalport:19,
				phyport: 19, 
			},
			{
				logicalport:20,
				phyport: 20, 
			},
			{
				logicalport:21,
				phyport: 21, 
			},
			{
				logicalport:22,
				phyport: 22, 
			},
			{
				logicalport:23,
				phyport: 23, 
			},
		],

	    },

	}
}
