

================================================================
== Vitis HLS Report for 'Gamma_Pipeline_VITIS_LOOP_282_4'
================================================================
* Date:           Thu May  8 10:10:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.697 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        2|     1923|  8.000 ns|  7.692 us|    2|  1923|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_282_4  |        0|     1921|         3|          1|          1|  0 ~ 1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      16|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      16|      87|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |x_2_fu_134_p2              |         +|   0|  0|  18|          11|           1|
    |icmp_ln282_fu_128_p2       |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  33|          24|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_1     |   9|          2|   11|         22|
    |imgGamma_blk_n           |   9|          2|    1|          2|
    |imgRgb_blk_n             |   9|          2|    1|          2|
    |x_fu_58                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |x_fu_58                           |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_282_4|  return value|
|imgRgb_dout              |   in|   30|     ap_fifo|                           imgRgb|       pointer|
|imgRgb_num_data_valid    |   in|    5|     ap_fifo|                           imgRgb|       pointer|
|imgRgb_fifo_cap          |   in|    5|     ap_fifo|                           imgRgb|       pointer|
|imgRgb_empty_n           |   in|    1|     ap_fifo|                           imgRgb|       pointer|
|imgRgb_read              |  out|    1|     ap_fifo|                           imgRgb|       pointer|
|imgGamma_din             |  out|   30|     ap_fifo|                         imgGamma|       pointer|
|imgGamma_num_data_valid  |   in|    5|     ap_fifo|                         imgGamma|       pointer|
|imgGamma_fifo_cap        |   in|    5|     ap_fifo|                         imgGamma|       pointer|
|imgGamma_full_n          |   in|    1|     ap_fifo|                         imgGamma|       pointer|
|imgGamma_write           |  out|    1|     ap_fifo|                         imgGamma|       pointer|
|width_load_cast          |   in|   11|   ap_stable|                  width_load_cast|        scalar|
|lut_1_V_0_address0       |  out|   10|   ap_memory|                        lut_1_V_0|         array|
|lut_1_V_0_ce0            |  out|    1|   ap_memory|                        lut_1_V_0|         array|
|lut_1_V_0_q0             |   in|   10|   ap_memory|                        lut_1_V_0|         array|
|lut_2_V_0_address0       |  out|   10|   ap_memory|                        lut_2_V_0|         array|
|lut_2_V_0_ce0            |  out|    1|   ap_memory|                        lut_2_V_0|         array|
|lut_2_V_0_q0             |   in|   10|   ap_memory|                        lut_2_V_0|         array|
|lut_0_V_0_address0       |  out|   10|   ap_memory|                        lut_0_V_0|         array|
|lut_0_V_0_ce0            |  out|    1|   ap_memory|                        lut_0_V_0|         array|
|lut_0_V_0_q0             |   in|   10|   ap_memory|                        lut_0_V_0|         array|
+-------------------------+-----+-----+------------+---------------------------------+--------------+

