Warning (10268): Verilog HDL information at ram.v(11): always construct contains both blocking and non-blocking assignments File: C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo_2/ram.v Line: 11
