//===- mm.cc ----------------------------------------------000---*- C++ -*-===//
//
// Copyright (C) 2025 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#define NOCPP

#include <stdio.h>
#include <stdlib.h>

#define REL_WRITE 0
#define REL_READ 1

#include <aie_api/aie.hpp>

#include "zero.cc"

// Fused GU→SiLU→D on-core arithmetic (issue #1759) — dual-compiled with the
// host CPU reference (engine/npu/src/zaya_moe_cpu.h) so the exact bit-level
// contract is verified on x86 before the NPU round-trip. No libm: pure
// float/int scalar ops the AIE2P scalar unit lowers to hardware instructions.
#include "silu_quant.h"

template <typename T_in, typename T_out, int rowA, int colA, int colB,
          bool b_row_maj = true, bool c_row_maj = true>
static inline void matmul_scalar(T_in *a, T_in *b, T_out *c) {
  event0();
  for (int row = 0; row < rowA; row++) {
    for (int col = 0; col < colB; col++) {
      T_out running_sum = 0;
      for (int i = 0; i < colA; i++) {
        T_in a_val = a[row * colA + i];
        T_in b_val;
        if constexpr (b_row_maj) {
          b_val = b[i * colB + col];
        } else {
          b_val = b[i + col * colA];
        }
        running_sum += a_val * b_val;
      }
      T_out *c_ptr;
      if constexpr (c_row_maj) {
        c_ptr = &c[row * colB + col];
      } else {
        c_ptr = &c[row + col * rowA];
      }
      *c_ptr += running_sum;
    }
  }
  event1();
}

/* Blocked MatMul kernel (vectorized) utilizing the aie::mmul class.
 * The matrices are assumed to be pre-tiled with the following shapes
 * for the aie:mmul class: A => rxs, B => sxt, C => rxt.
 *
 * The matrix dimensions of the kernel are defined by rowA, colA and colB.
 * In this particular kernel we expand the aie::mmul two times in the 'm'
 * dimension of A (rowA) and four times in the 'n' dimension of B (colB),
 * leading to a 2x4 expansion in output matrix C (see C00..C03, C10..C13
 * below). This expansion helps with accumulator registers usage, which leads in
 * attaining high kernel efficiency (SIMD utilization).
 *
 * The 2x4 expansion (vs the earlier 2x2) is the scoped fix for the ILP-bound
 * k-reduction loop: per k-step it loads A0/A1 once and four B pairs, issuing
 * 8 independent macs (vs 4 dependent on 4 loads), so the pipeline can overlap
 * load latency across twice as many independent macs.
 *
 * Data within each tile (rxs, sxt and rxt) are assumed to be in row-major
 * order. Also, the entire tiles themselves are stored in row-major order, as
 * shown in the example below for matrix A:
 *
 *      <-s->
 *    _  ________________________
 * 	  r |  1 |  2 |  3 | ...
 * 	  _ |____|____|____|
 * 	    |  x | x+1| x+2| ...
 * 	    |____|____|____|
 * 	    |.
 * 	    |.
 * 	    |.
 *
 * A simplified example of this kernel can be found in the AIE-API
 * documentation: https://xilinx.github.io/aie_api/group__group__mmul.html
 */
template <typename T_in, typename T_out, unsigned rowA, unsigned colA,
          unsigned colB, unsigned r, unsigned s, unsigned t,
          bool b_row_maj = true, bool c_row_maj = true>
static inline void matmul_vectorized_2x2_mmul(const T_in *__restrict pA,
                                              const T_in *__restrict pB,
                                              T_out *__restrict pC) {

  using MMUL = aie::mmul<r, s, t, T_in, T_in, accauto>;

  event0();

  for (unsigned z = 0; z < rowA; z += 2)
    chess_prepare_for_pipelining chess_loop_range(4, ) {

      T_out *__restrict pC1;
      T_out *__restrict pC2;
      if constexpr (c_row_maj) {
        pC1 = pC + (z * colB) * MMUL::size_C;
        pC2 = pC + ((z + 1) * colB) * MMUL::size_C;
      }

      for (unsigned j = 0; j < colB; j += 4)
#ifdef OPT_PERF_ENABLED
        chess_flatten_loop
#endif
        {

          if constexpr (!c_row_maj) {
            pC1 = pC + j * rowA * MMUL::size_C + z * MMUL::size_C;
            pC2 = pC + (j + 1) * rowA * MMUL::size_C + z * MMUL::size_C;
          }
          const T_in *__restrict pA1 = pA + (z * colA) * MMUL::size_A;
          const T_in *__restrict pA2 = pA + ((z + 1) * colA) * MMUL::size_A;
          const T_in *__restrict pB1;
          const T_in *__restrict pB2;
          const T_in *__restrict pB3;
          const T_in *__restrict pB4;
          if constexpr (b_row_maj) {
            pB1 = pB + (j)*MMUL::size_B;
            pB2 = pB + (j + 1) * MMUL::size_B;
            pB3 = pB + (j + 2) * MMUL::size_B;
            pB4 = pB + (j + 3) * MMUL::size_B;
          } else {
            pB1 = pB + (j * colA) * MMUL::size_B;
            pB2 = pB + ((j + 1) * colA) * MMUL::size_B;
            pB3 = pB + ((j + 2) * colA) * MMUL::size_B;
            pB4 = pB + ((j + 3) * colA) * MMUL::size_B;
          }

          aie::vector<T_in, MMUL::size_A> A0;
          aie::vector<T_in, MMUL::size_A> A1;
          aie::vector<T_in, MMUL::size_B> B0;
          aie::vector<T_in, MMUL::size_B> B1;
          aie::vector<T_in, MMUL::size_B> B2;
          aie::vector<T_in, MMUL::size_B> B3;

          // Load partial results from C buffer for accumulation in-place. The
          // zero.cc function handles the zeroing of data when a new
          // accumulation is needed (after the 'K' reduction dimension)
          aie::vector<T_out, MMUL::size_C> acc_C00;
          aie::vector<T_out, MMUL::size_C> acc_C01;
          aie::vector<T_out, MMUL::size_C> acc_C02;
          aie::vector<T_out, MMUL::size_C> acc_C03;
          aie::vector<T_out, MMUL::size_C> acc_C10;
          aie::vector<T_out, MMUL::size_C> acc_C11;
          aie::vector<T_out, MMUL::size_C> acc_C12;
          aie::vector<T_out, MMUL::size_C> acc_C13;
          if constexpr (c_row_maj) {
            acc_C00 = aie::load_v<MMUL::size_C>(pC1);
            acc_C01 = aie::load_v<MMUL::size_C>(pC1 + MMUL::size_C);
            acc_C02 = aie::load_v<MMUL::size_C>(pC1 + 2 * MMUL::size_C);
            acc_C03 = aie::load_v<MMUL::size_C>(pC1 + 3 * MMUL::size_C);
            acc_C10 = aie::load_v<MMUL::size_C>(pC2);
            acc_C11 = aie::load_v<MMUL::size_C>(pC2 + MMUL::size_C);
            acc_C12 = aie::load_v<MMUL::size_C>(pC2 + 2 * MMUL::size_C);
            acc_C13 = aie::load_v<MMUL::size_C>(pC2 + 3 * MMUL::size_C);
          } else {
            acc_C00 = aie::transpose(aie::load_v<MMUL::size_C>(pC1), t, r);
            acc_C01 = aie::transpose(aie::load_v<MMUL::size_C>(pC2), t, r);
            acc_C02 = aie::transpose(
                aie::load_v<MMUL::size_C>(pC1 + 2 * rowA * MMUL::size_C), t, r);
            acc_C03 = aie::transpose(
                aie::load_v<MMUL::size_C>(pC2 + 2 * rowA * MMUL::size_C), t, r);
            acc_C10 = aie::transpose(
                aie::load_v<MMUL::size_C>(pC1 + MMUL::size_C), t, r);
            acc_C11 = aie::transpose(
                aie::load_v<MMUL::size_C>(pC2 + MMUL::size_C), t, r);
            acc_C12 = aie::transpose(
                aie::load_v<MMUL::size_C>(pC1 + 2 * rowA * MMUL::size_C +
                                          MMUL::size_C),
                t, r);
            acc_C13 = aie::transpose(
                aie::load_v<MMUL::size_C>(pC2 + 2 * rowA * MMUL::size_C +
                                          MMUL::size_C),
                t, r);
          }

          MMUL C00(acc_C00);
          MMUL C01(acc_C01);
          MMUL C02(acc_C02);
          MMUL C03(acc_C03);
          MMUL C10(acc_C10);
          MMUL C11(acc_C11);
          MMUL C12(acc_C12);
          MMUL C13(acc_C13);

          for (unsigned i = 0; i < colA; ++i)
#ifdef OPT_PERF_ENABLED
            chess_flatten_loop
#endif
            {
              A0 = aie::load_v<MMUL::size_A>(pA1);
              pA1 += MMUL::size_A;
              A1 = aie::load_v<MMUL::size_A>(pA2);
              pA2 += MMUL::size_A;
              if constexpr (b_row_maj) {
                B0 = aie::load_v<MMUL::size_B>(pB1);
                pB1 += MMUL::size_B * colB;
                B1 = aie::load_v<MMUL::size_B>(pB2);
                pB2 += MMUL::size_B * colB;
                B2 = aie::load_v<MMUL::size_B>(pB3);
                pB3 += MMUL::size_B * colB;
                B3 = aie::load_v<MMUL::size_B>(pB4);
                pB4 += MMUL::size_B * colB;
              } else {
                B0 = aie::transpose(aie::load_v<MMUL::size_B>(pB1), t, s);
                pB1 += MMUL::size_B;
                B1 = aie::transpose(aie::load_v<MMUL::size_B>(pB2), t, s);
                pB2 += MMUL::size_B;
                B2 = aie::transpose(aie::load_v<MMUL::size_B>(pB3), t, s);
                pB3 += MMUL::size_B;
                B3 = aie::transpose(aie::load_v<MMUL::size_B>(pB4), t, s);
                pB4 += MMUL::size_B;
              }

              C00.mac(A0, B0);
              C01.mac(A0, B1);
              C02.mac(A0, B2);
              C03.mac(A0, B3);
              C10.mac(A1, B0);
              C11.mac(A1, B1);
              C12.mac(A1, B2);
              C13.mac(A1, B3);
            }

          // TODO make shift right here to keep most significat bits
          // when lowering the output
          // example below shows how to shift right 10 bits
          // #define SHIFT 10
          // aie::store_v(pC1, C00.template to_vector<T_out>(SHIFT));

          if constexpr (c_row_maj) {
            aie::store_v(pC1, C00.template to_vector<T_out>());
            pC1 += MMUL::size_C;
            aie::store_v(pC1, C01.template to_vector<T_out>());
            pC1 += MMUL::size_C;
            aie::store_v(pC1, C02.template to_vector<T_out>());
            pC1 += MMUL::size_C;
            aie::store_v(pC1, C03.template to_vector<T_out>());
            pC1 += MMUL::size_C;
            aie::store_v(pC2, C10.template to_vector<T_out>());
            pC2 += MMUL::size_C;
            aie::store_v(pC2, C11.template to_vector<T_out>());
            pC2 += MMUL::size_C;
            aie::store_v(pC2, C12.template to_vector<T_out>());
            pC2 += MMUL::size_C;
            aie::store_v(pC2, C13.template to_vector<T_out>());
            pC2 += MMUL::size_C;
          } else {
            aie::store_v(pC1,
                         aie::transpose(C00.template to_vector<T_out>(), r, t));
            aie::store_v(pC2,
                         aie::transpose(C01.template to_vector<T_out>(), r, t));
            aie::store_v(pC1 + 2 * rowA * MMUL::size_C,
                         aie::transpose(C02.template to_vector<T_out>(), r, t));
            aie::store_v(pC2 + 2 * rowA * MMUL::size_C,
                         aie::transpose(C03.template to_vector<T_out>(), r, t));
            aie::store_v(pC1 + MMUL::size_C,
                         aie::transpose(C10.template to_vector<T_out>(), r, t));
            aie::store_v(pC2 + MMUL::size_C,
                         aie::transpose(C11.template to_vector<T_out>(), r, t));
            aie::store_v(pC1 + 2 * rowA * MMUL::size_C + MMUL::size_C,
                         aie::transpose(C12.template to_vector<T_out>(), r, t));
            aie::store_v(pC2 + 2 * rowA * MMUL::size_C + MMUL::size_C,
                         aie::transpose(C13.template to_vector<T_out>(), r, t));
          }
        }
    }

  event1();
}

// 1x4 mmul expansion (M=8 decode). The 2x4 wrapper above needs m % 16 == 0;
// M=8 (m % 8 == 0, but not % 16) uses this single-mmul-row variant. Same
// 8x8x8 mmul accumulation -> bit-identical to the M=16/M=128 kernels.
template <unsigned m, unsigned k, unsigned n>
static inline void matmul_vectorized_8x8x8_i8_i32_m8(const int8 *__restrict pA,
                                                     const int8 *__restrict pB,
                                                     int32 *__restrict pC) {
  constexpr int r = 8, s = 8, t = 8;
  static_assert(m % r == 0 && k % s == 0 && n % (4 * t) == 0);
  using MMUL = aie::mmul<r, s, t, int8, int8, accauto>;
  constexpr unsigned rowA = m / r, colA = k / s, colB = n / t;

  event0();
  for (unsigned z = 0; z < rowA; z += 1) {
    int32 *__restrict pC1 = pC + (z * colB) * MMUL::size_C;
    for (unsigned j = 0; j < colB; j += 4) {
      const int8 *__restrict pA1 = pA + (z * colA) * MMUL::size_A;
      const int8 *__restrict pB1 = pB + (j)     * MMUL::size_B;
      const int8 *__restrict pB2 = pB + (j + 1) * MMUL::size_B;
      const int8 *__restrict pB3 = pB + (j + 2) * MMUL::size_B;
      const int8 *__restrict pB4 = pB + (j + 3) * MMUL::size_B;

      aie::vector<int8, MMUL::size_A> A0;
      aie::vector<int8, MMUL::size_B> B0, B1, B2, B3;

      aie::vector<int32, MMUL::size_C> acc_C00 = aie::load_v<MMUL::size_C>(pC1);
      aie::vector<int32, MMUL::size_C> acc_C01 = aie::load_v<MMUL::size_C>(pC1 + MMUL::size_C);
      aie::vector<int32, MMUL::size_C> acc_C02 = aie::load_v<MMUL::size_C>(pC1 + 2 * MMUL::size_C);
      aie::vector<int32, MMUL::size_C> acc_C03 = aie::load_v<MMUL::size_C>(pC1 + 3 * MMUL::size_C);

      MMUL C00(acc_C00);
      MMUL C01(acc_C01);
      MMUL C02(acc_C02);
      MMUL C03(acc_C03);

      for (unsigned i = 0; i < colA; ++i) {
        A0 = aie::load_v<MMUL::size_A>(pA1);
        pA1 += MMUL::size_A;
        B0 = aie::load_v<MMUL::size_B>(pB1);
        pB1 += MMUL::size_B * colB;
        B1 = aie::load_v<MMUL::size_B>(pB2);
        pB2 += MMUL::size_B * colB;
        B2 = aie::load_v<MMUL::size_B>(pB3);
        pB3 += MMUL::size_B * colB;
        B3 = aie::load_v<MMUL::size_B>(pB4);
        pB4 += MMUL::size_B * colB;
        C00.mac(A0, B0);
        C01.mac(A0, B1);
        C02.mac(A0, B2);
        C03.mac(A0, B3);
      }

      aie::store_v(pC1, C00.template to_vector<int32>());
      pC1 += MMUL::size_C;
      aie::store_v(pC1, C01.template to_vector<int32>());
      pC1 += MMUL::size_C;
      aie::store_v(pC1, C02.template to_vector<int32>());
      pC1 += MMUL::size_C;
      aie::store_v(pC1, C03.template to_vector<int32>());
      pC1 += MMUL::size_C;
    }
  }
  event1();
}

#ifdef B_COL_MAJ
constexpr bool is_b_row_maj = false;
#else
constexpr bool is_b_row_maj = true;
#endif

#ifdef C_COL_MAJ
constexpr bool is_c_row_maj = false;
#else
constexpr bool is_c_row_maj = true;
#endif

// The following kernel definitions use mmul shapes that have been found to be
// optimal for AIE2P in combination with the 2x4 mmul expanded kernel.
//
// All available matrix multiplication shapes in the AIE-API can be found here:
// https://xilinx.github.io/aie_api/group__group__mmul.html
//
// They are all defined based on the shape of the mmul, the input data format
// and the output data format.
//
// Additionally, they check for the correct
// divisibility of the tile dimensions. Note that while both the 'm' and 'n'
// dimensions of the mmul are expanded, the 'k' dimension is not.

template <unsigned m, unsigned k, unsigned n>
static inline void matmul_vectorized_4x4x8_i16_i16(const int16 *__restrict pA,
                                                   const int16 *__restrict pB,
                                                   int16 *__restrict pC) {
  constexpr int r = 4;
  constexpr int s = 4;
  constexpr int t = 8;

  static_assert(m % (2 * r) == 0);
  static_assert(k % s == 0);
  static_assert(n % (4 * t) == 0);

  return matmul_vectorized_2x2_mmul<int16, int16, (m / r), (k / s), (n / t), r,
                                    s, t, is_b_row_maj, is_c_row_maj>(pA, pB,
                                                                      pC);
}

template <unsigned m, unsigned k, unsigned n>
static inline void matmul_vectorized_4x4x8_i16_i32(const int16 *__restrict pA,
                                                   const int16 *__restrict pB,
                                                   int32 *__restrict pC) {
  constexpr int r = 4;
  constexpr int s = 4;
  constexpr int t = 8;

  static_assert(m % (2 * r) == 0);
  static_assert(k % s == 0);
  static_assert(n % (4 * t) == 0);

  return matmul_vectorized_2x2_mmul<int16, int32, (m / r), (k / s), (n / t), r,
                                    s, t, is_b_row_maj, is_c_row_maj>(pA, pB,
                                                                      pC);
}

template <unsigned m, unsigned k, unsigned n>
static inline void
matmul_vectorized_4x8x8_bf16_bf16(const bfloat16 *__restrict pA,
                                  const bfloat16 *__restrict pB,
                                  bfloat16 *__restrict pC) {
  constexpr int r = 4;
  constexpr int s = 8;
  constexpr int t = 8;

  static_assert(m % (2 * r) == 0);
  static_assert(k % s == 0);
  static_assert(n % (4 * t) == 0);

  return matmul_vectorized_2x2_mmul<bfloat16, bfloat16, (m / r), (k / s),
                                    (n / t), r, s, t, is_b_row_maj,
                                    is_c_row_maj>(pA, pB, pC);
}

// Note that this shape is only possible for bf16 when using bfp16 emulation
// during matmuls.
template <unsigned m, unsigned k, unsigned n>
static inline void
matmul_vectorized_8x8x8_bf16_bf16(const bfloat16 *__restrict pA,
                                  const bfloat16 *__restrict pB,
                                  bfloat16 *__restrict pC) {
  constexpr int r = 8;
  constexpr int s = 8;
  constexpr int t = 8;

  static_assert(m % (2 * r) == 0);
  static_assert(k % s == 0);
  static_assert(n % (4 * t) == 0);

  return matmul_vectorized_2x2_mmul<bfloat16, bfloat16, (m / r), (k / s),
                                    (n / t), r, s, t, is_b_row_maj,
                                    is_c_row_maj>(pA, pB, pC);
}

template <unsigned m, unsigned k, unsigned n>
static inline void
matmul_vectorized_4x8x8_bf16_f32(const bfloat16 *__restrict pA,
                                 const bfloat16 *__restrict pB,
                                 float *__restrict pC) {
  constexpr int r = 4;
  constexpr int s = 8;
  constexpr int t = 8;

  static_assert(m % (2 * r) == 0);
  static_assert(k % s == 0);
  static_assert(n % (4 * t) == 0);

  return matmul_vectorized_2x2_mmul<bfloat16, float, (m / r), (k / s), (n / t),
                                    r, s, t, is_b_row_maj, is_c_row_maj>(pA, pB,
                                                                         pC);
}

template <unsigned m, unsigned k, unsigned n>
static inline void
matmul_vectorized_8x8x8_bf16_f32(const bfloat16 *__restrict pA,
                                 const bfloat16 *__restrict pB,
                                 float *__restrict pC) {
  constexpr int r = 8;
  constexpr int s = 8;
  constexpr int t = 8;

  static_assert(m % (2 * r) == 0);
  static_assert(k % s == 0);
  static_assert(n % (4 * t) == 0);

  return matmul_vectorized_2x2_mmul<bfloat16, float, (m / r), (k / s), (n / t),
                                    r, s, t, is_b_row_maj, is_c_row_maj>(pA, pB,
                                                                         pC);
}

template <unsigned m, unsigned k, unsigned n>
static inline void matmul_vectorized_8x8x8_i8_i8(const int8 *__restrict pA,
                                                 const int8 *__restrict pB,
                                                 int8 *__restrict pC) {
  constexpr int r = 8;
  constexpr int s = 8;
  constexpr int t = 8;

  static_assert(m % (2 * r) == 0);
  static_assert(k % s == 0);
  static_assert(n % (4 * t) == 0);

  return matmul_vectorized_2x2_mmul<int8, int8, (m / r), (k / s), (n / t), r, s,
                                    t, is_b_row_maj, is_c_row_maj>(pA, pB, pC);
}

template <unsigned m, unsigned k, unsigned n>
static inline void matmul_vectorized_8x8x8_i8_i16(const int8 *__restrict pA,
                                                  const int8 *__restrict pB,
                                                  int16 *__restrict pC) {
  constexpr int r = 8;
  constexpr int s = 8;
  constexpr int t = 8;

  static_assert(m % (2 * r) == 0);
  static_assert(k % s == 0);
  static_assert(n % (4 * t) == 0);

  return matmul_vectorized_2x2_mmul<int8, int16, (m / r), (k / s), (n / t), r,
                                    s, t, is_b_row_maj, is_c_row_maj>(pA, pB,
                                                                      pC);
}

template <unsigned m, unsigned k, unsigned n>
static inline void matmul_vectorized_8x8x8_i8_i32(const int8 *__restrict pA,
                                                  const int8 *__restrict pB,
                                                  int32 *__restrict pC) {
  constexpr int r = 8;
  constexpr int s = 8;
  constexpr int t = 8;

  static_assert(m % (2 * r) == 0);
  static_assert(k % s == 0);
  static_assert(n % (4 * t) == 0);

  return matmul_vectorized_2x2_mmul<int8, int32, (m / r), (k / s), (n / t), r,
                                    s, t, is_b_row_maj, is_c_row_maj>(pA, pB,
                                                                      pC);
}

extern "C" {

// If you want to compile microkernels with different inner tile sizes,
// define DIM_M, DIM_K and DIM_N at compile time using -DDIM_M 32 etc.
// These dimensions must be divisible by the r, s, t dimensions used in
// the kernels.

#ifndef DIM_M
#define DIM_M 64
#endif

#ifndef DIM_K
#define DIM_K 64
#endif

#ifndef DIM_N
#define DIM_N 64
#endif

#ifdef i8_i8_ONLY
#define combos(X) X(int8, i8, int8, i8, 8, 8, 8)
#endif

#ifdef i8_i16_ONLY
#define combos(X) X(int8, i8, int16, i16, 8, 8, 8)
#endif

#ifdef i8_i32_ONLY
#define combos(X) X(int8, i8, int32, i32, 8, 8, 8)
#endif

#ifdef i16_i16_ONLY
#define combos(X) X(int16, i16, int16, i16, 4, 4, 8)
#endif

#ifdef i16_i32_ONLY
#define combos(X) X(int16, i16, int32, i32, 4, 4, 8)
#endif

// The emulation of bf16 changes the available shapes for matrix multiplication
#ifdef bf16_bf16_ONLY
#ifdef AIE_API_EMULATE_BFLOAT16_MMUL_WITH_BFP16
#define combos(X) X(bfloat16, bf16, bfloat16, bf16, 8, 8, 8)
#else
#define combos(X) X(bfloat16, bf16, bfloat16, bf16, 4, 8, 8)
#endif
#endif

#ifdef bf16_f32_ONLY
#ifdef AIE_API_EMULATE_BFLOAT16_MMUL_WITH_BFP16
#define combos(X) X(bfloat16, bf16, float, f32, 8, 8, 8)
#else
#define combos(X) X(bfloat16, bf16, float, f32, 4, 8, 8)
#endif
#endif

#ifndef combos
#ifdef AIE_API_EMULATE_BFLOAT16_MMUL_WITH_BFP16
#define combos(X)                                                              \
  X(int8, i8, int8, i8, 8, 8, 8)                                               \
  X(int16, i16, int16, i16, 4, 4, 8)                                           \
  X(int16, i16, int32, i32, 4, 4, 8)                                           \
  X(bfloat16, bf16, bfloat16, bf16, 8, 8, 8)                                   \
  X(bfloat16, bf16, float, f32, 8, 8, 8)
#else
#define combos(X)                                                              \
  X(int8, i8, int8, i8, 8, 8, 8)                                               \
  X(int16, i16, int16, i16, 4, 4, 8)                                           \
  X(int16, i16, int32, i32, 4, 4, 8)                                           \
  X(bfloat16, bf16, bfloat16, bf16, 4, 8, 8)                                   \
  X(bfloat16, bf16, float, f32, 4, 8, 8)
#endif
#endif

#define matmul_vectorized_c_func(ctype_in, mlir_type_in, ctype_out,            \
                                 mlir_type_out, r, s, t)                       \
  void matmul_##mlir_type_in##_##mlir_type_out(ctype_in *a_in, ctype_in *b_in, \
                                               ctype_out *c_out) {             \
    matmul_vectorized_##r##x##s##x##t##_##mlir_type_in##_##mlir_type_out<      \
        DIM_M, DIM_K, DIM_N>(a_in, b_in, c_out);                               \
  }

#define matmul_scalar_c_func(ctype_in, mlir_type_in, ctype_out, mlir_type_out, \
                             r, s, t)                                          \
  void matmul_scalar_##mlir_type_in##_##mlir_type_out(                         \
      ctype_in *a_in, ctype_in *b_in, ctype_out *c_out) {                      \
    matmul_scalar<ctype_in, ctype_out, DIM_M, DIM_K, DIM_N, is_b_row_maj,      \
                  is_c_row_maj>(a_in, b_in, c_out);                            \
  }

#define zero_vectorized_c_func(ctype_in, mlir_type_in, ctype_out,              \
                               mlir_type_out, r, s, t)                         \
  void zero_##mlir_type_out(ctype_out *c_out) {                                \
    zero_vectorized<ctype_out, DIM_M, DIM_N>(c_out);                           \
  }

#define zero_scalar_c_func(ctype_in, mlir_type_in, ctype_out, mlir_type_out,   \
                           r, s, t)                                            \
  void zero_scalar_##mlir_type_out(ctype_out *c_out) {                         \
    zero_scalar<ctype_out, DIM_M, DIM_N>(c_out);                               \
  }

#if DIM_M >= 16
combos(matmul_vectorized_c_func)
#endif
combos(matmul_scalar_c_func)
#if DIM_M >= 16
    combos(zero_vectorized_c_func)
#endif
combos(zero_scalar_c_func)

// The MLIR designs always call matmul_i8_i32 / zero_i32 (the vectorized
// names). For decode-optimized microkernels (DIM_M < 16, e.g. M=1) the
// vectorized path can't instantiate (mmul needs m % 16 == 0), so alias the
// names to the scalar implementations. Added 2026-08-15 for the M=1 kernels.
#if DIM_M < 16 && !defined(M8_VECTORIZED)
extern "C" void matmul_i8_i32(int8_t *a_in, int8_t *b_in, int32_t *c_out) {
    matmul_scalar<int8_t, int32_t, DIM_M, DIM_K, DIM_N, true, true>(a_in, b_in, c_out);
}
extern "C" void zero_i32(int32_t *c_out) {
    zero_scalar<int32_t, DIM_M, DIM_N>(c_out);
}
#endif

#ifdef M8_VECTORIZED
extern "C" void matmul_i8_i32(int8_t *a_in, int8_t *b_in, int32_t *c_out) {
    matmul_vectorized_8x8x8_i8_i32_m8<DIM_M, DIM_K, DIM_N>(a_in, b_in, c_out);
}
extern "C" void zero_i32(int32_t *c_out) {
    zero_vectorized<int32_t, DIM_M, DIM_N>(c_out);
}
#endif

// ── int4 B-path GU mmul (issue #1769, ws09) ────────────────────────────────
// B tile (64 x 128) arrives as ONE linear 4864-byte chunk (gu_i4_pack.h):
//   [0, 4096)     nibbles, tile bytes s4 = i0*512 + i1*32 + i2*4 + i3/2
//                 (row = i0*8+i2, col = i1*8+i3; even element LOW nibble)
//   [4096, 4608)  row scales bf16, per tile: [group_in_tile (i/4)][col-in-tile]
//   [4608, 4864)  S_col bf16, per col-in-tile
// Per (8,8) chunk at (k-step i, col-tile jt) the nibbles are CONTIGUOUS
// (32 B at i*512+jt*32) and all 8 rows share one K-group, so the dequant
// collapses to 8 per-column ratios:
//   ratio[c] = (s[group][c] * 1/16) / S_col[c]
//   B''[r][c] = sat8(round( (q4<<4)[r][c] * ratio[c] ))
// byte-pinned against the host B_shadow by the ws09 CPU gate (canonical
// arithmetic: w16 = q4<<4 exact; ratio = (s*0.0625f)/S_col).
//
// First cut: scalar dequant (correctness-first; vectorization = measured
// optimization once the corr gate passes on NPU).
// bring-up trace (issue #1769): first nibble bytes of the int4 B tile,
// the dequantized B'' and the raw scale bytes the kernel read
static uint8_t g_i4_trace_b[64];   // last matmul (ki=31) nibbles
static uint8_t g_i4_trace_b0[64];  // first matmul (ki=0) nibbles
static uint8_t g_i4_trace_dq[64];
static uint8_t g_i4_trace_sc[32];
extern "C" void matmul_i8_i32_i4(const int8_t *__restrict pA,
                                 const uint8_t *__restrict pB4,
                                 int32_t *__restrict pC) {
    constexpr unsigned nk = DIM_K / 8;    // 8 k-steps
    constexpr unsigned nct = DIM_N / 8;   // 16 col-tiles... but the m8 kernel
                                          // handles 4 col-tiles per pass; here
                                          // DIM_N=128 -> 16; the fused design
                                          // calls this per (64,128) tile -> 4.
    // NOTE: the fused generator calls matmul ONCE per (A(8,64), B(64,128))
    // tile, so DIM_N=128 and this function processes the whole 128-wide tile
    // (16 col-tiles -> 4 passes of 4, mirroring matmul_vectorized_8x8x8_i8_i32_m8).
    using MMUL = aie::mmul<8, 8, 8, int8, int8, accauto>;
    event0();
#ifdef I4_SCALAR_C1

#ifdef I4_SUM_A
    // probe: C1 = sum of the A tile (64 values), same for every col — if the
    // A stream delivers Am correctly this stays small (~±800); if A arrives
    // as garbage ±127 it is ~±8000. c1>>6 in the silu dump then shows it.
    {
        int32_t acc = 0;
        for (unsigned i = 0; i < DIM_K; i++) acc += (int32_t)pA[i];
        for (unsigned j = 0; j < DIM_N; j++) {
            unsigned ci = (j / 8) * 64 + (j % 8);
            pC[ci] = acc;
        }
    }
    
    event1();
#else
    // ── 1769 int4 mmul path (default, HEAD/1776): 4-accumulator m8
    //    with the silu_roundf no-libm fix; the v66 scalar (pi) is the
    //    I4_SCALAR_C1 fallback (aie2p C-store/ratio miscompiles, #1869).
    event0();
    
    // 4 accumulators per col-tile group (C00..C03 pattern of the m8 kernel);
    // iterate col-tiles in groups of 4.
    for (unsigned jg = 0; jg < nct; jg += 4) {
        int32_t *pC1 = pC + jg * 8;
        aie::vector<int32, 64> acc0 = aie::load_v<64>(pC1);
        aie::vector<int32, 64> acc1 = aie::load_v<64>(pC1 + 64);
        aie::vector<int32, 64> acc2 = aie::load_v<64>(pC1 + 128);
        aie::vector<int32, 64> acc3 = aie::load_v<64>(pC1 + 192);
        MMUL C00(acc0), C01(acc1), C02(acc2), C03(acc3);
        for (unsigned i = 0; i < nk; ++i) {
            aie::vector<int8, 64> A0 = aie::load_v<64>(pA + i * 64);
            int8_t Bb[4][64];
            for (unsigned jt = 0; jt < 4; ++jt) {
                unsigned j = jg + jt;   // col-tile index 0..15
                const uint8_t* nib = pB4 + i * 512 + j * 32;
                const uint8_t* rsp = pB4 + 4096 + (i / 4) * 256 + j * 16;
                const uint8_t* scp = pB4 + 4608 + j * 16;
                float ratio[8];
                for (int c = 0; c < 8; c++) {
                    uint32_t rb = (uint32_t)((uint16_t)rsp[2*c] | ((uint16_t)rsp[2*c+1] << 8)) << 16;
                    uint32_t sb = (uint32_t)((uint16_t)scp[2*c] | ((uint16_t)scp[2*c+1] << 8)) << 16;
                    float sf, scc; memcpy(&sf, &rb, 4); memcpy(&scc, &sb, 4);
                    ratio[c] = (sf * 0.0625f) / scc;
                }
                const v64int4* pv = (const v64int4*)nib;
                v64int8 u = __builtin_aie2p_unpack_I512_I8_I4(*pv, 1);
                u = u + u; u = u + u; u = u + u; u = u + u;   // q4<<4
                for (int e = 0; e < 64; e++) {
                    float v = (float)(int8_t)u[e] * ratio[e & 7];
                    int x = silu_roundf(v);
                    Bb[jt][e] = (int8_t)(x > 127 ? 127 : x < -127 ? -127 : x);
                }
            }
            aie::vector<int8, 64> B0 = aie::load_v<64>(Bb[0]);
            aie::vector<int8, 64> B1 = aie::load_v<64>(Bb[1]);
            aie::vector<int8, 64> B2 = aie::load_v<64>(Bb[2]);
            aie::vector<int8, 64> B3 = aie::load_v<64>(Bb[3]);
            C00.mac(A0, B0);
            C01.mac(A0, B1);
            C02.mac(A0, B2);
            C03.mac(A0, B3);
        }
        aie::store_v(pC1, C00.template to_vector<int32>());
        aie::store_v(pC1 + 64, C01.template to_vector<int32>());
        aie::store_v(pC1 + 128, C02.template to_vector<int32>());
        aie::store_v(pC1 + 192, C03.template to_vector<int32>());
    }
    event1();
    event1();
#endif
}
            }
        }
    }
    // v65: assemble the per-token silu metadata into C1 rows 1-4 from
        // the CHUNKED [META_BASE..META_BASE+512) region of the k-tiles (the
        // ONLY reliably-delivered tile region — the old pad at [6144..8192)
        // was never delivered, so the v63 folds were stale). Each col_group's
        // n_k = H/64 k-tiles carry a 512-B chunk; ki%4==0 -> foldG into C1
        // row 1, ki%4==1 -> boundG into row 2, ki%4==2 -> boundU into row 3,
        // ki%4==3 -> Q/shG/shU into row 4 cols 0-2. Only ki%4 is used, so
        // the per-core static call counter (one matmul call per k-tile,
        // strictly sequential per col_group) only needs n_k % 4 == 0 — the
        // HOST GUARANTEES this (pack_gu_fused_i4 aborts otherwise; zaya1-8b
        // has n_k = 32). The silu reads (st[go+8/+9/+16/+25], st[32..34])
        // are pinned by the CPU gate's kernel-indexing emulation. C1buf is
        // (8,128) int32 MICROTILED: element (r,c) at (c/8)*64 + r*8 + c%8,
        // so row r col c = row-0 position + r*8.
        {
            static unsigned call = 0;
            unsigned ki = call % 32;   // only ki%4 is used (== call%4 since 32%4==0)
            const int32_t* mq = (const int32_t*)(pB4 + 5120);






            if (ki % 4 == 3) {
                pC[32] = mq[0];   // Q   (row 4 col 0)
                pC[33] = mq[1];   // shG (row 4 col 1)
                pC[34] = mq[2];   // shU (row 4 col 2)
            }
            if (ki % 4 <= 2) {
                const unsigned rowoff = 8 + (ki % 4) * 8;   // row 1/2/3 col j
                for (int j = 0; j < 128; j++) {
                    unsigned p0 = (j / 8) * 64 + (j % 8);
                    pC[p0 + rowoff] = mq[j];
                }
            }
            call++;
        }
    event1();
}

// Zero the tile-local C1buf (HARDCODED local 0xE000 = C1_0, verified against
// input_with_addresses.mlir — issue #1842) before each col_group's
// accumulation. The generic zero_i32 takes its target as an arg, which the
// aiecc does not deliver reliably (issue #1837 — the arg is emitted after the
// call); the C1buf's boot content is nonzero, so an un-zeroed C1buf corrupts
// the first matmul's accumulation (measured: C1 = garbage). 0-arg extern
// calls have no arg setup the aiecc could drop. Each core's local address
// space is private, so the same constant addresses each core's own C1buf
// (the established hardcoded-address pattern — the silu's 0x7F000 h2 target).
extern "C" void zero_c1(void) {
    int32_t *d = (int32_t *)0xE000;
    for (unsigned i = 0; i < DIM_M * DIM_N; i++) d[i] = 0;
}


// ── Fused GU→SiLU→D (issue #1759): the on-core SiLU+quant step ──
// Called between the GU and D GEMM phases of the fused kernel. Each tile's C1
// (DIM_M × DIM_N int32, cols 2p/2p+1 = (gate, up) pair p, interleaved pack)
// is reduced to h2 (DIM_M × DIM_N/2 int8) via the fixed-point LUT SiLU with
// the host-folded per-column header gs' (ag·gs_g | ag·qn_s·gs_u). Rows 1-7
// are zero for decode M=1 (rows 1-7 of C1 are zero → h2 = 0), which keeps the
// D-phase A-DMA (8×64 tiles) consistent.
extern "C" void silu_quant_i8_fused(int32_t *c1, const float *gs, int8_t *h2) {
#ifdef I4_H2_RAMP
    for (unsigned p = 0; p < DIM_M * (DIM_N / 2); p++) h2[p] = (int8_t)(42 + (p % 3));
    return;
#endif
    // Section-quant contract (issue #1759): the gs tile's only reliably
    // delivered bytes are the 8-float section header — gs[0] = ag·gsec[cg]
    // (gate scale), gs[4] = ag·qn_s·gsec[cg] (up scale) for THIS tile's
    // col_group (the host writes per-col_group headers into the 32 KB
    // slices). Tile (c, cg) covers exactly one GU section (index cg).
    // C1 is the mmul MICROTILED layout: element (r,c) at (c/8)·64 + r·8 +
    // (c%8) — MEASURED via c1 dump vs host GEMM (exact match to sat8).
    // Decode M=1: only row 0 is valid (rows 1-7 of C1 are zero → h2 = 0).
    for (unsigned p = 0; p < DIM_N / 2; p++) {
        unsigned go = ((2 * p) / 8) * 64 + ((2 * p) % 8);
        unsigned uo = ((2 * p + 1) / 8) * 64 + ((2 * p + 1) % 8);
        float g = (float)c1[go] * gs[0];
        float u = (float)c1[uo] * gs[4];
        float h = silu_lut(g) * u;
        h2[p] = silu_sat8(silu_roundf(h));
    }
    for (unsigned i = DIM_N / 2; i < DIM_M * (DIM_N / 2); i++) h2[i] = 0;
}

// ── Fused GU→SiLU→D, INT4 path (issue #1769, ws09): per-column scales ──
// Identical structure to silu_quant_i8_fused, but the gs operand is the
// per-column fold S'[j] (host-written per token, update_fused_header_i4):
//   S'[2p]   = ag·S_col[2p]     (gate scale)
//   S'[2p+1] = ag·qn_s·S_col[2p+1]  (up scale, qn_s folded)
// so the per-pair dequant uses gs[2p]/gs[2p+1] instead of the section
// header's gs[0]/gs[4]. The int4 B-path (matmul_i8_i32_i4) consumes the
// raw Q4NX nibbles + on-chip dequant; the per-column int8 scales are finer
// than the int8 path's per-section pack, so this silu is MORE accurate
// (CPU gate: FFN corr 0.9996 vs 0.9978) at half the GU DMA.
extern "C" void silu_quant_i8_fused_i4(int32_t *c1, const float *gs, int8_t *h2) {
    // v59 (issue #1844): PURE int32 fixed-point silu — the aie2p backend
    // mis-compiles the float loop (correct g/u, wrong h for p>=1 — #1836)
    // AND int64 math (#1843). The v50/v51 Q22 version overflowed int32 for
    // |g|>512 / |u|>512 (wrapped garbage + the reported "host h2=12 -> NPU 0"
    // zero pairs) and zeroed the small per-column folds. This version reads
    // the per-token silu metadata stashed by the last matmul at 0x6000:
    //   [0..127]   foldG  (S'*2^Q int32, Q per tile from the tile MIN scale)
    //   [128..255] boundG ((2^31-1)/|foldG| — c1g clamp, overflow-free)
    //   [256..383] boundU (4*((2^31-1)/|foldG|)+3 — c1u clamp for uQ=(c1u>>2)*fold)
    //   [384]      Q      (per-tile fold Q)
    // The per-pair arithmetic lives in silu_quant.h (silu_pair_q22), CPU-
    // gated bit-exactly by test_i4_silu_q22.cpp (corr 0.99997 vs the float
    // silu_quant reference on realistic data). The h2 writeback target is
    // the hardcoded H2 fifo slot 0x7F000 (depth-1 fifo, identical on all
    // cores; wraps to the fifo @ 0xF000 — issue #1842).
    static const int gos[64] = {
        0, 2, 4, 6, 64, 66, 68, 70, 128, 130, 132, 134, 192, 194, 196, 198,
        256, 258, 260, 262, 320, 322, 324, 326, 384, 386, 388, 390, 448, 450, 452, 454,
        512, 514, 516, 518, 576, 578, 580, 582, 640, 642, 644, 646, 704, 706, 708, 710,
        768, 770, 772, 774, 832, 834, 836, 838, 896, 898, 900, 902, 960, 962, 964, 966 };
    // v65/v66: metadata from C1 rows 1-4 at the SAME microtile positions as
    // the row-0 C1 dot (row r col c = row-0 pos + r*8), delivered via the c1
    // ARG (the only reliable mechanism on this aie2p build — the 0x6000 stash
    // was DCE'd). Per-pair reads (pinned by the CPU gate's kernel-indexing
    // emulation in test_i4_silu_q22.cpp):
    //   foldG[2p]     = c1[gos[p]+8]    (row 1, gate col)
    //   foldG[2p+1]   = c1[gos[p]+9]    (row 1, up col)
    //   boundG[2p]    = c1[gos[p]+16]   (row 2, gate col — clamps c1g)
    //   boundU[2p+1]  = c1[gos[p]+25]   (row 3, UP col — clamps c1u; boundU
    //                                    is per column (4·boundG[j]+3 for
    //                                    foldu = foldG[2p+1]), so the UP
    //                                    col's bound is 2p+1, NOT 2p — v66
    //                                    fixes the v65 +24 off-by-one)
    //   Q/shG/shU at c1[32..34] (row 4 cols 0-2).
    const int32_t *st = c1;                                // C1buf (microtiled)
    const int Q = st[32];                                  // per-tile fold Q
    const int shG = st[33];                                // Q - 11 (host-precomputed)
    const int shU = st[34];                                // Q - 7
    int8_t *h2w = (int8_t *)0x7F000;
    for (unsigned p = 0; p < DIM_N / 2; p++) {
        int go = gos[p];
#ifdef NPU_C1_DUMP
        h2w[p] = (int8_t)(c1[gos[p]] >> 5);   // C1 gate col 2p (full-K dot)
#else
        h2w[p] = silu_pair_q22(c1[go], c1[go + 1],
                               st[go + 8], st[go + 9],        // foldg, foldu (row 1)
                               st[go + 16], st[go + 25],      // boundg (row 2), boundu (row 3, UP col)
                               Q, shG, shU);
#endif
    }
    for (unsigned i = DIM_N / 2; i < DIM_M * (DIM_N / 2); i++) h2w[i] = 0;
}









// ---- int4 weight unpack (issue #1769, Phase-1 hardware round) ----
// AIE2P-native unpack for nibble-paired B tiles (i4_pack.h contract): byte
// s' = i0*512 + i1*32 + i2*4 + i3/2, EVEN element in the LOW nibble. The
// vldb.unpack intrinsic loads 32 bytes as 64 sign-extended int4 (sign=1);
// four vector adds double it x16 so the mmul consumes the SAME int8 values
// the host reference unpacks (q4<<4, scale unchanged) — bit-identical C1,
// zero contract drift. Cost: 1 unpack + 4 vector adds per 64 elements
// (~7 instructions) vs the ~4 KB of DMA saved per (64,128) tile.
//
// VERIFIED on strixhalo with a minimal probe xclbin (2026-08-23): a known
// packed pattern unpacks byte-exact (even=low nibble, sign-extended, x16),
// and the fused-decode GU GEMM is bit-identical to the host int4 emulation
// (corr 1.000000). The remaining #1769 blocker is NOT the unpack — it is
// quantization accuracy: per-column int4 re-quantization of the Q4NX weights
// (scale uniform over K=2048) caps the MoE-FFN corr at ~0.972 vs float
// (int8 fused: 0.9995), flipping tokens. The fused kernel's C1 accumulator
// sums over K with a single scale, so it cannot carry the Q4NX per-
// (32-col,row) scales a 4-bit grid needs; a per-group-scale kernel
// restructure would be required.
extern "C" void unpack_i4_b(const int8_t *__restrict packed,
                            int8_t *__restrict out, unsigned n_bytes) {
    for (unsigned i = 0; i + 32 <= n_bytes; i += 32) {
        const v64int4 *p = (const v64int4 *)(packed + i);
        v64int8 u = __builtin_aie2p_unpack_I512_I8_I4(*p, 1);  // sign-extend nibbles
        u = u + u; u = u + u; u = u + u; u = u + u;            // x16 (fold-free)
        *((v64int8 *)(out + 2 * i)) = u;
    }
}

} // extern "C"