<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHA-2 Workbench: SHA2_Control_Unit Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SHA-2 Workbench
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('class_s_h_a2___control___unit.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a>  </div>
  <div class="headertitle">
<div class="title">SHA2_Control_Unit Entity Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Control Unit for the hash core.  
 <a href="class_s_h_a2___control___unit.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit_1_1_f_s_m.html">FSM</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine to control the hash core.  <a href="class_s_h_a2___control___unit_1_1_f_s_m.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit_1_1_reordering.html">Reordering</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine with support for resource reordering  <style>div.image img[src="SHA_CU_reordered.png"]{width:700px;}</style>.  <a href="class_s_h_a2___control___unit_1_1_reordering.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:acd03516902501cd1c7296a98e22c6fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard 9-values logic library.  <a href="#acd03516902501cd1c7296a98e22c6fcb"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:ad7868e8d6d621f3ff29fa0d5070387ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#ad7868e8d6d621f3ff29fa0d5070387ca">CYCLES_PER_STAGE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a4a4609c199d30b3adebbeb3a01276ec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4a4609c199d30b3adebbeb3a01276ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock of this component.  <a href="#a4a4609c199d30b3adebbeb3a01276ec5"></a><br /></td></tr>
<tr class="memitem:adb6f45b4c44644393749641d38a16f4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#adb6f45b4c44644393749641d38a16f4c">not_rst</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adb6f45b4c44644393749641d38a16f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active-low asynchronous reset signal.  <a href="#adb6f45b4c44644393749641d38a16f4c"></a><br /></td></tr>
<tr class="memitem:a40c6cfb3048e08cf5787d563fd5912f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#a40c6cfb3048e08cf5787d563fd5912f2">start</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a40c6cfb3048e08cf5787d563fd5912f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">When asserted, a new Padded Data Block to be hashed is present at input.  <a href="#a40c6cfb3048e08cf5787d563fd5912f2"></a><br /></td></tr>
<tr class="memitem:a2f1181d3ec504d7a3ca7ad30a68b6452"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#a2f1181d3ec504d7a3ca7ad30a68b6452">count_top</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2f1181d3ec504d7a3ca7ad30a68b6452"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asserted when a round is over.  <a href="#a2f1181d3ec504d7a3ca7ad30a68b6452"></a><br /></td></tr>
<tr class="memitem:a3987e5474f5932eb867b4489aa1fbd61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#a3987e5474f5932eb867b4489aa1fbd61">count_stages_top</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3987e5474f5932eb867b4489aa1fbd61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asserted when the pipeline has been flushed.  <a href="#a3987e5474f5932eb867b4489aa1fbd61"></a><br /></td></tr>
<tr class="memitem:a2a9fa72e3dc1fdf53199b44bd37b7845"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#a2a9fa72e3dc1fdf53199b44bd37b7845">not_reset_count</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2a9fa72e3dc1fdf53199b44bd37b7845"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active-low signal to reset the step counter.  <a href="#a2a9fa72e3dc1fdf53199b44bd37b7845"></a><br /></td></tr>
<tr class="memitem:a95afda5d31ea5b706cb79252fb2e19a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#a95afda5d31ea5b706cb79252fb2e19a1">count</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a95afda5d31ea5b706cb79252fb2e19a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asserted during hash computation to enable step counting.  <a href="#a95afda5d31ea5b706cb79252fb2e19a1"></a><br /></td></tr>
<tr class="memitem:ad8a17672ff9fa1c9beb61f7ecac837c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#ad8a17672ff9fa1c9beb61f7ecac837c0">count_stages</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad8a17672ff9fa1c9beb61f7ecac837c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asserted when no new Padded Data Block is available, in order to complete the ongoing hashes.  <a href="#ad8a17672ff9fa1c9beb61f7ecac837c0"></a><br /></td></tr>
<tr class="memitem:ad83d57a063a321c65bd7d3c401bfae3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#ad83d57a063a321c65bd7d3c401bfae3d">first_major_cycle</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad83d57a063a321c65bd7d3c401bfae3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control signal to allow starting the hash core.  <a href="#ad83d57a063a321c65bd7d3c401bfae3d"></a><br /></td></tr>
<tr class="memitem:a1914efb87f29c51ae5a0607a5c0b4724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#a1914efb87f29c51ae5a0607a5c0b4724">expander_init</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1914efb87f29c51ae5a0607a5c0b4724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control signal to initialises the expansion pipeline.  <a href="#a1914efb87f29c51ae5a0607a5c0b4724"></a><br /></td></tr>
<tr class="memitem:a4dc572b60feb346a80f44072aacef5d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_h_a2___control___unit.html#a4dc572b60feb346a80f44072aacef5d8">ready_cu</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4dc572b60feb346a80f44072aacef5d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control signal asserted when the circuit can accept new inputs.  <a href="#a4dc572b60feb346a80f44072aacef5d8"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Control Unit for the hash core. </p>
<p>It employs an external stage counter so as to be able to support a generic number of pipeline stages </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a4a4609c199d30b3adebbeb3a01276ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a4609c199d30b3adebbeb3a01276ec5">&#9670;&nbsp;</a></span>clk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#a4a4609c199d30b3adebbeb3a01276ec5">clk</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock of this component. </p>

</div>
</div>
<a id="a95afda5d31ea5b706cb79252fb2e19a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95afda5d31ea5b706cb79252fb2e19a1">&#9670;&nbsp;</a></span>count</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#a95afda5d31ea5b706cb79252fb2e19a1">count</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Asserted during hash computation to enable step counting. </p>

</div>
</div>
<a id="ad8a17672ff9fa1c9beb61f7ecac837c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8a17672ff9fa1c9beb61f7ecac837c0">&#9670;&nbsp;</a></span>count_stages</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#ad8a17672ff9fa1c9beb61f7ecac837c0">count_stages</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Asserted when no new Padded Data Block is available, in order to complete the ongoing hashes. </p>

</div>
</div>
<a id="a3987e5474f5932eb867b4489aa1fbd61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3987e5474f5932eb867b4489aa1fbd61">&#9670;&nbsp;</a></span>count_stages_top</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#a3987e5474f5932eb867b4489aa1fbd61">count_stages_top</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Asserted when the pipeline has been flushed. </p>

</div>
</div>
<a id="a2f1181d3ec504d7a3ca7ad30a68b6452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f1181d3ec504d7a3ca7ad30a68b6452">&#9670;&nbsp;</a></span>count_top</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#a2f1181d3ec504d7a3ca7ad30a68b6452">count_top</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Asserted when a round is over. </p>

</div>
</div>
<a id="ad7868e8d6d621f3ff29fa0d5070387ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7868e8d6d621f3ff29fa0d5070387ca">&#9670;&nbsp;</a></span>CYCLES_PER_STAGE</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#ad7868e8d6d621f3ff29fa0d5070387ca">CYCLES_PER_STAGE</a> <b><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1914efb87f29c51ae5a0607a5c0b4724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1914efb87f29c51ae5a0607a5c0b4724">&#9670;&nbsp;</a></span>expander_init</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#a1914efb87f29c51ae5a0607a5c0b4724">expander_init</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control signal to initialises the expansion pipeline. </p>

</div>
</div>
<a id="ad83d57a063a321c65bd7d3c401bfae3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad83d57a063a321c65bd7d3c401bfae3d">&#9670;&nbsp;</a></span>first_major_cycle</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#ad83d57a063a321c65bd7d3c401bfae3d">first_major_cycle</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control signal to allow starting the hash core. </p>
<p>This signal fixes <a class="el" href="class_s_h_a2__core_1_1_r_t_l.html#a6e2eda05ba06b8ca597175ce7a60209e">end_major_cycle</a> behaviour during the very first major cycle </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&nbsp;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard library. </p>

</div>
</div>
<a id="a2a9fa72e3dc1fdf53199b44bd37b7845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a9fa72e3dc1fdf53199b44bd37b7845">&#9670;&nbsp;</a></span>not_reset_count</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#a2a9fa72e3dc1fdf53199b44bd37b7845">not_reset_count</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Active-low signal to reset the step counter. </p>

</div>
</div>
<a id="adb6f45b4c44644393749641d38a16f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6f45b4c44644393749641d38a16f4c">&#9670;&nbsp;</a></span>not_rst</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#adb6f45b4c44644393749641d38a16f4c">not_rst</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Active-low asynchronous reset signal. </p>

</div>
</div>
<a id="a4dc572b60feb346a80f44072aacef5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc572b60feb346a80f44072aacef5d8">&#9670;&nbsp;</a></span>ready_cu</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#a4dc572b60feb346a80f44072aacef5d8">ready_cu</a> <b><span class="vhdlchar">out</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Control signal asserted when the circuit can accept new inputs. </p>
<p>This signal is used only in fully pipelined architectures. In other cases, it is always low </p>

</div>
</div>
<a id="a40c6cfb3048e08cf5787d563fd5912f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c6cfb3048e08cf5787d563fd5912f2">&#9670;&nbsp;</a></span>start</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#a40c6cfb3048e08cf5787d563fd5912f2">start</a> <b><span class="vhdlchar">in</span><span class="vhdlchar"> </span></b> <b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When asserted, a new Padded Data Block to be hashed is present at input. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&nbsp;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_s_h_a2___control___unit.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard 9-values logic library. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_s_h_a2___control___unit.html">SHA2_Control_Unit</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
