;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, 100
	SUB <20, @12
	ADD 60, -36
	SUB 12, @10
	SUB 12, @10
	SLT 721, -0
	SUB #12, @200
	SPL 60, -36
	DJN 6, 0
	DAT <0, #0
	SUB 300, 90
	SUB @121, @703
	SUB #72, @200
	SUB #72, @200
	ADD #270, <30
	MOV <100, 0
	MOV <107, 0
	MOV <107, 0
	SUB #12, @200
	MOV <100, 0
	MOV -7, <-20
	SUB @121, 103
	JMP 0, 12
	DJN -1, @-20
	JMP 0, 12
	JMP <121, <703
	SUB 67, -36
	JMN -1, @-20
	CMP 60, -36
	JMP 20, <12
	CMP @-127, 103
	CMP 67, -36
	SLT 300, 10
	SLT <100, 4
	ADD #270, <30
	SUB <100, 0
	SLT 300, 10
	SPL 0, <-22
	SLT 300, 10
	CMP @121, 103
	CMP @121, 103
	MOV -1, <-20
	DJN -1, @-20
	SUB 300, 90
	MOV -7, <-20
