7800x3d,Cpp_Shared_Mutex,empty_cs,1,4.17e+07
7800x3d,Cpp_Shared_Mutex,empty_cs,2,1.52e+07
7800x3d,Cpp_Shared_Mutex,empty_cs,3,6.29e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,4,5.93e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,5,5.95e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,6,5.98e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,7,5.77e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,8,5.51e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,9,5.65e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,10,5.64e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,11,5.70e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,12,5.76e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,13,5.66e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,14,5.53e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,15,5.51e+06
7800x3d,Cpp_Shared_Mutex,empty_cs,16,5.49e+06
7800x3d,Cpp_Shared_Mutex,small_cs,1,6.98e+06
7800x3d,Cpp_Shared_Mutex,small_cs,2,2.09e+06
7800x3d,Cpp_Shared_Mutex,small_cs,3,2.30e+06
7800x3d,Cpp_Shared_Mutex,small_cs,4,2.34e+06
7800x3d,Cpp_Shared_Mutex,small_cs,5,2.23e+06
7800x3d,Cpp_Shared_Mutex,small_cs,6,2.14e+06
7800x3d,Cpp_Shared_Mutex,small_cs,7,1.91e+06
7800x3d,Cpp_Shared_Mutex,small_cs,8,1.92e+06
7800x3d,Cpp_Shared_Mutex,small_cs,9,1.90e+06
7800x3d,Cpp_Shared_Mutex,small_cs,10,1.88e+06
7800x3d,Cpp_Shared_Mutex,small_cs,11,1.87e+06
7800x3d,Cpp_Shared_Mutex,small_cs,12,1.85e+06
7800x3d,Cpp_Shared_Mutex,small_cs,13,1.83e+06
7800x3d,Cpp_Shared_Mutex,small_cs,14,1.81e+06
7800x3d,Cpp_Shared_Mutex,small_cs,15,1.88e+06
7800x3d,Cpp_Shared_Mutex,small_cs,16,1.81e+06
7800x3d,C-RMR-RW-Lock,empty_cs,1,1.56e+07
7800x3d,C-RMR-RW-Lock,empty_cs,2,1.15e+07
7800x3d,C-RMR-RW-Lock,empty_cs,3,9.34e+06
7800x3d,C-RMR-RW-Lock,empty_cs,4,8.84e+06
7800x3d,C-RMR-RW-Lock,empty_cs,5,8.71e+06
7800x3d,C-RMR-RW-Lock,empty_cs,6,8.75e+06
7800x3d,C-RMR-RW-Lock,empty_cs,7,8.91e+06
7800x3d,C-RMR-RW-Lock,empty_cs,8,8.74e+06
7800x3d,C-RMR-RW-Lock,empty_cs,9,8.85e+06
7800x3d,C-RMR-RW-Lock,empty_cs,10,8.64e+06
7800x3d,C-RMR-RW-Lock,empty_cs,11,8.47e+06
7800x3d,C-RMR-RW-Lock,empty_cs,12,8.31e+06
7800x3d,C-RMR-RW-Lock,empty_cs,13,8.15e+06
7800x3d,C-RMR-RW-Lock,empty_cs,14,8.03e+06
7800x3d,C-RMR-RW-Lock,empty_cs,15,7.89e+06
7800x3d,C-RMR-RW-Lock,empty_cs,16,4.53e+06
7800x3d,C-RMR-RW-Lock,small_cs,1,5.90e+06
7800x3d,C-RMR-RW-Lock,small_cs,2,5.98e+06
7800x3d,C-RMR-RW-Lock,small_cs,3,6.19e+06
7800x3d,C-RMR-RW-Lock,small_cs,4,5.99e+06
7800x3d,C-RMR-RW-Lock,small_cs,5,5.92e+06
7800x3d,C-RMR-RW-Lock,small_cs,6,5.97e+06
7800x3d,C-RMR-RW-Lock,small_cs,7,6.00e+06
7800x3d,C-RMR-RW-Lock,small_cs,8,5.77e+06
7800x3d,C-RMR-RW-Lock,small_cs,9,5.68e+06
7800x3d,C-RMR-RW-Lock,small_cs,10,5.60e+06
7800x3d,C-RMR-RW-Lock,small_cs,11,5.49e+06
7800x3d,C-RMR-RW-Lock,small_cs,12,5.44e+06
7800x3d,C-RMR-RW-Lock,small_cs,13,5.37e+06
7800x3d,C-RMR-RW-Lock,small_cs,14,5.29e+06
7800x3d,C-RMR-RW-Lock,small_cs,15,5.24e+06
7800x3d,C-RMR-RW-Lock,small_cs,16,3.25e+06
7800x3d,Mrw-Lock,empty_cs,1,1.32e+07
7800x3d,Mrw-Lock,empty_cs,2,3.28e+06
7800x3d,Mrw-Lock,empty_cs,3,5.13e+06
7800x3d,Mrw-Lock,empty_cs,4,6.26e+06
7800x3d,Mrw-Lock,empty_cs,5,6.95e+06
7800x3d,Mrw-Lock,empty_cs,6,7.39e+06
7800x3d,Mrw-Lock,empty_cs,7,7.61e+06
7800x3d,Mrw-Lock,empty_cs,8,7.62e+06
7800x3d,Mrw-Lock,empty_cs,9,7.67e+06
7800x3d,Mrw-Lock,empty_cs,10,7.55e+06
7800x3d,Mrw-Lock,empty_cs,11,7.53e+06
7800x3d,Mrw-Lock,empty_cs,12,7.43e+06
7800x3d,Mrw-Lock,empty_cs,13,7.28e+06
7800x3d,Mrw-Lock,empty_cs,14,7.13e+06
7800x3d,Mrw-Lock,empty_cs,15,7.01e+06
7800x3d,Mrw-Lock,empty_cs,16,4.53e+06
7800x3d,Mrw-Lock,small_cs,1,5.60e+06
7800x3d,Mrw-Lock,small_cs,2,2.58e+06
7800x3d,Mrw-Lock,small_cs,3,3.36e+06
7800x3d,Mrw-Lock,small_cs,4,3.89e+06
7800x3d,Mrw-Lock,small_cs,5,4.42e+06
7800x3d,Mrw-Lock,small_cs,6,4.81e+06
7800x3d,Mrw-Lock,small_cs,7,5.10e+06
7800x3d,Mrw-Lock,small_cs,8,5.12e+06
7800x3d,Mrw-Lock,small_cs,9,5.06e+06
7800x3d,Mrw-Lock,small_cs,10,4.96e+06
7800x3d,Mrw-Lock,small_cs,11,4.92e+06
7800x3d,Mrw-Lock,small_cs,12,4.83e+06
7800x3d,Mrw-Lock,small_cs,13,4.85e+06
7800x3d,Mrw-Lock,small_cs,14,4.80e+06
7800x3d,Mrw-Lock,small_cs,15,4.77e+06
7800x3d,Mrw-Lock,small_cs,16,3.39e+06
7800x3d,Mrw-Lock-Opt,empty_cs,1,1.32e+07
7800x3d,Mrw-Lock-Opt,empty_cs,2,3.69e+06
7800x3d,Mrw-Lock-Opt,empty_cs,3,5.39e+06
7800x3d,Mrw-Lock-Opt,empty_cs,4,6.51e+06
7800x3d,Mrw-Lock-Opt,empty_cs,5,7.32e+06
7800x3d,Mrw-Lock-Opt,empty_cs,6,7.86e+06
7800x3d,Mrw-Lock-Opt,empty_cs,7,8.17e+06
7800x3d,Mrw-Lock-Opt,empty_cs,8,7.95e+06
7800x3d,Mrw-Lock-Opt,empty_cs,9,7.74e+06
7800x3d,Mrw-Lock-Opt,empty_cs,10,7.68e+06
7800x3d,Mrw-Lock-Opt,empty_cs,11,7.65e+06
7800x3d,Mrw-Lock-Opt,empty_cs,12,7.57e+06
7800x3d,Mrw-Lock-Opt,empty_cs,13,7.44e+06
7800x3d,Mrw-Lock-Opt,empty_cs,14,7.31e+06
7800x3d,Mrw-Lock-Opt,empty_cs,15,7.14e+06
7800x3d,Mrw-Lock-Opt,empty_cs,16,4.46e+06
7800x3d,Mrw-Lock-Opt,small_cs,1,5.54e+06
7800x3d,Mrw-Lock-Opt,small_cs,2,2.87e+06
7800x3d,Mrw-Lock-Opt,small_cs,3,3.43e+06
7800x3d,Mrw-Lock-Opt,small_cs,4,4.08e+06
7800x3d,Mrw-Lock-Opt,small_cs,5,4.60e+06
7800x3d,Mrw-Lock-Opt,small_cs,6,5.02e+06
7800x3d,Mrw-Lock-Opt,small_cs,7,5.29e+06
7800x3d,Mrw-Lock-Opt,small_cs,8,5.33e+06
7800x3d,Mrw-Lock-Opt,small_cs,9,5.16e+06
7800x3d,Mrw-Lock-Opt,small_cs,10,5.05e+06
7800x3d,Mrw-Lock-Opt,small_cs,11,4.96e+06
7800x3d,Mrw-Lock-Opt,small_cs,12,4.93e+06
7800x3d,Mrw-Lock-Opt,small_cs,13,4.88e+06
7800x3d,Mrw-Lock-Opt,small_cs,14,4.85e+06
7800x3d,Mrw-Lock-Opt,small_cs,15,4.56e+06
7800x3d,Mrw-Lock-Opt,small_cs,16,3.14e+06
