design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/scratch/el595/tape_in_2_2024/openlane/tapeins_sp24_tapein2_Interconnect_noparam,tapeins_sp24_tapein2_Interconnect_noparam,24_06_02_21_49,flow completed,2h0m21s0ms,1h29m3s0ms,33602.53968253968,3.5,15121.142857142857,14.03,-1,7321.41,46753,0,0,0,0,0,0,0,25,20,0,-1,-1,1875824,405258,-36.09,-1,-1,-1,0.0,-26579.44,-1,-1,-1,0.0,1205495106.0,0.0,16.58,14.48,3.36,4.33,-1,64857,103414,1576,40126,0,0,0,66447,720,6,1674,6437,6544,14921,6174,914,2560,2517,41,216022,49049,24362,73163,52924,415520,3434675.3759999997,-1,-1,-1,0.0121,0.0109,4.11e-07,-1,-1,-1,7.960000000000001,25.0,40.0,25,1,45,153.18,153.6,0.3,1,16,0.45,1,sky130_fd_sc_hd,AREA 0
