<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu37p-fsvh2892-2L-e</Part>
        <TopModelName>conv2d_kernel</TopModelName>
        <TargetClockPeriod>3.00</TargetClockPeriod>
        <ClockUncertainty>0.81</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>kernels/conv2d_kernel.cpp:12</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <FF>1266</FF>
            <LUT>2022</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv2d_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>conv2d_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>conv2d_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWVALID</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWREADY</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWADDR</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWID</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWLEN</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWSIZE</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWBURST</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWLOCK</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWCACHE</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWPROT</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWQOS</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWREGION</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_AWUSER</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_WVALID</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_WREADY</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_WDATA</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_WSTRB</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_WLAST</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_WID</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_WUSER</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARVALID</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARREADY</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARADDR</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARID</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARLEN</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARSIZE</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARBURST</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARLOCK</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARCACHE</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARPROT</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARQOS</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARREGION</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_ARUSER</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_RVALID</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_RREADY</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_RDATA</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_RLAST</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_RID</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_RUSER</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_RRESP</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_BVALID</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_BREADY</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_BRESP</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_BID</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM0_BUSER</name>
            <Object>HBM0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWVALID</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWREADY</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWADDR</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWID</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWLEN</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWSIZE</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWBURST</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWLOCK</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWCACHE</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWPROT</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWQOS</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWREGION</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_AWUSER</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_WVALID</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_WREADY</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_WDATA</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_WSTRB</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_WLAST</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_WID</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_WUSER</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARVALID</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARREADY</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARADDR</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARID</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARLEN</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARSIZE</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARBURST</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARLOCK</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARCACHE</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARPROT</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARQOS</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARREGION</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_ARUSER</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_RVALID</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_RREADY</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_RDATA</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_RLAST</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_RID</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_RUSER</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_RRESP</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_BVALID</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_BREADY</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_BRESP</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_BID</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM1_BUSER</name>
            <Object>HBM1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWVALID</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWREADY</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWADDR</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWID</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWLEN</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWSIZE</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWBURST</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWLOCK</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWCACHE</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWPROT</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWQOS</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWREGION</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_AWUSER</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_WVALID</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_WREADY</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_WDATA</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_WSTRB</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_WLAST</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_WID</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_WUSER</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARVALID</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARREADY</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARADDR</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARID</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARLEN</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARSIZE</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARBURST</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARLOCK</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARCACHE</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARPROT</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARQOS</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARREGION</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_ARUSER</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_RVALID</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_RREADY</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_RDATA</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_RLAST</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_RID</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_RUSER</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_RRESP</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_BVALID</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_BREADY</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_BRESP</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_BID</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_HBM2_BUSER</name>
            <Object>HBM2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>conv2d_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99</InstName>
                    <ModuleName>conv2d_kernel_Pipeline_VITIS_LOOP_42_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>99</ID>
                    <BindInstances>add_ln42_fu_75_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>control_s_axi_U HBM0_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv2d_kernel_Pipeline_VITIS_LOOP_42_1</Name>
            <Loops>
                <VITIS_LOOP_42_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_42_1>
                        <Name>VITIS_LOOP_42_1</Name>
                        <Slack>2.19</Slack>
                        <TripCount>450</TripCount>
                        <Latency>451</Latency>
                        <AbsoluteTimeLatency>1.353 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_42_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernels/conv2d_kernel.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_42_1>
                            <Name>VITIS_LOOP_42_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernels/conv2d_kernel.cpp:42</SourceLocation>
                        </VITIS_LOOP_42_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_75_p2" SOURCE="kernels/conv2d_kernel.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.00</TargetClockPeriod>
                    <ClockUncertainty>0.81</ClockUncertainty>
                    <EstimatedClockPeriod>2.190</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernels/conv2d_kernel.cpp:12</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>1266</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2022</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="HBM0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="HBM0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_loops="1"/>
        <config_export ipname="conv2d_kernel" output="conv2d_ip"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="enc_weights" index="0" direction="in" srcType="ap_uint&lt;32&gt; const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_HBM0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="enc_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="enc_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="enc_bias" index="1" direction="in" srcType="ap_uint&lt;32&gt; const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_HBM0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="enc_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="enc_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="enc_input" index="2" direction="in" srcType="ap_uint&lt;32&gt; const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_HBM1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="enc_input_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="enc_input_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="enc_output" index="3" direction="out" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_HBM2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="enc_output_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="enc_output_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="enc_weights_1" access="W" description="Data signal of enc_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="enc_weights" access="W" description="Bit 31 to 0 of enc_weights"/>
                    </fields>
                </register>
                <register offset="0x14" name="enc_weights_2" access="W" description="Data signal of enc_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="enc_weights" access="W" description="Bit 63 to 32 of enc_weights"/>
                    </fields>
                </register>
                <register offset="0x1c" name="enc_bias_1" access="W" description="Data signal of enc_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="enc_bias" access="W" description="Bit 31 to 0 of enc_bias"/>
                    </fields>
                </register>
                <register offset="0x20" name="enc_bias_2" access="W" description="Data signal of enc_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="enc_bias" access="W" description="Bit 63 to 32 of enc_bias"/>
                    </fields>
                </register>
                <register offset="0x28" name="enc_input_1" access="W" description="Data signal of enc_input" range="32">
                    <fields>
                        <field offset="0" width="32" name="enc_input" access="W" description="Bit 31 to 0 of enc_input"/>
                    </fields>
                </register>
                <register offset="0x2c" name="enc_input_2" access="W" description="Data signal of enc_input" range="32">
                    <fields>
                        <field offset="0" width="32" name="enc_input" access="W" description="Bit 63 to 32 of enc_input"/>
                    </fields>
                </register>
                <register offset="0x34" name="enc_output_1" access="W" description="Data signal of enc_output" range="32">
                    <fields>
                        <field offset="0" width="32" name="enc_output" access="W" description="Bit 31 to 0 of enc_output"/>
                    </fields>
                </register>
                <register offset="0x38" name="enc_output_2" access="W" description="Data signal of enc_output" range="32">
                    <fields>
                        <field offset="0" width="32" name="enc_output" access="W" description="Bit 63 to 32 of enc_output"/>
                    </fields>
                </register>
                <register offset="0x40" name="rows" access="W" description="Data signal of rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows" access="W" description="Bit 31 to 0 of rows"/>
                    </fields>
                </register>
                <register offset="0x48" name="cols" access="W" description="Data signal of cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols" access="W" description="Bit 31 to 0 of cols"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="enc_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="enc_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="enc_input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="enc_output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="cols"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_HBM0:m_axi_HBM1:m_axi_HBM2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_HBM0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_HBM0_" paramPrefix="C_M_AXI_HBM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_HBM0_ARADDR</port>
                <port>m_axi_HBM0_ARBURST</port>
                <port>m_axi_HBM0_ARCACHE</port>
                <port>m_axi_HBM0_ARID</port>
                <port>m_axi_HBM0_ARLEN</port>
                <port>m_axi_HBM0_ARLOCK</port>
                <port>m_axi_HBM0_ARPROT</port>
                <port>m_axi_HBM0_ARQOS</port>
                <port>m_axi_HBM0_ARREADY</port>
                <port>m_axi_HBM0_ARREGION</port>
                <port>m_axi_HBM0_ARSIZE</port>
                <port>m_axi_HBM0_ARUSER</port>
                <port>m_axi_HBM0_ARVALID</port>
                <port>m_axi_HBM0_AWADDR</port>
                <port>m_axi_HBM0_AWBURST</port>
                <port>m_axi_HBM0_AWCACHE</port>
                <port>m_axi_HBM0_AWID</port>
                <port>m_axi_HBM0_AWLEN</port>
                <port>m_axi_HBM0_AWLOCK</port>
                <port>m_axi_HBM0_AWPROT</port>
                <port>m_axi_HBM0_AWQOS</port>
                <port>m_axi_HBM0_AWREADY</port>
                <port>m_axi_HBM0_AWREGION</port>
                <port>m_axi_HBM0_AWSIZE</port>
                <port>m_axi_HBM0_AWUSER</port>
                <port>m_axi_HBM0_AWVALID</port>
                <port>m_axi_HBM0_BID</port>
                <port>m_axi_HBM0_BREADY</port>
                <port>m_axi_HBM0_BRESP</port>
                <port>m_axi_HBM0_BUSER</port>
                <port>m_axi_HBM0_BVALID</port>
                <port>m_axi_HBM0_RDATA</port>
                <port>m_axi_HBM0_RID</port>
                <port>m_axi_HBM0_RLAST</port>
                <port>m_axi_HBM0_RREADY</port>
                <port>m_axi_HBM0_RRESP</port>
                <port>m_axi_HBM0_RUSER</port>
                <port>m_axi_HBM0_RVALID</port>
                <port>m_axi_HBM0_WDATA</port>
                <port>m_axi_HBM0_WID</port>
                <port>m_axi_HBM0_WLAST</port>
                <port>m_axi_HBM0_WREADY</port>
                <port>m_axi_HBM0_WSTRB</port>
                <port>m_axi_HBM0_WUSER</port>
                <port>m_axi_HBM0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="enc_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="64" argName="enc_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="enc_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="64" argName="enc_bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_HBM1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_HBM1_" paramPrefix="C_M_AXI_HBM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_HBM1_ARADDR</port>
                <port>m_axi_HBM1_ARBURST</port>
                <port>m_axi_HBM1_ARCACHE</port>
                <port>m_axi_HBM1_ARID</port>
                <port>m_axi_HBM1_ARLEN</port>
                <port>m_axi_HBM1_ARLOCK</port>
                <port>m_axi_HBM1_ARPROT</port>
                <port>m_axi_HBM1_ARQOS</port>
                <port>m_axi_HBM1_ARREADY</port>
                <port>m_axi_HBM1_ARREGION</port>
                <port>m_axi_HBM1_ARSIZE</port>
                <port>m_axi_HBM1_ARUSER</port>
                <port>m_axi_HBM1_ARVALID</port>
                <port>m_axi_HBM1_AWADDR</port>
                <port>m_axi_HBM1_AWBURST</port>
                <port>m_axi_HBM1_AWCACHE</port>
                <port>m_axi_HBM1_AWID</port>
                <port>m_axi_HBM1_AWLEN</port>
                <port>m_axi_HBM1_AWLOCK</port>
                <port>m_axi_HBM1_AWPROT</port>
                <port>m_axi_HBM1_AWQOS</port>
                <port>m_axi_HBM1_AWREADY</port>
                <port>m_axi_HBM1_AWREGION</port>
                <port>m_axi_HBM1_AWSIZE</port>
                <port>m_axi_HBM1_AWUSER</port>
                <port>m_axi_HBM1_AWVALID</port>
                <port>m_axi_HBM1_BID</port>
                <port>m_axi_HBM1_BREADY</port>
                <port>m_axi_HBM1_BRESP</port>
                <port>m_axi_HBM1_BUSER</port>
                <port>m_axi_HBM1_BVALID</port>
                <port>m_axi_HBM1_RDATA</port>
                <port>m_axi_HBM1_RID</port>
                <port>m_axi_HBM1_RLAST</port>
                <port>m_axi_HBM1_RREADY</port>
                <port>m_axi_HBM1_RRESP</port>
                <port>m_axi_HBM1_RUSER</port>
                <port>m_axi_HBM1_RVALID</port>
                <port>m_axi_HBM1_WDATA</port>
                <port>m_axi_HBM1_WID</port>
                <port>m_axi_HBM1_WLAST</port>
                <port>m_axi_HBM1_WREADY</port>
                <port>m_axi_HBM1_WSTRB</port>
                <port>m_axi_HBM1_WUSER</port>
                <port>m_axi_HBM1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="enc_input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="enc_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_HBM2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_HBM2_" paramPrefix="C_M_AXI_HBM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_HBM2_ARADDR</port>
                <port>m_axi_HBM2_ARBURST</port>
                <port>m_axi_HBM2_ARCACHE</port>
                <port>m_axi_HBM2_ARID</port>
                <port>m_axi_HBM2_ARLEN</port>
                <port>m_axi_HBM2_ARLOCK</port>
                <port>m_axi_HBM2_ARPROT</port>
                <port>m_axi_HBM2_ARQOS</port>
                <port>m_axi_HBM2_ARREADY</port>
                <port>m_axi_HBM2_ARREGION</port>
                <port>m_axi_HBM2_ARSIZE</port>
                <port>m_axi_HBM2_ARUSER</port>
                <port>m_axi_HBM2_ARVALID</port>
                <port>m_axi_HBM2_AWADDR</port>
                <port>m_axi_HBM2_AWBURST</port>
                <port>m_axi_HBM2_AWCACHE</port>
                <port>m_axi_HBM2_AWID</port>
                <port>m_axi_HBM2_AWLEN</port>
                <port>m_axi_HBM2_AWLOCK</port>
                <port>m_axi_HBM2_AWPROT</port>
                <port>m_axi_HBM2_AWQOS</port>
                <port>m_axi_HBM2_AWREADY</port>
                <port>m_axi_HBM2_AWREGION</port>
                <port>m_axi_HBM2_AWSIZE</port>
                <port>m_axi_HBM2_AWUSER</port>
                <port>m_axi_HBM2_AWVALID</port>
                <port>m_axi_HBM2_BID</port>
                <port>m_axi_HBM2_BREADY</port>
                <port>m_axi_HBM2_BRESP</port>
                <port>m_axi_HBM2_BUSER</port>
                <port>m_axi_HBM2_BVALID</port>
                <port>m_axi_HBM2_RDATA</port>
                <port>m_axi_HBM2_RID</port>
                <port>m_axi_HBM2_RLAST</port>
                <port>m_axi_HBM2_RREADY</port>
                <port>m_axi_HBM2_RRESP</port>
                <port>m_axi_HBM2_RUSER</port>
                <port>m_axi_HBM2_RVALID</port>
                <port>m_axi_HBM2_WDATA</port>
                <port>m_axi_HBM2_WID</port>
                <port>m_axi_HBM2_WLAST</port>
                <port>m_axi_HBM2_WREADY</port>
                <port>m_axi_HBM2_WSTRB</port>
                <port>m_axi_HBM2_WUSER</port>
                <port>m_axi_HBM2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="enc_output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="64" argName="enc_output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_HBM0">READ_ONLY, 32 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_HBM1">READ_ONLY, 32 -&gt; 32, 64, 64, slave, 0, 512, 16, 16, 16, 16, </column>
                    <column name="m_axi_HBM2">READ_ONLY, 32 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">enc_weights_1, 0x10, 32, W, Data signal of enc_weights, </column>
                    <column name="s_axi_control">enc_weights_2, 0x14, 32, W, Data signal of enc_weights, </column>
                    <column name="s_axi_control">enc_bias_1, 0x1c, 32, W, Data signal of enc_bias, </column>
                    <column name="s_axi_control">enc_bias_2, 0x20, 32, W, Data signal of enc_bias, </column>
                    <column name="s_axi_control">enc_input_1, 0x28, 32, W, Data signal of enc_input, </column>
                    <column name="s_axi_control">enc_input_2, 0x2c, 32, W, Data signal of enc_input, </column>
                    <column name="s_axi_control">enc_output_1, 0x34, 32, W, Data signal of enc_output, </column>
                    <column name="s_axi_control">enc_output_2, 0x38, 32, W, Data signal of enc_output, </column>
                    <column name="s_axi_control">rows, 0x40, 32, W, Data signal of rows, </column>
                    <column name="s_axi_control">cols, 0x48, 32, W, Data signal of cols, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="enc_weights">in, ap_uint&lt;32&gt; const *</column>
                    <column name="enc_bias">in, ap_uint&lt;32&gt; const *</column>
                    <column name="enc_input">in, ap_uint&lt;32&gt; const *</column>
                    <column name="enc_output">out, ap_uint&lt;32&gt;*</column>
                    <column name="rows">in, int</column>
                    <column name="cols">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="enc_weights">m_axi_HBM0, interface, , channel=0</column>
                    <column name="enc_weights">s_axi_control, register, offset, name=enc_weights_1 offset=0x10 range=32</column>
                    <column name="enc_weights">s_axi_control, register, offset, name=enc_weights_2 offset=0x14 range=32</column>
                    <column name="enc_bias">m_axi_HBM0, interface, , channel=0</column>
                    <column name="enc_bias">s_axi_control, register, offset, name=enc_bias_1 offset=0x1c range=32</column>
                    <column name="enc_bias">s_axi_control, register, offset, name=enc_bias_2 offset=0x20 range=32</column>
                    <column name="enc_input">m_axi_HBM1, interface, , channel=0</column>
                    <column name="enc_input">s_axi_control, register, offset, name=enc_input_1 offset=0x28 range=32</column>
                    <column name="enc_input">s_axi_control, register, offset, name=enc_input_2 offset=0x2c range=32</column>
                    <column name="enc_output">m_axi_HBM2, interface, , channel=0</column>
                    <column name="enc_output">s_axi_control, register, offset, name=enc_output_1 offset=0x34 range=32</column>
                    <column name="enc_output">s_axi_control, register, offset, name=enc_output_2 offset=0x38 range=32</column>
                    <column name="rows">s_axi_control, register, , name=rows offset=0x40 range=32</column>
                    <column name="cols">s_axi_control, register, , name=cols offset=0x48 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_HBM0">read, 225, 64, , </column>
                    <column name="m_axi_HBM0">read, 3, 64, , </column>
                    <column name="m_axi_HBM1">read, variable, 32, VITIS_LOOP_60_3, kernels/conv2d_kernel.cpp:60:26</column>
                    <column name="m_axi_HBM2">write, variable, 64, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_HBM0">enc_weights, kernels/conv2d_kernel.cpp:42:26, read, Widened, 225, VITIS_LOOP_42_1, kernels/conv2d_kernel.cpp:42:26, , </column>
                    <column name="m_axi_HBM0">enc_weights, kernels/conv2d_kernel.cpp:42:26, read, Inferred, 450, VITIS_LOOP_42_1, kernels/conv2d_kernel.cpp:42:26, , </column>
                    <column name="m_axi_HBM0">enc_bias, kernels/conv2d_kernel.cpp:47:26, read, Widened, 3, VITIS_LOOP_47_2, kernels/conv2d_kernel.cpp:47:26, , </column>
                    <column name="m_axi_HBM0">enc_bias, kernels/conv2d_kernel.cpp:47:26, read, Inferred, 6, VITIS_LOOP_47_2, kernels/conv2d_kernel.cpp:47:26, , </column>
                    <column name="m_axi_HBM1">enc_input, kernels/conv2d_kernel.cpp:60:26, read, Widen Fail, , VITIS_LOOP_60_3, kernels/conv2d_kernel.cpp:60:26, 214-234, Sequential access length is not divisible by 2</column>
                    <column name="m_axi_HBM1">enc_input, kernels/conv2d_kernel.cpp:60:26, read, Inferred, variable, VITIS_LOOP_60_3, kernels/conv2d_kernel.cpp:60:26, , </column>
                    <column name="m_axi_HBM2">enc_output, kernels/conv2d_kernel.cpp:78:27, write, Widened, variable, VITIS_LOOP_75_4, kernels/conv2d_kernel.cpp:75:26, , </column>
                    <column name="m_axi_HBM2">enc_output, kernels/conv2d_kernel.cpp:78:27, write, Inferred, variable, VITIS_LOOP_75_4, kernels/conv2d_kernel.cpp:75:26, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="kernels/aes_utils.h:12" status="valid" parentFunction="encrypt_word" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="kernels/aes_utils.h:17" status="valid" parentFunction="decrypt_word" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="kernels/conv2d.h:23" status="valid" parentFunction="conv2d" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="kernels/conv2d.h:24" status="valid" parentFunction="conv2d" variable="weight" isDirective="0" options="variable=weight complete dim=1"/>
        <Pragma type="array_partition" location="kernels/conv2d.h:25" status="valid" parentFunction="conv2d" variable="bias" isDirective="0" options="variable=bias complete dim=1"/>
        <Pragma type="array_partition" location="kernels/conv2d.h:28" status="valid" parentFunction="conv2d" variable="line_buffer" isDirective="0" options="variable=line_buffer complete dim=1"/>
        <Pragma type="pipeline" location="kernels/conv2d.h:34" status="valid" parentFunction="conv2d" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="kernels/conv2d.h:36" status="valid" parentFunction="conv2d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="kernels/conv2d.h:52" status="valid" parentFunction="conv2d" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="kernels/conv2d.h:55" status="valid" parentFunction="conv2d" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:20" status="valid" parentFunction="conv2d_kernel" variable="enc_weights" isDirective="0" options="m_axi port=enc_weights offset=slave bundle=HBM0"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:21" status="valid" parentFunction="conv2d_kernel" variable="enc_bias" isDirective="0" options="m_axi port=enc_bias offset=slave bundle=HBM0"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:22" status="valid" parentFunction="conv2d_kernel" variable="enc_input" isDirective="0" options="m_axi port=enc_input offset=slave bundle=HBM1"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:23" status="valid" parentFunction="conv2d_kernel" variable="enc_output" isDirective="0" options="m_axi port=enc_output offset=slave bundle=HBM2"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:25" status="valid" parentFunction="conv2d_kernel" variable="enc_weights" isDirective="0" options="s_axilite port=enc_weights bundle=control"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:26" status="valid" parentFunction="conv2d_kernel" variable="enc_bias" isDirective="0" options="s_axilite port=enc_bias bundle=control"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:27" status="valid" parentFunction="conv2d_kernel" variable="enc_input" isDirective="0" options="s_axilite port=enc_input bundle=control"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:28" status="valid" parentFunction="conv2d_kernel" variable="enc_output" isDirective="0" options="s_axilite port=enc_output bundle=control"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:30" status="valid" parentFunction="conv2d_kernel" variable="rows" isDirective="0" options="s_axilite port=rows bundle=control"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:31" status="valid" parentFunction="conv2d_kernel" variable="cols" isDirective="0" options="s_axilite port=cols bundle=control"/>
        <Pragma type="interface" location="kernels/conv2d_kernel.cpp:32" status="valid" parentFunction="conv2d_kernel" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="kernels/conv2d_kernel.cpp:37" status="valid" parentFunction="conv2d_kernel" variable="weight" isDirective="0" options="variable=weight complete dim=1"/>
        <Pragma type="array_partition" location="kernels/conv2d_kernel.cpp:38" status="valid" parentFunction="conv2d_kernel" variable="bias" isDirective="0" options="variable=bias complete dim=1"/>
        <Pragma type="pipeline" location="kernels/conv2d_kernel.cpp:43" status="valid" parentFunction="conv2d_kernel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernels/conv2d_kernel.cpp:48" status="valid" parentFunction="conv2d_kernel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="stream" location="kernels/conv2d_kernel.cpp:55" status="valid" parentFunction="conv2d_kernel" variable="in_stream" isDirective="0" options="variable=in_stream depth=1024"/>
        <Pragma type="stream" location="kernels/conv2d_kernel.cpp:56" status="valid" parentFunction="conv2d_kernel" variable="out_stream" isDirective="0" options="variable=out_stream depth=1024"/>
        <Pragma type="pipeline" location="kernels/conv2d_kernel.cpp:61" status="valid" parentFunction="conv2d_kernel" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="kernels/conv2d_kernel.cpp:76" status="valid" parentFunction="conv2d_kernel" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

