`timescale 1ns / 1ps

module CPU(
    input CLK, 
    // from memory 
    input [31:0] instruction, 
    input [31:0] data, 
    // sending to memory 
    );
endmodule
