- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- gfx942
- [Device 0049, Device 0050]
- Activation: true
  ActivationComputeDataType: 0
  ActivationNoGuard: false
  ActivationType: hipblaslt_all
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: [0, 7]
  BiasSrc: D
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 7
  DataTypeA: 7
  DataTypeB: 7
  DataTypeE: 7
  DestDataType: 7
  F32XdlMathOp: 0
  Gradient: false
  GroupedGemm: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [3, 0, 2]
  IndexAssignmentsB: [3, 1, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexAssignmentsMetadata: [3, 0, 2]
  IndexUnroll: 3
  IndexUnrollA: 0
  IndexUnrollB: 0
  IndexUnrollM: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  MirrorDimsMetadata: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SetConstStrideBias: []
  SilentHighPrecisionAccumulate: false
  Sparse: 0
  StochasticRounding: false
  StridedBatched: true
  SupportUserArgs: true
  TLUA: false
  TLUB: false
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: 1
  TransposeB: 0
  UseBeta: true
  UseBias: 1
  UseE: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleAB: ''
  UseScaleAlphaVec: 1
  UseScaleCD: false
- - InnerUnroll: 1
    KernelLanguage: Assembly
    LdsPadA: -1
    LdsPadB: -1
    LdsPadMetadata: 0
    LdsBlockSizePerPadA: -1
    LdsBlockSizePerPadB: -1
    LdsBlockSizePerPadMetadata: 0
    TransposeLDS: -1
    MaxOccupancy: 40
    VectorWidthA: -1
    VectorWidthB: -1
    VectorStore: -1
    StoreVectorWidth: -1
    GlobalReadVectorWidthA: -1
    GlobalReadVectorWidthB: -1
    LocalReadVectorWidth: -1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    UnrollLoopSwapGlobalReadOrder: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ClusterLocalRead: 1
    SuppressNoLoadLoop: false
    ExpandPointerSwap: true
    ScheduleGlobalRead: 1
    ScheduleLocalWrite: 1
    ScheduleIterAlg: 3
    GlobalReadPerMfma: 1
    LocalWritePerMfma: -1
    InterleaveAlpha: 0
    OptNoLoadLoop: 1
    BufferLoad: true
    BufferStore: true
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprSparseMetadata: false
    DirectToLds: false
    UseSgprForGRO: -1
    UseInstOffsetForGRO: 0
    AssertSummationElementMultiple: 1
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertAIGreaterThanEqual: -1
    AssertAILessThanEqual: -1
    StaggerU: 32
    StaggerUStride: 256
    StaggerUMapping: 0
    MagicDivAlg: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUCoalesced: false
    GlobalSplitUWorkGroupMappingRoundRobin: false
    Use64bShadowLimit: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    WorkGroup:
    - 16
    - 16
    - 1
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupMappingXCCGroup: -1
    ThreadTile:
    - 4
    - 4
    WavefrontSize: 64
    MatrixInstruction: []
    1LDSBuffer: 0
    DepthU: 16
    NonTemporalE: 0
    NonTemporalD: 0
    NonTemporalC: 0
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalWS: 0
    NonTemporalMetadata: 0
    NonTemporal: -1
    PreloadKernArgs: true
    CustomKernelName: ''
    NoReject: false
    MinVgprNumber: 0
    MaxVgprNumber: 256
    StoreRemapVectorWidth: 0
    SourceSwap: false
    StorePriorityOpt: false
    NumElementsPerBatchStore: 0
    StoreSyncOpt: 0
    GroupLoadStore: false
    MIArchVgpr: false
    StreamK: 0
    StreamKAtomic: 0
    StreamKXCCMapping: 0
    DebugStreamK: 0
    ActivationFused: true
    ActivationFuncCall: true
    ActivationAlt: false
    WorkGroupReduction: false
    ConvertAfterDS: false
    ForceDisableShadowInit: false
    SolutionIndex: -1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x192x64_MI16x16x1_SN_MIWT8_6_SS1_SVW8
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 59136
    LdsNumElementsAlignedA: 33024
    LdsNumElementsAlignedB: 26112
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33024
    LdsOffsetB_Blk: 98560
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 59136
    LdsOffsetMetadata_Blk: 98560
    LdsPadA: 4
    LdsPadB: 4
    LdsPadMetadata: -1
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 6]
    MIWaveTileA: 8
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 192
    MacroTileA: 256
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 16
    NumLoadsB: 12
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 0
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x192x64_MI16x16x1_SN_GSU1_MIWT8_6_SS1_SU8_SUM0_SUS128_SVW8_WGM0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 6
    ThreadTileA: 32
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x16x256_MI16x16x1_SN_MIWT1_1_NEPBS0
    LSCA: 256
    LSCB: 256
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 50176
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8704
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 1
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x16x256_MI16x16x1_SN_GSU1_MIWT1_1_NEPBS0_SU0_SUM0_SUS0_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x16x256_MI16x16x1_SN_MIWT1_1_NEPBS16
    LSCA: 256
    LSCB: 256
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 50176
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8704
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 2
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x16x256_MI16x16x1_SN_GSU1_MIWT1_1_NEPBS16_SU0_SUM0_SUS0_WGM0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x208x64_MI16x16x1_SN_MIWT4_13_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 61568
    LdsNumElementsAlignedA: 33280
    LdsNumElementsAlignedB: 28288
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33280
    LdsOffsetB_Blk: 98816
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 61568
    LdsOffsetMetadata_Blk: 98816
    LdsPadA: 4
    LdsPadB: 4
    LdsPadMetadata: -1
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 13]
    MIWaveTileA: 4
    MIWaveTileB: 13
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 208
    MacroTileA: 256
    MacroTileB: 208
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 208
    NumGlobalWriteVectorsPerThread: 52
    NumLoadsA: 16
    NumLoadsB: 13
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 13
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 3
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x208x64_MI16x16x1_SN_GSU1_MIWT4_13_NEPBS0_SU32_SUM0_SUS256_WGM0
    SourceSwap: 1
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 13
    ThreadTileA: 16
    ThreadTileB: 13
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x96x128_MI16x16x1_SN_MIWT2_3_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 45056
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 45056
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 96
    MacroTileA: 64
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 4
    NumLoadsB: 6
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 4
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x96x128_MI16x16x1_SN_GSU1_MIWT2_3_NEPBS16_SU8_SUM1_SUS1024_WGM16
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 16
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x16x64_MI16x16x1_SN_MIWT2_1_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 20992
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 20992
    LdsOffsetMetadata_Blk: 51200
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 5
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x16x64_MI16x16x1_SN_GSU1_MIWT2_1_NEPBS16_SU4_SUM1_SUS128_WGM0
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x16x256_MI16x16x1_SN_MIWT1_1_NEPBS16
    LSCA: 256
    LSCB: 256
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 50176
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8704
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 6
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x16x256_MI16x16x1_SN_GSU6_MIWT1_1_NEPBS16_SU0_SUM0_SUS0_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x16x64_MI16x16x1_SN_MIWT2_1_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 20992
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 20992
    LdsOffsetMetadata_Blk: 51200
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 7
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x16x64_MI16x16x1_SN_GSU1_MIWT2_1_NEPBS0_SU4_SUM1_SUS256_WGM1
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x192x64_MI16x16x1_SN_MIWT8_6_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 59136
    LdsNumElementsAlignedA: 33024
    LdsNumElementsAlignedB: 26112
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33024
    LdsOffsetB_Blk: 98560
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 59136
    LdsOffsetMetadata_Blk: 98560
    LdsPadA: 4
    LdsPadB: 4
    LdsPadMetadata: -1
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 6]
    MIWaveTileA: 8
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 192
    MacroTileA: 256
    MacroTileB: 192
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 16
    NumLoadsB: 12
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 12
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 8
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x192x64_MI16x16x1_SN_GSU1_MIWT8_6_NEPBS0_SU8_SUM0_SUS256_WGM0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 6
    ThreadTileA: 32
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x16x256_MI16x16x1_SN_MIWT1_1_NEPBS0
    LSCA: 256
    LSCB: 256
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 50176
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8704
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 9
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x16x256_MI16x16x1_SN_GSU6_MIWT1_1_NEPBS0_SU0_SUM0_SUS0_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x48x128_MI16x16x1_SN_MIWT2_3_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 48640
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 13824
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 48640
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 48
    MacroTileA: 128
    MacroTileB: 48
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 10
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x48x128_MI16x16x1_SN_GSU1_MIWT2_3_NEPBS16_SU0_SUM0_SUS0_WGM16
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 16
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x16x256_MI16x16x1_SN_MIWT1_1_NEPBS0
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 58880
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 11
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x16x256_MI16x16x1_SN_GSU1_MIWT1_1_NEPBS0_SU0_SUM0_SUS0_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_MIWT4_2_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 27648
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27648
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 12
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_GSU1_MIWT4_2_NEPBS16_SU32_SUM0_SUS1024_WGM0
    SourceSwap: 1
    StaggerUStride: 1024
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 3
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x16x128_MI16x16x1_SN_MIWT1_1_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 30208
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 4608
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9216
    LdsOffsetMetadata_Blk: 25600
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 13
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x16x128_MI16x16x1_SN_GSU1_MIWT1_1_NEPBS16_SU0_SUM0_SUS0_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x128_MI16x16x1_SN_MIWT2_1_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 26624
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26624
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 14
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x128_MI16x16x1_SN_GSU1_MIWT2_1_NEPBS16_SU16_SUM1_SUS1024_WGM4
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 11
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_MIWT4_2_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 27648
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27648
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 15
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_GSU11_MIWT4_2_NEPBS0_SU0_SUM0_SUS0_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 11]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x128_MI16x16x1_SN_MIWT2_1_NEPBS0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 26624
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26624
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 16
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x128_MI16x16x1_SN_GSU1_MIWT2_1_NEPBS0_SU32_SUM1_SUS1024_WGM4
    SourceSwap: 1
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x128_MI16x16x1_SN_MIWT2_2_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 35840
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35840
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 17
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x128_MI16x16x1_SN_GSU1_MIWT2_2_NEPBS16_SU16_SUM0_SUS1024_WGM32
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 1024
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_MIWT2_2_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 19456
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 41984
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19456
    LdsOffsetMetadata_Blk: 41984
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 18
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_GSU1_MIWT2_2_NEPBS0_SU8_SUM0_SUS128_WGM32
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT80x128x64_MI16x16x1_SN_MIWT5_2_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33280
    LdsNumElementsAlignedA: 12800
    LdsNumElementsAlignedB: 20480
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 12800
    LdsOffsetB_Blk: 78336
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33280
    LdsOffsetMetadata_Blk: 78336
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 2]
    MIWaveTileA: 5
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 80
    MacroTile1: 128
    MacroTileA: 80
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 40
    NumGlobalWriteVectorsPerThread: 40
    NumLoadsA: 5
    NumLoadsB: 4
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 19
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT80x128x64_MI16x16x1_SN_GSU1_MIWT5_2_NEPBS16_SU4_SUM1_SUS256_WGM32
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 2
    ThreadTileA: 20
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroupMapping: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x16x128_MI16x16x1_SN_MIWT1_1_NEPBS0
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 30208
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 4608
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9216
    LdsOffsetMetadata_Blk: 25600
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 20
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x16x128_MI16x16x1_SN_GSU1_MIWT1_1_NEPBS0_SU0_SUM0_SUS0_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_MIWT4_1_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 18944
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 18944
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 21
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_GSU9_MIWT4_1_NEPBS16_SU4_SUM1_SUS256_WGM16
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroupMapping: 16
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_MIWT4_1_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 18944
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 18944
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 22
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_GSU9_MIWT4_1_NEPBS0_SU4_SUM1_SUS512_WGM32
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroupMapping: 32
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_MIWT4_1_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 18944
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 18944
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 23
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_GSU9_MIWT4_1_NEPBS0_SU8_SUM1_SUS128_WGM32
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroupMapping: 32
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x64_MI16x16x1_SN_MIWT2_1_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 30720
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9216
    LdsOffsetMetadata_Blk: 25600
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 24
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x64_MI16x16x1_SN_GSU1_MIWT2_1_NEPBS16_SU8_SUM1_SUS512_WGM16
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 16
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x32x128_MI16x16x1_SN_MIWT1_1_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 41984
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9216
    LdsOffsetMetadata_Blk: 41984
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 25
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x32x128_MI16x16x1_SN_GSU1_MIWT1_1_NEPBS16_SU8_SUM1_SUS1024_WGM16
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 16
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x256_MI16x16x1_SN_MIWT2_1_NEPBS0
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 26
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x256_MI16x16x1_SN_GSU1_MIWT2_1_NEPBS0_SU32_SUM0_SUS512_WGM8
    SourceSwap: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT80x256x64_MI16x16x1_SN_MIWT5_4_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 53760
    LdsNumElementsAlignedA: 12800
    LdsNumElementsAlignedB: 40960
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 12800
    LdsOffsetB_Blk: 78336
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 53760
    LdsOffsetMetadata_Blk: 78336
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [5, 4]
    MIWaveTileA: 5
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 80
    MacroTile1: 256
    MacroTileA: 80
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 5
    NumLoadsB: 8
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 27
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT80x256x64_MI16x16x1_SN_GSU1_MIWT5_4_NEPBS0_SU32_SUM0_SUS256_WGM32
    SourceSwap: 1
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 4
    ThreadTileA: 20
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroupMapping: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x96x64_MI16x16x1_SN_MIWT2_6_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 15360
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 83968
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 83968
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 28
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x96x64_MI16x16x1_SN_GSU1_MIWT2_6_NEPBS0_SU4_SUM0_SUS512_WGM0
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 6
    ThreadTileA: 8
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x128x128_MI16x16x1_SN_MIWT4_2_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 53760
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 36864
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 53760
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 29
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x128x128_MI16x16x1_SN_GSU1_MIWT4_2_NEPBS16_SU0_SUM0_SUS0_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x224x64_MI16x16x1_SN_MIWT8_7_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 63488
    LdsNumElementsAlignedA: 33024
    LdsNumElementsAlignedB: 30464
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33024
    LdsOffsetB_Blk: 98560
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 63488
    LdsOffsetMetadata_Blk: 98560
    LdsPadA: 4
    LdsPadB: 4
    LdsPadMetadata: -1
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 7]
    MIWaveTileA: 8
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 16
    NumLoadsB: 14
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 14
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 30
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x224x64_MI16x16x1_SN_GSU1_MIWT8_7_NEPBS0_SU8_SUM0_SUS128_WGM0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x64x64_MI16x16x1_SN_MIWT8_2_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 44032
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 44032
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 2]
    MIWaveTileA: 8
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 64
    MacroTileA: 256
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 31
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x64x64_MI16x16x1_SN_GSU1_MIWT8_2_NEPBS0_SU16_SUM0_SUS128_WGM0
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 128
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x16x64_MI16x16x1_SN_MIWT2_1_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 20992
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 20992
    LdsOffsetMetadata_Blk: 51200
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 16
    MacroTileA: 128
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 32
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x16x64_MI16x16x1_SN_GSU1_MIWT2_1_NEPBS0_SU4_SUM1_SUS128_WGM0
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT448x32x64_MI16x16x1_SN_MIWT14_1_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 63488
    LdsNumElementsAlignedA: 59136
    LdsNumElementsAlignedB: 4352
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 59136
    LdsOffsetB_Blk: 124672
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 63488
    LdsOffsetMetadata_Blk: 124672
    LdsPadA: 4
    LdsPadB: 4
    LdsPadMetadata: -1
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [14, 1]
    MIWaveTileA: 14
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 448
    MacroTile1: 32
    MacroTileA: 448
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 56
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 28
    NumLoadsB: 2
    NumLoadsPerpendicularA: 28
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 33
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT448x32x64_MI16x16x1_SN_GSU1_MIWT14_1_NEPBS0_SU4_SUM1_SUS128_WGM1
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 56
    ThreadTile1: 1
    ThreadTileA: 56
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x16x256_MI16x16x1_SN_MIWT1_1_NEPBS16
    LSCA: 256
    LSCB: 256
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 50176
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8704
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 34
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x16x256_MI16x16x1_SN_GSU6_MIWT1_1_NEPBS16_SU0_SUM0_SUS0_WGM0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x32x256_MI16x16x1_SN_MIWT1_1_NEPBS16
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 58880
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 8704
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 35
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT16x32x256_MI16x16x1_SN_GSU1_MIWT1_1_NEPBS16_SU0_SUM0_SUS0_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x128x64_MI16x16x1_SN_MIWT4_4_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 37888
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 20480
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 37888
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 36
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x128x64_MI16x16x1_SN_GSU1_MIWT4_4_NEPBS0_SU8_SUM0_SUS128_WGM4
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_MIWT2_2_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 19456
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 41984
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19456
    LdsOffsetMetadata_Blk: 41984
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 37
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_GSU1_MIWT2_2_NEPBS0_SU8_SUM1_SUS1024_WGM4
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 3
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_MIWT2_4_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 28672
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 28672
    LdsOffsetMetadata_Blk: 51200
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 38
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_GSU9_MIWT2_4_NEPBS16_SU4_SUM0_SUS256_WGM0
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_MIWT2_2_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 19456
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 41984
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19456
    LdsOffsetMetadata_Blk: 41984
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 39
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_GSU1_MIWT2_2_NEPBS16_SU32_SUM1_SUS1024_WGM16
    SourceSwap: 1
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 16
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 3
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x128_MI16x16x1_SN_MIWT2_4_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 53248
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 53248
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 40
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x128_MI16x16x1_SN_GSU1_MIWT2_4_NEPBS16_SU0_SUM0_SUS0_WGM16
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 16
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_MIWT8_1_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 27136
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 49664
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27136
    LdsOffsetMetadata_Blk: 49664
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [8, 1]
    MIWaveTileA: 8
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 41
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_GSU1_MIWT8_1_NEPBS16_SU4_SUM0_SUS128_WGM8
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 128
    StoreVectorWidth: 8
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 1
    ThreadTileA: 32
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT160x128x64_MI16x16x1_SN_MIWT5_4_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 46080
    LdsNumElementsAlignedA: 25600
    LdsNumElementsAlignedB: 20480
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 25600
    LdsOffsetB_Blk: 91136
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 46080
    LdsOffsetMetadata_Blk: 91136
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [5, 4]
    MIWaveTileA: 5
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 160
    MacroTile1: 128
    MacroTileA: 160
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 80
    NumLoadsA: 5
    NumLoadsB: 4
    NumLoadsPerpendicularA: 5
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 42
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT160x128x64_MI16x16x1_SN_GSU1_MIWT5_4_NEPBS16_SU16_SUM0_SUS512_WGM8
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 512
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 20
    ThreadTile1: 4
    ThreadTileA: 20
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x16x128_MI16x16x1_SN_MIWT1_1_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 30208
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 4608
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9216
    LdsOffsetMetadata_Blk: 25600
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 43
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x16x128_MI16x16x1_SN_GSU1_MIWT1_1_NEPBS16_SU0_SUM0_SUS0_WGM0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 7
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x48x128_MI16x16x1_SN_MIWT2_3_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 48640
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 13824
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 48640
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 48
    MacroTileA: 128
    MacroTileB: 48
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 44
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x48x128_MI16x16x1_SN_GSU7_MIWT2_3_NEPBS16_SU4_SUM1_SUS256_WGM1
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 7]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 7
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x128x64_MI16x16x1_SN_MIWT4_4_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 37888
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 20480
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 37888
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 45
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x128x64_MI16x16x1_SN_GSU7_MIWT4_4_NEPBS0_SU4_SUM0_SUS128_WGM0
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 7]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_MIWT2_4_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 28672
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 28672
    LdsOffsetMetadata_Blk: 51200
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 46
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_GSU9_MIWT2_4_NEPBS0_SU4_SUM1_SUS128_WGM1
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_MIWT2_2_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 19456
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 41984
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 19456
    LdsOffsetMetadata_Blk: 41984
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 47
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x64_MI16x16x1_SN_GSU1_MIWT2_2_NEPBS0_SU32_SUM0_SUS128_WGM8
    SourceSwap: 1
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x256_MI16x16x1_SN_MIWT2_1_NEPBS0
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 48
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x256_MI16x16x1_SN_GSU1_MIWT2_1_NEPBS0_SU0_SUM0_SUS0_WGM16
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 16
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x128_MI16x16x1_SN_MIWT2_2_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 35840
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35840
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 49
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x128_MI16x16x1_SN_GSU1_MIWT2_2_NEPBS16_SU32_SUM0_SUS512_WGM16
    SourceSwap: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 16
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x128x64_MI16x16x1_SN_MIWT4_8_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 55296
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 20480
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 55296
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 50
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x128x64_MI16x16x1_SN_GSU1_MIWT4_8_NEPBS0_SU4_SUM0_SUS128_WGM4
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_MIWT4_2_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 27648
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27648
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 51
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_GSU1_MIWT4_2_NEPBS0_SU8_SUM1_SUS128_WGM16
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 16
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 7
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x96x64_MI16x16x1_SN_MIWT2_6_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 15360
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 83968
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 83968
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 52
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x96x64_MI16x16x1_SN_GSU7_MIWT2_6_NEPBS16_SU4_SUM0_SUS128_WGM0
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 6
    ThreadTileA: 8
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 7]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x128x64_MI16x16x1_SN_MIWT8_2_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 37376
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 20480
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 37376
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [8, 2]
    MIWaveTileA: 8
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 53
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x128x64_MI16x16x1_SN_GSU1_MIWT8_2_NEPBS0_SU4_SUM1_SUS512_WGM4
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroupMapping: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x128x64_MI16x16x1_SN_MIWT4_4_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 37888
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 20480
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 37888
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 54
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x128x64_MI16x16x1_SN_GSU1_MIWT4_4_NEPBS0_SU4_SUM0_SUS1024_WGM8
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 1024
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 3
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x128_MI16x16x1_SN_MIWT2_1_NEPBS0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 26624
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26624
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 55
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x128_MI16x16x1_SN_GSU1_MIWT2_1_NEPBS0_SU4_SUM0_SUS1024_WGM8
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 1024
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x128x64_MI16x16x1_SN_MIWT4_4_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 37888
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 20480
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 37888
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 56
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x128x64_MI16x16x1_SN_GSU5_MIWT4_4_NEPBS0_SU8_SUM0_SUS128_WGM0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x128_MI16x16x1_SN_MIWT1_2_NEPBS16
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 27648
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27648
    LdsOffsetMetadata_Blk: 51200
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 2]
    MIWaveTileA: 1
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 57
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x32x128_MI16x16x1_SN_GSU1_MIWT1_2_NEPBS16_SU0_SUM0_SUS0_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 2
    ThreadTileA: 4
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_MIWT2_4_NEPBS0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 28672
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 28672
    LdsOffsetMetadata_Blk: 51200
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 58
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x64_MI16x16x1_SN_GSU1_MIWT2_4_NEPBS0_SU16_SUM1_SUS1024_WGM8
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 3
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x128_MI16x16x1_SN_MIWT2_2_NEPBS0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 35840
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35840
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 59
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT64x64x128_MI16x16x1_SN_GSU1_MIWT2_2_NEPBS0_SU0_SUM0_SUS0_WGM4
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x128_MI16x16x1_SN_MIWT2_4_NEPBS0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 53248
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 53248
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 60
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT128x64x128_MI16x16x1_SN_GSU1_MIWT2_4_NEPBS0_SU4_SUM0_SUS512_WGM32
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x224x64_MI16x16x1_SN_MIWT8_7_NEPBS16
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 63488
    LdsNumElementsAlignedA: 33024
    LdsNumElementsAlignedB: 30464
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33024
    LdsOffsetB_Blk: 98560
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 63488
    LdsOffsetMetadata_Blk: 98560
    LdsPadA: 4
    LdsPadB: 4
    LdsPadMetadata: -1
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 7]
    MIWaveTileA: 8
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 16
    NumLoadsB: 14
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 14
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 61
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT256x224x64_MI16x16x1_SN_GSU1_MIWT8_7_NEPBS16_SU4_SUM1_SUS128_WGM4
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x16x256_MI16x16x1_SN_MIWT1_1_NEPBS16
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 58880
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 62
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_UserArgs_MT32x16x256_MI16x16x1_SN_GSU1_MIWT1_1_NEPBS16_SU0_SUM0_SUS0_WGM0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x128x64_MI16x16x1_SN_LBSPPA512_LPA16_LPB16_LRVW8_MIWT4_2_SVW4_VWA4_WG16_16_1
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 29184
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 20480
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 29184
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 63
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x128x64_MI16x16x1_SN_GSU1_LBSPPA512_LPA16_LPB16_LRVW8_MIWT4_2_SU32_SUM1_SUS128_SVW4_VWA4_WG16_16_1_WGM8
    SourceSwap: 1
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMB_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SVW4_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 64
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMB_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SU8_SUM0_SUS1024_SVW4_VWA1_WG32_4_1_WGM0
    StaggerU: 8
    StaggerUStride: 1024
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS16_SS0_SVW4_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 65
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS16_SS0_SU0_SUM0_SUS0_SVW4_VWA1_WG32_4_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMB_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SVW4_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 66
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMB_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SU0_SUM0_SUS0_SVW4_VWA1_WG32_4_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT128x48x128_MI16x16x1_SN_LDSB1_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_3_NTA7_NTD7_NEPBS0_SS1_SVW2_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 48640
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 13824
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 48640
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 48
    MacroTileA: 128
    MacroTileB: 48
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NonTemporalD: 7
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 67
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT128x48x128_MI16x16x1_SN_LDSB1_GSU8_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_3_NTA7_NTD7_NEPBS0_SS1_SU8_SUM1_SUS256_SVW2_VWA2_WG64_4_1_WGM0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GSUAMB_LBSPPA1024_LBSPPB256_MIWT4_2_NTA0_NTD7_NEPBS0_SS1_SVW4_VWA4_WG32_8_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 52224
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 52224
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 7
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 68
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GSU8_GSUAMB_LBSPPA1024_LBSPPB256_MIWT4_2_NTA0_NTD7_NEPBS0_SS1_SU8_SUM1_SUS256_SVW4_VWA4_WG32_8_1_WGM0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT128x96x128_MI16x16x1_SN_LDSB1_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_6_NTA0_NTD7_NEPBS0_SS1_SVW2_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 62464
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 62464
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 7
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 69
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT128x96x128_MI16x16x1_SN_LDSB1_GSU8_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_6_NTA0_NTD7_NEPBS0_SS1_SU0_SUM0_SUS0_SVW2_VWA2_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 6
    ThreadTileA: 8
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA512_LBSPPB512_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SVW4_VWA1_WG16_4_1
    LSCA: 256
    LSCB: 256
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 17408
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 70
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_LDSB1_GSU8_GSUAMBSK_LBSPPA512_LBSPPB512_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SU0_SUM0_SUS0_SVW4_VWA1_WG16_4_1_WGM0
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB512_MIWT2_1_NTA0_NTD0_NEPBS0_SS0_SVW8_VWA2_WG32_4_1
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 42496
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 42496
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 4
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 71
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_LDSB1_GSU8_GSUAMBSK_LBSPPA1024_LBSPPB512_MIWT2_1_NTA0_NTD0_NEPBS0_SS0_SU0_SUM0_SUS0_SVW8_VWA2_WG32_4_1_WGM1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GSUAMB_LBSPPA1024_LBSPPB512_MIWT2_2_NTA7_NTD7_NEPBS16_SS1_SVW2_VWA2_WG32_4_1
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NonTemporalD: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 72
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GSU8_GSUAMB_LBSPPA1024_LBSPPB512_MIWT2_2_NTA7_NTD7_NEPBS16_SS1_SU0_SUM0_SUS0_SVW2_VWA2_WG32_4_1_WGM0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_2_NTA7_NTD7_NEPBS0_SS1_SVW2_VWA2_WG32_8_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 35840
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35840
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NonTemporalD: 7
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 73
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GSU8_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_2_NTA7_NTD7_NEPBS0_SS1_SU8_SUM1_SUS256_SVW2_VWA2_WG32_8_1_WGM1
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT128x48x128_MI16x16x1_SN_LDSB1_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_3_NTA0_NTD7_NEPBS0_SS1_SVW2_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 48640
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 13824
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 48640
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 48
    MacroTileA: 128
    MacroTileB: 48
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 7
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 74
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT128x48x128_MI16x16x1_SN_LDSB1_GSU8_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_3_NTA0_NTD7_NEPBS0_SS1_SU8_SUM1_SUS256_SVW2_VWA2_WG64_4_1_WGM0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS16_SS1_SVW1_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 75
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS16_SS1_SU8_SUM1_SUS1024_SVW1_VWA1_WG32_4_1_WGM0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS16_SS0_SVW4_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 76
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS16_SS0_SU8_SUM1_SUS1024_SVW4_VWA1_WG32_4_1_WGM1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SVW4_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 77
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SU8_SUM1_SUS1024_SVW4_VWA1_WG32_4_1_WGM1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS16_SS1_SVW1_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 78
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS16_SS1_SU0_SUM0_SUS0_SVW1_VWA1_WG32_4_1_WGM0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB512_MIWT2_1_NTA7_NTD0_NEPBS16_SS1_SVW2_VWA2_WG32_8_1
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 79
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB512_MIWT2_1_NTA7_NTD0_NEPBS16_SS1_SU8_SUM1_SUS512_SVW2_VWA2_WG32_8_1_WGM1
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB256_MIWT4_1_NTA0_NTD7_NEPBS0_SS1_SVW4_VWA4_WG16_16_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 35328
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35328
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 7
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 80
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB256_MIWT4_1_NTA0_NTD7_NEPBS0_SS1_SU8_SUM1_SUS256_SVW4_VWA4_WG16_16_1_WGM1
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT128x48x128_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA512_LBSPPB256_MIWT2_3_NTA0_NTD7_NEPBS16_SS1_SVW2_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 48640
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 13824
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 48640
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 48
    MacroTileA: 128
    MacroTileB: 48
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 81
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT128x48x128_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA512_LBSPPB256_MIWT2_3_NTA0_NTD7_NEPBS16_SS1_SU8_SUM0_SUS256_SVW2_VWA2_WG64_4_1_WGM1
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB512_MIWT2_2_NTA7_NTD0_NEPBS16_SS1_SVW2_VWA2_WG32_4_1
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 82
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB512_MIWT2_2_NTA7_NTD0_NEPBS16_SS1_SU8_SUM1_SUS512_SVW2_VWA2_WG32_4_1_WGM0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD7_NEPBS0_SS0_SVW4_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NonTemporalD: 7
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 83
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD7_NEPBS0_SS0_SU8_SUM1_SUS1024_SVW4_VWA1_WG32_4_1_WGM0
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 1024
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SVW4_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 84
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SU8_SUM0_SUS1024_SVW4_VWA1_WG32_4_1_WGM0
    StaggerU: 8
    StaggerUStride: 1024
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SVW4_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 85
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS0_SS0_SU0_SUM0_SUS0_SVW4_VWA1_WG32_4_1_WGM0
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS16_SS0_SVW4_VWA1_WG32_4_1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 86
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT32x16x512_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB1024_MIWT1_1_NTA7_NTD0_NEPBS16_SS0_SU8_SUM0_SUS1024_SVW4_VWA1_WG32_4_1_WGM0
    StaggerU: 8
    StaggerUStride: 1024
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GSUAMBSK_LBSPPA1024_LBSPPB512_MIWT2_2_NTA7_NTD0_NEPBS0_SS0_SVW8_VWA2_WG32_4_1
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 16
    NumLoadsB: 8
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 87
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GSU1_GSUAMBSK_LBSPPA1024_LBSPPB512_MIWT2_2_NTA7_NTD0_NEPBS0_SS0_SU8_SUM1_SUS512_SVW8_VWA2_WG32_4_1_WGM1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x48x128_MI16x16x1_SN_LDSB0_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_3_NTA0_NTD7_NEPBS0_SS0_SVW8_VWA2_WG32_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 64000
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 13824
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 3]
    MIWaveTileA: 2
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 48
    MacroTileA: 64
    MacroTileB: 48
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 7
    NumElementsPerThread: 24
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 128
    OptNoLoadLoop: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 88
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAB_SAV_UserArgs_MT64x48x128_MI16x16x1_SN_LDSB0_GSU1_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_3_NTA0_NTD7_NEPBS0_SS0_SU8_SUM0_SUS256_SVW8_VWA2_WG32_4_1_WGM0
    StaggerU: 8
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 3
    ThreadTileA: 8
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_LBSPPA512_LBSPPB512_MIWT1_1_NTA7_SS0_SVW4_WG16_4_1
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 17408
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 89
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU6_GSUAMBSK_LBSPPA512_LBSPPB512_MIWT1_1_NTA7_SS0_SU8_SUM0_SUS512_SVW4_WG16_4_1_WGM8
    StaggerU: 8
    StaggerUStride: 512
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x256_MI16x16x1_SN_MIWT1_1_NTA7
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 58880
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 90
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x256_MI16x16x1_SN_GSU1_MIWT1_1_NTA7_SU32_SUM1_SUS512_WGM8
    SourceSwap: 1
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x256_MI16x16x1_SN_MIWT1_1_NTA4
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 58880
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 91
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x256_MI16x16x1_SN_GSU1_MIWT1_1_NTA4_SU32_SUM1_SUS512_WGM8
    SourceSwap: 1
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GSUAMB_LBSPPA1024_LBSPPB256_MIWT4_2_NTA4_NEPBS16_SVW4_VWA4_WG32_8_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 52224
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 52224
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 92
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GSU5_GSUAMB_LBSPPA1024_LBSPPB256_MIWT4_2_NTA4_NEPBS16_SU0_SUM0_SUS0_SVW4_VWA4_WG32_8_1_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 5
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x128_MI16x16x1_SN_LDSB1_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_6_NTA4_NEPBS16_SVW2_VWA2_WG64_4_1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 62464
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 62464
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 93
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x128_MI16x16x1_SN_LDSB1_GSU5_GSUAMB_LBSPPA512_LBSPPB256_MIWT2_6_NTA4_NEPBS16_SU0_SUM0_SUS0_SVW2_VWA2_WG64_4_1_WGM8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 6
    ThreadTileA: 8
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkspaceCheck: [4, 0, 5]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_NTA7_NTD7_SS1_SVW2_VWA2_WG32_4_2
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NonTemporalD: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 94
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_NTA7_NTD7_SS1_SU8_SUM1_SUS512_SVW2_VWA2_WG32_4_2_WGM0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 2]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS0_SVW1_VWA1_VWB1_WG16_4_1_WGMXCC8
    LSCA: 256
    LSCB: 256
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 17408
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 95
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS0_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG16_4_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS0_SVW1_VWA1_VWB1_WG16_4_1_WGMXCC1
    LSCA: 256
    LSCB: 256
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 17408
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 96
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS0_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG16_4_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 512
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x512_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB1024_LPA16_LPB16_LRVW8_MIWT1_1_NTA4_NEPBS16_SVW1_VWA1_VWB1_WG16_8_1_WGMXCC1
    LSCA: 512
    LSCB: 512
    LSPA: 2
    LSPB: 2
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 50688
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 33792
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 50688
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 32
    LoopUnroll: 512
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 16
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 16
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 97
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x512_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA1024_LBSPPB1024_LPA16_LPB16_LRVW8_MIWT1_1_NTA4_NEPBS16_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG16_8_1_WGM0_WGMXCC1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 512
    _DepthUA: 512
    _DepthUB: 512
    _DepthUMetadata: 512
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA4_NEPBS0_SVW1_VWA1_VWB1_WG16_4_1_WGMXCC1
    LSCA: 256
    LSCB: 256
    LSPA: 2
    LSPB: 2
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 17408
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 64
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 98
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA4_NEPBS0_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG16_4_1_WGM0_WGMXCC1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x32x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB128_LPA16_LPB16_LRVW8_MIWT4_1_NTA0_NEPBS0_SVW4_VWA4_VWB1_WG32_8_1_WGMXCC8
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 22528
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 22528
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 32
    MacroTileA: 128
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 99
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x32x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB128_LPA16_LPB16_LRVW8_MIWT4_1_NTA0_NEPBS0_SU0_SUM0_SUS0_SVW4_VWA4_VWB1_WG32_8_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x32x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA256_LBSPPB128_LPA4_LPB4_LRVW4_MIWT4_1_NTA0_NEPBS0_SVW4_VWA4_VWB1_WG32_8_1_WGMXCC8
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 10624
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 2176
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 24832
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 10624
    LdsOffsetMetadata_Blk: 24832
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 32
    MacroTileA: 128
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 100
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x32x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA256_LBSPPB128_LPA4_LPB4_LRVW4_MIWT4_1_NTA0_NEPBS0_SU8_SUM0_SUS64_SVW4_VWA4_VWB1_WG32_8_1_WGM8_WGMXCC8
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 64
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x256_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA4_NEPBS16_SVW1_VWA1_VWB1_WG16_8_1_WGMXCC1
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 26112
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26112
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 101
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x256_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA4_NEPBS16_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG16_8_1_WGM0_WGMXCC1
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x256_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS16_SVW1_VWA1_VWB1_WG16_8_1_WGMXCC8
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 26112
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26112
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 102
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x256_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS16_SU8_SUM0_SUS512_SVW1_VWA1_VWB1_WG16_8_1_WGM0_WGMXCC8
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 512
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB128_LPA16_LPB16_LRVW8_MIWT4_3_NTA0_NEPBS16_SVW4_VWA4_VWB1_WG32_8_1_WGMXCC1
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 15360
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 3]
    MIWaveTileA: 4
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 103
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB128_LPA16_LPB16_LRVW8_MIWT4_3_NTA0_NEPBS16_SU8_SUM0_SUS128_SVW4_VWA4_VWB1_WG32_8_1_WGM8_WGMXCC1
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x256_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS16_SVW1_VWA1_VWB1_WG16_8_1_WGMXCC8
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 26112
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26112
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 104
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x256_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS16_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG16_8_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x256_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS0_SVW1_VWA1_VWB1_WG16_8_1_WGMXCC1
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 26112
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26112
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 105
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x256_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS0_SU8_SUM0_SUS512_SVW1_VWA1_VWB1_WG16_8_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 512
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA128_LBSPPB128_LPA4_LPB4_LRVW4_MIWT1_1_NTA0_NEPBS16_SVW1_VWA1_VWB1_WG16_8_1_WGMXCC8
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 3328
    LdsNumElementsAlignedA: 1152
    LdsNumElementsAlignedB: 2176
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 1152
    LdsOffsetB_Blk: 5248
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 3328
    LdsOffsetMetadata_Blk: 5248
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 106
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA128_LBSPPB128_LPA4_LPB4_LRVW4_MIWT1_1_NTA0_NEPBS16_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG16_8_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x32x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA128_LBSPPB128_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS0_SVW1_VWA1_VWB1_WG32_8_1_WGMXCC8
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 10240
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 21504
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 10240
    LdsOffsetMetadata_Blk: 21504
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 107
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x32x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA128_LBSPPB128_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS0_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG32_8_1_WGM0_WGMXCC8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA128_LBSPPB128_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS16_SVW1_VWA1_VWB1_WG16_8_1_WGMXCC8
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 7680
    LdsNumElementsAlignedA: 2560
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 2560
    LdsOffsetB_Blk: 10752
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 7680
    LdsOffsetMetadata_Blk: 10752
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 1
    NumLoadsB: 2
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 108
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA128_LBSPPB128_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS16_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG16_8_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x128_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA256_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS0_SVW1_VWA1_VWB1_WG16_8_1_WGMXCC8
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 13824
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 20992
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 13824
    LdsOffsetMetadata_Blk: 20992
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 32
    MacroTileA: 16
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 109
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x32x128_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA256_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_NTA0_NEPBS0_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG16_8_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 32
    SubGroupA: 4
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA256_LBSPPB128_LPA16_LPB16_LRVW8_MIWT2_1_NTA0_NEPBS16_SVW2_VWA2_VWB1_WG32_4_1_WGMXCC8
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 11776
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 11776
    LdsOffsetMetadata_Blk: 25600
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 110
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA256_LBSPPB128_LPA16_LPB16_LRVW8_MIWT2_1_NTA0_NEPBS16_SU0_SUM0_SUS0_SVW2_VWA2_VWB1_WG32_4_1_WGM0_WGMXCC8
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT48x64x64_MI16x16x1_SN_GRVWA4_GRVWB8_LBSPPA128_LBSPPB128_LPA16_LPB16_LRVW8_MIWT3_1_NTA0_NEPBS16_SVW1_VWA1_VWB1_WG16_16_1_WGMXCC8
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 32
    LVCA: 16
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 17920
    LdsNumElementsAlignedA: 7680
    LdsNumElementsAlignedB: 10240
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 7680
    LdsOffsetB_Blk: 40448
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17920
    LdsOffsetMetadata_Blk: 40448
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [3, 1]
    MIWaveTileA: 3
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 48
    MacroTile1: 64
    MacroTileA: 48
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 12
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 3
    NumLoadsB: 2
    NumLoadsPerpendicularA: 3
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 111
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT48x64x64_MI16x16x1_SN_GRVWA4_GRVWB8_GSU1_LBSPPA128_LBSPPB128_LPA16_LPB16_LRVW8_MIWT3_1_NTA0_NEPBS16_SU8_SUM0_SUS128_SVW1_VWA1_VWB1_WG16_16_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 12
    ThreadTile1: 1
    ThreadTileA: 12
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA256_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_4_NTA0_NEPBS0_SVW2_VWA2_VWB4_WG64_4_1_WGMXCC8
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 27136
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27136
    LdsOffsetMetadata_Blk: 51200
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 112
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA256_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_4_NTA0_NEPBS0_SU8_SUM0_SUS128_SVW2_VWA2_VWB4_WG64_4_1_WGM1_WGMXCC8
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x128_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT4_3_NTA0_NEPBS16_SVW4_VWA4_VWB1_WG32_8_1_WGMXCC1
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 61440
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 27648
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 61440
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 3]
    MIWaveTileA: 4
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 113
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x128_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT4_3_NTA0_NEPBS16_SU8_SUM0_SUS256_SVW4_VWA4_VWB1_WG32_8_1_WGM8_WGMXCC1
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x224x64_MI16x16x1_SN_GRVWA8_GRVWB8_LPA4_LPB4_LRVW4_MIWT8_7_NEPBS16_SVW8_VWA8_WGMXCC4_WGMXCCG304
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 63744
    LdsNumElementsAlignedA: 33280
    LdsNumElementsAlignedB: 30464
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33280
    LdsOffsetB_Blk: 98816
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 63744
    LdsOffsetMetadata_Blk: 98816
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 7]
    MIWaveTileA: 8
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 8
    NumLoadsB: 7
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 114
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x224x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LPA4_LPB4_LRVW4_MIWT8_7_NEPBS16_SU8_SUM0_SUS256_SVW8_VWA8_WGM32_WGMXCC4_WGMXCCG304
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_LPA4_LPB4_LRVW4_MIWT4_4_NEPBS16_SVW4_VWA4_WGMXCC8_WGMXCCG304
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 34048
    LdsNumElementsAlignedA: 16640
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16640
    LdsOffsetB_Blk: 82176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34048
    LdsOffsetMetadata_Blk: 82176
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 115
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LPA4_LPB4_LRVW4_MIWT4_4_NEPBS16_SU8_SUM0_SUS256_SVW4_VWA4_WGM1_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA2_GRVWB2_LPA4_LPB4_LRVW4_MIWT8_8_NEPBS0_SVW8_VWA8_WGMXCC8_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 34048
    LdsNumElementsAlignedA: 16640
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16640
    LdsOffsetB_Blk: 82176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34048
    LdsOffsetMetadata_Blk: 82176
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 16
    NumLoadsB: 16
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 116
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA2_GRVWB2_GSU1_LPA4_LPB4_LRVW4_MIWT8_8_NEPBS0_SU8_SUM0_SUS256_SVW8_VWA8_WGM0_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x16x64_MI16x16x1_SN_GRVWA8_GRVWB4_LPA16_LPB16_LRVW8_MIWT4_1_NTC0_NTD4_SPO1_SSO0_WG64_4_1_WGMXCC4_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 16
    LVCA: 8
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 37376
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 37376
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 1]
    MIWaveTileA: 4
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 16
    MacroTileA: 256
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 1
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 117
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x16x64_MI16x16x1_SN_GRVWA8_GRVWB4_GSU1_LPA16_LPB16_LRVW8_MIWT4_1_NTC0_NTD4_SU0_SUM0_SUS0_SPO1_SSO0_WG64_4_1_WGM1_WGMXCC4_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 1
    ThreadTileA: 16
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x224x64_MI16x16x1_SN_GRVWA2_GRVWB2_LBSPPA512_LPA4_LPB4_LRVW4_MIWT8_7_SVW4_VWA4_WG32_8_1
    LSCA: 64
    LSCB: 64
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 63744
    LdsNumElementsAlignedA: 33280
    LdsNumElementsAlignedB: 30464
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33280
    LdsOffsetB_Blk: 98816
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 63744
    LdsOffsetMetadata_Blk: 98816
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 7]
    MIWaveTileA: 8
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 56
    NumLoadsA: 32
    NumLoadsB: 28
    NumLoadsPerpendicularA: 32
    NumLoadsPerpendicularB: 28
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 118
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x224x64_MI16x16x1_SN_GRVWA2_GRVWB2_GSU1_LBSPPA512_LPA4_LPB4_LRVW4_MIWT8_7_SU8_SUM0_SUS256_SVW4_VWA4_WG32_8_1_WGM1
    SourceSwap: 1
    StaggerU: 8
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA512_LBSPPB512_LPA4_LPB4_LRVW4_MIWT8_8_NTC0_NTD4_NEPBS16_SSO4_SVW8_VWA8_VWB8_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 33280
    LdsNumElementsAlignedA: 16640
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16640
    LdsOffsetB_Blk: 82176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33280
    LdsOffsetMetadata_Blk: 82176
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 119
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA512_LBSPPB512_LPA4_LPB4_LRVW4_MIWT8_8_NTC0_NTD4_NEPBS16_SU8_SUM0_SUS256_SSO4_SVW8_VWA8_VWB8_WG32_8_1_WGM32_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x224x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA256_LBSPPB128_LPA16_LPB16_LRVW8_MIWT6_7_NTC4_NTD4_NEPBS0_SSO0_SVW2_VWA2_VWB1_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 63488
    LdsNumElementsAlignedA: 27648
    LdsNumElementsAlignedB: 35840
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 27648
    LdsOffsetB_Blk: 93184
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 63488
    LdsOffsetMetadata_Blk: 93184
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 7]
    MIWaveTileA: 6
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 224
    MacroTileA: 192
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 168
    NumGlobalWriteVectorsPerThread: 84
    NumLoadsA: 6
    NumLoadsB: 7
    NumLoadsPerpendicularA: 6
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 120
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x224x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA256_LBSPPB128_LPA16_LPB16_LRVW8_MIWT6_7_NTC4_NTD4_NEPBS0_SU8_SUM0_SUS256_SSO0_SVW2_VWA2_VWB1_WG32_8_1_WGM32_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StorePriorityOpt: 1
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 7
    ThreadTileA: 24
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA256_LBSPPB256_LPA4_LPB4_LRVW4_MIWT4_4_NTC4_NTD0_NEPBS0_SSO0_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 16896
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 8448
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 41216
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16896
    LdsOffsetMetadata_Blk: 41216
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 121
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA256_LBSPPB256_LPA4_LPB4_LRVW4_MIWT4_4_NTC4_NTD0_NEPBS0_SU8_SUM0_SUS256_SSO0_SVW4_VWA4_VWB4_WG32_8_1_WGM0_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA512_LBSPPB256_LPA4_LPB4_LRVW4_MIWT8_4_NTC4_NTD4_NEPBS0_SSO4_SVW8_VWA8_VWB4_WG32_8_1_WGMXCC32_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 25088
    LdsNumElementsAlignedA: 16640
    LdsNumElementsAlignedB: 8448
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16640
    LdsOffsetB_Blk: 49408
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 25088
    LdsOffsetMetadata_Blk: 49408
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 4]
    MIWaveTileA: 8
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 122
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA512_LBSPPB256_LPA4_LPB4_LRVW4_MIWT8_4_NTC4_NTD4_NEPBS0_SU8_SUM0_SUS256_SSO4_SVW8_VWA8_VWB4_WG32_8_1_WGM32_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x128_MI16x16x1_SN_LBSPPA512_LBSPPB512_MIWT2_6_NTC4_NTD7_SPO0_SSO0_SVW2_VWA2_VWB2_WSGRA2_WSGRB0_WG64_4_1_WGMXCC8_WGMXCCG32
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 60928
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 26112
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 60928
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 7
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 123
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x128_MI16x16x1_SN_GSU8_LBSPPA512_LBSPPB512_MIWT2_6_NTC4_NTD7_SU0_SUM0_SUS0_SPO0_SSO0_SVW2_VWA2_VWB2_WSGRA2_WSGRB0_WG64_4_1_WGM0_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 6
    ThreadTileA: 8
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WaveSeparateGlobalReadA: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 8]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_MIWT8_2_WSGRA2_WSGRB2_WG16_16_1_WGMXCC304_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 38912
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 20480
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 83968
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 38912
    LdsOffsetMetadata_Blk: 83968
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [8, 2]
    MIWaveTileA: 8
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 124
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GSU1_MIWT8_2_SU0_SUM0_SUS0_WSGRA2_WSGRB2_WG16_16_1_WGM4_WGMXCC304_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 7
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x128_MI16x16x1_SN_LDSB0_LBSPPA256_LBSPPB256_MIWT1_1_NTA4_SVW1_ULSGRO1_VWA1_WG64_4_1_WGMXCC32_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 55808
    LdsNumElementsAlignedA: 18432
    LdsNumElementsAlignedB: 4608
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 18432
    LdsOffsetB_Blk: 51200
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 18432
    LdsOffsetMetadata_Blk: 51200
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 1
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 125
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x128_MI16x16x1_SN_LDSB0_GSU7_LBSPPA256_LBSPPB256_MIWT1_1_NTA4_SU0_SUM0_SUS0_SVW1_ULSGRO1_VWA1_WG64_4_1_WGM0_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 7]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_MIWT2_1_ULSGRO1_USL0_UIOFGRO1_USFGRO0_WGMXCC38_WGMXCCG0
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 42496
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 42496
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 4
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 126
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_GSU1_MIWT2_1_SU8_SUM1_SUS512_ULSGRO1_USL0_UIOFGRO1_USFGRO0_WGM38_WGMXCC38_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 0
    UseInstOffsetForGRO: 1
    UseSgprForGRO: 0
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 38
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x128_MI16x16x1_SN_LDSB0_LBSPPA256_LBSPPB256_MIWT1_1_NTA4_SVW1_ULSGRO0_VWA1_WG32_4_1_WGMXCC8_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 30208
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 4608
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9216
    LdsOffsetMetadata_Blk: 25600
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 127
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x128_MI16x16x1_SN_LDSB0_GSU1_LBSPPA256_LBSPPB256_MIWT1_1_NTA4_SU8_SUM1_SUS512_SVW1_ULSGRO0_VWA1_WG32_4_1_WGM1_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_LDSB1_LBSPPA1024_LBSPPB512_MIWT2_1_NTA4_SVW2_ULSGRO0_VWA2_WG32_4_1_WGMXCC32_WGMXCCG0
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 42496
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 42496
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 4
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 128
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_LDSB1_GSU1_LBSPPA1024_LBSPPB512_MIWT2_1_NTA4_SU8_SUM0_SUS512_SVW2_ULSGRO0_VWA2_WG32_4_1_WGM1_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x224x64_MI16x16x1_SN_MIWT8_7_NEPBS0_SPO0_SSO0_ULSGRO1_WGMXCC32_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 63488
    LdsNumElementsAlignedA: 33024
    LdsNumElementsAlignedB: 30464
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33024
    LdsOffsetB_Blk: 98560
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 63488
    LdsOffsetMetadata_Blk: 98560
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 7]
    MIWaveTileA: 8
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 16
    NumLoadsB: 14
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 14
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 129
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x224x64_MI16x16x1_SN_GSU1_MIWT8_7_NEPBS0_SU8_SUM0_SUS128_SPO0_SSO0_ULSGRO1_WGM38_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 38
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: false
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 0, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 67072
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 33280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 131072
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 164864
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 67072
    LdsOffsetMetadata_Blk: 164864
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 16]
    MIWaveTileA: 4
    MIWaveTileB: 16
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoReject: true
    NoTailLoop: false
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    SolutionIndex: 130
    SolutionNameMin: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 16
    ThreadTileA: 16
    ThreadTileB: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [64, 4, 1]
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: -1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_MIWT2_1_ULSGRO0_USL0_UIOFGRO0_USFGRO1_WGMXCC1_WGMXCCG0
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumBytes: 43520
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 43520
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 4
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 131
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_GSU1_MIWT2_1_SU8_SUM1_SUS512_ULSGRO0_USL0_UIOFGRO0_USFGRO1_WGM0_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 0
    UseSgprForGRO: 1
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT8_2_SVW8_ULSGRO1_VWA8_VWB2_WSGRA2_WSGRB2_WG16_16_1_WGMXCC32_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 35328
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35328
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [8, 2]
    MIWaveTileA: 8
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 132
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU2_LBSPPA1024_LBSPPB256_LPA16_LPB16_LRVW8_MIWT8_2_SU8_SUM0_SUS128_SVW8_ULSGRO1_VWA8_VWB2_WSGRA2_WSGRB2_WG16_16_1_WGM0_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 8
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 2
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA256_LBSPPB512_LPA4_LPB4_LRVW4_MIWT4_8_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WSGRB0_WG32_8_1_WGMXCC4_WGMXCCG4
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 25088
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 41216
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 25088
    LdsOffsetMetadata_Blk: 41216
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 133
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA256_LBSPPB512_LPA4_LPB4_LRVW4_MIWT4_8_SU0_SUM0_SUS0_SVW4_ULSGRO1_VWA4_VWB8_WSGRA0_WSGRB0_WG32_8_1_WGM8_WGMXCC4_WGMXCCG4
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x256x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT12_4_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG16_16_1_WGMXCC8_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 60928
    LdsNumElementsAlignedA: 26112
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 26112
    LdsOffsetB_Blk: 91648
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 60928
    LdsOffsetMetadata_Blk: 91648
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [12, 4]
    MIWaveTileA: 12
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 256
    MacroTileA: 192
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 8
    NumLoadsPerpendicularA: 6
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 134
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x256x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT12_4_SU0_SUM0_SUS0_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG16_16_1_WGM32_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 4
    ThreadTileA: 48
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_4_SVW4_ULSGRO0_VWA4_VWB4_WSGRA2_WSGRB0_WG32_8_1_WGMXCC4_WGMXCCG304
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 34816
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34816
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 135
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU2_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_4_SU0_SUM0_SUS0_SVW4_ULSGRO0_VWA4_VWB4_WSGRA2_WSGRB0_WG32_8_1_WGM38_WGMXCC4_WGMXCCG304
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 38
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA128_LBSPPB256_LPA4_LPB4_LRVW4_MIWT6_4_SVW2_ULSGRO1_VWA2_VWB4_WSGRA2_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 21504
    LdsNumElementsAlignedA: 13056
    LdsNumElementsAlignedB: 8448
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 13056
    LdsOffsetB_Blk: 45824
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 21504
    LdsOffsetMetadata_Blk: 45824
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 4]
    MIWaveTileA: 6
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 128
    MacroTileA: 192
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 4
    NumLoadsPerpendicularA: 6
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 136
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA128_LBSPPB256_LPA4_LPB4_LRVW4_MIWT6_4_SU8_SUM0_SUS64_SVW2_ULSGRO1_VWA2_VWB4_WSGRA2_WSGRB2_WG32_8_1_WGM304_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 64
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 4
    ThreadTileA: 24
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 304
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB1024_LPA16_LPB16_LRVW8_MIWT4_8_SVW4_ULSGRO0_VWA4_VWB8_WSGRA0_WSGRB2_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 33792
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 137
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB1024_LPA16_LPB16_LRVW8_MIWT4_8_SU0_SUM0_SUS0_SVW4_ULSGRO0_VWA4_VWB8_WSGRA0_WSGRB2_WG32_8_1_WGM1_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x256x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT12_4_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG16_16_1_WGMXCC32_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 60928
    LdsNumElementsAlignedA: 26112
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 26112
    LdsOffsetB_Blk: 91648
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 60928
    LdsOffsetMetadata_Blk: 91648
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [12, 4]
    MIWaveTileA: 12
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 256
    MacroTileA: 192
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 8
    NumLoadsPerpendicularA: 6
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 138
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x256x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT12_4_SU8_SUM0_SUS128_SVW4_ULSGRO1_VWA4_VWB4_WSGRA0_WSGRB0_WG16_16_1_WGM32_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 4
    ThreadTileA: 48
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x96x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_MIWT4_6_SVW4_ULSGRO0_VWA4_VWB2_WSGRA0_WSGRB2_WG64_4_1_WGMXCC32_WGMXCCG32
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 48640
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 13824
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 48640
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 6]
    MIWaveTileA: 4
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 96
    MacroTileA: 256
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 139
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x96x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU6_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_MIWT4_6_SU0_SUM0_SUS0_SVW4_ULSGRO0_VWA4_VWB2_WSGRA0_WSGRB2_WG64_4_1_WGM0_WGMXCC32_WGMXCCG32
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 6
    ThreadTileA: 16
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA256_LBSPPB512_LPA16_LPB16_LRVW8_MIWT6_4_SVW2_ULSGRO0_VWA2_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGMXCC32_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 45056
    LdsNumElementsAlignedA: 27648
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 27648
    LdsOffsetB_Blk: 93184
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 45056
    LdsOffsetMetadata_Blk: 93184
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 4]
    MIWaveTileA: 6
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 128
    MacroTileA: 192
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 4
    NumLoadsPerpendicularA: 6
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 140
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU6_LBSPPA256_LBSPPB512_LPA16_LPB16_LRVW8_MIWT6_4_SU8_SUM0_SUS128_SVW2_ULSGRO0_VWA2_VWB4_WSGRA0_WSGRB0_WG32_8_1_WGM1_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 4
    ThreadTileA: 24
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x96x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_MIWT4_6_SVW4_ULSGRO1_VWA4_VWB2_WSGRA0_WSGRB0_WG64_4_1_WGMXCC1_WGMXCCG4
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 48640
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 13824
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 48640
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 6]
    MIWaveTileA: 4
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 96
    MacroTileA: 256
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 141
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x96x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU6_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_MIWT4_6_SU0_SUM0_SUS0_SVW4_ULSGRO1_VWA4_VWB2_WSGRA0_WSGRB0_WG64_4_1_WGM0_WGMXCC1_WGMXCCG4
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 6
    ThreadTileA: 16
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCCGroup: 4
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA256_LBSPPB512_LPA16_LPB16_LRVW8_MIWT6_4_SVW2_ULSGRO0_VWA2_VWB4_WSGRA0_WSGRB2_WG32_8_1_WGMXCC32_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 45056
    LdsNumElementsAlignedA: 27648
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 27648
    LdsOffsetB_Blk: 93184
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 45056
    LdsOffsetMetadata_Blk: 93184
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 4]
    MIWaveTileA: 6
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 128
    MacroTileA: 192
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 4
    NumLoadsPerpendicularA: 6
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 142
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU6_LBSPPA256_LBSPPB512_LPA16_LPB16_LRVW8_MIWT6_4_SU0_SUM0_SUS0_SVW2_ULSGRO0_VWA2_VWB4_WSGRA0_WSGRB2_WG32_8_1_WGM4_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 4
    ThreadTileA: 24
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA256_LBSPPB512_LPA16_LPB16_LRVW8_MIWT6_4_SVW2_ULSGRO0_VWA2_VWB4_WSGRA0_WSGRB2_WG32_8_1_WGMXCC32_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 45056
    LdsNumElementsAlignedA: 27648
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 27648
    LdsOffsetB_Blk: 93184
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 45056
    LdsOffsetMetadata_Blk: 93184
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [6, 4]
    MIWaveTileA: 6
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 128
    MacroTileA: 192
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 4
    NumLoadsPerpendicularA: 6
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 143
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT192x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU6_LBSPPA256_LBSPPB512_LPA16_LPB16_LRVW8_MIWT6_4_SU0_SUM0_SUS0_SVW2_ULSGRO0_VWA2_VWB4_WSGRA0_WSGRB2_WG32_8_1_WGM1_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 24
    ThreadTile1: 4
    ThreadTileA: 24
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 6
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x96x64_MI16x16x1_SN_GRVWA8_GRVWB8_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_MIWT4_6_SVW4_ULSGRO0_VWA4_VWB2_WSGRA0_WSGRB0_WG64_4_1_WGMXCC1_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumBytes: 48640
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 13824
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 48640
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 6]
    MIWaveTileA: 4
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 96
    MacroTileA: 256
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 144
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x96x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU6_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_MIWT4_6_SU8_SUM0_SUS128_SVW4_ULSGRO0_VWA4_VWB2_WSGRA0_WSGRB0_WG64_4_1_WGM0_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 6
    ThreadTileA: 16
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 6]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 40960
    LdsNumElementsAlignedA: 0
    LdsNumElementsAlignedB: 40960
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 0
    LdsOffsetB_Blk: 65536
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 40960
    LdsOffsetMetadata_Blk: 65536
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 16]
    MIWaveTileA: 4
    MIWaveTileB: 16
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 145
    SolutionNameMin: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 16
    ThreadTileA: 16
    ThreadTileB: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumBytes: 40960
    LdsNumElementsAlignedA: 0
    LdsNumElementsAlignedB: 40960
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 0
    LdsOffsetB_Blk: 65536
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 40960
    LdsOffsetMetadata_Blk: 65536
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 16]
    MIWaveTileA: 4
    MIWaveTileB: 16
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 146
    SolutionNameMin: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 16
    ThreadTileA: 16
    ThreadTileB: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 1, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_K1_MIWT2_1_NTA7_ULSGRO1_USL0_UIOFGRO1_USFGRO0_WGMXCC8_WGMXCCG32
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 42496
    LdsInitCVgprs: false
    LdsNumBytes: 42496
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 42496
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 16
    NumLoadsB: 4
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 147
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_GSU1_K1_MIWT2_1_NTA7_SU8_SUM1_SUS512_ULSGRO1_USL0_UIOFGRO1_USFGRO0_WGM4_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 0
    UseInstOffsetForGRO: 1
    UseSgprForGRO: 0
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD4_SVW4_ULSGRO0_VWA4_VWB2_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 148
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD4_SU16_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB2_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_NTD0_SVW2_ULSGRO0_VWA2_VWB2_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 34816
    LdsInitCVgprs: false
    LdsNumBytes: 34816
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34816
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 149
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_NTD0_SU0_SUM0_SUS0_SVW2_ULSGRO0_VWA2_VWB2_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD4_SVW4_ULSGRO1_VWA4_VWB2_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 150
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD4_SU0_SUM0_SUS0_SVW4_ULSGRO1_VWA4_VWB2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x128x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD0_SVW4_ULSGRO0_VWA4_VWB2_WG16_16_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51712
    LdsInitCVgprs: false
    LdsNumBytes: 51712
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51712
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 151
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x128x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD0_SU16_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB2_WG16_16_1_WGM4_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroupMapping: 4
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_NTD4_SVW2_ULSGRO1_VWA2_VWB2_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 34816
    LdsInitCVgprs: false
    LdsNumBytes: 34816
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34816
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 152
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_NTD4_SU16_SUM0_SUS256_SVW2_ULSGRO1_VWA2_VWB2_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x64x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA256_LBSPPB256_LPA16_LPB16_LRVW8_MIWT2_2_NTD0_SVW2_ULSGRO1_VWA2_VWB2_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 18432
    LdsInitCVgprs: false
    LdsNumBytes: 18432
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 41984
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 18432
    LdsOffsetMetadata_Blk: 41984
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 153
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x64x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA256_LBSPPB256_LPA16_LPB16_LRVW8_MIWT2_2_NTD0_SU16_SUM0_SUS128_SVW2_ULSGRO1_VWA2_VWB2_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_NTD4_SVW2_ULSGRO0_VWA2_VWB2_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 34816
    LdsInitCVgprs: false
    LdsNumBytes: 34816
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34816
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 154
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_NTD4_SU16_SUM0_SUS256_SVW2_ULSGRO0_VWA2_VWB2_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_1_NTD0_SVW2_ULSGRO0_VWA2_VWB1_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 155
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU2_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_1_NTD0_SU16_SUM1_SUS512_SVW2_ULSGRO0_VWA2_VWB1_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_MIWT4_2_NTD4_SVW4_ULSGRO1_VWA4_VWB2_WG16_16_1
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 27136
    LdsInitCVgprs: false
    LdsNumBytes: 27136
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27136
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 4
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 156
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x128x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_MIWT4_2_NTD4_SU16_SUM1_SUS128_SVW4_ULSGRO1_VWA4_VWB2_WG16_16_1_WGM4_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x128x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD4_SVW4_ULSGRO1_VWA4_VWB2_WG16_16_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51712
    LdsInitCVgprs: false
    LdsNumBytes: 51712
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51712
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 157
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x128x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD4_SU16_SUM1_SUS256_SVW4_ULSGRO1_VWA4_VWB2_WG16_16_1_WGM8_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD0_SVW4_ULSGRO1_VWA4_VWB2_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 158
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD0_SU16_SUM0_SUS256_SVW4_ULSGRO1_VWA4_VWB2_WG32_8_1_WGM4_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD0_SVW4_ULSGRO1_VWA4_VWB2_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 159
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU2_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD0_SU16_SUM1_SUS256_SVW4_ULSGRO1_VWA4_VWB2_WG32_8_1_WGM8_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD0_SVW4_ULSGRO0_VWA4_VWB2_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 160
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD0_SU16_SUM0_SUS256_SVW4_ULSGRO0_VWA4_VWB2_WG32_8_1_WGM4_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_K1_LBSPPA256_LBSPPB128_LPA16_LPB16_LRVW8_MIWT2_1_NTD4_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 30720
    LdsInitCVgprs: false
    LdsNumBytes: 30720
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9216
    LdsOffsetMetadata_Blk: 25600
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 161
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA256_LBSPPB128_LPA16_LPB16_LRVW8_MIWT2_1_NTD4_SU16_SUM0_SUS128_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_6_NTD4_SVW2_ULSGRO1_VWA2_VWB2_WG64_4_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 60928
    LdsInitCVgprs: false
    LdsNumBytes: 60928
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 26112
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 60928
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 6]
    MIWaveTileA: 2
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 8
    NumLoadsB: 6
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 162
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_6_NTD4_SU16_SUM1_SUS256_SVW2_ULSGRO1_VWA2_VWB2_WG64_4_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 6
    ThreadTileA: 8
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_MIWT2_1_NTD0_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 26624
    LdsInitCVgprs: false
    LdsNumBytes: 26624
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26624
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 163
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU4_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_MIWT2_1_NTD0_SU16_SUM1_SUS256_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1_WGM8_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTD4_SVW1_ULSGRO0_VWA1_VWB1_WG64_4_1
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 43520
    LdsInitCVgprs: false
    LdsNumBytes: 43520
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 43520
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 16
    MacroTileA: 64
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 2
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 164
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x16x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTD4_SU0_SUM0_SUS0_SVW1_ULSGRO0_VWA1_VWB1_WG64_4_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTD0_SVW1_ULSGRO0_VWA1_VWB1_WG32_4_1
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 26112
    LdsInitCVgprs: false
    LdsNumBytes: 26112
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26112
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 165
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT1_1_NTD0_SU0_SUM0_SUS0_SVW1_ULSGRO0_VWA1_VWB1_WG32_4_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 3
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD0_SVW4_ULSGRO1_VWA4_VWB2_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 166
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU3_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT4_2_NTD0_SU0_SUM0_SUS0_SVW4_ULSGRO1_VWA4_VWB2_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT8_4_NTD4_SVW8_ULSGRO1_VWA8_VWB4
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 4]
    MIWaveTileA: 8
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 167
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT8_4_NTD4_SU16_SUM0_SUS128_SVW8_ULSGRO1_VWA8_VWB4_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 128
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA512_LBSPPB512_LPA4_LPB4_LRVW4_MIWT8_8_NTD4_SVW8_ULSGRO0_VWA8_VWB8
    L1CacheSwizzle: false
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 33280
    LdsInitCVgprs: false
    LdsNumBytes: 33280
    LdsNumElementsAlignedA: 16640
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16640
    LdsOffsetB_Blk: 82176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33280
    LdsOffsetMetadata_Blk: 82176
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 168
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB512_LPA4_LPB4_LRVW4_MIWT8_8_NTD4_SU16_SUM0_SUS64_SVW8_ULSGRO0_VWA8_VWB8_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 64
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA512_LBSPPB512_LPA4_LPB4_LRVW4_MIWT8_8_NTD4_SVW8_ULSGRO0_VWA8_VWB8
    L1CacheSwizzle: false
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 33280
    LdsInitCVgprs: false
    LdsNumBytes: 33280
    LdsNumElementsAlignedA: 16640
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16640
    LdsOffsetB_Blk: 82176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33280
    LdsOffsetMetadata_Blk: 82176
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 169
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB512_LPA4_LPB4_LRVW4_MIWT8_8_NTD4_SU16_SUM0_SUS64_SVW8_ULSGRO0_VWA8_VWB8_WGM4_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 64
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT8_4_NTD4_SVW8_ULSGRO0_VWA8_VWB4
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 4]
    MIWaveTileA: 8
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 170
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x64_MI16x16x1_SN_GRVWA8_GRVWB8_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT8_4_NTD4_SU16_SUM0_SUS128_SVW8_ULSGRO0_VWA8_VWB4_WGM8_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 128
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA512_LBSPPB512_LPA4_LPB4_LRVW4_MIWT8_8_NTD4_SVW8_ULSGRO1_VWA8_VWB8
    L1CacheSwizzle: false
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 33280
    LdsInitCVgprs: false
    LdsNumBytes: 33280
    LdsNumElementsAlignedA: 16640
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16640
    LdsOffsetB_Blk: 82176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33280
    LdsOffsetMetadata_Blk: 82176
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 171
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC1_GSUWGMRR1_K1_LBSPPA512_LBSPPB512_LPA4_LPB4_LRVW4_MIWT8_8_NTD4_SU16_SUM0_SUS64_SVW8_ULSGRO1_VWA8_VWB8_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 64
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x160x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMB_K1_LBSPPA1024_LBSPPB128_LPA16_LPB16_LRVW8_MIWT8_5_SVW8_ULSGRO1_VWA8_VWB1_WG32_8_1_WGMXCC1
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 59392
    LdsInitCVgprs: false
    LdsNumBytes: 59392
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 25600
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 59392
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 5]
    MIWaveTileA: 8
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 160
    MacroTileA: 256
    MacroTileB: 160
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 160
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 172
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x160x64_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUAMB_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB128_LPA16_LPB16_LRVW8_MIWT8_5_SU16_SUM1_SUS128_SVW8_ULSGRO1_VWA8_VWB1_WG32_8_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 5
    ThreadTileA: 32
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 3
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_K1_LBSPPA256_LBSPPB128_LPA16_LPB16_LRVW8_MIWT2_1_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1_WGMXCC1
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 30720
    LdsInitCVgprs: false
    LdsNumBytes: 30720
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9216
    LdsOffsetMetadata_Blk: 25600
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 173
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU3_GSUAMBSK_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB128_LPA16_LPB16_LRVW8_MIWT2_1_SU16_SUM0_SUS128_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSUAMBSK_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_SVW2_ULSGRO1_VWA2_VWB2_WG32_8_1_WGMXCC1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 34816
    LdsInitCVgprs: false
    LdsNumBytes: 34816
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34816
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 174
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x64x128_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_GSUAMBSK_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_SU16_SUM1_SUS256_SVW2_ULSGRO1_VWA2_VWB2_WG32_8_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 3
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_K1_LBSPPA128_LBSPPB128_LPA16_LPB16_LRVW8_MIWT1_1_SVW1_ULSGRO1_VWA1_VWB1_WG32_4_1_WGMXCC1
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 15872
    LdsInitCVgprs: false
    LdsNumBytes: 15872
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 13312
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 5120
    LdsOffsetMetadata_Blk: 13312
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 175
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU3_GSUAMBSK_GSUC0_GSUWGMRR0_K1_LBSPPA128_LBSPPB128_LPA16_LPB16_LRVW8_MIWT1_1_SU16_SUM0_SUS128_SVW1_ULSGRO1_VWA1_VWB1_WG32_4_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 128
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 3
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_K1_LBSPPA256_LBSPPB128_LPA16_LPB16_LRVW8_MIWT2_1_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1_WGMXCC1
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 30720
    LdsInitCVgprs: false
    LdsNumBytes: 30720
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 5120
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9216
    LdsOffsetMetadata_Blk: 25600
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 176
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU3_GSUAMBSK_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB128_LPA16_LPB16_LRVW8_MIWT2_1_SU16_SUM1_SUS128_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 4
    GlobalSplitUAlgorithm: MultipleBufferSingleKernel
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMBSK_K1_LBSPPA128_LBSPPB128_LPA16_LPB16_LRVW8_MIWT1_1_SVW1_ULSGRO1_VWA1_VWB1_WG32_4_1_WGMXCC1
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 8
    LVCB: 8
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 15872
    LdsInitCVgprs: false
    LdsNumBytes: 15872
    LdsNumElementsAlignedA: 5120
    LdsNumElementsAlignedB: 2560
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 5120
    LdsOffsetB_Blk: 13312
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 5120
    LdsOffsetMetadata_Blk: 13312
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 1
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 177
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x64_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU4_GSUAMBSK_GSUC0_GSUWGMRR0_K1_LBSPPA128_LBSPPB128_LPA16_LPB16_LRVW8_MIWT1_1_SU16_SUM0_SUS128_SVW1_ULSGRO1_VWA1_VWB1_WG32_4_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 128
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    SynchronizerSizeCheck: 1
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 4]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBufferSingleKernel
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSUAMB_K1_LBSPPA256_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_SVW1_ULSGRO1_VWA1_VWB1_WG32_4_1_WGMXCC1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 8
    LSPB: 8
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 30208
    LdsInitCVgprs: false
    LdsNumBytes: 30208
    LdsNumElementsAlignedA: 9216
    LdsNumElementsAlignedB: 4608
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 9216
    LdsOffsetB_Blk: 25600
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 9216
    LdsOffsetMetadata_Blk: 25600
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 178
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x128_MI16x16x1_SN_LDSB0_GRVWA8_GRVWB8_GSU1_GSUAMB_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB256_LPA16_LPB16_LRVW8_MIWT1_1_SU16_SUM1_SUS256_SVW1_ULSGRO1_VWA1_VWB1_WG32_4_1_WGM1_WGMXCC1
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_LSU1_MIWT2_1_NTD4_PLR1_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 179
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_LSU1_MIWT2_1_NTD4_PLR1_SU0_SUM0_SUS0_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_LSU1_MIWT2_1_NTD0_PLR1_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 180
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_LSU1_MIWT2_1_NTD0_PLR1_SU16_SUM1_SUS512_SVW2_ULSGRO1_VWA2_VWB1_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x32x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB1024_LPA16_LPB16_LRVW8_LSU4_MIWT2_2_NTD4_PLR1_SVW2_ULSGRO0_VWA2_VWB2_WG16_4_4
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 33792
    LdsInitCVgprs: false
    LdsNumBytes: 33792
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33792
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 181
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x32x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB1024_LPA16_LPB16_LRVW8_LSU4_MIWT2_2_NTD4_PLR1_SU16_SUM0_SUS512_SVW2_ULSGRO0_VWA2_VWB2_WG16_4_4_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x160x64_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB128_LPA16_LPB16_LRVW8_LSU1_MIWT4_5_NTD4_PLR1_SVW4_ULSGRO1_VWA4_VWB1_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 43008
    LdsInitCVgprs: false
    LdsNumBytes: 43008
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 25600
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 43008
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 5]
    MIWaveTileA: 4
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 160
    MacroTileA: 128
    MacroTileB: 160
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 4
    NumLoadsB: 5
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 182
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x160x64_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB128_LPA16_LPB16_LRVW8_LSU1_MIWT4_5_NTD4_PLR1_SU16_SUM1_SUS128_SVW4_ULSGRO1_VWA4_VWB1_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 5
    ThreadTileA: 16
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU1_MIWT1_1_NTD4_PLR1_SVW1_ULSGRO0_VWA1_VWB1_WG32_4_1
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 26112
    LdsInitCVgprs: false
    LdsNumBytes: 26112
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26112
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 128
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 183
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU1_MIWT1_1_NTD4_PLR1_SU0_SUM0_SUS0_SVW1_ULSGRO0_VWA1_VWB1_WG32_4_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x160x64_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB128_LPA16_LPB16_LRVW8_LSU1_MIWT4_5_NTD4_PLR1_SVW4_ULSGRO1_VWA4_VWB1_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 43008
    LdsInitCVgprs: false
    LdsNumBytes: 43008
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 25600
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 43008
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 5]
    MIWaveTileA: 4
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 160
    MacroTileA: 128
    MacroTileB: 160
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 80
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 4
    NumLoadsB: 5
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 184
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x160x64_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB128_LPA16_LPB16_LRVW8_LSU1_MIWT4_5_NTD4_PLR1_SU16_SUM1_SUS128_SVW4_ULSGRO1_VWA4_VWB1_WG32_8_1_WGM1_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 5
    ThreadTileA: 16
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x128_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_LSU1_MIWT2_1_NTD4_PLR1_SVW2_ULSGRO0_VWA2_VWB1_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 26624
    LdsInitCVgprs: false
    LdsNumBytes: 26624
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 9216
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26624
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 185
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x128_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB256_LPA16_LPB16_LRVW8_LSU1_MIWT2_1_NTD4_PLR1_SU16_SUM0_SUS256_SVW2_ULSGRO0_VWA2_VWB1_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_LSU1_MIWT2_1_NTD0_PLR1_SVW2_ULSGRO0_VWA2_VWB1_WG32_8_1
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 256
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 1]
    MIWaveTileA: 2
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 186
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_LSU1_MIWT2_1_NTD0_PLR1_SU16_SUM0_SUS512_SVW2_ULSGRO0_VWA2_VWB1_WG32_8_1_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 1
    ThreadTileA: 8
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU4_MIWT1_1_NTD4_PLR1_SVW1_ULSGRO1_VWA1_VWB1_WG16_4_4
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 17408
    LdsInitCVgprs: false
    LdsNumBytes: 17408
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 1
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 187
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU4_MIWT1_1_NTD4_PLR1_SU0_SUM0_SUS0_SVW1_ULSGRO1_VWA1_VWB1_WG16_4_4_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU4_MIWT1_1_NTD4_PLR1_SVW1_ULSGRO1_VWA1_VWB1_WG16_4_4
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 17408
    LdsInitCVgprs: false
    LdsNumBytes: 17408
    LdsNumElementsAlignedA: 8704
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8704
    LdsOffsetB_Blk: 41472
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 17408
    LdsOffsetMetadata_Blk: 41472
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 4
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 16
    MacroTile1: 16
    MacroTileA: 16
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 1
    NumGlobalWriteVectorsPerThread: 1
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 188
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT16x16x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU4_MIWT1_1_NTD4_PLR1_SU16_SUM0_SUS512_SVW1_ULSGRO1_VWA1_VWB1_WG16_4_4_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 512
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 16
    SubGroupA: 4
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [16, 4, 4]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU2_MIWT1_1_NTD4_PLR1_SVW1_ULSGRO1_VWA1_VWB1_WG32_4_2
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 26112
    LdsInitCVgprs: false
    LdsNumBytes: 26112
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 8704
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 26112
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 16
    MacroTileA: 32
    MacroTileB: 16
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 2
    NumGlobalWriteVectorsPerThread: 2
    NumLoadsA: 4
    NumLoadsB: 2
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 189
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x16x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU2_MIWT1_1_NTD4_PLR1_SU16_SUM0_SUS512_SVW1_ULSGRO1_VWA1_VWB1_WG32_4_2_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 512
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 2]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x48x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU2_MIWT1_3_NTD0_PLR1_SVW1_ULSGRO0_VWA1_VWB1_WG32_4_2
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 43520
    LdsInitCVgprs: false
    LdsNumBytes: 43520
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 26112
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 43520
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 48
    MacroTileA: 32
    MacroTileB: 48
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 6
    NumGlobalWriteVectorsPerThread: 6
    NumLoadsA: 4
    NumLoadsB: 6
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 190
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x48x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU2_MIWT1_3_NTD0_PLR1_SU16_SUM0_SUS512_SVW1_ULSGRO0_VWA1_VWB1_WG32_4_2_WGM4_WGMXCC8_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUStride: 512
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 2]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssertFree0ElementMultiple: 16
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x48x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU2_MIWT1_3_NTD0_PLR1_SVW1_ULSGRO1_VWA1_VWB1_WG32_4_2
    L1CacheSwizzle: false
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 43520
    LdsInitCVgprs: false
    LdsNumBytes: 43520
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 26112
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 43520
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [1, 3]
    MIWaveTileA: 1
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 48
    MacroTileA: 32
    MacroTileB: 48
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 6
    NumGlobalWriteVectorsPerThread: 6
    NumLoadsA: 4
    NumLoadsB: 6
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 6
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 191
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT32x48x256_MI16x16x1_SN_LDSB1_CLR1_GRVWA8_GRVWB8_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB512_LPA16_LPB16_LRVW8_LSU2_MIWT1_3_NTD0_PLR1_SU16_SUM1_SUS512_SVW1_ULSGRO1_VWA1_VWB1_WG32_4_2_WGM1_WGMXCC1_WGMXCCG304
    SourceSwap: 1
    StaggerU: 16
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 3
    ThreadTileA: 4
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 4, 2]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 256
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_NTA5_NTD7_SS1_SVW2_VWA2_WG32_4_2
    LSCA: 256
    LSCB: 256
    LSPA: 8
    LSPB: 8
    LVCA: 32
    LVCB: 32
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 2
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 1]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 32
    MacroTileA: 64
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalA: 5
    NonTemporalD: 7
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 8
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 192
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x32x256_MI16x16x1_SN_LDSB1_GRVWA8_GRVWB8_GSU1_LBSPPA1024_LBSPPB512_LPA16_LPB16_LRVW8_MIWT2_2_NTA5_NTD7_SS1_SU8_SUM1_SUS512_SVW2_VWA2_WG32_4_2_WGM0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 16
    SubGroupA: 8
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [32, 4, 2]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 256
    _DepthUA: 256
    _DepthUB: 256
    _DepthUMetadata: 256
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA256_LBSPPB256_LPA4_LPB4_LRVW4_MIWT4_4_NTC4_NTD4_NEPBS16_SPO1_SSO0_ULSGRO1_VWB4_WGMXCC4_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 16896
    LdsInitCVgprs: false
    LdsNumBytes: 16896
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 8448
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 41216
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16896
    LdsOffsetMetadata_Blk: 41216
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 193
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB256_LPA4_LPB4_LRVW4_MIWT4_4_NTC4_NTD4_NEPBS16_SU8_SUM0_SUS256_SPO1_SSO0_ULSGRO1_VWB4_WGM8_WGMXCC4_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA256_LBSPPB512_LPA4_LPB4_LRVW4_MIWT4_8_NTC4_NTD4_NEPBS16_SPO1_SSO4_ULSGRO1_VWB8_WGMXCC8_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 25088
    LdsInitCVgprs: false
    LdsNumBytes: 25088
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 41216
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 25088
    LdsOffsetMetadata_Blk: 41216
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 194
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB512_LPA4_LPB4_LRVW4_MIWT4_8_NTC4_NTD4_NEPBS16_SU0_SUM0_SUS0_SPO1_SSO4_ULSGRO1_VWB8_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA256_LBSPPB512_LPA4_LPB4_LRVW4_MIWT4_8_NTC0_NTD4_NEPBS0_SPO1_SSO0_ULSGRO1_VWB8_WGMXCC8_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 25088
    LdsInitCVgprs: false
    LdsNumBytes: 25088
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 41216
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 25088
    LdsOffsetMetadata_Blk: 41216
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 195
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB512_LPA4_LPB4_LRVW4_MIWT4_8_NTC0_NTD4_NEPBS0_SU8_SUM0_SUS64_SPO1_SSO0_ULSGRO1_VWB8_WGM1_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 64
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA256_LBSPPB512_LPA4_LPB4_LRVW4_MIWT4_8_NTC4_NTD4_NEPBS0_SPO0_SSO0_ULSGRO0_VWB8_WGMXCC8_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 25088
    LdsInitCVgprs: false
    LdsNumBytes: 25088
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 41216
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 25088
    LdsOffsetMetadata_Blk: 41216
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 196
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB512_LPA4_LPB4_LRVW4_MIWT4_8_NTC4_NTD4_NEPBS0_SU8_SUM0_SUS64_SPO0_SSO0_ULSGRO0_VWB8_WGM0_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 64
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT224x256x64_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA256_LBSPPB512_LPA4_LPB4_LRVW4_MIWT14_4_NEPBS0_SPO0_SSO0_SVW2_ULSGRO1_VWA2_VWB4_WG16_16_1_WGMXCC8_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 62848
    LdsInitCVgprs: false
    LdsNumBytes: 62848
    LdsNumElementsAlignedA: 29568
    LdsNumElementsAlignedB: 33280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 29568
    LdsOffsetB_Blk: 95104
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 62848
    LdsOffsetMetadata_Blk: 95104
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [14, 4]
    MIWaveTileA: 14
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 224
    MacroTile1: 256
    MacroTileA: 224
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 14
    NumLoadsB: 16
    NumLoadsPerpendicularA: 14
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 197
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT224x256x64_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB512_LPA4_LPB4_LRVW4_MIWT14_4_NEPBS0_SU0_SUM0_SUS0_SPO0_SSO0_SVW2_ULSGRO1_VWA2_VWB4_WG16_16_1_WGM1_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 56
    ThreadTile1: 4
    ThreadTileA: 56
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_K1_LBSPPA1024_LBSPPB512_MIWT4_2_SVW4_ULSGRO0_USL0_UIOFGRO1_USFGROn1_VWA4_VWB2_WSGRA2_WSGRB0_WG32_8_1_WGMXCC32_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 198
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB512_MIWT4_2_SU0_SUM0_SUS0_SVW4_ULSGRO0_USL0_UIOFGRO1_USFGROn1_VWA4_VWB2_WSGRA2_WSGRB0_WG32_8_1_WGM304_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 0
    UseInstOffsetForGRO: 1
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 304
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x128x128_MI16x16x1_SN_K1_LBSPPA512_LBSPPB1024_MIWT2_4_NEPBS0_SVW2_VWA2_VWB4_WG32_8_1_WGMXCC32_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 33792
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 128
    MacroTileA: 64
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 199
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT64x128x128_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB1024_MIWT2_4_NEPBS0_SU0_SUM0_SUS0_SVW2_VWA2_VWB4_WG32_8_1_WGM0_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_K1_LBSPPA1024_LBSPPB512_MIWT4_2_NEPBS16_SVW4_VWA4_VWB2_WG32_8_1_WGMXCC32_WGMXCCG0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 200
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB512_MIWT4_2_NEPBS16_SU4_SUM1_SUS256_SVW4_VWA4_VWB2_WG32_8_1_WGM32_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 4
    StaggerUMapping: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_K1_LBSPPA512_LBSPPB1024_MIWT2_4_NTC0_NTD4_NEPBS16_SPO0_SSO0_SVW2_VWA2_VWB4_WG64_4_1_WGMXCC4_WGMXCCG304
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 51712
    LdsInitCVgprs: false
    LdsNumBytes: 51712
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51712
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 201
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB1024_MIWT2_4_NTC0_NTD4_NEPBS16_SU4_SUM0_SUS256_SPO0_SSO0_SVW2_VWA2_VWB4_WG64_4_1_WGM1_WGMXCC4_WGMXCCG304
    SourceSwap: 1
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 304
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_K1_LBSPPA512_LBSPPB512_MIWT4_4_NEPBS0_SVW4_VWA4_VWB4_WG32_8_1_WGMXCC8_WGMXCCG32
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 34816
    LdsInitCVgprs: false
    LdsNumBytes: 34816
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34816
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 202
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GSU2_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB512_MIWT4_4_NEPBS0_SU0_SUM0_SUS0_SVW4_VWA4_VWB4_WG32_8_1_WGM32_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_K1_MIWT8_2_ULSGRO1_USL1_UIOFGRO0_USFGRO0_WSGRA2_WSGRB2_WGMXCC4_WGMXCCG32
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 35328
    LdsInitCVgprs: false
    LdsNumBytes: 35328
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35328
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [8, 2]
    MIWaveTileA: 8
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 203
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT8_2_SU0_SUM0_SUS0_ULSGRO1_USL1_UIOFGRO0_USFGRO0_WSGRA2_WSGRB2_WGM4_WGMXCC4_WGMXCCG32
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 8
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    UseSgprForGRO: 0
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 2
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 0
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x64_MI16x16x1_SN_K1_LBSPPA1024_LBSPPB512_MIWT8_4_SVW8_ULSGRO1_USL0_UIOFGRO0_USFGROn1_VWA8_VWB4_WSGRA2_WSGRB0_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 4]
    MIWaveTileA: 8
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 204
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x128x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB512_MIWT8_4_SU0_SUM0_SUS0_SVW8_ULSGRO1_USL0_UIOFGRO0_USFGROn1_VWA8_VWB4_WSGRA2_WSGRB0_WG32_8_1_WGM8_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Use64bShadowLimit: 0
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x64_MI16x16x1_SN_K1_LBSPPA512_LBSPPB128_MIWT4_3_NTC0_NTD4_NEPBS0_SPO0_SSO0_SVW4_VWA4_VWB1_WG32_8_1_WGMXCC4_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 15360
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 3]
    MIWaveTileA: 4
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 205
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB128_MIWT4_3_NTC0_NTD4_NEPBS0_SU4_SUM0_SUS128_SPO0_SSO0_SVW4_VWA4_VWB1_WG32_8_1_WGM304_WGMXCC4_WGMXCCG0
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 128
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 304
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x64_MI16x16x1_SN_K1_LBSPPA512_LBSPPB128_MIWT4_3_NTC0_NTD4_NEPBS0_SPO0_SSO4_SVW4_VWA4_VWB1_WG32_8_1_WGMXCC4_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 32768
    LdsInitCVgprs: false
    LdsNumBytes: 32768
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 15360
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 50176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 32768
    LdsOffsetMetadata_Blk: 50176
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 3]
    MIWaveTileA: 4
    MIWaveTileB: 3
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 96
    MacroTileA: 128
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 48
    NumGlobalWriteVectorsPerThread: 12
    NumLoadsA: 4
    NumLoadsB: 3
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 206
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT128x96x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB128_MIWT4_3_NTC0_NTD4_NEPBS0_SU4_SUM0_SUS128_SPO0_SSO4_SVW4_VWA4_VWB1_WG32_8_1_WGM32_WGMXCC4_WGMXCCG0
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 128
    StoreSyncOpt: 4
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 3
    ThreadTileA: 16
    ThreadTileB: 3
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 32
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: false
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    CustomKernelName: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 0, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 67072
    LdsInitCVgprs: false
    LdsNumBytes: 67072
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 33280
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 131072
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 164864
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 67072
    LdsOffsetMetadata_Blk: 164864
    LdsPadA: 8
    LdsPadB: 8
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 16]
    MIWaveTileA: 4
    MIWaveTileB: 16
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoReject: true
    NoTailLoop: false
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    SolutionIndex: 207
    SolutionNameMin: Custom_Cijk_Alik_Bljk_BBS_BH_Bias_HAS_SAV_UserArgs_MT256x256x64_MI16x16x1_SN_K1_MIWT4_16_DTVA
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 16
    ThreadTileA: 16
    ThreadTileB: 16
    TransposeLDS: 1
    TransposeLDSMetadata: true
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WorkGroup: [64, 4, 1]
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: -1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x160x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA512_LBSPPB128_LPA4_LPB4_LRVW4_MIWT8_5_NTC0_NTD4_NEPBS0_SPO0_SVW8_ULSGRO0_VWA8_VWB1_WG32_8_1_WGMXCC1_WGMXCCG4
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 27520
    LdsInitCVgprs: false
    LdsNumBytes: 27520
    LdsNumElementsAlignedA: 16640
    LdsNumElementsAlignedB: 10880
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 16640
    LdsOffsetB_Blk: 49408
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 27520
    LdsOffsetMetadata_Blk: 49408
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 5]
    MIWaveTileA: 8
    MIWaveTileB: 5
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 160
    MacroTileA: 256
    MacroTileB: 160
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 160
    NumGlobalWriteVectorsPerThread: 20
    NumLoadsA: 8
    NumLoadsB: 5
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 5
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 208
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x160x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA512_LBSPPB128_LPA4_LPB4_LRVW4_MIWT8_5_NTC0_NTD4_NEPBS0_SU32_SUM0_SUS64_SPO0_SVW8_ULSGRO0_VWA8_VWB1_WG32_8_1_WGM304_WGMXCC1_WGMXCCG4
    SourceSwap: 1
    StaggerUStride: 64
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 5
    ThreadTileA: 32
    ThreadTileB: 5
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 304
    WorkGroupMappingXCCGroup: 4
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x224x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA256_LBSPPB128_LPA4_LPB4_LRVW4_MIWT4_7_NTC4_NTD4_NEPBS16_SPO0_SVW4_ULSGRO0_VWA4_VWB1_WG32_8_1_WGMXCC4_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 23680
    LdsInitCVgprs: false
    LdsNumBytes: 23680
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 15232
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 41216
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 23680
    LdsOffsetMetadata_Blk: 41216
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 7]
    MIWaveTileA: 4
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 224
    MacroTileA: 128
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 209
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x224x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB128_LPA4_LPB4_LRVW4_MIWT4_7_NTC4_NTD4_NEPBS16_SU32_SUM0_SUS64_SPO0_SVW4_ULSGRO0_VWA4_VWB1_WG32_8_1_WGM38_WGMXCC4_WGMXCCG0
    SourceSwap: 1
    StaggerUStride: 64
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 38
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x224x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA256_LBSPPB128_LPA4_LPB4_LRVW4_MIWT4_7_NTC4_NTD4_NEPBS16_SPO0_SVW4_ULSGRO1_VWA4_VWB1_WG32_8_1_WGMXCC4_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 23680
    LdsInitCVgprs: false
    LdsNumBytes: 23680
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 15232
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 41216
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 23680
    LdsOffsetMetadata_Blk: 41216
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 7]
    MIWaveTileA: 4
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 224
    MacroTileA: 128
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 210
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x224x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB128_LPA4_LPB4_LRVW4_MIWT4_7_NTC4_NTD4_NEPBS16_SU32_SUM0_SUS256_SPO0_SVW4_ULSGRO1_VWA4_VWB1_WG32_8_1_WGM38_WGMXCC4_WGMXCCG0
    SourceSwap: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 38
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x224x32_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA256_LBSPPB128_LPA4_LPB4_LRVW4_MIWT4_7_NTC0_NTD4_NEPBS0_SPO0_SVW4_ULSGRO1_VWA4_VWB1_WG32_8_1_WGMXCC4_WGMXCCG0
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 23680
    LdsInitCVgprs: false
    LdsNumBytes: 23680
    LdsNumElementsAlignedA: 8448
    LdsNumElementsAlignedB: 15232
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 32768
    LdsOffsetB: 8448
    LdsOffsetB_Blk: 41216
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 23680
    LdsOffsetMetadata_Blk: 41216
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 7]
    MIWaveTileA: 4
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 224
    MacroTileA: 128
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 112
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 7
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 211
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x224x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA256_LBSPPB128_LPA4_LPB4_LRVW4_MIWT4_7_NTC0_NTD4_NEPBS0_SU8_SUM0_SUS256_SPO0_SVW4_ULSGRO1_VWA4_VWB1_WG32_8_1_WGM38_WGMXCC4_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 7
    ThreadTileA: 16
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 38
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x224x64_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA1024_LBSPPB128_LPA4_LPB4_LRVW4_MIWT8_7_NTC0_NTD0_NEPBS16_SPO1_SVW8_ULSGRO0_VWA8_VWB1_WG32_8_1_WGMXCC4_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 63488
    LdsInitCVgprs: false
    LdsNumBytes: 63488
    LdsNumElementsAlignedA: 33024
    LdsNumElementsAlignedB: 30464
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33024
    LdsOffsetB_Blk: 98560
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 63488
    LdsOffsetMetadata_Blk: 98560
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 7]
    MIWaveTileA: 8
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 16
    NumLoadsB: 14
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 14
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 212
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x224x64_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB128_LPA4_LPB4_LRVW4_MIWT8_7_NTC0_NTD0_NEPBS16_SU8_SUM0_SUS128_SPO1_SVW8_ULSGRO0_VWA8_VWB1_WG32_8_1_WGM8_WGMXCC4_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StorePriorityOpt: 1
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCC: 4
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x224x64_MI16x16x1_SN_GRVWA4_GRVWB4_K1_LBSPPA1024_LBSPPB128_LPA4_LPB4_LRVW4_MIWT8_7_NTC0_NTD4_NEPBS16_SPO0_SVW8_ULSGRO0_VWA8_VWB1_WG32_8_1_WGMXCC8_WGMXCCG0
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 63488
    LdsInitCVgprs: false
    LdsNumBytes: 63488
    LdsNumElementsAlignedA: 33024
    LdsNumElementsAlignedB: 30464
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33024
    LdsOffsetB_Blk: 98560
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 63488
    LdsOffsetMetadata_Blk: 98560
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 7]
    MIWaveTileA: 8
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 224
    MacroTileA: 256
    MacroTileB: 224
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 16
    NumLoadsB: 14
    NumLoadsPerpendicularA: 16
    NumLoadsPerpendicularB: 14
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 213
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x224x64_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_GSUC0_GSUWGMRR0_K1_LBSPPA1024_LBSPPB128_LPA4_LPB4_LRVW4_MIWT8_7_NTC0_NTD4_NEPBS16_SU8_SUM0_SUS256_SPO0_SVW8_ULSGRO0_VWA8_VWB1_WG32_8_1_WGM4_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 7
    ThreadTileA: 32
    ThreadTileB: 7
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 4
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 9
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_K1_MIWT4_4_NTC0_NTD4_NEPBS0_SPO1_SSO0_ULSGRO0_WSGRA2_WSGRB2
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 34816
    LdsInitCVgprs: false
    LdsNumBytes: 34816
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34816
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 214
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GSU9_GSUC1_GSUWGMRR1_K1_MIWT4_4_NTC0_NTD4_NEPBS0_SU0_SUM0_SUS0_SPO1_SSO0_ULSGRO0_WSGRA2_WSGRB2_WGM1_WGMXCC304_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 9]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 3
    GlobalSplitUCoalesced: true
    GlobalSplitUWorkGroupMappingRoundRobin: true
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x96x64_MI16x16x1_SN_K1_MIWT4_6_NTC0_NTD4_NEPBS0_SPO0_SSO0_ULSGRO0_WSGRA0_WSGRB0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 48640
    LdsInitCVgprs: false
    LdsNumBytes: 48640
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 13824
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 48640
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [4, 6]
    MIWaveTileA: 4
    MIWaveTileB: 6
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 96
    MacroTileA: 256
    MacroTileB: 96
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 96
    NumGlobalWriteVectorsPerThread: 24
    NumLoadsA: 8
    NumLoadsB: 3
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 3
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 215
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x96x64_MI16x16x1_SN_GSU3_GSUC1_GSUWGMRR1_K1_MIWT4_6_NTC0_NTD4_NEPBS0_SU0_SUM0_SUS0_SPO0_SSO0_ULSGRO0_WSGRA0_WSGRB0_WGM1_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 6
    ThreadTileA: 16
    ThreadTileB: 6
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 3]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_K1_MIWT4_2_NTC0_NTD4_NEPBS16_SPO0_SSO0_ULSGRO0_WSGRA0_WSGRB0
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 33792
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 33792
    LdsOffsetB_Blk: 99328
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 99328
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 2]
    MIWaveTileA: 4
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 216
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT4_2_NTC0_NTD4_NEPBS16_SU0_SUM0_SUS0_SPO0_SSO0_ULSGRO0_WSGRA0_WSGRB0_WGM1_WGMXCC8_WGMXCCG0
    SourceSwap: 1
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 2
    ThreadTileA: 16
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 128
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_K1_MIWT2_4_NTC0_NTD4_NEPBS0_SPO0_SSO0_ULSGRO1_WSGRA2_WSGRB2
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 51712
    LdsInitCVgprs: false
    LdsNumBytes: 51712
    LdsNumElementsAlignedA: 34816
    LdsNumElementsAlignedB: 16896
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 34816
    LdsOffsetB_Blk: 100352
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51712
    LdsOffsetMetadata_Blk: 100352
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 128
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 64
    MacroTileA: 128
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 32
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 8
    NumLoadsB: 4
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 217
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x64x128_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT2_4_NTC0_NTD4_NEPBS0_SU8_SUM1_SUS256_SPO0_SSO0_ULSGRO1_WSGRA2_WSGRB2_WGM1_WGMXCC8_WGMXCCG32
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 4
    ThreadTileA: 8
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCC: 8
    WorkGroupMappingXCCGroup: 32
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 128
    _DepthUA: 128
    _DepthUB: 128
    _DepthUMetadata: 128
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalSplitU: 2
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_K1_MIWT8_2_NTC0_NTD0_NEPBS16_SPO1_SSO4_ULSGRO1_WSGRA2_WSGRB2
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 256
    LdsBytesNoAmax: 35328
    LdsInitCVgprs: false
    LdsNumBytes: 35328
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 18432
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 35328
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [8, 2]
    MIWaveTileA: 8
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 218
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GSU2_GSUC0_GSUWGMRR0_K1_MIWT8_2_NTC0_NTD0_NEPBS16_SU8_SUM0_SUS128_SPO1_SSO4_ULSGRO1_WSGRA2_WSGRB2_WGM0_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 128
    StorePriorityOpt: 1
    StoreSyncOpt: 4
    StoreVectorWidth: 8
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 2
    ThreadTileA: 32
    ThreadTileB: 2
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 2
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 2]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_K1_MIWT4_4_NTC0_NTD0_NEPBS16_SPO0_SSO4_ULSGRO1_WSGRA0_WSGRB0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 34816
    LdsInitCVgprs: false
    LdsNumBytes: 34816
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34816
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 219
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT4_4_NTC0_NTD0_NEPBS16_SU8_SUM1_SUS128_SPO0_SSO4_ULSGRO1_WSGRA0_WSGRB0_WGM0_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 128
    StoreSyncOpt: 4
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_K1_MIWT4_4_NTC0_NTD4_NEPBS0_SPO0_SSO0_ULSGRO0_WSGRA2_WSGRB0
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 34816
    LdsInitCVgprs: false
    LdsNumBytes: 34816
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 17408
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 34816
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 4]
    MIWaveTileA: 4
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 128
    MacroTileA: 128
    MacroTileB: 128
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 64
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 4
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 220
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x128x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT4_4_NTC0_NTD4_NEPBS0_SU4_SUM0_SUS1024_SPO0_SSO0_ULSGRO0_WSGRA2_WSGRB0_WGM8_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 4
    StaggerUStride: 1024
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 4
    ThreadTileA: 16
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 3
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x64_MI16x16x1_SN_K1_MIWT8_4_NTC0_NTD4_NEPBS0_SPO0_SSO0_ULSGRO0_WSGRA2_WSGRB2
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 51712
    LdsInitCVgprs: false
    LdsNumBytes: 51712
    LdsNumElementsAlignedA: 16896
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16896
    LdsOffsetB_Blk: 82432
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51712
    LdsOffsetMetadata_Blk: 82432
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [8, 4]
    MIWaveTileA: 8
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 16
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 221
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT8_4_NTC0_NTD4_NEPBS0_SU8_SUM1_SUS512_SPO0_SSO0_ULSGRO0_WSGRA2_WSGRB2_WGM0_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUMapping: 1
    StaggerUStride: 512
    StoreVectorWidth: 8
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WaveSeparateGlobalReadB: 2
    WorkGroupMapping: 0
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 2
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT192x256x64_MI16x16x1_SN_K1_MIWT12_4_NTC0_NTD4_NEPBS0_SPO1_SSO0_ULSGRO0_WSGRA2_WSGRB0
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 60928
    LdsInitCVgprs: false
    LdsNumBytes: 60928
    LdsNumElementsAlignedA: 26112
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 26112
    LdsOffsetB_Blk: 91648
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 60928
    LdsOffsetMetadata_Blk: 91648
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [12, 4]
    MIWaveTileA: 12
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 256
    MacroTileA: 192
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 8
    NumLoadsPerpendicularA: 6
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 222
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT192x256x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT12_4_NTC0_NTD4_NEPBS0_SU8_SUM0_SUS256_SPO1_SSO0_ULSGRO0_WSGRA2_WSGRB0_WGM8_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StorePriorityOpt: 1
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 4
    ThreadTileA: 48
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadA: 2
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT224x256x64_MI16x16x1_SN_K1_MIWT14_4_NTC0_NTD4_NEPBS0_SPO0_SSO0_ULSGRO0_WSGRA2_WSGRB0
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 128
    LdsBytesNoAmax: 64384
    LdsInitCVgprs: false
    LdsNumBytes: 64384
    LdsNumElementsAlignedA: 29568
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 29568
    LdsOffsetB_Blk: 95104
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 64384
    LdsOffsetMetadata_Blk: 95104
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [14, 4]
    MIWaveTileA: 14
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 224
    MacroTile1: 256
    MacroTileA: 224
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 14
    NumLoadsB: 16
    NumLoadsPerpendicularA: 14
    NumLoadsPerpendicularB: 16
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 223
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT224x256x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT14_4_NTC0_NTD4_NEPBS0_SU8_SUM0_SUS256_SPO0_SSO0_ULSGRO0_WSGRA2_WSGRB0_WGM0_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 56
    ThreadTile1: 4
    ThreadTileA: 56
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WaveSeparateGlobalReadA: 2
    WorkGroupMapping: 0
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x64_MI16x16x1_SN_K1_MIWT4_8_NTC0_NTD4_NEPBS0_SPO0_SSO0_ULSGRO0_WSGRA2_WSGRB0
    LSCA: 64
    LSCB: 64
    LSPA: 4
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 1024
    LdsBytesNoAmax: 51200
    LdsInitCVgprs: false
    LdsNumBytes: 51200
    LdsNumElementsAlignedA: 17408
    LdsNumElementsAlignedB: 33792
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 17408
    LdsOffsetB_Blk: 82944
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 51200
    LdsOffsetMetadata_Blk: 82944
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [4, 8]
    MIWaveTileA: 4
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 256
    MacroTileA: 128
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 4
    NumLoadsB: 8
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 224
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT128x256x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT4_8_NTC0_NTD4_NEPBS0_SU8_SUM0_SUS256_SPO0_SSO0_ULSGRO0_WSGRA2_WSGRB0_WGM1_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 16
    ThreadTile1: 8
    ThreadTileA: 16
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 8
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 1
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT192x256x64_MI16x16x1_SN_K1_MIWT12_4_NTC0_NTD4_NEPBS0_SPO0_SSO0_ULSGRO0_WSGRA0_WSGRB2
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 4
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 1
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 60928
    LdsInitCVgprs: false
    LdsNumBytes: 60928
    LdsNumElementsAlignedA: 26112
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 26112
    LdsOffsetB_Blk: 91648
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 60928
    LdsOffsetMetadata_Blk: 91648
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [12, 4]
    MIWaveTileA: 12
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 256
    MacroTileA: 192
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 8
    NumLoadsPerpendicularA: 6
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 225
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT192x256x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT12_4_NTC0_NTD4_NEPBS0_SU8_SUM0_SUS256_SPO0_SSO0_ULSGRO0_WSGRA0_WSGRB2_WGM16_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 4
    ThreadTileA: 48
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WaveSeparateGlobalReadB: 2
    WorkGroupMapping: 16
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 8
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_K1_MIWT8_8_NTC4_NTD4_NEPBS0_SPO0_SSO4_ULSGRO1_WSGRA2_WSGRB0
    LSCA: 32
    LSCB: 32
    LSPA: 4
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 1
    LVPB: 8
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 33280
    LdsInitCVgprs: false
    LdsNumBytes: 33280
    LdsNumElementsAlignedA: 16640
    LdsNumElementsAlignedB: 16640
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 16640
    LdsOffsetB_Blk: 82176
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 33280
    LdsOffsetMetadata_Blk: 82176
    LdsPadA: 4
    LdsPadB: 4
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 2
    LoopUnroll: 32
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalC: 4
    NonTemporalD: 4
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 32
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 226
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT256x256x32_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT8_8_NTC4_NTD4_NEPBS0_SU8_SUM0_SUS64_SPO0_SSO4_ULSGRO1_WSGRA2_WSGRB0_WGM0_WGMXCC32_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StaggerUStride: 64
    StoreSyncOpt: 4
    StoreVectorWidth: 8
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollLoopSwapGlobalReadOrder: 1
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 8
    VectorWidthB: 8
    WaveSeparateGlobalReadA: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkGroupMappingXCC: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 8
    GlobalReadVectorWidthB: 8
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {KernArgsVersion: 2, SupportCustomStaggerU: true, SupportCustomWGM: true,
      SupportUserGSU: true, UseUniversalArgs: true}
    Kernel: true
    KernelNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT192x256x64_MI16x16x1_SN_K1_MIWT12_4_NTC0_NTD4_NEPBS16_SPO0_SSO0_ULSGRO0_WSGRA0_WSGRB0
    LSCA: 64
    LSCB: 64
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 512
    LdsBytesNoAmax: 60928
    LdsInitCVgprs: false
    LdsNumBytes: 60928
    LdsNumElementsAlignedA: 26112
    LdsNumElementsAlignedB: 34816
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 65536
    LdsOffsetB: 26112
    LdsOffsetB_Blk: 91648
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 60928
    LdsOffsetMetadata_Blk: 91648
    LdsPadA: 16
    LdsPadB: 16
    LocalReadVectorWidth: 8
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 4
    LoopUnroll: 64
    MFMA_BF16_1K: true
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIInputPerThreadA: 4
    MIInputPerThreadB: 4
    MIInputPerThreadMetadata: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [12, 4]
    MIWaveTileA: 12
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 192
    MacroTile1: 256
    MacroTileA: 192
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NonTemporalD: 4
    NumElementsPerBatchStore: 16
    NumElementsPerThread: 192
    NumGlobalWriteVectorsPerThread: 48
    NumLoadsA: 6
    NumLoadsB: 8
    NumLoadsPerpendicularA: 6
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 227
    SolutionNameMin: Cijk_Alik_Bljk_BBS_BH_Bias_AS_SAV_UserArgs_MT192x256x64_MI16x16x1_SN_GSU1_GSUC0_GSUWGMRR0_K1_MIWT12_4_NTC0_NTD4_NEPBS16_SU8_SUM0_SUS256_SPO0_SSO0_ULSGRO0_WSGRA0_WSGRB0_WGM32_WGMXCC1_WGMXCCG0
    SourceSwap: 1
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 48
    ThreadTile1: 4
    ThreadTileA: 48
    ThreadTileB: 4
    TransposeLDS: 1
    TransposeLDSMetadata: true
    ULSGRODoubleG2L: 0
    UnrollMajorLDSA: true
    UnrollMajorLDSB: true
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroupMapping: 32
    WorkGroupMappingXCCGroup: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
- [2, 3, 0, 1]
- - - [2048, 64896, 1, 512]
    - [0, 0.0]
  - - [2048, 17556, 1, 512]
    - [63, 0.0]
  - - [512, 14, 1, 256]
    - [1, 0.0]
  - - [2048, 16302, 1, 512]
    - [63, 0.0]
  - - [512, 13, 1, 256]
    - [2, 0.0]
  - - [8192, 3500, 1, 2048]
    - [3, 0.0]
  - - [512, 3500, 1, 512]
    - [4, 0.0]
  - - [2048, 17052, 1, 512]
    - [63, 0.0]
  - - [262144, 13, 1, 256]
    - [5, 0.0]
  - - [256, 14, 1, 2560]
    - [6, 0.0]
  - - [262144, 14, 1, 256]
    - [7, 0.0]
  - - [8192, 3250, 1, 2048]
    - [8, 0.0]
  - - [256, 13, 1, 2560]
    - [9, 0.0]
  - - [512, 3250, 1, 512]
    - [10, 0.0]
  - - [256, 14, 1, 256]
    - [11, 0.0]
  - - [2048, 1024, 1, 5560]
    - [12, 0.0]
  - - [1, 1024, 1, 256]
    - [13, 0.0]
  - - [512, 1024, 1, 5744]
    - [14, 0.0]
  - - [128, 1024, 1, 10624]
    - [15, 0.0]
  - - [512, 1024, 1, 5560]
    - [16, 0.0]
  - - [1024, 1024, 1, 3840]
    - [17, 0.0]
  - - [1024, 1024, 1, 2872]
    - [18, 0.0]
  - - [2872, 1024, 1, 512]
    - [19, 0.0]
  - - [1, 1024, 1, 128]
    - [20, 0.0]
  - - [128, 1024, 1, 7040]
    - [21, 0.0]
  - - [128, 1024, 1, 4416]
    - [22, 0.0]
  - - [128, 1024, 1, 6784]
    - [23, 0.0]
  - - [512, 1024, 1, 2872]
    - [24, 0.0]
  - - [256, 1024, 1, 4608]
    - [25, 0.0]
  - - [512, 1024, 1, 3072]
    - [26, 0.0]
  - - [5560, 1024, 1, 2780]
    - [27, 0.0]
  - - [2780, 1024, 1, 5560]
    - [28, 0.0]
  - - [512, 16, 1, 256]
    - [95, 0.0]
  - - [512, 32, 1, 256]
    - [1, 0.0]
  - - [8192, 4000, 1, 2048]
    - [114, 0.0]
  - - [512, 4000, 1, 512]
    - [29, 0.0]
  - - [8192, 8000, 1, 2048]
    - [30, 0.0]
  - - [512, 8000, 1, 512]
    - [31, 0.0]
  - - [262144, 16, 1, 256]
    - [32, 0.0]
  - - [256, 16, 1, 2560]
    - [9, 0.0]
  - - [262144, 32, 1, 256]
    - [33, 0.0]
  - - [256, 32, 1, 2560]
    - [34, 0.0]
  - - [256, 13, 1, 256]
    - [35, 0.0]
  - - [2048, 2048, 1, 5560]
    - [36, 0.0]
  - - [1, 2048, 1, 256]
    - [20, 0.0]
  - - [512, 2048, 1, 5744]
    - [37, 0.0]
  - - [128, 2048, 1, 10624]
    - [38, 0.0]
  - - [512, 2048, 1, 5560]
    - [39, 0.0]
  - - [1024, 2048, 1, 3840]
    - [40, 0.0]
  - - [1024, 2048, 1, 2872]
    - [41, 0.0]
  - - [2872, 2048, 1, 512]
    - [42, 0.0]
  - - [1, 2048, 1, 128]
    - [43, 0.0]
  - - [128, 2048, 1, 7040]
    - [44, 0.0]
  - - [128, 2048, 1, 4416]
    - [45, 0.0]
  - - [128, 2048, 1, 6784]
    - [46, 0.0]
  - - [512, 2048, 1, 2872]
    - [47, 0.0]
  - - [256, 2048, 1, 4608]
    - [48, 0.0]
  - - [512, 2048, 1, 3072]
    - [49, 0.0]
  - - [2048, 4096, 1, 5560]
    - [50, 0.0]
  - - [1, 4096, 1, 256]
    - [20, 0.0]
  - - [512, 4096, 1, 5744]
    - [51, 0.0]
  - - [128, 4096, 1, 10624]
    - [52, 0.0]
  - - [512, 4096, 1, 5560]
    - [63, 0.0]
  - - [1024, 4096, 1, 3840]
    - [53, 0.0]
  - - [1024, 4096, 1, 2872]
    - [54, 0.0]
  - - [2872, 4096, 1, 512]
    - [63, 0.0]
  - - [1, 4096, 1, 128]
    - [13, 0.0]
  - - [128, 4096, 1, 7040]
    - [55, 0.0]
  - - [128, 4096, 1, 4416]
    - [56, 0.0]
  - - [128, 4096, 1, 6784]
    - [57, 0.0]
  - - [512, 4096, 1, 2872]
    - [58, 0.0]
  - - [256, 4096, 1, 4608]
    - [59, 0.0]
  - - [512, 4096, 1, 3072]
    - [60, 0.0]
  - - [2048, 152710, 1, 512]
    - [61, 0.0]
  - - [256, 16, 1, 256]
    - [62, 0.0]
  - - [256, 32, 1, 256]
    - [2, 0.0]
  - - [4000, 2, 1, 8192]
    - [64, 0.0]
  - - [4000, 4, 1, 8192]
    - [64, 0.0]
  - - [4000, 8, 1, 8192]
    - [65, 0.0]
  - - [4000, 16, 1, 8192]
    - [66, 0.0]
  - - [4000, 32, 1, 8192]
    - [67, 0.0]
  - - [4000, 64, 1, 8192]
    - [68, 0.0]
  - - [4000, 96, 1, 8192]
    - [69, 0.0]
  - - [1280, 2, 1, 8192]
    - [70, 0.0]
  - - [1280, 16, 1, 8192]
    - [71, 0.0]
  - - [1280, 32, 1, 8192]
    - [72, 0.0]
  - - [1280, 64, 1, 8192]
    - [73, 0.0]
  - - [1280, 96, 1, 8192]
    - [74, 0.0]
  - - [8192, 2, 1, 1024]
    - [75, 0.0]
  - - [8192, 4, 1, 1024]
    - [76, 0.0]
  - - [8192, 8, 1, 1024]
    - [77, 0.0]
  - - [8192, 16, 1, 1024]
    - [78, 0.0]
  - - [8192, 32, 1, 1024]
    - [79, 0.0]
  - - [8192, 64, 1, 1024]
    - [80, 0.0]
  - - [8192, 96, 1, 1024]
    - [81, 0.0]
  - - [7168, 32, 1, 8192]
    - [82, 0.0]
  - - [8192, 2, 1, 3584]
    - [83, 0.0]
  - - [8192, 4, 1, 3584]
    - [84, 0.0]
  - - [8192, 8, 1, 3584]
    - [85, 0.0]
  - - [8192, 16, 1, 3584]
    - [86, 0.0]
  - - [8192, 32, 1, 3584]
    - [87, 0.0]
  - - [8192, 96, 1, 3584]
    - [88, 0.0]
  - - [1280, 4, 1, 8192]
    - [89, 0.0]
  - - [1280, 8, 1, 8192]
    - [89, 0.0]
  - - [7168, 2, 1, 8192]
    - [90, 0.0]
  - - [7168, 4, 1, 8192]
    - [91, 0.0]
  - - [7168, 8, 1, 8192]
    - [91, 0.0]
  - - [7168, 16, 1, 8192]
    - [91, 0.0]
  - - [7168, 64, 1, 8192]
    - [92, 0.0]
  - - [7168, 96, 1, 8192]
    - [93, 0.0]
  - - [8192, 64, 1, 3584]
    - [94, 0.0]
  - - [61440, 16, 1, 256]
    - [117, 0.0]
  - - [256, 27, 1, 256]
    - [96, 0.0]
  - - [256, 27, 1, 2560]
    - [97, 0.0]
  - - [512, 27, 1, 256]
    - [98, 0.0]
  - - [61440, 27, 1, 256]
    - [99, 0.0]
  - - [262144, 27, 1, 256]
    - [100, 0.0]
  - - [512, 33, 1, 256]
    - [101, 0.0]
  - - [8, 4000, 1, 2048]
    - [102, 0.0]
  - - [512, 4000, 1, 384]
    - [103, 0.0]
  - - [6, 5940, 1, 512]
    - [104, 0.0]
  - - [8, 5940, 1, 2048]
    - [105, 0.0]
  - - [11, 5940, 1, 512]
    - [104, 0.0]
  - - [15, 5940, 1, 32]
    - [106, 0.0]
  - - [32, 5940, 1, 64]
    - [107, 0.0]
  - - [35, 5940, 1, 128]
    - [108, 0.0]
  - - [64, 5940, 1, 128]
    - [109, 0.0]
  - - [128, 5940, 1, 128]
    - [110, 0.0]
  - - [128, 5940, 1, 548]
    - [111, 0.0]
  - - [384, 5940, 1, 513]
    - [112, 0.0]
  - - [512, 5940, 1, 384]
    - [115, 0.0]
  - - [512, 5940, 1, 512]
    - [113, 0.0]
  - - [8192, 5940, 1, 2048]
    - [118, 0.0]
  - - [512, 68850, 1, 516]
    - [116, 0.0]
  - - [208448, 1792, 1, 1024]
    - [119, 0.0]
  - - [20352, 1792, 1, 1024]
    - [120, 0.0]
  - - [200, 128, 1792, 384]
    - [121, 0.0]
  - - [208448, 1792, 1, 256]
    - [122, 0.0]
  - - [2048, 1792, 1, 208448]
    - [124, 0.0]
  - - [256, 1792, 1, 49152]
    - [123, 0.0]
  - - [2304, 2, 1, 16384]
    - [125, 0.0]
  - - [13312, 2, 1, 16384]
    - [126, 0.0]
  - - [16384, 2, 1, 2048]
    - [127, 0.0]
  - - [16384, 2, 1, 6656]
    - [131, 0.0]
  - - [128256, 2, 1, 16384]
    - [128, 0.0]
  - - [13312, 8192, 1, 16384]
    - [146, 0.0]
  - - [16384, 8192, 1, 2048]
    - [129, 0.0]
  - - [2304, 8192, 1, 16384]
    - [130, 0.0]
  - - [16384, 8192, 1, 6656]
    - [145, 0.0]
  - - [128256, 8192, 1, 16384]
    - [146, 0.0]
  - - [2048, 1024, 1, 208448]
    - [132, 0.0]
  - - [384, 204800, 1, 384]
    - [133, 0.0]
  - - [26496, 1024, 1, 1024]
    - [134, 0.0]
  - - [2048, 1024, 1, 8224]
    - [135, 0.0]
  - - [20352, 1024, 1, 1024]
    - [136, 0.0]
  - - [24448, 1024, 1, 1024]
    - [137, 0.0]
  - - [208448, 1024, 1, 1024]
    - [138, 0.0]
  - - [1024, 1024, 1, 24448]
    - [139, 0.0]
  - - [1024, 1024, 1, 26496]
    - [140, 0.0]
  - - [1024, 1024, 1, 22400]
    - [141, 0.0]
  - - [1024, 1024, 1, 20352]
    - [142, 0.0]
  - - [1024, 1024, 1, 18304]
    - [143, 0.0]
  - - [1024, 1024, 1, 16256]
    - [144, 0.0]
  - - [16032, 8192, 1, 16384]
    - [146, 0.0]
  - - [16032, 2, 1, 16384]
    - [147, 0.0]
  - - [2048, 1152, 1, 2048]
    - [148, 332269.0]
  - - [2048, 462, 1, 4096]
    - [149, 238481.0]
  - - [16384, 1152, 1, 2048]
    - [167, 472093.0]
  - - [2048, 1152, 1, 8192]
    - [150, 388855.0]
  - - [8192, 4608, 1, 1024]
    - [168, 502189.0]
  - - [1024, 4608, 1, 1024]
    - [184, 333110.0]
  - - [1024, 462, 1, 4096]
    - [192, 176348.0]
  - - [1024, 4608, 1, 4096]
    - [151, 380324.0]
  - - [2048, 462, 1, 768]
    - [152, 153261.0]
  - - [4096, 18432, 1, 512]
    - [169, 447793.0]
  - - [512, 18432, 1, 512]
    - [170, 346315.0]
  - - [2048, 308, 1, 1472]
    - [153, 125200.0]
  - - [16384, 576, 1, 2048]
    - [172, 380543.0]
  - - [512, 18432, 1, 2048]
    - [170, 427482.0]
  - - [2048, 576, 1, 2048]
    - [154, 240993.0]
  - - [512, 462, 1, 4096]
    - [155, 118621.0]
  - - [1024, 308, 1, 1472]
    - [173, 80012.0]
  - - [512, 308, 1, 1472]
    - [173, 46073.5]
  - - [16384, 231, 1, 4096]
    - [156, 296176.0]
  - - [4096, 231, 1, 4096]
    - [174, 227144.0]
  - - [8192, 2304, 1, 1024]
    - [171, 487939.0]
  - - [2048, 231, 1, 4096]
    - [180, 172069.0]
  - - [1024, 231, 1, 4096]
    - [181, 131593.0]
  - - [1024, 2304, 1, 1024]
    - [157, 281901.0]
  - - [4096, 9216, 1, 512]
    - [169, 434990.0]
  - - [1024, 2304, 1, 4096]
    - [158, 358643.0]
  - - [512, 9216, 1, 512]
    - [184, 263290.0]
  - - [16384, 288, 1, 2048]
    - [182, 322408.0]
  - - [1024, 154, 1, 1472]
    - [175, 46054.0]
  - - [2048, 576, 1, 8192]
    - [159, 322361.0]
  - - [512, 462, 1, 768]
    - [183, 65492.7]
  - - [512, 9216, 1, 2048]
    - [160, 346597.0]
  - - [1024, 462, 1, 768]
    - [179, 108200.0]
  - - [2048, 231, 1, 768]
    - [185, 103786.0]
  - - [2048, 154, 1, 1472]
    - [176, 78881.1]
  - - [2048, 288, 1, 2048]
    - [186, 163245.0]
  - - [512, 154, 1, 1472]
    - [177, 25990.9]
  - - [3584, 154, 1, 1472]
    - [161, 112584.0]
  - - [16384, 144, 1, 2048]
    - [162, 226469.0]
  - - [1472, 154, 1, 3584]
    - [163, 96964.5]
  - - [384, 154, 1, 1472]
    - [177, 20044.6]
  - - [512, 231, 1, 768]
    - [187, 36458.9]
  - - [3072, 77, 1, 768]
    - [164, 58715.4]
  - - [1472, 154, 1, 384]
    - [178, 31973.7]
  - - [768, 77, 1, 3072]
    - [188, 43451.9]
  - - [512, 231, 1, 4096]
    - [189, 82791.5]
  - - [768, 77, 1, 768]
    - [188, 19256.8]
  - - [1024, 231, 1, 768]
    - [165, 62472.2]
  - - [2048, 144, 1, 2048]
    - [190, 109043.0]
  - - [2048, 144, 1, 8192]
    - [191, 160947.0]
  - - [2048, 288, 1, 8192]
    - [166, 236383.0]
  - - [128, 409600, 1, 384]
    - [193, 0.0]
  - - [256, 2048, 1, 49152]
    - [214, 0.0]
  - - [384, 393216, 1, 257]
    - [194, 0.0]
  - - [384, 409600, 1, 128]
    - [195, 0.0]
  - - [384, 409600, 1, 384]
    - [196, 0.0]
  - - [641, 393216, 1, 6514]
    - [197, 0.0]
  - - [1024, 2048, 1, 10112]
    - [198, 0.0]
  - - [1024, 2048, 1, 12160]
    - [199, 0.0]
  - - [1024, 2048, 1, 14208]
    - [200, 0.0]
  - - [1024, 2048, 1, 16256]
    - [215, 0.0]
  - - [1024, 2048, 1, 18304]
    - [201, 0.0]
  - - [1024, 2048, 1, 20352]
    - [216, 0.0]
  - - [1024, 2048, 1, 22400]
    - [217, 0.0]
  - - [1024, 2048, 1, 24448]
    - [218, 0.0]
  - - [1024, 2048, 1, 26496]
    - [202, 0.0]
  - - [2048, 2048, 1, 8224]
    - [219, 0.0]
  - - [2048, 2048, 1, 208448]
    - [203, 0.0]
  - - [2304, 2048, 1, 4800]
    - [220, 0.0]
  - - [4800, 2048, 1, 2304]
    - [221, 0.0]
  - - [4800, 2048, 1, 22400]
    - [204, 0.0]
  - - [14208, 2048, 1, 1024]
    - [222, 0.0]
  - - [16256, 2048, 1, 1024]
    - [223, 0.0]
  - - [18304, 2048, 1, 1024]
    - [224, 0.0]
  - - [20352, 2048, 1, 1024]
    - [225, 0.0]
  - - [22400, 2048, 1, 1024]
    - [205, 0.0]
  - - [24448, 2048, 1, 1024]
    - [206, 0.0]
  - - [24576, 2048, 1, 4800]
    - [226, 0.0]
  - - [26496, 2048, 1, 1024]
    - [227, 0.0]
  - - [208448, 2048, 1, 1024]
    - [207, 0.0]
  - - [256, 401179, 1, 512]
    - [208, 0.0]
  - - [384, 331051, 1, 256]
    - [209, 0.0]
  - - [384, 365802, 1, 256]
    - [209, 0.0]
  - - [384, 395225, 1, 256]
    - [210, 0.0]
  - - [384, 401179, 1, 256]
    - [211, 0.0]
  - - [512, 331051, 1, 1536]
    - [212, 0.0]
  - - [512, 395225, 1, 1024]
    - [213, 0.0]
- 
- 
- DeviceEfficiency
- Equality
