<link rel="stylesheet" href="/custom.css">
---
layout: default
title: Sarthak Jain - Hardware Engineering Portfolio
---

<style>
/* Light/Dark Mode Toggle */
body.light-mode {
  background-color: #ffffff;
  color: #000000;
}
body.dark-mode {
  background-color: #0f0f0f;
  color: #f0f0f0;
}
.toggle-container {
  position: fixed;
  top: 1rem;
  right: 1rem;
}
.toggle-container label {
  cursor: pointer;
  font-size: 0.9rem;
}
</style>

<div class="toggle-container">
  <label>
    <input type="checkbox" id="modeToggle"> Toggle Dark Mode
  </label>
</div>

<script>
  const toggle = document.getElementById('modeToggle');
  toggle.addEventListener('change', function() {
    document.body.classList.toggle('dark-mode');
    document.body.classList.toggle('light-mode');
  });
  document.body.classList.add('light-mode');
</script>

# ğŸ‘‹ Hey there! I'm Sarthak Jain

Welcome to my portfolio! Iâ€™m a Masterâ€™s student in **Electrical Engineering (Computer Architecture)** at **USC**, blending academic depth with over **4 years of hands-on experience** in **ASIC/FPGA design**, **RTL development**, and **hardware acceleration**.

I've had the privilege of working on **cutting-edge hardware systems** across both early-stage and startup-mode teamsâ€”at **Marquee Semiconductor**, where I optimized compute-heavy architectures, and **Baker Hughes**, where I developed fault-tolerant systems for industrial-grade deployments. Whether itâ€™s building a **custom out-of-order CPU**, integrating **PCIe and DDR subsystems**, or scaling AI accelerators on **NetFPGAs**, I take pride in delivering **high-performance, timing-closed** hardware.

---

## ğŸš€ What Drives Me

I thrive at the intersection of architecture and implementationâ€”**designing, debugging, and optimizing** systems from RTL to silicon. I love taking ownership across the stack, from **schematic design and validation**, to **hardware-software co-design**, **chip multiprocessor modeling**, and **GPGPU architecture simulation**.

> â€œI enjoy building things from scratchâ€”whether itâ€™s a Tomasulo-based CPU, a DMA-backed packet classifier, or a UVM-based verification testbench that breaks the system before production does.â€

---

## ğŸ¯ Actively Seeking:

I'm currently looking for **Fall 2025 Co-op / Full-Time roles** in:
- âœ… ASIC / FPGA Design  
- âœ… CPU / GPU Performance Modeling  
- âœ… RTL Design & Verification (SystemVerilog/UVM)  
- âœ… High-Performance Architecture & Simulation  
- âœ… Hardware Acceleration & Co-design

---

## ğŸ§  Tech Stack & Interests

- **Languages:** Verilog, SystemVerilog, C++, Python, TCL, VHDL  
- **Verification & Tools:** Vivado, Vitis, Synopsys VCS, QuestaSim, ModelSim, Cadence Virtuoso, ChipScope  
- **Simulation & Research:** GEM5, GPGPU-Sim, NetFPGA  
- **Protocols:** PCIe, AXI, AHB/APB, UART, SPI, I2C  
- **Concepts:** Out-of-order execution, Tomasuloâ€™s algorithm, cache coherence (MOESI/MESIF), branch prediction, pipelining, memory systems, multicore design, async/sync FIFOs, DRAM architecture, CAM-based caching  

---

## ğŸ“ What Iâ€™m Studying at USC

Courses like **Advanced Computer Architecture**, **Network Processor Design**, and **Digital System Microarchitecture** are sharpening my edge in scalable computing and real-world systems design. I've ranked in the **top 3% of my class** and currently work as a **research assistant** on **AI-accelerated SmartNICs**.

---

## ğŸ”§ Featured Projects

- ğŸ§  [Tomasulo Out-of-Order CPU (GitHub)](https://github.com/SARTHAK-JAIN-ASIC/EE533/tree/main/OoO_CPU_Tomasulo)
- ğŸš€ [4-core, 16-thread CMP (GitHub)](https://github.com/SARTHAK-JAIN-ASIC/EE533/tree/main/Chip_Multiprocessor_4Core_16Thread)
- ğŸ§² [PCIe PHY Implementation (PPT)](https://github.com/SARTHAK-JAIN-ASIC/EE533/blob/main/PCIe_PHY_Project/PCIe_PHY_SarthakJain.pdf)
- ğŸ•¸ [AI-Based Packet Classifier on SmartNIC (GitHub)](https://github.com/SARTHAK-JAIN-ASIC/EE533/tree/main/AI_based_Network_Classification_NPU_Project/final_v6)
- ğŸ§® [ARMv7 Pipelined CPU with CAM Cache (PPT)](https://github.com/SARTHAK-JAIN-ASIC/EE533/blob/main/ARMv7_CPU_with_CAM_Cache/Presentation_ARMv7_Sarthak.pdf)
- ğŸ“¥ [Async FIFO with Burst Buffer (GitHub)](https://github.com/SARTHAK-JAIN-ASIC/EE533/tree/main/Async_FIFO_with_LowLatencyBurstBuffer)

---

## ğŸ“… Timeline

**ğŸ”¬ Research Assistant â€“ USC (Mar 2025 â€“ May 2025)**  
Built a full hardware-software integrated SmartNIC with DMA-enabled NPU for real-time packet classification (2.2 Gbps throughput, 12Ã— faster than baseline).

**ğŸ’¼ RTL/FPGA Design Engineer â€“ Baker Hughes (Jun 2021 â€“ Jul 2024)**  
Designed fault-tolerant packet parsing engines on Zynq MPSoC, built full SystemVerilog testbench environment, reduced time-to-market by 30%.

**ğŸ’¡ Digital Design Engineer â€“ Marquee Semiconductor (Sep 2019 â€“ Jun 2021)**  
Built systolic arrays, reduced power by 23%, and deployed high-speed kernels with OpenCL on AMD accelerators (U250/U50).

---

## ğŸ“« Let's Connect

- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/sarthak-jain-ms-ee/)
- ğŸ’» [GitHub](https://github.com/SARTHAK-JAIN-ASIC)
- ğŸ“§ Email: sarthakj84@gmail.com  
- ğŸ¥ [Project Playlist (YouTube)](https://youtube.com/playlist?list=PLLlDYTD17uuSVnh_l-IZ8kwdkERV3T-qU&si=0SrZ2BsS0m5h0ENy)

---

Thanks for visiting! Scroll up to explore, or feel free to reach out if youâ€™re building something impactful in silicon or systems design.
