

================================================================
== Vivado HLS Report for 'GEMM_3D_float_1'
================================================================
* Date:           Fri Dec  6 10:15:03 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10785|    10785| 0.108 ms | 0.108 ms |  10785|  10785|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1   |    10784|    10784|       674|          -|          -|    16|    no    |
        | + GEMM_3D_FLOAT_LOOP_3  |      672|      672|         7|          -|          -|    96|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     30|       0|    952|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    149|    -|
|Register         |        -|      -|     802|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     30|     802|   1101|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     13|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_622_p2    |     *    |      5|  0|  29|          40|          40|
    |mul_ln1192_1_fu_672_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1192_2_fu_696_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1192_3_fu_745_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1192_4_fu_769_p2  |     *    |      5|  0|  29|          40|          40|
    |mul_ln1192_fu_636_p2    |     *    |      5|  0|  29|          40|          40|
    |add_ln1116_1_fu_310_p2  |     +    |      0|  0|  14|           2|          10|
    |add_ln1116_2_fu_321_p2  |     +    |      0|  0|  14|           3|          10|
    |add_ln1116_3_fu_332_p2  |     +    |      0|  0|  14|           3|          10|
    |add_ln1116_fu_299_p2    |     +    |      0|  0|  14|           2|          10|
    |add_ln1117_1_fu_553_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln1117_2_fu_563_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln1117_3_fu_573_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln1117_4_fu_578_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln1117_5_fu_583_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln1117_6_fu_588_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln1117_fu_367_p2    |     +    |      0|  0|  21|          15|          15|
    |add_ln1192_2_fu_709_p2  |     +    |      0|  0|  63|          56|          56|
    |add_ln1192_3_fu_732_p2  |     +    |      0|  0|  63|          56|          56|
    |add_ln1192_4_fu_782_p2  |     +    |      0|  0|  63|          56|          56|
    |add_ln1192_5_fu_805_p2  |     +    |      0|  0|  63|          56|          56|
    |add_ln1192_fu_659_p2    |     +    |      0|  0|  63|          56|          56|
    |add_ln203_fu_593_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln238_fu_539_p2     |     +    |      0|  0|  15|           7|           1|
    |i_fu_247_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln1116_fu_277_p2    |     -    |      0|  0|  15|           9|           9|
    |sub_ln1117_1_fu_423_p2  |     -    |      0|  0|  21|          15|          15|
    |sub_ln1117_2_fu_449_p2  |     -    |      0|  0|  21|          15|          15|
    |sub_ln1117_3_fu_475_p2  |     -    |      0|  0|  21|          15|          15|
    |sub_ln1117_4_fu_501_p2  |     -    |      0|  0|  21|          15|          15|
    |sub_ln1117_fu_397_p2    |     -    |      0|  0|  21|          15|          15|
    |sub_ln203_fu_527_p2     |     -    |      0|  0|  12|          12|          12|
    |icmp_ln236_fu_241_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln238_fu_533_p2    |   icmp   |      0|  0|  11|           7|           7|
    |or_ln1116_fu_292_p2     |    or    |      0|  0|  64|          64|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     30|  0| 952|         831|         789|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  47|         10|    1|         10|
    |i_0_reg_203           |   9|          2|    5|         10|
    |input_1_0_V_address0  |  21|          4|    7|         28|
    |input_1_0_V_address1  |  21|          4|    7|         28|
    |input_2_V_address0    |  21|          4|   14|         56|
    |input_2_V_address1    |  21|          4|   14|         56|
    |k_0_0_reg_214         |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 149|         30|   55|        202|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln1117_3_reg_915        |  15|   0|   15|          0|
    |add_ln1117_4_reg_920        |  15|   0|   15|          0|
    |add_ln1117_5_reg_925        |  15|   0|   15|          0|
    |add_ln1117_6_reg_930        |  15|   0|   15|          0|
    |add_ln1117_reg_862          |   9|   0|   15|          6|
    |add_ln203_reg_935           |  12|   0|   12|          0|
    |add_ln238_reg_900           |   7|   0|    7|          0|
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |i_0_reg_203                 |   5|   0|    5|          0|
    |i_reg_827                   |   5|   0|    5|          0|
    |input_1_0_V_addr_1_reg_837  |   6|   0|    7|          1|
    |input_1_0_V_addr_2_reg_842  |   6|   0|    7|          1|
    |input_1_0_V_addr_3_reg_847  |   6|   0|    7|          1|
    |input_1_0_V_addr_4_reg_852  |   6|   0|    7|          1|
    |input_1_0_V_addr_5_reg_857  |   6|   0|    7|          1|
    |input_1_0_V_addr_reg_832    |   6|   0|    7|          1|
    |k_0_0_reg_214               |   7|   0|    7|          0|
    |mul_ln1192_1_reg_970        |  56|   0|   56|          0|
    |mul_ln1192_2_reg_980        |  56|   0|   56|          0|
    |mul_ln1192_3_reg_985        |  56|   0|   56|          0|
    |mul_ln1192_4_reg_995        |  56|   0|   56|          0|
    |mul_ln1192_reg_960          |  56|   0|   56|          0|
    |reg_225                     |  40|   0|   40|          0|
    |reg_229                     |  40|   0|   40|          0|
    |reg_233                     |  40|   0|   40|          0|
    |reg_237                     |  40|   0|   40|          0|
    |sub_ln1117_1_reg_872        |   9|   0|   15|          6|
    |sub_ln1117_2_reg_877        |   9|   0|   15|          6|
    |sub_ln1117_3_reg_882        |   9|   0|   15|          6|
    |sub_ln1117_4_reg_887        |   9|   0|   15|          6|
    |sub_ln1117_reg_867          |   9|   0|   15|          6|
    |sub_ln203_reg_892           |   7|   0|   12|          5|
    |tmp_78_reg_965              |  40|   0|   40|          0|
    |tmp_79_reg_975              |  40|   0|   40|          0|
    |tmp_81_reg_990              |  40|   0|   40|          0|
    |trunc_ln708_s_reg_1000      |  40|   0|   40|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 802|   0|  849|         47|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|input_1_0_V_address0  | out |    7|  ap_memory |   input_1_0_V   |     array    |
|input_1_0_V_ce0       | out |    1|  ap_memory |   input_1_0_V   |     array    |
|input_1_0_V_q0        |  in |   40|  ap_memory |   input_1_0_V   |     array    |
|input_1_0_V_address1  | out |    7|  ap_memory |   input_1_0_V   |     array    |
|input_1_0_V_ce1       | out |    1|  ap_memory |   input_1_0_V   |     array    |
|input_1_0_V_q1        |  in |   40|  ap_memory |   input_1_0_V   |     array    |
|input_2_V_address0    | out |   14|  ap_memory |    input_2_V    |     array    |
|input_2_V_ce0         | out |    1|  ap_memory |    input_2_V    |     array    |
|input_2_V_q0          |  in |   40|  ap_memory |    input_2_V    |     array    |
|input_2_V_address1    | out |   14|  ap_memory |    input_2_V    |     array    |
|input_2_V_ce1         | out |    1|  ap_memory |    input_2_V    |     array    |
|input_2_V_q1          |  in |   40|  ap_memory |    input_2_V    |     array    |
|output_0_V_address0   | out |   11|  ap_memory |    output_0_V   |     array    |
|output_0_V_ce0        | out |    1|  ap_memory |    output_0_V   |     array    |
|output_0_V_we0        | out |    1|  ap_memory |    output_0_V   |     array    |
|output_0_V_d0         | out |   40|  ap_memory |    output_0_V   |     array    |
+----------------------+-----+-----+------------+-----------------+--------------+

