
MeasurementPCB2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d5ec  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001c208  0800d7c0  0800d7c0  0001d7c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080299c8  080299c8  000401e4  2**0
                  CONTENTS
  4 .ARM          00000008  080299c8  080299c8  000399c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080299d0  080299d0  000401e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080299d0  080299d0  000399d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080299d4  080299d4  000399d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080299d8  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010068  200001e8  08029bbc  000401e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20010250  08029bbc  00040250  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000401e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cb3d  00000000  00000000  00040214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004077  00000000  00000000  0005cd51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c8  00000000  00000000  00060dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001588  00000000  00000000  00062490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000155e6  00000000  00000000  00063a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00007b29  00000000  00000000  00078ffe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      000000c0  00000000  00000000  00080b27  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00007640  00000000  00000000  00080be8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    000035a7  00000000  00000000  00088228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d7a4 	.word	0x0800d7a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	0800d7a4 	.word	0x0800d7a4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800103e:	463b      	mov	r3, r7
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800104a:	4b21      	ldr	r3, [pc, #132]	; (80010d0 <MX_ADC1_Init+0x98>)
 800104c:	4a21      	ldr	r2, [pc, #132]	; (80010d4 <MX_ADC1_Init+0x9c>)
 800104e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001050:	4b1f      	ldr	r3, [pc, #124]	; (80010d0 <MX_ADC1_Init+0x98>)
 8001052:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001056:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001058:	4b1d      	ldr	r3, [pc, #116]	; (80010d0 <MX_ADC1_Init+0x98>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800105e:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <MX_ADC1_Init+0x98>)
 8001060:	2200      	movs	r2, #0
 8001062:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001064:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <MX_ADC1_Init+0x98>)
 8001066:	2200      	movs	r2, #0
 8001068:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800106a:	4b19      	ldr	r3, [pc, #100]	; (80010d0 <MX_ADC1_Init+0x98>)
 800106c:	2200      	movs	r2, #0
 800106e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001072:	4b17      	ldr	r3, [pc, #92]	; (80010d0 <MX_ADC1_Init+0x98>)
 8001074:	2200      	movs	r2, #0
 8001076:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001078:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <MX_ADC1_Init+0x98>)
 800107a:	4a17      	ldr	r2, [pc, #92]	; (80010d8 <MX_ADC1_Init+0xa0>)
 800107c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800107e:	4b14      	ldr	r3, [pc, #80]	; (80010d0 <MX_ADC1_Init+0x98>)
 8001080:	2200      	movs	r2, #0
 8001082:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001084:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <MX_ADC1_Init+0x98>)
 8001086:	2201      	movs	r2, #1
 8001088:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800108a:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <MX_ADC1_Init+0x98>)
 800108c:	2200      	movs	r2, #0
 800108e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001092:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <MX_ADC1_Init+0x98>)
 8001094:	2201      	movs	r2, #1
 8001096:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001098:	480d      	ldr	r0, [pc, #52]	; (80010d0 <MX_ADC1_Init+0x98>)
 800109a:	f001 fa4f 	bl	800253c <HAL_ADC_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010a4:	f000 ffc8 	bl	8002038 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010a8:	2301      	movs	r3, #1
 80010aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010ac:	2301      	movs	r3, #1
 80010ae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010b0:	2300      	movs	r3, #0
 80010b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b4:	463b      	mov	r3, r7
 80010b6:	4619      	mov	r1, r3
 80010b8:	4805      	ldr	r0, [pc, #20]	; (80010d0 <MX_ADC1_Init+0x98>)
 80010ba:	f001 fbcf 	bl	800285c <HAL_ADC_ConfigChannel>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010c4:	f000 ffb8 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010c8:	bf00      	nop
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	20000204 	.word	0x20000204
 80010d4:	40012000 	.word	0x40012000
 80010d8:	0f000001 	.word	0x0f000001

080010dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	; 0x28
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a17      	ldr	r2, [pc, #92]	; (8001158 <HAL_ADC_MspInit+0x7c>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d127      	bne.n	800114e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	613b      	str	r3, [r7, #16]
 8001102:	4b16      	ldr	r3, [pc, #88]	; (800115c <HAL_ADC_MspInit+0x80>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001106:	4a15      	ldr	r2, [pc, #84]	; (800115c <HAL_ADC_MspInit+0x80>)
 8001108:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800110c:	6453      	str	r3, [r2, #68]	; 0x44
 800110e:	4b13      	ldr	r3, [pc, #76]	; (800115c <HAL_ADC_MspInit+0x80>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001116:	613b      	str	r3, [r7, #16]
 8001118:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	4b0f      	ldr	r3, [pc, #60]	; (800115c <HAL_ADC_MspInit+0x80>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	4a0e      	ldr	r2, [pc, #56]	; (800115c <HAL_ADC_MspInit+0x80>)
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	6313      	str	r3, [r2, #48]	; 0x30
 800112a:	4b0c      	ldr	r3, [pc, #48]	; (800115c <HAL_ADC_MspInit+0x80>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001136:	2302      	movs	r3, #2
 8001138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800113a:	2303      	movs	r3, #3
 800113c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001142:	f107 0314 	add.w	r3, r7, #20
 8001146:	4619      	mov	r1, r3
 8001148:	4805      	ldr	r0, [pc, #20]	; (8001160 <HAL_ADC_MspInit+0x84>)
 800114a:	f001 fe87 	bl	8002e5c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800114e:	bf00      	nop
 8001150:	3728      	adds	r7, #40	; 0x28
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40012000 	.word	0x40012000
 800115c:	40023800 	.word	0x40023800
 8001160:	40020000 	.word	0x40020000

08001164 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	4a07      	ldr	r2, [pc, #28]	; (8001190 <vApplicationGetIdleTaskMemory+0x2c>)
 8001174:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	4a06      	ldr	r2, [pc, #24]	; (8001194 <vApplicationGetIdleTaskMemory+0x30>)
 800117a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2280      	movs	r2, #128	; 0x80
 8001180:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001182:	bf00      	nop
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	20000288 	.word	0x20000288
 8001194:	2000033c 	.word	0x2000033c

08001198 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001198:	b5b0      	push	{r4, r5, r7, lr}
 800119a:	b09c      	sub	sp, #112	; 0x70
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
  //Initialize DSP functions
  arm_rfft_fast_init_f32(&S, FFT_SIZE);
 800119e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011a2:	482c      	ldr	r0, [pc, #176]	; (8001254 <MX_FREERTOS_Init+0xbc>)
 80011a4:	f005 feb2 	bl	8006f0c <arm_rfft_fast_init_f32>
  /* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
  arm_cfft_radix4_init_f32(&L, FFT_SIZE, 0, 1);
 80011a8:	2301      	movs	r3, #1
 80011aa:	2200      	movs	r2, #0
 80011ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b0:	4829      	ldr	r0, [pc, #164]	; (8001258 <MX_FREERTOS_Init+0xc0>)
 80011b2:	f005 ff2f 	bl	8007014 <arm_cfft_radix4_init_f32>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Empty */
  osThreadDef(Empty, StartEmpty, osPriorityIdle, 0, 128);
 80011b6:	4b29      	ldr	r3, [pc, #164]	; (800125c <MX_FREERTOS_Init+0xc4>)
 80011b8:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80011bc:	461d      	mov	r5, r3
 80011be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  EmptyHandle = osThreadCreate(osThread(Empty), NULL);
 80011ca:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011ce:	2100      	movs	r1, #0
 80011d0:	4618      	mov	r0, r3
 80011d2:	f004 fbda 	bl	800598a <osThreadCreate>
 80011d6:	4603      	mov	r3, r0
 80011d8:	4a21      	ldr	r2, [pc, #132]	; (8001260 <MX_FREERTOS_Init+0xc8>)
 80011da:	6013      	str	r3, [r2, #0]

  /* definition and creation of Accelerometer */
  osThreadDef(Accelerometer, startAccelerometer, osPriorityRealtime, 0, 12800);
 80011dc:	4b21      	ldr	r3, [pc, #132]	; (8001264 <MX_FREERTOS_Init+0xcc>)
 80011de:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80011e2:	461d      	mov	r5, r3
 80011e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AccelerometerHandle = osThreadCreate(osThread(Accelerometer), NULL);
 80011f0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011f4:	2100      	movs	r1, #0
 80011f6:	4618      	mov	r0, r3
 80011f8:	f004 fbc7 	bl	800598a <osThreadCreate>
 80011fc:	4603      	mov	r3, r0
 80011fe:	4a1a      	ldr	r2, [pc, #104]	; (8001268 <MX_FREERTOS_Init+0xd0>)
 8001200:	6013      	str	r3, [r2, #0]

  /* definition and creation of Humidity */
  osThreadDef(Humidity, startHumidity, osPriorityLow, 0, 512);
 8001202:	4b1a      	ldr	r3, [pc, #104]	; (800126c <MX_FREERTOS_Init+0xd4>)
 8001204:	f107 041c 	add.w	r4, r7, #28
 8001208:	461d      	mov	r5, r3
 800120a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800120c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800120e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001212:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  HumidityHandle = osThreadCreate(osThread(Humidity), NULL);
 8001216:	f107 031c 	add.w	r3, r7, #28
 800121a:	2100      	movs	r1, #0
 800121c:	4618      	mov	r0, r3
 800121e:	f004 fbb4 	bl	800598a <osThreadCreate>
 8001222:	4603      	mov	r3, r0
 8001224:	4a12      	ldr	r2, [pc, #72]	; (8001270 <MX_FREERTOS_Init+0xd8>)
 8001226:	6013      	str	r3, [r2, #0]

  /* definition and creation of Temperature */
  osThreadDef(Temperature, startTemperature, osPriorityNormal, 0, 512);
 8001228:	4b12      	ldr	r3, [pc, #72]	; (8001274 <MX_FREERTOS_Init+0xdc>)
 800122a:	463c      	mov	r4, r7
 800122c:	461d      	mov	r5, r3
 800122e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001230:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001232:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001236:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TemperatureHandle = osThreadCreate(osThread(Temperature), NULL);
 800123a:	463b      	mov	r3, r7
 800123c:	2100      	movs	r1, #0
 800123e:	4618      	mov	r0, r3
 8001240:	f004 fba3 	bl	800598a <osThreadCreate>
 8001244:	4603      	mov	r3, r0
 8001246:	4a0c      	ldr	r2, [pc, #48]	; (8001278 <MX_FREERTOS_Init+0xe0>)
 8001248:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800124a:	bf00      	nop
 800124c:	3770      	adds	r7, #112	; 0x70
 800124e:	46bd      	mov	sp, r7
 8001250:	bdb0      	pop	{r4, r5, r7, pc}
 8001252:	bf00      	nop
 8001254:	2000024c 	.word	0x2000024c
 8001258:	20000264 	.word	0x20000264
 800125c:	0800d7f0 	.word	0x0800d7f0
 8001260:	20000278 	.word	0x20000278
 8001264:	0800d80c 	.word	0x0800d80c
 8001268:	2000027c 	.word	0x2000027c
 800126c:	0800d828 	.word	0x0800d828
 8001270:	20000280 	.word	0x20000280
 8001274:	0800d844 	.word	0x0800d844
 8001278:	20000284 	.word	0x20000284

0800127c <StartEmpty>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEmpty */
void StartEmpty(void const * argument)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEmpty */
  /* Infinite loop */
  for(;;)
  {
	osDelay(1);
 8001284:	2001      	movs	r0, #1
 8001286:	f004 fbcc 	bl	8005a22 <osDelay>
 800128a:	e7fb      	b.n	8001284 <StartEmpty+0x8>
 800128c:	0000      	movs	r0, r0
	...

08001290 <startAccelerometer>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startAccelerometer */
void startAccelerometer(void const * argument)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	f5ad 5d60 	sub.w	sp, sp, #14336	; 0x3800
 8001296:	b08a      	sub	sp, #40	; 0x28
 8001298:	af02      	add	r7, sp, #8
 800129a:	f507 6302 	add.w	r3, r7, #2080	; 0x820
 800129e:	f6a3 031c 	subw	r3, r3, #2076	; 0x81c
 80012a2:	6018      	str	r0, [r3, #0]

  int16_t maxValueAxis;

  float32_t Input[SAMPLES];
  float32_t Output[FFT_SIZE];
  uint16_t x = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 80012aa:	f102 021c 	add.w	r2, r2, #28
 80012ae:	8013      	strh	r3, [r2, #0]
  uint32_t maxIndex;
  float32_t maxValue;
  /* Infinite loop */
  for(;;)
  {
	if(I2C_lock == 0){
 80012b0:	4b9b      	ldr	r3, [pc, #620]	; (8001520 <startAccelerometer+0x290>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	f040 81ed 	bne.w	8001694 <startAccelerometer+0x404>
		//Z axis
		I2C_trans[0] = LIS2_OUTZH;
 80012ba:	4b9a      	ldr	r3, [pc, #616]	; (8001524 <startAccelerometer+0x294>)
 80012bc:	222d      	movs	r2, #45	; 0x2d
 80012be:	701a      	strb	r2, [r3, #0]
		if((ret = HAL_I2C_Master_Transmit(&hi2c1, LIS2_ADDR, &I2C_trans[0], 1, HAL_MAX_DELAY)) != HAL_OK){
 80012c0:	f04f 33ff 	mov.w	r3, #4294967295
 80012c4:	9300      	str	r3, [sp, #0]
 80012c6:	2301      	movs	r3, #1
 80012c8:	4a96      	ldr	r2, [pc, #600]	; (8001524 <startAccelerometer+0x294>)
 80012ca:	213a      	movs	r1, #58	; 0x3a
 80012cc:	4896      	ldr	r0, [pc, #600]	; (8001528 <startAccelerometer+0x298>)
 80012ce:	f002 f8b7 	bl	8003440 <HAL_I2C_Master_Transmit>
 80012d2:	4603      	mov	r3, r0
 80012d4:	461a      	mov	r2, r3
 80012d6:	4b95      	ldr	r3, [pc, #596]	; (800152c <startAccelerometer+0x29c>)
 80012d8:	701a      	strb	r2, [r3, #0]
 80012da:	4b94      	ldr	r3, [pc, #592]	; (800152c <startAccelerometer+0x29c>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d014      	beq.n	800130c <startAccelerometer+0x7c>
			//error handler
			do{
				vTaskDelay(1000);
 80012e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012e6:	f004 fe0f 	bl	8005f08 <vTaskDelay>
				ret = HAL_I2C_Master_Transmit(&hi2c1, LIS2_ADDR, &I2C_trans[0], 1, HAL_MAX_DELAY);
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	2301      	movs	r3, #1
 80012f2:	4a8c      	ldr	r2, [pc, #560]	; (8001524 <startAccelerometer+0x294>)
 80012f4:	213a      	movs	r1, #58	; 0x3a
 80012f6:	488c      	ldr	r0, [pc, #560]	; (8001528 <startAccelerometer+0x298>)
 80012f8:	f002 f8a2 	bl	8003440 <HAL_I2C_Master_Transmit>
 80012fc:	4603      	mov	r3, r0
 80012fe:	461a      	mov	r2, r3
 8001300:	4b8a      	ldr	r3, [pc, #552]	; (800152c <startAccelerometer+0x29c>)
 8001302:	701a      	strb	r2, [r3, #0]
			}while(ret != HAL_OK);
 8001304:	4b89      	ldr	r3, [pc, #548]	; (800152c <startAccelerometer+0x29c>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d1ea      	bne.n	80012e2 <startAccelerometer+0x52>
		}
		if((ret = HAL_I2C_Master_Receive(&hi2c1, LIS2_ADDR, &I2C_recv[0], 1, HAL_MAX_DELAY)) != HAL_OK){
 800130c:	f04f 33ff 	mov.w	r3, #4294967295
 8001310:	9300      	str	r3, [sp, #0]
 8001312:	2301      	movs	r3, #1
 8001314:	4a86      	ldr	r2, [pc, #536]	; (8001530 <startAccelerometer+0x2a0>)
 8001316:	213a      	movs	r1, #58	; 0x3a
 8001318:	4883      	ldr	r0, [pc, #524]	; (8001528 <startAccelerometer+0x298>)
 800131a:	f002 f98f 	bl	800363c <HAL_I2C_Master_Receive>
 800131e:	4603      	mov	r3, r0
 8001320:	461a      	mov	r2, r3
 8001322:	4b82      	ldr	r3, [pc, #520]	; (800152c <startAccelerometer+0x29c>)
 8001324:	701a      	strb	r2, [r3, #0]
 8001326:	4b81      	ldr	r3, [pc, #516]	; (800152c <startAccelerometer+0x29c>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d000      	beq.n	8001330 <startAccelerometer+0xa0>
			//error handler
			for(;;);
 800132e:	e7fe      	b.n	800132e <startAccelerometer+0x9e>
		}
		rawZaxis[x] = I2C_recv[0] << 8;
 8001330:	4b7f      	ldr	r3, [pc, #508]	; (8001530 <startAccelerometer+0x2a0>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 800133a:	f102 021c 	add.w	r2, r2, #28
 800133e:	8812      	ldrh	r2, [r2, #0]
 8001340:	b219      	sxth	r1, r3
 8001342:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 8001346:	f103 0320 	add.w	r3, r3, #32
 800134a:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800134e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		I2C_trans[0] = LIS2_OUTZL;
 8001352:	4b74      	ldr	r3, [pc, #464]	; (8001524 <startAccelerometer+0x294>)
 8001354:	222c      	movs	r2, #44	; 0x2c
 8001356:	701a      	strb	r2, [r3, #0]
		if((ret = HAL_I2C_Master_Transmit(&hi2c1, LIS2_ADDR, &I2C_trans[0], 1, HAL_MAX_DELAY)) != HAL_OK){
 8001358:	f04f 33ff 	mov.w	r3, #4294967295
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	2301      	movs	r3, #1
 8001360:	4a70      	ldr	r2, [pc, #448]	; (8001524 <startAccelerometer+0x294>)
 8001362:	213a      	movs	r1, #58	; 0x3a
 8001364:	4870      	ldr	r0, [pc, #448]	; (8001528 <startAccelerometer+0x298>)
 8001366:	f002 f86b 	bl	8003440 <HAL_I2C_Master_Transmit>
 800136a:	4603      	mov	r3, r0
 800136c:	461a      	mov	r2, r3
 800136e:	4b6f      	ldr	r3, [pc, #444]	; (800152c <startAccelerometer+0x29c>)
 8001370:	701a      	strb	r2, [r3, #0]
 8001372:	4b6e      	ldr	r3, [pc, #440]	; (800152c <startAccelerometer+0x29c>)
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d000      	beq.n	800137c <startAccelerometer+0xec>
			//error handler
			for(;;);
 800137a:	e7fe      	b.n	800137a <startAccelerometer+0xea>
		}
		if((ret = HAL_I2C_Master_Receive(&hi2c1, LIS2_ADDR, &I2C_recv[0], 1, HAL_MAX_DELAY)) != HAL_OK){
 800137c:	f04f 33ff 	mov.w	r3, #4294967295
 8001380:	9300      	str	r3, [sp, #0]
 8001382:	2301      	movs	r3, #1
 8001384:	4a6a      	ldr	r2, [pc, #424]	; (8001530 <startAccelerometer+0x2a0>)
 8001386:	213a      	movs	r1, #58	; 0x3a
 8001388:	4867      	ldr	r0, [pc, #412]	; (8001528 <startAccelerometer+0x298>)
 800138a:	f002 f957 	bl	800363c <HAL_I2C_Master_Receive>
 800138e:	4603      	mov	r3, r0
 8001390:	461a      	mov	r2, r3
 8001392:	4b66      	ldr	r3, [pc, #408]	; (800152c <startAccelerometer+0x29c>)
 8001394:	701a      	strb	r2, [r3, #0]
 8001396:	4b65      	ldr	r3, [pc, #404]	; (800152c <startAccelerometer+0x29c>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d000      	beq.n	80013a0 <startAccelerometer+0x110>
			//error handler
			for(;;);
 800139e:	e7fe      	b.n	800139e <startAccelerometer+0x10e>
		}
		rawZaxis[x] = (rawZaxis[x] | I2C_recv[0])/4;//14 bit divide by 4, 12 bit divide by 16
 80013a0:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 80013a4:	f103 031c 	add.w	r3, r3, #28
 80013a8:	881a      	ldrh	r2, [r3, #0]
 80013aa:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 80013ae:	f103 0320 	add.w	r3, r3, #32
 80013b2:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 80013b6:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b5c      	ldr	r3, [pc, #368]	; (8001530 <startAccelerometer+0x2a0>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	da00      	bge.n	80013c8 <startAccelerometer+0x138>
 80013c6:	3303      	adds	r3, #3
 80013c8:	109b      	asrs	r3, r3, #2
 80013ca:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 80013ce:	f102 021c 	add.w	r2, r2, #28
 80013d2:	8812      	ldrh	r2, [r2, #0]
 80013d4:	b219      	sxth	r1, r3
 80013d6:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 80013da:	f103 0320 	add.w	r3, r3, #32
 80013de:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 80013e2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		x++;
 80013e6:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 80013ea:	f103 031c 	add.w	r3, r3, #28
 80013ee:	881b      	ldrh	r3, [r3, #0]
 80013f0:	3301      	adds	r3, #1
 80013f2:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 80013f6:	f102 021c 	add.w	r2, r2, #28
 80013fa:	8013      	strh	r3, [r2, #0]

		start = ARM_CM_DWT_CYCCNT;
 80013fc:	4b4d      	ldr	r3, [pc, #308]	; (8001534 <startAccelerometer+0x2a4>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a4d      	ldr	r2, [pc, #308]	; (8001538 <startAccelerometer+0x2a8>)
 8001402:	6013      	str	r3, [r2, #0]
		delta = start - stop;
 8001404:	4b4c      	ldr	r3, [pc, #304]	; (8001538 <startAccelerometer+0x2a8>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b4c      	ldr	r3, [pc, #304]	; (800153c <startAccelerometer+0x2ac>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	4a4c      	ldr	r2, [pc, #304]	; (8001540 <startAccelerometer+0x2b0>)
 8001410:	6013      	str	r3, [r2, #0]
		stop = start;
 8001412:	4b49      	ldr	r3, [pc, #292]	; (8001538 <startAccelerometer+0x2a8>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a49      	ldr	r2, [pc, #292]	; (800153c <startAccelerometer+0x2ac>)
 8001418:	6013      	str	r3, [r2, #0]
		if(x > FFT_SIZE-1){
 800141a:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 800141e:	f103 031c 	add.w	r3, r3, #28
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001428:	f0c0 8134 	bcc.w	8001694 <startAccelerometer+0x404>
			maxValueAxis = 0;
 800142c:	2300      	movs	r3, #0
 800142e:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 8001432:	f102 021e 	add.w	r2, r2, #30
 8001436:	8013      	strh	r3, [r2, #0]
			// Storing the largest number
			for (int i = 1; i < x; i++) {
 8001438:	2301      	movs	r3, #1
 800143a:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 800143e:	f102 0218 	add.w	r2, r2, #24
 8001442:	6013      	str	r3, [r2, #0]
 8001444:	e031      	b.n	80014aa <startAccelerometer+0x21a>
				if(maxValueAxis < rawZaxis[i]){
 8001446:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 800144a:	f103 0320 	add.w	r3, r3, #32
 800144e:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8001452:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 8001456:	f102 0218 	add.w	r2, r2, #24
 800145a:	6812      	ldr	r2, [r2, #0]
 800145c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001460:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 8001464:	f102 021e 	add.w	r2, r2, #30
 8001468:	f9b2 2000 	ldrsh.w	r2, [r2]
 800146c:	429a      	cmp	r2, r3
 800146e:	da11      	bge.n	8001494 <startAccelerometer+0x204>
					maxValueAxis = rawZaxis[i];
 8001470:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 8001474:	f103 0320 	add.w	r3, r3, #32
 8001478:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 800147c:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 8001480:	f102 0218 	add.w	r2, r2, #24
 8001484:	6812      	ldr	r2, [r2, #0]
 8001486:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800148a:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 800148e:	f102 021e 	add.w	r2, r2, #30
 8001492:	8013      	strh	r3, [r2, #0]
			for (int i = 1; i < x; i++) {
 8001494:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 8001498:	f103 0318 	add.w	r3, r3, #24
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	3301      	adds	r3, #1
 80014a0:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 80014a4:	f102 0218 	add.w	r2, r2, #24
 80014a8:	6013      	str	r3, [r2, #0]
 80014aa:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 80014ae:	f103 031c 	add.w	r3, r3, #28
 80014b2:	881b      	ldrh	r3, [r3, #0]
 80014b4:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 80014b8:	f102 0218 	add.w	r2, r2, #24
 80014bc:	6812      	ldr	r2, [r2, #0]
 80014be:	429a      	cmp	r2, r3
 80014c0:	dbc1      	blt.n	8001446 <startAccelerometer+0x1b6>
				}
			}
			// Calculate amplitude in G with acceleration of z axis with 4G scale and 14 bit data length
			ampMax = (maxValueAxis * 0.488)/1000;
 80014c2:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 80014c6:	f103 031e 	add.w	r3, r3, #30
 80014ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff f848 	bl	8000564 <__aeabi_i2d>
 80014d4:	a310      	add	r3, pc, #64	; (adr r3, 8001518 <startAccelerometer+0x288>)
 80014d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014da:	f7ff f8ad 	bl	8000638 <__aeabi_dmul>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	4610      	mov	r0, r2
 80014e4:	4619      	mov	r1, r3
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	4b16      	ldr	r3, [pc, #88]	; (8001544 <startAccelerometer+0x2b4>)
 80014ec:	f7ff f9ce 	bl	800088c <__aeabi_ddiv>
 80014f0:	4602      	mov	r2, r0
 80014f2:	460b      	mov	r3, r1
 80014f4:	4914      	ldr	r1, [pc, #80]	; (8001548 <startAccelerometer+0x2b8>)
 80014f6:	e9c1 2300 	strd	r2, r3, [r1]
			x = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 8001500:	f102 021c 	add.w	r2, r2, #28
 8001504:	8013      	strh	r3, [r2, #0]

			// DSP functionality
			for(int i = 0; i < SAMPLES; i += 2){
 8001506:	2300      	movs	r3, #0
 8001508:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 800150c:	f102 0214 	add.w	r2, r2, #20
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	e061      	b.n	80015d8 <startAccelerometer+0x348>
 8001514:	f3af 8000 	nop.w
 8001518:	5a1cac08 	.word	0x5a1cac08
 800151c:	3fdf3b64 	.word	0x3fdf3b64
 8001520:	2000068a 	.word	0x2000068a
 8001524:	20000684 	.word	0x20000684
 8001528:	2000053c 	.word	0x2000053c
 800152c:	200005e4 	.word	0x200005e4
 8001530:	20000678 	.word	0x20000678
 8001534:	e0001004 	.word	0xe0001004
 8001538:	200006c0 	.word	0x200006c0
 800153c:	200006c4 	.word	0x200006c4
 8001540:	200006c8 	.word	0x200006c8
 8001544:	408f4000 	.word	0x408f4000
 8001548:	200006d8 	.word	0x200006d8
				/* Real part */
				Input[(uint16_t)i] = (float32_t)rawZaxis[x];
 800154c:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 8001550:	f103 031c 	add.w	r3, r3, #28
 8001554:	881a      	ldrh	r2, [r3, #0]
 8001556:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 800155a:	f103 0320 	add.w	r3, r3, #32
 800155e:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8001562:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 8001566:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 800156a:	f103 0314 	add.w	r3, r3, #20
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	b29b      	uxth	r3, r3
 8001572:	ee07 2a90 	vmov	s15, r2
 8001576:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800157a:	f507 52c1 	add.w	r2, r7, #6176	; 0x1820
 800157e:	f6a2 020c 	subw	r2, r2, #2060	; 0x80c
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4413      	add	r3, r2
 8001586:	edc3 7a00 	vstr	s15, [r3]
				/* Imaginary part */
				Input[(uint16_t)(i + 1)] = 0;
 800158a:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 800158e:	f103 0314 	add.w	r3, r3, #20
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	b29b      	uxth	r3, r3
 8001596:	3301      	adds	r3, #1
 8001598:	b29b      	uxth	r3, r3
 800159a:	f507 52c1 	add.w	r2, r7, #6176	; 0x1820
 800159e:	f6a2 020c 	subw	r2, r2, #2060	; 0x80c
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	f04f 0200 	mov.w	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
				x++;
 80015ac:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 80015b0:	f103 031c 	add.w	r3, r3, #28
 80015b4:	881b      	ldrh	r3, [r3, #0]
 80015b6:	3301      	adds	r3, #1
 80015b8:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 80015bc:	f102 021c 	add.w	r2, r2, #28
 80015c0:	8013      	strh	r3, [r2, #0]
			for(int i = 0; i < SAMPLES; i += 2){
 80015c2:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 80015c6:	f103 0314 	add.w	r3, r3, #20
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	3302      	adds	r3, #2
 80015ce:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 80015d2:	f102 0214 	add.w	r2, r2, #20
 80015d6:	6013      	str	r3, [r2, #0]
 80015d8:	f507 5360 	add.w	r3, r7, #14336	; 0x3800
 80015dc:	f103 0314 	add.w	r3, r3, #20
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80015e6:	dbb1      	blt.n	800154c <startAccelerometer+0x2bc>
			}
			x = 0;
 80015e8:	2300      	movs	r3, #0
 80015ea:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 80015ee:	f102 021c 	add.w	r2, r2, #28
 80015f2:	8013      	strh	r3, [r2, #0]
			/* Process the data through the CFFT/CIFFT module */
			arm_cfft_radix4_f32(&L, Input);
 80015f4:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80015f8:	3b0c      	subs	r3, #12
 80015fa:	4619      	mov	r1, r3
 80015fc:	4827      	ldr	r0, [pc, #156]	; (800169c <startAccelerometer+0x40c>)
 80015fe:	f006 f911 	bl	8007824 <arm_cfft_radix4_f32>
			/* Process the data through the Complex Magnitude Module for calculating the magnitude at each bin */
			arm_cmplx_mag_f32(Input, Output, FFT_SIZE);
 8001602:	f107 0120 	add.w	r1, r7, #32
 8001606:	390c      	subs	r1, #12
 8001608:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800160c:	3b0c      	subs	r3, #12
 800160e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001612:	4618      	mov	r0, r3
 8001614:	f006 f926 	bl	8007864 <arm_cmplx_mag_f32>
			Output[0] = 0;
 8001618:	f507 6302 	add.w	r3, r7, #2080	; 0x820
 800161c:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
			/* Calculates maxValue and returns corresponding value */
			arm_max_f32(Output, FFT_SIZE, &maxValue, &maxIndex);
 8001626:	f107 0320 	add.w	r3, r7, #32
 800162a:	3b10      	subs	r3, #16
 800162c:	f107 0220 	add.w	r2, r7, #32
 8001630:	3a14      	subs	r2, #20
 8001632:	f107 0020 	add.w	r0, r7, #32
 8001636:	380c      	subs	r0, #12
 8001638:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800163c:	f005 fbfe 	bl	8006e3c <arm_max_f32>
			//calculate frequency.
			if(maxIndex >= 512){
 8001640:	f507 6302 	add.w	r3, r7, #2080	; 0x820
 8001644:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800164e:	d305      	bcc.n	800165c <startAccelerometer+0x3cc>
				maxIndex = 0;
 8001650:	f507 6302 	add.w	r3, r7, #2080	; 0x820
 8001654:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
			}
			freq = (500/(float)(FFT_SIZE)) * (float)maxIndex;
 800165c:	f507 6302 	add.w	r3, r7, #2080	; 0x820
 8001660:	f5a3 6301 	sub.w	r3, r3, #2064	; 0x810
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	ee07 3a90 	vmov	s15, r3
 800166a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800166e:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80016a0 <startAccelerometer+0x410>
 8001672:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001676:	ee17 0a90 	vmov	r0, s15
 800167a:	f7fe ff85 	bl	8000588 <__aeabi_f2d>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4908      	ldr	r1, [pc, #32]	; (80016a4 <startAccelerometer+0x414>)
 8001684:	e9c1 2300 	strd	r2, r3, [r1]
			x = 0;
 8001688:	2300      	movs	r3, #0
 800168a:	f507 5260 	add.w	r2, r7, #14336	; 0x3800
 800168e:	f102 021c 	add.w	r2, r2, #28
 8001692:	8013      	strh	r3, [r2, #0]
		}
	}
	osDelay(2);
 8001694:	2002      	movs	r0, #2
 8001696:	f004 f9c4 	bl	8005a22 <osDelay>
	if(I2C_lock == 0){
 800169a:	e609      	b.n	80012b0 <startAccelerometer+0x20>
 800169c:	20000264 	.word	0x20000264
 80016a0:	3efa0000 	.word	0x3efa0000
 80016a4:	200006d0 	.word	0x200006d0

080016a8 <startHumidity>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startHumidity */
void startHumidity(void const * argument)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b088      	sub	sp, #32
 80016ac:	af02      	add	r7, sp, #8
 80016ae:	6078      	str	r0, [r7, #4]
  float hum_rh;
  float temp_c;
  /* Infinite loop */
  for(;;)
  {
	I2C_trans[0] = 0x2C;
 80016b0:	4b4d      	ldr	r3, [pc, #308]	; (80017e8 <startHumidity+0x140>)
 80016b2:	222c      	movs	r2, #44	; 0x2c
 80016b4:	701a      	strb	r2, [r3, #0]
	I2C_trans[1] = 0x10;
 80016b6:	4b4c      	ldr	r3, [pc, #304]	; (80017e8 <startHumidity+0x140>)
 80016b8:	2210      	movs	r2, #16
 80016ba:	705a      	strb	r2, [r3, #1]

	I2C_lock = 1;
 80016bc:	4b4b      	ldr	r3, [pc, #300]	; (80017ec <startHumidity+0x144>)
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]
	if((ret = HAL_I2C_Master_Transmit(&hi2c2, SHT31_ADDR, I2C_trans, 2, HAL_MAX_DELAY)) != HAL_OK){
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	9300      	str	r3, [sp, #0]
 80016c8:	2302      	movs	r3, #2
 80016ca:	4a47      	ldr	r2, [pc, #284]	; (80017e8 <startHumidity+0x140>)
 80016cc:	2188      	movs	r1, #136	; 0x88
 80016ce:	4848      	ldr	r0, [pc, #288]	; (80017f0 <startHumidity+0x148>)
 80016d0:	f001 feb6 	bl	8003440 <HAL_I2C_Master_Transmit>
 80016d4:	4603      	mov	r3, r0
 80016d6:	461a      	mov	r2, r3
 80016d8:	4b46      	ldr	r3, [pc, #280]	; (80017f4 <startHumidity+0x14c>)
 80016da:	701a      	strb	r2, [r3, #0]
 80016dc:	4b45      	ldr	r3, [pc, #276]	; (80017f4 <startHumidity+0x14c>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d000      	beq.n	80016e6 <startHumidity+0x3e>
		//error handler
		for(;;);
 80016e4:	e7fe      	b.n	80016e4 <startHumidity+0x3c>
	}
	if((ret = HAL_I2C_Master_Receive(&hi2c2, SHT31_ADDR, I2C_recv, 10, HAL_MAX_DELAY)) != HAL_OK){
 80016e6:	f04f 33ff 	mov.w	r3, #4294967295
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	230a      	movs	r3, #10
 80016ee:	4a42      	ldr	r2, [pc, #264]	; (80017f8 <startHumidity+0x150>)
 80016f0:	2188      	movs	r1, #136	; 0x88
 80016f2:	483f      	ldr	r0, [pc, #252]	; (80017f0 <startHumidity+0x148>)
 80016f4:	f001 ffa2 	bl	800363c <HAL_I2C_Master_Receive>
 80016f8:	4603      	mov	r3, r0
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b3d      	ldr	r3, [pc, #244]	; (80017f4 <startHumidity+0x14c>)
 80016fe:	701a      	strb	r2, [r3, #0]
 8001700:	4b3c      	ldr	r3, [pc, #240]	; (80017f4 <startHumidity+0x14c>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d000      	beq.n	800170a <startHumidity+0x62>
		//error handler
		for(;;);
 8001708:	e7fe      	b.n	8001708 <startHumidity+0x60>
	}
	I2C_lock = 0;
 800170a:	4b38      	ldr	r3, [pc, #224]	; (80017ec <startHumidity+0x144>)
 800170c:	2200      	movs	r2, #0
 800170e:	701a      	strb	r2, [r3, #0]
	val = I2C_recv[0] << 8 | I2C_recv[1];
 8001710:	4b39      	ldr	r3, [pc, #228]	; (80017f8 <startHumidity+0x150>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	021b      	lsls	r3, r3, #8
 8001716:	b21a      	sxth	r2, r3
 8001718:	4b37      	ldr	r3, [pc, #220]	; (80017f8 <startHumidity+0x150>)
 800171a:	785b      	ldrb	r3, [r3, #1]
 800171c:	b21b      	sxth	r3, r3
 800171e:	4313      	orrs	r3, r2
 8001720:	b21b      	sxth	r3, r3
 8001722:	82fb      	strh	r3, [r7, #22]
	temp_c = -45+(175*(val/((pow(2,16))-1)));
 8001724:	8afb      	ldrh	r3, [r7, #22]
 8001726:	4618      	mov	r0, r3
 8001728:	f7fe ff1c 	bl	8000564 <__aeabi_i2d>
 800172c:	a32a      	add	r3, pc, #168	; (adr r3, 80017d8 <startHumidity+0x130>)
 800172e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001732:	f7ff f8ab 	bl	800088c <__aeabi_ddiv>
 8001736:	4602      	mov	r2, r0
 8001738:	460b      	mov	r3, r1
 800173a:	4610      	mov	r0, r2
 800173c:	4619      	mov	r1, r3
 800173e:	a328      	add	r3, pc, #160	; (adr r3, 80017e0 <startHumidity+0x138>)
 8001740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001744:	f7fe ff78 	bl	8000638 <__aeabi_dmul>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4610      	mov	r0, r2
 800174e:	4619      	mov	r1, r3
 8001750:	f04f 0200 	mov.w	r2, #0
 8001754:	4b29      	ldr	r3, [pc, #164]	; (80017fc <startHumidity+0x154>)
 8001756:	f7fe fdb7 	bl	80002c8 <__aeabi_dsub>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4610      	mov	r0, r2
 8001760:	4619      	mov	r1, r3
 8001762:	f7ff fa61 	bl	8000c28 <__aeabi_d2f>
 8001766:	4603      	mov	r3, r0
 8001768:	613b      	str	r3, [r7, #16]
	val = 0;
 800176a:	2300      	movs	r3, #0
 800176c:	82fb      	strh	r3, [r7, #22]
	val = I2C_recv[3] << 8 | I2C_recv[4];
 800176e:	4b22      	ldr	r3, [pc, #136]	; (80017f8 <startHumidity+0x150>)
 8001770:	78db      	ldrb	r3, [r3, #3]
 8001772:	021b      	lsls	r3, r3, #8
 8001774:	b21a      	sxth	r2, r3
 8001776:	4b20      	ldr	r3, [pc, #128]	; (80017f8 <startHumidity+0x150>)
 8001778:	791b      	ldrb	r3, [r3, #4]
 800177a:	b21b      	sxth	r3, r3
 800177c:	4313      	orrs	r3, r2
 800177e:	b21b      	sxth	r3, r3
 8001780:	82fb      	strh	r3, [r7, #22]
	hum_rh = 100*(val/((pow(2,16))-1));
 8001782:	8afb      	ldrh	r3, [r7, #22]
 8001784:	4618      	mov	r0, r3
 8001786:	f7fe feed 	bl	8000564 <__aeabi_i2d>
 800178a:	a313      	add	r3, pc, #76	; (adr r3, 80017d8 <startHumidity+0x130>)
 800178c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001790:	f7ff f87c 	bl	800088c <__aeabi_ddiv>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4610      	mov	r0, r2
 800179a:	4619      	mov	r1, r3
 800179c:	f04f 0200 	mov.w	r2, #0
 80017a0:	4b17      	ldr	r3, [pc, #92]	; (8001800 <startHumidity+0x158>)
 80017a2:	f7fe ff49 	bl	8000638 <__aeabi_dmul>
 80017a6:	4602      	mov	r2, r0
 80017a8:	460b      	mov	r3, r1
 80017aa:	4610      	mov	r0, r2
 80017ac:	4619      	mov	r1, r3
 80017ae:	f7ff fa3b 	bl	8000c28 <__aeabi_d2f>
 80017b2:	4603      	mov	r3, r0
 80017b4:	60fb      	str	r3, [r7, #12]
	if(hum_rh >= 75){
 80017b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80017ba:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001804 <startHumidity+0x15c>
 80017be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c6:	db02      	blt.n	80017ce <startHumidity+0x126>
		humAlarm = 1;
 80017c8:	4b0f      	ldr	r3, [pc, #60]	; (8001808 <startHumidity+0x160>)
 80017ca:	2201      	movs	r2, #1
 80017cc:	701a      	strb	r2, [r3, #0]
	}
	osDelay(1000);
 80017ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017d2:	f004 f926 	bl	8005a22 <osDelay>
	I2C_trans[0] = 0x2C;
 80017d6:	e76b      	b.n	80016b0 <startHumidity+0x8>
 80017d8:	00000000 	.word	0x00000000
 80017dc:	40efffe0 	.word	0x40efffe0
 80017e0:	00000000 	.word	0x00000000
 80017e4:	4065e000 	.word	0x4065e000
 80017e8:	20000684 	.word	0x20000684
 80017ec:	2000068a 	.word	0x2000068a
 80017f0:	20000590 	.word	0x20000590
 80017f4:	200005e4 	.word	0x200005e4
 80017f8:	20000678 	.word	0x20000678
 80017fc:	40468000 	.word	0x40468000
 8001800:	40590000 	.word	0x40590000
 8001804:	42960000 	.word	0x42960000
 8001808:	200006cc 	.word	0x200006cc
 800180c:	00000000 	.word	0x00000000

08001810 <startTemperature>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startTemperature */
void startTemperature(void const * argument)
{
 8001810:	b5b0      	push	{r4, r5, r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startTemperature */
  uint32_t rawValue;
  float voltage = 0;
 8001818:	f04f 0300 	mov.w	r3, #0
 800181c:	617b      	str	r3, [r7, #20]
  float resistance = 0;
 800181e:	f04f 0300 	mov.w	r3, #0
 8001822:	613b      	str	r3, [r7, #16]
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8001824:	2201      	movs	r2, #1
 8001826:	2101      	movs	r1, #1
 8001828:	4879      	ldr	r0, [pc, #484]	; (8001a10 <startTemperature+0x200>)
 800182a:	f001 fc93 	bl	8003154 <HAL_GPIO_WritePin>
	vTaskDelay(100);
 800182e:	2064      	movs	r0, #100	; 0x64
 8001830:	f004 fb6a 	bl	8005f08 <vTaskDelay>
	HAL_ADC_Start(&hadc1);
 8001834:	4877      	ldr	r0, [pc, #476]	; (8001a14 <startTemperature+0x204>)
 8001836:	f000 fec5 	bl	80025c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800183a:	f04f 31ff 	mov.w	r1, #4294967295
 800183e:	4875      	ldr	r0, [pc, #468]	; (8001a14 <startTemperature+0x204>)
 8001840:	f000 ff74 	bl	800272c <HAL_ADC_PollForConversion>
	rawValue = HAL_ADC_GetValue(&hadc1);
 8001844:	4873      	ldr	r0, [pc, #460]	; (8001a14 <startTemperature+0x204>)
 8001846:	f000 fffc 	bl	8002842 <HAL_ADC_GetValue>
 800184a:	60f8      	str	r0, [r7, #12]
	voltage = (VOLTAGE*rawValue)/RESOLUTION;
 800184c:	68f8      	ldr	r0, [r7, #12]
 800184e:	f7fe fe79 	bl	8000544 <__aeabi_ui2d>
 8001852:	a35f      	add	r3, pc, #380	; (adr r3, 80019d0 <startTemperature+0x1c0>)
 8001854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001858:	f7fe feee 	bl	8000638 <__aeabi_dmul>
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	4610      	mov	r0, r2
 8001862:	4619      	mov	r1, r3
 8001864:	f04f 0200 	mov.w	r2, #0
 8001868:	4b6b      	ldr	r3, [pc, #428]	; (8001a18 <startTemperature+0x208>)
 800186a:	f7ff f80f 	bl	800088c <__aeabi_ddiv>
 800186e:	4602      	mov	r2, r0
 8001870:	460b      	mov	r3, r1
 8001872:	4610      	mov	r0, r2
 8001874:	4619      	mov	r1, r3
 8001876:	f7ff f9d7 	bl	8000c28 <__aeabi_d2f>
 800187a:	4603      	mov	r3, r0
 800187c:	617b      	str	r3, [r7, #20]
	resistance = (voltage*RESISTANCE)/(VOLTAGE-voltage);
 800187e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001882:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8001a1c <startTemperature+0x20c>
 8001886:	ee67 7a87 	vmul.f32	s15, s15, s14
 800188a:	ee17 0a90 	vmov	r0, s15
 800188e:	f7fe fe7b 	bl	8000588 <__aeabi_f2d>
 8001892:	4604      	mov	r4, r0
 8001894:	460d      	mov	r5, r1
 8001896:	6978      	ldr	r0, [r7, #20]
 8001898:	f7fe fe76 	bl	8000588 <__aeabi_f2d>
 800189c:	4602      	mov	r2, r0
 800189e:	460b      	mov	r3, r1
 80018a0:	a14b      	add	r1, pc, #300	; (adr r1, 80019d0 <startTemperature+0x1c0>)
 80018a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80018a6:	f7fe fd0f 	bl	80002c8 <__aeabi_dsub>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	4620      	mov	r0, r4
 80018b0:	4629      	mov	r1, r5
 80018b2:	f7fe ffeb 	bl	800088c <__aeabi_ddiv>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	4610      	mov	r0, r2
 80018bc:	4619      	mov	r1, r3
 80018be:	f7ff f9b3 	bl	8000c28 <__aeabi_d2f>
 80018c2:	4603      	mov	r3, r0
 80018c4:	613b      	str	r3, [r7, #16]
	temp = (1/(A + (B*log(resistance)) + (C*pow(log(resistance),2)) + (D*pow(log(resistance),3)))) - KELVIN;
 80018c6:	6938      	ldr	r0, [r7, #16]
 80018c8:	f7fe fe5e 	bl	8000588 <__aeabi_f2d>
 80018cc:	4602      	mov	r2, r0
 80018ce:	460b      	mov	r3, r1
 80018d0:	ec43 2b10 	vmov	d0, r2, r3
 80018d4:	f00a fe30 	bl	800c538 <log>
 80018d8:	ec51 0b10 	vmov	r0, r1, d0
 80018dc:	a33e      	add	r3, pc, #248	; (adr r3, 80019d8 <startTemperature+0x1c8>)
 80018de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e2:	f7fe fea9 	bl	8000638 <__aeabi_dmul>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4610      	mov	r0, r2
 80018ec:	4619      	mov	r1, r3
 80018ee:	a33c      	add	r3, pc, #240	; (adr r3, 80019e0 <startTemperature+0x1d0>)
 80018f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f4:	f7fe fcea 	bl	80002cc <__adddf3>
 80018f8:	4602      	mov	r2, r0
 80018fa:	460b      	mov	r3, r1
 80018fc:	4614      	mov	r4, r2
 80018fe:	461d      	mov	r5, r3
 8001900:	6938      	ldr	r0, [r7, #16]
 8001902:	f7fe fe41 	bl	8000588 <__aeabi_f2d>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	ec43 2b10 	vmov	d0, r2, r3
 800190e:	f00a fe13 	bl	800c538 <log>
 8001912:	eeb0 7a40 	vmov.f32	s14, s0
 8001916:	eef0 7a60 	vmov.f32	s15, s1
 800191a:	ed9f 1b33 	vldr	d1, [pc, #204]	; 80019e8 <startTemperature+0x1d8>
 800191e:	eeb0 0a47 	vmov.f32	s0, s14
 8001922:	eef0 0a67 	vmov.f32	s1, s15
 8001926:	f00a fe45 	bl	800c5b4 <pow>
 800192a:	ec51 0b10 	vmov	r0, r1, d0
 800192e:	a330      	add	r3, pc, #192	; (adr r3, 80019f0 <startTemperature+0x1e0>)
 8001930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001934:	f7fe fe80 	bl	8000638 <__aeabi_dmul>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	4620      	mov	r0, r4
 800193e:	4629      	mov	r1, r5
 8001940:	f7fe fcc4 	bl	80002cc <__adddf3>
 8001944:	4602      	mov	r2, r0
 8001946:	460b      	mov	r3, r1
 8001948:	4614      	mov	r4, r2
 800194a:	461d      	mov	r5, r3
 800194c:	6938      	ldr	r0, [r7, #16]
 800194e:	f7fe fe1b 	bl	8000588 <__aeabi_f2d>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	ec43 2b10 	vmov	d0, r2, r3
 800195a:	f00a fded 	bl	800c538 <log>
 800195e:	eeb0 7a40 	vmov.f32	s14, s0
 8001962:	eef0 7a60 	vmov.f32	s15, s1
 8001966:	ed9f 1b24 	vldr	d1, [pc, #144]	; 80019f8 <startTemperature+0x1e8>
 800196a:	eeb0 0a47 	vmov.f32	s0, s14
 800196e:	eef0 0a67 	vmov.f32	s1, s15
 8001972:	f00a fe1f 	bl	800c5b4 <pow>
 8001976:	ec51 0b10 	vmov	r0, r1, d0
 800197a:	a321      	add	r3, pc, #132	; (adr r3, 8001a00 <startTemperature+0x1f0>)
 800197c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001980:	f7fe fe5a 	bl	8000638 <__aeabi_dmul>
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4620      	mov	r0, r4
 800198a:	4629      	mov	r1, r5
 800198c:	f7fe fc9e 	bl	80002cc <__adddf3>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	f04f 0000 	mov.w	r0, #0
 8001998:	4921      	ldr	r1, [pc, #132]	; (8001a20 <startTemperature+0x210>)
 800199a:	f7fe ff77 	bl	800088c <__aeabi_ddiv>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	4610      	mov	r0, r2
 80019a4:	4619      	mov	r1, r3
 80019a6:	a318      	add	r3, pc, #96	; (adr r3, 8001a08 <startTemperature+0x1f8>)
 80019a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ac:	f7fe fc8c 	bl	80002c8 <__aeabi_dsub>
 80019b0:	4602      	mov	r2, r0
 80019b2:	460b      	mov	r3, r1
 80019b4:	491b      	ldr	r1, [pc, #108]	; (8001a24 <startTemperature+0x214>)
 80019b6:	e9c1 2300 	strd	r2, r3, [r1]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80019ba:	2200      	movs	r2, #0
 80019bc:	2101      	movs	r1, #1
 80019be:	4814      	ldr	r0, [pc, #80]	; (8001a10 <startTemperature+0x200>)
 80019c0:	f001 fbc8 	bl	8003154 <HAL_GPIO_WritePin>
	osDelay(400);
 80019c4:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80019c8:	f004 f82b 	bl	8005a22 <osDelay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 80019cc:	e72a      	b.n	8001824 <startTemperature+0x14>
 80019ce:	bf00      	nop
 80019d0:	66666666 	.word	0x66666666
 80019d4:	400a6666 	.word	0x400a6666
 80019d8:	356c26d4 	.word	0x356c26d4
 80019dc:	3f2d6359 	.word	0x3f2d6359
 80019e0:	74755c46 	.word	0x74755c46
 80019e4:	3f52fcca 	.word	0x3f52fcca
 80019e8:	00000000 	.word	0x00000000
 80019ec:	40000000 	.word	0x40000000
 80019f0:	37f560c7 	.word	0x37f560c7
 80019f4:	3eb2230f 	.word	0x3eb2230f
 80019f8:	00000000 	.word	0x00000000
 80019fc:	40080000 	.word	0x40080000
 8001a00:	c1edfe7f 	.word	0xc1edfe7f
 8001a04:	3e6a5616 	.word	0x3e6a5616
 8001a08:	66666666 	.word	0x66666666
 8001a0c:	40711266 	.word	0x40711266
 8001a10:	40020000 	.word	0x40020000
 8001a14:	20000204 	.word	0x20000204
 8001a18:	40b00000 	.word	0x40b00000
 8001a1c:	461c4000 	.word	0x461c4000
 8001a20:	3ff00000 	.word	0x3ff00000
 8001a24:	200006e0 	.word	0x200006e0

08001a28 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08a      	sub	sp, #40	; 0x28
 8001a2c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2e:	f107 0314 	add.w	r3, r7, #20
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	609a      	str	r2, [r3, #8]
 8001a3a:	60da      	str	r2, [r3, #12]
 8001a3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	4b52      	ldr	r3, [pc, #328]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	4a51      	ldr	r2, [pc, #324]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a48:	f043 0304 	orr.w	r3, r3, #4
 8001a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4e:	4b4f      	ldr	r3, [pc, #316]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	f003 0304 	and.w	r3, r3, #4
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	4b4b      	ldr	r3, [pc, #300]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a4a      	ldr	r2, [pc, #296]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b48      	ldr	r3, [pc, #288]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	4b44      	ldr	r3, [pc, #272]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a43      	ldr	r2, [pc, #268]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b41      	ldr	r3, [pc, #260]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	4b3d      	ldr	r3, [pc, #244]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	4a3c      	ldr	r2, [pc, #240]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001a9c:	f043 0302 	orr.w	r3, r3, #2
 8001aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa2:	4b3a      	ldr	r3, [pc, #232]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	603b      	str	r3, [r7, #0]
 8001ab2:	4b36      	ldr	r3, [pc, #216]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	4a35      	ldr	r2, [pc, #212]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001ab8:	f043 0308 	orr.w	r3, r3, #8
 8001abc:	6313      	str	r3, [r2, #48]	; 0x30
 8001abe:	4b33      	ldr	r3, [pc, #204]	; (8001b8c <MX_GPIO_Init+0x164>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 0308 	and.w	r3, r3, #8
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(thermistorSwitch_GPIO_Port, thermistorSwitch_Pin, GPIO_PIN_RESET);
 8001aca:	2200      	movs	r2, #0
 8001acc:	2101      	movs	r1, #1
 8001ace:	4830      	ldr	r0, [pc, #192]	; (8001b90 <MX_GPIO_Init+0x168>)
 8001ad0:	f001 fb40 	bl	8003154 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8001ad4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ad8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ada:	2303      	movs	r3, #3
 8001adc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae2:	f107 0314 	add.w	r3, r7, #20
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	482a      	ldr	r0, [pc, #168]	; (8001b94 <MX_GPIO_Init+0x16c>)
 8001aea:	f001 f9b7 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = thermistorSwitch_Pin;
 8001aee:	2301      	movs	r3, #1
 8001af0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af2:	2301      	movs	r3, #1
 8001af4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001afa:	2302      	movs	r3, #2
 8001afc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(thermistorSwitch_GPIO_Port, &GPIO_InitStruct);
 8001afe:	f107 0314 	add.w	r3, r7, #20
 8001b02:	4619      	mov	r1, r3
 8001b04:	4822      	ldr	r0, [pc, #136]	; (8001b90 <MX_GPIO_Init+0x168>)
 8001b06:	f001 f9a9 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 PA4 PA5
                           PA6 PA7 PA8 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001b0a:	f241 13fc 	movw	r3, #4604	; 0x11fc
 8001b0e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b10:	2303      	movs	r3, #3
 8001b12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	481c      	ldr	r0, [pc, #112]	; (8001b90 <MX_GPIO_Init+0x168>)
 8001b20:	f001 f99c 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 PB5
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 8001b24:	f24f 1327 	movw	r3, #61735	; 0xf127
 8001b28:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_5
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b32:	f107 0314 	add.w	r3, r7, #20
 8001b36:	4619      	mov	r1, r3
 8001b38:	4817      	ldr	r0, [pc, #92]	; (8001b98 <MX_GPIO_Init+0x170>)
 8001b3a:	f001 f98f 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CTS_Pin;
 8001b3e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b44:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001b48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CTS_GPIO_Port, &GPIO_InitStruct);
 8001b4e:	f107 0314 	add.w	r3, r7, #20
 8001b52:	4619      	mov	r1, r3
 8001b54:	480e      	ldr	r0, [pc, #56]	; (8001b90 <MX_GPIO_Init+0x168>)
 8001b56:	f001 f981 	bl	8002e5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b5a:	2304      	movs	r3, #4
 8001b5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b66:	f107 0314 	add.w	r3, r7, #20
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	480b      	ldr	r0, [pc, #44]	; (8001b9c <MX_GPIO_Init+0x174>)
 8001b6e:	f001 f975 	bl	8002e5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001b72:	2200      	movs	r2, #0
 8001b74:	2105      	movs	r1, #5
 8001b76:	2028      	movs	r0, #40	; 0x28
 8001b78:	f001 f946 	bl	8002e08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b7c:	2028      	movs	r0, #40	; 0x28
 8001b7e:	f001 f95f 	bl	8002e40 <HAL_NVIC_EnableIRQ>

}
 8001b82:	bf00      	nop
 8001b84:	3728      	adds	r7, #40	; 0x28
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40020000 	.word	0x40020000
 8001b94:	40020800 	.word	0x40020800
 8001b98:	40020400 	.word	0x40020400
 8001b9c:	40020c00 	.word	0x40020c00

08001ba0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ba4:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001ba6:	4a13      	ldr	r2, [pc, #76]	; (8001bf4 <MX_I2C1_Init+0x54>)
 8001ba8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001baa:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bac:	4a12      	ldr	r2, [pc, #72]	; (8001bf8 <MX_I2C1_Init+0x58>)
 8001bae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bb0:	4b0f      	ldr	r3, [pc, #60]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bc2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bc4:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bca:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bd0:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bd6:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bdc:	4804      	ldr	r0, [pc, #16]	; (8001bf0 <MX_I2C1_Init+0x50>)
 8001bde:	f001 faeb 	bl	80031b8 <HAL_I2C_Init>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001be8:	f000 fa26 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bec:	bf00      	nop
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	2000053c 	.word	0x2000053c
 8001bf4:	40005400 	.word	0x40005400
 8001bf8:	00061a80 	.word	0x00061a80

08001bfc <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c00:	4b12      	ldr	r3, [pc, #72]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c02:	4a13      	ldr	r2, [pc, #76]	; (8001c50 <MX_I2C2_Init+0x54>)
 8001c04:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001c06:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c08:	4a12      	ldr	r2, [pc, #72]	; (8001c54 <MX_I2C2_Init+0x58>)
 8001c0a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c0c:	4b0f      	ldr	r3, [pc, #60]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001c12:	4b0e      	ldr	r3, [pc, #56]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c18:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c1a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c1e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c20:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c2c:	4b07      	ldr	r3, [pc, #28]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c32:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c38:	4804      	ldr	r0, [pc, #16]	; (8001c4c <MX_I2C2_Init+0x50>)
 8001c3a:	f001 fabd 	bl	80031b8 <HAL_I2C_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c44:	f000 f9f8 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	20000590 	.word	0x20000590
 8001c50:	40005800 	.word	0x40005800
 8001c54:	00061a80 	.word	0x00061a80

08001c58 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b08c      	sub	sp, #48	; 0x30
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 031c 	add.w	r3, r7, #28
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a3b      	ldr	r2, [pc, #236]	; (8001d64 <HAL_I2C_MspInit+0x10c>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d12c      	bne.n	8001cd4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	61bb      	str	r3, [r7, #24]
 8001c7e:	4b3a      	ldr	r3, [pc, #232]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c82:	4a39      	ldr	r2, [pc, #228]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001c84:	f043 0302 	orr.w	r3, r3, #2
 8001c88:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8a:	4b37      	ldr	r3, [pc, #220]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	61bb      	str	r3, [r7, #24]
 8001c94:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c96:	23c0      	movs	r3, #192	; 0xc0
 8001c98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c9a:	2312      	movs	r3, #18
 8001c9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ca6:	2304      	movs	r3, #4
 8001ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001caa:	f107 031c 	add.w	r3, r7, #28
 8001cae:	4619      	mov	r1, r3
 8001cb0:	482e      	ldr	r0, [pc, #184]	; (8001d6c <HAL_I2C_MspInit+0x114>)
 8001cb2:	f001 f8d3 	bl	8002e5c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	4b2b      	ldr	r3, [pc, #172]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbe:	4a2a      	ldr	r2, [pc, #168]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001cc0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc6:	4b28      	ldr	r3, [pc, #160]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001cd2:	e042      	b.n	8001d5a <HAL_I2C_MspInit+0x102>
  else if(i2cHandle->Instance==I2C2)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a25      	ldr	r2, [pc, #148]	; (8001d70 <HAL_I2C_MspInit+0x118>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d13d      	bne.n	8001d5a <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
 8001ce2:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	4a20      	ldr	r2, [pc, #128]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001ce8:	f043 0302 	orr.w	r3, r3, #2
 8001cec:	6313      	str	r3, [r2, #48]	; 0x30
 8001cee:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	613b      	str	r3, [r7, #16]
 8001cf8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d00:	2312      	movs	r3, #18
 8001d02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d04:	2300      	movs	r3, #0
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d10:	f107 031c 	add.w	r3, r7, #28
 8001d14:	4619      	mov	r1, r3
 8001d16:	4815      	ldr	r0, [pc, #84]	; (8001d6c <HAL_I2C_MspInit+0x114>)
 8001d18:	f001 f8a0 	bl	8002e5c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d22:	2312      	movs	r3, #18
 8001d24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001d2e:	2309      	movs	r3, #9
 8001d30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d32:	f107 031c 	add.w	r3, r7, #28
 8001d36:	4619      	mov	r1, r3
 8001d38:	480c      	ldr	r0, [pc, #48]	; (8001d6c <HAL_I2C_MspInit+0x114>)
 8001d3a:	f001 f88f 	bl	8002e5c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
 8001d42:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	4a08      	ldr	r2, [pc, #32]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001d48:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d4e:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <HAL_I2C_MspInit+0x110>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
}
 8001d5a:	bf00      	nop
 8001d5c:	3730      	adds	r7, #48	; 0x30
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40005400 	.word	0x40005400
 8001d68:	40023800 	.word	0x40023800
 8001d6c:	40020400 	.word	0x40020400
 8001d70:	40005800 	.word	0x40005800

08001d74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  if (ARM_CM_DWT_CTRL != 0) {        // See if DWT is available
 8001d7a:	4b47      	ldr	r3, [pc, #284]	; (8001e98 <main+0x124>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d00e      	beq.n	8001da0 <main+0x2c>
	  ARM_CM_DEMCR      |= 1 << 24;  // Set bit 24
 8001d82:	4b46      	ldr	r3, [pc, #280]	; (8001e9c <main+0x128>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a45      	ldr	r2, [pc, #276]	; (8001e9c <main+0x128>)
 8001d88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d8c:	6013      	str	r3, [r2, #0]
	  ARM_CM_DWT_CYCCNT  = 0;
 8001d8e:	4b44      	ldr	r3, [pc, #272]	; (8001ea0 <main+0x12c>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
	  ARM_CM_DWT_CTRL   |= 1 << 0;   // Set bit 0
 8001d94:	4b40      	ldr	r3, [pc, #256]	; (8001e98 <main+0x124>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a3f      	ldr	r2, [pc, #252]	; (8001e98 <main+0x124>)
 8001d9a:	f043 0301 	orr.w	r3, r3, #1
 8001d9e:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001da0:	f000 fb8a 	bl	80024b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001da4:	f000 f886 	bl	8001eb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001da8:	f7ff fe3e 	bl	8001a28 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001dac:	f7ff fef8 	bl	8001ba0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001db0:	f000 fae6 	bl	8002380 <MX_USART1_UART_Init>
  MX_I2C2_Init();
 8001db4:	f7ff ff22 	bl	8001bfc <MX_I2C2_Init>
  MX_ADC1_Init();
 8001db8:	f7ff f93e 	bl	8001038 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  /*initialize humidity module (I2C)*/
  //Check if device is connected
  if((ret = HAL_I2C_IsDeviceReady(&hi2c2, SHT31_ADDR, 1, HAL_MAX_DELAY)) != HAL_OK){
 8001dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	2188      	movs	r1, #136	; 0x88
 8001dc4:	4837      	ldr	r0, [pc, #220]	; (8001ea4 <main+0x130>)
 8001dc6:	f001 fe5f 	bl	8003a88 <HAL_I2C_IsDeviceReady>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	461a      	mov	r2, r3
 8001dce:	4b36      	ldr	r3, [pc, #216]	; (8001ea8 <main+0x134>)
 8001dd0:	701a      	strb	r2, [r3, #0]
 8001dd2:	4b35      	ldr	r3, [pc, #212]	; (8001ea8 <main+0x134>)
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d000      	beq.n	8001ddc <main+0x68>
	  //error handler
	  for(;;);
 8001dda:	e7fe      	b.n	8001dda <main+0x66>
  }
  //Disable heater
  I2C_trans[0] = SHT31_HEATER_First;
 8001ddc:	4b33      	ldr	r3, [pc, #204]	; (8001eac <main+0x138>)
 8001dde:	2230      	movs	r2, #48	; 0x30
 8001de0:	701a      	strb	r2, [r3, #0]
  I2C_trans[1] = SHT31_HEATER_Second;
 8001de2:	4b32      	ldr	r3, [pc, #200]	; (8001eac <main+0x138>)
 8001de4:	2266      	movs	r2, #102	; 0x66
 8001de6:	705a      	strb	r2, [r3, #1]
  if((ret = HAL_I2C_Master_Transmit(&hi2c2, SHT31_ADDR, I2C_trans, 2, HAL_MAX_DELAY)) != HAL_OK){
 8001de8:	f04f 33ff 	mov.w	r3, #4294967295
 8001dec:	9300      	str	r3, [sp, #0]
 8001dee:	2302      	movs	r3, #2
 8001df0:	4a2e      	ldr	r2, [pc, #184]	; (8001eac <main+0x138>)
 8001df2:	2188      	movs	r1, #136	; 0x88
 8001df4:	482b      	ldr	r0, [pc, #172]	; (8001ea4 <main+0x130>)
 8001df6:	f001 fb23 	bl	8003440 <HAL_I2C_Master_Transmit>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4b2a      	ldr	r3, [pc, #168]	; (8001ea8 <main+0x134>)
 8001e00:	701a      	strb	r2, [r3, #0]
 8001e02:	4b29      	ldr	r3, [pc, #164]	; (8001ea8 <main+0x134>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d000      	beq.n	8001e0c <main+0x98>
	  //error handler
	  for(;;);
 8001e0a:	e7fe      	b.n	8001e0a <main+0x96>
  }
  /*Initialize accelerometer module (I2C)*/
  //check if device is connected
  if((ret = HAL_I2C_IsDeviceReady(&hi2c1, LIS2_ADDR, 1, HAL_MAX_DELAY)) != HAL_OK){
 8001e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e10:	2201      	movs	r2, #1
 8001e12:	213a      	movs	r1, #58	; 0x3a
 8001e14:	4826      	ldr	r0, [pc, #152]	; (8001eb0 <main+0x13c>)
 8001e16:	f001 fe37 	bl	8003a88 <HAL_I2C_IsDeviceReady>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	4b22      	ldr	r3, [pc, #136]	; (8001ea8 <main+0x134>)
 8001e20:	701a      	strb	r2, [r3, #0]
 8001e22:	4b21      	ldr	r3, [pc, #132]	; (8001ea8 <main+0x134>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d000      	beq.n	8001e2c <main+0xb8>
	  //error handler
	  for(;;);
 8001e2a:	e7fe      	b.n	8001e2a <main+0xb6>
  }
  //Write setting to control register 1
  I2C_trans[0] = LIS2_CTRL1_ADDR;
 8001e2c:	4b1f      	ldr	r3, [pc, #124]	; (8001eac <main+0x138>)
 8001e2e:	2220      	movs	r2, #32
 8001e30:	701a      	strb	r2, [r3, #0]
  I2C_trans[1] = LIS2_CTRL1_Write;
 8001e32:	4b1e      	ldr	r3, [pc, #120]	; (8001eac <main+0x138>)
 8001e34:	2278      	movs	r2, #120	; 0x78
 8001e36:	705a      	strb	r2, [r3, #1]
  if((ret = HAL_I2C_Master_Transmit(&hi2c1, LIS2_ADDR, I2C_trans, 2, HAL_MAX_DELAY)) != HAL_OK){
 8001e38:	f04f 33ff 	mov.w	r3, #4294967295
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	2302      	movs	r3, #2
 8001e40:	4a1a      	ldr	r2, [pc, #104]	; (8001eac <main+0x138>)
 8001e42:	213a      	movs	r1, #58	; 0x3a
 8001e44:	481a      	ldr	r0, [pc, #104]	; (8001eb0 <main+0x13c>)
 8001e46:	f001 fafb 	bl	8003440 <HAL_I2C_Master_Transmit>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	4b16      	ldr	r3, [pc, #88]	; (8001ea8 <main+0x134>)
 8001e50:	701a      	strb	r2, [r3, #0]
 8001e52:	4b15      	ldr	r3, [pc, #84]	; (8001ea8 <main+0x134>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d000      	beq.n	8001e5c <main+0xe8>
	  //error handler
	  for(;;);
 8001e5a:	e7fe      	b.n	8001e5a <main+0xe6>
  }
  //Write setting to FIFO register
  I2C_trans[0] = LIS2_FIFO_ADDR;
 8001e5c:	4b13      	ldr	r3, [pc, #76]	; (8001eac <main+0x138>)
 8001e5e:	2225      	movs	r2, #37	; 0x25
 8001e60:	701a      	strb	r2, [r3, #0]
  I2C_trans[1] = LIS2_FIFO_Write;
 8001e62:	4b12      	ldr	r3, [pc, #72]	; (8001eac <main+0x138>)
 8001e64:	22c0      	movs	r2, #192	; 0xc0
 8001e66:	705a      	strb	r2, [r3, #1]
  if((ret = HAL_I2C_Master_Transmit(&hi2c1, LIS2_ADDR, I2C_trans, 2, HAL_MAX_DELAY)) != HAL_OK){
 8001e68:	f04f 33ff 	mov.w	r3, #4294967295
 8001e6c:	9300      	str	r3, [sp, #0]
 8001e6e:	2302      	movs	r3, #2
 8001e70:	4a0e      	ldr	r2, [pc, #56]	; (8001eac <main+0x138>)
 8001e72:	213a      	movs	r1, #58	; 0x3a
 8001e74:	480e      	ldr	r0, [pc, #56]	; (8001eb0 <main+0x13c>)
 8001e76:	f001 fae3 	bl	8003440 <HAL_I2C_Master_Transmit>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ea8 <main+0x134>)
 8001e80:	701a      	strb	r2, [r3, #0]
 8001e82:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <main+0x134>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d000      	beq.n	8001e8c <main+0x118>
	  //error handler
	  for(;;);
 8001e8a:	e7fe      	b.n	8001e8a <main+0x116>
  }
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001e8c:	f7ff f984 	bl	8001198 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001e90:	f003 fd74 	bl	800597c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001e94:	e7fe      	b.n	8001e94 <main+0x120>
 8001e96:	bf00      	nop
 8001e98:	e0001000 	.word	0xe0001000
 8001e9c:	e000edfc 	.word	0xe000edfc
 8001ea0:	e0001004 	.word	0xe0001004
 8001ea4:	20000590 	.word	0x20000590
 8001ea8:	200005e4 	.word	0x200005e4
 8001eac:	20000684 	.word	0x20000684
 8001eb0:	2000053c 	.word	0x2000053c

08001eb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b094      	sub	sp, #80	; 0x50
 8001eb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eba:	f107 031c 	add.w	r3, r7, #28
 8001ebe:	2234      	movs	r2, #52	; 0x34
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f005 ff57 	bl	8007d76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ec8:	f107 0308 	add.w	r3, r7, #8
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]
 8001ed6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ed8:	2300      	movs	r3, #0
 8001eda:	607b      	str	r3, [r7, #4]
 8001edc:	4b29      	ldr	r3, [pc, #164]	; (8001f84 <SystemClock_Config+0xd0>)
 8001ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee0:	4a28      	ldr	r2, [pc, #160]	; (8001f84 <SystemClock_Config+0xd0>)
 8001ee2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ee6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ee8:	4b26      	ldr	r3, [pc, #152]	; (8001f84 <SystemClock_Config+0xd0>)
 8001eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef0:	607b      	str	r3, [r7, #4]
 8001ef2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	603b      	str	r3, [r7, #0]
 8001ef8:	4b23      	ldr	r3, [pc, #140]	; (8001f88 <SystemClock_Config+0xd4>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a22      	ldr	r2, [pc, #136]	; (8001f88 <SystemClock_Config+0xd4>)
 8001efe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f02:	6013      	str	r3, [r2, #0]
 8001f04:	4b20      	ldr	r3, [pc, #128]	; (8001f88 <SystemClock_Config+0xd4>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001f0c:	603b      	str	r3, [r7, #0]
 8001f0e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f10:	2302      	movs	r3, #2
 8001f12:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f14:	2301      	movs	r3, #1
 8001f16:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f18:	2310      	movs	r3, #16
 8001f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f20:	2300      	movs	r3, #0
 8001f22:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001f24:	2310      	movs	r3, #16
 8001f26:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 256;
 8001f28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f2c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001f2e:	2304      	movs	r3, #4
 8001f30:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001f32:	2302      	movs	r3, #2
 8001f34:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001f36:	2302      	movs	r3, #2
 8001f38:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f3a:	f107 031c 	add.w	r3, r7, #28
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f002 fc10 	bl	8004764 <HAL_RCC_OscConfig>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001f4a:	f000 f875 	bl	8002038 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f4e:	230f      	movs	r3, #15
 8001f50:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f52:	2302      	movs	r3, #2
 8001f54:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f56:	2300      	movs	r3, #0
 8001f58:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f60:	2300      	movs	r3, #0
 8001f62:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001f64:	f107 0308 	add.w	r3, r7, #8
 8001f68:	2101      	movs	r1, #1
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f002 f9e8 	bl	8004340 <HAL_RCC_ClockConfig>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001f76:	f000 f85f 	bl	8002038 <Error_Handler>
  }
}
 8001f7a:	bf00      	nop
 8001f7c:	3750      	adds	r7, #80	; 0x50
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40023800 	.word	0x40023800
 8001f88:	40007000 	.word	0x40007000

08001f8c <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 4 */
float complexABS(float real, float compl) {
	return sqrtf((real*real)+(compl*compl));
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f8e:	b089      	sub	sp, #36	; 0x24
 8001f90:	af06      	add	r7, sp, #24
 8001f92:	4603      	mov	r3, r0
 8001f94:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_11) {
 8001f96:	88fb      	ldrh	r3, [r7, #6]
 8001f98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f9c:	d125      	bne.n	8001fea <HAL_GPIO_EXTI_Callback+0x5e>
	sprintf((char *)UART_trans, "%5.2f,%6.2f,%6.2f,%d", ampMax, freq, temp, humAlarm);
 8001f9e:	4b15      	ldr	r3, [pc, #84]	; (8001ff4 <HAL_GPIO_EXTI_Callback+0x68>)
 8001fa0:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001fa4:	4b14      	ldr	r3, [pc, #80]	; (8001ff8 <HAL_GPIO_EXTI_Callback+0x6c>)
 8001fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001faa:	4914      	ldr	r1, [pc, #80]	; (8001ffc <HAL_GPIO_EXTI_Callback+0x70>)
 8001fac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001fb0:	4e13      	ldr	r6, [pc, #76]	; (8002000 <HAL_GPIO_EXTI_Callback+0x74>)
 8001fb2:	7836      	ldrb	r6, [r6, #0]
 8001fb4:	9604      	str	r6, [sp, #16]
 8001fb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001fba:	e9cd 2300 	strd	r2, r3, [sp]
 8001fbe:	4622      	mov	r2, r4
 8001fc0:	462b      	mov	r3, r5
 8001fc2:	4910      	ldr	r1, [pc, #64]	; (8002004 <HAL_GPIO_EXTI_Callback+0x78>)
 8001fc4:	4810      	ldr	r0, [pc, #64]	; (8002008 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001fc6:	f006 fe6d 	bl	8008ca4 <siprintf>
    ret = HAL_UART_Transmit(&huart1, (const char *)UART_trans, strlen(UART_trans), HAL_MAX_DELAY);
 8001fca:	480f      	ldr	r0, [pc, #60]	; (8002008 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001fcc:	f7fe f920 	bl	8000210 <strlen>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd8:	490b      	ldr	r1, [pc, #44]	; (8002008 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001fda:	480c      	ldr	r0, [pc, #48]	; (800200c <HAL_GPIO_EXTI_Callback+0x80>)
 8001fdc:	f003 f941 	bl	8005262 <HAL_UART_Transmit>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	4b0a      	ldr	r3, [pc, #40]	; (8002010 <HAL_GPIO_EXTI_Callback+0x84>)
 8001fe6:	701a      	strb	r2, [r3, #0]
    __NOP();
 8001fe8:	bf00      	nop
  }
}
 8001fea:	bf00      	nop
 8001fec:	370c      	adds	r7, #12
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200006d8 	.word	0x200006d8
 8001ff8:	200006d0 	.word	0x200006d0
 8001ffc:	200006e0 	.word	0x200006e0
 8002000:	200006cc 	.word	0x200006cc
 8002004:	0800d860 	.word	0x0800d860
 8002008:	2000068c 	.word	0x2000068c
 800200c:	20000634 	.word	0x20000634
 8002010:	200005e4 	.word	0x200005e4

08002014 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a04      	ldr	r2, [pc, #16]	; (8002034 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d101      	bne.n	800202a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002026:	f000 fa69 	bl	80024fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40010000 	.word	0x40010000

08002038 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800203c:	b672      	cpsid	i
}
 800203e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002040:	e7fe      	b.n	8002040 <Error_Handler+0x8>
	...

08002044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	607b      	str	r3, [r7, #4]
 800204e:	4b12      	ldr	r3, [pc, #72]	; (8002098 <HAL_MspInit+0x54>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	4a11      	ldr	r2, [pc, #68]	; (8002098 <HAL_MspInit+0x54>)
 8002054:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002058:	6453      	str	r3, [r2, #68]	; 0x44
 800205a:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <HAL_MspInit+0x54>)
 800205c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800205e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002062:	607b      	str	r3, [r7, #4]
 8002064:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	603b      	str	r3, [r7, #0]
 800206a:	4b0b      	ldr	r3, [pc, #44]	; (8002098 <HAL_MspInit+0x54>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	4a0a      	ldr	r2, [pc, #40]	; (8002098 <HAL_MspInit+0x54>)
 8002070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002074:	6413      	str	r3, [r2, #64]	; 0x40
 8002076:	4b08      	ldr	r3, [pc, #32]	; (8002098 <HAL_MspInit+0x54>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800207e:	603b      	str	r3, [r7, #0]
 8002080:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	210f      	movs	r1, #15
 8002086:	f06f 0001 	mvn.w	r0, #1
 800208a:	f000 febd 	bl	8002e08 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40023800 	.word	0x40023800

0800209c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b08c      	sub	sp, #48	; 0x30
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80020ac:	2300      	movs	r3, #0
 80020ae:	60bb      	str	r3, [r7, #8]
 80020b0:	4b2e      	ldr	r3, [pc, #184]	; (800216c <HAL_InitTick+0xd0>)
 80020b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020b4:	4a2d      	ldr	r2, [pc, #180]	; (800216c <HAL_InitTick+0xd0>)
 80020b6:	f043 0301 	orr.w	r3, r3, #1
 80020ba:	6453      	str	r3, [r2, #68]	; 0x44
 80020bc:	4b2b      	ldr	r3, [pc, #172]	; (800216c <HAL_InitTick+0xd0>)
 80020be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	60bb      	str	r3, [r7, #8]
 80020c6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80020c8:	f107 020c 	add.w	r2, r7, #12
 80020cc:	f107 0310 	add.w	r3, r7, #16
 80020d0:	4611      	mov	r1, r2
 80020d2:	4618      	mov	r0, r3
 80020d4:	f002 fb14 	bl	8004700 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80020d8:	f002 fafe 	bl	80046d8 <HAL_RCC_GetPCLK2Freq>
 80020dc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80020de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020e0:	4a23      	ldr	r2, [pc, #140]	; (8002170 <HAL_InitTick+0xd4>)
 80020e2:	fba2 2303 	umull	r2, r3, r2, r3
 80020e6:	0c9b      	lsrs	r3, r3, #18
 80020e8:	3b01      	subs	r3, #1
 80020ea:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80020ec:	4b21      	ldr	r3, [pc, #132]	; (8002174 <HAL_InitTick+0xd8>)
 80020ee:	4a22      	ldr	r2, [pc, #136]	; (8002178 <HAL_InitTick+0xdc>)
 80020f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80020f2:	4b20      	ldr	r3, [pc, #128]	; (8002174 <HAL_InitTick+0xd8>)
 80020f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020f8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80020fa:	4a1e      	ldr	r2, [pc, #120]	; (8002174 <HAL_InitTick+0xd8>)
 80020fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002100:	4b1c      	ldr	r3, [pc, #112]	; (8002174 <HAL_InitTick+0xd8>)
 8002102:	2200      	movs	r2, #0
 8002104:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002106:	4b1b      	ldr	r3, [pc, #108]	; (8002174 <HAL_InitTick+0xd8>)
 8002108:	2200      	movs	r2, #0
 800210a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800210c:	4b19      	ldr	r3, [pc, #100]	; (8002174 <HAL_InitTick+0xd8>)
 800210e:	2200      	movs	r2, #0
 8002110:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002112:	4818      	ldr	r0, [pc, #96]	; (8002174 <HAL_InitTick+0xd8>)
 8002114:	f002 fdaa 	bl	8004c6c <HAL_TIM_Base_Init>
 8002118:	4603      	mov	r3, r0
 800211a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800211e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002122:	2b00      	cmp	r3, #0
 8002124:	d11b      	bne.n	800215e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002126:	4813      	ldr	r0, [pc, #76]	; (8002174 <HAL_InitTick+0xd8>)
 8002128:	f002 fdfa 	bl	8004d20 <HAL_TIM_Base_Start_IT>
 800212c:	4603      	mov	r3, r0
 800212e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002132:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002136:	2b00      	cmp	r3, #0
 8002138:	d111      	bne.n	800215e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800213a:	2019      	movs	r0, #25
 800213c:	f000 fe80 	bl	8002e40 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2b0f      	cmp	r3, #15
 8002144:	d808      	bhi.n	8002158 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002146:	2200      	movs	r2, #0
 8002148:	6879      	ldr	r1, [r7, #4]
 800214a:	2019      	movs	r0, #25
 800214c:	f000 fe5c 	bl	8002e08 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002150:	4a0a      	ldr	r2, [pc, #40]	; (800217c <HAL_InitTick+0xe0>)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6013      	str	r3, [r2, #0]
 8002156:	e002      	b.n	800215e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800215e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002162:	4618      	mov	r0, r3
 8002164:	3730      	adds	r7, #48	; 0x30
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	40023800 	.word	0x40023800
 8002170:	431bde83 	.word	0x431bde83
 8002174:	200005e8 	.word	0x200005e8
 8002178:	40010000 	.word	0x40010000
 800217c:	20000004 	.word	0x20000004

08002180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002184:	e7fe      	b.n	8002184 <NMI_Handler+0x4>

08002186 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002186:	b480      	push	{r7}
 8002188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800218a:	e7fe      	b.n	800218a <HardFault_Handler+0x4>

0800218c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002190:	e7fe      	b.n	8002190 <MemManage_Handler+0x4>

08002192 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002196:	e7fe      	b.n	8002196 <BusFault_Handler+0x4>

08002198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800219c:	e7fe      	b.n	800219c <UsageFault_Handler+0x4>

0800219e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800219e:	b480      	push	{r7}
 80021a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021b0:	4802      	ldr	r0, [pc, #8]	; (80021bc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80021b2:	f002 fe25 	bl	8004e00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	200005e8 	.word	0x200005e8

080021c0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CTS_Pin);
 80021c4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80021c8:	f000 ffde 	bl	8003188 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
	return 1;
 80021d4:	2301      	movs	r3, #1
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <_kill>:

int _kill(int pid, int sig)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80021ea:	f005 fc93 	bl	8007b14 <__errno>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2216      	movs	r2, #22
 80021f2:	601a      	str	r2, [r3, #0]
	return -1;
 80021f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <_exit>:

void _exit (int status)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002208:	f04f 31ff 	mov.w	r1, #4294967295
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff ffe7 	bl	80021e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002212:	e7fe      	b.n	8002212 <_exit+0x12>

08002214 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002220:	2300      	movs	r3, #0
 8002222:	617b      	str	r3, [r7, #20]
 8002224:	e00a      	b.n	800223c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002226:	f3af 8000 	nop.w
 800222a:	4601      	mov	r1, r0
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	1c5a      	adds	r2, r3, #1
 8002230:	60ba      	str	r2, [r7, #8]
 8002232:	b2ca      	uxtb	r2, r1
 8002234:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	3301      	adds	r3, #1
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	697a      	ldr	r2, [r7, #20]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	429a      	cmp	r2, r3
 8002242:	dbf0      	blt.n	8002226 <_read+0x12>
	}

return len;
 8002244:	687b      	ldr	r3, [r7, #4]
}
 8002246:	4618      	mov	r0, r3
 8002248:	3718      	adds	r7, #24
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b086      	sub	sp, #24
 8002252:	af00      	add	r7, sp, #0
 8002254:	60f8      	str	r0, [r7, #12]
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800225a:	2300      	movs	r3, #0
 800225c:	617b      	str	r3, [r7, #20]
 800225e:	e009      	b.n	8002274 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	1c5a      	adds	r2, r3, #1
 8002264:	60ba      	str	r2, [r7, #8]
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	4618      	mov	r0, r3
 800226a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	3301      	adds	r3, #1
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	429a      	cmp	r2, r3
 800227a:	dbf1      	blt.n	8002260 <_write+0x12>
	}
	return len;
 800227c:	687b      	ldr	r3, [r7, #4]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <_close>:

int _close(int file)
{
 8002286:	b480      	push	{r7}
 8002288:	b083      	sub	sp, #12
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
	return -1;
 800228e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002292:	4618      	mov	r0, r3
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022ae:	605a      	str	r2, [r3, #4]
	return 0;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <_isatty>:

int _isatty(int file)
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
	return 1;
 80022c6:	2301      	movs	r3, #1
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	60f8      	str	r0, [r7, #12]
 80022dc:	60b9      	str	r1, [r7, #8]
 80022de:	607a      	str	r2, [r7, #4]
	return 0;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
	...

080022f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022f8:	4a14      	ldr	r2, [pc, #80]	; (800234c <_sbrk+0x5c>)
 80022fa:	4b15      	ldr	r3, [pc, #84]	; (8002350 <_sbrk+0x60>)
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002304:	4b13      	ldr	r3, [pc, #76]	; (8002354 <_sbrk+0x64>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d102      	bne.n	8002312 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800230c:	4b11      	ldr	r3, [pc, #68]	; (8002354 <_sbrk+0x64>)
 800230e:	4a12      	ldr	r2, [pc, #72]	; (8002358 <_sbrk+0x68>)
 8002310:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002312:	4b10      	ldr	r3, [pc, #64]	; (8002354 <_sbrk+0x64>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	429a      	cmp	r2, r3
 800231e:	d207      	bcs.n	8002330 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002320:	f005 fbf8 	bl	8007b14 <__errno>
 8002324:	4603      	mov	r3, r0
 8002326:	220c      	movs	r2, #12
 8002328:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800232a:	f04f 33ff 	mov.w	r3, #4294967295
 800232e:	e009      	b.n	8002344 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002330:	4b08      	ldr	r3, [pc, #32]	; (8002354 <_sbrk+0x64>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002336:	4b07      	ldr	r3, [pc, #28]	; (8002354 <_sbrk+0x64>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4413      	add	r3, r2
 800233e:	4a05      	ldr	r2, [pc, #20]	; (8002354 <_sbrk+0x64>)
 8002340:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002342:	68fb      	ldr	r3, [r7, #12]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3718      	adds	r7, #24
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20040000 	.word	0x20040000
 8002350:	00000400 	.word	0x00000400
 8002354:	20000630 	.word	0x20000630
 8002358:	20010250 	.word	0x20010250

0800235c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002360:	4b06      	ldr	r3, [pc, #24]	; (800237c <SystemInit+0x20>)
 8002362:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002366:	4a05      	ldr	r2, [pc, #20]	; (800237c <SystemInit+0x20>)
 8002368:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800236c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002384:	4b11      	ldr	r3, [pc, #68]	; (80023cc <MX_USART1_UART_Init+0x4c>)
 8002386:	4a12      	ldr	r2, [pc, #72]	; (80023d0 <MX_USART1_UART_Init+0x50>)
 8002388:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 256000;
 800238a:	4b10      	ldr	r3, [pc, #64]	; (80023cc <MX_USART1_UART_Init+0x4c>)
 800238c:	f44f 327a 	mov.w	r2, #256000	; 0x3e800
 8002390:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002392:	4b0e      	ldr	r3, [pc, #56]	; (80023cc <MX_USART1_UART_Init+0x4c>)
 8002394:	2200      	movs	r2, #0
 8002396:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002398:	4b0c      	ldr	r3, [pc, #48]	; (80023cc <MX_USART1_UART_Init+0x4c>)
 800239a:	2200      	movs	r2, #0
 800239c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800239e:	4b0b      	ldr	r3, [pc, #44]	; (80023cc <MX_USART1_UART_Init+0x4c>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023a4:	4b09      	ldr	r3, [pc, #36]	; (80023cc <MX_USART1_UART_Init+0x4c>)
 80023a6:	220c      	movs	r2, #12
 80023a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023aa:	4b08      	ldr	r3, [pc, #32]	; (80023cc <MX_USART1_UART_Init+0x4c>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023b0:	4b06      	ldr	r3, [pc, #24]	; (80023cc <MX_USART1_UART_Init+0x4c>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023b6:	4805      	ldr	r0, [pc, #20]	; (80023cc <MX_USART1_UART_Init+0x4c>)
 80023b8:	f002 ff06 	bl	80051c8 <HAL_UART_Init>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80023c2:	f7ff fe39 	bl	8002038 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023c6:	bf00      	nop
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000634 	.word	0x20000634
 80023d0:	40011000 	.word	0x40011000

080023d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b08a      	sub	sp, #40	; 0x28
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023dc:	f107 0314 	add.w	r3, r7, #20
 80023e0:	2200      	movs	r2, #0
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	605a      	str	r2, [r3, #4]
 80023e6:	609a      	str	r2, [r3, #8]
 80023e8:	60da      	str	r2, [r3, #12]
 80023ea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a19      	ldr	r2, [pc, #100]	; (8002458 <HAL_UART_MspInit+0x84>)
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d12c      	bne.n	8002450 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
 80023fa:	4b18      	ldr	r3, [pc, #96]	; (800245c <HAL_UART_MspInit+0x88>)
 80023fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fe:	4a17      	ldr	r2, [pc, #92]	; (800245c <HAL_UART_MspInit+0x88>)
 8002400:	f043 0310 	orr.w	r3, r3, #16
 8002404:	6453      	str	r3, [r2, #68]	; 0x44
 8002406:	4b15      	ldr	r3, [pc, #84]	; (800245c <HAL_UART_MspInit+0x88>)
 8002408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240a:	f003 0310 	and.w	r3, r3, #16
 800240e:	613b      	str	r3, [r7, #16]
 8002410:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	60fb      	str	r3, [r7, #12]
 8002416:	4b11      	ldr	r3, [pc, #68]	; (800245c <HAL_UART_MspInit+0x88>)
 8002418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241a:	4a10      	ldr	r2, [pc, #64]	; (800245c <HAL_UART_MspInit+0x88>)
 800241c:	f043 0301 	orr.w	r3, r3, #1
 8002420:	6313      	str	r3, [r2, #48]	; 0x30
 8002422:	4b0e      	ldr	r3, [pc, #56]	; (800245c <HAL_UART_MspInit+0x88>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800242e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002434:	2302      	movs	r3, #2
 8002436:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002438:	2300      	movs	r3, #0
 800243a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800243c:	2303      	movs	r3, #3
 800243e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002440:	2307      	movs	r3, #7
 8002442:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002444:	f107 0314 	add.w	r3, r7, #20
 8002448:	4619      	mov	r1, r3
 800244a:	4805      	ldr	r0, [pc, #20]	; (8002460 <HAL_UART_MspInit+0x8c>)
 800244c:	f000 fd06 	bl	8002e5c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002450:	bf00      	nop
 8002452:	3728      	adds	r7, #40	; 0x28
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40011000 	.word	0x40011000
 800245c:	40023800 	.word	0x40023800
 8002460:	40020000 	.word	0x40020000

08002464 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002464:	f8df d034 	ldr.w	sp, [pc, #52]	; 800249c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002468:	480d      	ldr	r0, [pc, #52]	; (80024a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800246a:	490e      	ldr	r1, [pc, #56]	; (80024a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800246c:	4a0e      	ldr	r2, [pc, #56]	; (80024a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800246e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002470:	e002      	b.n	8002478 <LoopCopyDataInit>

08002472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002476:	3304      	adds	r3, #4

08002478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800247a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800247c:	d3f9      	bcc.n	8002472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800247e:	4a0b      	ldr	r2, [pc, #44]	; (80024ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002480:	4c0b      	ldr	r4, [pc, #44]	; (80024b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002484:	e001      	b.n	800248a <LoopFillZerobss>

08002486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002488:	3204      	adds	r2, #4

0800248a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800248a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800248c:	d3fb      	bcc.n	8002486 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800248e:	f7ff ff65 	bl	800235c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002492:	f005 fc3b 	bl	8007d0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002496:	f7ff fc6d 	bl	8001d74 <main>
  bx  lr    
 800249a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800249c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80024a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024a4:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80024a8:	080299d8 	.word	0x080299d8
  ldr r2, =_sbss
 80024ac:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80024b0:	20010250 	.word	0x20010250

080024b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024b4:	e7fe      	b.n	80024b4 <ADC_IRQHandler>
	...

080024b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024bc:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <HAL_Init+0x40>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a0d      	ldr	r2, [pc, #52]	; (80024f8 <HAL_Init+0x40>)
 80024c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024c8:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <HAL_Init+0x40>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a0a      	ldr	r2, [pc, #40]	; (80024f8 <HAL_Init+0x40>)
 80024ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024d4:	4b08      	ldr	r3, [pc, #32]	; (80024f8 <HAL_Init+0x40>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a07      	ldr	r2, [pc, #28]	; (80024f8 <HAL_Init+0x40>)
 80024da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e0:	2003      	movs	r0, #3
 80024e2:	f000 fc86 	bl	8002df2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024e6:	200f      	movs	r0, #15
 80024e8:	f7ff fdd8 	bl	800209c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024ec:	f7ff fdaa 	bl	8002044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40023c00 	.word	0x40023c00

080024fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002500:	4b06      	ldr	r3, [pc, #24]	; (800251c <HAL_IncTick+0x20>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	4b06      	ldr	r3, [pc, #24]	; (8002520 <HAL_IncTick+0x24>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4413      	add	r3, r2
 800250c:	4a04      	ldr	r2, [pc, #16]	; (8002520 <HAL_IncTick+0x24>)
 800250e:	6013      	str	r3, [r2, #0]
}
 8002510:	bf00      	nop
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	20000008 	.word	0x20000008
 8002520:	200006e8 	.word	0x200006e8

08002524 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  return uwTick;
 8002528:	4b03      	ldr	r3, [pc, #12]	; (8002538 <HAL_GetTick+0x14>)
 800252a:	681b      	ldr	r3, [r3, #0]
}
 800252c:	4618      	mov	r0, r3
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	200006e8 	.word	0x200006e8

0800253c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002544:	2300      	movs	r3, #0
 8002546:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e033      	b.n	80025ba <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002556:	2b00      	cmp	r3, #0
 8002558:	d109      	bne.n	800256e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7fe fdbe 	bl	80010dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	f003 0310 	and.w	r3, r3, #16
 8002576:	2b00      	cmp	r3, #0
 8002578:	d118      	bne.n	80025ac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002582:	f023 0302 	bic.w	r3, r3, #2
 8002586:	f043 0202 	orr.w	r2, r3, #2
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 fa86 	bl	8002aa0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259e:	f023 0303 	bic.w	r3, r3, #3
 80025a2:	f043 0201 	orr.w	r2, r3, #1
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	641a      	str	r2, [r3, #64]	; 0x40
 80025aa:	e001      	b.n	80025b0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
	...

080025c4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80025cc:	2300      	movs	r3, #0
 80025ce:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d101      	bne.n	80025de <HAL_ADC_Start+0x1a>
 80025da:	2302      	movs	r3, #2
 80025dc:	e097      	b.n	800270e <HAL_ADC_Start+0x14a>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d018      	beq.n	8002626 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f042 0201 	orr.w	r2, r2, #1
 8002602:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002604:	4b45      	ldr	r3, [pc, #276]	; (800271c <HAL_ADC_Start+0x158>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a45      	ldr	r2, [pc, #276]	; (8002720 <HAL_ADC_Start+0x15c>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	0c9a      	lsrs	r2, r3, #18
 8002610:	4613      	mov	r3, r2
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	4413      	add	r3, r2
 8002616:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002618:	e002      	b.n	8002620 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	3b01      	subs	r3, #1
 800261e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1f9      	bne.n	800261a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	2b01      	cmp	r3, #1
 8002632:	d15f      	bne.n	80026f4 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002638:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800263c:	f023 0301 	bic.w	r3, r3, #1
 8002640:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002652:	2b00      	cmp	r3, #0
 8002654:	d007      	beq.n	8002666 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800265e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800266e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002672:	d106      	bne.n	8002682 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002678:	f023 0206 	bic.w	r2, r3, #6
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	645a      	str	r2, [r3, #68]	; 0x44
 8002680:	e002      	b.n	8002688 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002690:	4b24      	ldr	r3, [pc, #144]	; (8002724 <HAL_ADC_Start+0x160>)
 8002692:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800269c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f003 031f 	and.w	r3, r3, #31
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10f      	bne.n	80026ca <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d129      	bne.n	800270c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80026c6:	609a      	str	r2, [r3, #8]
 80026c8:	e020      	b.n	800270c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a16      	ldr	r2, [pc, #88]	; (8002728 <HAL_ADC_Start+0x164>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d11b      	bne.n	800270c <HAL_ADC_Start+0x148>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d114      	bne.n	800270c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80026f0:	609a      	str	r2, [r3, #8]
 80026f2:	e00b      	b.n	800270c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f8:	f043 0210 	orr.w	r2, r3, #16
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002704:	f043 0201 	orr.w	r2, r3, #1
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	20000000 	.word	0x20000000
 8002720:	431bde83 	.word	0x431bde83
 8002724:	40012300 	.word	0x40012300
 8002728:	40012000 	.word	0x40012000

0800272c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002736:	2300      	movs	r3, #0
 8002738:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002748:	d113      	bne.n	8002772 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002754:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002758:	d10b      	bne.n	8002772 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	f043 0220 	orr.w	r2, r3, #32
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e063      	b.n	800283a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002772:	f7ff fed7 	bl	8002524 <HAL_GetTick>
 8002776:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002778:	e021      	b.n	80027be <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002780:	d01d      	beq.n	80027be <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d007      	beq.n	8002798 <HAL_ADC_PollForConversion+0x6c>
 8002788:	f7ff fecc 	bl	8002524 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	683a      	ldr	r2, [r7, #0]
 8002794:	429a      	cmp	r2, r3
 8002796:	d212      	bcs.n	80027be <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d00b      	beq.n	80027be <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027aa:	f043 0204 	orr.w	r2, r3, #4
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e03d      	b.n	800283a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0302 	and.w	r3, r3, #2
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d1d6      	bne.n	800277a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f06f 0212 	mvn.w	r2, #18
 80027d4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d123      	bne.n	8002838 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d11f      	bne.n	8002838 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002802:	2b00      	cmp	r3, #0
 8002804:	d006      	beq.n	8002814 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002810:	2b00      	cmp	r3, #0
 8002812:	d111      	bne.n	8002838 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002818:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002824:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d105      	bne.n	8002838 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	f043 0201 	orr.w	r2, r3, #1
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002850:	4618      	mov	r0, r3
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002866:	2300      	movs	r3, #0
 8002868:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002870:	2b01      	cmp	r3, #1
 8002872:	d101      	bne.n	8002878 <HAL_ADC_ConfigChannel+0x1c>
 8002874:	2302      	movs	r3, #2
 8002876:	e105      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x228>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	2b09      	cmp	r3, #9
 8002886:	d925      	bls.n	80028d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68d9      	ldr	r1, [r3, #12]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	b29b      	uxth	r3, r3
 8002894:	461a      	mov	r2, r3
 8002896:	4613      	mov	r3, r2
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	4413      	add	r3, r2
 800289c:	3b1e      	subs	r3, #30
 800289e:	2207      	movs	r2, #7
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	43da      	mvns	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	400a      	ands	r2, r1
 80028ac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68d9      	ldr	r1, [r3, #12]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	b29b      	uxth	r3, r3
 80028be:	4618      	mov	r0, r3
 80028c0:	4603      	mov	r3, r0
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	4403      	add	r3, r0
 80028c6:	3b1e      	subs	r3, #30
 80028c8:	409a      	lsls	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	60da      	str	r2, [r3, #12]
 80028d2:	e022      	b.n	800291a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6919      	ldr	r1, [r3, #16]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	b29b      	uxth	r3, r3
 80028e0:	461a      	mov	r2, r3
 80028e2:	4613      	mov	r3, r2
 80028e4:	005b      	lsls	r3, r3, #1
 80028e6:	4413      	add	r3, r2
 80028e8:	2207      	movs	r2, #7
 80028ea:	fa02 f303 	lsl.w	r3, r2, r3
 80028ee:	43da      	mvns	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	400a      	ands	r2, r1
 80028f6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	6919      	ldr	r1, [r3, #16]
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	689a      	ldr	r2, [r3, #8]
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	b29b      	uxth	r3, r3
 8002908:	4618      	mov	r0, r3
 800290a:	4603      	mov	r3, r0
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	4403      	add	r3, r0
 8002910:	409a      	lsls	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b06      	cmp	r3, #6
 8002920:	d824      	bhi.n	800296c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	4613      	mov	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4413      	add	r3, r2
 8002932:	3b05      	subs	r3, #5
 8002934:	221f      	movs	r2, #31
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43da      	mvns	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	400a      	ands	r2, r1
 8002942:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	b29b      	uxth	r3, r3
 8002950:	4618      	mov	r0, r3
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	4613      	mov	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4413      	add	r3, r2
 800295c:	3b05      	subs	r3, #5
 800295e:	fa00 f203 	lsl.w	r2, r0, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	635a      	str	r2, [r3, #52]	; 0x34
 800296a:	e04c      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b0c      	cmp	r3, #12
 8002972:	d824      	bhi.n	80029be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	4613      	mov	r3, r2
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	4413      	add	r3, r2
 8002984:	3b23      	subs	r3, #35	; 0x23
 8002986:	221f      	movs	r2, #31
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43da      	mvns	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	400a      	ands	r2, r1
 8002994:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	4618      	mov	r0, r3
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685a      	ldr	r2, [r3, #4]
 80029a8:	4613      	mov	r3, r2
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	4413      	add	r3, r2
 80029ae:	3b23      	subs	r3, #35	; 0x23
 80029b0:	fa00 f203 	lsl.w	r2, r0, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	430a      	orrs	r2, r1
 80029ba:	631a      	str	r2, [r3, #48]	; 0x30
 80029bc:	e023      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685a      	ldr	r2, [r3, #4]
 80029c8:	4613      	mov	r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4413      	add	r3, r2
 80029ce:	3b41      	subs	r3, #65	; 0x41
 80029d0:	221f      	movs	r2, #31
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43da      	mvns	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	400a      	ands	r2, r1
 80029de:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	4618      	mov	r0, r3
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685a      	ldr	r2, [r3, #4]
 80029f2:	4613      	mov	r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	4413      	add	r3, r2
 80029f8:	3b41      	subs	r3, #65	; 0x41
 80029fa:	fa00 f203 	lsl.w	r2, r0, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a06:	4b22      	ldr	r3, [pc, #136]	; (8002a90 <HAL_ADC_ConfigChannel+0x234>)
 8002a08:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a21      	ldr	r2, [pc, #132]	; (8002a94 <HAL_ADC_ConfigChannel+0x238>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d109      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x1cc>
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b12      	cmp	r3, #18
 8002a1a:	d105      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a19      	ldr	r2, [pc, #100]	; (8002a94 <HAL_ADC_ConfigChannel+0x238>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d123      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x21e>
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2b10      	cmp	r3, #16
 8002a38:	d003      	beq.n	8002a42 <HAL_ADC_ConfigChannel+0x1e6>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2b11      	cmp	r3, #17
 8002a40:	d11b      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2b10      	cmp	r3, #16
 8002a54:	d111      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a56:	4b10      	ldr	r3, [pc, #64]	; (8002a98 <HAL_ADC_ConfigChannel+0x23c>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a10      	ldr	r2, [pc, #64]	; (8002a9c <HAL_ADC_ConfigChannel+0x240>)
 8002a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a60:	0c9a      	lsrs	r2, r3, #18
 8002a62:	4613      	mov	r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	4413      	add	r3, r2
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a6c:	e002      	b.n	8002a74 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	3b01      	subs	r3, #1
 8002a72:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f9      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3714      	adds	r7, #20
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	40012300 	.word	0x40012300
 8002a94:	40012000 	.word	0x40012000
 8002a98:	20000000 	.word	0x20000000
 8002a9c:	431bde83 	.word	0x431bde83

08002aa0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002aa8:	4b79      	ldr	r3, [pc, #484]	; (8002c90 <ADC_Init+0x1f0>)
 8002aaa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685a      	ldr	r2, [r3, #4]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ad4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	6859      	ldr	r1, [r3, #4]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	691b      	ldr	r3, [r3, #16]
 8002ae0:	021a      	lsls	r2, r3, #8
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002af8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6859      	ldr	r1, [r3, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689a      	ldr	r2, [r3, #8]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6899      	ldr	r1, [r3, #8]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68da      	ldr	r2, [r3, #12]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	430a      	orrs	r2, r1
 8002b2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b32:	4a58      	ldr	r2, [pc, #352]	; (8002c94 <ADC_Init+0x1f4>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d022      	beq.n	8002b7e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6899      	ldr	r1, [r3, #8]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	689a      	ldr	r2, [r3, #8]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6899      	ldr	r1, [r3, #8]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	609a      	str	r2, [r3, #8]
 8002b7c:	e00f      	b.n	8002b9e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	689a      	ldr	r2, [r3, #8]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b9c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 0202 	bic.w	r2, r2, #2
 8002bac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	6899      	ldr	r1, [r3, #8]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	7e1b      	ldrb	r3, [r3, #24]
 8002bb8:	005a      	lsls	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d01b      	beq.n	8002c04 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bda:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002bea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6859      	ldr	r1, [r3, #4]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	035a      	lsls	r2, r3, #13
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	605a      	str	r2, [r3, #4]
 8002c02:	e007      	b.n	8002c14 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c12:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002c22:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	051a      	lsls	r2, r3, #20
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	430a      	orrs	r2, r1
 8002c38:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6899      	ldr	r1, [r3, #8]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002c56:	025a      	lsls	r2, r3, #9
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6899      	ldr	r1, [r3, #8]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	029a      	lsls	r2, r3, #10
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	430a      	orrs	r2, r1
 8002c82:	609a      	str	r2, [r3, #8]
}
 8002c84:	bf00      	nop
 8002c86:	3714      	adds	r7, #20
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr
 8002c90:	40012300 	.word	0x40012300
 8002c94:	0f000001 	.word	0x0f000001

08002c98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	; (8002cdc <__NVIC_SetPriorityGrouping+0x44>)
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002cc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cca:	4a04      	ldr	r2, [pc, #16]	; (8002cdc <__NVIC_SetPriorityGrouping+0x44>)
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	60d3      	str	r3, [r2, #12]
}
 8002cd0:	bf00      	nop
 8002cd2:	3714      	adds	r7, #20
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr
 8002cdc:	e000ed00 	.word	0xe000ed00

08002ce0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ce4:	4b04      	ldr	r3, [pc, #16]	; (8002cf8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	0a1b      	lsrs	r3, r3, #8
 8002cea:	f003 0307 	and.w	r3, r3, #7
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr
 8002cf8:	e000ed00 	.word	0xe000ed00

08002cfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	4603      	mov	r3, r0
 8002d04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	db0b      	blt.n	8002d26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d0e:	79fb      	ldrb	r3, [r7, #7]
 8002d10:	f003 021f 	and.w	r2, r3, #31
 8002d14:	4907      	ldr	r1, [pc, #28]	; (8002d34 <__NVIC_EnableIRQ+0x38>)
 8002d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1a:	095b      	lsrs	r3, r3, #5
 8002d1c:	2001      	movs	r0, #1
 8002d1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	e000e100 	.word	0xe000e100

08002d38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	4603      	mov	r3, r0
 8002d40:	6039      	str	r1, [r7, #0]
 8002d42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	db0a      	blt.n	8002d62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	b2da      	uxtb	r2, r3
 8002d50:	490c      	ldr	r1, [pc, #48]	; (8002d84 <__NVIC_SetPriority+0x4c>)
 8002d52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d56:	0112      	lsls	r2, r2, #4
 8002d58:	b2d2      	uxtb	r2, r2
 8002d5a:	440b      	add	r3, r1
 8002d5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d60:	e00a      	b.n	8002d78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	4908      	ldr	r1, [pc, #32]	; (8002d88 <__NVIC_SetPriority+0x50>)
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	f003 030f 	and.w	r3, r3, #15
 8002d6e:	3b04      	subs	r3, #4
 8002d70:	0112      	lsls	r2, r2, #4
 8002d72:	b2d2      	uxtb	r2, r2
 8002d74:	440b      	add	r3, r1
 8002d76:	761a      	strb	r2, [r3, #24]
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	e000e100 	.word	0xe000e100
 8002d88:	e000ed00 	.word	0xe000ed00

08002d8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b089      	sub	sp, #36	; 0x24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	f1c3 0307 	rsb	r3, r3, #7
 8002da6:	2b04      	cmp	r3, #4
 8002da8:	bf28      	it	cs
 8002daa:	2304      	movcs	r3, #4
 8002dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	3304      	adds	r3, #4
 8002db2:	2b06      	cmp	r3, #6
 8002db4:	d902      	bls.n	8002dbc <NVIC_EncodePriority+0x30>
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	3b03      	subs	r3, #3
 8002dba:	e000      	b.n	8002dbe <NVIC_EncodePriority+0x32>
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	43da      	mvns	r2, r3
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	401a      	ands	r2, r3
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	fa01 f303 	lsl.w	r3, r1, r3
 8002dde:	43d9      	mvns	r1, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002de4:	4313      	orrs	r3, r2
         );
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3724      	adds	r7, #36	; 0x24
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr

08002df2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b082      	sub	sp, #8
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7ff ff4c 	bl	8002c98 <__NVIC_SetPriorityGrouping>
}
 8002e00:	bf00      	nop
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
 8002e14:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e16:	2300      	movs	r3, #0
 8002e18:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e1a:	f7ff ff61 	bl	8002ce0 <__NVIC_GetPriorityGrouping>
 8002e1e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	68b9      	ldr	r1, [r7, #8]
 8002e24:	6978      	ldr	r0, [r7, #20]
 8002e26:	f7ff ffb1 	bl	8002d8c <NVIC_EncodePriority>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e30:	4611      	mov	r1, r2
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7ff ff80 	bl	8002d38 <__NVIC_SetPriority>
}
 8002e38:	bf00      	nop
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7ff ff54 	bl	8002cfc <__NVIC_EnableIRQ>
}
 8002e54:	bf00      	nop
 8002e56:	3708      	adds	r7, #8
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b089      	sub	sp, #36	; 0x24
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
 8002e76:	e153      	b.n	8003120 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e78:	2201      	movs	r2, #1
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	f040 8142 	bne.w	800311a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f003 0303 	and.w	r3, r3, #3
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d005      	beq.n	8002eae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d130      	bne.n	8002f10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002eb4:	69fb      	ldr	r3, [r7, #28]
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	2203      	movs	r2, #3
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43db      	mvns	r3, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	68da      	ldr	r2, [r3, #12]
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	69ba      	ldr	r2, [r7, #24]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	43db      	mvns	r3, r3
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	091b      	lsrs	r3, r3, #4
 8002efa:	f003 0201 	and.w	r2, r3, #1
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	fa02 f303 	lsl.w	r3, r2, r3
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 0303 	and.w	r3, r3, #3
 8002f18:	2b03      	cmp	r3, #3
 8002f1a:	d017      	beq.n	8002f4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	005b      	lsls	r3, r3, #1
 8002f26:	2203      	movs	r2, #3
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	69ba      	ldr	r2, [r7, #24]
 8002f30:	4013      	ands	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	69ba      	ldr	r2, [r7, #24]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f003 0303 	and.w	r3, r3, #3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d123      	bne.n	8002fa0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	08da      	lsrs	r2, r3, #3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3208      	adds	r2, #8
 8002f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	f003 0307 	and.w	r3, r3, #7
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	220f      	movs	r2, #15
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	43db      	mvns	r3, r3
 8002f76:	69ba      	ldr	r2, [r7, #24]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	691a      	ldr	r2, [r3, #16]
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	08da      	lsrs	r2, r3, #3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	3208      	adds	r2, #8
 8002f9a:	69b9      	ldr	r1, [r7, #24]
 8002f9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	2203      	movs	r2, #3
 8002fac:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb0:	43db      	mvns	r3, r3
 8002fb2:	69ba      	ldr	r2, [r7, #24]
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 0203 	and.w	r2, r3, #3
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	f000 809c 	beq.w	800311a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60fb      	str	r3, [r7, #12]
 8002fe6:	4b54      	ldr	r3, [pc, #336]	; (8003138 <HAL_GPIO_Init+0x2dc>)
 8002fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fea:	4a53      	ldr	r2, [pc, #332]	; (8003138 <HAL_GPIO_Init+0x2dc>)
 8002fec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ff2:	4b51      	ldr	r3, [pc, #324]	; (8003138 <HAL_GPIO_Init+0x2dc>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ffe:	4a4f      	ldr	r2, [pc, #316]	; (800313c <HAL_GPIO_Init+0x2e0>)
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	089b      	lsrs	r3, r3, #2
 8003004:	3302      	adds	r3, #2
 8003006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800300a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	f003 0303 	and.w	r3, r3, #3
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	220f      	movs	r2, #15
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43db      	mvns	r3, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4013      	ands	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	4a46      	ldr	r2, [pc, #280]	; (8003140 <HAL_GPIO_Init+0x2e4>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d013      	beq.n	8003052 <HAL_GPIO_Init+0x1f6>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a45      	ldr	r2, [pc, #276]	; (8003144 <HAL_GPIO_Init+0x2e8>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d00d      	beq.n	800304e <HAL_GPIO_Init+0x1f2>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a44      	ldr	r2, [pc, #272]	; (8003148 <HAL_GPIO_Init+0x2ec>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d007      	beq.n	800304a <HAL_GPIO_Init+0x1ee>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	4a43      	ldr	r2, [pc, #268]	; (800314c <HAL_GPIO_Init+0x2f0>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d101      	bne.n	8003046 <HAL_GPIO_Init+0x1ea>
 8003042:	2303      	movs	r3, #3
 8003044:	e006      	b.n	8003054 <HAL_GPIO_Init+0x1f8>
 8003046:	2307      	movs	r3, #7
 8003048:	e004      	b.n	8003054 <HAL_GPIO_Init+0x1f8>
 800304a:	2302      	movs	r3, #2
 800304c:	e002      	b.n	8003054 <HAL_GPIO_Init+0x1f8>
 800304e:	2301      	movs	r3, #1
 8003050:	e000      	b.n	8003054 <HAL_GPIO_Init+0x1f8>
 8003052:	2300      	movs	r3, #0
 8003054:	69fa      	ldr	r2, [r7, #28]
 8003056:	f002 0203 	and.w	r2, r2, #3
 800305a:	0092      	lsls	r2, r2, #2
 800305c:	4093      	lsls	r3, r2
 800305e:	69ba      	ldr	r2, [r7, #24]
 8003060:	4313      	orrs	r3, r2
 8003062:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003064:	4935      	ldr	r1, [pc, #212]	; (800313c <HAL_GPIO_Init+0x2e0>)
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	089b      	lsrs	r3, r3, #2
 800306a:	3302      	adds	r3, #2
 800306c:	69ba      	ldr	r2, [r7, #24]
 800306e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003072:	4b37      	ldr	r3, [pc, #220]	; (8003150 <HAL_GPIO_Init+0x2f4>)
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	43db      	mvns	r3, r3
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	4013      	ands	r3, r2
 8003080:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800308e:	69ba      	ldr	r2, [r7, #24]
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	4313      	orrs	r3, r2
 8003094:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003096:	4a2e      	ldr	r2, [pc, #184]	; (8003150 <HAL_GPIO_Init+0x2f4>)
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800309c:	4b2c      	ldr	r3, [pc, #176]	; (8003150 <HAL_GPIO_Init+0x2f4>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	43db      	mvns	r3, r3
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	4013      	ands	r3, r2
 80030aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d003      	beq.n	80030c0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80030b8:	69ba      	ldr	r2, [r7, #24]
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	4313      	orrs	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030c0:	4a23      	ldr	r2, [pc, #140]	; (8003150 <HAL_GPIO_Init+0x2f4>)
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030c6:	4b22      	ldr	r3, [pc, #136]	; (8003150 <HAL_GPIO_Init+0x2f4>)
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	43db      	mvns	r3, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4013      	ands	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030ea:	4a19      	ldr	r2, [pc, #100]	; (8003150 <HAL_GPIO_Init+0x2f4>)
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030f0:	4b17      	ldr	r3, [pc, #92]	; (8003150 <HAL_GPIO_Init+0x2f4>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	43db      	mvns	r3, r3
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4013      	ands	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d003      	beq.n	8003114 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	4313      	orrs	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003114:	4a0e      	ldr	r2, [pc, #56]	; (8003150 <HAL_GPIO_Init+0x2f4>)
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	3301      	adds	r3, #1
 800311e:	61fb      	str	r3, [r7, #28]
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	2b0f      	cmp	r3, #15
 8003124:	f67f aea8 	bls.w	8002e78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003128:	bf00      	nop
 800312a:	bf00      	nop
 800312c:	3724      	adds	r7, #36	; 0x24
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	40023800 	.word	0x40023800
 800313c:	40013800 	.word	0x40013800
 8003140:	40020000 	.word	0x40020000
 8003144:	40020400 	.word	0x40020400
 8003148:	40020800 	.word	0x40020800
 800314c:	40020c00 	.word	0x40020c00
 8003150:	40013c00 	.word	0x40013c00

08003154 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	460b      	mov	r3, r1
 800315e:	807b      	strh	r3, [r7, #2]
 8003160:	4613      	mov	r3, r2
 8003162:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003164:	787b      	ldrb	r3, [r7, #1]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800316a:	887a      	ldrh	r2, [r7, #2]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003170:	e003      	b.n	800317a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003172:	887b      	ldrh	r3, [r7, #2]
 8003174:	041a      	lsls	r2, r3, #16
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	619a      	str	r2, [r3, #24]
}
 800317a:	bf00      	nop
 800317c:	370c      	adds	r7, #12
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
	...

08003188 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003192:	4b08      	ldr	r3, [pc, #32]	; (80031b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003194:	695a      	ldr	r2, [r3, #20]
 8003196:	88fb      	ldrh	r3, [r7, #6]
 8003198:	4013      	ands	r3, r2
 800319a:	2b00      	cmp	r3, #0
 800319c:	d006      	beq.n	80031ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800319e:	4a05      	ldr	r2, [pc, #20]	; (80031b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031a0:	88fb      	ldrh	r3, [r7, #6]
 80031a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031a4:	88fb      	ldrh	r3, [r7, #6]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7fe fef0 	bl	8001f8c <HAL_GPIO_EXTI_Callback>
  }
}
 80031ac:	bf00      	nop
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40013c00 	.word	0x40013c00

080031b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e12b      	b.n	8003422 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d106      	bne.n	80031e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f7fe fd3a 	bl	8001c58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2224      	movs	r2, #36	; 0x24
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f022 0201 	bic.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800320a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800321a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800321c:	f001 fa48 	bl	80046b0 <HAL_RCC_GetPCLK1Freq>
 8003220:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4a81      	ldr	r2, [pc, #516]	; (800342c <HAL_I2C_Init+0x274>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d807      	bhi.n	800323c <HAL_I2C_Init+0x84>
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4a80      	ldr	r2, [pc, #512]	; (8003430 <HAL_I2C_Init+0x278>)
 8003230:	4293      	cmp	r3, r2
 8003232:	bf94      	ite	ls
 8003234:	2301      	movls	r3, #1
 8003236:	2300      	movhi	r3, #0
 8003238:	b2db      	uxtb	r3, r3
 800323a:	e006      	b.n	800324a <HAL_I2C_Init+0x92>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4a7d      	ldr	r2, [pc, #500]	; (8003434 <HAL_I2C_Init+0x27c>)
 8003240:	4293      	cmp	r3, r2
 8003242:	bf94      	ite	ls
 8003244:	2301      	movls	r3, #1
 8003246:	2300      	movhi	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e0e7      	b.n	8003422 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	4a78      	ldr	r2, [pc, #480]	; (8003438 <HAL_I2C_Init+0x280>)
 8003256:	fba2 2303 	umull	r2, r3, r2, r3
 800325a:	0c9b      	lsrs	r3, r3, #18
 800325c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	430a      	orrs	r2, r1
 8003270:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	4a6a      	ldr	r2, [pc, #424]	; (800342c <HAL_I2C_Init+0x274>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d802      	bhi.n	800328c <HAL_I2C_Init+0xd4>
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	3301      	adds	r3, #1
 800328a:	e009      	b.n	80032a0 <HAL_I2C_Init+0xe8>
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003292:	fb02 f303 	mul.w	r3, r2, r3
 8003296:	4a69      	ldr	r2, [pc, #420]	; (800343c <HAL_I2C_Init+0x284>)
 8003298:	fba2 2303 	umull	r2, r3, r2, r3
 800329c:	099b      	lsrs	r3, r3, #6
 800329e:	3301      	adds	r3, #1
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	430b      	orrs	r3, r1
 80032a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80032b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	495c      	ldr	r1, [pc, #368]	; (800342c <HAL_I2C_Init+0x274>)
 80032bc:	428b      	cmp	r3, r1
 80032be:	d819      	bhi.n	80032f4 <HAL_I2C_Init+0x13c>
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	1e59      	subs	r1, r3, #1
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80032ce:	1c59      	adds	r1, r3, #1
 80032d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80032d4:	400b      	ands	r3, r1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00a      	beq.n	80032f0 <HAL_I2C_Init+0x138>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	1e59      	subs	r1, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80032e8:	3301      	adds	r3, #1
 80032ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ee:	e051      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 80032f0:	2304      	movs	r3, #4
 80032f2:	e04f      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d111      	bne.n	8003320 <HAL_I2C_Init+0x168>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	1e58      	subs	r0, r3, #1
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6859      	ldr	r1, [r3, #4]
 8003304:	460b      	mov	r3, r1
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	440b      	add	r3, r1
 800330a:	fbb0 f3f3 	udiv	r3, r0, r3
 800330e:	3301      	adds	r3, #1
 8003310:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003314:	2b00      	cmp	r3, #0
 8003316:	bf0c      	ite	eq
 8003318:	2301      	moveq	r3, #1
 800331a:	2300      	movne	r3, #0
 800331c:	b2db      	uxtb	r3, r3
 800331e:	e012      	b.n	8003346 <HAL_I2C_Init+0x18e>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	1e58      	subs	r0, r3, #1
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6859      	ldr	r1, [r3, #4]
 8003328:	460b      	mov	r3, r1
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	440b      	add	r3, r1
 800332e:	0099      	lsls	r1, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	fbb0 f3f3 	udiv	r3, r0, r3
 8003336:	3301      	adds	r3, #1
 8003338:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800333c:	2b00      	cmp	r3, #0
 800333e:	bf0c      	ite	eq
 8003340:	2301      	moveq	r3, #1
 8003342:	2300      	movne	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HAL_I2C_Init+0x196>
 800334a:	2301      	movs	r3, #1
 800334c:	e022      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d10e      	bne.n	8003374 <HAL_I2C_Init+0x1bc>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	1e58      	subs	r0, r3, #1
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6859      	ldr	r1, [r3, #4]
 800335e:	460b      	mov	r3, r1
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	440b      	add	r3, r1
 8003364:	fbb0 f3f3 	udiv	r3, r0, r3
 8003368:	3301      	adds	r3, #1
 800336a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800336e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003372:	e00f      	b.n	8003394 <HAL_I2C_Init+0x1dc>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	1e58      	subs	r0, r3, #1
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6859      	ldr	r1, [r3, #4]
 800337c:	460b      	mov	r3, r1
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	0099      	lsls	r1, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	fbb0 f3f3 	udiv	r3, r0, r3
 800338a:	3301      	adds	r3, #1
 800338c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003390:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	6809      	ldr	r1, [r1, #0]
 8003398:	4313      	orrs	r3, r2
 800339a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	69da      	ldr	r2, [r3, #28]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a1b      	ldr	r3, [r3, #32]
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80033c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6911      	ldr	r1, [r2, #16]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	68d2      	ldr	r2, [r2, #12]
 80033ce:	4311      	orrs	r1, r2
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6812      	ldr	r2, [r2, #0]
 80033d4:	430b      	orrs	r3, r1
 80033d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	695a      	ldr	r2, [r3, #20]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	430a      	orrs	r2, r1
 80033f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 0201 	orr.w	r2, r2, #1
 8003402:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	000186a0 	.word	0x000186a0
 8003430:	001e847f 	.word	0x001e847f
 8003434:	003d08ff 	.word	0x003d08ff
 8003438:	431bde83 	.word	0x431bde83
 800343c:	10624dd3 	.word	0x10624dd3

08003440 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b088      	sub	sp, #32
 8003444:	af02      	add	r7, sp, #8
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	607a      	str	r2, [r7, #4]
 800344a:	461a      	mov	r2, r3
 800344c:	460b      	mov	r3, r1
 800344e:	817b      	strh	r3, [r7, #10]
 8003450:	4613      	mov	r3, r2
 8003452:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003454:	f7ff f866 	bl	8002524 <HAL_GetTick>
 8003458:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003460:	b2db      	uxtb	r3, r3
 8003462:	2b20      	cmp	r3, #32
 8003464:	f040 80e0 	bne.w	8003628 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	2319      	movs	r3, #25
 800346e:	2201      	movs	r2, #1
 8003470:	4970      	ldr	r1, [pc, #448]	; (8003634 <HAL_I2C_Master_Transmit+0x1f4>)
 8003472:	68f8      	ldr	r0, [r7, #12]
 8003474:	f000 fd86 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800347e:	2302      	movs	r3, #2
 8003480:	e0d3      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003488:	2b01      	cmp	r3, #1
 800348a:	d101      	bne.n	8003490 <HAL_I2C_Master_Transmit+0x50>
 800348c:	2302      	movs	r3, #2
 800348e:	e0cc      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d007      	beq.n	80034b6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f042 0201 	orr.w	r2, r2, #1
 80034b4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034c4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2221      	movs	r2, #33	; 0x21
 80034ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2210      	movs	r2, #16
 80034d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	893a      	ldrh	r2, [r7, #8]
 80034e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ec:	b29a      	uxth	r2, r3
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	4a50      	ldr	r2, [pc, #320]	; (8003638 <HAL_I2C_Master_Transmit+0x1f8>)
 80034f6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034f8:	8979      	ldrh	r1, [r7, #10]
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	6a3a      	ldr	r2, [r7, #32]
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f000 fbf0 	bl	8003ce4 <I2C_MasterRequestWrite>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e08d      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800350e:	2300      	movs	r3, #0
 8003510:	613b      	str	r3, [r7, #16]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	613b      	str	r3, [r7, #16]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003524:	e066      	b.n	80035f4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	6a39      	ldr	r1, [r7, #32]
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f000 fe00 	bl	8004130 <I2C_WaitOnTXEFlagUntilTimeout>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00d      	beq.n	8003552 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	2b04      	cmp	r3, #4
 800353c:	d107      	bne.n	800354e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e06b      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003556:	781a      	ldrb	r2, [r3, #0]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800356c:	b29b      	uxth	r3, r3
 800356e:	3b01      	subs	r3, #1
 8003570:	b29a      	uxth	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800357a:	3b01      	subs	r3, #1
 800357c:	b29a      	uxth	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	695b      	ldr	r3, [r3, #20]
 8003588:	f003 0304 	and.w	r3, r3, #4
 800358c:	2b04      	cmp	r3, #4
 800358e:	d11b      	bne.n	80035c8 <HAL_I2C_Master_Transmit+0x188>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003594:	2b00      	cmp	r3, #0
 8003596:	d017      	beq.n	80035c8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359c:	781a      	ldrb	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a8:	1c5a      	adds	r2, r3, #1
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	3b01      	subs	r3, #1
 80035b6:	b29a      	uxth	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c0:	3b01      	subs	r3, #1
 80035c2:	b29a      	uxth	r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	6a39      	ldr	r1, [r7, #32]
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	f000 fdf0 	bl	80041b2 <I2C_WaitOnBTFFlagUntilTimeout>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00d      	beq.n	80035f4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035dc:	2b04      	cmp	r3, #4
 80035de:	d107      	bne.n	80035f0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e01a      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d194      	bne.n	8003526 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800360a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2220      	movs	r2, #32
 8003610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2200      	movs	r2, #0
 8003618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003624:	2300      	movs	r3, #0
 8003626:	e000      	b.n	800362a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003628:	2302      	movs	r3, #2
  }
}
 800362a:	4618      	mov	r0, r3
 800362c:	3718      	adds	r7, #24
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	00100002 	.word	0x00100002
 8003638:	ffff0000 	.word	0xffff0000

0800363c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b08c      	sub	sp, #48	; 0x30
 8003640:	af02      	add	r7, sp, #8
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	461a      	mov	r2, r3
 8003648:	460b      	mov	r3, r1
 800364a:	817b      	strh	r3, [r7, #10]
 800364c:	4613      	mov	r3, r2
 800364e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003650:	f7fe ff68 	bl	8002524 <HAL_GetTick>
 8003654:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b20      	cmp	r3, #32
 8003660:	f040 820b 	bne.w	8003a7a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	2319      	movs	r3, #25
 800366a:	2201      	movs	r2, #1
 800366c:	497c      	ldr	r1, [pc, #496]	; (8003860 <HAL_I2C_Master_Receive+0x224>)
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 fc88 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800367a:	2302      	movs	r3, #2
 800367c:	e1fe      	b.n	8003a7c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003684:	2b01      	cmp	r3, #1
 8003686:	d101      	bne.n	800368c <HAL_I2C_Master_Receive+0x50>
 8003688:	2302      	movs	r3, #2
 800368a:	e1f7      	b.n	8003a7c <HAL_I2C_Master_Receive+0x440>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d007      	beq.n	80036b2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f042 0201 	orr.w	r2, r2, #1
 80036b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2222      	movs	r2, #34	; 0x22
 80036c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2210      	movs	r2, #16
 80036ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	893a      	ldrh	r2, [r7, #8]
 80036e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	4a5c      	ldr	r2, [pc, #368]	; (8003864 <HAL_I2C_Master_Receive+0x228>)
 80036f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80036f4:	8979      	ldrh	r1, [r7, #10]
 80036f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f000 fb74 	bl	8003de8 <I2C_MasterRequestRead>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e1b8      	b.n	8003a7c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800370e:	2b00      	cmp	r3, #0
 8003710:	d113      	bne.n	800373a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003712:	2300      	movs	r3, #0
 8003714:	623b      	str	r3, [r7, #32]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	695b      	ldr	r3, [r3, #20]
 800371c:	623b      	str	r3, [r7, #32]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	699b      	ldr	r3, [r3, #24]
 8003724:	623b      	str	r3, [r7, #32]
 8003726:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003736:	601a      	str	r2, [r3, #0]
 8003738:	e18c      	b.n	8003a54 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373e:	2b01      	cmp	r3, #1
 8003740:	d11b      	bne.n	800377a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003750:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003752:	2300      	movs	r3, #0
 8003754:	61fb      	str	r3, [r7, #28]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	61fb      	str	r3, [r7, #28]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	61fb      	str	r3, [r7, #28]
 8003766:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003776:	601a      	str	r2, [r3, #0]
 8003778:	e16c      	b.n	8003a54 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377e:	2b02      	cmp	r3, #2
 8003780:	d11b      	bne.n	80037ba <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003790:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037a2:	2300      	movs	r3, #0
 80037a4:	61bb      	str	r3, [r7, #24]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	695b      	ldr	r3, [r3, #20]
 80037ac:	61bb      	str	r3, [r7, #24]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	61bb      	str	r3, [r7, #24]
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	e14c      	b.n	8003a54 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ca:	2300      	movs	r3, #0
 80037cc:	617b      	str	r3, [r7, #20]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	695b      	ldr	r3, [r3, #20]
 80037d4:	617b      	str	r3, [r7, #20]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	617b      	str	r3, [r7, #20]
 80037de:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80037e0:	e138      	b.n	8003a54 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e6:	2b03      	cmp	r3, #3
 80037e8:	f200 80f1 	bhi.w	80039ce <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d123      	bne.n	800383c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80037f8:	68f8      	ldr	r0, [r7, #12]
 80037fa:	f000 fd1b 	bl	8004234 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e139      	b.n	8003a7c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	691a      	ldr	r2, [r3, #16]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003812:	b2d2      	uxtb	r2, r2
 8003814:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381a:	1c5a      	adds	r2, r3, #1
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003824:	3b01      	subs	r3, #1
 8003826:	b29a      	uxth	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003830:	b29b      	uxth	r3, r3
 8003832:	3b01      	subs	r3, #1
 8003834:	b29a      	uxth	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	855a      	strh	r2, [r3, #42]	; 0x2a
 800383a:	e10b      	b.n	8003a54 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003840:	2b02      	cmp	r3, #2
 8003842:	d14e      	bne.n	80038e2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800384a:	2200      	movs	r2, #0
 800384c:	4906      	ldr	r1, [pc, #24]	; (8003868 <HAL_I2C_Master_Receive+0x22c>)
 800384e:	68f8      	ldr	r0, [r7, #12]
 8003850:	f000 fb98 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d008      	beq.n	800386c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e10e      	b.n	8003a7c <HAL_I2C_Master_Receive+0x440>
 800385e:	bf00      	nop
 8003860:	00100002 	.word	0x00100002
 8003864:	ffff0000 	.word	0xffff0000
 8003868:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800387a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	691a      	ldr	r2, [r3, #16]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003886:	b2d2      	uxtb	r2, r2
 8003888:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388e:	1c5a      	adds	r2, r3, #1
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003898:	3b01      	subs	r3, #1
 800389a:	b29a      	uxth	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	3b01      	subs	r3, #1
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	691a      	ldr	r2, [r3, #16]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b8:	b2d2      	uxtb	r2, r2
 80038ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c0:	1c5a      	adds	r2, r3, #1
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ca:	3b01      	subs	r3, #1
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	3b01      	subs	r3, #1
 80038da:	b29a      	uxth	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80038e0:	e0b8      	b.n	8003a54 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e8:	2200      	movs	r2, #0
 80038ea:	4966      	ldr	r1, [pc, #408]	; (8003a84 <HAL_I2C_Master_Receive+0x448>)
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 fb49 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e0bf      	b.n	8003a7c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800390a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	691a      	ldr	r2, [r3, #16]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003916:	b2d2      	uxtb	r2, r2
 8003918:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003928:	3b01      	subs	r3, #1
 800392a:	b29a      	uxth	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003934:	b29b      	uxth	r3, r3
 8003936:	3b01      	subs	r3, #1
 8003938:	b29a      	uxth	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800393e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003944:	2200      	movs	r2, #0
 8003946:	494f      	ldr	r1, [pc, #316]	; (8003a84 <HAL_I2C_Master_Receive+0x448>)
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f000 fb1b 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e091      	b.n	8003a7c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003966:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	691a      	ldr	r2, [r3, #16]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	b2d2      	uxtb	r2, r2
 8003974:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003984:	3b01      	subs	r3, #1
 8003986:	b29a      	uxth	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003990:	b29b      	uxth	r3, r3
 8003992:	3b01      	subs	r3, #1
 8003994:	b29a      	uxth	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	691a      	ldr	r2, [r3, #16]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a4:	b2d2      	uxtb	r2, r2
 80039a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ac:	1c5a      	adds	r2, r3, #1
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	3b01      	subs	r3, #1
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039cc:	e042      	b.n	8003a54 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039d0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f000 fc2e 	bl	8004234 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e04c      	b.n	8003a7c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	691a      	ldr	r2, [r3, #16]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ec:	b2d2      	uxtb	r2, r2
 80039ee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f4:	1c5a      	adds	r2, r3, #1
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039fe:	3b01      	subs	r3, #1
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	b29a      	uxth	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	f003 0304 	and.w	r3, r3, #4
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d118      	bne.n	8003a54 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	691a      	ldr	r2, [r3, #16]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2c:	b2d2      	uxtb	r2, r2
 8003a2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a34:	1c5a      	adds	r2, r3, #1
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3e:	3b01      	subs	r3, #1
 8003a40:	b29a      	uxth	r2, r3
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f47f aec2 	bne.w	80037e2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2220      	movs	r2, #32
 8003a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a76:	2300      	movs	r3, #0
 8003a78:	e000      	b.n	8003a7c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003a7a:	2302      	movs	r3, #2
  }
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3728      	adds	r7, #40	; 0x28
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	00010004 	.word	0x00010004

08003a88 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b08a      	sub	sp, #40	; 0x28
 8003a8c:	af02      	add	r7, sp, #8
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	607a      	str	r2, [r7, #4]
 8003a92:	603b      	str	r3, [r7, #0]
 8003a94:	460b      	mov	r3, r1
 8003a96:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003a98:	f7fe fd44 	bl	8002524 <HAL_GetTick>
 8003a9c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b20      	cmp	r3, #32
 8003aac:	f040 8111 	bne.w	8003cd2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	9300      	str	r3, [sp, #0]
 8003ab4:	2319      	movs	r3, #25
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	4988      	ldr	r1, [pc, #544]	; (8003cdc <HAL_I2C_IsDeviceReady+0x254>)
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 fa62 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	e104      	b.n	8003cd4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d101      	bne.n	8003ad8 <HAL_I2C_IsDeviceReady+0x50>
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	e0fd      	b.n	8003cd4 <HAL_I2C_IsDeviceReady+0x24c>
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d007      	beq.n	8003afe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f042 0201 	orr.w	r2, r2, #1
 8003afc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b0c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2224      	movs	r2, #36	; 0x24
 8003b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	4a70      	ldr	r2, [pc, #448]	; (8003ce0 <HAL_I2C_IsDeviceReady+0x258>)
 8003b20:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b30:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	9300      	str	r3, [sp, #0]
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 fa20 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00d      	beq.n	8003b66 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b58:	d103      	bne.n	8003b62 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b60:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e0b6      	b.n	8003cd4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b66:	897b      	ldrh	r3, [r7, #10]
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b74:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003b76:	f7fe fcd5 	bl	8002524 <HAL_GetTick>
 8003b7a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	bf0c      	ite	eq
 8003b8a:	2301      	moveq	r3, #1
 8003b8c:	2300      	movne	r3, #0
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	695b      	ldr	r3, [r3, #20]
 8003b98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ba0:	bf0c      	ite	eq
 8003ba2:	2301      	moveq	r3, #1
 8003ba4:	2300      	movne	r3, #0
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003baa:	e025      	b.n	8003bf8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003bac:	f7fe fcba 	bl	8002524 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d302      	bcc.n	8003bc2 <HAL_I2C_IsDeviceReady+0x13a>
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d103      	bne.n	8003bca <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	22a0      	movs	r2, #160	; 0xa0
 8003bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	bf0c      	ite	eq
 8003bd8:	2301      	moveq	r3, #1
 8003bda:	2300      	movne	r3, #0
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bee:	bf0c      	ite	eq
 8003bf0:	2301      	moveq	r3, #1
 8003bf2:	2300      	movne	r3, #0
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	2ba0      	cmp	r3, #160	; 0xa0
 8003c02:	d005      	beq.n	8003c10 <HAL_I2C_IsDeviceReady+0x188>
 8003c04:	7dfb      	ldrb	r3, [r7, #23]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d102      	bne.n	8003c10 <HAL_I2C_IsDeviceReady+0x188>
 8003c0a:	7dbb      	ldrb	r3, [r7, #22]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d0cd      	beq.n	8003bac <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2220      	movs	r2, #32
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d129      	bne.n	8003c7a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c34:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c36:	2300      	movs	r3, #0
 8003c38:	613b      	str	r3, [r7, #16]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	613b      	str	r3, [r7, #16]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	613b      	str	r3, [r7, #16]
 8003c4a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	2319      	movs	r3, #25
 8003c52:	2201      	movs	r2, #1
 8003c54:	4921      	ldr	r1, [pc, #132]	; (8003cdc <HAL_I2C_IsDeviceReady+0x254>)
 8003c56:	68f8      	ldr	r0, [r7, #12]
 8003c58:	f000 f994 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e036      	b.n	8003cd4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2220      	movs	r2, #32
 8003c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003c76:	2300      	movs	r3, #0
 8003c78:	e02c      	b.n	8003cd4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c88:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c92:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	9300      	str	r3, [sp, #0]
 8003c98:	2319      	movs	r3, #25
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	490f      	ldr	r1, [pc, #60]	; (8003cdc <HAL_I2C_IsDeviceReady+0x254>)
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f000 f970 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e012      	b.n	8003cd4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	f4ff af32 	bcc.w	8003b22 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2220      	movs	r2, #32
 8003cc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e000      	b.n	8003cd4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003cd2:	2302      	movs	r3, #2
  }
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3720      	adds	r7, #32
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	00100002 	.word	0x00100002
 8003ce0:	ffff0000 	.word	0xffff0000

08003ce4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b088      	sub	sp, #32
 8003ce8:	af02      	add	r7, sp, #8
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	607a      	str	r2, [r7, #4]
 8003cee:	603b      	str	r3, [r7, #0]
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	2b08      	cmp	r3, #8
 8003cfe:	d006      	beq.n	8003d0e <I2C_MasterRequestWrite+0x2a>
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d003      	beq.n	8003d0e <I2C_MasterRequestWrite+0x2a>
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d0c:	d108      	bne.n	8003d20 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d1c:	601a      	str	r2, [r3, #0]
 8003d1e:	e00b      	b.n	8003d38 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d24:	2b12      	cmp	r3, #18
 8003d26:	d107      	bne.n	8003d38 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	9300      	str	r3, [sp, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 f91d 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00d      	beq.n	8003d6c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d5e:	d103      	bne.n	8003d68 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d66:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e035      	b.n	8003dd8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d74:	d108      	bne.n	8003d88 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d76:	897b      	ldrh	r3, [r7, #10]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d84:	611a      	str	r2, [r3, #16]
 8003d86:	e01b      	b.n	8003dc0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d88:	897b      	ldrh	r3, [r7, #10]
 8003d8a:	11db      	asrs	r3, r3, #7
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	f003 0306 	and.w	r3, r3, #6
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	f063 030f 	orn	r3, r3, #15
 8003d98:	b2da      	uxtb	r2, r3
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	490e      	ldr	r1, [pc, #56]	; (8003de0 <I2C_MasterRequestWrite+0xfc>)
 8003da6:	68f8      	ldr	r0, [r7, #12]
 8003da8:	f000 f943 	bl	8004032 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d001      	beq.n	8003db6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e010      	b.n	8003dd8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003db6:	897b      	ldrh	r3, [r7, #10]
 8003db8:	b2da      	uxtb	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	4907      	ldr	r1, [pc, #28]	; (8003de4 <I2C_MasterRequestWrite+0x100>)
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 f933 	bl	8004032 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e000      	b.n	8003dd8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3718      	adds	r7, #24
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	00010008 	.word	0x00010008
 8003de4:	00010002 	.word	0x00010002

08003de8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b088      	sub	sp, #32
 8003dec:	af02      	add	r7, sp, #8
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	607a      	str	r2, [r7, #4]
 8003df2:	603b      	str	r3, [r7, #0]
 8003df4:	460b      	mov	r3, r1
 8003df6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e0c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	2b08      	cmp	r3, #8
 8003e12:	d006      	beq.n	8003e22 <I2C_MasterRequestRead+0x3a>
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d003      	beq.n	8003e22 <I2C_MasterRequestRead+0x3a>
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e20:	d108      	bne.n	8003e34 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e30:	601a      	str	r2, [r3, #0]
 8003e32:	e00b      	b.n	8003e4c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e38:	2b11      	cmp	r3, #17
 8003e3a:	d107      	bne.n	8003e4c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e4a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	9300      	str	r3, [sp, #0]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e58:	68f8      	ldr	r0, [r7, #12]
 8003e5a:	f000 f893 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00d      	beq.n	8003e80 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e72:	d103      	bne.n	8003e7c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e7a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	e079      	b.n	8003f74 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e88:	d108      	bne.n	8003e9c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003e8a:	897b      	ldrh	r3, [r7, #10]
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	f043 0301 	orr.w	r3, r3, #1
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	611a      	str	r2, [r3, #16]
 8003e9a:	e05f      	b.n	8003f5c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e9c:	897b      	ldrh	r3, [r7, #10]
 8003e9e:	11db      	asrs	r3, r3, #7
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	f003 0306 	and.w	r3, r3, #6
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	f063 030f 	orn	r3, r3, #15
 8003eac:	b2da      	uxtb	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	4930      	ldr	r1, [pc, #192]	; (8003f7c <I2C_MasterRequestRead+0x194>)
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f000 f8b9 	bl	8004032 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d001      	beq.n	8003eca <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e054      	b.n	8003f74 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003eca:	897b      	ldrh	r3, [r7, #10]
 8003ecc:	b2da      	uxtb	r2, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	4929      	ldr	r1, [pc, #164]	; (8003f80 <I2C_MasterRequestRead+0x198>)
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f000 f8a9 	bl	8004032 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e044      	b.n	8003f74 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eea:	2300      	movs	r3, #0
 8003eec:	613b      	str	r3, [r7, #16]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	695b      	ldr	r3, [r3, #20]
 8003ef4:	613b      	str	r3, [r7, #16]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	613b      	str	r3, [r7, #16]
 8003efe:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f0e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	9300      	str	r3, [sp, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f000 f831 	bl	8003f84 <I2C_WaitOnFlagUntilTimeout>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00d      	beq.n	8003f44 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f36:	d103      	bne.n	8003f40 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f3e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003f40:	2303      	movs	r3, #3
 8003f42:	e017      	b.n	8003f74 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003f44:	897b      	ldrh	r3, [r7, #10]
 8003f46:	11db      	asrs	r3, r3, #7
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	f003 0306 	and.w	r3, r3, #6
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	f063 030e 	orn	r3, r3, #14
 8003f54:	b2da      	uxtb	r2, r3
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	4907      	ldr	r1, [pc, #28]	; (8003f80 <I2C_MasterRequestRead+0x198>)
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 f865 	bl	8004032 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e000      	b.n	8003f74 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	00010008 	.word	0x00010008
 8003f80:	00010002 	.word	0x00010002

08003f84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	603b      	str	r3, [r7, #0]
 8003f90:	4613      	mov	r3, r2
 8003f92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f94:	e025      	b.n	8003fe2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f9c:	d021      	beq.n	8003fe2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f9e:	f7fe fac1 	bl	8002524 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	683a      	ldr	r2, [r7, #0]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d302      	bcc.n	8003fb4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d116      	bne.n	8003fe2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	f043 0220 	orr.w	r2, r3, #32
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e023      	b.n	800402a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	0c1b      	lsrs	r3, r3, #16
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d10d      	bne.n	8004008 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	43da      	mvns	r2, r3
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	bf0c      	ite	eq
 8003ffe:	2301      	moveq	r3, #1
 8004000:	2300      	movne	r3, #0
 8004002:	b2db      	uxtb	r3, r3
 8004004:	461a      	mov	r2, r3
 8004006:	e00c      	b.n	8004022 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	43da      	mvns	r2, r3
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	4013      	ands	r3, r2
 8004014:	b29b      	uxth	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	bf0c      	ite	eq
 800401a:	2301      	moveq	r3, #1
 800401c:	2300      	movne	r3, #0
 800401e:	b2db      	uxtb	r3, r3
 8004020:	461a      	mov	r2, r3
 8004022:	79fb      	ldrb	r3, [r7, #7]
 8004024:	429a      	cmp	r2, r3
 8004026:	d0b6      	beq.n	8003f96 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}

08004032 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004032:	b580      	push	{r7, lr}
 8004034:	b084      	sub	sp, #16
 8004036:	af00      	add	r7, sp, #0
 8004038:	60f8      	str	r0, [r7, #12]
 800403a:	60b9      	str	r1, [r7, #8]
 800403c:	607a      	str	r2, [r7, #4]
 800403e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004040:	e051      	b.n	80040e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800404c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004050:	d123      	bne.n	800409a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004060:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800406a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2220      	movs	r2, #32
 8004076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004086:	f043 0204 	orr.w	r2, r3, #4
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e046      	b.n	8004128 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a0:	d021      	beq.n	80040e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040a2:	f7fe fa3f 	bl	8002524 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d302      	bcc.n	80040b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d116      	bne.n	80040e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2220      	movs	r2, #32
 80040c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d2:	f043 0220 	orr.w	r2, r3, #32
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e020      	b.n	8004128 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	0c1b      	lsrs	r3, r3, #16
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d10c      	bne.n	800410a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	43da      	mvns	r2, r3
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	4013      	ands	r3, r2
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	bf14      	ite	ne
 8004102:	2301      	movne	r3, #1
 8004104:	2300      	moveq	r3, #0
 8004106:	b2db      	uxtb	r3, r3
 8004108:	e00b      	b.n	8004122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	699b      	ldr	r3, [r3, #24]
 8004110:	43da      	mvns	r2, r3
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	4013      	ands	r3, r2
 8004116:	b29b      	uxth	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	bf14      	ite	ne
 800411c:	2301      	movne	r3, #1
 800411e:	2300      	moveq	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d18d      	bne.n	8004042 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3710      	adds	r7, #16
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800413c:	e02d      	b.n	800419a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800413e:	68f8      	ldr	r0, [r7, #12]
 8004140:	f000 f8ce 	bl	80042e0 <I2C_IsAcknowledgeFailed>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d001      	beq.n	800414e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e02d      	b.n	80041aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004154:	d021      	beq.n	800419a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004156:	f7fe f9e5 	bl	8002524 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	68ba      	ldr	r2, [r7, #8]
 8004162:	429a      	cmp	r2, r3
 8004164:	d302      	bcc.n	800416c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d116      	bne.n	800419a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2220      	movs	r2, #32
 8004176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	f043 0220 	orr.w	r2, r3, #32
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e007      	b.n	80041aa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041a4:	2b80      	cmp	r3, #128	; 0x80
 80041a6:	d1ca      	bne.n	800413e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b084      	sub	sp, #16
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	60f8      	str	r0, [r7, #12]
 80041ba:	60b9      	str	r1, [r7, #8]
 80041bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041be:	e02d      	b.n	800421c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041c0:	68f8      	ldr	r0, [r7, #12]
 80041c2:	f000 f88d 	bl	80042e0 <I2C_IsAcknowledgeFailed>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d001      	beq.n	80041d0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e02d      	b.n	800422c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d6:	d021      	beq.n	800421c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041d8:	f7fe f9a4 	bl	8002524 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d302      	bcc.n	80041ee <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d116      	bne.n	800421c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2220      	movs	r2, #32
 80041f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004208:	f043 0220 	orr.w	r2, r3, #32
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e007      	b.n	800422c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	f003 0304 	and.w	r3, r3, #4
 8004226:	2b04      	cmp	r3, #4
 8004228:	d1ca      	bne.n	80041c0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004240:	e042      	b.n	80042c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	f003 0310 	and.w	r3, r3, #16
 800424c:	2b10      	cmp	r3, #16
 800424e:	d119      	bne.n	8004284 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f06f 0210 	mvn.w	r2, #16
 8004258:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2200      	movs	r2, #0
 800425e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2220      	movs	r2, #32
 8004264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e029      	b.n	80042d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004284:	f7fe f94e 	bl	8002524 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	68ba      	ldr	r2, [r7, #8]
 8004290:	429a      	cmp	r2, r3
 8004292:	d302      	bcc.n	800429a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d116      	bne.n	80042c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b4:	f043 0220 	orr.w	r2, r3, #32
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e007      	b.n	80042d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d2:	2b40      	cmp	r3, #64	; 0x40
 80042d4:	d1b5      	bne.n	8004242 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042f6:	d11b      	bne.n	8004330 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004300:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431c:	f043 0204 	orr.w	r2, r3, #4
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e000      	b.n	8004332 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
	...

08004340 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e0cc      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004354:	4b68      	ldr	r3, [pc, #416]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0307 	and.w	r3, r3, #7
 800435c:	683a      	ldr	r2, [r7, #0]
 800435e:	429a      	cmp	r2, r3
 8004360:	d90c      	bls.n	800437c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004362:	4b65      	ldr	r3, [pc, #404]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004364:	683a      	ldr	r2, [r7, #0]
 8004366:	b2d2      	uxtb	r2, r2
 8004368:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800436a:	4b63      	ldr	r3, [pc, #396]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0307 	and.w	r3, r3, #7
 8004372:	683a      	ldr	r2, [r7, #0]
 8004374:	429a      	cmp	r2, r3
 8004376:	d001      	beq.n	800437c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e0b8      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0302 	and.w	r3, r3, #2
 8004384:	2b00      	cmp	r3, #0
 8004386:	d020      	beq.n	80043ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0304 	and.w	r3, r3, #4
 8004390:	2b00      	cmp	r3, #0
 8004392:	d005      	beq.n	80043a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004394:	4b59      	ldr	r3, [pc, #356]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	4a58      	ldr	r2, [pc, #352]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800439e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0308 	and.w	r3, r3, #8
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d005      	beq.n	80043b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043ac:	4b53      	ldr	r3, [pc, #332]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	4a52      	ldr	r2, [pc, #328]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80043b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043b8:	4b50      	ldr	r3, [pc, #320]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	494d      	ldr	r1, [pc, #308]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0301 	and.w	r3, r3, #1
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d044      	beq.n	8004460 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d107      	bne.n	80043ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043de:	4b47      	ldr	r3, [pc, #284]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d119      	bne.n	800441e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e07f      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d003      	beq.n	80043fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043fa:	2b03      	cmp	r3, #3
 80043fc:	d107      	bne.n	800440e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043fe:	4b3f      	ldr	r3, [pc, #252]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d109      	bne.n	800441e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e06f      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800440e:	4b3b      	ldr	r3, [pc, #236]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0302 	and.w	r3, r3, #2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e067      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800441e:	4b37      	ldr	r3, [pc, #220]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f023 0203 	bic.w	r2, r3, #3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	4934      	ldr	r1, [pc, #208]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 800442c:	4313      	orrs	r3, r2
 800442e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004430:	f7fe f878 	bl	8002524 <HAL_GetTick>
 8004434:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004436:	e00a      	b.n	800444e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004438:	f7fe f874 	bl	8002524 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	f241 3288 	movw	r2, #5000	; 0x1388
 8004446:	4293      	cmp	r3, r2
 8004448:	d901      	bls.n	800444e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e04f      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800444e:	4b2b      	ldr	r3, [pc, #172]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 020c 	and.w	r2, r3, #12
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	429a      	cmp	r2, r3
 800445e:	d1eb      	bne.n	8004438 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004460:	4b25      	ldr	r3, [pc, #148]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0307 	and.w	r3, r3, #7
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	429a      	cmp	r2, r3
 800446c:	d20c      	bcs.n	8004488 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800446e:	4b22      	ldr	r3, [pc, #136]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004470:	683a      	ldr	r2, [r7, #0]
 8004472:	b2d2      	uxtb	r2, r2
 8004474:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004476:	4b20      	ldr	r3, [pc, #128]	; (80044f8 <HAL_RCC_ClockConfig+0x1b8>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0307 	and.w	r3, r3, #7
 800447e:	683a      	ldr	r2, [r7, #0]
 8004480:	429a      	cmp	r2, r3
 8004482:	d001      	beq.n	8004488 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e032      	b.n	80044ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0304 	and.w	r3, r3, #4
 8004490:	2b00      	cmp	r3, #0
 8004492:	d008      	beq.n	80044a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004494:	4b19      	ldr	r3, [pc, #100]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	4916      	ldr	r1, [pc, #88]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0308 	and.w	r3, r3, #8
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d009      	beq.n	80044c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044b2:	4b12      	ldr	r3, [pc, #72]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	490e      	ldr	r1, [pc, #56]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044c6:	f000 f821 	bl	800450c <HAL_RCC_GetSysClockFreq>
 80044ca:	4602      	mov	r2, r0
 80044cc:	4b0b      	ldr	r3, [pc, #44]	; (80044fc <HAL_RCC_ClockConfig+0x1bc>)
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	091b      	lsrs	r3, r3, #4
 80044d2:	f003 030f 	and.w	r3, r3, #15
 80044d6:	490a      	ldr	r1, [pc, #40]	; (8004500 <HAL_RCC_ClockConfig+0x1c0>)
 80044d8:	5ccb      	ldrb	r3, [r1, r3]
 80044da:	fa22 f303 	lsr.w	r3, r2, r3
 80044de:	4a09      	ldr	r2, [pc, #36]	; (8004504 <HAL_RCC_ClockConfig+0x1c4>)
 80044e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80044e2:	4b09      	ldr	r3, [pc, #36]	; (8004508 <HAL_RCC_ClockConfig+0x1c8>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7fd fdd8 	bl	800209c <HAL_InitTick>

  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	40023c00 	.word	0x40023c00
 80044fc:	40023800 	.word	0x40023800
 8004500:	0800d880 	.word	0x0800d880
 8004504:	20000000 	.word	0x20000000
 8004508:	20000004 	.word	0x20000004

0800450c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800450c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004510:	b090      	sub	sp, #64	; 0x40
 8004512:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004514:	2300      	movs	r3, #0
 8004516:	637b      	str	r3, [r7, #52]	; 0x34
 8004518:	2300      	movs	r3, #0
 800451a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800451c:	2300      	movs	r3, #0
 800451e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004520:	2300      	movs	r3, #0
 8004522:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004524:	4b59      	ldr	r3, [pc, #356]	; (800468c <HAL_RCC_GetSysClockFreq+0x180>)
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 030c 	and.w	r3, r3, #12
 800452c:	2b08      	cmp	r3, #8
 800452e:	d00d      	beq.n	800454c <HAL_RCC_GetSysClockFreq+0x40>
 8004530:	2b08      	cmp	r3, #8
 8004532:	f200 80a1 	bhi.w	8004678 <HAL_RCC_GetSysClockFreq+0x16c>
 8004536:	2b00      	cmp	r3, #0
 8004538:	d002      	beq.n	8004540 <HAL_RCC_GetSysClockFreq+0x34>
 800453a:	2b04      	cmp	r3, #4
 800453c:	d003      	beq.n	8004546 <HAL_RCC_GetSysClockFreq+0x3a>
 800453e:	e09b      	b.n	8004678 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004540:	4b53      	ldr	r3, [pc, #332]	; (8004690 <HAL_RCC_GetSysClockFreq+0x184>)
 8004542:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004544:	e09b      	b.n	800467e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004546:	4b53      	ldr	r3, [pc, #332]	; (8004694 <HAL_RCC_GetSysClockFreq+0x188>)
 8004548:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800454a:	e098      	b.n	800467e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800454c:	4b4f      	ldr	r3, [pc, #316]	; (800468c <HAL_RCC_GetSysClockFreq+0x180>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004554:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004556:	4b4d      	ldr	r3, [pc, #308]	; (800468c <HAL_RCC_GetSysClockFreq+0x180>)
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d028      	beq.n	80045b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004562:	4b4a      	ldr	r3, [pc, #296]	; (800468c <HAL_RCC_GetSysClockFreq+0x180>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	099b      	lsrs	r3, r3, #6
 8004568:	2200      	movs	r2, #0
 800456a:	623b      	str	r3, [r7, #32]
 800456c:	627a      	str	r2, [r7, #36]	; 0x24
 800456e:	6a3b      	ldr	r3, [r7, #32]
 8004570:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004574:	2100      	movs	r1, #0
 8004576:	4b47      	ldr	r3, [pc, #284]	; (8004694 <HAL_RCC_GetSysClockFreq+0x188>)
 8004578:	fb03 f201 	mul.w	r2, r3, r1
 800457c:	2300      	movs	r3, #0
 800457e:	fb00 f303 	mul.w	r3, r0, r3
 8004582:	4413      	add	r3, r2
 8004584:	4a43      	ldr	r2, [pc, #268]	; (8004694 <HAL_RCC_GetSysClockFreq+0x188>)
 8004586:	fba0 1202 	umull	r1, r2, r0, r2
 800458a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800458c:	460a      	mov	r2, r1
 800458e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004590:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004592:	4413      	add	r3, r2
 8004594:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004598:	2200      	movs	r2, #0
 800459a:	61bb      	str	r3, [r7, #24]
 800459c:	61fa      	str	r2, [r7, #28]
 800459e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80045a6:	f7fc fb8f 	bl	8000cc8 <__aeabi_uldivmod>
 80045aa:	4602      	mov	r2, r0
 80045ac:	460b      	mov	r3, r1
 80045ae:	4613      	mov	r3, r2
 80045b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80045b2:	e053      	b.n	800465c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045b4:	4b35      	ldr	r3, [pc, #212]	; (800468c <HAL_RCC_GetSysClockFreq+0x180>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	099b      	lsrs	r3, r3, #6
 80045ba:	2200      	movs	r2, #0
 80045bc:	613b      	str	r3, [r7, #16]
 80045be:	617a      	str	r2, [r7, #20]
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80045c6:	f04f 0b00 	mov.w	fp, #0
 80045ca:	4652      	mov	r2, sl
 80045cc:	465b      	mov	r3, fp
 80045ce:	f04f 0000 	mov.w	r0, #0
 80045d2:	f04f 0100 	mov.w	r1, #0
 80045d6:	0159      	lsls	r1, r3, #5
 80045d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045dc:	0150      	lsls	r0, r2, #5
 80045de:	4602      	mov	r2, r0
 80045e0:	460b      	mov	r3, r1
 80045e2:	ebb2 080a 	subs.w	r8, r2, sl
 80045e6:	eb63 090b 	sbc.w	r9, r3, fp
 80045ea:	f04f 0200 	mov.w	r2, #0
 80045ee:	f04f 0300 	mov.w	r3, #0
 80045f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80045f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80045fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80045fe:	ebb2 0408 	subs.w	r4, r2, r8
 8004602:	eb63 0509 	sbc.w	r5, r3, r9
 8004606:	f04f 0200 	mov.w	r2, #0
 800460a:	f04f 0300 	mov.w	r3, #0
 800460e:	00eb      	lsls	r3, r5, #3
 8004610:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004614:	00e2      	lsls	r2, r4, #3
 8004616:	4614      	mov	r4, r2
 8004618:	461d      	mov	r5, r3
 800461a:	eb14 030a 	adds.w	r3, r4, sl
 800461e:	603b      	str	r3, [r7, #0]
 8004620:	eb45 030b 	adc.w	r3, r5, fp
 8004624:	607b      	str	r3, [r7, #4]
 8004626:	f04f 0200 	mov.w	r2, #0
 800462a:	f04f 0300 	mov.w	r3, #0
 800462e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004632:	4629      	mov	r1, r5
 8004634:	028b      	lsls	r3, r1, #10
 8004636:	4621      	mov	r1, r4
 8004638:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800463c:	4621      	mov	r1, r4
 800463e:	028a      	lsls	r2, r1, #10
 8004640:	4610      	mov	r0, r2
 8004642:	4619      	mov	r1, r3
 8004644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004646:	2200      	movs	r2, #0
 8004648:	60bb      	str	r3, [r7, #8]
 800464a:	60fa      	str	r2, [r7, #12]
 800464c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004650:	f7fc fb3a 	bl	8000cc8 <__aeabi_uldivmod>
 8004654:	4602      	mov	r2, r0
 8004656:	460b      	mov	r3, r1
 8004658:	4613      	mov	r3, r2
 800465a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800465c:	4b0b      	ldr	r3, [pc, #44]	; (800468c <HAL_RCC_GetSysClockFreq+0x180>)
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	0c1b      	lsrs	r3, r3, #16
 8004662:	f003 0303 	and.w	r3, r3, #3
 8004666:	3301      	adds	r3, #1
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800466c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800466e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004670:	fbb2 f3f3 	udiv	r3, r2, r3
 8004674:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004676:	e002      	b.n	800467e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004678:	4b05      	ldr	r3, [pc, #20]	; (8004690 <HAL_RCC_GetSysClockFreq+0x184>)
 800467a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800467c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800467e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004680:	4618      	mov	r0, r3
 8004682:	3740      	adds	r7, #64	; 0x40
 8004684:	46bd      	mov	sp, r7
 8004686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800468a:	bf00      	nop
 800468c:	40023800 	.word	0x40023800
 8004690:	00f42400 	.word	0x00f42400
 8004694:	017d7840 	.word	0x017d7840

08004698 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004698:	b480      	push	{r7}
 800469a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800469c:	4b03      	ldr	r3, [pc, #12]	; (80046ac <HAL_RCC_GetHCLKFreq+0x14>)
 800469e:	681b      	ldr	r3, [r3, #0]
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	20000000 	.word	0x20000000

080046b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80046b4:	f7ff fff0 	bl	8004698 <HAL_RCC_GetHCLKFreq>
 80046b8:	4602      	mov	r2, r0
 80046ba:	4b05      	ldr	r3, [pc, #20]	; (80046d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	0a9b      	lsrs	r3, r3, #10
 80046c0:	f003 0307 	and.w	r3, r3, #7
 80046c4:	4903      	ldr	r1, [pc, #12]	; (80046d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046c6:	5ccb      	ldrb	r3, [r1, r3]
 80046c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	40023800 	.word	0x40023800
 80046d4:	0800d890 	.word	0x0800d890

080046d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80046dc:	f7ff ffdc 	bl	8004698 <HAL_RCC_GetHCLKFreq>
 80046e0:	4602      	mov	r2, r0
 80046e2:	4b05      	ldr	r3, [pc, #20]	; (80046f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	0b5b      	lsrs	r3, r3, #13
 80046e8:	f003 0307 	and.w	r3, r3, #7
 80046ec:	4903      	ldr	r1, [pc, #12]	; (80046fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80046ee:	5ccb      	ldrb	r3, [r1, r3]
 80046f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	40023800 	.word	0x40023800
 80046fc:	0800d890 	.word	0x0800d890

08004700 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	220f      	movs	r2, #15
 800470e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004710:	4b12      	ldr	r3, [pc, #72]	; (800475c <HAL_RCC_GetClockConfig+0x5c>)
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f003 0203 	and.w	r2, r3, #3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800471c:	4b0f      	ldr	r3, [pc, #60]	; (800475c <HAL_RCC_GetClockConfig+0x5c>)
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004728:	4b0c      	ldr	r3, [pc, #48]	; (800475c <HAL_RCC_GetClockConfig+0x5c>)
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004734:	4b09      	ldr	r3, [pc, #36]	; (800475c <HAL_RCC_GetClockConfig+0x5c>)
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	08db      	lsrs	r3, r3, #3
 800473a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004742:	4b07      	ldr	r3, [pc, #28]	; (8004760 <HAL_RCC_GetClockConfig+0x60>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0207 	and.w	r2, r3, #7
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	601a      	str	r2, [r3, #0]
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	40023800 	.word	0x40023800
 8004760:	40023c00 	.word	0x40023c00

08004764 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b086      	sub	sp, #24
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d101      	bne.n	8004776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e273      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0301 	and.w	r3, r3, #1
 800477e:	2b00      	cmp	r3, #0
 8004780:	d075      	beq.n	800486e <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004782:	4b88      	ldr	r3, [pc, #544]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f003 030c 	and.w	r3, r3, #12
 800478a:	2b04      	cmp	r3, #4
 800478c:	d00c      	beq.n	80047a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800478e:	4b85      	ldr	r3, [pc, #532]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004796:	2b08      	cmp	r3, #8
 8004798:	d112      	bne.n	80047c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800479a:	4b82      	ldr	r3, [pc, #520]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047a6:	d10b      	bne.n	80047c0 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047a8:	4b7e      	ldr	r3, [pc, #504]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d05b      	beq.n	800486c <HAL_RCC_OscConfig+0x108>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d157      	bne.n	800486c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e24e      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047c8:	d106      	bne.n	80047d8 <HAL_RCC_OscConfig+0x74>
 80047ca:	4b76      	ldr	r3, [pc, #472]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a75      	ldr	r2, [pc, #468]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80047d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d4:	6013      	str	r3, [r2, #0]
 80047d6:	e01d      	b.n	8004814 <HAL_RCC_OscConfig+0xb0>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047e0:	d10c      	bne.n	80047fc <HAL_RCC_OscConfig+0x98>
 80047e2:	4b70      	ldr	r3, [pc, #448]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a6f      	ldr	r2, [pc, #444]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80047e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	4b6d      	ldr	r3, [pc, #436]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a6c      	ldr	r2, [pc, #432]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80047f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047f8:	6013      	str	r3, [r2, #0]
 80047fa:	e00b      	b.n	8004814 <HAL_RCC_OscConfig+0xb0>
 80047fc:	4b69      	ldr	r3, [pc, #420]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a68      	ldr	r2, [pc, #416]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004802:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004806:	6013      	str	r3, [r2, #0]
 8004808:	4b66      	ldr	r3, [pc, #408]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a65      	ldr	r2, [pc, #404]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 800480e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004812:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d013      	beq.n	8004844 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800481c:	f7fd fe82 	bl	8002524 <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004822:	e008      	b.n	8004836 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004824:	f7fd fe7e 	bl	8002524 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b64      	cmp	r3, #100	; 0x64
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e213      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004836:	4b5b      	ldr	r3, [pc, #364]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d0f0      	beq.n	8004824 <HAL_RCC_OscConfig+0xc0>
 8004842:	e014      	b.n	800486e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004844:	f7fd fe6e 	bl	8002524 <HAL_GetTick>
 8004848:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800484a:	e008      	b.n	800485e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800484c:	f7fd fe6a 	bl	8002524 <HAL_GetTick>
 8004850:	4602      	mov	r2, r0
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	2b64      	cmp	r3, #100	; 0x64
 8004858:	d901      	bls.n	800485e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800485a:	2303      	movs	r3, #3
 800485c:	e1ff      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800485e:	4b51      	ldr	r3, [pc, #324]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1f0      	bne.n	800484c <HAL_RCC_OscConfig+0xe8>
 800486a:	e000      	b.n	800486e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800486c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0302 	and.w	r3, r3, #2
 8004876:	2b00      	cmp	r3, #0
 8004878:	d063      	beq.n	8004942 <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800487a:	4b4a      	ldr	r3, [pc, #296]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	f003 030c 	and.w	r3, r3, #12
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00b      	beq.n	800489e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004886:	4b47      	ldr	r3, [pc, #284]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800488e:	2b08      	cmp	r3, #8
 8004890:	d11c      	bne.n	80048cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004892:	4b44      	ldr	r3, [pc, #272]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d116      	bne.n	80048cc <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800489e:	4b41      	ldr	r3, [pc, #260]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d005      	beq.n	80048b6 <HAL_RCC_OscConfig+0x152>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d001      	beq.n	80048b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e1d3      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048b6:	4b3b      	ldr	r3, [pc, #236]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	00db      	lsls	r3, r3, #3
 80048c4:	4937      	ldr	r1, [pc, #220]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048ca:	e03a      	b.n	8004942 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d020      	beq.n	8004916 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048d4:	4b34      	ldr	r3, [pc, #208]	; (80049a8 <HAL_RCC_OscConfig+0x244>)
 80048d6:	2201      	movs	r2, #1
 80048d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048da:	f7fd fe23 	bl	8002524 <HAL_GetTick>
 80048de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048e0:	e008      	b.n	80048f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048e2:	f7fd fe1f 	bl	8002524 <HAL_GetTick>
 80048e6:	4602      	mov	r2, r0
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e1b4      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048f4:	4b2b      	ldr	r3, [pc, #172]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0f0      	beq.n	80048e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004900:	4b28      	ldr	r3, [pc, #160]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	00db      	lsls	r3, r3, #3
 800490e:	4925      	ldr	r1, [pc, #148]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004910:	4313      	orrs	r3, r2
 8004912:	600b      	str	r3, [r1, #0]
 8004914:	e015      	b.n	8004942 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004916:	4b24      	ldr	r3, [pc, #144]	; (80049a8 <HAL_RCC_OscConfig+0x244>)
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800491c:	f7fd fe02 	bl	8002524 <HAL_GetTick>
 8004920:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004922:	e008      	b.n	8004936 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004924:	f7fd fdfe 	bl	8002524 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b02      	cmp	r3, #2
 8004930:	d901      	bls.n	8004936 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e193      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004936:	4b1b      	ldr	r3, [pc, #108]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1f0      	bne.n	8004924 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d036      	beq.n	80049bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d016      	beq.n	8004984 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004956:	4b15      	ldr	r3, [pc, #84]	; (80049ac <HAL_RCC_OscConfig+0x248>)
 8004958:	2201      	movs	r2, #1
 800495a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800495c:	f7fd fde2 	bl	8002524 <HAL_GetTick>
 8004960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004962:	e008      	b.n	8004976 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004964:	f7fd fdde 	bl	8002524 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b02      	cmp	r3, #2
 8004970:	d901      	bls.n	8004976 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e173      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004976:	4b0b      	ldr	r3, [pc, #44]	; (80049a4 <HAL_RCC_OscConfig+0x240>)
 8004978:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0f0      	beq.n	8004964 <HAL_RCC_OscConfig+0x200>
 8004982:	e01b      	b.n	80049bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004984:	4b09      	ldr	r3, [pc, #36]	; (80049ac <HAL_RCC_OscConfig+0x248>)
 8004986:	2200      	movs	r2, #0
 8004988:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800498a:	f7fd fdcb 	bl	8002524 <HAL_GetTick>
 800498e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004990:	e00e      	b.n	80049b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004992:	f7fd fdc7 	bl	8002524 <HAL_GetTick>
 8004996:	4602      	mov	r2, r0
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	2b02      	cmp	r3, #2
 800499e:	d907      	bls.n	80049b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e15c      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
 80049a4:	40023800 	.word	0x40023800
 80049a8:	42470000 	.word	0x42470000
 80049ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049b0:	4b8a      	ldr	r3, [pc, #552]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 80049b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049b4:	f003 0302 	and.w	r3, r3, #2
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d1ea      	bne.n	8004992 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f000 8097 	beq.w	8004af8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ca:	2300      	movs	r3, #0
 80049cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049ce:	4b83      	ldr	r3, [pc, #524]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 80049d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10f      	bne.n	80049fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049da:	2300      	movs	r3, #0
 80049dc:	60bb      	str	r3, [r7, #8]
 80049de:	4b7f      	ldr	r3, [pc, #508]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	4a7e      	ldr	r2, [pc, #504]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 80049e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049e8:	6413      	str	r3, [r2, #64]	; 0x40
 80049ea:	4b7c      	ldr	r3, [pc, #496]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f2:	60bb      	str	r3, [r7, #8]
 80049f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049f6:	2301      	movs	r3, #1
 80049f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049fa:	4b79      	ldr	r3, [pc, #484]	; (8004be0 <HAL_RCC_OscConfig+0x47c>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d118      	bne.n	8004a38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a06:	4b76      	ldr	r3, [pc, #472]	; (8004be0 <HAL_RCC_OscConfig+0x47c>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a75      	ldr	r2, [pc, #468]	; (8004be0 <HAL_RCC_OscConfig+0x47c>)
 8004a0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a12:	f7fd fd87 	bl	8002524 <HAL_GetTick>
 8004a16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a18:	e008      	b.n	8004a2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a1a:	f7fd fd83 	bl	8002524 <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d901      	bls.n	8004a2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e118      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a2c:	4b6c      	ldr	r3, [pc, #432]	; (8004be0 <HAL_RCC_OscConfig+0x47c>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d0f0      	beq.n	8004a1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d106      	bne.n	8004a4e <HAL_RCC_OscConfig+0x2ea>
 8004a40:	4b66      	ldr	r3, [pc, #408]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a44:	4a65      	ldr	r2, [pc, #404]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004a46:	f043 0301 	orr.w	r3, r3, #1
 8004a4a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a4c:	e01c      	b.n	8004a88 <HAL_RCC_OscConfig+0x324>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	2b05      	cmp	r3, #5
 8004a54:	d10c      	bne.n	8004a70 <HAL_RCC_OscConfig+0x30c>
 8004a56:	4b61      	ldr	r3, [pc, #388]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a5a:	4a60      	ldr	r2, [pc, #384]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004a5c:	f043 0304 	orr.w	r3, r3, #4
 8004a60:	6713      	str	r3, [r2, #112]	; 0x70
 8004a62:	4b5e      	ldr	r3, [pc, #376]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a66:	4a5d      	ldr	r2, [pc, #372]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004a68:	f043 0301 	orr.w	r3, r3, #1
 8004a6c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a6e:	e00b      	b.n	8004a88 <HAL_RCC_OscConfig+0x324>
 8004a70:	4b5a      	ldr	r3, [pc, #360]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a74:	4a59      	ldr	r2, [pc, #356]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004a76:	f023 0301 	bic.w	r3, r3, #1
 8004a7a:	6713      	str	r3, [r2, #112]	; 0x70
 8004a7c:	4b57      	ldr	r3, [pc, #348]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a80:	4a56      	ldr	r2, [pc, #344]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004a82:	f023 0304 	bic.w	r3, r3, #4
 8004a86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d015      	beq.n	8004abc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a90:	f7fd fd48 	bl	8002524 <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a96:	e00a      	b.n	8004aae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a98:	f7fd fd44 	bl	8002524 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d901      	bls.n	8004aae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e0d7      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aae:	4b4b      	ldr	r3, [pc, #300]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d0ee      	beq.n	8004a98 <HAL_RCC_OscConfig+0x334>
 8004aba:	e014      	b.n	8004ae6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004abc:	f7fd fd32 	bl	8002524 <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ac2:	e00a      	b.n	8004ada <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ac4:	f7fd fd2e 	bl	8002524 <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e0c1      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ada:	4b40      	ldr	r3, [pc, #256]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1ee      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ae6:	7dfb      	ldrb	r3, [r7, #23]
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d105      	bne.n	8004af8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004aec:	4b3b      	ldr	r3, [pc, #236]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af0:	4a3a      	ldr	r2, [pc, #232]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004af2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004af6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f000 80ad 	beq.w	8004c5c <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b02:	4b36      	ldr	r3, [pc, #216]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 030c 	and.w	r3, r3, #12
 8004b0a:	2b08      	cmp	r3, #8
 8004b0c:	d060      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x46c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d145      	bne.n	8004ba2 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b16:	4b33      	ldr	r3, [pc, #204]	; (8004be4 <HAL_RCC_OscConfig+0x480>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b1c:	f7fd fd02 	bl	8002524 <HAL_GetTick>
 8004b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b22:	e008      	b.n	8004b36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b24:	f7fd fcfe 	bl	8002524 <HAL_GetTick>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d901      	bls.n	8004b36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e093      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b36:	4b29      	ldr	r3, [pc, #164]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d1f0      	bne.n	8004b24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	69da      	ldr	r2, [r3, #28]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	431a      	orrs	r2, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b50:	019b      	lsls	r3, r3, #6
 8004b52:	431a      	orrs	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b58:	085b      	lsrs	r3, r3, #1
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	041b      	lsls	r3, r3, #16
 8004b5e:	431a      	orrs	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b64:	061b      	lsls	r3, r3, #24
 8004b66:	431a      	orrs	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6c:	071b      	lsls	r3, r3, #28
 8004b6e:	491b      	ldr	r1, [pc, #108]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b74:	4b1b      	ldr	r3, [pc, #108]	; (8004be4 <HAL_RCC_OscConfig+0x480>)
 8004b76:	2201      	movs	r2, #1
 8004b78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7a:	f7fd fcd3 	bl	8002524 <HAL_GetTick>
 8004b7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b80:	e008      	b.n	8004b94 <HAL_RCC_OscConfig+0x430>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b82:	f7fd fccf 	bl	8002524 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d901      	bls.n	8004b94 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e064      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b94:	4b11      	ldr	r3, [pc, #68]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d0f0      	beq.n	8004b82 <HAL_RCC_OscConfig+0x41e>
 8004ba0:	e05c      	b.n	8004c5c <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ba2:	4b10      	ldr	r3, [pc, #64]	; (8004be4 <HAL_RCC_OscConfig+0x480>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba8:	f7fd fcbc 	bl	8002524 <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004bb0:	f7fd fcb8 	bl	8002524 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b02      	cmp	r3, #2
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e04d      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bc2:	4b06      	ldr	r3, [pc, #24]	; (8004bdc <HAL_RCC_OscConfig+0x478>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1f0      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x44c>
 8004bce:	e045      	b.n	8004c5c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	699b      	ldr	r3, [r3, #24]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d107      	bne.n	8004be8 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e040      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
 8004bdc:	40023800 	.word	0x40023800
 8004be0:	40007000 	.word	0x40007000
 8004be4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004be8:	4b1f      	ldr	r3, [pc, #124]	; (8004c68 <HAL_RCC_OscConfig+0x504>)
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	699b      	ldr	r3, [r3, #24]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d030      	beq.n	8004c58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d129      	bne.n	8004c58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d122      	bne.n	8004c58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c18:	4013      	ands	r3, r2
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c1e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d119      	bne.n	8004c58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c2e:	085b      	lsrs	r3, r3, #1
 8004c30:	3b01      	subs	r3, #1
 8004c32:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d10f      	bne.n	8004c58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c42:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d107      	bne.n	8004c58 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d001      	beq.n	8004c5c <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e000      	b.n	8004c5e <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3718      	adds	r7, #24
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	40023800 	.word	0x40023800

08004c6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e041      	b.n	8004d02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d106      	bne.n	8004c98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f839 	bl	8004d0a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2202      	movs	r2, #2
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	3304      	adds	r3, #4
 8004ca8:	4619      	mov	r1, r3
 8004caa:	4610      	mov	r0, r2
 8004cac:	f000 f9d8 	bl	8005060 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3708      	adds	r7, #8
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004d0a:	b480      	push	{r7}
 8004d0c:	b083      	sub	sp, #12
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004d12:	bf00      	nop
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
	...

08004d20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d001      	beq.n	8004d38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	e04e      	b.n	8004dd6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68da      	ldr	r2, [r3, #12]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0201 	orr.w	r2, r2, #1
 8004d4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a23      	ldr	r2, [pc, #140]	; (8004de4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d022      	beq.n	8004da0 <HAL_TIM_Base_Start_IT+0x80>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d62:	d01d      	beq.n	8004da0 <HAL_TIM_Base_Start_IT+0x80>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a1f      	ldr	r2, [pc, #124]	; (8004de8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d018      	beq.n	8004da0 <HAL_TIM_Base_Start_IT+0x80>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a1e      	ldr	r2, [pc, #120]	; (8004dec <HAL_TIM_Base_Start_IT+0xcc>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d013      	beq.n	8004da0 <HAL_TIM_Base_Start_IT+0x80>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a1c      	ldr	r2, [pc, #112]	; (8004df0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d00e      	beq.n	8004da0 <HAL_TIM_Base_Start_IT+0x80>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a1b      	ldr	r2, [pc, #108]	; (8004df4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d009      	beq.n	8004da0 <HAL_TIM_Base_Start_IT+0x80>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a19      	ldr	r2, [pc, #100]	; (8004df8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d004      	beq.n	8004da0 <HAL_TIM_Base_Start_IT+0x80>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a18      	ldr	r2, [pc, #96]	; (8004dfc <HAL_TIM_Base_Start_IT+0xdc>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d111      	bne.n	8004dc4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2b06      	cmp	r3, #6
 8004db0:	d010      	beq.n	8004dd4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0201 	orr.w	r2, r2, #1
 8004dc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc2:	e007      	b.n	8004dd4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f042 0201 	orr.w	r2, r2, #1
 8004dd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	40010000 	.word	0x40010000
 8004de8:	40000400 	.word	0x40000400
 8004dec:	40000800 	.word	0x40000800
 8004df0:	40000c00 	.word	0x40000c00
 8004df4:	40010400 	.word	0x40010400
 8004df8:	40014000 	.word	0x40014000
 8004dfc:	40001800 	.word	0x40001800

08004e00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d122      	bne.n	8004e5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d11b      	bne.n	8004e5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f06f 0202 	mvn.w	r2, #2
 8004e2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	f003 0303 	and.w	r3, r3, #3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d003      	beq.n	8004e4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 f8ee 	bl	8005024 <HAL_TIM_IC_CaptureCallback>
 8004e48:	e005      	b.n	8004e56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 f8e0 	bl	8005010 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 f8f1 	bl	8005038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	f003 0304 	and.w	r3, r3, #4
 8004e66:	2b04      	cmp	r3, #4
 8004e68:	d122      	bne.n	8004eb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f003 0304 	and.w	r3, r3, #4
 8004e74:	2b04      	cmp	r3, #4
 8004e76:	d11b      	bne.n	8004eb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f06f 0204 	mvn.w	r2, #4
 8004e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2202      	movs	r2, #2
 8004e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f8c4 	bl	8005024 <HAL_TIM_IC_CaptureCallback>
 8004e9c:	e005      	b.n	8004eaa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 f8b6 	bl	8005010 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 f8c7 	bl	8005038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	691b      	ldr	r3, [r3, #16]
 8004eb6:	f003 0308 	and.w	r3, r3, #8
 8004eba:	2b08      	cmp	r3, #8
 8004ebc:	d122      	bne.n	8004f04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	f003 0308 	and.w	r3, r3, #8
 8004ec8:	2b08      	cmp	r3, #8
 8004eca:	d11b      	bne.n	8004f04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f06f 0208 	mvn.w	r2, #8
 8004ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2204      	movs	r2, #4
 8004eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	69db      	ldr	r3, [r3, #28]
 8004ee2:	f003 0303 	and.w	r3, r3, #3
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d003      	beq.n	8004ef2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f000 f89a 	bl	8005024 <HAL_TIM_IC_CaptureCallback>
 8004ef0:	e005      	b.n	8004efe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 f88c 	bl	8005010 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 f89d 	bl	8005038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	f003 0310 	and.w	r3, r3, #16
 8004f0e:	2b10      	cmp	r3, #16
 8004f10:	d122      	bne.n	8004f58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	f003 0310 	and.w	r3, r3, #16
 8004f1c:	2b10      	cmp	r3, #16
 8004f1e:	d11b      	bne.n	8004f58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f06f 0210 	mvn.w	r2, #16
 8004f28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2208      	movs	r2, #8
 8004f2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	69db      	ldr	r3, [r3, #28]
 8004f36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d003      	beq.n	8004f46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 f870 	bl	8005024 <HAL_TIM_IC_CaptureCallback>
 8004f44:	e005      	b.n	8004f52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 f862 	bl	8005010 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f000 f873 	bl	8005038 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d10e      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d107      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f06f 0201 	mvn.w	r2, #1
 8004f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7fd f848 	bl	8002014 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f8e:	2b80      	cmp	r3, #128	; 0x80
 8004f90:	d10e      	bne.n	8004fb0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f9c:	2b80      	cmp	r3, #128	; 0x80
 8004f9e:	d107      	bne.n	8004fb0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 f902 	bl	80051b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fba:	2b40      	cmp	r3, #64	; 0x40
 8004fbc:	d10e      	bne.n	8004fdc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fc8:	2b40      	cmp	r3, #64	; 0x40
 8004fca:	d107      	bne.n	8004fdc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 f838 	bl	800504c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	f003 0320 	and.w	r3, r3, #32
 8004fe6:	2b20      	cmp	r3, #32
 8004fe8:	d10e      	bne.n	8005008 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68db      	ldr	r3, [r3, #12]
 8004ff0:	f003 0320 	and.w	r3, r3, #32
 8004ff4:	2b20      	cmp	r3, #32
 8004ff6:	d107      	bne.n	8005008 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f06f 0220 	mvn.w	r2, #32
 8005000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f8cc 	bl	80051a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005008:	bf00      	nop
 800500a:	3708      	adds	r7, #8
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005038:	b480      	push	{r7}
 800503a:	b083      	sub	sp, #12
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005040:	bf00      	nop
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800504c:	b480      	push	{r7}
 800504e:	b083      	sub	sp, #12
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005054:	bf00      	nop
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr

08005060 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005060:	b480      	push	{r7}
 8005062:	b085      	sub	sp, #20
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a40      	ldr	r2, [pc, #256]	; (8005174 <TIM_Base_SetConfig+0x114>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d013      	beq.n	80050a0 <TIM_Base_SetConfig+0x40>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800507e:	d00f      	beq.n	80050a0 <TIM_Base_SetConfig+0x40>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4a3d      	ldr	r2, [pc, #244]	; (8005178 <TIM_Base_SetConfig+0x118>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d00b      	beq.n	80050a0 <TIM_Base_SetConfig+0x40>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	4a3c      	ldr	r2, [pc, #240]	; (800517c <TIM_Base_SetConfig+0x11c>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d007      	beq.n	80050a0 <TIM_Base_SetConfig+0x40>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	4a3b      	ldr	r2, [pc, #236]	; (8005180 <TIM_Base_SetConfig+0x120>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d003      	beq.n	80050a0 <TIM_Base_SetConfig+0x40>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	4a3a      	ldr	r2, [pc, #232]	; (8005184 <TIM_Base_SetConfig+0x124>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d108      	bne.n	80050b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	68fa      	ldr	r2, [r7, #12]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a2f      	ldr	r2, [pc, #188]	; (8005174 <TIM_Base_SetConfig+0x114>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d02b      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050c0:	d027      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a2c      	ldr	r2, [pc, #176]	; (8005178 <TIM_Base_SetConfig+0x118>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d023      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a2b      	ldr	r2, [pc, #172]	; (800517c <TIM_Base_SetConfig+0x11c>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d01f      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a2a      	ldr	r2, [pc, #168]	; (8005180 <TIM_Base_SetConfig+0x120>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d01b      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a29      	ldr	r2, [pc, #164]	; (8005184 <TIM_Base_SetConfig+0x124>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d017      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a28      	ldr	r2, [pc, #160]	; (8005188 <TIM_Base_SetConfig+0x128>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d013      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a27      	ldr	r2, [pc, #156]	; (800518c <TIM_Base_SetConfig+0x12c>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d00f      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a26      	ldr	r2, [pc, #152]	; (8005190 <TIM_Base_SetConfig+0x130>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d00b      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a25      	ldr	r2, [pc, #148]	; (8005194 <TIM_Base_SetConfig+0x134>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d007      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	4a24      	ldr	r2, [pc, #144]	; (8005198 <TIM_Base_SetConfig+0x138>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d003      	beq.n	8005112 <TIM_Base_SetConfig+0xb2>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4a23      	ldr	r2, [pc, #140]	; (800519c <TIM_Base_SetConfig+0x13c>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d108      	bne.n	8005124 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005118:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	4313      	orrs	r3, r2
 8005122:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	4313      	orrs	r3, r2
 8005130:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	689a      	ldr	r2, [r3, #8]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a0a      	ldr	r2, [pc, #40]	; (8005174 <TIM_Base_SetConfig+0x114>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d003      	beq.n	8005158 <TIM_Base_SetConfig+0xf8>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a0c      	ldr	r2, [pc, #48]	; (8005184 <TIM_Base_SetConfig+0x124>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d103      	bne.n	8005160 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	691a      	ldr	r2, [r3, #16]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	615a      	str	r2, [r3, #20]
}
 8005166:	bf00      	nop
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop
 8005174:	40010000 	.word	0x40010000
 8005178:	40000400 	.word	0x40000400
 800517c:	40000800 	.word	0x40000800
 8005180:	40000c00 	.word	0x40000c00
 8005184:	40010400 	.word	0x40010400
 8005188:	40014000 	.word	0x40014000
 800518c:	40014400 	.word	0x40014400
 8005190:	40014800 	.word	0x40014800
 8005194:	40001800 	.word	0x40001800
 8005198:	40001c00 	.word	0x40001c00
 800519c:	40002000 	.word	0x40002000

080051a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d101      	bne.n	80051da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e03f      	b.n	800525a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d106      	bne.n	80051f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f7fd f8f0 	bl	80023d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2224      	movs	r2, #36	; 0x24
 80051f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	68da      	ldr	r2, [r3, #12]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800520a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 f929 	bl	8005464 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	691a      	ldr	r2, [r3, #16]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005220:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	695a      	ldr	r2, [r3, #20]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005230:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68da      	ldr	r2, [r3, #12]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005240:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2220      	movs	r2, #32
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2220      	movs	r2, #32
 8005254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005258:	2300      	movs	r3, #0
}
 800525a:	4618      	mov	r0, r3
 800525c:	3708      	adds	r7, #8
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b08a      	sub	sp, #40	; 0x28
 8005266:	af02      	add	r7, sp, #8
 8005268:	60f8      	str	r0, [r7, #12]
 800526a:	60b9      	str	r1, [r7, #8]
 800526c:	603b      	str	r3, [r7, #0]
 800526e:	4613      	mov	r3, r2
 8005270:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005272:	2300      	movs	r3, #0
 8005274:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b20      	cmp	r3, #32
 8005280:	d17c      	bne.n	800537c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d002      	beq.n	800528e <HAL_UART_Transmit+0x2c>
 8005288:	88fb      	ldrh	r3, [r7, #6]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d101      	bne.n	8005292 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e075      	b.n	800537e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005298:	2b01      	cmp	r3, #1
 800529a:	d101      	bne.n	80052a0 <HAL_UART_Transmit+0x3e>
 800529c:	2302      	movs	r3, #2
 800529e:	e06e      	b.n	800537e <HAL_UART_Transmit+0x11c>
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2200      	movs	r2, #0
 80052ac:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2221      	movs	r2, #33	; 0x21
 80052b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052b6:	f7fd f935 	bl	8002524 <HAL_GetTick>
 80052ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	88fa      	ldrh	r2, [r7, #6]
 80052c0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	88fa      	ldrh	r2, [r7, #6]
 80052c6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052d0:	d108      	bne.n	80052e4 <HAL_UART_Transmit+0x82>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d104      	bne.n	80052e4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80052da:	2300      	movs	r3, #0
 80052dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	61bb      	str	r3, [r7, #24]
 80052e2:	e003      	b.n	80052ec <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052e8:	2300      	movs	r3, #0
 80052ea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80052f4:	e02a      	b.n	800534c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	2200      	movs	r2, #0
 80052fe:	2180      	movs	r1, #128	; 0x80
 8005300:	68f8      	ldr	r0, [r7, #12]
 8005302:	f000 f840 	bl	8005386 <UART_WaitOnFlagUntilTimeout>
 8005306:	4603      	mov	r3, r0
 8005308:	2b00      	cmp	r3, #0
 800530a:	d001      	beq.n	8005310 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e036      	b.n	800537e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d10b      	bne.n	800532e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	881b      	ldrh	r3, [r3, #0]
 800531a:	461a      	mov	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005324:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	3302      	adds	r3, #2
 800532a:	61bb      	str	r3, [r7, #24]
 800532c:	e007      	b.n	800533e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	781a      	ldrb	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	3301      	adds	r3, #1
 800533c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005342:	b29b      	uxth	r3, r3
 8005344:	3b01      	subs	r3, #1
 8005346:	b29a      	uxth	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005350:	b29b      	uxth	r3, r3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d1cf      	bne.n	80052f6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	9300      	str	r3, [sp, #0]
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	2200      	movs	r2, #0
 800535e:	2140      	movs	r1, #64	; 0x40
 8005360:	68f8      	ldr	r0, [r7, #12]
 8005362:	f000 f810 	bl	8005386 <UART_WaitOnFlagUntilTimeout>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d001      	beq.n	8005370 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e006      	b.n	800537e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2220      	movs	r2, #32
 8005374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005378:	2300      	movs	r3, #0
 800537a:	e000      	b.n	800537e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800537c:	2302      	movs	r3, #2
  }
}
 800537e:	4618      	mov	r0, r3
 8005380:	3720      	adds	r7, #32
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}

08005386 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005386:	b580      	push	{r7, lr}
 8005388:	b090      	sub	sp, #64	; 0x40
 800538a:	af00      	add	r7, sp, #0
 800538c:	60f8      	str	r0, [r7, #12]
 800538e:	60b9      	str	r1, [r7, #8]
 8005390:	603b      	str	r3, [r7, #0]
 8005392:	4613      	mov	r3, r2
 8005394:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005396:	e050      	b.n	800543a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005398:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800539a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800539e:	d04c      	beq.n	800543a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80053a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d007      	beq.n	80053b6 <UART_WaitOnFlagUntilTimeout+0x30>
 80053a6:	f7fd f8bd 	bl	8002524 <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d241      	bcs.n	800543a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	330c      	adds	r3, #12
 80053bc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c0:	e853 3f00 	ldrex	r3, [r3]
 80053c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80053c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80053cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	330c      	adds	r3, #12
 80053d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80053d6:	637a      	str	r2, [r7, #52]	; 0x34
 80053d8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80053dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053de:	e841 2300 	strex	r3, r2, [r1]
 80053e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80053e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d1e5      	bne.n	80053b6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	3314      	adds	r3, #20
 80053f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	e853 3f00 	ldrex	r3, [r3]
 80053f8:	613b      	str	r3, [r7, #16]
   return(result);
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	f023 0301 	bic.w	r3, r3, #1
 8005400:	63bb      	str	r3, [r7, #56]	; 0x38
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	3314      	adds	r3, #20
 8005408:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800540a:	623a      	str	r2, [r7, #32]
 800540c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540e:	69f9      	ldr	r1, [r7, #28]
 8005410:	6a3a      	ldr	r2, [r7, #32]
 8005412:	e841 2300 	strex	r3, r2, [r1]
 8005416:	61bb      	str	r3, [r7, #24]
   return(result);
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1e5      	bne.n	80053ea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2220      	movs	r2, #32
 8005422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2220      	movs	r2, #32
 800542a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e00f      	b.n	800545a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	4013      	ands	r3, r2
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	429a      	cmp	r2, r3
 8005448:	bf0c      	ite	eq
 800544a:	2301      	moveq	r3, #1
 800544c:	2300      	movne	r3, #0
 800544e:	b2db      	uxtb	r3, r3
 8005450:	461a      	mov	r2, r3
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	429a      	cmp	r2, r3
 8005456:	d09f      	beq.n	8005398 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3740      	adds	r7, #64	; 0x40
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
	...

08005464 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005468:	b0c0      	sub	sp, #256	; 0x100
 800546a:	af00      	add	r7, sp, #0
 800546c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800547c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005480:	68d9      	ldr	r1, [r3, #12]
 8005482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	ea40 0301 	orr.w	r3, r0, r1
 800548c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800548e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005492:	689a      	ldr	r2, [r3, #8]
 8005494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	431a      	orrs	r2, r3
 800549c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	431a      	orrs	r2, r3
 80054a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054a8:	69db      	ldr	r3, [r3, #28]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80054b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80054bc:	f021 010c 	bic.w	r1, r1, #12
 80054c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80054ca:	430b      	orrs	r3, r1
 80054cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80054da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054de:	6999      	ldr	r1, [r3, #24]
 80054e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	ea40 0301 	orr.w	r3, r0, r1
 80054ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	4b8f      	ldr	r3, [pc, #572]	; (8005730 <UART_SetConfig+0x2cc>)
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d005      	beq.n	8005504 <UART_SetConfig+0xa0>
 80054f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	4b8d      	ldr	r3, [pc, #564]	; (8005734 <UART_SetConfig+0x2d0>)
 8005500:	429a      	cmp	r2, r3
 8005502:	d104      	bne.n	800550e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005504:	f7ff f8e8 	bl	80046d8 <HAL_RCC_GetPCLK2Freq>
 8005508:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800550c:	e003      	b.n	8005516 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800550e:	f7ff f8cf 	bl	80046b0 <HAL_RCC_GetPCLK1Freq>
 8005512:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800551a:	69db      	ldr	r3, [r3, #28]
 800551c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005520:	f040 810c 	bne.w	800573c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005524:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005528:	2200      	movs	r2, #0
 800552a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800552e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005532:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005536:	4622      	mov	r2, r4
 8005538:	462b      	mov	r3, r5
 800553a:	1891      	adds	r1, r2, r2
 800553c:	65b9      	str	r1, [r7, #88]	; 0x58
 800553e:	415b      	adcs	r3, r3
 8005540:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005542:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005546:	4621      	mov	r1, r4
 8005548:	eb12 0801 	adds.w	r8, r2, r1
 800554c:	4629      	mov	r1, r5
 800554e:	eb43 0901 	adc.w	r9, r3, r1
 8005552:	f04f 0200 	mov.w	r2, #0
 8005556:	f04f 0300 	mov.w	r3, #0
 800555a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800555e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005562:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005566:	4690      	mov	r8, r2
 8005568:	4699      	mov	r9, r3
 800556a:	4623      	mov	r3, r4
 800556c:	eb18 0303 	adds.w	r3, r8, r3
 8005570:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005574:	462b      	mov	r3, r5
 8005576:	eb49 0303 	adc.w	r3, r9, r3
 800557a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800557e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800558a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800558e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005592:	460b      	mov	r3, r1
 8005594:	18db      	adds	r3, r3, r3
 8005596:	653b      	str	r3, [r7, #80]	; 0x50
 8005598:	4613      	mov	r3, r2
 800559a:	eb42 0303 	adc.w	r3, r2, r3
 800559e:	657b      	str	r3, [r7, #84]	; 0x54
 80055a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80055a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80055a8:	f7fb fb8e 	bl	8000cc8 <__aeabi_uldivmod>
 80055ac:	4602      	mov	r2, r0
 80055ae:	460b      	mov	r3, r1
 80055b0:	4b61      	ldr	r3, [pc, #388]	; (8005738 <UART_SetConfig+0x2d4>)
 80055b2:	fba3 2302 	umull	r2, r3, r3, r2
 80055b6:	095b      	lsrs	r3, r3, #5
 80055b8:	011c      	lsls	r4, r3, #4
 80055ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80055be:	2200      	movs	r2, #0
 80055c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80055c4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80055c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80055cc:	4642      	mov	r2, r8
 80055ce:	464b      	mov	r3, r9
 80055d0:	1891      	adds	r1, r2, r2
 80055d2:	64b9      	str	r1, [r7, #72]	; 0x48
 80055d4:	415b      	adcs	r3, r3
 80055d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80055d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80055dc:	4641      	mov	r1, r8
 80055de:	eb12 0a01 	adds.w	sl, r2, r1
 80055e2:	4649      	mov	r1, r9
 80055e4:	eb43 0b01 	adc.w	fp, r3, r1
 80055e8:	f04f 0200 	mov.w	r2, #0
 80055ec:	f04f 0300 	mov.w	r3, #0
 80055f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80055f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80055f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055fc:	4692      	mov	sl, r2
 80055fe:	469b      	mov	fp, r3
 8005600:	4643      	mov	r3, r8
 8005602:	eb1a 0303 	adds.w	r3, sl, r3
 8005606:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800560a:	464b      	mov	r3, r9
 800560c:	eb4b 0303 	adc.w	r3, fp, r3
 8005610:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005620:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005624:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005628:	460b      	mov	r3, r1
 800562a:	18db      	adds	r3, r3, r3
 800562c:	643b      	str	r3, [r7, #64]	; 0x40
 800562e:	4613      	mov	r3, r2
 8005630:	eb42 0303 	adc.w	r3, r2, r3
 8005634:	647b      	str	r3, [r7, #68]	; 0x44
 8005636:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800563a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800563e:	f7fb fb43 	bl	8000cc8 <__aeabi_uldivmod>
 8005642:	4602      	mov	r2, r0
 8005644:	460b      	mov	r3, r1
 8005646:	4611      	mov	r1, r2
 8005648:	4b3b      	ldr	r3, [pc, #236]	; (8005738 <UART_SetConfig+0x2d4>)
 800564a:	fba3 2301 	umull	r2, r3, r3, r1
 800564e:	095b      	lsrs	r3, r3, #5
 8005650:	2264      	movs	r2, #100	; 0x64
 8005652:	fb02 f303 	mul.w	r3, r2, r3
 8005656:	1acb      	subs	r3, r1, r3
 8005658:	00db      	lsls	r3, r3, #3
 800565a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800565e:	4b36      	ldr	r3, [pc, #216]	; (8005738 <UART_SetConfig+0x2d4>)
 8005660:	fba3 2302 	umull	r2, r3, r3, r2
 8005664:	095b      	lsrs	r3, r3, #5
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800566c:	441c      	add	r4, r3
 800566e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005672:	2200      	movs	r2, #0
 8005674:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005678:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800567c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005680:	4642      	mov	r2, r8
 8005682:	464b      	mov	r3, r9
 8005684:	1891      	adds	r1, r2, r2
 8005686:	63b9      	str	r1, [r7, #56]	; 0x38
 8005688:	415b      	adcs	r3, r3
 800568a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800568c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005690:	4641      	mov	r1, r8
 8005692:	1851      	adds	r1, r2, r1
 8005694:	6339      	str	r1, [r7, #48]	; 0x30
 8005696:	4649      	mov	r1, r9
 8005698:	414b      	adcs	r3, r1
 800569a:	637b      	str	r3, [r7, #52]	; 0x34
 800569c:	f04f 0200 	mov.w	r2, #0
 80056a0:	f04f 0300 	mov.w	r3, #0
 80056a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80056a8:	4659      	mov	r1, fp
 80056aa:	00cb      	lsls	r3, r1, #3
 80056ac:	4651      	mov	r1, sl
 80056ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80056b2:	4651      	mov	r1, sl
 80056b4:	00ca      	lsls	r2, r1, #3
 80056b6:	4610      	mov	r0, r2
 80056b8:	4619      	mov	r1, r3
 80056ba:	4603      	mov	r3, r0
 80056bc:	4642      	mov	r2, r8
 80056be:	189b      	adds	r3, r3, r2
 80056c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80056c4:	464b      	mov	r3, r9
 80056c6:	460a      	mov	r2, r1
 80056c8:	eb42 0303 	adc.w	r3, r2, r3
 80056cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80056d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80056dc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80056e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80056e4:	460b      	mov	r3, r1
 80056e6:	18db      	adds	r3, r3, r3
 80056e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80056ea:	4613      	mov	r3, r2
 80056ec:	eb42 0303 	adc.w	r3, r2, r3
 80056f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80056f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80056fa:	f7fb fae5 	bl	8000cc8 <__aeabi_uldivmod>
 80056fe:	4602      	mov	r2, r0
 8005700:	460b      	mov	r3, r1
 8005702:	4b0d      	ldr	r3, [pc, #52]	; (8005738 <UART_SetConfig+0x2d4>)
 8005704:	fba3 1302 	umull	r1, r3, r3, r2
 8005708:	095b      	lsrs	r3, r3, #5
 800570a:	2164      	movs	r1, #100	; 0x64
 800570c:	fb01 f303 	mul.w	r3, r1, r3
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	00db      	lsls	r3, r3, #3
 8005714:	3332      	adds	r3, #50	; 0x32
 8005716:	4a08      	ldr	r2, [pc, #32]	; (8005738 <UART_SetConfig+0x2d4>)
 8005718:	fba2 2303 	umull	r2, r3, r2, r3
 800571c:	095b      	lsrs	r3, r3, #5
 800571e:	f003 0207 	and.w	r2, r3, #7
 8005722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4422      	add	r2, r4
 800572a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800572c:	e105      	b.n	800593a <UART_SetConfig+0x4d6>
 800572e:	bf00      	nop
 8005730:	40011000 	.word	0x40011000
 8005734:	40011400 	.word	0x40011400
 8005738:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800573c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005740:	2200      	movs	r2, #0
 8005742:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005746:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800574a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800574e:	4642      	mov	r2, r8
 8005750:	464b      	mov	r3, r9
 8005752:	1891      	adds	r1, r2, r2
 8005754:	6239      	str	r1, [r7, #32]
 8005756:	415b      	adcs	r3, r3
 8005758:	627b      	str	r3, [r7, #36]	; 0x24
 800575a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800575e:	4641      	mov	r1, r8
 8005760:	1854      	adds	r4, r2, r1
 8005762:	4649      	mov	r1, r9
 8005764:	eb43 0501 	adc.w	r5, r3, r1
 8005768:	f04f 0200 	mov.w	r2, #0
 800576c:	f04f 0300 	mov.w	r3, #0
 8005770:	00eb      	lsls	r3, r5, #3
 8005772:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005776:	00e2      	lsls	r2, r4, #3
 8005778:	4614      	mov	r4, r2
 800577a:	461d      	mov	r5, r3
 800577c:	4643      	mov	r3, r8
 800577e:	18e3      	adds	r3, r4, r3
 8005780:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005784:	464b      	mov	r3, r9
 8005786:	eb45 0303 	adc.w	r3, r5, r3
 800578a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800578e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800579a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800579e:	f04f 0200 	mov.w	r2, #0
 80057a2:	f04f 0300 	mov.w	r3, #0
 80057a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80057aa:	4629      	mov	r1, r5
 80057ac:	008b      	lsls	r3, r1, #2
 80057ae:	4621      	mov	r1, r4
 80057b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80057b4:	4621      	mov	r1, r4
 80057b6:	008a      	lsls	r2, r1, #2
 80057b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80057bc:	f7fb fa84 	bl	8000cc8 <__aeabi_uldivmod>
 80057c0:	4602      	mov	r2, r0
 80057c2:	460b      	mov	r3, r1
 80057c4:	4b60      	ldr	r3, [pc, #384]	; (8005948 <UART_SetConfig+0x4e4>)
 80057c6:	fba3 2302 	umull	r2, r3, r3, r2
 80057ca:	095b      	lsrs	r3, r3, #5
 80057cc:	011c      	lsls	r4, r3, #4
 80057ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80057d2:	2200      	movs	r2, #0
 80057d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80057d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80057dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80057e0:	4642      	mov	r2, r8
 80057e2:	464b      	mov	r3, r9
 80057e4:	1891      	adds	r1, r2, r2
 80057e6:	61b9      	str	r1, [r7, #24]
 80057e8:	415b      	adcs	r3, r3
 80057ea:	61fb      	str	r3, [r7, #28]
 80057ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057f0:	4641      	mov	r1, r8
 80057f2:	1851      	adds	r1, r2, r1
 80057f4:	6139      	str	r1, [r7, #16]
 80057f6:	4649      	mov	r1, r9
 80057f8:	414b      	adcs	r3, r1
 80057fa:	617b      	str	r3, [r7, #20]
 80057fc:	f04f 0200 	mov.w	r2, #0
 8005800:	f04f 0300 	mov.w	r3, #0
 8005804:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005808:	4659      	mov	r1, fp
 800580a:	00cb      	lsls	r3, r1, #3
 800580c:	4651      	mov	r1, sl
 800580e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005812:	4651      	mov	r1, sl
 8005814:	00ca      	lsls	r2, r1, #3
 8005816:	4610      	mov	r0, r2
 8005818:	4619      	mov	r1, r3
 800581a:	4603      	mov	r3, r0
 800581c:	4642      	mov	r2, r8
 800581e:	189b      	adds	r3, r3, r2
 8005820:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005824:	464b      	mov	r3, r9
 8005826:	460a      	mov	r2, r1
 8005828:	eb42 0303 	adc.w	r3, r2, r3
 800582c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	67bb      	str	r3, [r7, #120]	; 0x78
 800583a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800583c:	f04f 0200 	mov.w	r2, #0
 8005840:	f04f 0300 	mov.w	r3, #0
 8005844:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005848:	4649      	mov	r1, r9
 800584a:	008b      	lsls	r3, r1, #2
 800584c:	4641      	mov	r1, r8
 800584e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005852:	4641      	mov	r1, r8
 8005854:	008a      	lsls	r2, r1, #2
 8005856:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800585a:	f7fb fa35 	bl	8000cc8 <__aeabi_uldivmod>
 800585e:	4602      	mov	r2, r0
 8005860:	460b      	mov	r3, r1
 8005862:	4b39      	ldr	r3, [pc, #228]	; (8005948 <UART_SetConfig+0x4e4>)
 8005864:	fba3 1302 	umull	r1, r3, r3, r2
 8005868:	095b      	lsrs	r3, r3, #5
 800586a:	2164      	movs	r1, #100	; 0x64
 800586c:	fb01 f303 	mul.w	r3, r1, r3
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	011b      	lsls	r3, r3, #4
 8005874:	3332      	adds	r3, #50	; 0x32
 8005876:	4a34      	ldr	r2, [pc, #208]	; (8005948 <UART_SetConfig+0x4e4>)
 8005878:	fba2 2303 	umull	r2, r3, r2, r3
 800587c:	095b      	lsrs	r3, r3, #5
 800587e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005882:	441c      	add	r4, r3
 8005884:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005888:	2200      	movs	r2, #0
 800588a:	673b      	str	r3, [r7, #112]	; 0x70
 800588c:	677a      	str	r2, [r7, #116]	; 0x74
 800588e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005892:	4642      	mov	r2, r8
 8005894:	464b      	mov	r3, r9
 8005896:	1891      	adds	r1, r2, r2
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	415b      	adcs	r3, r3
 800589c:	60fb      	str	r3, [r7, #12]
 800589e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058a2:	4641      	mov	r1, r8
 80058a4:	1851      	adds	r1, r2, r1
 80058a6:	6039      	str	r1, [r7, #0]
 80058a8:	4649      	mov	r1, r9
 80058aa:	414b      	adcs	r3, r1
 80058ac:	607b      	str	r3, [r7, #4]
 80058ae:	f04f 0200 	mov.w	r2, #0
 80058b2:	f04f 0300 	mov.w	r3, #0
 80058b6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80058ba:	4659      	mov	r1, fp
 80058bc:	00cb      	lsls	r3, r1, #3
 80058be:	4651      	mov	r1, sl
 80058c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058c4:	4651      	mov	r1, sl
 80058c6:	00ca      	lsls	r2, r1, #3
 80058c8:	4610      	mov	r0, r2
 80058ca:	4619      	mov	r1, r3
 80058cc:	4603      	mov	r3, r0
 80058ce:	4642      	mov	r2, r8
 80058d0:	189b      	adds	r3, r3, r2
 80058d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80058d4:	464b      	mov	r3, r9
 80058d6:	460a      	mov	r2, r1
 80058d8:	eb42 0303 	adc.w	r3, r2, r3
 80058dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80058de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	663b      	str	r3, [r7, #96]	; 0x60
 80058e8:	667a      	str	r2, [r7, #100]	; 0x64
 80058ea:	f04f 0200 	mov.w	r2, #0
 80058ee:	f04f 0300 	mov.w	r3, #0
 80058f2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80058f6:	4649      	mov	r1, r9
 80058f8:	008b      	lsls	r3, r1, #2
 80058fa:	4641      	mov	r1, r8
 80058fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005900:	4641      	mov	r1, r8
 8005902:	008a      	lsls	r2, r1, #2
 8005904:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005908:	f7fb f9de 	bl	8000cc8 <__aeabi_uldivmod>
 800590c:	4602      	mov	r2, r0
 800590e:	460b      	mov	r3, r1
 8005910:	4b0d      	ldr	r3, [pc, #52]	; (8005948 <UART_SetConfig+0x4e4>)
 8005912:	fba3 1302 	umull	r1, r3, r3, r2
 8005916:	095b      	lsrs	r3, r3, #5
 8005918:	2164      	movs	r1, #100	; 0x64
 800591a:	fb01 f303 	mul.w	r3, r1, r3
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	011b      	lsls	r3, r3, #4
 8005922:	3332      	adds	r3, #50	; 0x32
 8005924:	4a08      	ldr	r2, [pc, #32]	; (8005948 <UART_SetConfig+0x4e4>)
 8005926:	fba2 2303 	umull	r2, r3, r2, r3
 800592a:	095b      	lsrs	r3, r3, #5
 800592c:	f003 020f 	and.w	r2, r3, #15
 8005930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4422      	add	r2, r4
 8005938:	609a      	str	r2, [r3, #8]
}
 800593a:	bf00      	nop
 800593c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005940:	46bd      	mov	sp, r7
 8005942:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005946:	bf00      	nop
 8005948:	51eb851f 	.word	0x51eb851f

0800594c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	4603      	mov	r3, r0
 8005954:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005956:	2300      	movs	r3, #0
 8005958:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800595a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800595e:	2b84      	cmp	r3, #132	; 0x84
 8005960:	d005      	beq.n	800596e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005962:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	4413      	add	r3, r2
 800596a:	3303      	adds	r3, #3
 800596c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800596e:	68fb      	ldr	r3, [r7, #12]
}
 8005970:	4618      	mov	r0, r3
 8005972:	3714      	adds	r7, #20
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr

0800597c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800597c:	b580      	push	{r7, lr}
 800597e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005980:	f000 faf6 	bl	8005f70 <vTaskStartScheduler>
  
  return osOK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	bd80      	pop	{r7, pc}

0800598a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800598a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800598c:	b089      	sub	sp, #36	; 0x24
 800598e:	af04      	add	r7, sp, #16
 8005990:	6078      	str	r0, [r7, #4]
 8005992:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	695b      	ldr	r3, [r3, #20]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d020      	beq.n	80059de <osThreadCreate+0x54>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d01c      	beq.n	80059de <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685c      	ldr	r4, [r3, #4]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681d      	ldr	r5, [r3, #0]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	691e      	ldr	r6, [r3, #16]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7ff ffc8 	bl	800594c <makeFreeRtosPriority>
 80059bc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059c6:	9202      	str	r2, [sp, #8]
 80059c8:	9301      	str	r3, [sp, #4]
 80059ca:	9100      	str	r1, [sp, #0]
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	4632      	mov	r2, r6
 80059d0:	4629      	mov	r1, r5
 80059d2:	4620      	mov	r0, r4
 80059d4:	f000 f8ed 	bl	8005bb2 <xTaskCreateStatic>
 80059d8:	4603      	mov	r3, r0
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	e01c      	b.n	8005a18 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685c      	ldr	r4, [r3, #4]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80059ea:	b29e      	uxth	r6, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80059f2:	4618      	mov	r0, r3
 80059f4:	f7ff ffaa 	bl	800594c <makeFreeRtosPriority>
 80059f8:	4602      	mov	r2, r0
 80059fa:	f107 030c 	add.w	r3, r7, #12
 80059fe:	9301      	str	r3, [sp, #4]
 8005a00:	9200      	str	r2, [sp, #0]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	4632      	mov	r2, r6
 8005a06:	4629      	mov	r1, r5
 8005a08:	4620      	mov	r0, r4
 8005a0a:	f000 f92f 	bl	8005c6c <xTaskCreate>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d001      	beq.n	8005a18 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005a14:	2300      	movs	r3, #0
 8005a16:	e000      	b.n	8005a1a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005a18:	68fb      	ldr	r3, [r7, #12]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3714      	adds	r7, #20
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005a22 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b084      	sub	sp, #16
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d001      	beq.n	8005a38 <osDelay+0x16>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	e000      	b.n	8005a3a <osDelay+0x18>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f000 fa64 	bl	8005f08 <vTaskDelay>
  
  return osOK;
 8005a40:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005a4a:	b480      	push	{r7}
 8005a4c:	b083      	sub	sp, #12
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f103 0208 	add.w	r2, r3, #8
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f04f 32ff 	mov.w	r2, #4294967295
 8005a62:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f103 0208 	add.w	r2, r3, #8
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f103 0208 	add.w	r2, r3, #8
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr

08005a8a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005a8a:	b480      	push	{r7}
 8005a8c:	b083      	sub	sp, #12
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr

08005aa4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b085      	sub	sp, #20
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	689a      	ldr	r2, [r3, #8]
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	683a      	ldr	r2, [r7, #0]
 8005ac8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	683a      	ldr	r2, [r7, #0]
 8005ace:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	1c5a      	adds	r2, r3, #1
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	601a      	str	r2, [r3, #0]
}
 8005ae0:	bf00      	nop
 8005ae2:	3714      	adds	r7, #20
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005aec:	b480      	push	{r7}
 8005aee:	b085      	sub	sp, #20
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b02:	d103      	bne.n	8005b0c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	691b      	ldr	r3, [r3, #16]
 8005b08:	60fb      	str	r3, [r7, #12]
 8005b0a:	e00c      	b.n	8005b26 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	3308      	adds	r3, #8
 8005b10:	60fb      	str	r3, [r7, #12]
 8005b12:	e002      	b.n	8005b1a <vListInsert+0x2e>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	60fb      	str	r3, [r7, #12]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d2f6      	bcs.n	8005b14 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	685a      	ldr	r2, [r3, #4]
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	683a      	ldr	r2, [r7, #0]
 8005b34:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	683a      	ldr	r2, [r7, #0]
 8005b40:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	1c5a      	adds	r2, r3, #1
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	601a      	str	r2, [r3, #0]
}
 8005b52:	bf00      	nop
 8005b54:	3714      	adds	r7, #20
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr

08005b5e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005b5e:	b480      	push	{r7}
 8005b60:	b085      	sub	sp, #20
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	6892      	ldr	r2, [r2, #8]
 8005b74:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	689b      	ldr	r3, [r3, #8]
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	6852      	ldr	r2, [r2, #4]
 8005b7e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d103      	bne.n	8005b92 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	689a      	ldr	r2, [r3, #8]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	1e5a      	subs	r2, r3, #1
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3714      	adds	r7, #20
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr

08005bb2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005bb2:	b580      	push	{r7, lr}
 8005bb4:	b08e      	sub	sp, #56	; 0x38
 8005bb6:	af04      	add	r7, sp, #16
 8005bb8:	60f8      	str	r0, [r7, #12]
 8005bba:	60b9      	str	r1, [r7, #8]
 8005bbc:	607a      	str	r2, [r7, #4]
 8005bbe:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d10a      	bne.n	8005bdc <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bca:	f383 8811 	msr	BASEPRI, r3
 8005bce:	f3bf 8f6f 	isb	sy
 8005bd2:	f3bf 8f4f 	dsb	sy
 8005bd6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005bd8:	bf00      	nop
 8005bda:	e7fe      	b.n	8005bda <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d10a      	bne.n	8005bf8 <xTaskCreateStatic+0x46>
	__asm volatile
 8005be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be6:	f383 8811 	msr	BASEPRI, r3
 8005bea:	f3bf 8f6f 	isb	sy
 8005bee:	f3bf 8f4f 	dsb	sy
 8005bf2:	61fb      	str	r3, [r7, #28]
}
 8005bf4:	bf00      	nop
 8005bf6:	e7fe      	b.n	8005bf6 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005bf8:	23b4      	movs	r3, #180	; 0xb4
 8005bfa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	2bb4      	cmp	r3, #180	; 0xb4
 8005c00:	d00a      	beq.n	8005c18 <xTaskCreateStatic+0x66>
	__asm volatile
 8005c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c06:	f383 8811 	msr	BASEPRI, r3
 8005c0a:	f3bf 8f6f 	isb	sy
 8005c0e:	f3bf 8f4f 	dsb	sy
 8005c12:	61bb      	str	r3, [r7, #24]
}
 8005c14:	bf00      	nop
 8005c16:	e7fe      	b.n	8005c16 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005c18:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d01e      	beq.n	8005c5e <xTaskCreateStatic+0xac>
 8005c20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d01b      	beq.n	8005c5e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c28:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c2e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005c38:	2300      	movs	r3, #0
 8005c3a:	9303      	str	r3, [sp, #12]
 8005c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3e:	9302      	str	r3, [sp, #8]
 8005c40:	f107 0314 	add.w	r3, r7, #20
 8005c44:	9301      	str	r3, [sp, #4]
 8005c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c48:	9300      	str	r3, [sp, #0]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	68b9      	ldr	r1, [r7, #8]
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 f851 	bl	8005cf8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005c58:	f000 f8ec 	bl	8005e34 <prvAddNewTaskToReadyList>
 8005c5c:	e001      	b.n	8005c62 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005c62:	697b      	ldr	r3, [r7, #20]
	}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3728      	adds	r7, #40	; 0x28
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b08c      	sub	sp, #48	; 0x30
 8005c70:	af04      	add	r7, sp, #16
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	603b      	str	r3, [r7, #0]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005c7c:	88fb      	ldrh	r3, [r7, #6]
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	4618      	mov	r0, r3
 8005c82:	f000 fef1 	bl	8006a68 <pvPortMalloc>
 8005c86:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d00e      	beq.n	8005cac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005c8e:	20b4      	movs	r0, #180	; 0xb4
 8005c90:	f000 feea 	bl	8006a68 <pvPortMalloc>
 8005c94:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d003      	beq.n	8005ca4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	631a      	str	r2, [r3, #48]	; 0x30
 8005ca2:	e005      	b.n	8005cb0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005ca4:	6978      	ldr	r0, [r7, #20]
 8005ca6:	f000 ffab 	bl	8006c00 <vPortFree>
 8005caa:	e001      	b.n	8005cb0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005cac:	2300      	movs	r3, #0
 8005cae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d017      	beq.n	8005ce6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005cbe:	88fa      	ldrh	r2, [r7, #6]
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	9303      	str	r3, [sp, #12]
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	9302      	str	r3, [sp, #8]
 8005cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cca:	9301      	str	r3, [sp, #4]
 8005ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cce:	9300      	str	r3, [sp, #0]
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	68b9      	ldr	r1, [r7, #8]
 8005cd4:	68f8      	ldr	r0, [r7, #12]
 8005cd6:	f000 f80f 	bl	8005cf8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005cda:	69f8      	ldr	r0, [r7, #28]
 8005cdc:	f000 f8aa 	bl	8005e34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	61bb      	str	r3, [r7, #24]
 8005ce4:	e002      	b.n	8005cec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8005cea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005cec:	69bb      	ldr	r3, [r7, #24]
	}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3720      	adds	r7, #32
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
	...

08005cf8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b088      	sub	sp, #32
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	60f8      	str	r0, [r7, #12]
 8005d00:	60b9      	str	r1, [r7, #8]
 8005d02:	607a      	str	r2, [r7, #4]
 8005d04:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005d10:	3b01      	subs	r3, #1
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	4413      	add	r3, r2
 8005d16:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	f023 0307 	bic.w	r3, r3, #7
 8005d1e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	f003 0307 	and.w	r3, r3, #7
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d00a      	beq.n	8005d40 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d2e:	f383 8811 	msr	BASEPRI, r3
 8005d32:	f3bf 8f6f 	isb	sy
 8005d36:	f3bf 8f4f 	dsb	sy
 8005d3a:	617b      	str	r3, [r7, #20]
}
 8005d3c:	bf00      	nop
 8005d3e:	e7fe      	b.n	8005d3e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d01f      	beq.n	8005d86 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d46:	2300      	movs	r3, #0
 8005d48:	61fb      	str	r3, [r7, #28]
 8005d4a:	e012      	b.n	8005d72 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	4413      	add	r3, r2
 8005d52:	7819      	ldrb	r1, [r3, #0]
 8005d54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	4413      	add	r3, r2
 8005d5a:	3334      	adds	r3, #52	; 0x34
 8005d5c:	460a      	mov	r2, r1
 8005d5e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005d60:	68ba      	ldr	r2, [r7, #8]
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	4413      	add	r3, r2
 8005d66:	781b      	ldrb	r3, [r3, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d006      	beq.n	8005d7a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	3301      	adds	r3, #1
 8005d70:	61fb      	str	r3, [r7, #28]
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	2b0f      	cmp	r3, #15
 8005d76:	d9e9      	bls.n	8005d4c <prvInitialiseNewTask+0x54>
 8005d78:	e000      	b.n	8005d7c <prvInitialiseNewTask+0x84>
			{
				break;
 8005d7a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005d84:	e003      	b.n	8005d8e <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d90:	2b06      	cmp	r3, #6
 8005d92:	d901      	bls.n	8005d98 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005d94:	2306      	movs	r3, #6
 8005d96:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d9c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005da2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da6:	2200      	movs	r2, #0
 8005da8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dac:	3304      	adds	r3, #4
 8005dae:	4618      	mov	r0, r3
 8005db0:	f7ff fe6b 	bl	8005a8a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005db6:	3318      	adds	r3, #24
 8005db8:	4618      	mov	r0, r3
 8005dba:	f7ff fe66 	bl	8005a8a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dc2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc6:	f1c3 0207 	rsb	r2, r3, #7
 8005dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dcc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dd2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de6:	334c      	adds	r3, #76	; 0x4c
 8005de8:	2260      	movs	r2, #96	; 0x60
 8005dea:	2100      	movs	r1, #0
 8005dec:	4618      	mov	r0, r3
 8005dee:	f001 ffc2 	bl	8007d76 <memset>
 8005df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005df4:	4a0c      	ldr	r2, [pc, #48]	; (8005e28 <prvInitialiseNewTask+0x130>)
 8005df6:	651a      	str	r2, [r3, #80]	; 0x50
 8005df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dfa:	4a0c      	ldr	r2, [pc, #48]	; (8005e2c <prvInitialiseNewTask+0x134>)
 8005dfc:	655a      	str	r2, [r3, #84]	; 0x54
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e00:	4a0b      	ldr	r2, [pc, #44]	; (8005e30 <prvInitialiseNewTask+0x138>)
 8005e02:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e04:	683a      	ldr	r2, [r7, #0]
 8005e06:	68f9      	ldr	r1, [r7, #12]
 8005e08:	69b8      	ldr	r0, [r7, #24]
 8005e0a:	f000 fc1f 	bl	800664c <pxPortInitialiseStack>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e12:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d002      	beq.n	8005e20 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e1e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e20:	bf00      	nop
 8005e22:	3720      	adds	r7, #32
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	08029510 	.word	0x08029510
 8005e2c:	08029530 	.word	0x08029530
 8005e30:	080294f0 	.word	0x080294f0

08005e34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005e3c:	f000 fd32 	bl	80068a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005e40:	4b2a      	ldr	r3, [pc, #168]	; (8005eec <prvAddNewTaskToReadyList+0xb8>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	3301      	adds	r3, #1
 8005e46:	4a29      	ldr	r2, [pc, #164]	; (8005eec <prvAddNewTaskToReadyList+0xb8>)
 8005e48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005e4a:	4b29      	ldr	r3, [pc, #164]	; (8005ef0 <prvAddNewTaskToReadyList+0xbc>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d109      	bne.n	8005e66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005e52:	4a27      	ldr	r2, [pc, #156]	; (8005ef0 <prvAddNewTaskToReadyList+0xbc>)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e58:	4b24      	ldr	r3, [pc, #144]	; (8005eec <prvAddNewTaskToReadyList+0xb8>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d110      	bne.n	8005e82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005e60:	f000 facc 	bl	80063fc <prvInitialiseTaskLists>
 8005e64:	e00d      	b.n	8005e82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e66:	4b23      	ldr	r3, [pc, #140]	; (8005ef4 <prvAddNewTaskToReadyList+0xc0>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d109      	bne.n	8005e82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e6e:	4b20      	ldr	r3, [pc, #128]	; (8005ef0 <prvAddNewTaskToReadyList+0xbc>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d802      	bhi.n	8005e82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005e7c:	4a1c      	ldr	r2, [pc, #112]	; (8005ef0 <prvAddNewTaskToReadyList+0xbc>)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005e82:	4b1d      	ldr	r3, [pc, #116]	; (8005ef8 <prvAddNewTaskToReadyList+0xc4>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	3301      	adds	r3, #1
 8005e88:	4a1b      	ldr	r2, [pc, #108]	; (8005ef8 <prvAddNewTaskToReadyList+0xc4>)
 8005e8a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e90:	2201      	movs	r2, #1
 8005e92:	409a      	lsls	r2, r3
 8005e94:	4b19      	ldr	r3, [pc, #100]	; (8005efc <prvAddNewTaskToReadyList+0xc8>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	4a18      	ldr	r2, [pc, #96]	; (8005efc <prvAddNewTaskToReadyList+0xc8>)
 8005e9c:	6013      	str	r3, [r2, #0]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ea2:	4613      	mov	r3, r2
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	4413      	add	r3, r2
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4a15      	ldr	r2, [pc, #84]	; (8005f00 <prvAddNewTaskToReadyList+0xcc>)
 8005eac:	441a      	add	r2, r3
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	3304      	adds	r3, #4
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	4610      	mov	r0, r2
 8005eb6:	f7ff fdf5 	bl	8005aa4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005eba:	f000 fd23 	bl	8006904 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005ebe:	4b0d      	ldr	r3, [pc, #52]	; (8005ef4 <prvAddNewTaskToReadyList+0xc0>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00e      	beq.n	8005ee4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ec6:	4b0a      	ldr	r3, [pc, #40]	; (8005ef0 <prvAddNewTaskToReadyList+0xbc>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d207      	bcs.n	8005ee4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ed4:	4b0b      	ldr	r3, [pc, #44]	; (8005f04 <prvAddNewTaskToReadyList+0xd0>)
 8005ed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005eda:	601a      	str	r2, [r3, #0]
 8005edc:	f3bf 8f4f 	dsb	sy
 8005ee0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ee4:	bf00      	nop
 8005ee6:	3708      	adds	r7, #8
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	200007ec 	.word	0x200007ec
 8005ef0:	200006ec 	.word	0x200006ec
 8005ef4:	200007f8 	.word	0x200007f8
 8005ef8:	20000808 	.word	0x20000808
 8005efc:	200007f4 	.word	0x200007f4
 8005f00:	200006f0 	.word	0x200006f0
 8005f04:	e000ed04 	.word	0xe000ed04

08005f08 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005f10:	2300      	movs	r3, #0
 8005f12:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d017      	beq.n	8005f4a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005f1a:	4b13      	ldr	r3, [pc, #76]	; (8005f68 <vTaskDelay+0x60>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00a      	beq.n	8005f38 <vTaskDelay+0x30>
	__asm volatile
 8005f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f26:	f383 8811 	msr	BASEPRI, r3
 8005f2a:	f3bf 8f6f 	isb	sy
 8005f2e:	f3bf 8f4f 	dsb	sy
 8005f32:	60bb      	str	r3, [r7, #8]
}
 8005f34:	bf00      	nop
 8005f36:	e7fe      	b.n	8005f36 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005f38:	f000 f884 	bl	8006044 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005f3c:	2100      	movs	r1, #0
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f000 fb1e 	bl	8006580 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005f44:	f000 f88c 	bl	8006060 <xTaskResumeAll>
 8005f48:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d107      	bne.n	8005f60 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005f50:	4b06      	ldr	r3, [pc, #24]	; (8005f6c <vTaskDelay+0x64>)
 8005f52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f56:	601a      	str	r2, [r3, #0]
 8005f58:	f3bf 8f4f 	dsb	sy
 8005f5c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f60:	bf00      	nop
 8005f62:	3710      	adds	r7, #16
 8005f64:	46bd      	mov	sp, r7
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	20000814 	.word	0x20000814
 8005f6c:	e000ed04 	.word	0xe000ed04

08005f70 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b08a      	sub	sp, #40	; 0x28
 8005f74:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005f76:	2300      	movs	r3, #0
 8005f78:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005f7e:	463a      	mov	r2, r7
 8005f80:	1d39      	adds	r1, r7, #4
 8005f82:	f107 0308 	add.w	r3, r7, #8
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7fb f8ec 	bl	8001164 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005f8c:	6839      	ldr	r1, [r7, #0]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	68ba      	ldr	r2, [r7, #8]
 8005f92:	9202      	str	r2, [sp, #8]
 8005f94:	9301      	str	r3, [sp, #4]
 8005f96:	2300      	movs	r3, #0
 8005f98:	9300      	str	r3, [sp, #0]
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	460a      	mov	r2, r1
 8005f9e:	4921      	ldr	r1, [pc, #132]	; (8006024 <vTaskStartScheduler+0xb4>)
 8005fa0:	4821      	ldr	r0, [pc, #132]	; (8006028 <vTaskStartScheduler+0xb8>)
 8005fa2:	f7ff fe06 	bl	8005bb2 <xTaskCreateStatic>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	4a20      	ldr	r2, [pc, #128]	; (800602c <vTaskStartScheduler+0xbc>)
 8005faa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005fac:	4b1f      	ldr	r3, [pc, #124]	; (800602c <vTaskStartScheduler+0xbc>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	617b      	str	r3, [r7, #20]
 8005fb8:	e001      	b.n	8005fbe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d11b      	bne.n	8005ffc <vTaskStartScheduler+0x8c>
	__asm volatile
 8005fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc8:	f383 8811 	msr	BASEPRI, r3
 8005fcc:	f3bf 8f6f 	isb	sy
 8005fd0:	f3bf 8f4f 	dsb	sy
 8005fd4:	613b      	str	r3, [r7, #16]
}
 8005fd6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005fd8:	4b15      	ldr	r3, [pc, #84]	; (8006030 <vTaskStartScheduler+0xc0>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	334c      	adds	r3, #76	; 0x4c
 8005fde:	4a15      	ldr	r2, [pc, #84]	; (8006034 <vTaskStartScheduler+0xc4>)
 8005fe0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005fe2:	4b15      	ldr	r3, [pc, #84]	; (8006038 <vTaskStartScheduler+0xc8>)
 8005fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005fea:	4b14      	ldr	r3, [pc, #80]	; (800603c <vTaskStartScheduler+0xcc>)
 8005fec:	2201      	movs	r2, #1
 8005fee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005ff0:	4b13      	ldr	r3, [pc, #76]	; (8006040 <vTaskStartScheduler+0xd0>)
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ff6:	f000 fbb3 	bl	8006760 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ffa:	e00e      	b.n	800601a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006002:	d10a      	bne.n	800601a <vTaskStartScheduler+0xaa>
	__asm volatile
 8006004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006008:	f383 8811 	msr	BASEPRI, r3
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	f3bf 8f4f 	dsb	sy
 8006014:	60fb      	str	r3, [r7, #12]
}
 8006016:	bf00      	nop
 8006018:	e7fe      	b.n	8006018 <vTaskStartScheduler+0xa8>
}
 800601a:	bf00      	nop
 800601c:	3718      	adds	r7, #24
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	0800d878 	.word	0x0800d878
 8006028:	080063cd 	.word	0x080063cd
 800602c:	20000810 	.word	0x20000810
 8006030:	200006ec 	.word	0x200006ec
 8006034:	20000010 	.word	0x20000010
 8006038:	2000080c 	.word	0x2000080c
 800603c:	200007f8 	.word	0x200007f8
 8006040:	200007f0 	.word	0x200007f0

08006044 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006044:	b480      	push	{r7}
 8006046:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006048:	4b04      	ldr	r3, [pc, #16]	; (800605c <vTaskSuspendAll+0x18>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	3301      	adds	r3, #1
 800604e:	4a03      	ldr	r2, [pc, #12]	; (800605c <vTaskSuspendAll+0x18>)
 8006050:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006052:	bf00      	nop
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr
 800605c:	20000814 	.word	0x20000814

08006060 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006066:	2300      	movs	r3, #0
 8006068:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800606a:	2300      	movs	r3, #0
 800606c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800606e:	4b41      	ldr	r3, [pc, #260]	; (8006174 <xTaskResumeAll+0x114>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d10a      	bne.n	800608c <xTaskResumeAll+0x2c>
	__asm volatile
 8006076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800607a:	f383 8811 	msr	BASEPRI, r3
 800607e:	f3bf 8f6f 	isb	sy
 8006082:	f3bf 8f4f 	dsb	sy
 8006086:	603b      	str	r3, [r7, #0]
}
 8006088:	bf00      	nop
 800608a:	e7fe      	b.n	800608a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800608c:	f000 fc0a 	bl	80068a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006090:	4b38      	ldr	r3, [pc, #224]	; (8006174 <xTaskResumeAll+0x114>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	3b01      	subs	r3, #1
 8006096:	4a37      	ldr	r2, [pc, #220]	; (8006174 <xTaskResumeAll+0x114>)
 8006098:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800609a:	4b36      	ldr	r3, [pc, #216]	; (8006174 <xTaskResumeAll+0x114>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d161      	bne.n	8006166 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80060a2:	4b35      	ldr	r3, [pc, #212]	; (8006178 <xTaskResumeAll+0x118>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d05d      	beq.n	8006166 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060aa:	e02e      	b.n	800610a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060ac:	4b33      	ldr	r3, [pc, #204]	; (800617c <xTaskResumeAll+0x11c>)
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	3318      	adds	r3, #24
 80060b8:	4618      	mov	r0, r3
 80060ba:	f7ff fd50 	bl	8005b5e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	3304      	adds	r3, #4
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7ff fd4b 	bl	8005b5e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060cc:	2201      	movs	r2, #1
 80060ce:	409a      	lsls	r2, r3
 80060d0:	4b2b      	ldr	r3, [pc, #172]	; (8006180 <xTaskResumeAll+0x120>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	4a2a      	ldr	r2, [pc, #168]	; (8006180 <xTaskResumeAll+0x120>)
 80060d8:	6013      	str	r3, [r2, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060de:	4613      	mov	r3, r2
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	4413      	add	r3, r2
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	4a27      	ldr	r2, [pc, #156]	; (8006184 <xTaskResumeAll+0x124>)
 80060e8:	441a      	add	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	3304      	adds	r3, #4
 80060ee:	4619      	mov	r1, r3
 80060f0:	4610      	mov	r0, r2
 80060f2:	f7ff fcd7 	bl	8005aa4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060fa:	4b23      	ldr	r3, [pc, #140]	; (8006188 <xTaskResumeAll+0x128>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006100:	429a      	cmp	r2, r3
 8006102:	d302      	bcc.n	800610a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006104:	4b21      	ldr	r3, [pc, #132]	; (800618c <xTaskResumeAll+0x12c>)
 8006106:	2201      	movs	r2, #1
 8006108:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800610a:	4b1c      	ldr	r3, [pc, #112]	; (800617c <xTaskResumeAll+0x11c>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1cc      	bne.n	80060ac <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d001      	beq.n	800611c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006118:	f000 fa12 	bl	8006540 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800611c:	4b1c      	ldr	r3, [pc, #112]	; (8006190 <xTaskResumeAll+0x130>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d010      	beq.n	800614a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006128:	f000 f836 	bl	8006198 <xTaskIncrementTick>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d002      	beq.n	8006138 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006132:	4b16      	ldr	r3, [pc, #88]	; (800618c <xTaskResumeAll+0x12c>)
 8006134:	2201      	movs	r2, #1
 8006136:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	3b01      	subs	r3, #1
 800613c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d1f1      	bne.n	8006128 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006144:	4b12      	ldr	r3, [pc, #72]	; (8006190 <xTaskResumeAll+0x130>)
 8006146:	2200      	movs	r2, #0
 8006148:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800614a:	4b10      	ldr	r3, [pc, #64]	; (800618c <xTaskResumeAll+0x12c>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d009      	beq.n	8006166 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006152:	2301      	movs	r3, #1
 8006154:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006156:	4b0f      	ldr	r3, [pc, #60]	; (8006194 <xTaskResumeAll+0x134>)
 8006158:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800615c:	601a      	str	r2, [r3, #0]
 800615e:	f3bf 8f4f 	dsb	sy
 8006162:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006166:	f000 fbcd 	bl	8006904 <vPortExitCritical>

	return xAlreadyYielded;
 800616a:	68bb      	ldr	r3, [r7, #8]
}
 800616c:	4618      	mov	r0, r3
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}
 8006174:	20000814 	.word	0x20000814
 8006178:	200007ec 	.word	0x200007ec
 800617c:	200007ac 	.word	0x200007ac
 8006180:	200007f4 	.word	0x200007f4
 8006184:	200006f0 	.word	0x200006f0
 8006188:	200006ec 	.word	0x200006ec
 800618c:	20000800 	.word	0x20000800
 8006190:	200007fc 	.word	0x200007fc
 8006194:	e000ed04 	.word	0xe000ed04

08006198 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b086      	sub	sp, #24
 800619c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800619e:	2300      	movs	r3, #0
 80061a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061a2:	4b4e      	ldr	r3, [pc, #312]	; (80062dc <xTaskIncrementTick+0x144>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f040 808e 	bne.w	80062c8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80061ac:	4b4c      	ldr	r3, [pc, #304]	; (80062e0 <xTaskIncrementTick+0x148>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	3301      	adds	r3, #1
 80061b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80061b4:	4a4a      	ldr	r2, [pc, #296]	; (80062e0 <xTaskIncrementTick+0x148>)
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d120      	bne.n	8006202 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80061c0:	4b48      	ldr	r3, [pc, #288]	; (80062e4 <xTaskIncrementTick+0x14c>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00a      	beq.n	80061e0 <xTaskIncrementTick+0x48>
	__asm volatile
 80061ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ce:	f383 8811 	msr	BASEPRI, r3
 80061d2:	f3bf 8f6f 	isb	sy
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	603b      	str	r3, [r7, #0]
}
 80061dc:	bf00      	nop
 80061de:	e7fe      	b.n	80061de <xTaskIncrementTick+0x46>
 80061e0:	4b40      	ldr	r3, [pc, #256]	; (80062e4 <xTaskIncrementTick+0x14c>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	60fb      	str	r3, [r7, #12]
 80061e6:	4b40      	ldr	r3, [pc, #256]	; (80062e8 <xTaskIncrementTick+0x150>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a3e      	ldr	r2, [pc, #248]	; (80062e4 <xTaskIncrementTick+0x14c>)
 80061ec:	6013      	str	r3, [r2, #0]
 80061ee:	4a3e      	ldr	r2, [pc, #248]	; (80062e8 <xTaskIncrementTick+0x150>)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6013      	str	r3, [r2, #0]
 80061f4:	4b3d      	ldr	r3, [pc, #244]	; (80062ec <xTaskIncrementTick+0x154>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	3301      	adds	r3, #1
 80061fa:	4a3c      	ldr	r2, [pc, #240]	; (80062ec <xTaskIncrementTick+0x154>)
 80061fc:	6013      	str	r3, [r2, #0]
 80061fe:	f000 f99f 	bl	8006540 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006202:	4b3b      	ldr	r3, [pc, #236]	; (80062f0 <xTaskIncrementTick+0x158>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	693a      	ldr	r2, [r7, #16]
 8006208:	429a      	cmp	r2, r3
 800620a:	d348      	bcc.n	800629e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800620c:	4b35      	ldr	r3, [pc, #212]	; (80062e4 <xTaskIncrementTick+0x14c>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d104      	bne.n	8006220 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006216:	4b36      	ldr	r3, [pc, #216]	; (80062f0 <xTaskIncrementTick+0x158>)
 8006218:	f04f 32ff 	mov.w	r2, #4294967295
 800621c:	601a      	str	r2, [r3, #0]
					break;
 800621e:	e03e      	b.n	800629e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006220:	4b30      	ldr	r3, [pc, #192]	; (80062e4 <xTaskIncrementTick+0x14c>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68db      	ldr	r3, [r3, #12]
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	429a      	cmp	r2, r3
 8006236:	d203      	bcs.n	8006240 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006238:	4a2d      	ldr	r2, [pc, #180]	; (80062f0 <xTaskIncrementTick+0x158>)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800623e:	e02e      	b.n	800629e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	3304      	adds	r3, #4
 8006244:	4618      	mov	r0, r3
 8006246:	f7ff fc8a 	bl	8005b5e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800624e:	2b00      	cmp	r3, #0
 8006250:	d004      	beq.n	800625c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	3318      	adds	r3, #24
 8006256:	4618      	mov	r0, r3
 8006258:	f7ff fc81 	bl	8005b5e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006260:	2201      	movs	r2, #1
 8006262:	409a      	lsls	r2, r3
 8006264:	4b23      	ldr	r3, [pc, #140]	; (80062f4 <xTaskIncrementTick+0x15c>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4313      	orrs	r3, r2
 800626a:	4a22      	ldr	r2, [pc, #136]	; (80062f4 <xTaskIncrementTick+0x15c>)
 800626c:	6013      	str	r3, [r2, #0]
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006272:	4613      	mov	r3, r2
 8006274:	009b      	lsls	r3, r3, #2
 8006276:	4413      	add	r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	4a1f      	ldr	r2, [pc, #124]	; (80062f8 <xTaskIncrementTick+0x160>)
 800627c:	441a      	add	r2, r3
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	3304      	adds	r3, #4
 8006282:	4619      	mov	r1, r3
 8006284:	4610      	mov	r0, r2
 8006286:	f7ff fc0d 	bl	8005aa4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800628e:	4b1b      	ldr	r3, [pc, #108]	; (80062fc <xTaskIncrementTick+0x164>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006294:	429a      	cmp	r2, r3
 8006296:	d3b9      	bcc.n	800620c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006298:	2301      	movs	r3, #1
 800629a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800629c:	e7b6      	b.n	800620c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800629e:	4b17      	ldr	r3, [pc, #92]	; (80062fc <xTaskIncrementTick+0x164>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062a4:	4914      	ldr	r1, [pc, #80]	; (80062f8 <xTaskIncrementTick+0x160>)
 80062a6:	4613      	mov	r3, r2
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	4413      	add	r3, r2
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	440b      	add	r3, r1
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d901      	bls.n	80062ba <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80062b6:	2301      	movs	r3, #1
 80062b8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80062ba:	4b11      	ldr	r3, [pc, #68]	; (8006300 <xTaskIncrementTick+0x168>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d007      	beq.n	80062d2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80062c2:	2301      	movs	r3, #1
 80062c4:	617b      	str	r3, [r7, #20]
 80062c6:	e004      	b.n	80062d2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80062c8:	4b0e      	ldr	r3, [pc, #56]	; (8006304 <xTaskIncrementTick+0x16c>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	3301      	adds	r3, #1
 80062ce:	4a0d      	ldr	r2, [pc, #52]	; (8006304 <xTaskIncrementTick+0x16c>)
 80062d0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80062d2:	697b      	ldr	r3, [r7, #20]
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3718      	adds	r7, #24
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	20000814 	.word	0x20000814
 80062e0:	200007f0 	.word	0x200007f0
 80062e4:	200007a4 	.word	0x200007a4
 80062e8:	200007a8 	.word	0x200007a8
 80062ec:	20000804 	.word	0x20000804
 80062f0:	2000080c 	.word	0x2000080c
 80062f4:	200007f4 	.word	0x200007f4
 80062f8:	200006f0 	.word	0x200006f0
 80062fc:	200006ec 	.word	0x200006ec
 8006300:	20000800 	.word	0x20000800
 8006304:	200007fc 	.word	0x200007fc

08006308 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006308:	b480      	push	{r7}
 800630a:	b087      	sub	sp, #28
 800630c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800630e:	4b29      	ldr	r3, [pc, #164]	; (80063b4 <vTaskSwitchContext+0xac>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d003      	beq.n	800631e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006316:	4b28      	ldr	r3, [pc, #160]	; (80063b8 <vTaskSwitchContext+0xb0>)
 8006318:	2201      	movs	r2, #1
 800631a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800631c:	e044      	b.n	80063a8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800631e:	4b26      	ldr	r3, [pc, #152]	; (80063b8 <vTaskSwitchContext+0xb0>)
 8006320:	2200      	movs	r2, #0
 8006322:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006324:	4b25      	ldr	r3, [pc, #148]	; (80063bc <vTaskSwitchContext+0xb4>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	fab3 f383 	clz	r3, r3
 8006330:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006332:	7afb      	ldrb	r3, [r7, #11]
 8006334:	f1c3 031f 	rsb	r3, r3, #31
 8006338:	617b      	str	r3, [r7, #20]
 800633a:	4921      	ldr	r1, [pc, #132]	; (80063c0 <vTaskSwitchContext+0xb8>)
 800633c:	697a      	ldr	r2, [r7, #20]
 800633e:	4613      	mov	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	4413      	add	r3, r2
 8006344:	009b      	lsls	r3, r3, #2
 8006346:	440b      	add	r3, r1
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d10a      	bne.n	8006364 <vTaskSwitchContext+0x5c>
	__asm volatile
 800634e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006352:	f383 8811 	msr	BASEPRI, r3
 8006356:	f3bf 8f6f 	isb	sy
 800635a:	f3bf 8f4f 	dsb	sy
 800635e:	607b      	str	r3, [r7, #4]
}
 8006360:	bf00      	nop
 8006362:	e7fe      	b.n	8006362 <vTaskSwitchContext+0x5a>
 8006364:	697a      	ldr	r2, [r7, #20]
 8006366:	4613      	mov	r3, r2
 8006368:	009b      	lsls	r3, r3, #2
 800636a:	4413      	add	r3, r2
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	4a14      	ldr	r2, [pc, #80]	; (80063c0 <vTaskSwitchContext+0xb8>)
 8006370:	4413      	add	r3, r2
 8006372:	613b      	str	r3, [r7, #16]
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	685a      	ldr	r2, [r3, #4]
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	605a      	str	r2, [r3, #4]
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	685a      	ldr	r2, [r3, #4]
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	3308      	adds	r3, #8
 8006386:	429a      	cmp	r2, r3
 8006388:	d104      	bne.n	8006394 <vTaskSwitchContext+0x8c>
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	685a      	ldr	r2, [r3, #4]
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	605a      	str	r2, [r3, #4]
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	68db      	ldr	r3, [r3, #12]
 800639a:	4a0a      	ldr	r2, [pc, #40]	; (80063c4 <vTaskSwitchContext+0xbc>)
 800639c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800639e:	4b09      	ldr	r3, [pc, #36]	; (80063c4 <vTaskSwitchContext+0xbc>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	334c      	adds	r3, #76	; 0x4c
 80063a4:	4a08      	ldr	r2, [pc, #32]	; (80063c8 <vTaskSwitchContext+0xc0>)
 80063a6:	6013      	str	r3, [r2, #0]
}
 80063a8:	bf00      	nop
 80063aa:	371c      	adds	r7, #28
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr
 80063b4:	20000814 	.word	0x20000814
 80063b8:	20000800 	.word	0x20000800
 80063bc:	200007f4 	.word	0x200007f4
 80063c0:	200006f0 	.word	0x200006f0
 80063c4:	200006ec 	.word	0x200006ec
 80063c8:	20000010 	.word	0x20000010

080063cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063d4:	f000 f852 	bl	800647c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063d8:	4b06      	ldr	r3, [pc, #24]	; (80063f4 <prvIdleTask+0x28>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d9f9      	bls.n	80063d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80063e0:	4b05      	ldr	r3, [pc, #20]	; (80063f8 <prvIdleTask+0x2c>)
 80063e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063e6:	601a      	str	r2, [r3, #0]
 80063e8:	f3bf 8f4f 	dsb	sy
 80063ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063f0:	e7f0      	b.n	80063d4 <prvIdleTask+0x8>
 80063f2:	bf00      	nop
 80063f4:	200006f0 	.word	0x200006f0
 80063f8:	e000ed04 	.word	0xe000ed04

080063fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006402:	2300      	movs	r3, #0
 8006404:	607b      	str	r3, [r7, #4]
 8006406:	e00c      	b.n	8006422 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	4613      	mov	r3, r2
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	4413      	add	r3, r2
 8006410:	009b      	lsls	r3, r3, #2
 8006412:	4a12      	ldr	r2, [pc, #72]	; (800645c <prvInitialiseTaskLists+0x60>)
 8006414:	4413      	add	r3, r2
 8006416:	4618      	mov	r0, r3
 8006418:	f7ff fb17 	bl	8005a4a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	3301      	adds	r3, #1
 8006420:	607b      	str	r3, [r7, #4]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b06      	cmp	r3, #6
 8006426:	d9ef      	bls.n	8006408 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006428:	480d      	ldr	r0, [pc, #52]	; (8006460 <prvInitialiseTaskLists+0x64>)
 800642a:	f7ff fb0e 	bl	8005a4a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800642e:	480d      	ldr	r0, [pc, #52]	; (8006464 <prvInitialiseTaskLists+0x68>)
 8006430:	f7ff fb0b 	bl	8005a4a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006434:	480c      	ldr	r0, [pc, #48]	; (8006468 <prvInitialiseTaskLists+0x6c>)
 8006436:	f7ff fb08 	bl	8005a4a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800643a:	480c      	ldr	r0, [pc, #48]	; (800646c <prvInitialiseTaskLists+0x70>)
 800643c:	f7ff fb05 	bl	8005a4a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006440:	480b      	ldr	r0, [pc, #44]	; (8006470 <prvInitialiseTaskLists+0x74>)
 8006442:	f7ff fb02 	bl	8005a4a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006446:	4b0b      	ldr	r3, [pc, #44]	; (8006474 <prvInitialiseTaskLists+0x78>)
 8006448:	4a05      	ldr	r2, [pc, #20]	; (8006460 <prvInitialiseTaskLists+0x64>)
 800644a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800644c:	4b0a      	ldr	r3, [pc, #40]	; (8006478 <prvInitialiseTaskLists+0x7c>)
 800644e:	4a05      	ldr	r2, [pc, #20]	; (8006464 <prvInitialiseTaskLists+0x68>)
 8006450:	601a      	str	r2, [r3, #0]
}
 8006452:	bf00      	nop
 8006454:	3708      	adds	r7, #8
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	200006f0 	.word	0x200006f0
 8006460:	2000077c 	.word	0x2000077c
 8006464:	20000790 	.word	0x20000790
 8006468:	200007ac 	.word	0x200007ac
 800646c:	200007c0 	.word	0x200007c0
 8006470:	200007d8 	.word	0x200007d8
 8006474:	200007a4 	.word	0x200007a4
 8006478:	200007a8 	.word	0x200007a8

0800647c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b082      	sub	sp, #8
 8006480:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006482:	e019      	b.n	80064b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006484:	f000 fa0e 	bl	80068a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006488:	4b10      	ldr	r3, [pc, #64]	; (80064cc <prvCheckTasksWaitingTermination+0x50>)
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	3304      	adds	r3, #4
 8006494:	4618      	mov	r0, r3
 8006496:	f7ff fb62 	bl	8005b5e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800649a:	4b0d      	ldr	r3, [pc, #52]	; (80064d0 <prvCheckTasksWaitingTermination+0x54>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	3b01      	subs	r3, #1
 80064a0:	4a0b      	ldr	r2, [pc, #44]	; (80064d0 <prvCheckTasksWaitingTermination+0x54>)
 80064a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064a4:	4b0b      	ldr	r3, [pc, #44]	; (80064d4 <prvCheckTasksWaitingTermination+0x58>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	3b01      	subs	r3, #1
 80064aa:	4a0a      	ldr	r2, [pc, #40]	; (80064d4 <prvCheckTasksWaitingTermination+0x58>)
 80064ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064ae:	f000 fa29 	bl	8006904 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f810 	bl	80064d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064b8:	4b06      	ldr	r3, [pc, #24]	; (80064d4 <prvCheckTasksWaitingTermination+0x58>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d1e1      	bne.n	8006484 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064c0:	bf00      	nop
 80064c2:	bf00      	nop
 80064c4:	3708      	adds	r7, #8
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}
 80064ca:	bf00      	nop
 80064cc:	200007c0 	.word	0x200007c0
 80064d0:	200007ec 	.word	0x200007ec
 80064d4:	200007d4 	.word	0x200007d4

080064d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	334c      	adds	r3, #76	; 0x4c
 80064e4:	4618      	mov	r0, r3
 80064e6:	f002 fb6b 	bl	8008bc0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d108      	bne.n	8006506 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f8:	4618      	mov	r0, r3
 80064fa:	f000 fb81 	bl	8006c00 <vPortFree>
				vPortFree( pxTCB );
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 fb7e 	bl	8006c00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006504:	e018      	b.n	8006538 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800650c:	2b01      	cmp	r3, #1
 800650e:	d103      	bne.n	8006518 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006510:	6878      	ldr	r0, [r7, #4]
 8006512:	f000 fb75 	bl	8006c00 <vPortFree>
	}
 8006516:	e00f      	b.n	8006538 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800651e:	2b02      	cmp	r3, #2
 8006520:	d00a      	beq.n	8006538 <prvDeleteTCB+0x60>
	__asm volatile
 8006522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006526:	f383 8811 	msr	BASEPRI, r3
 800652a:	f3bf 8f6f 	isb	sy
 800652e:	f3bf 8f4f 	dsb	sy
 8006532:	60fb      	str	r3, [r7, #12]
}
 8006534:	bf00      	nop
 8006536:	e7fe      	b.n	8006536 <prvDeleteTCB+0x5e>
	}
 8006538:	bf00      	nop
 800653a:	3710      	adds	r7, #16
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006546:	4b0c      	ldr	r3, [pc, #48]	; (8006578 <prvResetNextTaskUnblockTime+0x38>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d104      	bne.n	800655a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006550:	4b0a      	ldr	r3, [pc, #40]	; (800657c <prvResetNextTaskUnblockTime+0x3c>)
 8006552:	f04f 32ff 	mov.w	r2, #4294967295
 8006556:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006558:	e008      	b.n	800656c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800655a:	4b07      	ldr	r3, [pc, #28]	; (8006578 <prvResetNextTaskUnblockTime+0x38>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	4a04      	ldr	r2, [pc, #16]	; (800657c <prvResetNextTaskUnblockTime+0x3c>)
 800656a:	6013      	str	r3, [r2, #0]
}
 800656c:	bf00      	nop
 800656e:	370c      	adds	r7, #12
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr
 8006578:	200007a4 	.word	0x200007a4
 800657c:	2000080c 	.word	0x2000080c

08006580 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
 8006588:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800658a:	4b29      	ldr	r3, [pc, #164]	; (8006630 <prvAddCurrentTaskToDelayedList+0xb0>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006590:	4b28      	ldr	r3, [pc, #160]	; (8006634 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	3304      	adds	r3, #4
 8006596:	4618      	mov	r0, r3
 8006598:	f7ff fae1 	bl	8005b5e <uxListRemove>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d10b      	bne.n	80065ba <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80065a2:	4b24      	ldr	r3, [pc, #144]	; (8006634 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a8:	2201      	movs	r2, #1
 80065aa:	fa02 f303 	lsl.w	r3, r2, r3
 80065ae:	43da      	mvns	r2, r3
 80065b0:	4b21      	ldr	r3, [pc, #132]	; (8006638 <prvAddCurrentTaskToDelayedList+0xb8>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4013      	ands	r3, r2
 80065b6:	4a20      	ldr	r2, [pc, #128]	; (8006638 <prvAddCurrentTaskToDelayedList+0xb8>)
 80065b8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065c0:	d10a      	bne.n	80065d8 <prvAddCurrentTaskToDelayedList+0x58>
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d007      	beq.n	80065d8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065c8:	4b1a      	ldr	r3, [pc, #104]	; (8006634 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	3304      	adds	r3, #4
 80065ce:	4619      	mov	r1, r3
 80065d0:	481a      	ldr	r0, [pc, #104]	; (800663c <prvAddCurrentTaskToDelayedList+0xbc>)
 80065d2:	f7ff fa67 	bl	8005aa4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80065d6:	e026      	b.n	8006626 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4413      	add	r3, r2
 80065de:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80065e0:	4b14      	ldr	r3, [pc, #80]	; (8006634 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68ba      	ldr	r2, [r7, #8]
 80065e6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80065e8:	68ba      	ldr	r2, [r7, #8]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d209      	bcs.n	8006604 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80065f0:	4b13      	ldr	r3, [pc, #76]	; (8006640 <prvAddCurrentTaskToDelayedList+0xc0>)
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	4b0f      	ldr	r3, [pc, #60]	; (8006634 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	3304      	adds	r3, #4
 80065fa:	4619      	mov	r1, r3
 80065fc:	4610      	mov	r0, r2
 80065fe:	f7ff fa75 	bl	8005aec <vListInsert>
}
 8006602:	e010      	b.n	8006626 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006604:	4b0f      	ldr	r3, [pc, #60]	; (8006644 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006606:	681a      	ldr	r2, [r3, #0]
 8006608:	4b0a      	ldr	r3, [pc, #40]	; (8006634 <prvAddCurrentTaskToDelayedList+0xb4>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3304      	adds	r3, #4
 800660e:	4619      	mov	r1, r3
 8006610:	4610      	mov	r0, r2
 8006612:	f7ff fa6b 	bl	8005aec <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006616:	4b0c      	ldr	r3, [pc, #48]	; (8006648 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68ba      	ldr	r2, [r7, #8]
 800661c:	429a      	cmp	r2, r3
 800661e:	d202      	bcs.n	8006626 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006620:	4a09      	ldr	r2, [pc, #36]	; (8006648 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	6013      	str	r3, [r2, #0]
}
 8006626:	bf00      	nop
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	200007f0 	.word	0x200007f0
 8006634:	200006ec 	.word	0x200006ec
 8006638:	200007f4 	.word	0x200007f4
 800663c:	200007d8 	.word	0x200007d8
 8006640:	200007a8 	.word	0x200007a8
 8006644:	200007a4 	.word	0x200007a4
 8006648:	2000080c 	.word	0x2000080c

0800664c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800664c:	b480      	push	{r7}
 800664e:	b085      	sub	sp, #20
 8006650:	af00      	add	r7, sp, #0
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	60b9      	str	r1, [r7, #8]
 8006656:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	3b04      	subs	r3, #4
 800665c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006664:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	3b04      	subs	r3, #4
 800666a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	f023 0201 	bic.w	r2, r3, #1
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	3b04      	subs	r3, #4
 800667a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800667c:	4a0c      	ldr	r2, [pc, #48]	; (80066b0 <pxPortInitialiseStack+0x64>)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	3b14      	subs	r3, #20
 8006686:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	3b04      	subs	r3, #4
 8006692:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f06f 0202 	mvn.w	r2, #2
 800669a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	3b20      	subs	r3, #32
 80066a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80066a2:	68fb      	ldr	r3, [r7, #12]
}
 80066a4:	4618      	mov	r0, r3
 80066a6:	3714      	adds	r7, #20
 80066a8:	46bd      	mov	sp, r7
 80066aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ae:	4770      	bx	lr
 80066b0:	080066b5 	.word	0x080066b5

080066b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80066b4:	b480      	push	{r7}
 80066b6:	b085      	sub	sp, #20
 80066b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80066ba:	2300      	movs	r3, #0
 80066bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80066be:	4b12      	ldr	r3, [pc, #72]	; (8006708 <prvTaskExitError+0x54>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c6:	d00a      	beq.n	80066de <prvTaskExitError+0x2a>
	__asm volatile
 80066c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066cc:	f383 8811 	msr	BASEPRI, r3
 80066d0:	f3bf 8f6f 	isb	sy
 80066d4:	f3bf 8f4f 	dsb	sy
 80066d8:	60fb      	str	r3, [r7, #12]
}
 80066da:	bf00      	nop
 80066dc:	e7fe      	b.n	80066dc <prvTaskExitError+0x28>
	__asm volatile
 80066de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e2:	f383 8811 	msr	BASEPRI, r3
 80066e6:	f3bf 8f6f 	isb	sy
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	60bb      	str	r3, [r7, #8]
}
 80066f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80066f2:	bf00      	nop
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d0fc      	beq.n	80066f4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80066fa:	bf00      	nop
 80066fc:	bf00      	nop
 80066fe:	3714      	adds	r7, #20
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr
 8006708:	2000000c 	.word	0x2000000c
 800670c:	00000000 	.word	0x00000000

08006710 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006710:	4b07      	ldr	r3, [pc, #28]	; (8006730 <pxCurrentTCBConst2>)
 8006712:	6819      	ldr	r1, [r3, #0]
 8006714:	6808      	ldr	r0, [r1, #0]
 8006716:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800671a:	f380 8809 	msr	PSP, r0
 800671e:	f3bf 8f6f 	isb	sy
 8006722:	f04f 0000 	mov.w	r0, #0
 8006726:	f380 8811 	msr	BASEPRI, r0
 800672a:	4770      	bx	lr
 800672c:	f3af 8000 	nop.w

08006730 <pxCurrentTCBConst2>:
 8006730:	200006ec 	.word	0x200006ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006734:	bf00      	nop
 8006736:	bf00      	nop

08006738 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006738:	4808      	ldr	r0, [pc, #32]	; (800675c <prvPortStartFirstTask+0x24>)
 800673a:	6800      	ldr	r0, [r0, #0]
 800673c:	6800      	ldr	r0, [r0, #0]
 800673e:	f380 8808 	msr	MSP, r0
 8006742:	f04f 0000 	mov.w	r0, #0
 8006746:	f380 8814 	msr	CONTROL, r0
 800674a:	b662      	cpsie	i
 800674c:	b661      	cpsie	f
 800674e:	f3bf 8f4f 	dsb	sy
 8006752:	f3bf 8f6f 	isb	sy
 8006756:	df00      	svc	0
 8006758:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800675a:	bf00      	nop
 800675c:	e000ed08 	.word	0xe000ed08

08006760 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b086      	sub	sp, #24
 8006764:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006766:	4b46      	ldr	r3, [pc, #280]	; (8006880 <xPortStartScheduler+0x120>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a46      	ldr	r2, [pc, #280]	; (8006884 <xPortStartScheduler+0x124>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d10a      	bne.n	8006786 <xPortStartScheduler+0x26>
	__asm volatile
 8006770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006774:	f383 8811 	msr	BASEPRI, r3
 8006778:	f3bf 8f6f 	isb	sy
 800677c:	f3bf 8f4f 	dsb	sy
 8006780:	613b      	str	r3, [r7, #16]
}
 8006782:	bf00      	nop
 8006784:	e7fe      	b.n	8006784 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006786:	4b3e      	ldr	r3, [pc, #248]	; (8006880 <xPortStartScheduler+0x120>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a3f      	ldr	r2, [pc, #252]	; (8006888 <xPortStartScheduler+0x128>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d10a      	bne.n	80067a6 <xPortStartScheduler+0x46>
	__asm volatile
 8006790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	60fb      	str	r3, [r7, #12]
}
 80067a2:	bf00      	nop
 80067a4:	e7fe      	b.n	80067a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80067a6:	4b39      	ldr	r3, [pc, #228]	; (800688c <xPortStartScheduler+0x12c>)
 80067a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	22ff      	movs	r2, #255	; 0xff
 80067b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	781b      	ldrb	r3, [r3, #0]
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80067c0:	78fb      	ldrb	r3, [r7, #3]
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80067c8:	b2da      	uxtb	r2, r3
 80067ca:	4b31      	ldr	r3, [pc, #196]	; (8006890 <xPortStartScheduler+0x130>)
 80067cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80067ce:	4b31      	ldr	r3, [pc, #196]	; (8006894 <xPortStartScheduler+0x134>)
 80067d0:	2207      	movs	r2, #7
 80067d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067d4:	e009      	b.n	80067ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80067d6:	4b2f      	ldr	r3, [pc, #188]	; (8006894 <xPortStartScheduler+0x134>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	3b01      	subs	r3, #1
 80067dc:	4a2d      	ldr	r2, [pc, #180]	; (8006894 <xPortStartScheduler+0x134>)
 80067de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80067e0:	78fb      	ldrb	r3, [r7, #3]
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	005b      	lsls	r3, r3, #1
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067ea:	78fb      	ldrb	r3, [r7, #3]
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067f2:	2b80      	cmp	r3, #128	; 0x80
 80067f4:	d0ef      	beq.n	80067d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80067f6:	4b27      	ldr	r3, [pc, #156]	; (8006894 <xPortStartScheduler+0x134>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f1c3 0307 	rsb	r3, r3, #7
 80067fe:	2b04      	cmp	r3, #4
 8006800:	d00a      	beq.n	8006818 <xPortStartScheduler+0xb8>
	__asm volatile
 8006802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006806:	f383 8811 	msr	BASEPRI, r3
 800680a:	f3bf 8f6f 	isb	sy
 800680e:	f3bf 8f4f 	dsb	sy
 8006812:	60bb      	str	r3, [r7, #8]
}
 8006814:	bf00      	nop
 8006816:	e7fe      	b.n	8006816 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006818:	4b1e      	ldr	r3, [pc, #120]	; (8006894 <xPortStartScheduler+0x134>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	021b      	lsls	r3, r3, #8
 800681e:	4a1d      	ldr	r2, [pc, #116]	; (8006894 <xPortStartScheduler+0x134>)
 8006820:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006822:	4b1c      	ldr	r3, [pc, #112]	; (8006894 <xPortStartScheduler+0x134>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800682a:	4a1a      	ldr	r2, [pc, #104]	; (8006894 <xPortStartScheduler+0x134>)
 800682c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	b2da      	uxtb	r2, r3
 8006832:	697b      	ldr	r3, [r7, #20]
 8006834:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006836:	4b18      	ldr	r3, [pc, #96]	; (8006898 <xPortStartScheduler+0x138>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a17      	ldr	r2, [pc, #92]	; (8006898 <xPortStartScheduler+0x138>)
 800683c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006840:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006842:	4b15      	ldr	r3, [pc, #84]	; (8006898 <xPortStartScheduler+0x138>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a14      	ldr	r2, [pc, #80]	; (8006898 <xPortStartScheduler+0x138>)
 8006848:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800684c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800684e:	f000 f8dd 	bl	8006a0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006852:	4b12      	ldr	r3, [pc, #72]	; (800689c <xPortStartScheduler+0x13c>)
 8006854:	2200      	movs	r2, #0
 8006856:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006858:	f000 f8fc 	bl	8006a54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800685c:	4b10      	ldr	r3, [pc, #64]	; (80068a0 <xPortStartScheduler+0x140>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a0f      	ldr	r2, [pc, #60]	; (80068a0 <xPortStartScheduler+0x140>)
 8006862:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006866:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006868:	f7ff ff66 	bl	8006738 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800686c:	f7ff fd4c 	bl	8006308 <vTaskSwitchContext>
	prvTaskExitError();
 8006870:	f7ff ff20 	bl	80066b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3718      	adds	r7, #24
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	e000ed00 	.word	0xe000ed00
 8006884:	410fc271 	.word	0x410fc271
 8006888:	410fc270 	.word	0x410fc270
 800688c:	e000e400 	.word	0xe000e400
 8006890:	20000818 	.word	0x20000818
 8006894:	2000081c 	.word	0x2000081c
 8006898:	e000ed20 	.word	0xe000ed20
 800689c:	2000000c 	.word	0x2000000c
 80068a0:	e000ef34 	.word	0xe000ef34

080068a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
	__asm volatile
 80068aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ae:	f383 8811 	msr	BASEPRI, r3
 80068b2:	f3bf 8f6f 	isb	sy
 80068b6:	f3bf 8f4f 	dsb	sy
 80068ba:	607b      	str	r3, [r7, #4]
}
 80068bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80068be:	4b0f      	ldr	r3, [pc, #60]	; (80068fc <vPortEnterCritical+0x58>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	3301      	adds	r3, #1
 80068c4:	4a0d      	ldr	r2, [pc, #52]	; (80068fc <vPortEnterCritical+0x58>)
 80068c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80068c8:	4b0c      	ldr	r3, [pc, #48]	; (80068fc <vPortEnterCritical+0x58>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d10f      	bne.n	80068f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80068d0:	4b0b      	ldr	r3, [pc, #44]	; (8006900 <vPortEnterCritical+0x5c>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	b2db      	uxtb	r3, r3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00a      	beq.n	80068f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80068da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068de:	f383 8811 	msr	BASEPRI, r3
 80068e2:	f3bf 8f6f 	isb	sy
 80068e6:	f3bf 8f4f 	dsb	sy
 80068ea:	603b      	str	r3, [r7, #0]
}
 80068ec:	bf00      	nop
 80068ee:	e7fe      	b.n	80068ee <vPortEnterCritical+0x4a>
	}
}
 80068f0:	bf00      	nop
 80068f2:	370c      	adds	r7, #12
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr
 80068fc:	2000000c 	.word	0x2000000c
 8006900:	e000ed04 	.word	0xe000ed04

08006904 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800690a:	4b12      	ldr	r3, [pc, #72]	; (8006954 <vPortExitCritical+0x50>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10a      	bne.n	8006928 <vPortExitCritical+0x24>
	__asm volatile
 8006912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006916:	f383 8811 	msr	BASEPRI, r3
 800691a:	f3bf 8f6f 	isb	sy
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	607b      	str	r3, [r7, #4]
}
 8006924:	bf00      	nop
 8006926:	e7fe      	b.n	8006926 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006928:	4b0a      	ldr	r3, [pc, #40]	; (8006954 <vPortExitCritical+0x50>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	3b01      	subs	r3, #1
 800692e:	4a09      	ldr	r2, [pc, #36]	; (8006954 <vPortExitCritical+0x50>)
 8006930:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006932:	4b08      	ldr	r3, [pc, #32]	; (8006954 <vPortExitCritical+0x50>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d105      	bne.n	8006946 <vPortExitCritical+0x42>
 800693a:	2300      	movs	r3, #0
 800693c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006944:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006946:	bf00      	nop
 8006948:	370c      	adds	r7, #12
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	2000000c 	.word	0x2000000c
	...

08006960 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006960:	f3ef 8009 	mrs	r0, PSP
 8006964:	f3bf 8f6f 	isb	sy
 8006968:	4b15      	ldr	r3, [pc, #84]	; (80069c0 <pxCurrentTCBConst>)
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	f01e 0f10 	tst.w	lr, #16
 8006970:	bf08      	it	eq
 8006972:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006976:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800697a:	6010      	str	r0, [r2, #0]
 800697c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006980:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006984:	f380 8811 	msr	BASEPRI, r0
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	f7ff fcba 	bl	8006308 <vTaskSwitchContext>
 8006994:	f04f 0000 	mov.w	r0, #0
 8006998:	f380 8811 	msr	BASEPRI, r0
 800699c:	bc09      	pop	{r0, r3}
 800699e:	6819      	ldr	r1, [r3, #0]
 80069a0:	6808      	ldr	r0, [r1, #0]
 80069a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a6:	f01e 0f10 	tst.w	lr, #16
 80069aa:	bf08      	it	eq
 80069ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80069b0:	f380 8809 	msr	PSP, r0
 80069b4:	f3bf 8f6f 	isb	sy
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	f3af 8000 	nop.w

080069c0 <pxCurrentTCBConst>:
 80069c0:	200006ec 	.word	0x200006ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80069c4:	bf00      	nop
 80069c6:	bf00      	nop

080069c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	af00      	add	r7, sp, #0
	__asm volatile
 80069ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d2:	f383 8811 	msr	BASEPRI, r3
 80069d6:	f3bf 8f6f 	isb	sy
 80069da:	f3bf 8f4f 	dsb	sy
 80069de:	607b      	str	r3, [r7, #4]
}
 80069e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80069e2:	f7ff fbd9 	bl	8006198 <xTaskIncrementTick>
 80069e6:	4603      	mov	r3, r0
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d003      	beq.n	80069f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80069ec:	4b06      	ldr	r3, [pc, #24]	; (8006a08 <SysTick_Handler+0x40>)
 80069ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069f2:	601a      	str	r2, [r3, #0]
 80069f4:	2300      	movs	r3, #0
 80069f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	f383 8811 	msr	BASEPRI, r3
}
 80069fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a00:	bf00      	nop
 8006a02:	3708      	adds	r7, #8
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	e000ed04 	.word	0xe000ed04

08006a0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006a10:	4b0b      	ldr	r3, [pc, #44]	; (8006a40 <vPortSetupTimerInterrupt+0x34>)
 8006a12:	2200      	movs	r2, #0
 8006a14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006a16:	4b0b      	ldr	r3, [pc, #44]	; (8006a44 <vPortSetupTimerInterrupt+0x38>)
 8006a18:	2200      	movs	r2, #0
 8006a1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006a1c:	4b0a      	ldr	r3, [pc, #40]	; (8006a48 <vPortSetupTimerInterrupt+0x3c>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a0a      	ldr	r2, [pc, #40]	; (8006a4c <vPortSetupTimerInterrupt+0x40>)
 8006a22:	fba2 2303 	umull	r2, r3, r2, r3
 8006a26:	099b      	lsrs	r3, r3, #6
 8006a28:	4a09      	ldr	r2, [pc, #36]	; (8006a50 <vPortSetupTimerInterrupt+0x44>)
 8006a2a:	3b01      	subs	r3, #1
 8006a2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006a2e:	4b04      	ldr	r3, [pc, #16]	; (8006a40 <vPortSetupTimerInterrupt+0x34>)
 8006a30:	2207      	movs	r2, #7
 8006a32:	601a      	str	r2, [r3, #0]
}
 8006a34:	bf00      	nop
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	e000e010 	.word	0xe000e010
 8006a44:	e000e018 	.word	0xe000e018
 8006a48:	20000000 	.word	0x20000000
 8006a4c:	10624dd3 	.word	0x10624dd3
 8006a50:	e000e014 	.word	0xe000e014

08006a54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006a54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006a64 <vPortEnableVFP+0x10>
 8006a58:	6801      	ldr	r1, [r0, #0]
 8006a5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006a5e:	6001      	str	r1, [r0, #0]
 8006a60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006a62:	bf00      	nop
 8006a64:	e000ed88 	.word	0xe000ed88

08006a68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b08a      	sub	sp, #40	; 0x28
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a70:	2300      	movs	r3, #0
 8006a72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a74:	f7ff fae6 	bl	8006044 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a78:	4b5b      	ldr	r3, [pc, #364]	; (8006be8 <pvPortMalloc+0x180>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d101      	bne.n	8006a84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a80:	f000 f920 	bl	8006cc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a84:	4b59      	ldr	r3, [pc, #356]	; (8006bec <pvPortMalloc+0x184>)
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f040 8093 	bne.w	8006bb8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d01d      	beq.n	8006ad4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006a98:	2208      	movs	r2, #8
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f003 0307 	and.w	r3, r3, #7
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d014      	beq.n	8006ad4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	f023 0307 	bic.w	r3, r3, #7
 8006ab0:	3308      	adds	r3, #8
 8006ab2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f003 0307 	and.w	r3, r3, #7
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d00a      	beq.n	8006ad4 <pvPortMalloc+0x6c>
	__asm volatile
 8006abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac2:	f383 8811 	msr	BASEPRI, r3
 8006ac6:	f3bf 8f6f 	isb	sy
 8006aca:	f3bf 8f4f 	dsb	sy
 8006ace:	617b      	str	r3, [r7, #20]
}
 8006ad0:	bf00      	nop
 8006ad2:	e7fe      	b.n	8006ad2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d06e      	beq.n	8006bb8 <pvPortMalloc+0x150>
 8006ada:	4b45      	ldr	r3, [pc, #276]	; (8006bf0 <pvPortMalloc+0x188>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d869      	bhi.n	8006bb8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006ae4:	4b43      	ldr	r3, [pc, #268]	; (8006bf4 <pvPortMalloc+0x18c>)
 8006ae6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006ae8:	4b42      	ldr	r3, [pc, #264]	; (8006bf4 <pvPortMalloc+0x18c>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006aee:	e004      	b.n	8006afa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d903      	bls.n	8006b0c <pvPortMalloc+0xa4>
 8006b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1f1      	bne.n	8006af0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b0c:	4b36      	ldr	r3, [pc, #216]	; (8006be8 <pvPortMalloc+0x180>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d050      	beq.n	8006bb8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b16:	6a3b      	ldr	r3, [r7, #32]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	2208      	movs	r2, #8
 8006b1c:	4413      	add	r3, r2
 8006b1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	6a3b      	ldr	r3, [r7, #32]
 8006b26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2a:	685a      	ldr	r2, [r3, #4]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	1ad2      	subs	r2, r2, r3
 8006b30:	2308      	movs	r3, #8
 8006b32:	005b      	lsls	r3, r3, #1
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d91f      	bls.n	8006b78 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b40:	69bb      	ldr	r3, [r7, #24]
 8006b42:	f003 0307 	and.w	r3, r3, #7
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d00a      	beq.n	8006b60 <pvPortMalloc+0xf8>
	__asm volatile
 8006b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b4e:	f383 8811 	msr	BASEPRI, r3
 8006b52:	f3bf 8f6f 	isb	sy
 8006b56:	f3bf 8f4f 	dsb	sy
 8006b5a:	613b      	str	r3, [r7, #16]
}
 8006b5c:	bf00      	nop
 8006b5e:	e7fe      	b.n	8006b5e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b62:	685a      	ldr	r2, [r3, #4]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	1ad2      	subs	r2, r2, r3
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b72:	69b8      	ldr	r0, [r7, #24]
 8006b74:	f000 f908 	bl	8006d88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b78:	4b1d      	ldr	r3, [pc, #116]	; (8006bf0 <pvPortMalloc+0x188>)
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	1ad3      	subs	r3, r2, r3
 8006b82:	4a1b      	ldr	r2, [pc, #108]	; (8006bf0 <pvPortMalloc+0x188>)
 8006b84:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b86:	4b1a      	ldr	r3, [pc, #104]	; (8006bf0 <pvPortMalloc+0x188>)
 8006b88:	681a      	ldr	r2, [r3, #0]
 8006b8a:	4b1b      	ldr	r3, [pc, #108]	; (8006bf8 <pvPortMalloc+0x190>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d203      	bcs.n	8006b9a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b92:	4b17      	ldr	r3, [pc, #92]	; (8006bf0 <pvPortMalloc+0x188>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a18      	ldr	r2, [pc, #96]	; (8006bf8 <pvPortMalloc+0x190>)
 8006b98:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b9c:	685a      	ldr	r2, [r3, #4]
 8006b9e:	4b13      	ldr	r3, [pc, #76]	; (8006bec <pvPortMalloc+0x184>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	431a      	orrs	r2, r3
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006baa:	2200      	movs	r2, #0
 8006bac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006bae:	4b13      	ldr	r3, [pc, #76]	; (8006bfc <pvPortMalloc+0x194>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	4a11      	ldr	r2, [pc, #68]	; (8006bfc <pvPortMalloc+0x194>)
 8006bb6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006bb8:	f7ff fa52 	bl	8006060 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	f003 0307 	and.w	r3, r3, #7
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00a      	beq.n	8006bdc <pvPortMalloc+0x174>
	__asm volatile
 8006bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	60fb      	str	r3, [r7, #12]
}
 8006bd8:	bf00      	nop
 8006bda:	e7fe      	b.n	8006bda <pvPortMalloc+0x172>
	return pvReturn;
 8006bdc:	69fb      	ldr	r3, [r7, #28]
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3728      	adds	r7, #40	; 0x28
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	20010228 	.word	0x20010228
 8006bec:	2001023c 	.word	0x2001023c
 8006bf0:	2001022c 	.word	0x2001022c
 8006bf4:	20010220 	.word	0x20010220
 8006bf8:	20010230 	.word	0x20010230
 8006bfc:	20010234 	.word	0x20010234

08006c00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b086      	sub	sp, #24
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d04d      	beq.n	8006cae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c12:	2308      	movs	r3, #8
 8006c14:	425b      	negs	r3, r3
 8006c16:	697a      	ldr	r2, [r7, #20]
 8006c18:	4413      	add	r3, r2
 8006c1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	4b24      	ldr	r3, [pc, #144]	; (8006cb8 <vPortFree+0xb8>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4013      	ands	r3, r2
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d10a      	bne.n	8006c44 <vPortFree+0x44>
	__asm volatile
 8006c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c32:	f383 8811 	msr	BASEPRI, r3
 8006c36:	f3bf 8f6f 	isb	sy
 8006c3a:	f3bf 8f4f 	dsb	sy
 8006c3e:	60fb      	str	r3, [r7, #12]
}
 8006c40:	bf00      	nop
 8006c42:	e7fe      	b.n	8006c42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d00a      	beq.n	8006c62 <vPortFree+0x62>
	__asm volatile
 8006c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c50:	f383 8811 	msr	BASEPRI, r3
 8006c54:	f3bf 8f6f 	isb	sy
 8006c58:	f3bf 8f4f 	dsb	sy
 8006c5c:	60bb      	str	r3, [r7, #8]
}
 8006c5e:	bf00      	nop
 8006c60:	e7fe      	b.n	8006c60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	685a      	ldr	r2, [r3, #4]
 8006c66:	4b14      	ldr	r3, [pc, #80]	; (8006cb8 <vPortFree+0xb8>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d01e      	beq.n	8006cae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d11a      	bne.n	8006cae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	685a      	ldr	r2, [r3, #4]
 8006c7c:	4b0e      	ldr	r3, [pc, #56]	; (8006cb8 <vPortFree+0xb8>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	43db      	mvns	r3, r3
 8006c82:	401a      	ands	r2, r3
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006c88:	f7ff f9dc 	bl	8006044 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	685a      	ldr	r2, [r3, #4]
 8006c90:	4b0a      	ldr	r3, [pc, #40]	; (8006cbc <vPortFree+0xbc>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4413      	add	r3, r2
 8006c96:	4a09      	ldr	r2, [pc, #36]	; (8006cbc <vPortFree+0xbc>)
 8006c98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c9a:	6938      	ldr	r0, [r7, #16]
 8006c9c:	f000 f874 	bl	8006d88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006ca0:	4b07      	ldr	r3, [pc, #28]	; (8006cc0 <vPortFree+0xc0>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	4a06      	ldr	r2, [pc, #24]	; (8006cc0 <vPortFree+0xc0>)
 8006ca8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006caa:	f7ff f9d9 	bl	8006060 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006cae:	bf00      	nop
 8006cb0:	3718      	adds	r7, #24
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	2001023c 	.word	0x2001023c
 8006cbc:	2001022c 	.word	0x2001022c
 8006cc0:	20010238 	.word	0x20010238

08006cc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006cca:	f44f 437a 	mov.w	r3, #64000	; 0xfa00
 8006cce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006cd0:	4b27      	ldr	r3, [pc, #156]	; (8006d70 <prvHeapInit+0xac>)
 8006cd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f003 0307 	and.w	r3, r3, #7
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00c      	beq.n	8006cf8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	3307      	adds	r3, #7
 8006ce2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f023 0307 	bic.w	r3, r3, #7
 8006cea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	4a1f      	ldr	r2, [pc, #124]	; (8006d70 <prvHeapInit+0xac>)
 8006cf4:	4413      	add	r3, r2
 8006cf6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006cfc:	4a1d      	ldr	r2, [pc, #116]	; (8006d74 <prvHeapInit+0xb0>)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d02:	4b1c      	ldr	r3, [pc, #112]	; (8006d74 <prvHeapInit+0xb0>)
 8006d04:	2200      	movs	r2, #0
 8006d06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	68ba      	ldr	r2, [r7, #8]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d10:	2208      	movs	r2, #8
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	1a9b      	subs	r3, r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f023 0307 	bic.w	r3, r3, #7
 8006d1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	4a15      	ldr	r2, [pc, #84]	; (8006d78 <prvHeapInit+0xb4>)
 8006d24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d26:	4b14      	ldr	r3, [pc, #80]	; (8006d78 <prvHeapInit+0xb4>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d2e:	4b12      	ldr	r3, [pc, #72]	; (8006d78 <prvHeapInit+0xb4>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2200      	movs	r2, #0
 8006d34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	68fa      	ldr	r2, [r7, #12]
 8006d3e:	1ad2      	subs	r2, r2, r3
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d44:	4b0c      	ldr	r3, [pc, #48]	; (8006d78 <prvHeapInit+0xb4>)
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	4a0a      	ldr	r2, [pc, #40]	; (8006d7c <prvHeapInit+0xb8>)
 8006d52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	4a09      	ldr	r2, [pc, #36]	; (8006d80 <prvHeapInit+0xbc>)
 8006d5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d5c:	4b09      	ldr	r3, [pc, #36]	; (8006d84 <prvHeapInit+0xc0>)
 8006d5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006d62:	601a      	str	r2, [r3, #0]
}
 8006d64:	bf00      	nop
 8006d66:	3714      	adds	r7, #20
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr
 8006d70:	20000820 	.word	0x20000820
 8006d74:	20010220 	.word	0x20010220
 8006d78:	20010228 	.word	0x20010228
 8006d7c:	20010230 	.word	0x20010230
 8006d80:	2001022c 	.word	0x2001022c
 8006d84:	2001023c 	.word	0x2001023c

08006d88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b085      	sub	sp, #20
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006d90:	4b28      	ldr	r3, [pc, #160]	; (8006e34 <prvInsertBlockIntoFreeList+0xac>)
 8006d92:	60fb      	str	r3, [r7, #12]
 8006d94:	e002      	b.n	8006d9c <prvInsertBlockIntoFreeList+0x14>
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	d8f7      	bhi.n	8006d96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	68ba      	ldr	r2, [r7, #8]
 8006db0:	4413      	add	r3, r2
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d108      	bne.n	8006dca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	441a      	add	r2, r3
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	68ba      	ldr	r2, [r7, #8]
 8006dd4:	441a      	add	r2, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d118      	bne.n	8006e10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	4b15      	ldr	r3, [pc, #84]	; (8006e38 <prvInsertBlockIntoFreeList+0xb0>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d00d      	beq.n	8006e06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	441a      	add	r2, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	601a      	str	r2, [r3, #0]
 8006e04:	e008      	b.n	8006e18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e06:	4b0c      	ldr	r3, [pc, #48]	; (8006e38 <prvInsertBlockIntoFreeList+0xb0>)
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	601a      	str	r2, [r3, #0]
 8006e0e:	e003      	b.n	8006e18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d002      	beq.n	8006e26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	687a      	ldr	r2, [r7, #4]
 8006e24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e26:	bf00      	nop
 8006e28:	3714      	adds	r7, #20
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	20010220 	.word	0x20010220
 8006e38:	20010228 	.word	0x20010228

08006e3c <arm_max_f32>:
 8006e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e40:	1e4f      	subs	r7, r1, #1
 8006e42:	ea5f 0897 	movs.w	r8, r7, lsr #2
 8006e46:	f100 0e04 	add.w	lr, r0, #4
 8006e4a:	edd0 7a00 	vldr	s15, [r0]
 8006e4e:	d058      	beq.n	8006f02 <arm_max_f32+0xc6>
 8006e50:	3014      	adds	r0, #20
 8006e52:	46c4      	mov	ip, r8
 8006e54:	2604      	movs	r6, #4
 8006e56:	2400      	movs	r4, #0
 8006e58:	ed10 6a04 	vldr	s12, [r0, #-16]
 8006e5c:	ed50 6a03 	vldr	s13, [r0, #-12]
 8006e60:	ed10 7a02 	vldr	s14, [r0, #-8]
 8006e64:	ed50 5a01 	vldr	s11, [r0, #-4]
 8006e68:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8006e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e70:	bfc8      	it	gt
 8006e72:	eef0 7a46 	vmovgt.f32	s15, s12
 8006e76:	f1a6 0503 	sub.w	r5, r6, #3
 8006e7a:	eef4 7ae6 	vcmpe.f32	s15, s13
 8006e7e:	bfc8      	it	gt
 8006e80:	462c      	movgt	r4, r5
 8006e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e86:	bf48      	it	mi
 8006e88:	eef0 7a66 	vmovmi.f32	s15, s13
 8006e8c:	f1a6 0502 	sub.w	r5, r6, #2
 8006e90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e94:	bf48      	it	mi
 8006e96:	462c      	movmi	r4, r5
 8006e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e9c:	bf48      	it	mi
 8006e9e:	eef0 7a47 	vmovmi.f32	s15, s14
 8006ea2:	f106 35ff 	add.w	r5, r6, #4294967295
 8006ea6:	eef4 7ae5 	vcmpe.f32	s15, s11
 8006eaa:	bf48      	it	mi
 8006eac:	462c      	movmi	r4, r5
 8006eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eb2:	bf48      	it	mi
 8006eb4:	4634      	movmi	r4, r6
 8006eb6:	bf48      	it	mi
 8006eb8:	eef0 7a65 	vmovmi.f32	s15, s11
 8006ebc:	f1bc 0c01 	subs.w	ip, ip, #1
 8006ec0:	f106 0604 	add.w	r6, r6, #4
 8006ec4:	f100 0010 	add.w	r0, r0, #16
 8006ec8:	d1c6      	bne.n	8006e58 <arm_max_f32+0x1c>
 8006eca:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 8006ece:	f017 0003 	ands.w	r0, r7, #3
 8006ed2:	d018      	beq.n	8006f06 <arm_max_f32+0xca>
 8006ed4:	1a08      	subs	r0, r1, r0
 8006ed6:	ecbe 7a01 	vldmia	lr!, {s14}
 8006eda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ee2:	bfc8      	it	gt
 8006ee4:	4604      	movgt	r4, r0
 8006ee6:	f100 0001 	add.w	r0, r0, #1
 8006eea:	bfd8      	it	le
 8006eec:	eeb0 7a67 	vmovle.f32	s14, s15
 8006ef0:	4288      	cmp	r0, r1
 8006ef2:	eef0 7a47 	vmov.f32	s15, s14
 8006ef6:	d1ee      	bne.n	8006ed6 <arm_max_f32+0x9a>
 8006ef8:	ed82 7a00 	vstr	s14, [r2]
 8006efc:	601c      	str	r4, [r3, #0]
 8006efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f02:	4644      	mov	r4, r8
 8006f04:	e7e3      	b.n	8006ece <arm_max_f32+0x92>
 8006f06:	eeb0 7a67 	vmov.f32	s14, s15
 8006f0a:	e7f5      	b.n	8006ef8 <arm_max_f32+0xbc>

08006f0c <arm_rfft_fast_init_f32>:
 8006f0c:	084b      	lsrs	r3, r1, #1
 8006f0e:	2b80      	cmp	r3, #128	; 0x80
 8006f10:	b410      	push	{r4}
 8006f12:	8201      	strh	r1, [r0, #16]
 8006f14:	8003      	strh	r3, [r0, #0]
 8006f16:	d047      	beq.n	8006fa8 <arm_rfft_fast_init_f32+0x9c>
 8006f18:	d917      	bls.n	8006f4a <arm_rfft_fast_init_f32+0x3e>
 8006f1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f1e:	d03d      	beq.n	8006f9c <arm_rfft_fast_init_f32+0x90>
 8006f20:	d929      	bls.n	8006f76 <arm_rfft_fast_init_f32+0x6a>
 8006f22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f26:	d020      	beq.n	8006f6a <arm_rfft_fast_init_f32+0x5e>
 8006f28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f2c:	d113      	bne.n	8006f56 <arm_rfft_fast_init_f32+0x4a>
 8006f2e:	4921      	ldr	r1, [pc, #132]	; (8006fb4 <arm_rfft_fast_init_f32+0xa8>)
 8006f30:	4a21      	ldr	r2, [pc, #132]	; (8006fb8 <arm_rfft_fast_init_f32+0xac>)
 8006f32:	4b22      	ldr	r3, [pc, #136]	; (8006fbc <arm_rfft_fast_init_f32+0xb0>)
 8006f34:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8006f38:	8184      	strh	r4, [r0, #12]
 8006f3a:	6081      	str	r1, [r0, #8]
 8006f3c:	6042      	str	r2, [r0, #4]
 8006f3e:	6143      	str	r3, [r0, #20]
 8006f40:	2000      	movs	r0, #0
 8006f42:	b240      	sxtb	r0, r0
 8006f44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f48:	4770      	bx	lr
 8006f4a:	2b20      	cmp	r3, #32
 8006f4c:	d01c      	beq.n	8006f88 <arm_rfft_fast_init_f32+0x7c>
 8006f4e:	2b40      	cmp	r3, #64	; 0x40
 8006f50:	d006      	beq.n	8006f60 <arm_rfft_fast_init_f32+0x54>
 8006f52:	2b10      	cmp	r3, #16
 8006f54:	d01d      	beq.n	8006f92 <arm_rfft_fast_init_f32+0x86>
 8006f56:	20ff      	movs	r0, #255	; 0xff
 8006f58:	b240      	sxtb	r0, r0
 8006f5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f5e:	4770      	bx	lr
 8006f60:	2438      	movs	r4, #56	; 0x38
 8006f62:	4917      	ldr	r1, [pc, #92]	; (8006fc0 <arm_rfft_fast_init_f32+0xb4>)
 8006f64:	4a17      	ldr	r2, [pc, #92]	; (8006fc4 <arm_rfft_fast_init_f32+0xb8>)
 8006f66:	4b18      	ldr	r3, [pc, #96]	; (8006fc8 <arm_rfft_fast_init_f32+0xbc>)
 8006f68:	e7e6      	b.n	8006f38 <arm_rfft_fast_init_f32+0x2c>
 8006f6a:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8006f6e:	4917      	ldr	r1, [pc, #92]	; (8006fcc <arm_rfft_fast_init_f32+0xc0>)
 8006f70:	4a17      	ldr	r2, [pc, #92]	; (8006fd0 <arm_rfft_fast_init_f32+0xc4>)
 8006f72:	4b18      	ldr	r3, [pc, #96]	; (8006fd4 <arm_rfft_fast_init_f32+0xc8>)
 8006f74:	e7e0      	b.n	8006f38 <arm_rfft_fast_init_f32+0x2c>
 8006f76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f7a:	d1ec      	bne.n	8006f56 <arm_rfft_fast_init_f32+0x4a>
 8006f7c:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8006f80:	4915      	ldr	r1, [pc, #84]	; (8006fd8 <arm_rfft_fast_init_f32+0xcc>)
 8006f82:	4a16      	ldr	r2, [pc, #88]	; (8006fdc <arm_rfft_fast_init_f32+0xd0>)
 8006f84:	4b16      	ldr	r3, [pc, #88]	; (8006fe0 <arm_rfft_fast_init_f32+0xd4>)
 8006f86:	e7d7      	b.n	8006f38 <arm_rfft_fast_init_f32+0x2c>
 8006f88:	2430      	movs	r4, #48	; 0x30
 8006f8a:	4916      	ldr	r1, [pc, #88]	; (8006fe4 <arm_rfft_fast_init_f32+0xd8>)
 8006f8c:	4a16      	ldr	r2, [pc, #88]	; (8006fe8 <arm_rfft_fast_init_f32+0xdc>)
 8006f8e:	4b17      	ldr	r3, [pc, #92]	; (8006fec <arm_rfft_fast_init_f32+0xe0>)
 8006f90:	e7d2      	b.n	8006f38 <arm_rfft_fast_init_f32+0x2c>
 8006f92:	2414      	movs	r4, #20
 8006f94:	4916      	ldr	r1, [pc, #88]	; (8006ff0 <arm_rfft_fast_init_f32+0xe4>)
 8006f96:	4a17      	ldr	r2, [pc, #92]	; (8006ff4 <arm_rfft_fast_init_f32+0xe8>)
 8006f98:	4b17      	ldr	r3, [pc, #92]	; (8006ff8 <arm_rfft_fast_init_f32+0xec>)
 8006f9a:	e7cd      	b.n	8006f38 <arm_rfft_fast_init_f32+0x2c>
 8006f9c:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8006fa0:	4916      	ldr	r1, [pc, #88]	; (8006ffc <arm_rfft_fast_init_f32+0xf0>)
 8006fa2:	4a17      	ldr	r2, [pc, #92]	; (8007000 <arm_rfft_fast_init_f32+0xf4>)
 8006fa4:	4b17      	ldr	r3, [pc, #92]	; (8007004 <arm_rfft_fast_init_f32+0xf8>)
 8006fa6:	e7c7      	b.n	8006f38 <arm_rfft_fast_init_f32+0x2c>
 8006fa8:	24d0      	movs	r4, #208	; 0xd0
 8006faa:	4917      	ldr	r1, [pc, #92]	; (8007008 <arm_rfft_fast_init_f32+0xfc>)
 8006fac:	4a17      	ldr	r2, [pc, #92]	; (800700c <arm_rfft_fast_init_f32+0x100>)
 8006fae:	4b18      	ldr	r3, [pc, #96]	; (8007010 <arm_rfft_fast_init_f32+0x104>)
 8006fb0:	e7c2      	b.n	8006f38 <arm_rfft_fast_init_f32+0x2c>
 8006fb2:	bf00      	nop
 8006fb4:	0801cea0 	.word	0x0801cea0
 8006fb8:	0800d898 	.word	0x0800d898
 8006fbc:	08013a08 	.word	0x08013a08
 8006fc0:	08011998 	.word	0x08011998
 8006fc4:	0801ec60 	.word	0x0801ec60
 8006fc8:	08021150 	.word	0x08021150
 8006fcc:	0801a388 	.word	0x0801a388
 8006fd0:	08018288 	.word	0x08018288
 8006fd4:	08011a08 	.word	0x08011a08
 8006fd8:	08020de0 	.word	0x08020de0
 8006fdc:	08017a08 	.word	0x08017a08
 8006fe0:	0801ee60 	.word	0x0801ee60
 8006fe4:	0801b240 	.word	0x0801b240
 8006fe8:	0801a288 	.word	0x0801a288
 8006fec:	08011898 	.word	0x08011898
 8006ff0:	0801b198 	.word	0x0801b198
 8006ff4:	08018208 	.word	0x08018208
 8006ff8:	0801b1c0 	.word	0x0801b1c0
 8006ffc:	0801f660 	.word	0x0801f660
 8007000:	0801bea0 	.word	0x0801bea0
 8007004:	0801f9e0 	.word	0x0801f9e0
 8007008:	08021350 	.word	0x08021350
 800700c:	0801baa0 	.word	0x0801baa0
 8007010:	080209e0 	.word	0x080209e0

08007014 <arm_cfft_radix4_init_f32>:
 8007014:	b410      	push	{r4}
 8007016:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800701a:	4c2b      	ldr	r4, [pc, #172]	; (80070c8 <arm_cfft_radix4_init_f32+0xb4>)
 800701c:	7082      	strb	r2, [r0, #2]
 800701e:	70c3      	strb	r3, [r0, #3]
 8007020:	8001      	strh	r1, [r0, #0]
 8007022:	6044      	str	r4, [r0, #4]
 8007024:	d043      	beq.n	80070ae <arm_cfft_radix4_init_f32+0x9a>
 8007026:	d80f      	bhi.n	8007048 <arm_cfft_radix4_init_f32+0x34>
 8007028:	2910      	cmp	r1, #16
 800702a:	d032      	beq.n	8007092 <arm_cfft_radix4_init_f32+0x7e>
 800702c:	2940      	cmp	r1, #64	; 0x40
 800702e:	d11e      	bne.n	800706e <arm_cfft_radix4_init_f32+0x5a>
 8007030:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
 8007034:	4b25      	ldr	r3, [pc, #148]	; (80070cc <arm_cfft_radix4_init_f32+0xb8>)
 8007036:	8181      	strh	r1, [r0, #12]
 8007038:	81c1      	strh	r1, [r0, #14]
 800703a:	6102      	str	r2, [r0, #16]
 800703c:	6083      	str	r3, [r0, #8]
 800703e:	2000      	movs	r0, #0
 8007040:	b240      	sxtb	r0, r0
 8007042:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007046:	4770      	bx	lr
 8007048:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800704c:	d014      	beq.n	8007078 <arm_cfft_radix4_init_f32+0x64>
 800704e:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8007052:	d10c      	bne.n	800706e <arm_cfft_radix4_init_f32+0x5a>
 8007054:	f04f 5366 	mov.w	r3, #964689920	; 0x39800000
 8007058:	6103      	str	r3, [r0, #16]
 800705a:	4a1d      	ldr	r2, [pc, #116]	; (80070d0 <arm_cfft_radix4_init_f32+0xbc>)
 800705c:	6082      	str	r2, [r0, #8]
 800705e:	2301      	movs	r3, #1
 8007060:	8183      	strh	r3, [r0, #12]
 8007062:	81c3      	strh	r3, [r0, #14]
 8007064:	2000      	movs	r0, #0
 8007066:	b240      	sxtb	r0, r0
 8007068:	f85d 4b04 	ldr.w	r4, [sp], #4
 800706c:	4770      	bx	lr
 800706e:	20ff      	movs	r0, #255	; 0xff
 8007070:	b240      	sxtb	r0, r0
 8007072:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007076:	4770      	bx	lr
 8007078:	f04f 536a 	mov.w	r3, #981467136	; 0x3a800000
 800707c:	6103      	str	r3, [r0, #16]
 800707e:	4a15      	ldr	r2, [pc, #84]	; (80070d4 <arm_cfft_radix4_init_f32+0xc0>)
 8007080:	6082      	str	r2, [r0, #8]
 8007082:	2304      	movs	r3, #4
 8007084:	8183      	strh	r3, [r0, #12]
 8007086:	81c3      	strh	r3, [r0, #14]
 8007088:	2000      	movs	r0, #0
 800708a:	b240      	sxtb	r0, r0
 800708c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007090:	4770      	bx	lr
 8007092:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 8007096:	6103      	str	r3, [r0, #16]
 8007098:	4a0f      	ldr	r2, [pc, #60]	; (80070d8 <arm_cfft_radix4_init_f32+0xc4>)
 800709a:	6082      	str	r2, [r0, #8]
 800709c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80070a0:	8183      	strh	r3, [r0, #12]
 80070a2:	81c3      	strh	r3, [r0, #14]
 80070a4:	2000      	movs	r0, #0
 80070a6:	b240      	sxtb	r0, r0
 80070a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070ac:	4770      	bx	lr
 80070ae:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 80070b2:	6103      	str	r3, [r0, #16]
 80070b4:	4a09      	ldr	r2, [pc, #36]	; (80070dc <arm_cfft_radix4_init_f32+0xc8>)
 80070b6:	6082      	str	r2, [r0, #8]
 80070b8:	2310      	movs	r3, #16
 80070ba:	8183      	strh	r3, [r0, #12]
 80070bc:	81c3      	strh	r3, [r0, #14]
 80070be:	2000      	movs	r0, #0
 80070c0:	b240      	sxtb	r0, r0
 80070c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070c6:	4770      	bx	lr
 80070c8:	080214f0 	.word	0x080214f0
 80070cc:	0801b31e 	.word	0x0801b31e
 80070d0:	0801b2a0 	.word	0x0801b2a0
 80070d4:	0801b2a6 	.word	0x0801b2a6
 80070d8:	0801b49e 	.word	0x0801b49e
 80070dc:	0801b2be 	.word	0x0801b2be

080070e0 <arm_radix4_butterfly_f32>:
 80070e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070e4:	ed2d 8b06 	vpush	{d8-d10}
 80070e8:	468a      	mov	sl, r1
 80070ea:	0889      	lsrs	r1, r1, #2
 80070ec:	b08d      	sub	sp, #52	; 0x34
 80070ee:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 80070f2:	eb00 040c 	add.w	r4, r0, ip
 80070f6:	460d      	mov	r5, r1
 80070f8:	461f      	mov	r7, r3
 80070fa:	4691      	mov	r9, r2
 80070fc:	920a      	str	r2, [sp, #40]	; 0x28
 80070fe:	eb04 020c 	add.w	r2, r4, ip
 8007102:	4606      	mov	r6, r0
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 800710a:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800710e:	eba2 07c5 	sub.w	r7, r2, r5, lsl #3
 8007112:	9009      	str	r0, [sp, #36]	; 0x24
 8007114:	f10c 0004 	add.w	r0, ip, #4
 8007118:	9701      	str	r7, [sp, #4]
 800711a:	9103      	str	r1, [sp, #12]
 800711c:	4430      	add	r0, r6
 800711e:	4631      	mov	r1, r6
 8007120:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 8007124:	1d37      	adds	r7, r6, #4
 8007126:	9e00      	ldr	r6, [sp, #0]
 8007128:	46ab      	mov	fp, r5
 800712a:	00f5      	lsls	r5, r6, #3
 800712c:	9502      	str	r5, [sp, #8]
 800712e:	f8cd b010 	str.w	fp, [sp, #16]
 8007132:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007136:	f8cd a008 	str.w	sl, [sp, #8]
 800713a:	f8dd a004 	ldr.w	sl, [sp, #4]
 800713e:	ea4f 1806 	mov.w	r8, r6, lsl #4
 8007142:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8007146:	464e      	mov	r6, r9
 8007148:	464d      	mov	r5, r9
 800714a:	edd1 4a01 	vldr	s9, [r1, #4]
 800714e:	ed10 4a01 	vldr	s8, [r0, #-4]
 8007152:	ed17 6a01 	vldr	s12, [r7, #-4]
 8007156:	edd2 6a00 	vldr	s13, [r2]
 800715a:	ed94 7a01 	vldr	s14, [r4, #4]
 800715e:	edd3 7a01 	vldr	s15, [r3, #4]
 8007162:	ed93 5a00 	vldr	s10, [r3]
 8007166:	edd2 5a01 	vldr	s11, [r2, #4]
 800716a:	ed99 3a00 	vldr	s6, [r9]
 800716e:	edd9 3a01 	vldr	s7, [r9, #4]
 8007172:	ee36 2a26 	vadd.f32	s4, s12, s13
 8007176:	ee74 2a05 	vadd.f32	s5, s8, s10
 800717a:	ee34 1aa5 	vadd.f32	s2, s9, s11
 800717e:	ee77 1a27 	vadd.f32	s3, s14, s15
 8007182:	ee32 0a22 	vadd.f32	s0, s4, s5
 8007186:	ee71 0a21 	vadd.f32	s1, s2, s3
 800718a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800718e:	ee34 5a45 	vsub.f32	s10, s8, s10
 8007192:	ee74 5ae5 	vsub.f32	s11, s9, s11
 8007196:	ee37 7a67 	vsub.f32	s14, s14, s15
 800719a:	ed07 0a01 	vstr	s0, [r7, #-4]
 800719e:	edc1 0a01 	vstr	s1, [r1, #4]
 80071a2:	ed95 4a00 	vldr	s8, [r5]
 80071a6:	edd6 6a00 	vldr	s13, [r6]
 80071aa:	edd6 7a01 	vldr	s15, [r6, #4]
 80071ae:	ee72 4a62 	vsub.f32	s9, s4, s5
 80071b2:	ee71 1a61 	vsub.f32	s3, s2, s3
 80071b6:	ee75 2ac5 	vsub.f32	s5, s11, s10
 80071ba:	ed95 1a01 	vldr	s2, [r5, #4]
 80071be:	ee36 2a07 	vadd.f32	s4, s12, s14
 80071c2:	ee36 7a47 	vsub.f32	s14, s12, s14
 80071c6:	ee35 6a25 	vadd.f32	s12, s10, s11
 80071ca:	ee62 0a04 	vmul.f32	s1, s4, s8
 80071ce:	ee21 5a83 	vmul.f32	s10, s3, s6
 80071d2:	ee22 2a01 	vmul.f32	s4, s4, s2
 80071d6:	ee22 4a84 	vmul.f32	s8, s5, s8
 80071da:	ee22 1a81 	vmul.f32	s2, s5, s2
 80071de:	ee67 5a26 	vmul.f32	s11, s14, s13
 80071e2:	ee64 2a83 	vmul.f32	s5, s9, s6
 80071e6:	ee66 6a26 	vmul.f32	s13, s12, s13
 80071ea:	ee64 4aa3 	vmul.f32	s9, s9, s7
 80071ee:	ee26 6a27 	vmul.f32	s12, s12, s15
 80071f2:	ee61 1aa3 	vmul.f32	s3, s3, s7
 80071f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071fa:	ee30 3a81 	vadd.f32	s6, s1, s2
 80071fe:	ee34 4a42 	vsub.f32	s8, s8, s4
 8007202:	ee72 3aa1 	vadd.f32	s7, s5, s3
 8007206:	ee35 5a64 	vsub.f32	s10, s10, s9
 800720a:	ee35 7a86 	vadd.f32	s14, s11, s12
 800720e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007212:	3108      	adds	r1, #8
 8007214:	4551      	cmp	r1, sl
 8007216:	ed40 3a01 	vstr	s7, [r0, #-4]
 800721a:	f107 0708 	add.w	r7, r7, #8
 800721e:	ed84 5a01 	vstr	s10, [r4, #4]
 8007222:	44c1      	add	r9, r8
 8007224:	ed82 3a00 	vstr	s6, [r2]
 8007228:	ed82 4a01 	vstr	s8, [r2, #4]
 800722c:	445d      	add	r5, fp
 800722e:	ed83 7a00 	vstr	s14, [r3]
 8007232:	edc3 7a01 	vstr	s15, [r3, #4]
 8007236:	4476      	add	r6, lr
 8007238:	f100 0008 	add.w	r0, r0, #8
 800723c:	f104 0408 	add.w	r4, r4, #8
 8007240:	f102 0208 	add.w	r2, r2, #8
 8007244:	f103 0308 	add.w	r3, r3, #8
 8007248:	f47f af7f 	bne.w	800714a <arm_radix4_butterfly_f32+0x6a>
 800724c:	9b00      	ldr	r3, [sp, #0]
 800724e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8007252:	f8dd b010 	ldr.w	fp, [sp, #16]
 8007256:	f8dd a008 	ldr.w	sl, [sp, #8]
 800725a:	920b      	str	r2, [sp, #44]	; 0x2c
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	b29b      	uxth	r3, r3
 8007260:	2a04      	cmp	r2, #4
 8007262:	9306      	str	r3, [sp, #24]
 8007264:	f240 80b9 	bls.w	80073da <arm_radix4_butterfly_f32+0x2fa>
 8007268:	9207      	str	r2, [sp, #28]
 800726a:	9806      	ldr	r0, [sp, #24]
 800726c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800726e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007270:	ea4f 039b 	mov.w	r3, fp, lsr #2
 8007274:	4619      	mov	r1, r3
 8007276:	9308      	str	r3, [sp, #32]
 8007278:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800727c:	1e4a      	subs	r2, r1, #1
 800727e:	00db      	lsls	r3, r3, #3
 8007280:	9205      	str	r2, [sp, #20]
 8007282:	9303      	str	r3, [sp, #12]
 8007284:	010a      	lsls	r2, r1, #4
 8007286:	0103      	lsls	r3, r0, #4
 8007288:	9204      	str	r2, [sp, #16]
 800728a:	9302      	str	r3, [sp, #8]
 800728c:	00c2      	lsls	r2, r0, #3
 800728e:	2300      	movs	r3, #0
 8007290:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 8007294:	9201      	str	r2, [sp, #4]
 8007296:	46b8      	mov	r8, r7
 8007298:	46be      	mov	lr, r7
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	9b04      	ldr	r3, [sp, #16]
 800729e:	ed97 1a00 	vldr	s2, [r7]
 80072a2:	edd7 1a01 	vldr	s3, [r7, #4]
 80072a6:	ed9e 2a00 	vldr	s4, [lr]
 80072aa:	edde 2a01 	vldr	s5, [lr, #4]
 80072ae:	ed98 3a00 	vldr	s6, [r8]
 80072b2:	edd8 3a01 	vldr	s7, [r8, #4]
 80072b6:	9d00      	ldr	r5, [sp, #0]
 80072b8:	18f1      	adds	r1, r6, r3
 80072ba:	eb09 0203 	add.w	r2, r9, r3
 80072be:	1d34      	adds	r4, r6, #4
 80072c0:	464b      	mov	r3, r9
 80072c2:	4630      	mov	r0, r6
 80072c4:	ed90 4a01 	vldr	s8, [r0, #4]
 80072c8:	ed54 5a01 	vldr	s11, [r4, #-4]
 80072cc:	ed91 7a00 	vldr	s14, [r1]
 80072d0:	edd2 7a00 	vldr	s15, [r2]
 80072d4:	edd3 4a01 	vldr	s9, [r3, #4]
 80072d8:	ed92 5a01 	vldr	s10, [r2, #4]
 80072dc:	ed93 6a00 	vldr	s12, [r3]
 80072e0:	edd1 6a01 	vldr	s13, [r1, #4]
 80072e4:	ee35 0a87 	vadd.f32	s0, s11, s14
 80072e8:	ee34 8a26 	vadd.f32	s16, s8, s13
 80072ec:	ee76 8a27 	vadd.f32	s17, s12, s15
 80072f0:	ee74 6a66 	vsub.f32	s13, s8, s13
 80072f4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80072f8:	ee75 5ac7 	vsub.f32	s11, s11, s14
 80072fc:	ee74 7ac5 	vsub.f32	s15, s9, s10
 8007300:	ee74 0a85 	vadd.f32	s1, s9, s10
 8007304:	ee35 7ae7 	vsub.f32	s14, s11, s15
 8007308:	ee78 4a60 	vsub.f32	s9, s16, s1
 800730c:	ee35 5aa7 	vadd.f32	s10, s11, s15
 8007310:	ee30 4a68 	vsub.f32	s8, s0, s17
 8007314:	ee76 5ac6 	vsub.f32	s11, s13, s12
 8007318:	ee76 7a26 	vadd.f32	s15, s12, s13
 800731c:	ee64 aa02 	vmul.f32	s21, s8, s4
 8007320:	ee24 aaa2 	vmul.f32	s20, s9, s5
 8007324:	ee24 4a22 	vmul.f32	s8, s8, s5
 8007328:	ee65 9a01 	vmul.f32	s19, s10, s2
 800732c:	ee25 9aa1 	vmul.f32	s18, s11, s3
 8007330:	ee27 6a03 	vmul.f32	s12, s14, s6
 8007334:	ee67 6aa3 	vmul.f32	s13, s15, s7
 8007338:	ee64 4a82 	vmul.f32	s9, s9, s4
 800733c:	ee25 5a21 	vmul.f32	s10, s10, s3
 8007340:	ee65 5a81 	vmul.f32	s11, s11, s2
 8007344:	ee27 7a23 	vmul.f32	s14, s14, s7
 8007348:	ee67 7a83 	vmul.f32	s15, s15, s6
 800734c:	ee78 0a20 	vadd.f32	s1, s16, s1
 8007350:	ee74 4ac4 	vsub.f32	s9, s9, s8
 8007354:	ee30 0a28 	vadd.f32	s0, s0, s17
 8007358:	ee3a 8a8a 	vadd.f32	s16, s21, s20
 800735c:	ee39 4a89 	vadd.f32	s8, s19, s18
 8007360:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8007364:	ee76 6a26 	vadd.f32	s13, s12, s13
 8007368:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800736c:	445d      	add	r5, fp
 800736e:	45aa      	cmp	sl, r5
 8007370:	ed04 0a01 	vstr	s0, [r4, #-4]
 8007374:	edc0 0a01 	vstr	s1, [r0, #4]
 8007378:	4464      	add	r4, ip
 800737a:	ed83 8a00 	vstr	s16, [r3]
 800737e:	edc3 4a01 	vstr	s9, [r3, #4]
 8007382:	4460      	add	r0, ip
 8007384:	ed81 4a00 	vstr	s8, [r1]
 8007388:	edc1 5a01 	vstr	s11, [r1, #4]
 800738c:	4463      	add	r3, ip
 800738e:	edc2 6a00 	vstr	s13, [r2]
 8007392:	edc2 7a01 	vstr	s15, [r2, #4]
 8007396:	4461      	add	r1, ip
 8007398:	4462      	add	r2, ip
 800739a:	d893      	bhi.n	80072c4 <arm_radix4_butterfly_f32+0x1e4>
 800739c:	9a01      	ldr	r2, [sp, #4]
 800739e:	9b00      	ldr	r3, [sp, #0]
 80073a0:	4417      	add	r7, r2
 80073a2:	9a02      	ldr	r2, [sp, #8]
 80073a4:	4496      	add	lr, r2
 80073a6:	9a03      	ldr	r2, [sp, #12]
 80073a8:	4490      	add	r8, r2
 80073aa:	9a05      	ldr	r2, [sp, #20]
 80073ac:	3301      	adds	r3, #1
 80073ae:	4293      	cmp	r3, r2
 80073b0:	9300      	str	r3, [sp, #0]
 80073b2:	f106 0608 	add.w	r6, r6, #8
 80073b6:	f109 0908 	add.w	r9, r9, #8
 80073ba:	f67f af6f 	bls.w	800729c <arm_radix4_butterfly_f32+0x1bc>
 80073be:	9b06      	ldr	r3, [sp, #24]
 80073c0:	9a07      	ldr	r2, [sp, #28]
 80073c2:	f8dd b020 	ldr.w	fp, [sp, #32]
 80073c6:	0892      	lsrs	r2, r2, #2
 80073c8:	009b      	lsls	r3, r3, #2
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	2a04      	cmp	r2, #4
 80073ce:	9207      	str	r2, [sp, #28]
 80073d0:	9306      	str	r3, [sp, #24]
 80073d2:	d902      	bls.n	80073da <arm_radix4_butterfly_f32+0x2fa>
 80073d4:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 80073d8:	e747      	b.n	800726a <arm_radix4_butterfly_f32+0x18a>
 80073da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80073de:	3320      	adds	r3, #32
 80073e0:	ed53 4a04 	vldr	s9, [r3, #-16]
 80073e4:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 80073e8:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 80073ec:	ed53 5a01 	vldr	s11, [r3, #-4]
 80073f0:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 80073f4:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 80073f8:	ed13 7a02 	vldr	s14, [r3, #-8]
 80073fc:	ed53 7a03 	vldr	s15, [r3, #-12]
 8007400:	ee34 3a24 	vadd.f32	s6, s8, s9
 8007404:	ee76 3a07 	vadd.f32	s7, s12, s14
 8007408:	ee34 4a64 	vsub.f32	s8, s8, s9
 800740c:	ee36 7a47 	vsub.f32	s14, s12, s14
 8007410:	ee75 4a65 	vsub.f32	s9, s10, s11
 8007414:	ee35 6a25 	vadd.f32	s12, s10, s11
 8007418:	ee76 5aa7 	vadd.f32	s11, s13, s15
 800741c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007420:	ee73 2a23 	vadd.f32	s5, s6, s7
 8007424:	ee35 5a86 	vadd.f32	s10, s11, s12
 8007428:	ee73 3a63 	vsub.f32	s7, s6, s7
 800742c:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8007430:	ee34 3a24 	vadd.f32	s6, s8, s9
 8007434:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8007438:	ee74 4a64 	vsub.f32	s9, s8, s9
 800743c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007440:	3a01      	subs	r2, #1
 8007442:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 8007446:	ed43 3a06 	vstr	s7, [r3, #-24]	; 0xffffffe8
 800744a:	ed03 3a04 	vstr	s6, [r3, #-16]
 800744e:	ed43 4a02 	vstr	s9, [r3, #-8]
 8007452:	ed03 5a07 	vstr	s10, [r3, #-28]	; 0xffffffe4
 8007456:	ed03 6a05 	vstr	s12, [r3, #-20]	; 0xffffffec
 800745a:	ed43 6a03 	vstr	s13, [r3, #-12]
 800745e:	ed43 7a01 	vstr	s15, [r3, #-4]
 8007462:	f103 0320 	add.w	r3, r3, #32
 8007466:	d1bb      	bne.n	80073e0 <arm_radix4_butterfly_f32+0x300>
 8007468:	b00d      	add	sp, #52	; 0x34
 800746a:	ecbd 8b06 	vpop	{d8-d10}
 800746e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007472:	bf00      	nop

08007474 <arm_radix4_butterfly_inverse_f32>:
 8007474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007478:	ed2d 8b08 	vpush	{d8-d11}
 800747c:	b08d      	sub	sp, #52	; 0x34
 800747e:	468a      	mov	sl, r1
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	0889      	lsrs	r1, r1, #2
 8007484:	9c00      	ldr	r4, [sp, #0]
 8007486:	9103      	str	r1, [sp, #12]
 8007488:	460d      	mov	r5, r1
 800748a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800748e:	461f      	mov	r7, r3
 8007490:	46ab      	mov	fp, r5
 8007492:	ea4f 0cc5 	mov.w	ip, r5, lsl #3
 8007496:	eba1 08c5 	sub.w	r8, r1, r5, lsl #3
 800749a:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800749e:	0125      	lsls	r5, r4, #4
 80074a0:	00e4      	lsls	r4, r4, #3
 80074a2:	9402      	str	r4, [sp, #8]
 80074a4:	9501      	str	r5, [sp, #4]
 80074a6:	4606      	mov	r6, r0
 80074a8:	4691      	mov	r9, r2
 80074aa:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 80074ae:	9009      	str	r0, [sp, #36]	; 0x24
 80074b0:	f8cd b010 	str.w	fp, [sp, #16]
 80074b4:	f10c 0004 	add.w	r0, ip, #4
 80074b8:	f8dd b008 	ldr.w	fp, [sp, #8]
 80074bc:	f8cd a008 	str.w	sl, [sp, #8]
 80074c0:	f8dd a004 	ldr.w	sl, [sp, #4]
 80074c4:	920a      	str	r2, [sp, #40]	; 0x28
 80074c6:	4430      	add	r0, r6
 80074c8:	4632      	mov	r2, r6
 80074ca:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 80074ce:	4647      	mov	r7, r8
 80074d0:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 80074d4:	3604      	adds	r6, #4
 80074d6:	464d      	mov	r5, r9
 80074d8:	464c      	mov	r4, r9
 80074da:	edd2 4a01 	vldr	s9, [r2, #4]
 80074de:	ed10 4a01 	vldr	s8, [r0, #-4]
 80074e2:	ed16 6a01 	vldr	s12, [r6, #-4]
 80074e6:	edd1 6a00 	vldr	s13, [r1]
 80074ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80074ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80074f2:	edd3 5a00 	vldr	s11, [r3]
 80074f6:	ed91 5a01 	vldr	s10, [r1, #4]
 80074fa:	ed99 3a00 	vldr	s6, [r9]
 80074fe:	edd9 3a01 	vldr	s7, [r9, #4]
 8007502:	ee36 2a26 	vadd.f32	s4, s12, s13
 8007506:	ee74 2a25 	vadd.f32	s5, s8, s11
 800750a:	ee34 1a85 	vadd.f32	s2, s9, s10
 800750e:	ee77 1a27 	vadd.f32	s3, s14, s15
 8007512:	ee32 8a22 	vadd.f32	s16, s4, s5
 8007516:	ee71 0a21 	vadd.f32	s1, s2, s3
 800751a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800751e:	ee74 5a65 	vsub.f32	s11, s8, s11
 8007522:	ee34 5ac5 	vsub.f32	s10, s9, s10
 8007526:	ee37 7a67 	vsub.f32	s14, s14, s15
 800752a:	ed06 8a01 	vstr	s16, [r6, #-4]
 800752e:	edc2 0a01 	vstr	s1, [r2, #4]
 8007532:	ed94 4a00 	vldr	s8, [r4]
 8007536:	edd5 6a00 	vldr	s13, [r5]
 800753a:	edd5 7a01 	vldr	s15, [r5, #4]
 800753e:	ee72 4a62 	vsub.f32	s9, s4, s5
 8007542:	ee71 1a61 	vsub.f32	s3, s2, s3
 8007546:	ee75 2a25 	vadd.f32	s5, s10, s11
 800754a:	ed94 1a01 	vldr	s2, [r4, #4]
 800754e:	ee36 2a47 	vsub.f32	s4, s12, s14
 8007552:	ee36 7a07 	vadd.f32	s14, s12, s14
 8007556:	ee35 6a65 	vsub.f32	s12, s10, s11
 800755a:	ee62 0a04 	vmul.f32	s1, s4, s8
 800755e:	ee21 5a83 	vmul.f32	s10, s3, s6
 8007562:	ee22 2a01 	vmul.f32	s4, s4, s2
 8007566:	ee22 4a84 	vmul.f32	s8, s5, s8
 800756a:	ee22 1a81 	vmul.f32	s2, s5, s2
 800756e:	ee67 5a26 	vmul.f32	s11, s14, s13
 8007572:	ee64 2a83 	vmul.f32	s5, s9, s6
 8007576:	ee66 6a26 	vmul.f32	s13, s12, s13
 800757a:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800757e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8007582:	ee61 1aa3 	vmul.f32	s3, s3, s7
 8007586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800758a:	ee30 3ac1 	vsub.f32	s6, s1, s2
 800758e:	ee34 4a02 	vadd.f32	s8, s8, s4
 8007592:	ee72 3ae1 	vsub.f32	s7, s5, s3
 8007596:	ee35 5a24 	vadd.f32	s10, s10, s9
 800759a:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800759e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075a2:	3208      	adds	r2, #8
 80075a4:	4542      	cmp	r2, r8
 80075a6:	ed40 3a01 	vstr	s7, [r0, #-4]
 80075aa:	f106 0608 	add.w	r6, r6, #8
 80075ae:	ed87 5a01 	vstr	s10, [r7, #4]
 80075b2:	44d1      	add	r9, sl
 80075b4:	ed81 3a00 	vstr	s6, [r1]
 80075b8:	ed81 4a01 	vstr	s8, [r1, #4]
 80075bc:	445c      	add	r4, fp
 80075be:	ed83 7a00 	vstr	s14, [r3]
 80075c2:	edc3 7a01 	vstr	s15, [r3, #4]
 80075c6:	4475      	add	r5, lr
 80075c8:	f100 0008 	add.w	r0, r0, #8
 80075cc:	f107 0708 	add.w	r7, r7, #8
 80075d0:	f101 0108 	add.w	r1, r1, #8
 80075d4:	f103 0308 	add.w	r3, r3, #8
 80075d8:	f47f af7f 	bne.w	80074da <arm_radix4_butterfly_inverse_f32+0x66>
 80075dc:	9b00      	ldr	r3, [sp, #0]
 80075de:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 80075e2:	f8dd b010 	ldr.w	fp, [sp, #16]
 80075e6:	f8dd a008 	ldr.w	sl, [sp, #8]
 80075ea:	920b      	str	r2, [sp, #44]	; 0x2c
 80075ec:	009b      	lsls	r3, r3, #2
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	2a04      	cmp	r2, #4
 80075f2:	9306      	str	r3, [sp, #24]
 80075f4:	f240 80b9 	bls.w	800776a <arm_radix4_butterfly_inverse_f32+0x2f6>
 80075f8:	9207      	str	r2, [sp, #28]
 80075fa:	9806      	ldr	r0, [sp, #24]
 80075fc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80075fe:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007600:	ea4f 039b 	mov.w	r3, fp, lsr #2
 8007604:	4619      	mov	r1, r3
 8007606:	9308      	str	r3, [sp, #32]
 8007608:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 800760c:	1e4a      	subs	r2, r1, #1
 800760e:	00db      	lsls	r3, r3, #3
 8007610:	9205      	str	r2, [sp, #20]
 8007612:	9303      	str	r3, [sp, #12]
 8007614:	010a      	lsls	r2, r1, #4
 8007616:	0103      	lsls	r3, r0, #4
 8007618:	9204      	str	r2, [sp, #16]
 800761a:	9302      	str	r3, [sp, #8]
 800761c:	00c2      	lsls	r2, r0, #3
 800761e:	2300      	movs	r3, #0
 8007620:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 8007624:	9201      	str	r2, [sp, #4]
 8007626:	46b8      	mov	r8, r7
 8007628:	46be      	mov	lr, r7
 800762a:	9300      	str	r3, [sp, #0]
 800762c:	9b04      	ldr	r3, [sp, #16]
 800762e:	ed97 1a00 	vldr	s2, [r7]
 8007632:	edd7 1a01 	vldr	s3, [r7, #4]
 8007636:	ed9e 2a00 	vldr	s4, [lr]
 800763a:	edde 2a01 	vldr	s5, [lr, #4]
 800763e:	ed98 3a00 	vldr	s6, [r8]
 8007642:	edd8 3a01 	vldr	s7, [r8, #4]
 8007646:	9d00      	ldr	r5, [sp, #0]
 8007648:	18f1      	adds	r1, r6, r3
 800764a:	eb09 0203 	add.w	r2, r9, r3
 800764e:	1d34      	adds	r4, r6, #4
 8007650:	464b      	mov	r3, r9
 8007652:	4630      	mov	r0, r6
 8007654:	ed90 4a01 	vldr	s8, [r0, #4]
 8007658:	ed14 6a01 	vldr	s12, [r4, #-4]
 800765c:	ed91 7a00 	vldr	s14, [r1]
 8007660:	edd2 7a00 	vldr	s15, [r2]
 8007664:	ed93 5a01 	vldr	s10, [r3, #4]
 8007668:	edd1 4a01 	vldr	s9, [r1, #4]
 800766c:	edd2 5a01 	vldr	s11, [r2, #4]
 8007670:	edd3 6a00 	vldr	s13, [r3]
 8007674:	ee76 0a07 	vadd.f32	s1, s12, s14
 8007678:	ee36 8aa7 	vadd.f32	s16, s13, s15
 800767c:	ee36 6a47 	vsub.f32	s12, s12, s14
 8007680:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8007684:	ee74 8a24 	vadd.f32	s17, s8, s9
 8007688:	ee74 7a64 	vsub.f32	s15, s8, s9
 800768c:	ee35 7a65 	vsub.f32	s14, s10, s11
 8007690:	ee35 4a25 	vadd.f32	s8, s10, s11
 8007694:	ee70 4ac8 	vsub.f32	s9, s1, s16
 8007698:	ee76 5a47 	vsub.f32	s11, s12, s14
 800769c:	ee38 5ac4 	vsub.f32	s10, s17, s8
 80076a0:	ee36 7a07 	vadd.f32	s14, s12, s14
 80076a4:	ee37 6aa6 	vadd.f32	s12, s15, s13
 80076a8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80076ac:	ee24 ba82 	vmul.f32	s22, s9, s4
 80076b0:	ee65 aa22 	vmul.f32	s21, s10, s5
 80076b4:	ee64 4aa2 	vmul.f32	s9, s9, s5
 80076b8:	ee25 aa81 	vmul.f32	s20, s11, s2
 80076bc:	ee66 9a21 	vmul.f32	s19, s12, s3
 80076c0:	ee27 9a03 	vmul.f32	s18, s14, s6
 80076c4:	ee67 6aa3 	vmul.f32	s13, s15, s7
 80076c8:	ee25 5a02 	vmul.f32	s10, s10, s4
 80076cc:	ee65 5aa1 	vmul.f32	s11, s11, s3
 80076d0:	ee26 6a01 	vmul.f32	s12, s12, s2
 80076d4:	ee27 7a23 	vmul.f32	s14, s14, s7
 80076d8:	ee67 7a83 	vmul.f32	s15, s15, s6
 80076dc:	ee70 0a88 	vadd.f32	s1, s1, s16
 80076e0:	ee35 5a24 	vadd.f32	s10, s10, s9
 80076e4:	ee38 4a84 	vadd.f32	s8, s17, s8
 80076e8:	ee3b 8a6a 	vsub.f32	s16, s22, s21
 80076ec:	ee7a 4a69 	vsub.f32	s9, s20, s19
 80076f0:	ee36 6a25 	vadd.f32	s12, s12, s11
 80076f4:	ee79 6a66 	vsub.f32	s13, s18, s13
 80076f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80076fc:	445d      	add	r5, fp
 80076fe:	45aa      	cmp	sl, r5
 8007700:	ed44 0a01 	vstr	s1, [r4, #-4]
 8007704:	ed80 4a01 	vstr	s8, [r0, #4]
 8007708:	4464      	add	r4, ip
 800770a:	ed83 8a00 	vstr	s16, [r3]
 800770e:	ed83 5a01 	vstr	s10, [r3, #4]
 8007712:	4460      	add	r0, ip
 8007714:	edc1 4a00 	vstr	s9, [r1]
 8007718:	ed81 6a01 	vstr	s12, [r1, #4]
 800771c:	4463      	add	r3, ip
 800771e:	edc2 6a00 	vstr	s13, [r2]
 8007722:	edc2 7a01 	vstr	s15, [r2, #4]
 8007726:	4461      	add	r1, ip
 8007728:	4462      	add	r2, ip
 800772a:	d893      	bhi.n	8007654 <arm_radix4_butterfly_inverse_f32+0x1e0>
 800772c:	9a01      	ldr	r2, [sp, #4]
 800772e:	9b00      	ldr	r3, [sp, #0]
 8007730:	4417      	add	r7, r2
 8007732:	9a02      	ldr	r2, [sp, #8]
 8007734:	4496      	add	lr, r2
 8007736:	9a03      	ldr	r2, [sp, #12]
 8007738:	4490      	add	r8, r2
 800773a:	9a05      	ldr	r2, [sp, #20]
 800773c:	3301      	adds	r3, #1
 800773e:	4293      	cmp	r3, r2
 8007740:	9300      	str	r3, [sp, #0]
 8007742:	f106 0608 	add.w	r6, r6, #8
 8007746:	f109 0908 	add.w	r9, r9, #8
 800774a:	f67f af6f 	bls.w	800762c <arm_radix4_butterfly_inverse_f32+0x1b8>
 800774e:	9b06      	ldr	r3, [sp, #24]
 8007750:	9a07      	ldr	r2, [sp, #28]
 8007752:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007756:	0892      	lsrs	r2, r2, #2
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	b29b      	uxth	r3, r3
 800775c:	2a04      	cmp	r2, #4
 800775e:	9207      	str	r2, [sp, #28]
 8007760:	9306      	str	r3, [sp, #24]
 8007762:	d902      	bls.n	800776a <arm_radix4_butterfly_inverse_f32+0x2f6>
 8007764:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 8007768:	e747      	b.n	80075fa <arm_radix4_butterfly_inverse_f32+0x186>
 800776a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800776c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800776e:	3320      	adds	r3, #32
 8007770:	ed53 4a04 	vldr	s9, [r3, #-16]
 8007774:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 8007778:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 800777c:	ed53 5a01 	vldr	s11, [r3, #-4]
 8007780:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 8007784:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 8007788:	ed53 7a02 	vldr	s15, [r3, #-8]
 800778c:	ed13 7a03 	vldr	s14, [r3, #-12]
 8007790:	ee34 3a24 	vadd.f32	s6, s8, s9
 8007794:	ee76 3a27 	vadd.f32	s7, s12, s15
 8007798:	ee34 4a64 	vsub.f32	s8, s8, s9
 800779c:	ee76 7a67 	vsub.f32	s15, s12, s15
 80077a0:	ee75 4a65 	vsub.f32	s9, s10, s11
 80077a4:	ee35 6a25 	vadd.f32	s12, s10, s11
 80077a8:	ee76 5a87 	vadd.f32	s11, s13, s14
 80077ac:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80077b0:	ee73 2a23 	vadd.f32	s5, s6, s7
 80077b4:	ee74 6a24 	vadd.f32	s13, s8, s9
 80077b8:	ee37 5a27 	vadd.f32	s10, s14, s15
 80077bc:	ee73 3a63 	vsub.f32	s7, s6, s7
 80077c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80077c4:	ee34 3a64 	vsub.f32	s6, s8, s9
 80077c8:	ee75 4a86 	vadd.f32	s9, s11, s12
 80077cc:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80077d0:	ee62 2a80 	vmul.f32	s5, s5, s0
 80077d4:	ee26 7a00 	vmul.f32	s14, s12, s0
 80077d8:	ee63 5a80 	vmul.f32	s11, s7, s0
 80077dc:	ee23 4a00 	vmul.f32	s8, s6, s0
 80077e0:	ee66 6a80 	vmul.f32	s13, s13, s0
 80077e4:	ee64 4a80 	vmul.f32	s9, s9, s0
 80077e8:	ee25 6a00 	vmul.f32	s12, s10, s0
 80077ec:	ee67 7a80 	vmul.f32	s15, s15, s0
 80077f0:	3a01      	subs	r2, #1
 80077f2:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 80077f6:	ed43 5a06 	vstr	s11, [r3, #-24]	; 0xffffffe8
 80077fa:	ed03 4a04 	vstr	s8, [r3, #-16]
 80077fe:	ed43 6a02 	vstr	s13, [r3, #-8]
 8007802:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 8007806:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 800780a:	ed03 6a03 	vstr	s12, [r3, #-12]
 800780e:	ed43 7a01 	vstr	s15, [r3, #-4]
 8007812:	f103 0320 	add.w	r3, r3, #32
 8007816:	d1ab      	bne.n	8007770 <arm_radix4_butterfly_inverse_f32+0x2fc>
 8007818:	b00d      	add	sp, #52	; 0x34
 800781a:	ecbd 8b08 	vpop	{d8-d11}
 800781e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007822:	bf00      	nop

08007824 <arm_cfft_radix4_f32>:
 8007824:	b570      	push	{r4, r5, r6, lr}
 8007826:	7883      	ldrb	r3, [r0, #2]
 8007828:	4604      	mov	r4, r0
 800782a:	2b01      	cmp	r3, #1
 800782c:	460d      	mov	r5, r1
 800782e:	4608      	mov	r0, r1
 8007830:	6862      	ldr	r2, [r4, #4]
 8007832:	8821      	ldrh	r1, [r4, #0]
 8007834:	89a3      	ldrh	r3, [r4, #12]
 8007836:	d005      	beq.n	8007844 <arm_cfft_radix4_f32+0x20>
 8007838:	f7ff fc52 	bl	80070e0 <arm_radix4_butterfly_f32>
 800783c:	78e3      	ldrb	r3, [r4, #3]
 800783e:	2b01      	cmp	r3, #1
 8007840:	d007      	beq.n	8007852 <arm_cfft_radix4_f32+0x2e>
 8007842:	bd70      	pop	{r4, r5, r6, pc}
 8007844:	ed94 0a04 	vldr	s0, [r4, #16]
 8007848:	f7ff fe14 	bl	8007474 <arm_radix4_butterfly_inverse_f32>
 800784c:	78e3      	ldrb	r3, [r4, #3]
 800784e:	2b01      	cmp	r3, #1
 8007850:	d1f7      	bne.n	8007842 <arm_cfft_radix4_f32+0x1e>
 8007852:	4628      	mov	r0, r5
 8007854:	8821      	ldrh	r1, [r4, #0]
 8007856:	89e2      	ldrh	r2, [r4, #14]
 8007858:	68a3      	ldr	r3, [r4, #8]
 800785a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800785e:	f000 b8e9 	b.w	8007a34 <arm_bitreversal_f32>
 8007862:	bf00      	nop

08007864 <arm_cmplx_mag_f32>:
 8007864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007868:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800786c:	b084      	sub	sp, #16
 800786e:	d07f      	beq.n	8007970 <arm_cmplx_mag_f32+0x10c>
 8007870:	2700      	movs	r7, #0
 8007872:	f100 0420 	add.w	r4, r0, #32
 8007876:	f101 0510 	add.w	r5, r1, #16
 800787a:	4646      	mov	r6, r8
 800787c:	e05a      	b.n	8007934 <arm_cmplx_mag_f32+0xd0>
 800787e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8007882:	eeb4 0a40 	vcmp.f32	s0, s0
 8007886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800788a:	f040 80a4 	bne.w	80079d6 <arm_cmplx_mag_f32+0x172>
 800788e:	ed05 0a04 	vstr	s0, [r5, #-16]
 8007892:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8007896:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800789a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800789e:	ee20 0a00 	vmul.f32	s0, s0, s0
 80078a2:	ee77 7a80 	vadd.f32	s15, s15, s0
 80078a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80078aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078ae:	f2c0 808f 	blt.w	80079d0 <arm_cmplx_mag_f32+0x16c>
 80078b2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80078b6:	eeb4 0a40 	vcmp.f32	s0, s0
 80078ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078be:	f040 80af 	bne.w	8007a20 <arm_cmplx_mag_f32+0x1bc>
 80078c2:	ed05 0a03 	vstr	s0, [r5, #-12]
 80078c6:	ed54 7a04 	vldr	s15, [r4, #-16]
 80078ca:	ed14 0a03 	vldr	s0, [r4, #-12]
 80078ce:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80078d2:	ee20 0a00 	vmul.f32	s0, s0, s0
 80078d6:	ee77 7a80 	vadd.f32	s15, s15, s0
 80078da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80078de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078e2:	db72      	blt.n	80079ca <arm_cmplx_mag_f32+0x166>
 80078e4:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80078e8:	eeb4 0a40 	vcmp.f32	s0, s0
 80078ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078f0:	f040 808c 	bne.w	8007a0c <arm_cmplx_mag_f32+0x1a8>
 80078f4:	ed05 0a02 	vstr	s0, [r5, #-8]
 80078f8:	ed54 7a02 	vldr	s15, [r4, #-8]
 80078fc:	ed14 0a01 	vldr	s0, [r4, #-4]
 8007900:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007904:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007908:	ee77 7a80 	vadd.f32	s15, s15, s0
 800790c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007914:	db20      	blt.n	8007958 <arm_cmplx_mag_f32+0xf4>
 8007916:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800791a:	eeb4 0a40 	vcmp.f32	s0, s0
 800791e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007922:	d169      	bne.n	80079f8 <arm_cmplx_mag_f32+0x194>
 8007924:	3e01      	subs	r6, #1
 8007926:	ed05 0a01 	vstr	s0, [r5, #-4]
 800792a:	f104 0420 	add.w	r4, r4, #32
 800792e:	f105 0510 	add.w	r5, r5, #16
 8007932:	d019      	beq.n	8007968 <arm_cmplx_mag_f32+0x104>
 8007934:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8007938:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800793c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007940:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007944:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007948:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800794c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007950:	da95      	bge.n	800787e <arm_cmplx_mag_f32+0x1a>
 8007952:	f845 7c10 	str.w	r7, [r5, #-16]
 8007956:	e79c      	b.n	8007892 <arm_cmplx_mag_f32+0x2e>
 8007958:	3e01      	subs	r6, #1
 800795a:	f845 7c04 	str.w	r7, [r5, #-4]
 800795e:	f104 0420 	add.w	r4, r4, #32
 8007962:	f105 0510 	add.w	r5, r5, #16
 8007966:	d1e5      	bne.n	8007934 <arm_cmplx_mag_f32+0xd0>
 8007968:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800796c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8007970:	f012 0503 	ands.w	r5, r2, #3
 8007974:	d026      	beq.n	80079c4 <arm_cmplx_mag_f32+0x160>
 8007976:	2600      	movs	r6, #0
 8007978:	f100 0408 	add.w	r4, r0, #8
 800797c:	e00c      	b.n	8007998 <arm_cmplx_mag_f32+0x134>
 800797e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8007982:	eeb4 0a40 	vcmp.f32	s0, s0
 8007986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800798a:	d12e      	bne.n	80079ea <arm_cmplx_mag_f32+0x186>
 800798c:	3d01      	subs	r5, #1
 800798e:	ed01 0a01 	vstr	s0, [r1, #-4]
 8007992:	f104 0408 	add.w	r4, r4, #8
 8007996:	d015      	beq.n	80079c4 <arm_cmplx_mag_f32+0x160>
 8007998:	ed54 7a02 	vldr	s15, [r4, #-8]
 800799c:	ed14 0a01 	vldr	s0, [r4, #-4]
 80079a0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80079a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80079a8:	3104      	adds	r1, #4
 80079aa:	ee77 7a80 	vadd.f32	s15, s15, s0
 80079ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80079b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079b6:	dae2      	bge.n	800797e <arm_cmplx_mag_f32+0x11a>
 80079b8:	3d01      	subs	r5, #1
 80079ba:	f841 6c04 	str.w	r6, [r1, #-4]
 80079be:	f104 0408 	add.w	r4, r4, #8
 80079c2:	d1e9      	bne.n	8007998 <arm_cmplx_mag_f32+0x134>
 80079c4:	b004      	add	sp, #16
 80079c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079ca:	f845 7c08 	str.w	r7, [r5, #-8]
 80079ce:	e793      	b.n	80078f8 <arm_cmplx_mag_f32+0x94>
 80079d0:	f845 7c0c 	str.w	r7, [r5, #-12]
 80079d4:	e777      	b.n	80078c6 <arm_cmplx_mag_f32+0x62>
 80079d6:	eeb0 0a67 	vmov.f32	s0, s15
 80079da:	9203      	str	r2, [sp, #12]
 80079dc:	9102      	str	r1, [sp, #8]
 80079de:	9001      	str	r0, [sp, #4]
 80079e0:	f004 fe58 	bl	800c694 <sqrtf>
 80079e4:	a801      	add	r0, sp, #4
 80079e6:	c807      	ldmia	r0, {r0, r1, r2}
 80079e8:	e751      	b.n	800788e <arm_cmplx_mag_f32+0x2a>
 80079ea:	eeb0 0a67 	vmov.f32	s0, s15
 80079ee:	9101      	str	r1, [sp, #4]
 80079f0:	f004 fe50 	bl	800c694 <sqrtf>
 80079f4:	9901      	ldr	r1, [sp, #4]
 80079f6:	e7c9      	b.n	800798c <arm_cmplx_mag_f32+0x128>
 80079f8:	eeb0 0a67 	vmov.f32	s0, s15
 80079fc:	9203      	str	r2, [sp, #12]
 80079fe:	9102      	str	r1, [sp, #8]
 8007a00:	9001      	str	r0, [sp, #4]
 8007a02:	f004 fe47 	bl	800c694 <sqrtf>
 8007a06:	a801      	add	r0, sp, #4
 8007a08:	c807      	ldmia	r0, {r0, r1, r2}
 8007a0a:	e78b      	b.n	8007924 <arm_cmplx_mag_f32+0xc0>
 8007a0c:	eeb0 0a67 	vmov.f32	s0, s15
 8007a10:	9203      	str	r2, [sp, #12]
 8007a12:	9102      	str	r1, [sp, #8]
 8007a14:	9001      	str	r0, [sp, #4]
 8007a16:	f004 fe3d 	bl	800c694 <sqrtf>
 8007a1a:	a801      	add	r0, sp, #4
 8007a1c:	c807      	ldmia	r0, {r0, r1, r2}
 8007a1e:	e769      	b.n	80078f4 <arm_cmplx_mag_f32+0x90>
 8007a20:	eeb0 0a67 	vmov.f32	s0, s15
 8007a24:	9203      	str	r2, [sp, #12]
 8007a26:	9102      	str	r1, [sp, #8]
 8007a28:	9001      	str	r0, [sp, #4]
 8007a2a:	f004 fe33 	bl	800c694 <sqrtf>
 8007a2e:	a801      	add	r0, sp, #4
 8007a30:	c807      	ldmia	r0, {r0, r1, r2}
 8007a32:	e746      	b.n	80078c2 <arm_cmplx_mag_f32+0x5e>

08007a34 <arm_bitreversal_f32>:
 8007a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a38:	b085      	sub	sp, #20
 8007a3a:	0849      	lsrs	r1, r1, #1
 8007a3c:	0052      	lsls	r2, r2, #1
 8007a3e:	2400      	movs	r4, #0
 8007a40:	9203      	str	r2, [sp, #12]
 8007a42:	1e8a      	subs	r2, r1, #2
 8007a44:	9101      	str	r1, [sp, #4]
 8007a46:	f101 0c01 	add.w	ip, r1, #1
 8007a4a:	9202      	str	r2, [sp, #8]
 8007a4c:	4621      	mov	r1, r4
 8007a4e:	4622      	mov	r2, r4
 8007a50:	9d01      	ldr	r5, [sp, #4]
 8007a52:	3101      	adds	r1, #1
 8007a54:	442a      	add	r2, r5
 8007a56:	00c9      	lsls	r1, r1, #3
 8007a58:	00d2      	lsls	r2, r2, #3
 8007a5a:	1846      	adds	r6, r0, r1
 8007a5c:	1885      	adds	r5, r0, r2
 8007a5e:	3104      	adds	r1, #4
 8007a60:	3204      	adds	r2, #4
 8007a62:	6837      	ldr	r7, [r6, #0]
 8007a64:	f8d5 e000 	ldr.w	lr, [r5]
 8007a68:	f8c6 e000 	str.w	lr, [r6]
 8007a6c:	4401      	add	r1, r0
 8007a6e:	4402      	add	r2, r0
 8007a70:	602f      	str	r7, [r5, #0]
 8007a72:	3402      	adds	r4, #2
 8007a74:	680e      	ldr	r6, [r1, #0]
 8007a76:	f8d2 9000 	ldr.w	r9, [r2]
 8007a7a:	f8c1 9000 	str.w	r9, [r1]
 8007a7e:	b2a4      	uxth	r4, r4
 8007a80:	6016      	str	r6, [r2, #0]
 8007a82:	eb04 050c 	add.w	r5, r4, ip
 8007a86:	881a      	ldrh	r2, [r3, #0]
 8007a88:	00ed      	lsls	r5, r5, #3
 8007a8a:	eb00 0e05 	add.w	lr, r0, r5
 8007a8e:	3504      	adds	r5, #4
 8007a90:	9500      	str	r5, [sp, #0]
 8007a92:	eb0c 0102 	add.w	r1, ip, r2
 8007a96:	9d02      	ldr	r5, [sp, #8]
 8007a98:	00c9      	lsls	r1, r1, #3
 8007a9a:	00e7      	lsls	r7, r4, #3
 8007a9c:	00d6      	lsls	r6, r2, #3
 8007a9e:	f101 0b04 	add.w	fp, r1, #4
 8007aa2:	eb00 0901 	add.w	r9, r0, r1
 8007aa6:	42ac      	cmp	r4, r5
 8007aa8:	9903      	ldr	r1, [sp, #12]
 8007aaa:	9d00      	ldr	r5, [sp, #0]
 8007aac:	eb00 0807 	add.w	r8, r0, r7
 8007ab0:	eb00 0a06 	add.w	sl, r0, r6
 8007ab4:	f107 0704 	add.w	r7, r7, #4
 8007ab8:	f106 0604 	add.w	r6, r6, #4
 8007abc:	440b      	add	r3, r1
 8007abe:	4407      	add	r7, r0
 8007ac0:	4406      	add	r6, r0
 8007ac2:	4621      	mov	r1, r4
 8007ac4:	4405      	add	r5, r0
 8007ac6:	4483      	add	fp, r0
 8007ac8:	d820      	bhi.n	8007b0c <arm_bitreversal_f32+0xd8>
 8007aca:	42a2      	cmp	r2, r4
 8007acc:	d9c0      	bls.n	8007a50 <arm_bitreversal_f32+0x1c>
 8007ace:	edd8 7a00 	vldr	s15, [r8]
 8007ad2:	ed9a 7a00 	vldr	s14, [sl]
 8007ad6:	ed88 7a00 	vstr	s14, [r8]
 8007ada:	edca 7a00 	vstr	s15, [sl]
 8007ade:	f8d7 8000 	ldr.w	r8, [r7]
 8007ae2:	f8d6 a000 	ldr.w	sl, [r6]
 8007ae6:	f8c7 a000 	str.w	sl, [r7]
 8007aea:	f8c6 8000 	str.w	r8, [r6]
 8007aee:	f8de 6000 	ldr.w	r6, [lr]
 8007af2:	f8d9 7000 	ldr.w	r7, [r9]
 8007af6:	f8ce 7000 	str.w	r7, [lr]
 8007afa:	f8c9 6000 	str.w	r6, [r9]
 8007afe:	682e      	ldr	r6, [r5, #0]
 8007b00:	f8db 7000 	ldr.w	r7, [fp]
 8007b04:	602f      	str	r7, [r5, #0]
 8007b06:	f8cb 6000 	str.w	r6, [fp]
 8007b0a:	e7a1      	b.n	8007a50 <arm_bitreversal_f32+0x1c>
 8007b0c:	b005      	add	sp, #20
 8007b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b12:	bf00      	nop

08007b14 <__errno>:
 8007b14:	4b01      	ldr	r3, [pc, #4]	; (8007b1c <__errno+0x8>)
 8007b16:	6818      	ldr	r0, [r3, #0]
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	20000010 	.word	0x20000010

08007b20 <std>:
 8007b20:	2300      	movs	r3, #0
 8007b22:	b510      	push	{r4, lr}
 8007b24:	4604      	mov	r4, r0
 8007b26:	e9c0 3300 	strd	r3, r3, [r0]
 8007b2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b2e:	6083      	str	r3, [r0, #8]
 8007b30:	8181      	strh	r1, [r0, #12]
 8007b32:	6643      	str	r3, [r0, #100]	; 0x64
 8007b34:	81c2      	strh	r2, [r0, #14]
 8007b36:	6183      	str	r3, [r0, #24]
 8007b38:	4619      	mov	r1, r3
 8007b3a:	2208      	movs	r2, #8
 8007b3c:	305c      	adds	r0, #92	; 0x5c
 8007b3e:	f000 f91a 	bl	8007d76 <memset>
 8007b42:	4b05      	ldr	r3, [pc, #20]	; (8007b58 <std+0x38>)
 8007b44:	6263      	str	r3, [r4, #36]	; 0x24
 8007b46:	4b05      	ldr	r3, [pc, #20]	; (8007b5c <std+0x3c>)
 8007b48:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b4a:	4b05      	ldr	r3, [pc, #20]	; (8007b60 <std+0x40>)
 8007b4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b4e:	4b05      	ldr	r3, [pc, #20]	; (8007b64 <std+0x44>)
 8007b50:	6224      	str	r4, [r4, #32]
 8007b52:	6323      	str	r3, [r4, #48]	; 0x30
 8007b54:	bd10      	pop	{r4, pc}
 8007b56:	bf00      	nop
 8007b58:	08008ce5 	.word	0x08008ce5
 8007b5c:	08008d07 	.word	0x08008d07
 8007b60:	08008d3f 	.word	0x08008d3f
 8007b64:	08008d63 	.word	0x08008d63

08007b68 <_cleanup_r>:
 8007b68:	4901      	ldr	r1, [pc, #4]	; (8007b70 <_cleanup_r+0x8>)
 8007b6a:	f000 b8af 	b.w	8007ccc <_fwalk_reent>
 8007b6e:	bf00      	nop
 8007b70:	0800a911 	.word	0x0800a911

08007b74 <__sfmoreglue>:
 8007b74:	b570      	push	{r4, r5, r6, lr}
 8007b76:	2268      	movs	r2, #104	; 0x68
 8007b78:	1e4d      	subs	r5, r1, #1
 8007b7a:	4355      	muls	r5, r2
 8007b7c:	460e      	mov	r6, r1
 8007b7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007b82:	f000 f921 	bl	8007dc8 <_malloc_r>
 8007b86:	4604      	mov	r4, r0
 8007b88:	b140      	cbz	r0, 8007b9c <__sfmoreglue+0x28>
 8007b8a:	2100      	movs	r1, #0
 8007b8c:	e9c0 1600 	strd	r1, r6, [r0]
 8007b90:	300c      	adds	r0, #12
 8007b92:	60a0      	str	r0, [r4, #8]
 8007b94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007b98:	f000 f8ed 	bl	8007d76 <memset>
 8007b9c:	4620      	mov	r0, r4
 8007b9e:	bd70      	pop	{r4, r5, r6, pc}

08007ba0 <__sfp_lock_acquire>:
 8007ba0:	4801      	ldr	r0, [pc, #4]	; (8007ba8 <__sfp_lock_acquire+0x8>)
 8007ba2:	f000 b8d8 	b.w	8007d56 <__retarget_lock_acquire_recursive>
 8007ba6:	bf00      	nop
 8007ba8:	20010241 	.word	0x20010241

08007bac <__sfp_lock_release>:
 8007bac:	4801      	ldr	r0, [pc, #4]	; (8007bb4 <__sfp_lock_release+0x8>)
 8007bae:	f000 b8d3 	b.w	8007d58 <__retarget_lock_release_recursive>
 8007bb2:	bf00      	nop
 8007bb4:	20010241 	.word	0x20010241

08007bb8 <__sinit_lock_acquire>:
 8007bb8:	4801      	ldr	r0, [pc, #4]	; (8007bc0 <__sinit_lock_acquire+0x8>)
 8007bba:	f000 b8cc 	b.w	8007d56 <__retarget_lock_acquire_recursive>
 8007bbe:	bf00      	nop
 8007bc0:	20010242 	.word	0x20010242

08007bc4 <__sinit_lock_release>:
 8007bc4:	4801      	ldr	r0, [pc, #4]	; (8007bcc <__sinit_lock_release+0x8>)
 8007bc6:	f000 b8c7 	b.w	8007d58 <__retarget_lock_release_recursive>
 8007bca:	bf00      	nop
 8007bcc:	20010242 	.word	0x20010242

08007bd0 <__sinit>:
 8007bd0:	b510      	push	{r4, lr}
 8007bd2:	4604      	mov	r4, r0
 8007bd4:	f7ff fff0 	bl	8007bb8 <__sinit_lock_acquire>
 8007bd8:	69a3      	ldr	r3, [r4, #24]
 8007bda:	b11b      	cbz	r3, 8007be4 <__sinit+0x14>
 8007bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007be0:	f7ff bff0 	b.w	8007bc4 <__sinit_lock_release>
 8007be4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007be8:	6523      	str	r3, [r4, #80]	; 0x50
 8007bea:	4b13      	ldr	r3, [pc, #76]	; (8007c38 <__sinit+0x68>)
 8007bec:	4a13      	ldr	r2, [pc, #76]	; (8007c3c <__sinit+0x6c>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	62a2      	str	r2, [r4, #40]	; 0x28
 8007bf2:	42a3      	cmp	r3, r4
 8007bf4:	bf04      	itt	eq
 8007bf6:	2301      	moveq	r3, #1
 8007bf8:	61a3      	streq	r3, [r4, #24]
 8007bfa:	4620      	mov	r0, r4
 8007bfc:	f000 f820 	bl	8007c40 <__sfp>
 8007c00:	6060      	str	r0, [r4, #4]
 8007c02:	4620      	mov	r0, r4
 8007c04:	f000 f81c 	bl	8007c40 <__sfp>
 8007c08:	60a0      	str	r0, [r4, #8]
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	f000 f818 	bl	8007c40 <__sfp>
 8007c10:	2200      	movs	r2, #0
 8007c12:	60e0      	str	r0, [r4, #12]
 8007c14:	2104      	movs	r1, #4
 8007c16:	6860      	ldr	r0, [r4, #4]
 8007c18:	f7ff ff82 	bl	8007b20 <std>
 8007c1c:	68a0      	ldr	r0, [r4, #8]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	2109      	movs	r1, #9
 8007c22:	f7ff ff7d 	bl	8007b20 <std>
 8007c26:	68e0      	ldr	r0, [r4, #12]
 8007c28:	2202      	movs	r2, #2
 8007c2a:	2112      	movs	r1, #18
 8007c2c:	f7ff ff78 	bl	8007b20 <std>
 8007c30:	2301      	movs	r3, #1
 8007c32:	61a3      	str	r3, [r4, #24]
 8007c34:	e7d2      	b.n	8007bdc <__sinit+0xc>
 8007c36:	bf00      	nop
 8007c38:	08029550 	.word	0x08029550
 8007c3c:	08007b69 	.word	0x08007b69

08007c40 <__sfp>:
 8007c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c42:	4607      	mov	r7, r0
 8007c44:	f7ff ffac 	bl	8007ba0 <__sfp_lock_acquire>
 8007c48:	4b1e      	ldr	r3, [pc, #120]	; (8007cc4 <__sfp+0x84>)
 8007c4a:	681e      	ldr	r6, [r3, #0]
 8007c4c:	69b3      	ldr	r3, [r6, #24]
 8007c4e:	b913      	cbnz	r3, 8007c56 <__sfp+0x16>
 8007c50:	4630      	mov	r0, r6
 8007c52:	f7ff ffbd 	bl	8007bd0 <__sinit>
 8007c56:	3648      	adds	r6, #72	; 0x48
 8007c58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007c5c:	3b01      	subs	r3, #1
 8007c5e:	d503      	bpl.n	8007c68 <__sfp+0x28>
 8007c60:	6833      	ldr	r3, [r6, #0]
 8007c62:	b30b      	cbz	r3, 8007ca8 <__sfp+0x68>
 8007c64:	6836      	ldr	r6, [r6, #0]
 8007c66:	e7f7      	b.n	8007c58 <__sfp+0x18>
 8007c68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007c6c:	b9d5      	cbnz	r5, 8007ca4 <__sfp+0x64>
 8007c6e:	4b16      	ldr	r3, [pc, #88]	; (8007cc8 <__sfp+0x88>)
 8007c70:	60e3      	str	r3, [r4, #12]
 8007c72:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007c76:	6665      	str	r5, [r4, #100]	; 0x64
 8007c78:	f000 f86c 	bl	8007d54 <__retarget_lock_init_recursive>
 8007c7c:	f7ff ff96 	bl	8007bac <__sfp_lock_release>
 8007c80:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007c84:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007c88:	6025      	str	r5, [r4, #0]
 8007c8a:	61a5      	str	r5, [r4, #24]
 8007c8c:	2208      	movs	r2, #8
 8007c8e:	4629      	mov	r1, r5
 8007c90:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007c94:	f000 f86f 	bl	8007d76 <memset>
 8007c98:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007c9c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007ca0:	4620      	mov	r0, r4
 8007ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ca4:	3468      	adds	r4, #104	; 0x68
 8007ca6:	e7d9      	b.n	8007c5c <__sfp+0x1c>
 8007ca8:	2104      	movs	r1, #4
 8007caa:	4638      	mov	r0, r7
 8007cac:	f7ff ff62 	bl	8007b74 <__sfmoreglue>
 8007cb0:	4604      	mov	r4, r0
 8007cb2:	6030      	str	r0, [r6, #0]
 8007cb4:	2800      	cmp	r0, #0
 8007cb6:	d1d5      	bne.n	8007c64 <__sfp+0x24>
 8007cb8:	f7ff ff78 	bl	8007bac <__sfp_lock_release>
 8007cbc:	230c      	movs	r3, #12
 8007cbe:	603b      	str	r3, [r7, #0]
 8007cc0:	e7ee      	b.n	8007ca0 <__sfp+0x60>
 8007cc2:	bf00      	nop
 8007cc4:	08029550 	.word	0x08029550
 8007cc8:	ffff0001 	.word	0xffff0001

08007ccc <_fwalk_reent>:
 8007ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cd0:	4606      	mov	r6, r0
 8007cd2:	4688      	mov	r8, r1
 8007cd4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007cd8:	2700      	movs	r7, #0
 8007cda:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007cde:	f1b9 0901 	subs.w	r9, r9, #1
 8007ce2:	d505      	bpl.n	8007cf0 <_fwalk_reent+0x24>
 8007ce4:	6824      	ldr	r4, [r4, #0]
 8007ce6:	2c00      	cmp	r4, #0
 8007ce8:	d1f7      	bne.n	8007cda <_fwalk_reent+0xe>
 8007cea:	4638      	mov	r0, r7
 8007cec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cf0:	89ab      	ldrh	r3, [r5, #12]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d907      	bls.n	8007d06 <_fwalk_reent+0x3a>
 8007cf6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	d003      	beq.n	8007d06 <_fwalk_reent+0x3a>
 8007cfe:	4629      	mov	r1, r5
 8007d00:	4630      	mov	r0, r6
 8007d02:	47c0      	blx	r8
 8007d04:	4307      	orrs	r7, r0
 8007d06:	3568      	adds	r5, #104	; 0x68
 8007d08:	e7e9      	b.n	8007cde <_fwalk_reent+0x12>
	...

08007d0c <__libc_init_array>:
 8007d0c:	b570      	push	{r4, r5, r6, lr}
 8007d0e:	4d0d      	ldr	r5, [pc, #52]	; (8007d44 <__libc_init_array+0x38>)
 8007d10:	4c0d      	ldr	r4, [pc, #52]	; (8007d48 <__libc_init_array+0x3c>)
 8007d12:	1b64      	subs	r4, r4, r5
 8007d14:	10a4      	asrs	r4, r4, #2
 8007d16:	2600      	movs	r6, #0
 8007d18:	42a6      	cmp	r6, r4
 8007d1a:	d109      	bne.n	8007d30 <__libc_init_array+0x24>
 8007d1c:	4d0b      	ldr	r5, [pc, #44]	; (8007d4c <__libc_init_array+0x40>)
 8007d1e:	4c0c      	ldr	r4, [pc, #48]	; (8007d50 <__libc_init_array+0x44>)
 8007d20:	f005 fd40 	bl	800d7a4 <_init>
 8007d24:	1b64      	subs	r4, r4, r5
 8007d26:	10a4      	asrs	r4, r4, #2
 8007d28:	2600      	movs	r6, #0
 8007d2a:	42a6      	cmp	r6, r4
 8007d2c:	d105      	bne.n	8007d3a <__libc_init_array+0x2e>
 8007d2e:	bd70      	pop	{r4, r5, r6, pc}
 8007d30:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d34:	4798      	blx	r3
 8007d36:	3601      	adds	r6, #1
 8007d38:	e7ee      	b.n	8007d18 <__libc_init_array+0xc>
 8007d3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d3e:	4798      	blx	r3
 8007d40:	3601      	adds	r6, #1
 8007d42:	e7f2      	b.n	8007d2a <__libc_init_array+0x1e>
 8007d44:	080299d0 	.word	0x080299d0
 8007d48:	080299d0 	.word	0x080299d0
 8007d4c:	080299d0 	.word	0x080299d0
 8007d50:	080299d4 	.word	0x080299d4

08007d54 <__retarget_lock_init_recursive>:
 8007d54:	4770      	bx	lr

08007d56 <__retarget_lock_acquire_recursive>:
 8007d56:	4770      	bx	lr

08007d58 <__retarget_lock_release_recursive>:
 8007d58:	4770      	bx	lr

08007d5a <memcpy>:
 8007d5a:	440a      	add	r2, r1
 8007d5c:	4291      	cmp	r1, r2
 8007d5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d62:	d100      	bne.n	8007d66 <memcpy+0xc>
 8007d64:	4770      	bx	lr
 8007d66:	b510      	push	{r4, lr}
 8007d68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d70:	4291      	cmp	r1, r2
 8007d72:	d1f9      	bne.n	8007d68 <memcpy+0xe>
 8007d74:	bd10      	pop	{r4, pc}

08007d76 <memset>:
 8007d76:	4402      	add	r2, r0
 8007d78:	4603      	mov	r3, r0
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d100      	bne.n	8007d80 <memset+0xa>
 8007d7e:	4770      	bx	lr
 8007d80:	f803 1b01 	strb.w	r1, [r3], #1
 8007d84:	e7f9      	b.n	8007d7a <memset+0x4>
	...

08007d88 <sbrk_aligned>:
 8007d88:	b570      	push	{r4, r5, r6, lr}
 8007d8a:	4e0e      	ldr	r6, [pc, #56]	; (8007dc4 <sbrk_aligned+0x3c>)
 8007d8c:	460c      	mov	r4, r1
 8007d8e:	6831      	ldr	r1, [r6, #0]
 8007d90:	4605      	mov	r5, r0
 8007d92:	b911      	cbnz	r1, 8007d9a <sbrk_aligned+0x12>
 8007d94:	f000 ff70 	bl	8008c78 <_sbrk_r>
 8007d98:	6030      	str	r0, [r6, #0]
 8007d9a:	4621      	mov	r1, r4
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	f000 ff6b 	bl	8008c78 <_sbrk_r>
 8007da2:	1c43      	adds	r3, r0, #1
 8007da4:	d00a      	beq.n	8007dbc <sbrk_aligned+0x34>
 8007da6:	1cc4      	adds	r4, r0, #3
 8007da8:	f024 0403 	bic.w	r4, r4, #3
 8007dac:	42a0      	cmp	r0, r4
 8007dae:	d007      	beq.n	8007dc0 <sbrk_aligned+0x38>
 8007db0:	1a21      	subs	r1, r4, r0
 8007db2:	4628      	mov	r0, r5
 8007db4:	f000 ff60 	bl	8008c78 <_sbrk_r>
 8007db8:	3001      	adds	r0, #1
 8007dba:	d101      	bne.n	8007dc0 <sbrk_aligned+0x38>
 8007dbc:	f04f 34ff 	mov.w	r4, #4294967295
 8007dc0:	4620      	mov	r0, r4
 8007dc2:	bd70      	pop	{r4, r5, r6, pc}
 8007dc4:	20010248 	.word	0x20010248

08007dc8 <_malloc_r>:
 8007dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dcc:	1ccd      	adds	r5, r1, #3
 8007dce:	f025 0503 	bic.w	r5, r5, #3
 8007dd2:	3508      	adds	r5, #8
 8007dd4:	2d0c      	cmp	r5, #12
 8007dd6:	bf38      	it	cc
 8007dd8:	250c      	movcc	r5, #12
 8007dda:	2d00      	cmp	r5, #0
 8007ddc:	4607      	mov	r7, r0
 8007dde:	db01      	blt.n	8007de4 <_malloc_r+0x1c>
 8007de0:	42a9      	cmp	r1, r5
 8007de2:	d905      	bls.n	8007df0 <_malloc_r+0x28>
 8007de4:	230c      	movs	r3, #12
 8007de6:	603b      	str	r3, [r7, #0]
 8007de8:	2600      	movs	r6, #0
 8007dea:	4630      	mov	r0, r6
 8007dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007df0:	4e2e      	ldr	r6, [pc, #184]	; (8007eac <_malloc_r+0xe4>)
 8007df2:	f003 f969 	bl	800b0c8 <__malloc_lock>
 8007df6:	6833      	ldr	r3, [r6, #0]
 8007df8:	461c      	mov	r4, r3
 8007dfa:	bb34      	cbnz	r4, 8007e4a <_malloc_r+0x82>
 8007dfc:	4629      	mov	r1, r5
 8007dfe:	4638      	mov	r0, r7
 8007e00:	f7ff ffc2 	bl	8007d88 <sbrk_aligned>
 8007e04:	1c43      	adds	r3, r0, #1
 8007e06:	4604      	mov	r4, r0
 8007e08:	d14d      	bne.n	8007ea6 <_malloc_r+0xde>
 8007e0a:	6834      	ldr	r4, [r6, #0]
 8007e0c:	4626      	mov	r6, r4
 8007e0e:	2e00      	cmp	r6, #0
 8007e10:	d140      	bne.n	8007e94 <_malloc_r+0xcc>
 8007e12:	6823      	ldr	r3, [r4, #0]
 8007e14:	4631      	mov	r1, r6
 8007e16:	4638      	mov	r0, r7
 8007e18:	eb04 0803 	add.w	r8, r4, r3
 8007e1c:	f000 ff2c 	bl	8008c78 <_sbrk_r>
 8007e20:	4580      	cmp	r8, r0
 8007e22:	d13a      	bne.n	8007e9a <_malloc_r+0xd2>
 8007e24:	6821      	ldr	r1, [r4, #0]
 8007e26:	3503      	adds	r5, #3
 8007e28:	1a6d      	subs	r5, r5, r1
 8007e2a:	f025 0503 	bic.w	r5, r5, #3
 8007e2e:	3508      	adds	r5, #8
 8007e30:	2d0c      	cmp	r5, #12
 8007e32:	bf38      	it	cc
 8007e34:	250c      	movcc	r5, #12
 8007e36:	4629      	mov	r1, r5
 8007e38:	4638      	mov	r0, r7
 8007e3a:	f7ff ffa5 	bl	8007d88 <sbrk_aligned>
 8007e3e:	3001      	adds	r0, #1
 8007e40:	d02b      	beq.n	8007e9a <_malloc_r+0xd2>
 8007e42:	6823      	ldr	r3, [r4, #0]
 8007e44:	442b      	add	r3, r5
 8007e46:	6023      	str	r3, [r4, #0]
 8007e48:	e00e      	b.n	8007e68 <_malloc_r+0xa0>
 8007e4a:	6822      	ldr	r2, [r4, #0]
 8007e4c:	1b52      	subs	r2, r2, r5
 8007e4e:	d41e      	bmi.n	8007e8e <_malloc_r+0xc6>
 8007e50:	2a0b      	cmp	r2, #11
 8007e52:	d916      	bls.n	8007e82 <_malloc_r+0xba>
 8007e54:	1961      	adds	r1, r4, r5
 8007e56:	42a3      	cmp	r3, r4
 8007e58:	6025      	str	r5, [r4, #0]
 8007e5a:	bf18      	it	ne
 8007e5c:	6059      	strne	r1, [r3, #4]
 8007e5e:	6863      	ldr	r3, [r4, #4]
 8007e60:	bf08      	it	eq
 8007e62:	6031      	streq	r1, [r6, #0]
 8007e64:	5162      	str	r2, [r4, r5]
 8007e66:	604b      	str	r3, [r1, #4]
 8007e68:	4638      	mov	r0, r7
 8007e6a:	f104 060b 	add.w	r6, r4, #11
 8007e6e:	f003 f931 	bl	800b0d4 <__malloc_unlock>
 8007e72:	f026 0607 	bic.w	r6, r6, #7
 8007e76:	1d23      	adds	r3, r4, #4
 8007e78:	1af2      	subs	r2, r6, r3
 8007e7a:	d0b6      	beq.n	8007dea <_malloc_r+0x22>
 8007e7c:	1b9b      	subs	r3, r3, r6
 8007e7e:	50a3      	str	r3, [r4, r2]
 8007e80:	e7b3      	b.n	8007dea <_malloc_r+0x22>
 8007e82:	6862      	ldr	r2, [r4, #4]
 8007e84:	42a3      	cmp	r3, r4
 8007e86:	bf0c      	ite	eq
 8007e88:	6032      	streq	r2, [r6, #0]
 8007e8a:	605a      	strne	r2, [r3, #4]
 8007e8c:	e7ec      	b.n	8007e68 <_malloc_r+0xa0>
 8007e8e:	4623      	mov	r3, r4
 8007e90:	6864      	ldr	r4, [r4, #4]
 8007e92:	e7b2      	b.n	8007dfa <_malloc_r+0x32>
 8007e94:	4634      	mov	r4, r6
 8007e96:	6876      	ldr	r6, [r6, #4]
 8007e98:	e7b9      	b.n	8007e0e <_malloc_r+0x46>
 8007e9a:	230c      	movs	r3, #12
 8007e9c:	603b      	str	r3, [r7, #0]
 8007e9e:	4638      	mov	r0, r7
 8007ea0:	f003 f918 	bl	800b0d4 <__malloc_unlock>
 8007ea4:	e7a1      	b.n	8007dea <_malloc_r+0x22>
 8007ea6:	6025      	str	r5, [r4, #0]
 8007ea8:	e7de      	b.n	8007e68 <_malloc_r+0xa0>
 8007eaa:	bf00      	nop
 8007eac:	20010244 	.word	0x20010244

08007eb0 <__cvt>:
 8007eb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007eb4:	ec55 4b10 	vmov	r4, r5, d0
 8007eb8:	2d00      	cmp	r5, #0
 8007eba:	460e      	mov	r6, r1
 8007ebc:	4619      	mov	r1, r3
 8007ebe:	462b      	mov	r3, r5
 8007ec0:	bfbb      	ittet	lt
 8007ec2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007ec6:	461d      	movlt	r5, r3
 8007ec8:	2300      	movge	r3, #0
 8007eca:	232d      	movlt	r3, #45	; 0x2d
 8007ecc:	700b      	strb	r3, [r1, #0]
 8007ece:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ed0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007ed4:	4691      	mov	r9, r2
 8007ed6:	f023 0820 	bic.w	r8, r3, #32
 8007eda:	bfbc      	itt	lt
 8007edc:	4622      	movlt	r2, r4
 8007ede:	4614      	movlt	r4, r2
 8007ee0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007ee4:	d005      	beq.n	8007ef2 <__cvt+0x42>
 8007ee6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007eea:	d100      	bne.n	8007eee <__cvt+0x3e>
 8007eec:	3601      	adds	r6, #1
 8007eee:	2102      	movs	r1, #2
 8007ef0:	e000      	b.n	8007ef4 <__cvt+0x44>
 8007ef2:	2103      	movs	r1, #3
 8007ef4:	ab03      	add	r3, sp, #12
 8007ef6:	9301      	str	r3, [sp, #4]
 8007ef8:	ab02      	add	r3, sp, #8
 8007efa:	9300      	str	r3, [sp, #0]
 8007efc:	ec45 4b10 	vmov	d0, r4, r5
 8007f00:	4653      	mov	r3, sl
 8007f02:	4632      	mov	r2, r6
 8007f04:	f001 fe90 	bl	8009c28 <_dtoa_r>
 8007f08:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007f0c:	4607      	mov	r7, r0
 8007f0e:	d102      	bne.n	8007f16 <__cvt+0x66>
 8007f10:	f019 0f01 	tst.w	r9, #1
 8007f14:	d022      	beq.n	8007f5c <__cvt+0xac>
 8007f16:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007f1a:	eb07 0906 	add.w	r9, r7, r6
 8007f1e:	d110      	bne.n	8007f42 <__cvt+0x92>
 8007f20:	783b      	ldrb	r3, [r7, #0]
 8007f22:	2b30      	cmp	r3, #48	; 0x30
 8007f24:	d10a      	bne.n	8007f3c <__cvt+0x8c>
 8007f26:	2200      	movs	r2, #0
 8007f28:	2300      	movs	r3, #0
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	4629      	mov	r1, r5
 8007f2e:	f7f8 fdeb 	bl	8000b08 <__aeabi_dcmpeq>
 8007f32:	b918      	cbnz	r0, 8007f3c <__cvt+0x8c>
 8007f34:	f1c6 0601 	rsb	r6, r6, #1
 8007f38:	f8ca 6000 	str.w	r6, [sl]
 8007f3c:	f8da 3000 	ldr.w	r3, [sl]
 8007f40:	4499      	add	r9, r3
 8007f42:	2200      	movs	r2, #0
 8007f44:	2300      	movs	r3, #0
 8007f46:	4620      	mov	r0, r4
 8007f48:	4629      	mov	r1, r5
 8007f4a:	f7f8 fddd 	bl	8000b08 <__aeabi_dcmpeq>
 8007f4e:	b108      	cbz	r0, 8007f54 <__cvt+0xa4>
 8007f50:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f54:	2230      	movs	r2, #48	; 0x30
 8007f56:	9b03      	ldr	r3, [sp, #12]
 8007f58:	454b      	cmp	r3, r9
 8007f5a:	d307      	bcc.n	8007f6c <__cvt+0xbc>
 8007f5c:	9b03      	ldr	r3, [sp, #12]
 8007f5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f60:	1bdb      	subs	r3, r3, r7
 8007f62:	4638      	mov	r0, r7
 8007f64:	6013      	str	r3, [r2, #0]
 8007f66:	b004      	add	sp, #16
 8007f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f6c:	1c59      	adds	r1, r3, #1
 8007f6e:	9103      	str	r1, [sp, #12]
 8007f70:	701a      	strb	r2, [r3, #0]
 8007f72:	e7f0      	b.n	8007f56 <__cvt+0xa6>

08007f74 <__exponent>:
 8007f74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f76:	4603      	mov	r3, r0
 8007f78:	2900      	cmp	r1, #0
 8007f7a:	bfb8      	it	lt
 8007f7c:	4249      	neglt	r1, r1
 8007f7e:	f803 2b02 	strb.w	r2, [r3], #2
 8007f82:	bfb4      	ite	lt
 8007f84:	222d      	movlt	r2, #45	; 0x2d
 8007f86:	222b      	movge	r2, #43	; 0x2b
 8007f88:	2909      	cmp	r1, #9
 8007f8a:	7042      	strb	r2, [r0, #1]
 8007f8c:	dd2a      	ble.n	8007fe4 <__exponent+0x70>
 8007f8e:	f10d 0407 	add.w	r4, sp, #7
 8007f92:	46a4      	mov	ip, r4
 8007f94:	270a      	movs	r7, #10
 8007f96:	46a6      	mov	lr, r4
 8007f98:	460a      	mov	r2, r1
 8007f9a:	fb91 f6f7 	sdiv	r6, r1, r7
 8007f9e:	fb07 1516 	mls	r5, r7, r6, r1
 8007fa2:	3530      	adds	r5, #48	; 0x30
 8007fa4:	2a63      	cmp	r2, #99	; 0x63
 8007fa6:	f104 34ff 	add.w	r4, r4, #4294967295
 8007faa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007fae:	4631      	mov	r1, r6
 8007fb0:	dcf1      	bgt.n	8007f96 <__exponent+0x22>
 8007fb2:	3130      	adds	r1, #48	; 0x30
 8007fb4:	f1ae 0502 	sub.w	r5, lr, #2
 8007fb8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007fbc:	1c44      	adds	r4, r0, #1
 8007fbe:	4629      	mov	r1, r5
 8007fc0:	4561      	cmp	r1, ip
 8007fc2:	d30a      	bcc.n	8007fda <__exponent+0x66>
 8007fc4:	f10d 0209 	add.w	r2, sp, #9
 8007fc8:	eba2 020e 	sub.w	r2, r2, lr
 8007fcc:	4565      	cmp	r5, ip
 8007fce:	bf88      	it	hi
 8007fd0:	2200      	movhi	r2, #0
 8007fd2:	4413      	add	r3, r2
 8007fd4:	1a18      	subs	r0, r3, r0
 8007fd6:	b003      	add	sp, #12
 8007fd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007fde:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007fe2:	e7ed      	b.n	8007fc0 <__exponent+0x4c>
 8007fe4:	2330      	movs	r3, #48	; 0x30
 8007fe6:	3130      	adds	r1, #48	; 0x30
 8007fe8:	7083      	strb	r3, [r0, #2]
 8007fea:	70c1      	strb	r1, [r0, #3]
 8007fec:	1d03      	adds	r3, r0, #4
 8007fee:	e7f1      	b.n	8007fd4 <__exponent+0x60>

08007ff0 <_printf_float>:
 8007ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ff4:	ed2d 8b02 	vpush	{d8}
 8007ff8:	b08d      	sub	sp, #52	; 0x34
 8007ffa:	460c      	mov	r4, r1
 8007ffc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008000:	4616      	mov	r6, r2
 8008002:	461f      	mov	r7, r3
 8008004:	4605      	mov	r5, r0
 8008006:	f003 f82f 	bl	800b068 <_localeconv_r>
 800800a:	f8d0 a000 	ldr.w	sl, [r0]
 800800e:	4650      	mov	r0, sl
 8008010:	f7f8 f8fe 	bl	8000210 <strlen>
 8008014:	2300      	movs	r3, #0
 8008016:	930a      	str	r3, [sp, #40]	; 0x28
 8008018:	6823      	ldr	r3, [r4, #0]
 800801a:	9305      	str	r3, [sp, #20]
 800801c:	f8d8 3000 	ldr.w	r3, [r8]
 8008020:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008024:	3307      	adds	r3, #7
 8008026:	f023 0307 	bic.w	r3, r3, #7
 800802a:	f103 0208 	add.w	r2, r3, #8
 800802e:	f8c8 2000 	str.w	r2, [r8]
 8008032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008036:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800803a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800803e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008042:	9307      	str	r3, [sp, #28]
 8008044:	f8cd 8018 	str.w	r8, [sp, #24]
 8008048:	ee08 0a10 	vmov	s16, r0
 800804c:	4b9f      	ldr	r3, [pc, #636]	; (80082cc <_printf_float+0x2dc>)
 800804e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008052:	f04f 32ff 	mov.w	r2, #4294967295
 8008056:	f7f8 fd89 	bl	8000b6c <__aeabi_dcmpun>
 800805a:	bb88      	cbnz	r0, 80080c0 <_printf_float+0xd0>
 800805c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008060:	4b9a      	ldr	r3, [pc, #616]	; (80082cc <_printf_float+0x2dc>)
 8008062:	f04f 32ff 	mov.w	r2, #4294967295
 8008066:	f7f8 fd63 	bl	8000b30 <__aeabi_dcmple>
 800806a:	bb48      	cbnz	r0, 80080c0 <_printf_float+0xd0>
 800806c:	2200      	movs	r2, #0
 800806e:	2300      	movs	r3, #0
 8008070:	4640      	mov	r0, r8
 8008072:	4649      	mov	r1, r9
 8008074:	f7f8 fd52 	bl	8000b1c <__aeabi_dcmplt>
 8008078:	b110      	cbz	r0, 8008080 <_printf_float+0x90>
 800807a:	232d      	movs	r3, #45	; 0x2d
 800807c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008080:	4b93      	ldr	r3, [pc, #588]	; (80082d0 <_printf_float+0x2e0>)
 8008082:	4894      	ldr	r0, [pc, #592]	; (80082d4 <_printf_float+0x2e4>)
 8008084:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008088:	bf94      	ite	ls
 800808a:	4698      	movls	r8, r3
 800808c:	4680      	movhi	r8, r0
 800808e:	2303      	movs	r3, #3
 8008090:	6123      	str	r3, [r4, #16]
 8008092:	9b05      	ldr	r3, [sp, #20]
 8008094:	f023 0204 	bic.w	r2, r3, #4
 8008098:	6022      	str	r2, [r4, #0]
 800809a:	f04f 0900 	mov.w	r9, #0
 800809e:	9700      	str	r7, [sp, #0]
 80080a0:	4633      	mov	r3, r6
 80080a2:	aa0b      	add	r2, sp, #44	; 0x2c
 80080a4:	4621      	mov	r1, r4
 80080a6:	4628      	mov	r0, r5
 80080a8:	f000 f9d8 	bl	800845c <_printf_common>
 80080ac:	3001      	adds	r0, #1
 80080ae:	f040 8090 	bne.w	80081d2 <_printf_float+0x1e2>
 80080b2:	f04f 30ff 	mov.w	r0, #4294967295
 80080b6:	b00d      	add	sp, #52	; 0x34
 80080b8:	ecbd 8b02 	vpop	{d8}
 80080bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c0:	4642      	mov	r2, r8
 80080c2:	464b      	mov	r3, r9
 80080c4:	4640      	mov	r0, r8
 80080c6:	4649      	mov	r1, r9
 80080c8:	f7f8 fd50 	bl	8000b6c <__aeabi_dcmpun>
 80080cc:	b140      	cbz	r0, 80080e0 <_printf_float+0xf0>
 80080ce:	464b      	mov	r3, r9
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	bfbc      	itt	lt
 80080d4:	232d      	movlt	r3, #45	; 0x2d
 80080d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80080da:	487f      	ldr	r0, [pc, #508]	; (80082d8 <_printf_float+0x2e8>)
 80080dc:	4b7f      	ldr	r3, [pc, #508]	; (80082dc <_printf_float+0x2ec>)
 80080de:	e7d1      	b.n	8008084 <_printf_float+0x94>
 80080e0:	6863      	ldr	r3, [r4, #4]
 80080e2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80080e6:	9206      	str	r2, [sp, #24]
 80080e8:	1c5a      	adds	r2, r3, #1
 80080ea:	d13f      	bne.n	800816c <_printf_float+0x17c>
 80080ec:	2306      	movs	r3, #6
 80080ee:	6063      	str	r3, [r4, #4]
 80080f0:	9b05      	ldr	r3, [sp, #20]
 80080f2:	6861      	ldr	r1, [r4, #4]
 80080f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80080f8:	2300      	movs	r3, #0
 80080fa:	9303      	str	r3, [sp, #12]
 80080fc:	ab0a      	add	r3, sp, #40	; 0x28
 80080fe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008102:	ab09      	add	r3, sp, #36	; 0x24
 8008104:	ec49 8b10 	vmov	d0, r8, r9
 8008108:	9300      	str	r3, [sp, #0]
 800810a:	6022      	str	r2, [r4, #0]
 800810c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008110:	4628      	mov	r0, r5
 8008112:	f7ff fecd 	bl	8007eb0 <__cvt>
 8008116:	9b06      	ldr	r3, [sp, #24]
 8008118:	9909      	ldr	r1, [sp, #36]	; 0x24
 800811a:	2b47      	cmp	r3, #71	; 0x47
 800811c:	4680      	mov	r8, r0
 800811e:	d108      	bne.n	8008132 <_printf_float+0x142>
 8008120:	1cc8      	adds	r0, r1, #3
 8008122:	db02      	blt.n	800812a <_printf_float+0x13a>
 8008124:	6863      	ldr	r3, [r4, #4]
 8008126:	4299      	cmp	r1, r3
 8008128:	dd41      	ble.n	80081ae <_printf_float+0x1be>
 800812a:	f1ab 0b02 	sub.w	fp, fp, #2
 800812e:	fa5f fb8b 	uxtb.w	fp, fp
 8008132:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008136:	d820      	bhi.n	800817a <_printf_float+0x18a>
 8008138:	3901      	subs	r1, #1
 800813a:	465a      	mov	r2, fp
 800813c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008140:	9109      	str	r1, [sp, #36]	; 0x24
 8008142:	f7ff ff17 	bl	8007f74 <__exponent>
 8008146:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008148:	1813      	adds	r3, r2, r0
 800814a:	2a01      	cmp	r2, #1
 800814c:	4681      	mov	r9, r0
 800814e:	6123      	str	r3, [r4, #16]
 8008150:	dc02      	bgt.n	8008158 <_printf_float+0x168>
 8008152:	6822      	ldr	r2, [r4, #0]
 8008154:	07d2      	lsls	r2, r2, #31
 8008156:	d501      	bpl.n	800815c <_printf_float+0x16c>
 8008158:	3301      	adds	r3, #1
 800815a:	6123      	str	r3, [r4, #16]
 800815c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008160:	2b00      	cmp	r3, #0
 8008162:	d09c      	beq.n	800809e <_printf_float+0xae>
 8008164:	232d      	movs	r3, #45	; 0x2d
 8008166:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800816a:	e798      	b.n	800809e <_printf_float+0xae>
 800816c:	9a06      	ldr	r2, [sp, #24]
 800816e:	2a47      	cmp	r2, #71	; 0x47
 8008170:	d1be      	bne.n	80080f0 <_printf_float+0x100>
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1bc      	bne.n	80080f0 <_printf_float+0x100>
 8008176:	2301      	movs	r3, #1
 8008178:	e7b9      	b.n	80080ee <_printf_float+0xfe>
 800817a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800817e:	d118      	bne.n	80081b2 <_printf_float+0x1c2>
 8008180:	2900      	cmp	r1, #0
 8008182:	6863      	ldr	r3, [r4, #4]
 8008184:	dd0b      	ble.n	800819e <_printf_float+0x1ae>
 8008186:	6121      	str	r1, [r4, #16]
 8008188:	b913      	cbnz	r3, 8008190 <_printf_float+0x1a0>
 800818a:	6822      	ldr	r2, [r4, #0]
 800818c:	07d0      	lsls	r0, r2, #31
 800818e:	d502      	bpl.n	8008196 <_printf_float+0x1a6>
 8008190:	3301      	adds	r3, #1
 8008192:	440b      	add	r3, r1
 8008194:	6123      	str	r3, [r4, #16]
 8008196:	65a1      	str	r1, [r4, #88]	; 0x58
 8008198:	f04f 0900 	mov.w	r9, #0
 800819c:	e7de      	b.n	800815c <_printf_float+0x16c>
 800819e:	b913      	cbnz	r3, 80081a6 <_printf_float+0x1b6>
 80081a0:	6822      	ldr	r2, [r4, #0]
 80081a2:	07d2      	lsls	r2, r2, #31
 80081a4:	d501      	bpl.n	80081aa <_printf_float+0x1ba>
 80081a6:	3302      	adds	r3, #2
 80081a8:	e7f4      	b.n	8008194 <_printf_float+0x1a4>
 80081aa:	2301      	movs	r3, #1
 80081ac:	e7f2      	b.n	8008194 <_printf_float+0x1a4>
 80081ae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80081b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081b4:	4299      	cmp	r1, r3
 80081b6:	db05      	blt.n	80081c4 <_printf_float+0x1d4>
 80081b8:	6823      	ldr	r3, [r4, #0]
 80081ba:	6121      	str	r1, [r4, #16]
 80081bc:	07d8      	lsls	r0, r3, #31
 80081be:	d5ea      	bpl.n	8008196 <_printf_float+0x1a6>
 80081c0:	1c4b      	adds	r3, r1, #1
 80081c2:	e7e7      	b.n	8008194 <_printf_float+0x1a4>
 80081c4:	2900      	cmp	r1, #0
 80081c6:	bfd4      	ite	le
 80081c8:	f1c1 0202 	rsble	r2, r1, #2
 80081cc:	2201      	movgt	r2, #1
 80081ce:	4413      	add	r3, r2
 80081d0:	e7e0      	b.n	8008194 <_printf_float+0x1a4>
 80081d2:	6823      	ldr	r3, [r4, #0]
 80081d4:	055a      	lsls	r2, r3, #21
 80081d6:	d407      	bmi.n	80081e8 <_printf_float+0x1f8>
 80081d8:	6923      	ldr	r3, [r4, #16]
 80081da:	4642      	mov	r2, r8
 80081dc:	4631      	mov	r1, r6
 80081de:	4628      	mov	r0, r5
 80081e0:	47b8      	blx	r7
 80081e2:	3001      	adds	r0, #1
 80081e4:	d12c      	bne.n	8008240 <_printf_float+0x250>
 80081e6:	e764      	b.n	80080b2 <_printf_float+0xc2>
 80081e8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80081ec:	f240 80e0 	bls.w	80083b0 <_printf_float+0x3c0>
 80081f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80081f4:	2200      	movs	r2, #0
 80081f6:	2300      	movs	r3, #0
 80081f8:	f7f8 fc86 	bl	8000b08 <__aeabi_dcmpeq>
 80081fc:	2800      	cmp	r0, #0
 80081fe:	d034      	beq.n	800826a <_printf_float+0x27a>
 8008200:	4a37      	ldr	r2, [pc, #220]	; (80082e0 <_printf_float+0x2f0>)
 8008202:	2301      	movs	r3, #1
 8008204:	4631      	mov	r1, r6
 8008206:	4628      	mov	r0, r5
 8008208:	47b8      	blx	r7
 800820a:	3001      	adds	r0, #1
 800820c:	f43f af51 	beq.w	80080b2 <_printf_float+0xc2>
 8008210:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008214:	429a      	cmp	r2, r3
 8008216:	db02      	blt.n	800821e <_printf_float+0x22e>
 8008218:	6823      	ldr	r3, [r4, #0]
 800821a:	07d8      	lsls	r0, r3, #31
 800821c:	d510      	bpl.n	8008240 <_printf_float+0x250>
 800821e:	ee18 3a10 	vmov	r3, s16
 8008222:	4652      	mov	r2, sl
 8008224:	4631      	mov	r1, r6
 8008226:	4628      	mov	r0, r5
 8008228:	47b8      	blx	r7
 800822a:	3001      	adds	r0, #1
 800822c:	f43f af41 	beq.w	80080b2 <_printf_float+0xc2>
 8008230:	f04f 0800 	mov.w	r8, #0
 8008234:	f104 091a 	add.w	r9, r4, #26
 8008238:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800823a:	3b01      	subs	r3, #1
 800823c:	4543      	cmp	r3, r8
 800823e:	dc09      	bgt.n	8008254 <_printf_float+0x264>
 8008240:	6823      	ldr	r3, [r4, #0]
 8008242:	079b      	lsls	r3, r3, #30
 8008244:	f100 8105 	bmi.w	8008452 <_printf_float+0x462>
 8008248:	68e0      	ldr	r0, [r4, #12]
 800824a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800824c:	4298      	cmp	r0, r3
 800824e:	bfb8      	it	lt
 8008250:	4618      	movlt	r0, r3
 8008252:	e730      	b.n	80080b6 <_printf_float+0xc6>
 8008254:	2301      	movs	r3, #1
 8008256:	464a      	mov	r2, r9
 8008258:	4631      	mov	r1, r6
 800825a:	4628      	mov	r0, r5
 800825c:	47b8      	blx	r7
 800825e:	3001      	adds	r0, #1
 8008260:	f43f af27 	beq.w	80080b2 <_printf_float+0xc2>
 8008264:	f108 0801 	add.w	r8, r8, #1
 8008268:	e7e6      	b.n	8008238 <_printf_float+0x248>
 800826a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800826c:	2b00      	cmp	r3, #0
 800826e:	dc39      	bgt.n	80082e4 <_printf_float+0x2f4>
 8008270:	4a1b      	ldr	r2, [pc, #108]	; (80082e0 <_printf_float+0x2f0>)
 8008272:	2301      	movs	r3, #1
 8008274:	4631      	mov	r1, r6
 8008276:	4628      	mov	r0, r5
 8008278:	47b8      	blx	r7
 800827a:	3001      	adds	r0, #1
 800827c:	f43f af19 	beq.w	80080b2 <_printf_float+0xc2>
 8008280:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008284:	4313      	orrs	r3, r2
 8008286:	d102      	bne.n	800828e <_printf_float+0x29e>
 8008288:	6823      	ldr	r3, [r4, #0]
 800828a:	07d9      	lsls	r1, r3, #31
 800828c:	d5d8      	bpl.n	8008240 <_printf_float+0x250>
 800828e:	ee18 3a10 	vmov	r3, s16
 8008292:	4652      	mov	r2, sl
 8008294:	4631      	mov	r1, r6
 8008296:	4628      	mov	r0, r5
 8008298:	47b8      	blx	r7
 800829a:	3001      	adds	r0, #1
 800829c:	f43f af09 	beq.w	80080b2 <_printf_float+0xc2>
 80082a0:	f04f 0900 	mov.w	r9, #0
 80082a4:	f104 0a1a 	add.w	sl, r4, #26
 80082a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082aa:	425b      	negs	r3, r3
 80082ac:	454b      	cmp	r3, r9
 80082ae:	dc01      	bgt.n	80082b4 <_printf_float+0x2c4>
 80082b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082b2:	e792      	b.n	80081da <_printf_float+0x1ea>
 80082b4:	2301      	movs	r3, #1
 80082b6:	4652      	mov	r2, sl
 80082b8:	4631      	mov	r1, r6
 80082ba:	4628      	mov	r0, r5
 80082bc:	47b8      	blx	r7
 80082be:	3001      	adds	r0, #1
 80082c0:	f43f aef7 	beq.w	80080b2 <_printf_float+0xc2>
 80082c4:	f109 0901 	add.w	r9, r9, #1
 80082c8:	e7ee      	b.n	80082a8 <_printf_float+0x2b8>
 80082ca:	bf00      	nop
 80082cc:	7fefffff 	.word	0x7fefffff
 80082d0:	08029554 	.word	0x08029554
 80082d4:	08029558 	.word	0x08029558
 80082d8:	08029560 	.word	0x08029560
 80082dc:	0802955c 	.word	0x0802955c
 80082e0:	08029564 	.word	0x08029564
 80082e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80082e8:	429a      	cmp	r2, r3
 80082ea:	bfa8      	it	ge
 80082ec:	461a      	movge	r2, r3
 80082ee:	2a00      	cmp	r2, #0
 80082f0:	4691      	mov	r9, r2
 80082f2:	dc37      	bgt.n	8008364 <_printf_float+0x374>
 80082f4:	f04f 0b00 	mov.w	fp, #0
 80082f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80082fc:	f104 021a 	add.w	r2, r4, #26
 8008300:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008302:	9305      	str	r3, [sp, #20]
 8008304:	eba3 0309 	sub.w	r3, r3, r9
 8008308:	455b      	cmp	r3, fp
 800830a:	dc33      	bgt.n	8008374 <_printf_float+0x384>
 800830c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008310:	429a      	cmp	r2, r3
 8008312:	db3b      	blt.n	800838c <_printf_float+0x39c>
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	07da      	lsls	r2, r3, #31
 8008318:	d438      	bmi.n	800838c <_printf_float+0x39c>
 800831a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800831c:	9a05      	ldr	r2, [sp, #20]
 800831e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008320:	1a9a      	subs	r2, r3, r2
 8008322:	eba3 0901 	sub.w	r9, r3, r1
 8008326:	4591      	cmp	r9, r2
 8008328:	bfa8      	it	ge
 800832a:	4691      	movge	r9, r2
 800832c:	f1b9 0f00 	cmp.w	r9, #0
 8008330:	dc35      	bgt.n	800839e <_printf_float+0x3ae>
 8008332:	f04f 0800 	mov.w	r8, #0
 8008336:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800833a:	f104 0a1a 	add.w	sl, r4, #26
 800833e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008342:	1a9b      	subs	r3, r3, r2
 8008344:	eba3 0309 	sub.w	r3, r3, r9
 8008348:	4543      	cmp	r3, r8
 800834a:	f77f af79 	ble.w	8008240 <_printf_float+0x250>
 800834e:	2301      	movs	r3, #1
 8008350:	4652      	mov	r2, sl
 8008352:	4631      	mov	r1, r6
 8008354:	4628      	mov	r0, r5
 8008356:	47b8      	blx	r7
 8008358:	3001      	adds	r0, #1
 800835a:	f43f aeaa 	beq.w	80080b2 <_printf_float+0xc2>
 800835e:	f108 0801 	add.w	r8, r8, #1
 8008362:	e7ec      	b.n	800833e <_printf_float+0x34e>
 8008364:	4613      	mov	r3, r2
 8008366:	4631      	mov	r1, r6
 8008368:	4642      	mov	r2, r8
 800836a:	4628      	mov	r0, r5
 800836c:	47b8      	blx	r7
 800836e:	3001      	adds	r0, #1
 8008370:	d1c0      	bne.n	80082f4 <_printf_float+0x304>
 8008372:	e69e      	b.n	80080b2 <_printf_float+0xc2>
 8008374:	2301      	movs	r3, #1
 8008376:	4631      	mov	r1, r6
 8008378:	4628      	mov	r0, r5
 800837a:	9205      	str	r2, [sp, #20]
 800837c:	47b8      	blx	r7
 800837e:	3001      	adds	r0, #1
 8008380:	f43f ae97 	beq.w	80080b2 <_printf_float+0xc2>
 8008384:	9a05      	ldr	r2, [sp, #20]
 8008386:	f10b 0b01 	add.w	fp, fp, #1
 800838a:	e7b9      	b.n	8008300 <_printf_float+0x310>
 800838c:	ee18 3a10 	vmov	r3, s16
 8008390:	4652      	mov	r2, sl
 8008392:	4631      	mov	r1, r6
 8008394:	4628      	mov	r0, r5
 8008396:	47b8      	blx	r7
 8008398:	3001      	adds	r0, #1
 800839a:	d1be      	bne.n	800831a <_printf_float+0x32a>
 800839c:	e689      	b.n	80080b2 <_printf_float+0xc2>
 800839e:	9a05      	ldr	r2, [sp, #20]
 80083a0:	464b      	mov	r3, r9
 80083a2:	4442      	add	r2, r8
 80083a4:	4631      	mov	r1, r6
 80083a6:	4628      	mov	r0, r5
 80083a8:	47b8      	blx	r7
 80083aa:	3001      	adds	r0, #1
 80083ac:	d1c1      	bne.n	8008332 <_printf_float+0x342>
 80083ae:	e680      	b.n	80080b2 <_printf_float+0xc2>
 80083b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083b2:	2a01      	cmp	r2, #1
 80083b4:	dc01      	bgt.n	80083ba <_printf_float+0x3ca>
 80083b6:	07db      	lsls	r3, r3, #31
 80083b8:	d538      	bpl.n	800842c <_printf_float+0x43c>
 80083ba:	2301      	movs	r3, #1
 80083bc:	4642      	mov	r2, r8
 80083be:	4631      	mov	r1, r6
 80083c0:	4628      	mov	r0, r5
 80083c2:	47b8      	blx	r7
 80083c4:	3001      	adds	r0, #1
 80083c6:	f43f ae74 	beq.w	80080b2 <_printf_float+0xc2>
 80083ca:	ee18 3a10 	vmov	r3, s16
 80083ce:	4652      	mov	r2, sl
 80083d0:	4631      	mov	r1, r6
 80083d2:	4628      	mov	r0, r5
 80083d4:	47b8      	blx	r7
 80083d6:	3001      	adds	r0, #1
 80083d8:	f43f ae6b 	beq.w	80080b2 <_printf_float+0xc2>
 80083dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083e0:	2200      	movs	r2, #0
 80083e2:	2300      	movs	r3, #0
 80083e4:	f7f8 fb90 	bl	8000b08 <__aeabi_dcmpeq>
 80083e8:	b9d8      	cbnz	r0, 8008422 <_printf_float+0x432>
 80083ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083ec:	f108 0201 	add.w	r2, r8, #1
 80083f0:	3b01      	subs	r3, #1
 80083f2:	4631      	mov	r1, r6
 80083f4:	4628      	mov	r0, r5
 80083f6:	47b8      	blx	r7
 80083f8:	3001      	adds	r0, #1
 80083fa:	d10e      	bne.n	800841a <_printf_float+0x42a>
 80083fc:	e659      	b.n	80080b2 <_printf_float+0xc2>
 80083fe:	2301      	movs	r3, #1
 8008400:	4652      	mov	r2, sl
 8008402:	4631      	mov	r1, r6
 8008404:	4628      	mov	r0, r5
 8008406:	47b8      	blx	r7
 8008408:	3001      	adds	r0, #1
 800840a:	f43f ae52 	beq.w	80080b2 <_printf_float+0xc2>
 800840e:	f108 0801 	add.w	r8, r8, #1
 8008412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008414:	3b01      	subs	r3, #1
 8008416:	4543      	cmp	r3, r8
 8008418:	dcf1      	bgt.n	80083fe <_printf_float+0x40e>
 800841a:	464b      	mov	r3, r9
 800841c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008420:	e6dc      	b.n	80081dc <_printf_float+0x1ec>
 8008422:	f04f 0800 	mov.w	r8, #0
 8008426:	f104 0a1a 	add.w	sl, r4, #26
 800842a:	e7f2      	b.n	8008412 <_printf_float+0x422>
 800842c:	2301      	movs	r3, #1
 800842e:	4642      	mov	r2, r8
 8008430:	e7df      	b.n	80083f2 <_printf_float+0x402>
 8008432:	2301      	movs	r3, #1
 8008434:	464a      	mov	r2, r9
 8008436:	4631      	mov	r1, r6
 8008438:	4628      	mov	r0, r5
 800843a:	47b8      	blx	r7
 800843c:	3001      	adds	r0, #1
 800843e:	f43f ae38 	beq.w	80080b2 <_printf_float+0xc2>
 8008442:	f108 0801 	add.w	r8, r8, #1
 8008446:	68e3      	ldr	r3, [r4, #12]
 8008448:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800844a:	1a5b      	subs	r3, r3, r1
 800844c:	4543      	cmp	r3, r8
 800844e:	dcf0      	bgt.n	8008432 <_printf_float+0x442>
 8008450:	e6fa      	b.n	8008248 <_printf_float+0x258>
 8008452:	f04f 0800 	mov.w	r8, #0
 8008456:	f104 0919 	add.w	r9, r4, #25
 800845a:	e7f4      	b.n	8008446 <_printf_float+0x456>

0800845c <_printf_common>:
 800845c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008460:	4616      	mov	r6, r2
 8008462:	4699      	mov	r9, r3
 8008464:	688a      	ldr	r2, [r1, #8]
 8008466:	690b      	ldr	r3, [r1, #16]
 8008468:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800846c:	4293      	cmp	r3, r2
 800846e:	bfb8      	it	lt
 8008470:	4613      	movlt	r3, r2
 8008472:	6033      	str	r3, [r6, #0]
 8008474:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008478:	4607      	mov	r7, r0
 800847a:	460c      	mov	r4, r1
 800847c:	b10a      	cbz	r2, 8008482 <_printf_common+0x26>
 800847e:	3301      	adds	r3, #1
 8008480:	6033      	str	r3, [r6, #0]
 8008482:	6823      	ldr	r3, [r4, #0]
 8008484:	0699      	lsls	r1, r3, #26
 8008486:	bf42      	ittt	mi
 8008488:	6833      	ldrmi	r3, [r6, #0]
 800848a:	3302      	addmi	r3, #2
 800848c:	6033      	strmi	r3, [r6, #0]
 800848e:	6825      	ldr	r5, [r4, #0]
 8008490:	f015 0506 	ands.w	r5, r5, #6
 8008494:	d106      	bne.n	80084a4 <_printf_common+0x48>
 8008496:	f104 0a19 	add.w	sl, r4, #25
 800849a:	68e3      	ldr	r3, [r4, #12]
 800849c:	6832      	ldr	r2, [r6, #0]
 800849e:	1a9b      	subs	r3, r3, r2
 80084a0:	42ab      	cmp	r3, r5
 80084a2:	dc26      	bgt.n	80084f2 <_printf_common+0x96>
 80084a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80084a8:	1e13      	subs	r3, r2, #0
 80084aa:	6822      	ldr	r2, [r4, #0]
 80084ac:	bf18      	it	ne
 80084ae:	2301      	movne	r3, #1
 80084b0:	0692      	lsls	r2, r2, #26
 80084b2:	d42b      	bmi.n	800850c <_printf_common+0xb0>
 80084b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80084b8:	4649      	mov	r1, r9
 80084ba:	4638      	mov	r0, r7
 80084bc:	47c0      	blx	r8
 80084be:	3001      	adds	r0, #1
 80084c0:	d01e      	beq.n	8008500 <_printf_common+0xa4>
 80084c2:	6823      	ldr	r3, [r4, #0]
 80084c4:	68e5      	ldr	r5, [r4, #12]
 80084c6:	6832      	ldr	r2, [r6, #0]
 80084c8:	f003 0306 	and.w	r3, r3, #6
 80084cc:	2b04      	cmp	r3, #4
 80084ce:	bf08      	it	eq
 80084d0:	1aad      	subeq	r5, r5, r2
 80084d2:	68a3      	ldr	r3, [r4, #8]
 80084d4:	6922      	ldr	r2, [r4, #16]
 80084d6:	bf0c      	ite	eq
 80084d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80084dc:	2500      	movne	r5, #0
 80084de:	4293      	cmp	r3, r2
 80084e0:	bfc4      	itt	gt
 80084e2:	1a9b      	subgt	r3, r3, r2
 80084e4:	18ed      	addgt	r5, r5, r3
 80084e6:	2600      	movs	r6, #0
 80084e8:	341a      	adds	r4, #26
 80084ea:	42b5      	cmp	r5, r6
 80084ec:	d11a      	bne.n	8008524 <_printf_common+0xc8>
 80084ee:	2000      	movs	r0, #0
 80084f0:	e008      	b.n	8008504 <_printf_common+0xa8>
 80084f2:	2301      	movs	r3, #1
 80084f4:	4652      	mov	r2, sl
 80084f6:	4649      	mov	r1, r9
 80084f8:	4638      	mov	r0, r7
 80084fa:	47c0      	blx	r8
 80084fc:	3001      	adds	r0, #1
 80084fe:	d103      	bne.n	8008508 <_printf_common+0xac>
 8008500:	f04f 30ff 	mov.w	r0, #4294967295
 8008504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008508:	3501      	adds	r5, #1
 800850a:	e7c6      	b.n	800849a <_printf_common+0x3e>
 800850c:	18e1      	adds	r1, r4, r3
 800850e:	1c5a      	adds	r2, r3, #1
 8008510:	2030      	movs	r0, #48	; 0x30
 8008512:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008516:	4422      	add	r2, r4
 8008518:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800851c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008520:	3302      	adds	r3, #2
 8008522:	e7c7      	b.n	80084b4 <_printf_common+0x58>
 8008524:	2301      	movs	r3, #1
 8008526:	4622      	mov	r2, r4
 8008528:	4649      	mov	r1, r9
 800852a:	4638      	mov	r0, r7
 800852c:	47c0      	blx	r8
 800852e:	3001      	adds	r0, #1
 8008530:	d0e6      	beq.n	8008500 <_printf_common+0xa4>
 8008532:	3601      	adds	r6, #1
 8008534:	e7d9      	b.n	80084ea <_printf_common+0x8e>
	...

08008538 <_printf_i>:
 8008538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800853c:	7e0f      	ldrb	r7, [r1, #24]
 800853e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008540:	2f78      	cmp	r7, #120	; 0x78
 8008542:	4691      	mov	r9, r2
 8008544:	4680      	mov	r8, r0
 8008546:	460c      	mov	r4, r1
 8008548:	469a      	mov	sl, r3
 800854a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800854e:	d807      	bhi.n	8008560 <_printf_i+0x28>
 8008550:	2f62      	cmp	r7, #98	; 0x62
 8008552:	d80a      	bhi.n	800856a <_printf_i+0x32>
 8008554:	2f00      	cmp	r7, #0
 8008556:	f000 80d8 	beq.w	800870a <_printf_i+0x1d2>
 800855a:	2f58      	cmp	r7, #88	; 0x58
 800855c:	f000 80a3 	beq.w	80086a6 <_printf_i+0x16e>
 8008560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008564:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008568:	e03a      	b.n	80085e0 <_printf_i+0xa8>
 800856a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800856e:	2b15      	cmp	r3, #21
 8008570:	d8f6      	bhi.n	8008560 <_printf_i+0x28>
 8008572:	a101      	add	r1, pc, #4	; (adr r1, 8008578 <_printf_i+0x40>)
 8008574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008578:	080085d1 	.word	0x080085d1
 800857c:	080085e5 	.word	0x080085e5
 8008580:	08008561 	.word	0x08008561
 8008584:	08008561 	.word	0x08008561
 8008588:	08008561 	.word	0x08008561
 800858c:	08008561 	.word	0x08008561
 8008590:	080085e5 	.word	0x080085e5
 8008594:	08008561 	.word	0x08008561
 8008598:	08008561 	.word	0x08008561
 800859c:	08008561 	.word	0x08008561
 80085a0:	08008561 	.word	0x08008561
 80085a4:	080086f1 	.word	0x080086f1
 80085a8:	08008615 	.word	0x08008615
 80085ac:	080086d3 	.word	0x080086d3
 80085b0:	08008561 	.word	0x08008561
 80085b4:	08008561 	.word	0x08008561
 80085b8:	08008713 	.word	0x08008713
 80085bc:	08008561 	.word	0x08008561
 80085c0:	08008615 	.word	0x08008615
 80085c4:	08008561 	.word	0x08008561
 80085c8:	08008561 	.word	0x08008561
 80085cc:	080086db 	.word	0x080086db
 80085d0:	682b      	ldr	r3, [r5, #0]
 80085d2:	1d1a      	adds	r2, r3, #4
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	602a      	str	r2, [r5, #0]
 80085d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80085dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80085e0:	2301      	movs	r3, #1
 80085e2:	e0a3      	b.n	800872c <_printf_i+0x1f4>
 80085e4:	6820      	ldr	r0, [r4, #0]
 80085e6:	6829      	ldr	r1, [r5, #0]
 80085e8:	0606      	lsls	r6, r0, #24
 80085ea:	f101 0304 	add.w	r3, r1, #4
 80085ee:	d50a      	bpl.n	8008606 <_printf_i+0xce>
 80085f0:	680e      	ldr	r6, [r1, #0]
 80085f2:	602b      	str	r3, [r5, #0]
 80085f4:	2e00      	cmp	r6, #0
 80085f6:	da03      	bge.n	8008600 <_printf_i+0xc8>
 80085f8:	232d      	movs	r3, #45	; 0x2d
 80085fa:	4276      	negs	r6, r6
 80085fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008600:	485e      	ldr	r0, [pc, #376]	; (800877c <_printf_i+0x244>)
 8008602:	230a      	movs	r3, #10
 8008604:	e019      	b.n	800863a <_printf_i+0x102>
 8008606:	680e      	ldr	r6, [r1, #0]
 8008608:	602b      	str	r3, [r5, #0]
 800860a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800860e:	bf18      	it	ne
 8008610:	b236      	sxthne	r6, r6
 8008612:	e7ef      	b.n	80085f4 <_printf_i+0xbc>
 8008614:	682b      	ldr	r3, [r5, #0]
 8008616:	6820      	ldr	r0, [r4, #0]
 8008618:	1d19      	adds	r1, r3, #4
 800861a:	6029      	str	r1, [r5, #0]
 800861c:	0601      	lsls	r1, r0, #24
 800861e:	d501      	bpl.n	8008624 <_printf_i+0xec>
 8008620:	681e      	ldr	r6, [r3, #0]
 8008622:	e002      	b.n	800862a <_printf_i+0xf2>
 8008624:	0646      	lsls	r6, r0, #25
 8008626:	d5fb      	bpl.n	8008620 <_printf_i+0xe8>
 8008628:	881e      	ldrh	r6, [r3, #0]
 800862a:	4854      	ldr	r0, [pc, #336]	; (800877c <_printf_i+0x244>)
 800862c:	2f6f      	cmp	r7, #111	; 0x6f
 800862e:	bf0c      	ite	eq
 8008630:	2308      	moveq	r3, #8
 8008632:	230a      	movne	r3, #10
 8008634:	2100      	movs	r1, #0
 8008636:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800863a:	6865      	ldr	r5, [r4, #4]
 800863c:	60a5      	str	r5, [r4, #8]
 800863e:	2d00      	cmp	r5, #0
 8008640:	bfa2      	ittt	ge
 8008642:	6821      	ldrge	r1, [r4, #0]
 8008644:	f021 0104 	bicge.w	r1, r1, #4
 8008648:	6021      	strge	r1, [r4, #0]
 800864a:	b90e      	cbnz	r6, 8008650 <_printf_i+0x118>
 800864c:	2d00      	cmp	r5, #0
 800864e:	d04d      	beq.n	80086ec <_printf_i+0x1b4>
 8008650:	4615      	mov	r5, r2
 8008652:	fbb6 f1f3 	udiv	r1, r6, r3
 8008656:	fb03 6711 	mls	r7, r3, r1, r6
 800865a:	5dc7      	ldrb	r7, [r0, r7]
 800865c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008660:	4637      	mov	r7, r6
 8008662:	42bb      	cmp	r3, r7
 8008664:	460e      	mov	r6, r1
 8008666:	d9f4      	bls.n	8008652 <_printf_i+0x11a>
 8008668:	2b08      	cmp	r3, #8
 800866a:	d10b      	bne.n	8008684 <_printf_i+0x14c>
 800866c:	6823      	ldr	r3, [r4, #0]
 800866e:	07de      	lsls	r6, r3, #31
 8008670:	d508      	bpl.n	8008684 <_printf_i+0x14c>
 8008672:	6923      	ldr	r3, [r4, #16]
 8008674:	6861      	ldr	r1, [r4, #4]
 8008676:	4299      	cmp	r1, r3
 8008678:	bfde      	ittt	le
 800867a:	2330      	movle	r3, #48	; 0x30
 800867c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008680:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008684:	1b52      	subs	r2, r2, r5
 8008686:	6122      	str	r2, [r4, #16]
 8008688:	f8cd a000 	str.w	sl, [sp]
 800868c:	464b      	mov	r3, r9
 800868e:	aa03      	add	r2, sp, #12
 8008690:	4621      	mov	r1, r4
 8008692:	4640      	mov	r0, r8
 8008694:	f7ff fee2 	bl	800845c <_printf_common>
 8008698:	3001      	adds	r0, #1
 800869a:	d14c      	bne.n	8008736 <_printf_i+0x1fe>
 800869c:	f04f 30ff 	mov.w	r0, #4294967295
 80086a0:	b004      	add	sp, #16
 80086a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086a6:	4835      	ldr	r0, [pc, #212]	; (800877c <_printf_i+0x244>)
 80086a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80086ac:	6829      	ldr	r1, [r5, #0]
 80086ae:	6823      	ldr	r3, [r4, #0]
 80086b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80086b4:	6029      	str	r1, [r5, #0]
 80086b6:	061d      	lsls	r5, r3, #24
 80086b8:	d514      	bpl.n	80086e4 <_printf_i+0x1ac>
 80086ba:	07df      	lsls	r7, r3, #31
 80086bc:	bf44      	itt	mi
 80086be:	f043 0320 	orrmi.w	r3, r3, #32
 80086c2:	6023      	strmi	r3, [r4, #0]
 80086c4:	b91e      	cbnz	r6, 80086ce <_printf_i+0x196>
 80086c6:	6823      	ldr	r3, [r4, #0]
 80086c8:	f023 0320 	bic.w	r3, r3, #32
 80086cc:	6023      	str	r3, [r4, #0]
 80086ce:	2310      	movs	r3, #16
 80086d0:	e7b0      	b.n	8008634 <_printf_i+0xfc>
 80086d2:	6823      	ldr	r3, [r4, #0]
 80086d4:	f043 0320 	orr.w	r3, r3, #32
 80086d8:	6023      	str	r3, [r4, #0]
 80086da:	2378      	movs	r3, #120	; 0x78
 80086dc:	4828      	ldr	r0, [pc, #160]	; (8008780 <_printf_i+0x248>)
 80086de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80086e2:	e7e3      	b.n	80086ac <_printf_i+0x174>
 80086e4:	0659      	lsls	r1, r3, #25
 80086e6:	bf48      	it	mi
 80086e8:	b2b6      	uxthmi	r6, r6
 80086ea:	e7e6      	b.n	80086ba <_printf_i+0x182>
 80086ec:	4615      	mov	r5, r2
 80086ee:	e7bb      	b.n	8008668 <_printf_i+0x130>
 80086f0:	682b      	ldr	r3, [r5, #0]
 80086f2:	6826      	ldr	r6, [r4, #0]
 80086f4:	6961      	ldr	r1, [r4, #20]
 80086f6:	1d18      	adds	r0, r3, #4
 80086f8:	6028      	str	r0, [r5, #0]
 80086fa:	0635      	lsls	r5, r6, #24
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	d501      	bpl.n	8008704 <_printf_i+0x1cc>
 8008700:	6019      	str	r1, [r3, #0]
 8008702:	e002      	b.n	800870a <_printf_i+0x1d2>
 8008704:	0670      	lsls	r0, r6, #25
 8008706:	d5fb      	bpl.n	8008700 <_printf_i+0x1c8>
 8008708:	8019      	strh	r1, [r3, #0]
 800870a:	2300      	movs	r3, #0
 800870c:	6123      	str	r3, [r4, #16]
 800870e:	4615      	mov	r5, r2
 8008710:	e7ba      	b.n	8008688 <_printf_i+0x150>
 8008712:	682b      	ldr	r3, [r5, #0]
 8008714:	1d1a      	adds	r2, r3, #4
 8008716:	602a      	str	r2, [r5, #0]
 8008718:	681d      	ldr	r5, [r3, #0]
 800871a:	6862      	ldr	r2, [r4, #4]
 800871c:	2100      	movs	r1, #0
 800871e:	4628      	mov	r0, r5
 8008720:	f7f7 fd7e 	bl	8000220 <memchr>
 8008724:	b108      	cbz	r0, 800872a <_printf_i+0x1f2>
 8008726:	1b40      	subs	r0, r0, r5
 8008728:	6060      	str	r0, [r4, #4]
 800872a:	6863      	ldr	r3, [r4, #4]
 800872c:	6123      	str	r3, [r4, #16]
 800872e:	2300      	movs	r3, #0
 8008730:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008734:	e7a8      	b.n	8008688 <_printf_i+0x150>
 8008736:	6923      	ldr	r3, [r4, #16]
 8008738:	462a      	mov	r2, r5
 800873a:	4649      	mov	r1, r9
 800873c:	4640      	mov	r0, r8
 800873e:	47d0      	blx	sl
 8008740:	3001      	adds	r0, #1
 8008742:	d0ab      	beq.n	800869c <_printf_i+0x164>
 8008744:	6823      	ldr	r3, [r4, #0]
 8008746:	079b      	lsls	r3, r3, #30
 8008748:	d413      	bmi.n	8008772 <_printf_i+0x23a>
 800874a:	68e0      	ldr	r0, [r4, #12]
 800874c:	9b03      	ldr	r3, [sp, #12]
 800874e:	4298      	cmp	r0, r3
 8008750:	bfb8      	it	lt
 8008752:	4618      	movlt	r0, r3
 8008754:	e7a4      	b.n	80086a0 <_printf_i+0x168>
 8008756:	2301      	movs	r3, #1
 8008758:	4632      	mov	r2, r6
 800875a:	4649      	mov	r1, r9
 800875c:	4640      	mov	r0, r8
 800875e:	47d0      	blx	sl
 8008760:	3001      	adds	r0, #1
 8008762:	d09b      	beq.n	800869c <_printf_i+0x164>
 8008764:	3501      	adds	r5, #1
 8008766:	68e3      	ldr	r3, [r4, #12]
 8008768:	9903      	ldr	r1, [sp, #12]
 800876a:	1a5b      	subs	r3, r3, r1
 800876c:	42ab      	cmp	r3, r5
 800876e:	dcf2      	bgt.n	8008756 <_printf_i+0x21e>
 8008770:	e7eb      	b.n	800874a <_printf_i+0x212>
 8008772:	2500      	movs	r5, #0
 8008774:	f104 0619 	add.w	r6, r4, #25
 8008778:	e7f5      	b.n	8008766 <_printf_i+0x22e>
 800877a:	bf00      	nop
 800877c:	08029566 	.word	0x08029566
 8008780:	08029577 	.word	0x08029577

08008784 <_scanf_float>:
 8008784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008788:	b087      	sub	sp, #28
 800878a:	4617      	mov	r7, r2
 800878c:	9303      	str	r3, [sp, #12]
 800878e:	688b      	ldr	r3, [r1, #8]
 8008790:	1e5a      	subs	r2, r3, #1
 8008792:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008796:	bf83      	ittte	hi
 8008798:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800879c:	195b      	addhi	r3, r3, r5
 800879e:	9302      	strhi	r3, [sp, #8]
 80087a0:	2300      	movls	r3, #0
 80087a2:	bf86      	itte	hi
 80087a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80087a8:	608b      	strhi	r3, [r1, #8]
 80087aa:	9302      	strls	r3, [sp, #8]
 80087ac:	680b      	ldr	r3, [r1, #0]
 80087ae:	468b      	mov	fp, r1
 80087b0:	2500      	movs	r5, #0
 80087b2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80087b6:	f84b 3b1c 	str.w	r3, [fp], #28
 80087ba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80087be:	4680      	mov	r8, r0
 80087c0:	460c      	mov	r4, r1
 80087c2:	465e      	mov	r6, fp
 80087c4:	46aa      	mov	sl, r5
 80087c6:	46a9      	mov	r9, r5
 80087c8:	9501      	str	r5, [sp, #4]
 80087ca:	68a2      	ldr	r2, [r4, #8]
 80087cc:	b152      	cbz	r2, 80087e4 <_scanf_float+0x60>
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	2b4e      	cmp	r3, #78	; 0x4e
 80087d4:	d864      	bhi.n	80088a0 <_scanf_float+0x11c>
 80087d6:	2b40      	cmp	r3, #64	; 0x40
 80087d8:	d83c      	bhi.n	8008854 <_scanf_float+0xd0>
 80087da:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80087de:	b2c8      	uxtb	r0, r1
 80087e0:	280e      	cmp	r0, #14
 80087e2:	d93a      	bls.n	800885a <_scanf_float+0xd6>
 80087e4:	f1b9 0f00 	cmp.w	r9, #0
 80087e8:	d003      	beq.n	80087f2 <_scanf_float+0x6e>
 80087ea:	6823      	ldr	r3, [r4, #0]
 80087ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087f0:	6023      	str	r3, [r4, #0]
 80087f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087f6:	f1ba 0f01 	cmp.w	sl, #1
 80087fa:	f200 8113 	bhi.w	8008a24 <_scanf_float+0x2a0>
 80087fe:	455e      	cmp	r6, fp
 8008800:	f200 8105 	bhi.w	8008a0e <_scanf_float+0x28a>
 8008804:	2501      	movs	r5, #1
 8008806:	4628      	mov	r0, r5
 8008808:	b007      	add	sp, #28
 800880a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800880e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008812:	2a0d      	cmp	r2, #13
 8008814:	d8e6      	bhi.n	80087e4 <_scanf_float+0x60>
 8008816:	a101      	add	r1, pc, #4	; (adr r1, 800881c <_scanf_float+0x98>)
 8008818:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800881c:	0800895b 	.word	0x0800895b
 8008820:	080087e5 	.word	0x080087e5
 8008824:	080087e5 	.word	0x080087e5
 8008828:	080087e5 	.word	0x080087e5
 800882c:	080089bb 	.word	0x080089bb
 8008830:	08008993 	.word	0x08008993
 8008834:	080087e5 	.word	0x080087e5
 8008838:	080087e5 	.word	0x080087e5
 800883c:	08008969 	.word	0x08008969
 8008840:	080087e5 	.word	0x080087e5
 8008844:	080087e5 	.word	0x080087e5
 8008848:	080087e5 	.word	0x080087e5
 800884c:	080087e5 	.word	0x080087e5
 8008850:	08008921 	.word	0x08008921
 8008854:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008858:	e7db      	b.n	8008812 <_scanf_float+0x8e>
 800885a:	290e      	cmp	r1, #14
 800885c:	d8c2      	bhi.n	80087e4 <_scanf_float+0x60>
 800885e:	a001      	add	r0, pc, #4	; (adr r0, 8008864 <_scanf_float+0xe0>)
 8008860:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008864:	08008913 	.word	0x08008913
 8008868:	080087e5 	.word	0x080087e5
 800886c:	08008913 	.word	0x08008913
 8008870:	080089a7 	.word	0x080089a7
 8008874:	080087e5 	.word	0x080087e5
 8008878:	080088c1 	.word	0x080088c1
 800887c:	080088fd 	.word	0x080088fd
 8008880:	080088fd 	.word	0x080088fd
 8008884:	080088fd 	.word	0x080088fd
 8008888:	080088fd 	.word	0x080088fd
 800888c:	080088fd 	.word	0x080088fd
 8008890:	080088fd 	.word	0x080088fd
 8008894:	080088fd 	.word	0x080088fd
 8008898:	080088fd 	.word	0x080088fd
 800889c:	080088fd 	.word	0x080088fd
 80088a0:	2b6e      	cmp	r3, #110	; 0x6e
 80088a2:	d809      	bhi.n	80088b8 <_scanf_float+0x134>
 80088a4:	2b60      	cmp	r3, #96	; 0x60
 80088a6:	d8b2      	bhi.n	800880e <_scanf_float+0x8a>
 80088a8:	2b54      	cmp	r3, #84	; 0x54
 80088aa:	d077      	beq.n	800899c <_scanf_float+0x218>
 80088ac:	2b59      	cmp	r3, #89	; 0x59
 80088ae:	d199      	bne.n	80087e4 <_scanf_float+0x60>
 80088b0:	2d07      	cmp	r5, #7
 80088b2:	d197      	bne.n	80087e4 <_scanf_float+0x60>
 80088b4:	2508      	movs	r5, #8
 80088b6:	e029      	b.n	800890c <_scanf_float+0x188>
 80088b8:	2b74      	cmp	r3, #116	; 0x74
 80088ba:	d06f      	beq.n	800899c <_scanf_float+0x218>
 80088bc:	2b79      	cmp	r3, #121	; 0x79
 80088be:	e7f6      	b.n	80088ae <_scanf_float+0x12a>
 80088c0:	6821      	ldr	r1, [r4, #0]
 80088c2:	05c8      	lsls	r0, r1, #23
 80088c4:	d51a      	bpl.n	80088fc <_scanf_float+0x178>
 80088c6:	9b02      	ldr	r3, [sp, #8]
 80088c8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80088cc:	6021      	str	r1, [r4, #0]
 80088ce:	f109 0901 	add.w	r9, r9, #1
 80088d2:	b11b      	cbz	r3, 80088dc <_scanf_float+0x158>
 80088d4:	3b01      	subs	r3, #1
 80088d6:	3201      	adds	r2, #1
 80088d8:	9302      	str	r3, [sp, #8]
 80088da:	60a2      	str	r2, [r4, #8]
 80088dc:	68a3      	ldr	r3, [r4, #8]
 80088de:	3b01      	subs	r3, #1
 80088e0:	60a3      	str	r3, [r4, #8]
 80088e2:	6923      	ldr	r3, [r4, #16]
 80088e4:	3301      	adds	r3, #1
 80088e6:	6123      	str	r3, [r4, #16]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	3b01      	subs	r3, #1
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	607b      	str	r3, [r7, #4]
 80088f0:	f340 8084 	ble.w	80089fc <_scanf_float+0x278>
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	3301      	adds	r3, #1
 80088f8:	603b      	str	r3, [r7, #0]
 80088fa:	e766      	b.n	80087ca <_scanf_float+0x46>
 80088fc:	eb1a 0f05 	cmn.w	sl, r5
 8008900:	f47f af70 	bne.w	80087e4 <_scanf_float+0x60>
 8008904:	6822      	ldr	r2, [r4, #0]
 8008906:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800890a:	6022      	str	r2, [r4, #0]
 800890c:	f806 3b01 	strb.w	r3, [r6], #1
 8008910:	e7e4      	b.n	80088dc <_scanf_float+0x158>
 8008912:	6822      	ldr	r2, [r4, #0]
 8008914:	0610      	lsls	r0, r2, #24
 8008916:	f57f af65 	bpl.w	80087e4 <_scanf_float+0x60>
 800891a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800891e:	e7f4      	b.n	800890a <_scanf_float+0x186>
 8008920:	f1ba 0f00 	cmp.w	sl, #0
 8008924:	d10e      	bne.n	8008944 <_scanf_float+0x1c0>
 8008926:	f1b9 0f00 	cmp.w	r9, #0
 800892a:	d10e      	bne.n	800894a <_scanf_float+0x1c6>
 800892c:	6822      	ldr	r2, [r4, #0]
 800892e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008932:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008936:	d108      	bne.n	800894a <_scanf_float+0x1c6>
 8008938:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800893c:	6022      	str	r2, [r4, #0]
 800893e:	f04f 0a01 	mov.w	sl, #1
 8008942:	e7e3      	b.n	800890c <_scanf_float+0x188>
 8008944:	f1ba 0f02 	cmp.w	sl, #2
 8008948:	d055      	beq.n	80089f6 <_scanf_float+0x272>
 800894a:	2d01      	cmp	r5, #1
 800894c:	d002      	beq.n	8008954 <_scanf_float+0x1d0>
 800894e:	2d04      	cmp	r5, #4
 8008950:	f47f af48 	bne.w	80087e4 <_scanf_float+0x60>
 8008954:	3501      	adds	r5, #1
 8008956:	b2ed      	uxtb	r5, r5
 8008958:	e7d8      	b.n	800890c <_scanf_float+0x188>
 800895a:	f1ba 0f01 	cmp.w	sl, #1
 800895e:	f47f af41 	bne.w	80087e4 <_scanf_float+0x60>
 8008962:	f04f 0a02 	mov.w	sl, #2
 8008966:	e7d1      	b.n	800890c <_scanf_float+0x188>
 8008968:	b97d      	cbnz	r5, 800898a <_scanf_float+0x206>
 800896a:	f1b9 0f00 	cmp.w	r9, #0
 800896e:	f47f af3c 	bne.w	80087ea <_scanf_float+0x66>
 8008972:	6822      	ldr	r2, [r4, #0]
 8008974:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008978:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800897c:	f47f af39 	bne.w	80087f2 <_scanf_float+0x6e>
 8008980:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008984:	6022      	str	r2, [r4, #0]
 8008986:	2501      	movs	r5, #1
 8008988:	e7c0      	b.n	800890c <_scanf_float+0x188>
 800898a:	2d03      	cmp	r5, #3
 800898c:	d0e2      	beq.n	8008954 <_scanf_float+0x1d0>
 800898e:	2d05      	cmp	r5, #5
 8008990:	e7de      	b.n	8008950 <_scanf_float+0x1cc>
 8008992:	2d02      	cmp	r5, #2
 8008994:	f47f af26 	bne.w	80087e4 <_scanf_float+0x60>
 8008998:	2503      	movs	r5, #3
 800899a:	e7b7      	b.n	800890c <_scanf_float+0x188>
 800899c:	2d06      	cmp	r5, #6
 800899e:	f47f af21 	bne.w	80087e4 <_scanf_float+0x60>
 80089a2:	2507      	movs	r5, #7
 80089a4:	e7b2      	b.n	800890c <_scanf_float+0x188>
 80089a6:	6822      	ldr	r2, [r4, #0]
 80089a8:	0591      	lsls	r1, r2, #22
 80089aa:	f57f af1b 	bpl.w	80087e4 <_scanf_float+0x60>
 80089ae:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80089b2:	6022      	str	r2, [r4, #0]
 80089b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80089b8:	e7a8      	b.n	800890c <_scanf_float+0x188>
 80089ba:	6822      	ldr	r2, [r4, #0]
 80089bc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80089c0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80089c4:	d006      	beq.n	80089d4 <_scanf_float+0x250>
 80089c6:	0550      	lsls	r0, r2, #21
 80089c8:	f57f af0c 	bpl.w	80087e4 <_scanf_float+0x60>
 80089cc:	f1b9 0f00 	cmp.w	r9, #0
 80089d0:	f43f af0f 	beq.w	80087f2 <_scanf_float+0x6e>
 80089d4:	0591      	lsls	r1, r2, #22
 80089d6:	bf58      	it	pl
 80089d8:	9901      	ldrpl	r1, [sp, #4]
 80089da:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80089de:	bf58      	it	pl
 80089e0:	eba9 0101 	subpl.w	r1, r9, r1
 80089e4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80089e8:	bf58      	it	pl
 80089ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80089ee:	6022      	str	r2, [r4, #0]
 80089f0:	f04f 0900 	mov.w	r9, #0
 80089f4:	e78a      	b.n	800890c <_scanf_float+0x188>
 80089f6:	f04f 0a03 	mov.w	sl, #3
 80089fa:	e787      	b.n	800890c <_scanf_float+0x188>
 80089fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008a00:	4639      	mov	r1, r7
 8008a02:	4640      	mov	r0, r8
 8008a04:	4798      	blx	r3
 8008a06:	2800      	cmp	r0, #0
 8008a08:	f43f aedf 	beq.w	80087ca <_scanf_float+0x46>
 8008a0c:	e6ea      	b.n	80087e4 <_scanf_float+0x60>
 8008a0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a16:	463a      	mov	r2, r7
 8008a18:	4640      	mov	r0, r8
 8008a1a:	4798      	blx	r3
 8008a1c:	6923      	ldr	r3, [r4, #16]
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	6123      	str	r3, [r4, #16]
 8008a22:	e6ec      	b.n	80087fe <_scanf_float+0x7a>
 8008a24:	1e6b      	subs	r3, r5, #1
 8008a26:	2b06      	cmp	r3, #6
 8008a28:	d825      	bhi.n	8008a76 <_scanf_float+0x2f2>
 8008a2a:	2d02      	cmp	r5, #2
 8008a2c:	d836      	bhi.n	8008a9c <_scanf_float+0x318>
 8008a2e:	455e      	cmp	r6, fp
 8008a30:	f67f aee8 	bls.w	8008804 <_scanf_float+0x80>
 8008a34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a38:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a3c:	463a      	mov	r2, r7
 8008a3e:	4640      	mov	r0, r8
 8008a40:	4798      	blx	r3
 8008a42:	6923      	ldr	r3, [r4, #16]
 8008a44:	3b01      	subs	r3, #1
 8008a46:	6123      	str	r3, [r4, #16]
 8008a48:	e7f1      	b.n	8008a2e <_scanf_float+0x2aa>
 8008a4a:	9802      	ldr	r0, [sp, #8]
 8008a4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a50:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008a54:	9002      	str	r0, [sp, #8]
 8008a56:	463a      	mov	r2, r7
 8008a58:	4640      	mov	r0, r8
 8008a5a:	4798      	blx	r3
 8008a5c:	6923      	ldr	r3, [r4, #16]
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	6123      	str	r3, [r4, #16]
 8008a62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a66:	fa5f fa8a 	uxtb.w	sl, sl
 8008a6a:	f1ba 0f02 	cmp.w	sl, #2
 8008a6e:	d1ec      	bne.n	8008a4a <_scanf_float+0x2c6>
 8008a70:	3d03      	subs	r5, #3
 8008a72:	b2ed      	uxtb	r5, r5
 8008a74:	1b76      	subs	r6, r6, r5
 8008a76:	6823      	ldr	r3, [r4, #0]
 8008a78:	05da      	lsls	r2, r3, #23
 8008a7a:	d52f      	bpl.n	8008adc <_scanf_float+0x358>
 8008a7c:	055b      	lsls	r3, r3, #21
 8008a7e:	d510      	bpl.n	8008aa2 <_scanf_float+0x31e>
 8008a80:	455e      	cmp	r6, fp
 8008a82:	f67f aebf 	bls.w	8008804 <_scanf_float+0x80>
 8008a86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008a8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a8e:	463a      	mov	r2, r7
 8008a90:	4640      	mov	r0, r8
 8008a92:	4798      	blx	r3
 8008a94:	6923      	ldr	r3, [r4, #16]
 8008a96:	3b01      	subs	r3, #1
 8008a98:	6123      	str	r3, [r4, #16]
 8008a9a:	e7f1      	b.n	8008a80 <_scanf_float+0x2fc>
 8008a9c:	46aa      	mov	sl, r5
 8008a9e:	9602      	str	r6, [sp, #8]
 8008aa0:	e7df      	b.n	8008a62 <_scanf_float+0x2de>
 8008aa2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008aa6:	6923      	ldr	r3, [r4, #16]
 8008aa8:	2965      	cmp	r1, #101	; 0x65
 8008aaa:	f103 33ff 	add.w	r3, r3, #4294967295
 8008aae:	f106 35ff 	add.w	r5, r6, #4294967295
 8008ab2:	6123      	str	r3, [r4, #16]
 8008ab4:	d00c      	beq.n	8008ad0 <_scanf_float+0x34c>
 8008ab6:	2945      	cmp	r1, #69	; 0x45
 8008ab8:	d00a      	beq.n	8008ad0 <_scanf_float+0x34c>
 8008aba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008abe:	463a      	mov	r2, r7
 8008ac0:	4640      	mov	r0, r8
 8008ac2:	4798      	blx	r3
 8008ac4:	6923      	ldr	r3, [r4, #16]
 8008ac6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008aca:	3b01      	subs	r3, #1
 8008acc:	1eb5      	subs	r5, r6, #2
 8008ace:	6123      	str	r3, [r4, #16]
 8008ad0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ad4:	463a      	mov	r2, r7
 8008ad6:	4640      	mov	r0, r8
 8008ad8:	4798      	blx	r3
 8008ada:	462e      	mov	r6, r5
 8008adc:	6825      	ldr	r5, [r4, #0]
 8008ade:	f015 0510 	ands.w	r5, r5, #16
 8008ae2:	d159      	bne.n	8008b98 <_scanf_float+0x414>
 8008ae4:	7035      	strb	r5, [r6, #0]
 8008ae6:	6823      	ldr	r3, [r4, #0]
 8008ae8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008aec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008af0:	d11b      	bne.n	8008b2a <_scanf_float+0x3a6>
 8008af2:	9b01      	ldr	r3, [sp, #4]
 8008af4:	454b      	cmp	r3, r9
 8008af6:	eba3 0209 	sub.w	r2, r3, r9
 8008afa:	d123      	bne.n	8008b44 <_scanf_float+0x3c0>
 8008afc:	2200      	movs	r2, #0
 8008afe:	4659      	mov	r1, fp
 8008b00:	4640      	mov	r0, r8
 8008b02:	f000 ff57 	bl	80099b4 <_strtod_r>
 8008b06:	6822      	ldr	r2, [r4, #0]
 8008b08:	9b03      	ldr	r3, [sp, #12]
 8008b0a:	f012 0f02 	tst.w	r2, #2
 8008b0e:	ec57 6b10 	vmov	r6, r7, d0
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	d021      	beq.n	8008b5a <_scanf_float+0x3d6>
 8008b16:	9903      	ldr	r1, [sp, #12]
 8008b18:	1d1a      	adds	r2, r3, #4
 8008b1a:	600a      	str	r2, [r1, #0]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	e9c3 6700 	strd	r6, r7, [r3]
 8008b22:	68e3      	ldr	r3, [r4, #12]
 8008b24:	3301      	adds	r3, #1
 8008b26:	60e3      	str	r3, [r4, #12]
 8008b28:	e66d      	b.n	8008806 <_scanf_float+0x82>
 8008b2a:	9b04      	ldr	r3, [sp, #16]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d0e5      	beq.n	8008afc <_scanf_float+0x378>
 8008b30:	9905      	ldr	r1, [sp, #20]
 8008b32:	230a      	movs	r3, #10
 8008b34:	462a      	mov	r2, r5
 8008b36:	3101      	adds	r1, #1
 8008b38:	4640      	mov	r0, r8
 8008b3a:	f000 ffc3 	bl	8009ac4 <_strtol_r>
 8008b3e:	9b04      	ldr	r3, [sp, #16]
 8008b40:	9e05      	ldr	r6, [sp, #20]
 8008b42:	1ac2      	subs	r2, r0, r3
 8008b44:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008b48:	429e      	cmp	r6, r3
 8008b4a:	bf28      	it	cs
 8008b4c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008b50:	4912      	ldr	r1, [pc, #72]	; (8008b9c <_scanf_float+0x418>)
 8008b52:	4630      	mov	r0, r6
 8008b54:	f000 f8a6 	bl	8008ca4 <siprintf>
 8008b58:	e7d0      	b.n	8008afc <_scanf_float+0x378>
 8008b5a:	9903      	ldr	r1, [sp, #12]
 8008b5c:	f012 0f04 	tst.w	r2, #4
 8008b60:	f103 0204 	add.w	r2, r3, #4
 8008b64:	600a      	str	r2, [r1, #0]
 8008b66:	d1d9      	bne.n	8008b1c <_scanf_float+0x398>
 8008b68:	f8d3 8000 	ldr.w	r8, [r3]
 8008b6c:	ee10 2a10 	vmov	r2, s0
 8008b70:	ee10 0a10 	vmov	r0, s0
 8008b74:	463b      	mov	r3, r7
 8008b76:	4639      	mov	r1, r7
 8008b78:	f7f7 fff8 	bl	8000b6c <__aeabi_dcmpun>
 8008b7c:	b128      	cbz	r0, 8008b8a <_scanf_float+0x406>
 8008b7e:	4808      	ldr	r0, [pc, #32]	; (8008ba0 <_scanf_float+0x41c>)
 8008b80:	f000 f88a 	bl	8008c98 <nanf>
 8008b84:	ed88 0a00 	vstr	s0, [r8]
 8008b88:	e7cb      	b.n	8008b22 <_scanf_float+0x39e>
 8008b8a:	4630      	mov	r0, r6
 8008b8c:	4639      	mov	r1, r7
 8008b8e:	f7f8 f84b 	bl	8000c28 <__aeabi_d2f>
 8008b92:	f8c8 0000 	str.w	r0, [r8]
 8008b96:	e7c4      	b.n	8008b22 <_scanf_float+0x39e>
 8008b98:	2500      	movs	r5, #0
 8008b9a:	e634      	b.n	8008806 <_scanf_float+0x82>
 8008b9c:	08029588 	.word	0x08029588
 8008ba0:	08029990 	.word	0x08029990

08008ba4 <cleanup_glue>:
 8008ba4:	b538      	push	{r3, r4, r5, lr}
 8008ba6:	460c      	mov	r4, r1
 8008ba8:	6809      	ldr	r1, [r1, #0]
 8008baa:	4605      	mov	r5, r0
 8008bac:	b109      	cbz	r1, 8008bb2 <cleanup_glue+0xe>
 8008bae:	f7ff fff9 	bl	8008ba4 <cleanup_glue>
 8008bb2:	4621      	mov	r1, r4
 8008bb4:	4628      	mov	r0, r5
 8008bb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bba:	f002 bf69 	b.w	800ba90 <_free_r>
	...

08008bc0 <_reclaim_reent>:
 8008bc0:	4b2c      	ldr	r3, [pc, #176]	; (8008c74 <_reclaim_reent+0xb4>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4283      	cmp	r3, r0
 8008bc6:	b570      	push	{r4, r5, r6, lr}
 8008bc8:	4604      	mov	r4, r0
 8008bca:	d051      	beq.n	8008c70 <_reclaim_reent+0xb0>
 8008bcc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008bce:	b143      	cbz	r3, 8008be2 <_reclaim_reent+0x22>
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d14a      	bne.n	8008c6c <_reclaim_reent+0xac>
 8008bd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bd8:	6819      	ldr	r1, [r3, #0]
 8008bda:	b111      	cbz	r1, 8008be2 <_reclaim_reent+0x22>
 8008bdc:	4620      	mov	r0, r4
 8008bde:	f002 ff57 	bl	800ba90 <_free_r>
 8008be2:	6961      	ldr	r1, [r4, #20]
 8008be4:	b111      	cbz	r1, 8008bec <_reclaim_reent+0x2c>
 8008be6:	4620      	mov	r0, r4
 8008be8:	f002 ff52 	bl	800ba90 <_free_r>
 8008bec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008bee:	b111      	cbz	r1, 8008bf6 <_reclaim_reent+0x36>
 8008bf0:	4620      	mov	r0, r4
 8008bf2:	f002 ff4d 	bl	800ba90 <_free_r>
 8008bf6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008bf8:	b111      	cbz	r1, 8008c00 <_reclaim_reent+0x40>
 8008bfa:	4620      	mov	r0, r4
 8008bfc:	f002 ff48 	bl	800ba90 <_free_r>
 8008c00:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008c02:	b111      	cbz	r1, 8008c0a <_reclaim_reent+0x4a>
 8008c04:	4620      	mov	r0, r4
 8008c06:	f002 ff43 	bl	800ba90 <_free_r>
 8008c0a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008c0c:	b111      	cbz	r1, 8008c14 <_reclaim_reent+0x54>
 8008c0e:	4620      	mov	r0, r4
 8008c10:	f002 ff3e 	bl	800ba90 <_free_r>
 8008c14:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008c16:	b111      	cbz	r1, 8008c1e <_reclaim_reent+0x5e>
 8008c18:	4620      	mov	r0, r4
 8008c1a:	f002 ff39 	bl	800ba90 <_free_r>
 8008c1e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008c20:	b111      	cbz	r1, 8008c28 <_reclaim_reent+0x68>
 8008c22:	4620      	mov	r0, r4
 8008c24:	f002 ff34 	bl	800ba90 <_free_r>
 8008c28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c2a:	b111      	cbz	r1, 8008c32 <_reclaim_reent+0x72>
 8008c2c:	4620      	mov	r0, r4
 8008c2e:	f002 ff2f 	bl	800ba90 <_free_r>
 8008c32:	69a3      	ldr	r3, [r4, #24]
 8008c34:	b1e3      	cbz	r3, 8008c70 <_reclaim_reent+0xb0>
 8008c36:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008c38:	4620      	mov	r0, r4
 8008c3a:	4798      	blx	r3
 8008c3c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008c3e:	b1b9      	cbz	r1, 8008c70 <_reclaim_reent+0xb0>
 8008c40:	4620      	mov	r0, r4
 8008c42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008c46:	f7ff bfad 	b.w	8008ba4 <cleanup_glue>
 8008c4a:	5949      	ldr	r1, [r1, r5]
 8008c4c:	b941      	cbnz	r1, 8008c60 <_reclaim_reent+0xa0>
 8008c4e:	3504      	adds	r5, #4
 8008c50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c52:	2d80      	cmp	r5, #128	; 0x80
 8008c54:	68d9      	ldr	r1, [r3, #12]
 8008c56:	d1f8      	bne.n	8008c4a <_reclaim_reent+0x8a>
 8008c58:	4620      	mov	r0, r4
 8008c5a:	f002 ff19 	bl	800ba90 <_free_r>
 8008c5e:	e7ba      	b.n	8008bd6 <_reclaim_reent+0x16>
 8008c60:	680e      	ldr	r6, [r1, #0]
 8008c62:	4620      	mov	r0, r4
 8008c64:	f002 ff14 	bl	800ba90 <_free_r>
 8008c68:	4631      	mov	r1, r6
 8008c6a:	e7ef      	b.n	8008c4c <_reclaim_reent+0x8c>
 8008c6c:	2500      	movs	r5, #0
 8008c6e:	e7ef      	b.n	8008c50 <_reclaim_reent+0x90>
 8008c70:	bd70      	pop	{r4, r5, r6, pc}
 8008c72:	bf00      	nop
 8008c74:	20000010 	.word	0x20000010

08008c78 <_sbrk_r>:
 8008c78:	b538      	push	{r3, r4, r5, lr}
 8008c7a:	4d06      	ldr	r5, [pc, #24]	; (8008c94 <_sbrk_r+0x1c>)
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	4604      	mov	r4, r0
 8008c80:	4608      	mov	r0, r1
 8008c82:	602b      	str	r3, [r5, #0]
 8008c84:	f7f9 fb34 	bl	80022f0 <_sbrk>
 8008c88:	1c43      	adds	r3, r0, #1
 8008c8a:	d102      	bne.n	8008c92 <_sbrk_r+0x1a>
 8008c8c:	682b      	ldr	r3, [r5, #0]
 8008c8e:	b103      	cbz	r3, 8008c92 <_sbrk_r+0x1a>
 8008c90:	6023      	str	r3, [r4, #0]
 8008c92:	bd38      	pop	{r3, r4, r5, pc}
 8008c94:	2001024c 	.word	0x2001024c

08008c98 <nanf>:
 8008c98:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008ca0 <nanf+0x8>
 8008c9c:	4770      	bx	lr
 8008c9e:	bf00      	nop
 8008ca0:	7fc00000 	.word	0x7fc00000

08008ca4 <siprintf>:
 8008ca4:	b40e      	push	{r1, r2, r3}
 8008ca6:	b500      	push	{lr}
 8008ca8:	b09c      	sub	sp, #112	; 0x70
 8008caa:	ab1d      	add	r3, sp, #116	; 0x74
 8008cac:	9002      	str	r0, [sp, #8]
 8008cae:	9006      	str	r0, [sp, #24]
 8008cb0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008cb4:	4809      	ldr	r0, [pc, #36]	; (8008cdc <siprintf+0x38>)
 8008cb6:	9107      	str	r1, [sp, #28]
 8008cb8:	9104      	str	r1, [sp, #16]
 8008cba:	4909      	ldr	r1, [pc, #36]	; (8008ce0 <siprintf+0x3c>)
 8008cbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cc0:	9105      	str	r1, [sp, #20]
 8008cc2:	6800      	ldr	r0, [r0, #0]
 8008cc4:	9301      	str	r3, [sp, #4]
 8008cc6:	a902      	add	r1, sp, #8
 8008cc8:	f002 ff8a 	bl	800bbe0 <_svfiprintf_r>
 8008ccc:	9b02      	ldr	r3, [sp, #8]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	701a      	strb	r2, [r3, #0]
 8008cd2:	b01c      	add	sp, #112	; 0x70
 8008cd4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008cd8:	b003      	add	sp, #12
 8008cda:	4770      	bx	lr
 8008cdc:	20000010 	.word	0x20000010
 8008ce0:	ffff0208 	.word	0xffff0208

08008ce4 <__sread>:
 8008ce4:	b510      	push	{r4, lr}
 8008ce6:	460c      	mov	r4, r1
 8008ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cec:	f003 f878 	bl	800bde0 <_read_r>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	bfab      	itete	ge
 8008cf4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008cf6:	89a3      	ldrhlt	r3, [r4, #12]
 8008cf8:	181b      	addge	r3, r3, r0
 8008cfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008cfe:	bfac      	ite	ge
 8008d00:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d02:	81a3      	strhlt	r3, [r4, #12]
 8008d04:	bd10      	pop	{r4, pc}

08008d06 <__swrite>:
 8008d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d0a:	461f      	mov	r7, r3
 8008d0c:	898b      	ldrh	r3, [r1, #12]
 8008d0e:	05db      	lsls	r3, r3, #23
 8008d10:	4605      	mov	r5, r0
 8008d12:	460c      	mov	r4, r1
 8008d14:	4616      	mov	r6, r2
 8008d16:	d505      	bpl.n	8008d24 <__swrite+0x1e>
 8008d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	2200      	movs	r2, #0
 8008d20:	f002 f9a6 	bl	800b070 <_lseek_r>
 8008d24:	89a3      	ldrh	r3, [r4, #12]
 8008d26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008d2e:	81a3      	strh	r3, [r4, #12]
 8008d30:	4632      	mov	r2, r6
 8008d32:	463b      	mov	r3, r7
 8008d34:	4628      	mov	r0, r5
 8008d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d3a:	f000 bec5 	b.w	8009ac8 <_write_r>

08008d3e <__sseek>:
 8008d3e:	b510      	push	{r4, lr}
 8008d40:	460c      	mov	r4, r1
 8008d42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d46:	f002 f993 	bl	800b070 <_lseek_r>
 8008d4a:	1c43      	adds	r3, r0, #1
 8008d4c:	89a3      	ldrh	r3, [r4, #12]
 8008d4e:	bf15      	itete	ne
 8008d50:	6560      	strne	r0, [r4, #84]	; 0x54
 8008d52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008d56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008d5a:	81a3      	strheq	r3, [r4, #12]
 8008d5c:	bf18      	it	ne
 8008d5e:	81a3      	strhne	r3, [r4, #12]
 8008d60:	bd10      	pop	{r4, pc}

08008d62 <__sclose>:
 8008d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d66:	f000 bec1 	b.w	8009aec <_close_r>

08008d6a <sulp>:
 8008d6a:	b570      	push	{r4, r5, r6, lr}
 8008d6c:	4604      	mov	r4, r0
 8008d6e:	460d      	mov	r5, r1
 8008d70:	ec45 4b10 	vmov	d0, r4, r5
 8008d74:	4616      	mov	r6, r2
 8008d76:	f002 fd25 	bl	800b7c4 <__ulp>
 8008d7a:	ec51 0b10 	vmov	r0, r1, d0
 8008d7e:	b17e      	cbz	r6, 8008da0 <sulp+0x36>
 8008d80:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008d84:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	dd09      	ble.n	8008da0 <sulp+0x36>
 8008d8c:	051b      	lsls	r3, r3, #20
 8008d8e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008d92:	2400      	movs	r4, #0
 8008d94:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008d98:	4622      	mov	r2, r4
 8008d9a:	462b      	mov	r3, r5
 8008d9c:	f7f7 fc4c 	bl	8000638 <__aeabi_dmul>
 8008da0:	bd70      	pop	{r4, r5, r6, pc}
 8008da2:	0000      	movs	r0, r0
 8008da4:	0000      	movs	r0, r0
	...

08008da8 <_strtod_l>:
 8008da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dac:	ed2d 8b02 	vpush	{d8}
 8008db0:	b09d      	sub	sp, #116	; 0x74
 8008db2:	461f      	mov	r7, r3
 8008db4:	2300      	movs	r3, #0
 8008db6:	9318      	str	r3, [sp, #96]	; 0x60
 8008db8:	4ba2      	ldr	r3, [pc, #648]	; (8009044 <_strtod_l+0x29c>)
 8008dba:	9213      	str	r2, [sp, #76]	; 0x4c
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	9305      	str	r3, [sp, #20]
 8008dc0:	4604      	mov	r4, r0
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	4688      	mov	r8, r1
 8008dc6:	f7f7 fa23 	bl	8000210 <strlen>
 8008dca:	f04f 0a00 	mov.w	sl, #0
 8008dce:	4605      	mov	r5, r0
 8008dd0:	f04f 0b00 	mov.w	fp, #0
 8008dd4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008dd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008dda:	781a      	ldrb	r2, [r3, #0]
 8008ddc:	2a2b      	cmp	r2, #43	; 0x2b
 8008dde:	d04e      	beq.n	8008e7e <_strtod_l+0xd6>
 8008de0:	d83b      	bhi.n	8008e5a <_strtod_l+0xb2>
 8008de2:	2a0d      	cmp	r2, #13
 8008de4:	d834      	bhi.n	8008e50 <_strtod_l+0xa8>
 8008de6:	2a08      	cmp	r2, #8
 8008de8:	d834      	bhi.n	8008e54 <_strtod_l+0xac>
 8008dea:	2a00      	cmp	r2, #0
 8008dec:	d03e      	beq.n	8008e6c <_strtod_l+0xc4>
 8008dee:	2300      	movs	r3, #0
 8008df0:	930a      	str	r3, [sp, #40]	; 0x28
 8008df2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008df4:	7833      	ldrb	r3, [r6, #0]
 8008df6:	2b30      	cmp	r3, #48	; 0x30
 8008df8:	f040 80b0 	bne.w	8008f5c <_strtod_l+0x1b4>
 8008dfc:	7873      	ldrb	r3, [r6, #1]
 8008dfe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008e02:	2b58      	cmp	r3, #88	; 0x58
 8008e04:	d168      	bne.n	8008ed8 <_strtod_l+0x130>
 8008e06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e08:	9301      	str	r3, [sp, #4]
 8008e0a:	ab18      	add	r3, sp, #96	; 0x60
 8008e0c:	9702      	str	r7, [sp, #8]
 8008e0e:	9300      	str	r3, [sp, #0]
 8008e10:	4a8d      	ldr	r2, [pc, #564]	; (8009048 <_strtod_l+0x2a0>)
 8008e12:	ab19      	add	r3, sp, #100	; 0x64
 8008e14:	a917      	add	r1, sp, #92	; 0x5c
 8008e16:	4620      	mov	r0, r4
 8008e18:	f001 fe1e 	bl	800aa58 <__gethex>
 8008e1c:	f010 0707 	ands.w	r7, r0, #7
 8008e20:	4605      	mov	r5, r0
 8008e22:	d005      	beq.n	8008e30 <_strtod_l+0x88>
 8008e24:	2f06      	cmp	r7, #6
 8008e26:	d12c      	bne.n	8008e82 <_strtod_l+0xda>
 8008e28:	3601      	adds	r6, #1
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	9617      	str	r6, [sp, #92]	; 0x5c
 8008e2e:	930a      	str	r3, [sp, #40]	; 0x28
 8008e30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	f040 8590 	bne.w	8009958 <_strtod_l+0xbb0>
 8008e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e3a:	b1eb      	cbz	r3, 8008e78 <_strtod_l+0xd0>
 8008e3c:	4652      	mov	r2, sl
 8008e3e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008e42:	ec43 2b10 	vmov	d0, r2, r3
 8008e46:	b01d      	add	sp, #116	; 0x74
 8008e48:	ecbd 8b02 	vpop	{d8}
 8008e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e50:	2a20      	cmp	r2, #32
 8008e52:	d1cc      	bne.n	8008dee <_strtod_l+0x46>
 8008e54:	3301      	adds	r3, #1
 8008e56:	9317      	str	r3, [sp, #92]	; 0x5c
 8008e58:	e7be      	b.n	8008dd8 <_strtod_l+0x30>
 8008e5a:	2a2d      	cmp	r2, #45	; 0x2d
 8008e5c:	d1c7      	bne.n	8008dee <_strtod_l+0x46>
 8008e5e:	2201      	movs	r2, #1
 8008e60:	920a      	str	r2, [sp, #40]	; 0x28
 8008e62:	1c5a      	adds	r2, r3, #1
 8008e64:	9217      	str	r2, [sp, #92]	; 0x5c
 8008e66:	785b      	ldrb	r3, [r3, #1]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d1c2      	bne.n	8008df2 <_strtod_l+0x4a>
 8008e6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008e6e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	f040 856e 	bne.w	8009954 <_strtod_l+0xbac>
 8008e78:	4652      	mov	r2, sl
 8008e7a:	465b      	mov	r3, fp
 8008e7c:	e7e1      	b.n	8008e42 <_strtod_l+0x9a>
 8008e7e:	2200      	movs	r2, #0
 8008e80:	e7ee      	b.n	8008e60 <_strtod_l+0xb8>
 8008e82:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008e84:	b13a      	cbz	r2, 8008e96 <_strtod_l+0xee>
 8008e86:	2135      	movs	r1, #53	; 0x35
 8008e88:	a81a      	add	r0, sp, #104	; 0x68
 8008e8a:	f002 fda6 	bl	800b9da <__copybits>
 8008e8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008e90:	4620      	mov	r0, r4
 8008e92:	f002 f965 	bl	800b160 <_Bfree>
 8008e96:	3f01      	subs	r7, #1
 8008e98:	2f04      	cmp	r7, #4
 8008e9a:	d806      	bhi.n	8008eaa <_strtod_l+0x102>
 8008e9c:	e8df f007 	tbb	[pc, r7]
 8008ea0:	1714030a 	.word	0x1714030a
 8008ea4:	0a          	.byte	0x0a
 8008ea5:	00          	.byte	0x00
 8008ea6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008eaa:	0728      	lsls	r0, r5, #28
 8008eac:	d5c0      	bpl.n	8008e30 <_strtod_l+0x88>
 8008eae:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008eb2:	e7bd      	b.n	8008e30 <_strtod_l+0x88>
 8008eb4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008eb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008eba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008ebe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008ec2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008ec6:	e7f0      	b.n	8008eaa <_strtod_l+0x102>
 8008ec8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800904c <_strtod_l+0x2a4>
 8008ecc:	e7ed      	b.n	8008eaa <_strtod_l+0x102>
 8008ece:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008ed2:	f04f 3aff 	mov.w	sl, #4294967295
 8008ed6:	e7e8      	b.n	8008eaa <_strtod_l+0x102>
 8008ed8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008eda:	1c5a      	adds	r2, r3, #1
 8008edc:	9217      	str	r2, [sp, #92]	; 0x5c
 8008ede:	785b      	ldrb	r3, [r3, #1]
 8008ee0:	2b30      	cmp	r3, #48	; 0x30
 8008ee2:	d0f9      	beq.n	8008ed8 <_strtod_l+0x130>
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d0a3      	beq.n	8008e30 <_strtod_l+0x88>
 8008ee8:	2301      	movs	r3, #1
 8008eea:	f04f 0900 	mov.w	r9, #0
 8008eee:	9304      	str	r3, [sp, #16]
 8008ef0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008ef2:	9308      	str	r3, [sp, #32]
 8008ef4:	f8cd 901c 	str.w	r9, [sp, #28]
 8008ef8:	464f      	mov	r7, r9
 8008efa:	220a      	movs	r2, #10
 8008efc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008efe:	7806      	ldrb	r6, [r0, #0]
 8008f00:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008f04:	b2d9      	uxtb	r1, r3
 8008f06:	2909      	cmp	r1, #9
 8008f08:	d92a      	bls.n	8008f60 <_strtod_l+0x1b8>
 8008f0a:	9905      	ldr	r1, [sp, #20]
 8008f0c:	462a      	mov	r2, r5
 8008f0e:	f002 ff83 	bl	800be18 <strncmp>
 8008f12:	b398      	cbz	r0, 8008f7c <_strtod_l+0x1d4>
 8008f14:	2000      	movs	r0, #0
 8008f16:	4632      	mov	r2, r6
 8008f18:	463d      	mov	r5, r7
 8008f1a:	9005      	str	r0, [sp, #20]
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2a65      	cmp	r2, #101	; 0x65
 8008f20:	d001      	beq.n	8008f26 <_strtod_l+0x17e>
 8008f22:	2a45      	cmp	r2, #69	; 0x45
 8008f24:	d118      	bne.n	8008f58 <_strtod_l+0x1b0>
 8008f26:	b91d      	cbnz	r5, 8008f30 <_strtod_l+0x188>
 8008f28:	9a04      	ldr	r2, [sp, #16]
 8008f2a:	4302      	orrs	r2, r0
 8008f2c:	d09e      	beq.n	8008e6c <_strtod_l+0xc4>
 8008f2e:	2500      	movs	r5, #0
 8008f30:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008f34:	f108 0201 	add.w	r2, r8, #1
 8008f38:	9217      	str	r2, [sp, #92]	; 0x5c
 8008f3a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8008f3e:	2a2b      	cmp	r2, #43	; 0x2b
 8008f40:	d075      	beq.n	800902e <_strtod_l+0x286>
 8008f42:	2a2d      	cmp	r2, #45	; 0x2d
 8008f44:	d07b      	beq.n	800903e <_strtod_l+0x296>
 8008f46:	f04f 0c00 	mov.w	ip, #0
 8008f4a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008f4e:	2909      	cmp	r1, #9
 8008f50:	f240 8082 	bls.w	8009058 <_strtod_l+0x2b0>
 8008f54:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008f58:	2600      	movs	r6, #0
 8008f5a:	e09d      	b.n	8009098 <_strtod_l+0x2f0>
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	e7c4      	b.n	8008eea <_strtod_l+0x142>
 8008f60:	2f08      	cmp	r7, #8
 8008f62:	bfd8      	it	le
 8008f64:	9907      	ldrle	r1, [sp, #28]
 8008f66:	f100 0001 	add.w	r0, r0, #1
 8008f6a:	bfda      	itte	le
 8008f6c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008f70:	9307      	strle	r3, [sp, #28]
 8008f72:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008f76:	3701      	adds	r7, #1
 8008f78:	9017      	str	r0, [sp, #92]	; 0x5c
 8008f7a:	e7bf      	b.n	8008efc <_strtod_l+0x154>
 8008f7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f7e:	195a      	adds	r2, r3, r5
 8008f80:	9217      	str	r2, [sp, #92]	; 0x5c
 8008f82:	5d5a      	ldrb	r2, [r3, r5]
 8008f84:	2f00      	cmp	r7, #0
 8008f86:	d037      	beq.n	8008ff8 <_strtod_l+0x250>
 8008f88:	9005      	str	r0, [sp, #20]
 8008f8a:	463d      	mov	r5, r7
 8008f8c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008f90:	2b09      	cmp	r3, #9
 8008f92:	d912      	bls.n	8008fba <_strtod_l+0x212>
 8008f94:	2301      	movs	r3, #1
 8008f96:	e7c2      	b.n	8008f1e <_strtod_l+0x176>
 8008f98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f9a:	1c5a      	adds	r2, r3, #1
 8008f9c:	9217      	str	r2, [sp, #92]	; 0x5c
 8008f9e:	785a      	ldrb	r2, [r3, #1]
 8008fa0:	3001      	adds	r0, #1
 8008fa2:	2a30      	cmp	r2, #48	; 0x30
 8008fa4:	d0f8      	beq.n	8008f98 <_strtod_l+0x1f0>
 8008fa6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008faa:	2b08      	cmp	r3, #8
 8008fac:	f200 84d9 	bhi.w	8009962 <_strtod_l+0xbba>
 8008fb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008fb2:	9005      	str	r0, [sp, #20]
 8008fb4:	2000      	movs	r0, #0
 8008fb6:	9308      	str	r3, [sp, #32]
 8008fb8:	4605      	mov	r5, r0
 8008fba:	3a30      	subs	r2, #48	; 0x30
 8008fbc:	f100 0301 	add.w	r3, r0, #1
 8008fc0:	d014      	beq.n	8008fec <_strtod_l+0x244>
 8008fc2:	9905      	ldr	r1, [sp, #20]
 8008fc4:	4419      	add	r1, r3
 8008fc6:	9105      	str	r1, [sp, #20]
 8008fc8:	462b      	mov	r3, r5
 8008fca:	eb00 0e05 	add.w	lr, r0, r5
 8008fce:	210a      	movs	r1, #10
 8008fd0:	4573      	cmp	r3, lr
 8008fd2:	d113      	bne.n	8008ffc <_strtod_l+0x254>
 8008fd4:	182b      	adds	r3, r5, r0
 8008fd6:	2b08      	cmp	r3, #8
 8008fd8:	f105 0501 	add.w	r5, r5, #1
 8008fdc:	4405      	add	r5, r0
 8008fde:	dc1c      	bgt.n	800901a <_strtod_l+0x272>
 8008fe0:	9907      	ldr	r1, [sp, #28]
 8008fe2:	230a      	movs	r3, #10
 8008fe4:	fb03 2301 	mla	r3, r3, r1, r2
 8008fe8:	9307      	str	r3, [sp, #28]
 8008fea:	2300      	movs	r3, #0
 8008fec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008fee:	1c51      	adds	r1, r2, #1
 8008ff0:	9117      	str	r1, [sp, #92]	; 0x5c
 8008ff2:	7852      	ldrb	r2, [r2, #1]
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	e7c9      	b.n	8008f8c <_strtod_l+0x1e4>
 8008ff8:	4638      	mov	r0, r7
 8008ffa:	e7d2      	b.n	8008fa2 <_strtod_l+0x1fa>
 8008ffc:	2b08      	cmp	r3, #8
 8008ffe:	dc04      	bgt.n	800900a <_strtod_l+0x262>
 8009000:	9e07      	ldr	r6, [sp, #28]
 8009002:	434e      	muls	r6, r1
 8009004:	9607      	str	r6, [sp, #28]
 8009006:	3301      	adds	r3, #1
 8009008:	e7e2      	b.n	8008fd0 <_strtod_l+0x228>
 800900a:	f103 0c01 	add.w	ip, r3, #1
 800900e:	f1bc 0f10 	cmp.w	ip, #16
 8009012:	bfd8      	it	le
 8009014:	fb01 f909 	mulle.w	r9, r1, r9
 8009018:	e7f5      	b.n	8009006 <_strtod_l+0x25e>
 800901a:	2d10      	cmp	r5, #16
 800901c:	bfdc      	itt	le
 800901e:	230a      	movle	r3, #10
 8009020:	fb03 2909 	mlale	r9, r3, r9, r2
 8009024:	e7e1      	b.n	8008fea <_strtod_l+0x242>
 8009026:	2300      	movs	r3, #0
 8009028:	9305      	str	r3, [sp, #20]
 800902a:	2301      	movs	r3, #1
 800902c:	e77c      	b.n	8008f28 <_strtod_l+0x180>
 800902e:	f04f 0c00 	mov.w	ip, #0
 8009032:	f108 0202 	add.w	r2, r8, #2
 8009036:	9217      	str	r2, [sp, #92]	; 0x5c
 8009038:	f898 2002 	ldrb.w	r2, [r8, #2]
 800903c:	e785      	b.n	8008f4a <_strtod_l+0x1a2>
 800903e:	f04f 0c01 	mov.w	ip, #1
 8009042:	e7f6      	b.n	8009032 <_strtod_l+0x28a>
 8009044:	080297d8 	.word	0x080297d8
 8009048:	08029590 	.word	0x08029590
 800904c:	7ff00000 	.word	0x7ff00000
 8009050:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009052:	1c51      	adds	r1, r2, #1
 8009054:	9117      	str	r1, [sp, #92]	; 0x5c
 8009056:	7852      	ldrb	r2, [r2, #1]
 8009058:	2a30      	cmp	r2, #48	; 0x30
 800905a:	d0f9      	beq.n	8009050 <_strtod_l+0x2a8>
 800905c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009060:	2908      	cmp	r1, #8
 8009062:	f63f af79 	bhi.w	8008f58 <_strtod_l+0x1b0>
 8009066:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800906a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800906c:	9206      	str	r2, [sp, #24]
 800906e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009070:	1c51      	adds	r1, r2, #1
 8009072:	9117      	str	r1, [sp, #92]	; 0x5c
 8009074:	7852      	ldrb	r2, [r2, #1]
 8009076:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800907a:	2e09      	cmp	r6, #9
 800907c:	d937      	bls.n	80090ee <_strtod_l+0x346>
 800907e:	9e06      	ldr	r6, [sp, #24]
 8009080:	1b89      	subs	r1, r1, r6
 8009082:	2908      	cmp	r1, #8
 8009084:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009088:	dc02      	bgt.n	8009090 <_strtod_l+0x2e8>
 800908a:	4576      	cmp	r6, lr
 800908c:	bfa8      	it	ge
 800908e:	4676      	movge	r6, lr
 8009090:	f1bc 0f00 	cmp.w	ip, #0
 8009094:	d000      	beq.n	8009098 <_strtod_l+0x2f0>
 8009096:	4276      	negs	r6, r6
 8009098:	2d00      	cmp	r5, #0
 800909a:	d14d      	bne.n	8009138 <_strtod_l+0x390>
 800909c:	9904      	ldr	r1, [sp, #16]
 800909e:	4301      	orrs	r1, r0
 80090a0:	f47f aec6 	bne.w	8008e30 <_strtod_l+0x88>
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	f47f aee1 	bne.w	8008e6c <_strtod_l+0xc4>
 80090aa:	2a69      	cmp	r2, #105	; 0x69
 80090ac:	d027      	beq.n	80090fe <_strtod_l+0x356>
 80090ae:	dc24      	bgt.n	80090fa <_strtod_l+0x352>
 80090b0:	2a49      	cmp	r2, #73	; 0x49
 80090b2:	d024      	beq.n	80090fe <_strtod_l+0x356>
 80090b4:	2a4e      	cmp	r2, #78	; 0x4e
 80090b6:	f47f aed9 	bne.w	8008e6c <_strtod_l+0xc4>
 80090ba:	499f      	ldr	r1, [pc, #636]	; (8009338 <_strtod_l+0x590>)
 80090bc:	a817      	add	r0, sp, #92	; 0x5c
 80090be:	f001 ff23 	bl	800af08 <__match>
 80090c2:	2800      	cmp	r0, #0
 80090c4:	f43f aed2 	beq.w	8008e6c <_strtod_l+0xc4>
 80090c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	2b28      	cmp	r3, #40	; 0x28
 80090ce:	d12d      	bne.n	800912c <_strtod_l+0x384>
 80090d0:	499a      	ldr	r1, [pc, #616]	; (800933c <_strtod_l+0x594>)
 80090d2:	aa1a      	add	r2, sp, #104	; 0x68
 80090d4:	a817      	add	r0, sp, #92	; 0x5c
 80090d6:	f001 ff2b 	bl	800af30 <__hexnan>
 80090da:	2805      	cmp	r0, #5
 80090dc:	d126      	bne.n	800912c <_strtod_l+0x384>
 80090de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80090e0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80090e4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80090e8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80090ec:	e6a0      	b.n	8008e30 <_strtod_l+0x88>
 80090ee:	210a      	movs	r1, #10
 80090f0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80090f4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80090f8:	e7b9      	b.n	800906e <_strtod_l+0x2c6>
 80090fa:	2a6e      	cmp	r2, #110	; 0x6e
 80090fc:	e7db      	b.n	80090b6 <_strtod_l+0x30e>
 80090fe:	4990      	ldr	r1, [pc, #576]	; (8009340 <_strtod_l+0x598>)
 8009100:	a817      	add	r0, sp, #92	; 0x5c
 8009102:	f001 ff01 	bl	800af08 <__match>
 8009106:	2800      	cmp	r0, #0
 8009108:	f43f aeb0 	beq.w	8008e6c <_strtod_l+0xc4>
 800910c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800910e:	498d      	ldr	r1, [pc, #564]	; (8009344 <_strtod_l+0x59c>)
 8009110:	3b01      	subs	r3, #1
 8009112:	a817      	add	r0, sp, #92	; 0x5c
 8009114:	9317      	str	r3, [sp, #92]	; 0x5c
 8009116:	f001 fef7 	bl	800af08 <__match>
 800911a:	b910      	cbnz	r0, 8009122 <_strtod_l+0x37a>
 800911c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800911e:	3301      	adds	r3, #1
 8009120:	9317      	str	r3, [sp, #92]	; 0x5c
 8009122:	f8df b230 	ldr.w	fp, [pc, #560]	; 8009354 <_strtod_l+0x5ac>
 8009126:	f04f 0a00 	mov.w	sl, #0
 800912a:	e681      	b.n	8008e30 <_strtod_l+0x88>
 800912c:	4886      	ldr	r0, [pc, #536]	; (8009348 <_strtod_l+0x5a0>)
 800912e:	f002 fe6b 	bl	800be08 <nan>
 8009132:	ec5b ab10 	vmov	sl, fp, d0
 8009136:	e67b      	b.n	8008e30 <_strtod_l+0x88>
 8009138:	9b05      	ldr	r3, [sp, #20]
 800913a:	9807      	ldr	r0, [sp, #28]
 800913c:	1af3      	subs	r3, r6, r3
 800913e:	2f00      	cmp	r7, #0
 8009140:	bf08      	it	eq
 8009142:	462f      	moveq	r7, r5
 8009144:	2d10      	cmp	r5, #16
 8009146:	9306      	str	r3, [sp, #24]
 8009148:	46a8      	mov	r8, r5
 800914a:	bfa8      	it	ge
 800914c:	f04f 0810 	movge.w	r8, #16
 8009150:	f7f7 f9f8 	bl	8000544 <__aeabi_ui2d>
 8009154:	2d09      	cmp	r5, #9
 8009156:	4682      	mov	sl, r0
 8009158:	468b      	mov	fp, r1
 800915a:	dd13      	ble.n	8009184 <_strtod_l+0x3dc>
 800915c:	4b7b      	ldr	r3, [pc, #492]	; (800934c <_strtod_l+0x5a4>)
 800915e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009162:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009166:	f7f7 fa67 	bl	8000638 <__aeabi_dmul>
 800916a:	4682      	mov	sl, r0
 800916c:	4648      	mov	r0, r9
 800916e:	468b      	mov	fp, r1
 8009170:	f7f7 f9e8 	bl	8000544 <__aeabi_ui2d>
 8009174:	4602      	mov	r2, r0
 8009176:	460b      	mov	r3, r1
 8009178:	4650      	mov	r0, sl
 800917a:	4659      	mov	r1, fp
 800917c:	f7f7 f8a6 	bl	80002cc <__adddf3>
 8009180:	4682      	mov	sl, r0
 8009182:	468b      	mov	fp, r1
 8009184:	2d0f      	cmp	r5, #15
 8009186:	dc38      	bgt.n	80091fa <_strtod_l+0x452>
 8009188:	9b06      	ldr	r3, [sp, #24]
 800918a:	2b00      	cmp	r3, #0
 800918c:	f43f ae50 	beq.w	8008e30 <_strtod_l+0x88>
 8009190:	dd24      	ble.n	80091dc <_strtod_l+0x434>
 8009192:	2b16      	cmp	r3, #22
 8009194:	dc0b      	bgt.n	80091ae <_strtod_l+0x406>
 8009196:	496d      	ldr	r1, [pc, #436]	; (800934c <_strtod_l+0x5a4>)
 8009198:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800919c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091a0:	4652      	mov	r2, sl
 80091a2:	465b      	mov	r3, fp
 80091a4:	f7f7 fa48 	bl	8000638 <__aeabi_dmul>
 80091a8:	4682      	mov	sl, r0
 80091aa:	468b      	mov	fp, r1
 80091ac:	e640      	b.n	8008e30 <_strtod_l+0x88>
 80091ae:	9a06      	ldr	r2, [sp, #24]
 80091b0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80091b4:	4293      	cmp	r3, r2
 80091b6:	db20      	blt.n	80091fa <_strtod_l+0x452>
 80091b8:	4c64      	ldr	r4, [pc, #400]	; (800934c <_strtod_l+0x5a4>)
 80091ba:	f1c5 050f 	rsb	r5, r5, #15
 80091be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80091c2:	4652      	mov	r2, sl
 80091c4:	465b      	mov	r3, fp
 80091c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80091ca:	f7f7 fa35 	bl	8000638 <__aeabi_dmul>
 80091ce:	9b06      	ldr	r3, [sp, #24]
 80091d0:	1b5d      	subs	r5, r3, r5
 80091d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80091d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80091da:	e7e3      	b.n	80091a4 <_strtod_l+0x3fc>
 80091dc:	9b06      	ldr	r3, [sp, #24]
 80091de:	3316      	adds	r3, #22
 80091e0:	db0b      	blt.n	80091fa <_strtod_l+0x452>
 80091e2:	9b05      	ldr	r3, [sp, #20]
 80091e4:	1b9e      	subs	r6, r3, r6
 80091e6:	4b59      	ldr	r3, [pc, #356]	; (800934c <_strtod_l+0x5a4>)
 80091e8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80091ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80091f0:	4650      	mov	r0, sl
 80091f2:	4659      	mov	r1, fp
 80091f4:	f7f7 fb4a 	bl	800088c <__aeabi_ddiv>
 80091f8:	e7d6      	b.n	80091a8 <_strtod_l+0x400>
 80091fa:	9b06      	ldr	r3, [sp, #24]
 80091fc:	eba5 0808 	sub.w	r8, r5, r8
 8009200:	4498      	add	r8, r3
 8009202:	f1b8 0f00 	cmp.w	r8, #0
 8009206:	dd74      	ble.n	80092f2 <_strtod_l+0x54a>
 8009208:	f018 030f 	ands.w	r3, r8, #15
 800920c:	d00a      	beq.n	8009224 <_strtod_l+0x47c>
 800920e:	494f      	ldr	r1, [pc, #316]	; (800934c <_strtod_l+0x5a4>)
 8009210:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009214:	4652      	mov	r2, sl
 8009216:	465b      	mov	r3, fp
 8009218:	e9d1 0100 	ldrd	r0, r1, [r1]
 800921c:	f7f7 fa0c 	bl	8000638 <__aeabi_dmul>
 8009220:	4682      	mov	sl, r0
 8009222:	468b      	mov	fp, r1
 8009224:	f038 080f 	bics.w	r8, r8, #15
 8009228:	d04f      	beq.n	80092ca <_strtod_l+0x522>
 800922a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800922e:	dd22      	ble.n	8009276 <_strtod_l+0x4ce>
 8009230:	2500      	movs	r5, #0
 8009232:	462e      	mov	r6, r5
 8009234:	9507      	str	r5, [sp, #28]
 8009236:	9505      	str	r5, [sp, #20]
 8009238:	2322      	movs	r3, #34	; 0x22
 800923a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8009354 <_strtod_l+0x5ac>
 800923e:	6023      	str	r3, [r4, #0]
 8009240:	f04f 0a00 	mov.w	sl, #0
 8009244:	9b07      	ldr	r3, [sp, #28]
 8009246:	2b00      	cmp	r3, #0
 8009248:	f43f adf2 	beq.w	8008e30 <_strtod_l+0x88>
 800924c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800924e:	4620      	mov	r0, r4
 8009250:	f001 ff86 	bl	800b160 <_Bfree>
 8009254:	9905      	ldr	r1, [sp, #20]
 8009256:	4620      	mov	r0, r4
 8009258:	f001 ff82 	bl	800b160 <_Bfree>
 800925c:	4631      	mov	r1, r6
 800925e:	4620      	mov	r0, r4
 8009260:	f001 ff7e 	bl	800b160 <_Bfree>
 8009264:	9907      	ldr	r1, [sp, #28]
 8009266:	4620      	mov	r0, r4
 8009268:	f001 ff7a 	bl	800b160 <_Bfree>
 800926c:	4629      	mov	r1, r5
 800926e:	4620      	mov	r0, r4
 8009270:	f001 ff76 	bl	800b160 <_Bfree>
 8009274:	e5dc      	b.n	8008e30 <_strtod_l+0x88>
 8009276:	4b36      	ldr	r3, [pc, #216]	; (8009350 <_strtod_l+0x5a8>)
 8009278:	9304      	str	r3, [sp, #16]
 800927a:	2300      	movs	r3, #0
 800927c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009280:	4650      	mov	r0, sl
 8009282:	4659      	mov	r1, fp
 8009284:	4699      	mov	r9, r3
 8009286:	f1b8 0f01 	cmp.w	r8, #1
 800928a:	dc21      	bgt.n	80092d0 <_strtod_l+0x528>
 800928c:	b10b      	cbz	r3, 8009292 <_strtod_l+0x4ea>
 800928e:	4682      	mov	sl, r0
 8009290:	468b      	mov	fp, r1
 8009292:	4b2f      	ldr	r3, [pc, #188]	; (8009350 <_strtod_l+0x5a8>)
 8009294:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009298:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800929c:	4652      	mov	r2, sl
 800929e:	465b      	mov	r3, fp
 80092a0:	e9d9 0100 	ldrd	r0, r1, [r9]
 80092a4:	f7f7 f9c8 	bl	8000638 <__aeabi_dmul>
 80092a8:	4b2a      	ldr	r3, [pc, #168]	; (8009354 <_strtod_l+0x5ac>)
 80092aa:	460a      	mov	r2, r1
 80092ac:	400b      	ands	r3, r1
 80092ae:	492a      	ldr	r1, [pc, #168]	; (8009358 <_strtod_l+0x5b0>)
 80092b0:	428b      	cmp	r3, r1
 80092b2:	4682      	mov	sl, r0
 80092b4:	d8bc      	bhi.n	8009230 <_strtod_l+0x488>
 80092b6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80092ba:	428b      	cmp	r3, r1
 80092bc:	bf86      	itte	hi
 80092be:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800935c <_strtod_l+0x5b4>
 80092c2:	f04f 3aff 	movhi.w	sl, #4294967295
 80092c6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80092ca:	2300      	movs	r3, #0
 80092cc:	9304      	str	r3, [sp, #16]
 80092ce:	e084      	b.n	80093da <_strtod_l+0x632>
 80092d0:	f018 0f01 	tst.w	r8, #1
 80092d4:	d005      	beq.n	80092e2 <_strtod_l+0x53a>
 80092d6:	9b04      	ldr	r3, [sp, #16]
 80092d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092dc:	f7f7 f9ac 	bl	8000638 <__aeabi_dmul>
 80092e0:	2301      	movs	r3, #1
 80092e2:	9a04      	ldr	r2, [sp, #16]
 80092e4:	3208      	adds	r2, #8
 80092e6:	f109 0901 	add.w	r9, r9, #1
 80092ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 80092ee:	9204      	str	r2, [sp, #16]
 80092f0:	e7c9      	b.n	8009286 <_strtod_l+0x4de>
 80092f2:	d0ea      	beq.n	80092ca <_strtod_l+0x522>
 80092f4:	f1c8 0800 	rsb	r8, r8, #0
 80092f8:	f018 020f 	ands.w	r2, r8, #15
 80092fc:	d00a      	beq.n	8009314 <_strtod_l+0x56c>
 80092fe:	4b13      	ldr	r3, [pc, #76]	; (800934c <_strtod_l+0x5a4>)
 8009300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009304:	4650      	mov	r0, sl
 8009306:	4659      	mov	r1, fp
 8009308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800930c:	f7f7 fabe 	bl	800088c <__aeabi_ddiv>
 8009310:	4682      	mov	sl, r0
 8009312:	468b      	mov	fp, r1
 8009314:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009318:	d0d7      	beq.n	80092ca <_strtod_l+0x522>
 800931a:	f1b8 0f1f 	cmp.w	r8, #31
 800931e:	dd1f      	ble.n	8009360 <_strtod_l+0x5b8>
 8009320:	2500      	movs	r5, #0
 8009322:	462e      	mov	r6, r5
 8009324:	9507      	str	r5, [sp, #28]
 8009326:	9505      	str	r5, [sp, #20]
 8009328:	2322      	movs	r3, #34	; 0x22
 800932a:	f04f 0a00 	mov.w	sl, #0
 800932e:	f04f 0b00 	mov.w	fp, #0
 8009332:	6023      	str	r3, [r4, #0]
 8009334:	e786      	b.n	8009244 <_strtod_l+0x49c>
 8009336:	bf00      	nop
 8009338:	08029561 	.word	0x08029561
 800933c:	080295a4 	.word	0x080295a4
 8009340:	08029559 	.word	0x08029559
 8009344:	080296e4 	.word	0x080296e4
 8009348:	08029990 	.word	0x08029990
 800934c:	08029870 	.word	0x08029870
 8009350:	08029848 	.word	0x08029848
 8009354:	7ff00000 	.word	0x7ff00000
 8009358:	7ca00000 	.word	0x7ca00000
 800935c:	7fefffff 	.word	0x7fefffff
 8009360:	f018 0310 	ands.w	r3, r8, #16
 8009364:	bf18      	it	ne
 8009366:	236a      	movne	r3, #106	; 0x6a
 8009368:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009718 <_strtod_l+0x970>
 800936c:	9304      	str	r3, [sp, #16]
 800936e:	4650      	mov	r0, sl
 8009370:	4659      	mov	r1, fp
 8009372:	2300      	movs	r3, #0
 8009374:	f018 0f01 	tst.w	r8, #1
 8009378:	d004      	beq.n	8009384 <_strtod_l+0x5dc>
 800937a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800937e:	f7f7 f95b 	bl	8000638 <__aeabi_dmul>
 8009382:	2301      	movs	r3, #1
 8009384:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009388:	f109 0908 	add.w	r9, r9, #8
 800938c:	d1f2      	bne.n	8009374 <_strtod_l+0x5cc>
 800938e:	b10b      	cbz	r3, 8009394 <_strtod_l+0x5ec>
 8009390:	4682      	mov	sl, r0
 8009392:	468b      	mov	fp, r1
 8009394:	9b04      	ldr	r3, [sp, #16]
 8009396:	b1c3      	cbz	r3, 80093ca <_strtod_l+0x622>
 8009398:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800939c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	4659      	mov	r1, fp
 80093a4:	dd11      	ble.n	80093ca <_strtod_l+0x622>
 80093a6:	2b1f      	cmp	r3, #31
 80093a8:	f340 8124 	ble.w	80095f4 <_strtod_l+0x84c>
 80093ac:	2b34      	cmp	r3, #52	; 0x34
 80093ae:	bfde      	ittt	le
 80093b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80093b4:	f04f 33ff 	movle.w	r3, #4294967295
 80093b8:	fa03 f202 	lslle.w	r2, r3, r2
 80093bc:	f04f 0a00 	mov.w	sl, #0
 80093c0:	bfcc      	ite	gt
 80093c2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80093c6:	ea02 0b01 	andle.w	fp, r2, r1
 80093ca:	2200      	movs	r2, #0
 80093cc:	2300      	movs	r3, #0
 80093ce:	4650      	mov	r0, sl
 80093d0:	4659      	mov	r1, fp
 80093d2:	f7f7 fb99 	bl	8000b08 <__aeabi_dcmpeq>
 80093d6:	2800      	cmp	r0, #0
 80093d8:	d1a2      	bne.n	8009320 <_strtod_l+0x578>
 80093da:	9b07      	ldr	r3, [sp, #28]
 80093dc:	9300      	str	r3, [sp, #0]
 80093de:	9908      	ldr	r1, [sp, #32]
 80093e0:	462b      	mov	r3, r5
 80093e2:	463a      	mov	r2, r7
 80093e4:	4620      	mov	r0, r4
 80093e6:	f001 ff23 	bl	800b230 <__s2b>
 80093ea:	9007      	str	r0, [sp, #28]
 80093ec:	2800      	cmp	r0, #0
 80093ee:	f43f af1f 	beq.w	8009230 <_strtod_l+0x488>
 80093f2:	9b05      	ldr	r3, [sp, #20]
 80093f4:	1b9e      	subs	r6, r3, r6
 80093f6:	9b06      	ldr	r3, [sp, #24]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	bfb4      	ite	lt
 80093fc:	4633      	movlt	r3, r6
 80093fe:	2300      	movge	r3, #0
 8009400:	930c      	str	r3, [sp, #48]	; 0x30
 8009402:	9b06      	ldr	r3, [sp, #24]
 8009404:	2500      	movs	r5, #0
 8009406:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800940a:	9312      	str	r3, [sp, #72]	; 0x48
 800940c:	462e      	mov	r6, r5
 800940e:	9b07      	ldr	r3, [sp, #28]
 8009410:	4620      	mov	r0, r4
 8009412:	6859      	ldr	r1, [r3, #4]
 8009414:	f001 fe64 	bl	800b0e0 <_Balloc>
 8009418:	9005      	str	r0, [sp, #20]
 800941a:	2800      	cmp	r0, #0
 800941c:	f43f af0c 	beq.w	8009238 <_strtod_l+0x490>
 8009420:	9b07      	ldr	r3, [sp, #28]
 8009422:	691a      	ldr	r2, [r3, #16]
 8009424:	3202      	adds	r2, #2
 8009426:	f103 010c 	add.w	r1, r3, #12
 800942a:	0092      	lsls	r2, r2, #2
 800942c:	300c      	adds	r0, #12
 800942e:	f7fe fc94 	bl	8007d5a <memcpy>
 8009432:	ec4b ab10 	vmov	d0, sl, fp
 8009436:	aa1a      	add	r2, sp, #104	; 0x68
 8009438:	a919      	add	r1, sp, #100	; 0x64
 800943a:	4620      	mov	r0, r4
 800943c:	f002 fa3e 	bl	800b8bc <__d2b>
 8009440:	ec4b ab18 	vmov	d8, sl, fp
 8009444:	9018      	str	r0, [sp, #96]	; 0x60
 8009446:	2800      	cmp	r0, #0
 8009448:	f43f aef6 	beq.w	8009238 <_strtod_l+0x490>
 800944c:	2101      	movs	r1, #1
 800944e:	4620      	mov	r0, r4
 8009450:	f001 ff88 	bl	800b364 <__i2b>
 8009454:	4606      	mov	r6, r0
 8009456:	2800      	cmp	r0, #0
 8009458:	f43f aeee 	beq.w	8009238 <_strtod_l+0x490>
 800945c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800945e:	9904      	ldr	r1, [sp, #16]
 8009460:	2b00      	cmp	r3, #0
 8009462:	bfab      	itete	ge
 8009464:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009466:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009468:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800946a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800946e:	bfac      	ite	ge
 8009470:	eb03 0902 	addge.w	r9, r3, r2
 8009474:	1ad7      	sublt	r7, r2, r3
 8009476:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009478:	eba3 0801 	sub.w	r8, r3, r1
 800947c:	4490      	add	r8, r2
 800947e:	4ba1      	ldr	r3, [pc, #644]	; (8009704 <_strtod_l+0x95c>)
 8009480:	f108 38ff 	add.w	r8, r8, #4294967295
 8009484:	4598      	cmp	r8, r3
 8009486:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800948a:	f280 80c7 	bge.w	800961c <_strtod_l+0x874>
 800948e:	eba3 0308 	sub.w	r3, r3, r8
 8009492:	2b1f      	cmp	r3, #31
 8009494:	eba2 0203 	sub.w	r2, r2, r3
 8009498:	f04f 0101 	mov.w	r1, #1
 800949c:	f300 80b1 	bgt.w	8009602 <_strtod_l+0x85a>
 80094a0:	fa01 f303 	lsl.w	r3, r1, r3
 80094a4:	930d      	str	r3, [sp, #52]	; 0x34
 80094a6:	2300      	movs	r3, #0
 80094a8:	9308      	str	r3, [sp, #32]
 80094aa:	eb09 0802 	add.w	r8, r9, r2
 80094ae:	9b04      	ldr	r3, [sp, #16]
 80094b0:	45c1      	cmp	r9, r8
 80094b2:	4417      	add	r7, r2
 80094b4:	441f      	add	r7, r3
 80094b6:	464b      	mov	r3, r9
 80094b8:	bfa8      	it	ge
 80094ba:	4643      	movge	r3, r8
 80094bc:	42bb      	cmp	r3, r7
 80094be:	bfa8      	it	ge
 80094c0:	463b      	movge	r3, r7
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	bfc2      	ittt	gt
 80094c6:	eba8 0803 	subgt.w	r8, r8, r3
 80094ca:	1aff      	subgt	r7, r7, r3
 80094cc:	eba9 0903 	subgt.w	r9, r9, r3
 80094d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	dd17      	ble.n	8009506 <_strtod_l+0x75e>
 80094d6:	4631      	mov	r1, r6
 80094d8:	461a      	mov	r2, r3
 80094da:	4620      	mov	r0, r4
 80094dc:	f002 f802 	bl	800b4e4 <__pow5mult>
 80094e0:	4606      	mov	r6, r0
 80094e2:	2800      	cmp	r0, #0
 80094e4:	f43f aea8 	beq.w	8009238 <_strtod_l+0x490>
 80094e8:	4601      	mov	r1, r0
 80094ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80094ec:	4620      	mov	r0, r4
 80094ee:	f001 ff4f 	bl	800b390 <__multiply>
 80094f2:	900b      	str	r0, [sp, #44]	; 0x2c
 80094f4:	2800      	cmp	r0, #0
 80094f6:	f43f ae9f 	beq.w	8009238 <_strtod_l+0x490>
 80094fa:	9918      	ldr	r1, [sp, #96]	; 0x60
 80094fc:	4620      	mov	r0, r4
 80094fe:	f001 fe2f 	bl	800b160 <_Bfree>
 8009502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009504:	9318      	str	r3, [sp, #96]	; 0x60
 8009506:	f1b8 0f00 	cmp.w	r8, #0
 800950a:	f300 808c 	bgt.w	8009626 <_strtod_l+0x87e>
 800950e:	9b06      	ldr	r3, [sp, #24]
 8009510:	2b00      	cmp	r3, #0
 8009512:	dd08      	ble.n	8009526 <_strtod_l+0x77e>
 8009514:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009516:	9905      	ldr	r1, [sp, #20]
 8009518:	4620      	mov	r0, r4
 800951a:	f001 ffe3 	bl	800b4e4 <__pow5mult>
 800951e:	9005      	str	r0, [sp, #20]
 8009520:	2800      	cmp	r0, #0
 8009522:	f43f ae89 	beq.w	8009238 <_strtod_l+0x490>
 8009526:	2f00      	cmp	r7, #0
 8009528:	dd08      	ble.n	800953c <_strtod_l+0x794>
 800952a:	9905      	ldr	r1, [sp, #20]
 800952c:	463a      	mov	r2, r7
 800952e:	4620      	mov	r0, r4
 8009530:	f002 f832 	bl	800b598 <__lshift>
 8009534:	9005      	str	r0, [sp, #20]
 8009536:	2800      	cmp	r0, #0
 8009538:	f43f ae7e 	beq.w	8009238 <_strtod_l+0x490>
 800953c:	f1b9 0f00 	cmp.w	r9, #0
 8009540:	dd08      	ble.n	8009554 <_strtod_l+0x7ac>
 8009542:	4631      	mov	r1, r6
 8009544:	464a      	mov	r2, r9
 8009546:	4620      	mov	r0, r4
 8009548:	f002 f826 	bl	800b598 <__lshift>
 800954c:	4606      	mov	r6, r0
 800954e:	2800      	cmp	r0, #0
 8009550:	f43f ae72 	beq.w	8009238 <_strtod_l+0x490>
 8009554:	9a05      	ldr	r2, [sp, #20]
 8009556:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009558:	4620      	mov	r0, r4
 800955a:	f002 f8a9 	bl	800b6b0 <__mdiff>
 800955e:	4605      	mov	r5, r0
 8009560:	2800      	cmp	r0, #0
 8009562:	f43f ae69 	beq.w	8009238 <_strtod_l+0x490>
 8009566:	68c3      	ldr	r3, [r0, #12]
 8009568:	930b      	str	r3, [sp, #44]	; 0x2c
 800956a:	2300      	movs	r3, #0
 800956c:	60c3      	str	r3, [r0, #12]
 800956e:	4631      	mov	r1, r6
 8009570:	f002 f882 	bl	800b678 <__mcmp>
 8009574:	2800      	cmp	r0, #0
 8009576:	da60      	bge.n	800963a <_strtod_l+0x892>
 8009578:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800957a:	ea53 030a 	orrs.w	r3, r3, sl
 800957e:	f040 8082 	bne.w	8009686 <_strtod_l+0x8de>
 8009582:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009586:	2b00      	cmp	r3, #0
 8009588:	d17d      	bne.n	8009686 <_strtod_l+0x8de>
 800958a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800958e:	0d1b      	lsrs	r3, r3, #20
 8009590:	051b      	lsls	r3, r3, #20
 8009592:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009596:	d976      	bls.n	8009686 <_strtod_l+0x8de>
 8009598:	696b      	ldr	r3, [r5, #20]
 800959a:	b913      	cbnz	r3, 80095a2 <_strtod_l+0x7fa>
 800959c:	692b      	ldr	r3, [r5, #16]
 800959e:	2b01      	cmp	r3, #1
 80095a0:	dd71      	ble.n	8009686 <_strtod_l+0x8de>
 80095a2:	4629      	mov	r1, r5
 80095a4:	2201      	movs	r2, #1
 80095a6:	4620      	mov	r0, r4
 80095a8:	f001 fff6 	bl	800b598 <__lshift>
 80095ac:	4631      	mov	r1, r6
 80095ae:	4605      	mov	r5, r0
 80095b0:	f002 f862 	bl	800b678 <__mcmp>
 80095b4:	2800      	cmp	r0, #0
 80095b6:	dd66      	ble.n	8009686 <_strtod_l+0x8de>
 80095b8:	9904      	ldr	r1, [sp, #16]
 80095ba:	4a53      	ldr	r2, [pc, #332]	; (8009708 <_strtod_l+0x960>)
 80095bc:	465b      	mov	r3, fp
 80095be:	2900      	cmp	r1, #0
 80095c0:	f000 8081 	beq.w	80096c6 <_strtod_l+0x91e>
 80095c4:	ea02 010b 	and.w	r1, r2, fp
 80095c8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80095cc:	dc7b      	bgt.n	80096c6 <_strtod_l+0x91e>
 80095ce:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80095d2:	f77f aea9 	ble.w	8009328 <_strtod_l+0x580>
 80095d6:	4b4d      	ldr	r3, [pc, #308]	; (800970c <_strtod_l+0x964>)
 80095d8:	4650      	mov	r0, sl
 80095da:	4659      	mov	r1, fp
 80095dc:	2200      	movs	r2, #0
 80095de:	f7f7 f82b 	bl	8000638 <__aeabi_dmul>
 80095e2:	460b      	mov	r3, r1
 80095e4:	4303      	orrs	r3, r0
 80095e6:	bf08      	it	eq
 80095e8:	2322      	moveq	r3, #34	; 0x22
 80095ea:	4682      	mov	sl, r0
 80095ec:	468b      	mov	fp, r1
 80095ee:	bf08      	it	eq
 80095f0:	6023      	streq	r3, [r4, #0]
 80095f2:	e62b      	b.n	800924c <_strtod_l+0x4a4>
 80095f4:	f04f 32ff 	mov.w	r2, #4294967295
 80095f8:	fa02 f303 	lsl.w	r3, r2, r3
 80095fc:	ea03 0a0a 	and.w	sl, r3, sl
 8009600:	e6e3      	b.n	80093ca <_strtod_l+0x622>
 8009602:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009606:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800960a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800960e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009612:	fa01 f308 	lsl.w	r3, r1, r8
 8009616:	9308      	str	r3, [sp, #32]
 8009618:	910d      	str	r1, [sp, #52]	; 0x34
 800961a:	e746      	b.n	80094aa <_strtod_l+0x702>
 800961c:	2300      	movs	r3, #0
 800961e:	9308      	str	r3, [sp, #32]
 8009620:	2301      	movs	r3, #1
 8009622:	930d      	str	r3, [sp, #52]	; 0x34
 8009624:	e741      	b.n	80094aa <_strtod_l+0x702>
 8009626:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009628:	4642      	mov	r2, r8
 800962a:	4620      	mov	r0, r4
 800962c:	f001 ffb4 	bl	800b598 <__lshift>
 8009630:	9018      	str	r0, [sp, #96]	; 0x60
 8009632:	2800      	cmp	r0, #0
 8009634:	f47f af6b 	bne.w	800950e <_strtod_l+0x766>
 8009638:	e5fe      	b.n	8009238 <_strtod_l+0x490>
 800963a:	465f      	mov	r7, fp
 800963c:	d16e      	bne.n	800971c <_strtod_l+0x974>
 800963e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009640:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009644:	b342      	cbz	r2, 8009698 <_strtod_l+0x8f0>
 8009646:	4a32      	ldr	r2, [pc, #200]	; (8009710 <_strtod_l+0x968>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d128      	bne.n	800969e <_strtod_l+0x8f6>
 800964c:	9b04      	ldr	r3, [sp, #16]
 800964e:	4651      	mov	r1, sl
 8009650:	b1eb      	cbz	r3, 800968e <_strtod_l+0x8e6>
 8009652:	4b2d      	ldr	r3, [pc, #180]	; (8009708 <_strtod_l+0x960>)
 8009654:	403b      	ands	r3, r7
 8009656:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800965a:	f04f 32ff 	mov.w	r2, #4294967295
 800965e:	d819      	bhi.n	8009694 <_strtod_l+0x8ec>
 8009660:	0d1b      	lsrs	r3, r3, #20
 8009662:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009666:	fa02 f303 	lsl.w	r3, r2, r3
 800966a:	4299      	cmp	r1, r3
 800966c:	d117      	bne.n	800969e <_strtod_l+0x8f6>
 800966e:	4b29      	ldr	r3, [pc, #164]	; (8009714 <_strtod_l+0x96c>)
 8009670:	429f      	cmp	r7, r3
 8009672:	d102      	bne.n	800967a <_strtod_l+0x8d2>
 8009674:	3101      	adds	r1, #1
 8009676:	f43f addf 	beq.w	8009238 <_strtod_l+0x490>
 800967a:	4b23      	ldr	r3, [pc, #140]	; (8009708 <_strtod_l+0x960>)
 800967c:	403b      	ands	r3, r7
 800967e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009682:	f04f 0a00 	mov.w	sl, #0
 8009686:	9b04      	ldr	r3, [sp, #16]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d1a4      	bne.n	80095d6 <_strtod_l+0x82e>
 800968c:	e5de      	b.n	800924c <_strtod_l+0x4a4>
 800968e:	f04f 33ff 	mov.w	r3, #4294967295
 8009692:	e7ea      	b.n	800966a <_strtod_l+0x8c2>
 8009694:	4613      	mov	r3, r2
 8009696:	e7e8      	b.n	800966a <_strtod_l+0x8c2>
 8009698:	ea53 030a 	orrs.w	r3, r3, sl
 800969c:	d08c      	beq.n	80095b8 <_strtod_l+0x810>
 800969e:	9b08      	ldr	r3, [sp, #32]
 80096a0:	b1db      	cbz	r3, 80096da <_strtod_l+0x932>
 80096a2:	423b      	tst	r3, r7
 80096a4:	d0ef      	beq.n	8009686 <_strtod_l+0x8de>
 80096a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096a8:	9a04      	ldr	r2, [sp, #16]
 80096aa:	4650      	mov	r0, sl
 80096ac:	4659      	mov	r1, fp
 80096ae:	b1c3      	cbz	r3, 80096e2 <_strtod_l+0x93a>
 80096b0:	f7ff fb5b 	bl	8008d6a <sulp>
 80096b4:	4602      	mov	r2, r0
 80096b6:	460b      	mov	r3, r1
 80096b8:	ec51 0b18 	vmov	r0, r1, d8
 80096bc:	f7f6 fe06 	bl	80002cc <__adddf3>
 80096c0:	4682      	mov	sl, r0
 80096c2:	468b      	mov	fp, r1
 80096c4:	e7df      	b.n	8009686 <_strtod_l+0x8de>
 80096c6:	4013      	ands	r3, r2
 80096c8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80096cc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80096d0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80096d4:	f04f 3aff 	mov.w	sl, #4294967295
 80096d8:	e7d5      	b.n	8009686 <_strtod_l+0x8de>
 80096da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80096dc:	ea13 0f0a 	tst.w	r3, sl
 80096e0:	e7e0      	b.n	80096a4 <_strtod_l+0x8fc>
 80096e2:	f7ff fb42 	bl	8008d6a <sulp>
 80096e6:	4602      	mov	r2, r0
 80096e8:	460b      	mov	r3, r1
 80096ea:	ec51 0b18 	vmov	r0, r1, d8
 80096ee:	f7f6 fdeb 	bl	80002c8 <__aeabi_dsub>
 80096f2:	2200      	movs	r2, #0
 80096f4:	2300      	movs	r3, #0
 80096f6:	4682      	mov	sl, r0
 80096f8:	468b      	mov	fp, r1
 80096fa:	f7f7 fa05 	bl	8000b08 <__aeabi_dcmpeq>
 80096fe:	2800      	cmp	r0, #0
 8009700:	d0c1      	beq.n	8009686 <_strtod_l+0x8de>
 8009702:	e611      	b.n	8009328 <_strtod_l+0x580>
 8009704:	fffffc02 	.word	0xfffffc02
 8009708:	7ff00000 	.word	0x7ff00000
 800970c:	39500000 	.word	0x39500000
 8009710:	000fffff 	.word	0x000fffff
 8009714:	7fefffff 	.word	0x7fefffff
 8009718:	080295b8 	.word	0x080295b8
 800971c:	4631      	mov	r1, r6
 800971e:	4628      	mov	r0, r5
 8009720:	f002 f928 	bl	800b974 <__ratio>
 8009724:	ec59 8b10 	vmov	r8, r9, d0
 8009728:	ee10 0a10 	vmov	r0, s0
 800972c:	2200      	movs	r2, #0
 800972e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009732:	4649      	mov	r1, r9
 8009734:	f7f7 f9fc 	bl	8000b30 <__aeabi_dcmple>
 8009738:	2800      	cmp	r0, #0
 800973a:	d07a      	beq.n	8009832 <_strtod_l+0xa8a>
 800973c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800973e:	2b00      	cmp	r3, #0
 8009740:	d04a      	beq.n	80097d8 <_strtod_l+0xa30>
 8009742:	4b95      	ldr	r3, [pc, #596]	; (8009998 <_strtod_l+0xbf0>)
 8009744:	2200      	movs	r2, #0
 8009746:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800974a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009998 <_strtod_l+0xbf0>
 800974e:	f04f 0800 	mov.w	r8, #0
 8009752:	4b92      	ldr	r3, [pc, #584]	; (800999c <_strtod_l+0xbf4>)
 8009754:	403b      	ands	r3, r7
 8009756:	930d      	str	r3, [sp, #52]	; 0x34
 8009758:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800975a:	4b91      	ldr	r3, [pc, #580]	; (80099a0 <_strtod_l+0xbf8>)
 800975c:	429a      	cmp	r2, r3
 800975e:	f040 80b0 	bne.w	80098c2 <_strtod_l+0xb1a>
 8009762:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009766:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800976a:	ec4b ab10 	vmov	d0, sl, fp
 800976e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009772:	f002 f827 	bl	800b7c4 <__ulp>
 8009776:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800977a:	ec53 2b10 	vmov	r2, r3, d0
 800977e:	f7f6 ff5b 	bl	8000638 <__aeabi_dmul>
 8009782:	4652      	mov	r2, sl
 8009784:	465b      	mov	r3, fp
 8009786:	f7f6 fda1 	bl	80002cc <__adddf3>
 800978a:	460b      	mov	r3, r1
 800978c:	4983      	ldr	r1, [pc, #524]	; (800999c <_strtod_l+0xbf4>)
 800978e:	4a85      	ldr	r2, [pc, #532]	; (80099a4 <_strtod_l+0xbfc>)
 8009790:	4019      	ands	r1, r3
 8009792:	4291      	cmp	r1, r2
 8009794:	4682      	mov	sl, r0
 8009796:	d960      	bls.n	800985a <_strtod_l+0xab2>
 8009798:	ee18 3a90 	vmov	r3, s17
 800979c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d104      	bne.n	80097ae <_strtod_l+0xa06>
 80097a4:	ee18 3a10 	vmov	r3, s16
 80097a8:	3301      	adds	r3, #1
 80097aa:	f43f ad45 	beq.w	8009238 <_strtod_l+0x490>
 80097ae:	f8df b200 	ldr.w	fp, [pc, #512]	; 80099b0 <_strtod_l+0xc08>
 80097b2:	f04f 3aff 	mov.w	sl, #4294967295
 80097b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80097b8:	4620      	mov	r0, r4
 80097ba:	f001 fcd1 	bl	800b160 <_Bfree>
 80097be:	9905      	ldr	r1, [sp, #20]
 80097c0:	4620      	mov	r0, r4
 80097c2:	f001 fccd 	bl	800b160 <_Bfree>
 80097c6:	4631      	mov	r1, r6
 80097c8:	4620      	mov	r0, r4
 80097ca:	f001 fcc9 	bl	800b160 <_Bfree>
 80097ce:	4629      	mov	r1, r5
 80097d0:	4620      	mov	r0, r4
 80097d2:	f001 fcc5 	bl	800b160 <_Bfree>
 80097d6:	e61a      	b.n	800940e <_strtod_l+0x666>
 80097d8:	f1ba 0f00 	cmp.w	sl, #0
 80097dc:	d11b      	bne.n	8009816 <_strtod_l+0xa6e>
 80097de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80097e2:	b9f3      	cbnz	r3, 8009822 <_strtod_l+0xa7a>
 80097e4:	4b6c      	ldr	r3, [pc, #432]	; (8009998 <_strtod_l+0xbf0>)
 80097e6:	2200      	movs	r2, #0
 80097e8:	4640      	mov	r0, r8
 80097ea:	4649      	mov	r1, r9
 80097ec:	f7f7 f996 	bl	8000b1c <__aeabi_dcmplt>
 80097f0:	b9d0      	cbnz	r0, 8009828 <_strtod_l+0xa80>
 80097f2:	4640      	mov	r0, r8
 80097f4:	4649      	mov	r1, r9
 80097f6:	4b6c      	ldr	r3, [pc, #432]	; (80099a8 <_strtod_l+0xc00>)
 80097f8:	2200      	movs	r2, #0
 80097fa:	f7f6 ff1d 	bl	8000638 <__aeabi_dmul>
 80097fe:	4680      	mov	r8, r0
 8009800:	4689      	mov	r9, r1
 8009802:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009806:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800980a:	9315      	str	r3, [sp, #84]	; 0x54
 800980c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009810:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009814:	e79d      	b.n	8009752 <_strtod_l+0x9aa>
 8009816:	f1ba 0f01 	cmp.w	sl, #1
 800981a:	d102      	bne.n	8009822 <_strtod_l+0xa7a>
 800981c:	2f00      	cmp	r7, #0
 800981e:	f43f ad83 	beq.w	8009328 <_strtod_l+0x580>
 8009822:	4b62      	ldr	r3, [pc, #392]	; (80099ac <_strtod_l+0xc04>)
 8009824:	2200      	movs	r2, #0
 8009826:	e78e      	b.n	8009746 <_strtod_l+0x99e>
 8009828:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80099a8 <_strtod_l+0xc00>
 800982c:	f04f 0800 	mov.w	r8, #0
 8009830:	e7e7      	b.n	8009802 <_strtod_l+0xa5a>
 8009832:	4b5d      	ldr	r3, [pc, #372]	; (80099a8 <_strtod_l+0xc00>)
 8009834:	4640      	mov	r0, r8
 8009836:	4649      	mov	r1, r9
 8009838:	2200      	movs	r2, #0
 800983a:	f7f6 fefd 	bl	8000638 <__aeabi_dmul>
 800983e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009840:	4680      	mov	r8, r0
 8009842:	4689      	mov	r9, r1
 8009844:	b933      	cbnz	r3, 8009854 <_strtod_l+0xaac>
 8009846:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800984a:	900e      	str	r0, [sp, #56]	; 0x38
 800984c:	930f      	str	r3, [sp, #60]	; 0x3c
 800984e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009852:	e7dd      	b.n	8009810 <_strtod_l+0xa68>
 8009854:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009858:	e7f9      	b.n	800984e <_strtod_l+0xaa6>
 800985a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800985e:	9b04      	ldr	r3, [sp, #16]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d1a8      	bne.n	80097b6 <_strtod_l+0xa0e>
 8009864:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009868:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800986a:	0d1b      	lsrs	r3, r3, #20
 800986c:	051b      	lsls	r3, r3, #20
 800986e:	429a      	cmp	r2, r3
 8009870:	d1a1      	bne.n	80097b6 <_strtod_l+0xa0e>
 8009872:	4640      	mov	r0, r8
 8009874:	4649      	mov	r1, r9
 8009876:	f7f7 fa3f 	bl	8000cf8 <__aeabi_d2lz>
 800987a:	f7f6 feaf 	bl	80005dc <__aeabi_l2d>
 800987e:	4602      	mov	r2, r0
 8009880:	460b      	mov	r3, r1
 8009882:	4640      	mov	r0, r8
 8009884:	4649      	mov	r1, r9
 8009886:	f7f6 fd1f 	bl	80002c8 <__aeabi_dsub>
 800988a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800988c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009890:	ea43 030a 	orr.w	r3, r3, sl
 8009894:	4313      	orrs	r3, r2
 8009896:	4680      	mov	r8, r0
 8009898:	4689      	mov	r9, r1
 800989a:	d055      	beq.n	8009948 <_strtod_l+0xba0>
 800989c:	a336      	add	r3, pc, #216	; (adr r3, 8009978 <_strtod_l+0xbd0>)
 800989e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a2:	f7f7 f93b 	bl	8000b1c <__aeabi_dcmplt>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	f47f acd0 	bne.w	800924c <_strtod_l+0x4a4>
 80098ac:	a334      	add	r3, pc, #208	; (adr r3, 8009980 <_strtod_l+0xbd8>)
 80098ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b2:	4640      	mov	r0, r8
 80098b4:	4649      	mov	r1, r9
 80098b6:	f7f7 f94f 	bl	8000b58 <__aeabi_dcmpgt>
 80098ba:	2800      	cmp	r0, #0
 80098bc:	f43f af7b 	beq.w	80097b6 <_strtod_l+0xa0e>
 80098c0:	e4c4      	b.n	800924c <_strtod_l+0x4a4>
 80098c2:	9b04      	ldr	r3, [sp, #16]
 80098c4:	b333      	cbz	r3, 8009914 <_strtod_l+0xb6c>
 80098c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80098c8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80098cc:	d822      	bhi.n	8009914 <_strtod_l+0xb6c>
 80098ce:	a32e      	add	r3, pc, #184	; (adr r3, 8009988 <_strtod_l+0xbe0>)
 80098d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d4:	4640      	mov	r0, r8
 80098d6:	4649      	mov	r1, r9
 80098d8:	f7f7 f92a 	bl	8000b30 <__aeabi_dcmple>
 80098dc:	b1a0      	cbz	r0, 8009908 <_strtod_l+0xb60>
 80098de:	4649      	mov	r1, r9
 80098e0:	4640      	mov	r0, r8
 80098e2:	f7f7 f981 	bl	8000be8 <__aeabi_d2uiz>
 80098e6:	2801      	cmp	r0, #1
 80098e8:	bf38      	it	cc
 80098ea:	2001      	movcc	r0, #1
 80098ec:	f7f6 fe2a 	bl	8000544 <__aeabi_ui2d>
 80098f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098f2:	4680      	mov	r8, r0
 80098f4:	4689      	mov	r9, r1
 80098f6:	bb23      	cbnz	r3, 8009942 <_strtod_l+0xb9a>
 80098f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80098fc:	9010      	str	r0, [sp, #64]	; 0x40
 80098fe:	9311      	str	r3, [sp, #68]	; 0x44
 8009900:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009904:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009908:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800990a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800990c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009910:	1a9b      	subs	r3, r3, r2
 8009912:	9309      	str	r3, [sp, #36]	; 0x24
 8009914:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009918:	eeb0 0a48 	vmov.f32	s0, s16
 800991c:	eef0 0a68 	vmov.f32	s1, s17
 8009920:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009924:	f001 ff4e 	bl	800b7c4 <__ulp>
 8009928:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800992c:	ec53 2b10 	vmov	r2, r3, d0
 8009930:	f7f6 fe82 	bl	8000638 <__aeabi_dmul>
 8009934:	ec53 2b18 	vmov	r2, r3, d8
 8009938:	f7f6 fcc8 	bl	80002cc <__adddf3>
 800993c:	4682      	mov	sl, r0
 800993e:	468b      	mov	fp, r1
 8009940:	e78d      	b.n	800985e <_strtod_l+0xab6>
 8009942:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009946:	e7db      	b.n	8009900 <_strtod_l+0xb58>
 8009948:	a311      	add	r3, pc, #68	; (adr r3, 8009990 <_strtod_l+0xbe8>)
 800994a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800994e:	f7f7 f8e5 	bl	8000b1c <__aeabi_dcmplt>
 8009952:	e7b2      	b.n	80098ba <_strtod_l+0xb12>
 8009954:	2300      	movs	r3, #0
 8009956:	930a      	str	r3, [sp, #40]	; 0x28
 8009958:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800995a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800995c:	6013      	str	r3, [r2, #0]
 800995e:	f7ff ba6b 	b.w	8008e38 <_strtod_l+0x90>
 8009962:	2a65      	cmp	r2, #101	; 0x65
 8009964:	f43f ab5f 	beq.w	8009026 <_strtod_l+0x27e>
 8009968:	2a45      	cmp	r2, #69	; 0x45
 800996a:	f43f ab5c 	beq.w	8009026 <_strtod_l+0x27e>
 800996e:	2301      	movs	r3, #1
 8009970:	f7ff bb94 	b.w	800909c <_strtod_l+0x2f4>
 8009974:	f3af 8000 	nop.w
 8009978:	94a03595 	.word	0x94a03595
 800997c:	3fdfffff 	.word	0x3fdfffff
 8009980:	35afe535 	.word	0x35afe535
 8009984:	3fe00000 	.word	0x3fe00000
 8009988:	ffc00000 	.word	0xffc00000
 800998c:	41dfffff 	.word	0x41dfffff
 8009990:	94a03595 	.word	0x94a03595
 8009994:	3fcfffff 	.word	0x3fcfffff
 8009998:	3ff00000 	.word	0x3ff00000
 800999c:	7ff00000 	.word	0x7ff00000
 80099a0:	7fe00000 	.word	0x7fe00000
 80099a4:	7c9fffff 	.word	0x7c9fffff
 80099a8:	3fe00000 	.word	0x3fe00000
 80099ac:	bff00000 	.word	0xbff00000
 80099b0:	7fefffff 	.word	0x7fefffff

080099b4 <_strtod_r>:
 80099b4:	4b01      	ldr	r3, [pc, #4]	; (80099bc <_strtod_r+0x8>)
 80099b6:	f7ff b9f7 	b.w	8008da8 <_strtod_l>
 80099ba:	bf00      	nop
 80099bc:	20000078 	.word	0x20000078

080099c0 <_strtol_l.constprop.0>:
 80099c0:	2b01      	cmp	r3, #1
 80099c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099c6:	d001      	beq.n	80099cc <_strtol_l.constprop.0+0xc>
 80099c8:	2b24      	cmp	r3, #36	; 0x24
 80099ca:	d906      	bls.n	80099da <_strtol_l.constprop.0+0x1a>
 80099cc:	f7fe f8a2 	bl	8007b14 <__errno>
 80099d0:	2316      	movs	r3, #22
 80099d2:	6003      	str	r3, [r0, #0]
 80099d4:	2000      	movs	r0, #0
 80099d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099da:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009ac0 <_strtol_l.constprop.0+0x100>
 80099de:	460d      	mov	r5, r1
 80099e0:	462e      	mov	r6, r5
 80099e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80099e6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80099ea:	f017 0708 	ands.w	r7, r7, #8
 80099ee:	d1f7      	bne.n	80099e0 <_strtol_l.constprop.0+0x20>
 80099f0:	2c2d      	cmp	r4, #45	; 0x2d
 80099f2:	d132      	bne.n	8009a5a <_strtol_l.constprop.0+0x9a>
 80099f4:	782c      	ldrb	r4, [r5, #0]
 80099f6:	2701      	movs	r7, #1
 80099f8:	1cb5      	adds	r5, r6, #2
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d05b      	beq.n	8009ab6 <_strtol_l.constprop.0+0xf6>
 80099fe:	2b10      	cmp	r3, #16
 8009a00:	d109      	bne.n	8009a16 <_strtol_l.constprop.0+0x56>
 8009a02:	2c30      	cmp	r4, #48	; 0x30
 8009a04:	d107      	bne.n	8009a16 <_strtol_l.constprop.0+0x56>
 8009a06:	782c      	ldrb	r4, [r5, #0]
 8009a08:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009a0c:	2c58      	cmp	r4, #88	; 0x58
 8009a0e:	d14d      	bne.n	8009aac <_strtol_l.constprop.0+0xec>
 8009a10:	786c      	ldrb	r4, [r5, #1]
 8009a12:	2310      	movs	r3, #16
 8009a14:	3502      	adds	r5, #2
 8009a16:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009a1a:	f108 38ff 	add.w	r8, r8, #4294967295
 8009a1e:	f04f 0c00 	mov.w	ip, #0
 8009a22:	fbb8 f9f3 	udiv	r9, r8, r3
 8009a26:	4666      	mov	r6, ip
 8009a28:	fb03 8a19 	mls	sl, r3, r9, r8
 8009a2c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009a30:	f1be 0f09 	cmp.w	lr, #9
 8009a34:	d816      	bhi.n	8009a64 <_strtol_l.constprop.0+0xa4>
 8009a36:	4674      	mov	r4, lr
 8009a38:	42a3      	cmp	r3, r4
 8009a3a:	dd24      	ble.n	8009a86 <_strtol_l.constprop.0+0xc6>
 8009a3c:	f1bc 0f00 	cmp.w	ip, #0
 8009a40:	db1e      	blt.n	8009a80 <_strtol_l.constprop.0+0xc0>
 8009a42:	45b1      	cmp	r9, r6
 8009a44:	d31c      	bcc.n	8009a80 <_strtol_l.constprop.0+0xc0>
 8009a46:	d101      	bne.n	8009a4c <_strtol_l.constprop.0+0x8c>
 8009a48:	45a2      	cmp	sl, r4
 8009a4a:	db19      	blt.n	8009a80 <_strtol_l.constprop.0+0xc0>
 8009a4c:	fb06 4603 	mla	r6, r6, r3, r4
 8009a50:	f04f 0c01 	mov.w	ip, #1
 8009a54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a58:	e7e8      	b.n	8009a2c <_strtol_l.constprop.0+0x6c>
 8009a5a:	2c2b      	cmp	r4, #43	; 0x2b
 8009a5c:	bf04      	itt	eq
 8009a5e:	782c      	ldrbeq	r4, [r5, #0]
 8009a60:	1cb5      	addeq	r5, r6, #2
 8009a62:	e7ca      	b.n	80099fa <_strtol_l.constprop.0+0x3a>
 8009a64:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009a68:	f1be 0f19 	cmp.w	lr, #25
 8009a6c:	d801      	bhi.n	8009a72 <_strtol_l.constprop.0+0xb2>
 8009a6e:	3c37      	subs	r4, #55	; 0x37
 8009a70:	e7e2      	b.n	8009a38 <_strtol_l.constprop.0+0x78>
 8009a72:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009a76:	f1be 0f19 	cmp.w	lr, #25
 8009a7a:	d804      	bhi.n	8009a86 <_strtol_l.constprop.0+0xc6>
 8009a7c:	3c57      	subs	r4, #87	; 0x57
 8009a7e:	e7db      	b.n	8009a38 <_strtol_l.constprop.0+0x78>
 8009a80:	f04f 3cff 	mov.w	ip, #4294967295
 8009a84:	e7e6      	b.n	8009a54 <_strtol_l.constprop.0+0x94>
 8009a86:	f1bc 0f00 	cmp.w	ip, #0
 8009a8a:	da05      	bge.n	8009a98 <_strtol_l.constprop.0+0xd8>
 8009a8c:	2322      	movs	r3, #34	; 0x22
 8009a8e:	6003      	str	r3, [r0, #0]
 8009a90:	4646      	mov	r6, r8
 8009a92:	b942      	cbnz	r2, 8009aa6 <_strtol_l.constprop.0+0xe6>
 8009a94:	4630      	mov	r0, r6
 8009a96:	e79e      	b.n	80099d6 <_strtol_l.constprop.0+0x16>
 8009a98:	b107      	cbz	r7, 8009a9c <_strtol_l.constprop.0+0xdc>
 8009a9a:	4276      	negs	r6, r6
 8009a9c:	2a00      	cmp	r2, #0
 8009a9e:	d0f9      	beq.n	8009a94 <_strtol_l.constprop.0+0xd4>
 8009aa0:	f1bc 0f00 	cmp.w	ip, #0
 8009aa4:	d000      	beq.n	8009aa8 <_strtol_l.constprop.0+0xe8>
 8009aa6:	1e69      	subs	r1, r5, #1
 8009aa8:	6011      	str	r1, [r2, #0]
 8009aaa:	e7f3      	b.n	8009a94 <_strtol_l.constprop.0+0xd4>
 8009aac:	2430      	movs	r4, #48	; 0x30
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d1b1      	bne.n	8009a16 <_strtol_l.constprop.0+0x56>
 8009ab2:	2308      	movs	r3, #8
 8009ab4:	e7af      	b.n	8009a16 <_strtol_l.constprop.0+0x56>
 8009ab6:	2c30      	cmp	r4, #48	; 0x30
 8009ab8:	d0a5      	beq.n	8009a06 <_strtol_l.constprop.0+0x46>
 8009aba:	230a      	movs	r3, #10
 8009abc:	e7ab      	b.n	8009a16 <_strtol_l.constprop.0+0x56>
 8009abe:	bf00      	nop
 8009ac0:	080295e1 	.word	0x080295e1

08009ac4 <_strtol_r>:
 8009ac4:	f7ff bf7c 	b.w	80099c0 <_strtol_l.constprop.0>

08009ac8 <_write_r>:
 8009ac8:	b538      	push	{r3, r4, r5, lr}
 8009aca:	4d07      	ldr	r5, [pc, #28]	; (8009ae8 <_write_r+0x20>)
 8009acc:	4604      	mov	r4, r0
 8009ace:	4608      	mov	r0, r1
 8009ad0:	4611      	mov	r1, r2
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	602a      	str	r2, [r5, #0]
 8009ad6:	461a      	mov	r2, r3
 8009ad8:	f7f8 fbb9 	bl	800224e <_write>
 8009adc:	1c43      	adds	r3, r0, #1
 8009ade:	d102      	bne.n	8009ae6 <_write_r+0x1e>
 8009ae0:	682b      	ldr	r3, [r5, #0]
 8009ae2:	b103      	cbz	r3, 8009ae6 <_write_r+0x1e>
 8009ae4:	6023      	str	r3, [r4, #0]
 8009ae6:	bd38      	pop	{r3, r4, r5, pc}
 8009ae8:	2001024c 	.word	0x2001024c

08009aec <_close_r>:
 8009aec:	b538      	push	{r3, r4, r5, lr}
 8009aee:	4d06      	ldr	r5, [pc, #24]	; (8009b08 <_close_r+0x1c>)
 8009af0:	2300      	movs	r3, #0
 8009af2:	4604      	mov	r4, r0
 8009af4:	4608      	mov	r0, r1
 8009af6:	602b      	str	r3, [r5, #0]
 8009af8:	f7f8 fbc5 	bl	8002286 <_close>
 8009afc:	1c43      	adds	r3, r0, #1
 8009afe:	d102      	bne.n	8009b06 <_close_r+0x1a>
 8009b00:	682b      	ldr	r3, [r5, #0]
 8009b02:	b103      	cbz	r3, 8009b06 <_close_r+0x1a>
 8009b04:	6023      	str	r3, [r4, #0]
 8009b06:	bd38      	pop	{r3, r4, r5, pc}
 8009b08:	2001024c 	.word	0x2001024c

08009b0c <quorem>:
 8009b0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b10:	6903      	ldr	r3, [r0, #16]
 8009b12:	690c      	ldr	r4, [r1, #16]
 8009b14:	42a3      	cmp	r3, r4
 8009b16:	4607      	mov	r7, r0
 8009b18:	f2c0 8081 	blt.w	8009c1e <quorem+0x112>
 8009b1c:	3c01      	subs	r4, #1
 8009b1e:	f101 0814 	add.w	r8, r1, #20
 8009b22:	f100 0514 	add.w	r5, r0, #20
 8009b26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b2a:	9301      	str	r3, [sp, #4]
 8009b2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009b30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b34:	3301      	adds	r3, #1
 8009b36:	429a      	cmp	r2, r3
 8009b38:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009b3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009b40:	fbb2 f6f3 	udiv	r6, r2, r3
 8009b44:	d331      	bcc.n	8009baa <quorem+0x9e>
 8009b46:	f04f 0e00 	mov.w	lr, #0
 8009b4a:	4640      	mov	r0, r8
 8009b4c:	46ac      	mov	ip, r5
 8009b4e:	46f2      	mov	sl, lr
 8009b50:	f850 2b04 	ldr.w	r2, [r0], #4
 8009b54:	b293      	uxth	r3, r2
 8009b56:	fb06 e303 	mla	r3, r6, r3, lr
 8009b5a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	ebaa 0303 	sub.w	r3, sl, r3
 8009b64:	f8dc a000 	ldr.w	sl, [ip]
 8009b68:	0c12      	lsrs	r2, r2, #16
 8009b6a:	fa13 f38a 	uxtah	r3, r3, sl
 8009b6e:	fb06 e202 	mla	r2, r6, r2, lr
 8009b72:	9300      	str	r3, [sp, #0]
 8009b74:	9b00      	ldr	r3, [sp, #0]
 8009b76:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009b7a:	b292      	uxth	r2, r2
 8009b7c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009b80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009b84:	f8bd 3000 	ldrh.w	r3, [sp]
 8009b88:	4581      	cmp	r9, r0
 8009b8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b8e:	f84c 3b04 	str.w	r3, [ip], #4
 8009b92:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009b96:	d2db      	bcs.n	8009b50 <quorem+0x44>
 8009b98:	f855 300b 	ldr.w	r3, [r5, fp]
 8009b9c:	b92b      	cbnz	r3, 8009baa <quorem+0x9e>
 8009b9e:	9b01      	ldr	r3, [sp, #4]
 8009ba0:	3b04      	subs	r3, #4
 8009ba2:	429d      	cmp	r5, r3
 8009ba4:	461a      	mov	r2, r3
 8009ba6:	d32e      	bcc.n	8009c06 <quorem+0xfa>
 8009ba8:	613c      	str	r4, [r7, #16]
 8009baa:	4638      	mov	r0, r7
 8009bac:	f001 fd64 	bl	800b678 <__mcmp>
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	db24      	blt.n	8009bfe <quorem+0xf2>
 8009bb4:	3601      	adds	r6, #1
 8009bb6:	4628      	mov	r0, r5
 8009bb8:	f04f 0c00 	mov.w	ip, #0
 8009bbc:	f858 2b04 	ldr.w	r2, [r8], #4
 8009bc0:	f8d0 e000 	ldr.w	lr, [r0]
 8009bc4:	b293      	uxth	r3, r2
 8009bc6:	ebac 0303 	sub.w	r3, ip, r3
 8009bca:	0c12      	lsrs	r2, r2, #16
 8009bcc:	fa13 f38e 	uxtah	r3, r3, lr
 8009bd0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009bd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009bde:	45c1      	cmp	r9, r8
 8009be0:	f840 3b04 	str.w	r3, [r0], #4
 8009be4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009be8:	d2e8      	bcs.n	8009bbc <quorem+0xb0>
 8009bea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009bee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009bf2:	b922      	cbnz	r2, 8009bfe <quorem+0xf2>
 8009bf4:	3b04      	subs	r3, #4
 8009bf6:	429d      	cmp	r5, r3
 8009bf8:	461a      	mov	r2, r3
 8009bfa:	d30a      	bcc.n	8009c12 <quorem+0x106>
 8009bfc:	613c      	str	r4, [r7, #16]
 8009bfe:	4630      	mov	r0, r6
 8009c00:	b003      	add	sp, #12
 8009c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c06:	6812      	ldr	r2, [r2, #0]
 8009c08:	3b04      	subs	r3, #4
 8009c0a:	2a00      	cmp	r2, #0
 8009c0c:	d1cc      	bne.n	8009ba8 <quorem+0x9c>
 8009c0e:	3c01      	subs	r4, #1
 8009c10:	e7c7      	b.n	8009ba2 <quorem+0x96>
 8009c12:	6812      	ldr	r2, [r2, #0]
 8009c14:	3b04      	subs	r3, #4
 8009c16:	2a00      	cmp	r2, #0
 8009c18:	d1f0      	bne.n	8009bfc <quorem+0xf0>
 8009c1a:	3c01      	subs	r4, #1
 8009c1c:	e7eb      	b.n	8009bf6 <quorem+0xea>
 8009c1e:	2000      	movs	r0, #0
 8009c20:	e7ee      	b.n	8009c00 <quorem+0xf4>
 8009c22:	0000      	movs	r0, r0
 8009c24:	0000      	movs	r0, r0
	...

08009c28 <_dtoa_r>:
 8009c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c2c:	ed2d 8b04 	vpush	{d8-d9}
 8009c30:	ec57 6b10 	vmov	r6, r7, d0
 8009c34:	b093      	sub	sp, #76	; 0x4c
 8009c36:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009c38:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009c3c:	9106      	str	r1, [sp, #24]
 8009c3e:	ee10 aa10 	vmov	sl, s0
 8009c42:	4604      	mov	r4, r0
 8009c44:	9209      	str	r2, [sp, #36]	; 0x24
 8009c46:	930c      	str	r3, [sp, #48]	; 0x30
 8009c48:	46bb      	mov	fp, r7
 8009c4a:	b975      	cbnz	r5, 8009c6a <_dtoa_r+0x42>
 8009c4c:	2010      	movs	r0, #16
 8009c4e:	f001 fa21 	bl	800b094 <malloc>
 8009c52:	4602      	mov	r2, r0
 8009c54:	6260      	str	r0, [r4, #36]	; 0x24
 8009c56:	b920      	cbnz	r0, 8009c62 <_dtoa_r+0x3a>
 8009c58:	4ba7      	ldr	r3, [pc, #668]	; (8009ef8 <_dtoa_r+0x2d0>)
 8009c5a:	21ea      	movs	r1, #234	; 0xea
 8009c5c:	48a7      	ldr	r0, [pc, #668]	; (8009efc <_dtoa_r+0x2d4>)
 8009c5e:	f002 f8fd 	bl	800be5c <__assert_func>
 8009c62:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009c66:	6005      	str	r5, [r0, #0]
 8009c68:	60c5      	str	r5, [r0, #12]
 8009c6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c6c:	6819      	ldr	r1, [r3, #0]
 8009c6e:	b151      	cbz	r1, 8009c86 <_dtoa_r+0x5e>
 8009c70:	685a      	ldr	r2, [r3, #4]
 8009c72:	604a      	str	r2, [r1, #4]
 8009c74:	2301      	movs	r3, #1
 8009c76:	4093      	lsls	r3, r2
 8009c78:	608b      	str	r3, [r1, #8]
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	f001 fa70 	bl	800b160 <_Bfree>
 8009c80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c82:	2200      	movs	r2, #0
 8009c84:	601a      	str	r2, [r3, #0]
 8009c86:	1e3b      	subs	r3, r7, #0
 8009c88:	bfaa      	itet	ge
 8009c8a:	2300      	movge	r3, #0
 8009c8c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009c90:	f8c8 3000 	strge.w	r3, [r8]
 8009c94:	4b9a      	ldr	r3, [pc, #616]	; (8009f00 <_dtoa_r+0x2d8>)
 8009c96:	bfbc      	itt	lt
 8009c98:	2201      	movlt	r2, #1
 8009c9a:	f8c8 2000 	strlt.w	r2, [r8]
 8009c9e:	ea33 030b 	bics.w	r3, r3, fp
 8009ca2:	d11b      	bne.n	8009cdc <_dtoa_r+0xb4>
 8009ca4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ca6:	f242 730f 	movw	r3, #9999	; 0x270f
 8009caa:	6013      	str	r3, [r2, #0]
 8009cac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009cb0:	4333      	orrs	r3, r6
 8009cb2:	f000 8592 	beq.w	800a7da <_dtoa_r+0xbb2>
 8009cb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cb8:	b963      	cbnz	r3, 8009cd4 <_dtoa_r+0xac>
 8009cba:	4b92      	ldr	r3, [pc, #584]	; (8009f04 <_dtoa_r+0x2dc>)
 8009cbc:	e022      	b.n	8009d04 <_dtoa_r+0xdc>
 8009cbe:	4b92      	ldr	r3, [pc, #584]	; (8009f08 <_dtoa_r+0x2e0>)
 8009cc0:	9301      	str	r3, [sp, #4]
 8009cc2:	3308      	adds	r3, #8
 8009cc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009cc6:	6013      	str	r3, [r2, #0]
 8009cc8:	9801      	ldr	r0, [sp, #4]
 8009cca:	b013      	add	sp, #76	; 0x4c
 8009ccc:	ecbd 8b04 	vpop	{d8-d9}
 8009cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cd4:	4b8b      	ldr	r3, [pc, #556]	; (8009f04 <_dtoa_r+0x2dc>)
 8009cd6:	9301      	str	r3, [sp, #4]
 8009cd8:	3303      	adds	r3, #3
 8009cda:	e7f3      	b.n	8009cc4 <_dtoa_r+0x9c>
 8009cdc:	2200      	movs	r2, #0
 8009cde:	2300      	movs	r3, #0
 8009ce0:	4650      	mov	r0, sl
 8009ce2:	4659      	mov	r1, fp
 8009ce4:	f7f6 ff10 	bl	8000b08 <__aeabi_dcmpeq>
 8009ce8:	ec4b ab19 	vmov	d9, sl, fp
 8009cec:	4680      	mov	r8, r0
 8009cee:	b158      	cbz	r0, 8009d08 <_dtoa_r+0xe0>
 8009cf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	6013      	str	r3, [r2, #0]
 8009cf6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	f000 856b 	beq.w	800a7d4 <_dtoa_r+0xbac>
 8009cfe:	4883      	ldr	r0, [pc, #524]	; (8009f0c <_dtoa_r+0x2e4>)
 8009d00:	6018      	str	r0, [r3, #0]
 8009d02:	1e43      	subs	r3, r0, #1
 8009d04:	9301      	str	r3, [sp, #4]
 8009d06:	e7df      	b.n	8009cc8 <_dtoa_r+0xa0>
 8009d08:	ec4b ab10 	vmov	d0, sl, fp
 8009d0c:	aa10      	add	r2, sp, #64	; 0x40
 8009d0e:	a911      	add	r1, sp, #68	; 0x44
 8009d10:	4620      	mov	r0, r4
 8009d12:	f001 fdd3 	bl	800b8bc <__d2b>
 8009d16:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009d1a:	ee08 0a10 	vmov	s16, r0
 8009d1e:	2d00      	cmp	r5, #0
 8009d20:	f000 8084 	beq.w	8009e2c <_dtoa_r+0x204>
 8009d24:	ee19 3a90 	vmov	r3, s19
 8009d28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d2c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009d30:	4656      	mov	r6, sl
 8009d32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009d36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009d3a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009d3e:	4b74      	ldr	r3, [pc, #464]	; (8009f10 <_dtoa_r+0x2e8>)
 8009d40:	2200      	movs	r2, #0
 8009d42:	4630      	mov	r0, r6
 8009d44:	4639      	mov	r1, r7
 8009d46:	f7f6 fabf 	bl	80002c8 <__aeabi_dsub>
 8009d4a:	a365      	add	r3, pc, #404	; (adr r3, 8009ee0 <_dtoa_r+0x2b8>)
 8009d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d50:	f7f6 fc72 	bl	8000638 <__aeabi_dmul>
 8009d54:	a364      	add	r3, pc, #400	; (adr r3, 8009ee8 <_dtoa_r+0x2c0>)
 8009d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d5a:	f7f6 fab7 	bl	80002cc <__adddf3>
 8009d5e:	4606      	mov	r6, r0
 8009d60:	4628      	mov	r0, r5
 8009d62:	460f      	mov	r7, r1
 8009d64:	f7f6 fbfe 	bl	8000564 <__aeabi_i2d>
 8009d68:	a361      	add	r3, pc, #388	; (adr r3, 8009ef0 <_dtoa_r+0x2c8>)
 8009d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d6e:	f7f6 fc63 	bl	8000638 <__aeabi_dmul>
 8009d72:	4602      	mov	r2, r0
 8009d74:	460b      	mov	r3, r1
 8009d76:	4630      	mov	r0, r6
 8009d78:	4639      	mov	r1, r7
 8009d7a:	f7f6 faa7 	bl	80002cc <__adddf3>
 8009d7e:	4606      	mov	r6, r0
 8009d80:	460f      	mov	r7, r1
 8009d82:	f7f6 ff09 	bl	8000b98 <__aeabi_d2iz>
 8009d86:	2200      	movs	r2, #0
 8009d88:	9000      	str	r0, [sp, #0]
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	4630      	mov	r0, r6
 8009d8e:	4639      	mov	r1, r7
 8009d90:	f7f6 fec4 	bl	8000b1c <__aeabi_dcmplt>
 8009d94:	b150      	cbz	r0, 8009dac <_dtoa_r+0x184>
 8009d96:	9800      	ldr	r0, [sp, #0]
 8009d98:	f7f6 fbe4 	bl	8000564 <__aeabi_i2d>
 8009d9c:	4632      	mov	r2, r6
 8009d9e:	463b      	mov	r3, r7
 8009da0:	f7f6 feb2 	bl	8000b08 <__aeabi_dcmpeq>
 8009da4:	b910      	cbnz	r0, 8009dac <_dtoa_r+0x184>
 8009da6:	9b00      	ldr	r3, [sp, #0]
 8009da8:	3b01      	subs	r3, #1
 8009daa:	9300      	str	r3, [sp, #0]
 8009dac:	9b00      	ldr	r3, [sp, #0]
 8009dae:	2b16      	cmp	r3, #22
 8009db0:	d85a      	bhi.n	8009e68 <_dtoa_r+0x240>
 8009db2:	9a00      	ldr	r2, [sp, #0]
 8009db4:	4b57      	ldr	r3, [pc, #348]	; (8009f14 <_dtoa_r+0x2ec>)
 8009db6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dbe:	ec51 0b19 	vmov	r0, r1, d9
 8009dc2:	f7f6 feab 	bl	8000b1c <__aeabi_dcmplt>
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	d050      	beq.n	8009e6c <_dtoa_r+0x244>
 8009dca:	9b00      	ldr	r3, [sp, #0]
 8009dcc:	3b01      	subs	r3, #1
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8009dd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009dd6:	1b5d      	subs	r5, r3, r5
 8009dd8:	1e6b      	subs	r3, r5, #1
 8009dda:	9305      	str	r3, [sp, #20]
 8009ddc:	bf45      	ittet	mi
 8009dde:	f1c5 0301 	rsbmi	r3, r5, #1
 8009de2:	9304      	strmi	r3, [sp, #16]
 8009de4:	2300      	movpl	r3, #0
 8009de6:	2300      	movmi	r3, #0
 8009de8:	bf4c      	ite	mi
 8009dea:	9305      	strmi	r3, [sp, #20]
 8009dec:	9304      	strpl	r3, [sp, #16]
 8009dee:	9b00      	ldr	r3, [sp, #0]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	db3d      	blt.n	8009e70 <_dtoa_r+0x248>
 8009df4:	9b05      	ldr	r3, [sp, #20]
 8009df6:	9a00      	ldr	r2, [sp, #0]
 8009df8:	920a      	str	r2, [sp, #40]	; 0x28
 8009dfa:	4413      	add	r3, r2
 8009dfc:	9305      	str	r3, [sp, #20]
 8009dfe:	2300      	movs	r3, #0
 8009e00:	9307      	str	r3, [sp, #28]
 8009e02:	9b06      	ldr	r3, [sp, #24]
 8009e04:	2b09      	cmp	r3, #9
 8009e06:	f200 8089 	bhi.w	8009f1c <_dtoa_r+0x2f4>
 8009e0a:	2b05      	cmp	r3, #5
 8009e0c:	bfc4      	itt	gt
 8009e0e:	3b04      	subgt	r3, #4
 8009e10:	9306      	strgt	r3, [sp, #24]
 8009e12:	9b06      	ldr	r3, [sp, #24]
 8009e14:	f1a3 0302 	sub.w	r3, r3, #2
 8009e18:	bfcc      	ite	gt
 8009e1a:	2500      	movgt	r5, #0
 8009e1c:	2501      	movle	r5, #1
 8009e1e:	2b03      	cmp	r3, #3
 8009e20:	f200 8087 	bhi.w	8009f32 <_dtoa_r+0x30a>
 8009e24:	e8df f003 	tbb	[pc, r3]
 8009e28:	59383a2d 	.word	0x59383a2d
 8009e2c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009e30:	441d      	add	r5, r3
 8009e32:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009e36:	2b20      	cmp	r3, #32
 8009e38:	bfc1      	itttt	gt
 8009e3a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009e3e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009e42:	fa0b f303 	lslgt.w	r3, fp, r3
 8009e46:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009e4a:	bfda      	itte	le
 8009e4c:	f1c3 0320 	rsble	r3, r3, #32
 8009e50:	fa06 f003 	lslle.w	r0, r6, r3
 8009e54:	4318      	orrgt	r0, r3
 8009e56:	f7f6 fb75 	bl	8000544 <__aeabi_ui2d>
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	4606      	mov	r6, r0
 8009e5e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009e62:	3d01      	subs	r5, #1
 8009e64:	930e      	str	r3, [sp, #56]	; 0x38
 8009e66:	e76a      	b.n	8009d3e <_dtoa_r+0x116>
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e7b2      	b.n	8009dd2 <_dtoa_r+0x1aa>
 8009e6c:	900b      	str	r0, [sp, #44]	; 0x2c
 8009e6e:	e7b1      	b.n	8009dd4 <_dtoa_r+0x1ac>
 8009e70:	9b04      	ldr	r3, [sp, #16]
 8009e72:	9a00      	ldr	r2, [sp, #0]
 8009e74:	1a9b      	subs	r3, r3, r2
 8009e76:	9304      	str	r3, [sp, #16]
 8009e78:	4253      	negs	r3, r2
 8009e7a:	9307      	str	r3, [sp, #28]
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8009e80:	e7bf      	b.n	8009e02 <_dtoa_r+0x1da>
 8009e82:	2300      	movs	r3, #0
 8009e84:	9308      	str	r3, [sp, #32]
 8009e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	dc55      	bgt.n	8009f38 <_dtoa_r+0x310>
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009e92:	461a      	mov	r2, r3
 8009e94:	9209      	str	r2, [sp, #36]	; 0x24
 8009e96:	e00c      	b.n	8009eb2 <_dtoa_r+0x28a>
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e7f3      	b.n	8009e84 <_dtoa_r+0x25c>
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ea0:	9308      	str	r3, [sp, #32]
 8009ea2:	9b00      	ldr	r3, [sp, #0]
 8009ea4:	4413      	add	r3, r2
 8009ea6:	9302      	str	r3, [sp, #8]
 8009ea8:	3301      	adds	r3, #1
 8009eaa:	2b01      	cmp	r3, #1
 8009eac:	9303      	str	r3, [sp, #12]
 8009eae:	bfb8      	it	lt
 8009eb0:	2301      	movlt	r3, #1
 8009eb2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	6042      	str	r2, [r0, #4]
 8009eb8:	2204      	movs	r2, #4
 8009eba:	f102 0614 	add.w	r6, r2, #20
 8009ebe:	429e      	cmp	r6, r3
 8009ec0:	6841      	ldr	r1, [r0, #4]
 8009ec2:	d93d      	bls.n	8009f40 <_dtoa_r+0x318>
 8009ec4:	4620      	mov	r0, r4
 8009ec6:	f001 f90b 	bl	800b0e0 <_Balloc>
 8009eca:	9001      	str	r0, [sp, #4]
 8009ecc:	2800      	cmp	r0, #0
 8009ece:	d13b      	bne.n	8009f48 <_dtoa_r+0x320>
 8009ed0:	4b11      	ldr	r3, [pc, #68]	; (8009f18 <_dtoa_r+0x2f0>)
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009ed8:	e6c0      	b.n	8009c5c <_dtoa_r+0x34>
 8009eda:	2301      	movs	r3, #1
 8009edc:	e7df      	b.n	8009e9e <_dtoa_r+0x276>
 8009ede:	bf00      	nop
 8009ee0:	636f4361 	.word	0x636f4361
 8009ee4:	3fd287a7 	.word	0x3fd287a7
 8009ee8:	8b60c8b3 	.word	0x8b60c8b3
 8009eec:	3fc68a28 	.word	0x3fc68a28
 8009ef0:	509f79fb 	.word	0x509f79fb
 8009ef4:	3fd34413 	.word	0x3fd34413
 8009ef8:	080296ee 	.word	0x080296ee
 8009efc:	08029705 	.word	0x08029705
 8009f00:	7ff00000 	.word	0x7ff00000
 8009f04:	080296ea 	.word	0x080296ea
 8009f08:	080296e1 	.word	0x080296e1
 8009f0c:	08029565 	.word	0x08029565
 8009f10:	3ff80000 	.word	0x3ff80000
 8009f14:	08029870 	.word	0x08029870
 8009f18:	08029760 	.word	0x08029760
 8009f1c:	2501      	movs	r5, #1
 8009f1e:	2300      	movs	r3, #0
 8009f20:	9306      	str	r3, [sp, #24]
 8009f22:	9508      	str	r5, [sp, #32]
 8009f24:	f04f 33ff 	mov.w	r3, #4294967295
 8009f28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	2312      	movs	r3, #18
 8009f30:	e7b0      	b.n	8009e94 <_dtoa_r+0x26c>
 8009f32:	2301      	movs	r3, #1
 8009f34:	9308      	str	r3, [sp, #32]
 8009f36:	e7f5      	b.n	8009f24 <_dtoa_r+0x2fc>
 8009f38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009f3e:	e7b8      	b.n	8009eb2 <_dtoa_r+0x28a>
 8009f40:	3101      	adds	r1, #1
 8009f42:	6041      	str	r1, [r0, #4]
 8009f44:	0052      	lsls	r2, r2, #1
 8009f46:	e7b8      	b.n	8009eba <_dtoa_r+0x292>
 8009f48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f4a:	9a01      	ldr	r2, [sp, #4]
 8009f4c:	601a      	str	r2, [r3, #0]
 8009f4e:	9b03      	ldr	r3, [sp, #12]
 8009f50:	2b0e      	cmp	r3, #14
 8009f52:	f200 809d 	bhi.w	800a090 <_dtoa_r+0x468>
 8009f56:	2d00      	cmp	r5, #0
 8009f58:	f000 809a 	beq.w	800a090 <_dtoa_r+0x468>
 8009f5c:	9b00      	ldr	r3, [sp, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	dd32      	ble.n	8009fc8 <_dtoa_r+0x3a0>
 8009f62:	4ab7      	ldr	r2, [pc, #732]	; (800a240 <_dtoa_r+0x618>)
 8009f64:	f003 030f 	and.w	r3, r3, #15
 8009f68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009f6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009f70:	9b00      	ldr	r3, [sp, #0]
 8009f72:	05d8      	lsls	r0, r3, #23
 8009f74:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009f78:	d516      	bpl.n	8009fa8 <_dtoa_r+0x380>
 8009f7a:	4bb2      	ldr	r3, [pc, #712]	; (800a244 <_dtoa_r+0x61c>)
 8009f7c:	ec51 0b19 	vmov	r0, r1, d9
 8009f80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009f84:	f7f6 fc82 	bl	800088c <__aeabi_ddiv>
 8009f88:	f007 070f 	and.w	r7, r7, #15
 8009f8c:	4682      	mov	sl, r0
 8009f8e:	468b      	mov	fp, r1
 8009f90:	2503      	movs	r5, #3
 8009f92:	4eac      	ldr	r6, [pc, #688]	; (800a244 <_dtoa_r+0x61c>)
 8009f94:	b957      	cbnz	r7, 8009fac <_dtoa_r+0x384>
 8009f96:	4642      	mov	r2, r8
 8009f98:	464b      	mov	r3, r9
 8009f9a:	4650      	mov	r0, sl
 8009f9c:	4659      	mov	r1, fp
 8009f9e:	f7f6 fc75 	bl	800088c <__aeabi_ddiv>
 8009fa2:	4682      	mov	sl, r0
 8009fa4:	468b      	mov	fp, r1
 8009fa6:	e028      	b.n	8009ffa <_dtoa_r+0x3d2>
 8009fa8:	2502      	movs	r5, #2
 8009faa:	e7f2      	b.n	8009f92 <_dtoa_r+0x36a>
 8009fac:	07f9      	lsls	r1, r7, #31
 8009fae:	d508      	bpl.n	8009fc2 <_dtoa_r+0x39a>
 8009fb0:	4640      	mov	r0, r8
 8009fb2:	4649      	mov	r1, r9
 8009fb4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009fb8:	f7f6 fb3e 	bl	8000638 <__aeabi_dmul>
 8009fbc:	3501      	adds	r5, #1
 8009fbe:	4680      	mov	r8, r0
 8009fc0:	4689      	mov	r9, r1
 8009fc2:	107f      	asrs	r7, r7, #1
 8009fc4:	3608      	adds	r6, #8
 8009fc6:	e7e5      	b.n	8009f94 <_dtoa_r+0x36c>
 8009fc8:	f000 809b 	beq.w	800a102 <_dtoa_r+0x4da>
 8009fcc:	9b00      	ldr	r3, [sp, #0]
 8009fce:	4f9d      	ldr	r7, [pc, #628]	; (800a244 <_dtoa_r+0x61c>)
 8009fd0:	425e      	negs	r6, r3
 8009fd2:	4b9b      	ldr	r3, [pc, #620]	; (800a240 <_dtoa_r+0x618>)
 8009fd4:	f006 020f 	and.w	r2, r6, #15
 8009fd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe0:	ec51 0b19 	vmov	r0, r1, d9
 8009fe4:	f7f6 fb28 	bl	8000638 <__aeabi_dmul>
 8009fe8:	1136      	asrs	r6, r6, #4
 8009fea:	4682      	mov	sl, r0
 8009fec:	468b      	mov	fp, r1
 8009fee:	2300      	movs	r3, #0
 8009ff0:	2502      	movs	r5, #2
 8009ff2:	2e00      	cmp	r6, #0
 8009ff4:	d17a      	bne.n	800a0ec <_dtoa_r+0x4c4>
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d1d3      	bne.n	8009fa2 <_dtoa_r+0x37a>
 8009ffa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	f000 8082 	beq.w	800a106 <_dtoa_r+0x4de>
 800a002:	4b91      	ldr	r3, [pc, #580]	; (800a248 <_dtoa_r+0x620>)
 800a004:	2200      	movs	r2, #0
 800a006:	4650      	mov	r0, sl
 800a008:	4659      	mov	r1, fp
 800a00a:	f7f6 fd87 	bl	8000b1c <__aeabi_dcmplt>
 800a00e:	2800      	cmp	r0, #0
 800a010:	d079      	beq.n	800a106 <_dtoa_r+0x4de>
 800a012:	9b03      	ldr	r3, [sp, #12]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d076      	beq.n	800a106 <_dtoa_r+0x4de>
 800a018:	9b02      	ldr	r3, [sp, #8]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	dd36      	ble.n	800a08c <_dtoa_r+0x464>
 800a01e:	9b00      	ldr	r3, [sp, #0]
 800a020:	4650      	mov	r0, sl
 800a022:	4659      	mov	r1, fp
 800a024:	1e5f      	subs	r7, r3, #1
 800a026:	2200      	movs	r2, #0
 800a028:	4b88      	ldr	r3, [pc, #544]	; (800a24c <_dtoa_r+0x624>)
 800a02a:	f7f6 fb05 	bl	8000638 <__aeabi_dmul>
 800a02e:	9e02      	ldr	r6, [sp, #8]
 800a030:	4682      	mov	sl, r0
 800a032:	468b      	mov	fp, r1
 800a034:	3501      	adds	r5, #1
 800a036:	4628      	mov	r0, r5
 800a038:	f7f6 fa94 	bl	8000564 <__aeabi_i2d>
 800a03c:	4652      	mov	r2, sl
 800a03e:	465b      	mov	r3, fp
 800a040:	f7f6 fafa 	bl	8000638 <__aeabi_dmul>
 800a044:	4b82      	ldr	r3, [pc, #520]	; (800a250 <_dtoa_r+0x628>)
 800a046:	2200      	movs	r2, #0
 800a048:	f7f6 f940 	bl	80002cc <__adddf3>
 800a04c:	46d0      	mov	r8, sl
 800a04e:	46d9      	mov	r9, fp
 800a050:	4682      	mov	sl, r0
 800a052:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a056:	2e00      	cmp	r6, #0
 800a058:	d158      	bne.n	800a10c <_dtoa_r+0x4e4>
 800a05a:	4b7e      	ldr	r3, [pc, #504]	; (800a254 <_dtoa_r+0x62c>)
 800a05c:	2200      	movs	r2, #0
 800a05e:	4640      	mov	r0, r8
 800a060:	4649      	mov	r1, r9
 800a062:	f7f6 f931 	bl	80002c8 <__aeabi_dsub>
 800a066:	4652      	mov	r2, sl
 800a068:	465b      	mov	r3, fp
 800a06a:	4680      	mov	r8, r0
 800a06c:	4689      	mov	r9, r1
 800a06e:	f7f6 fd73 	bl	8000b58 <__aeabi_dcmpgt>
 800a072:	2800      	cmp	r0, #0
 800a074:	f040 8295 	bne.w	800a5a2 <_dtoa_r+0x97a>
 800a078:	4652      	mov	r2, sl
 800a07a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a07e:	4640      	mov	r0, r8
 800a080:	4649      	mov	r1, r9
 800a082:	f7f6 fd4b 	bl	8000b1c <__aeabi_dcmplt>
 800a086:	2800      	cmp	r0, #0
 800a088:	f040 8289 	bne.w	800a59e <_dtoa_r+0x976>
 800a08c:	ec5b ab19 	vmov	sl, fp, d9
 800a090:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a092:	2b00      	cmp	r3, #0
 800a094:	f2c0 8148 	blt.w	800a328 <_dtoa_r+0x700>
 800a098:	9a00      	ldr	r2, [sp, #0]
 800a09a:	2a0e      	cmp	r2, #14
 800a09c:	f300 8144 	bgt.w	800a328 <_dtoa_r+0x700>
 800a0a0:	4b67      	ldr	r3, [pc, #412]	; (800a240 <_dtoa_r+0x618>)
 800a0a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a0aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	f280 80d5 	bge.w	800a25c <_dtoa_r+0x634>
 800a0b2:	9b03      	ldr	r3, [sp, #12]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	f300 80d1 	bgt.w	800a25c <_dtoa_r+0x634>
 800a0ba:	f040 826f 	bne.w	800a59c <_dtoa_r+0x974>
 800a0be:	4b65      	ldr	r3, [pc, #404]	; (800a254 <_dtoa_r+0x62c>)
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	4640      	mov	r0, r8
 800a0c4:	4649      	mov	r1, r9
 800a0c6:	f7f6 fab7 	bl	8000638 <__aeabi_dmul>
 800a0ca:	4652      	mov	r2, sl
 800a0cc:	465b      	mov	r3, fp
 800a0ce:	f7f6 fd39 	bl	8000b44 <__aeabi_dcmpge>
 800a0d2:	9e03      	ldr	r6, [sp, #12]
 800a0d4:	4637      	mov	r7, r6
 800a0d6:	2800      	cmp	r0, #0
 800a0d8:	f040 8245 	bne.w	800a566 <_dtoa_r+0x93e>
 800a0dc:	9d01      	ldr	r5, [sp, #4]
 800a0de:	2331      	movs	r3, #49	; 0x31
 800a0e0:	f805 3b01 	strb.w	r3, [r5], #1
 800a0e4:	9b00      	ldr	r3, [sp, #0]
 800a0e6:	3301      	adds	r3, #1
 800a0e8:	9300      	str	r3, [sp, #0]
 800a0ea:	e240      	b.n	800a56e <_dtoa_r+0x946>
 800a0ec:	07f2      	lsls	r2, r6, #31
 800a0ee:	d505      	bpl.n	800a0fc <_dtoa_r+0x4d4>
 800a0f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0f4:	f7f6 faa0 	bl	8000638 <__aeabi_dmul>
 800a0f8:	3501      	adds	r5, #1
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	1076      	asrs	r6, r6, #1
 800a0fe:	3708      	adds	r7, #8
 800a100:	e777      	b.n	8009ff2 <_dtoa_r+0x3ca>
 800a102:	2502      	movs	r5, #2
 800a104:	e779      	b.n	8009ffa <_dtoa_r+0x3d2>
 800a106:	9f00      	ldr	r7, [sp, #0]
 800a108:	9e03      	ldr	r6, [sp, #12]
 800a10a:	e794      	b.n	800a036 <_dtoa_r+0x40e>
 800a10c:	9901      	ldr	r1, [sp, #4]
 800a10e:	4b4c      	ldr	r3, [pc, #304]	; (800a240 <_dtoa_r+0x618>)
 800a110:	4431      	add	r1, r6
 800a112:	910d      	str	r1, [sp, #52]	; 0x34
 800a114:	9908      	ldr	r1, [sp, #32]
 800a116:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a11a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a11e:	2900      	cmp	r1, #0
 800a120:	d043      	beq.n	800a1aa <_dtoa_r+0x582>
 800a122:	494d      	ldr	r1, [pc, #308]	; (800a258 <_dtoa_r+0x630>)
 800a124:	2000      	movs	r0, #0
 800a126:	f7f6 fbb1 	bl	800088c <__aeabi_ddiv>
 800a12a:	4652      	mov	r2, sl
 800a12c:	465b      	mov	r3, fp
 800a12e:	f7f6 f8cb 	bl	80002c8 <__aeabi_dsub>
 800a132:	9d01      	ldr	r5, [sp, #4]
 800a134:	4682      	mov	sl, r0
 800a136:	468b      	mov	fp, r1
 800a138:	4649      	mov	r1, r9
 800a13a:	4640      	mov	r0, r8
 800a13c:	f7f6 fd2c 	bl	8000b98 <__aeabi_d2iz>
 800a140:	4606      	mov	r6, r0
 800a142:	f7f6 fa0f 	bl	8000564 <__aeabi_i2d>
 800a146:	4602      	mov	r2, r0
 800a148:	460b      	mov	r3, r1
 800a14a:	4640      	mov	r0, r8
 800a14c:	4649      	mov	r1, r9
 800a14e:	f7f6 f8bb 	bl	80002c8 <__aeabi_dsub>
 800a152:	3630      	adds	r6, #48	; 0x30
 800a154:	f805 6b01 	strb.w	r6, [r5], #1
 800a158:	4652      	mov	r2, sl
 800a15a:	465b      	mov	r3, fp
 800a15c:	4680      	mov	r8, r0
 800a15e:	4689      	mov	r9, r1
 800a160:	f7f6 fcdc 	bl	8000b1c <__aeabi_dcmplt>
 800a164:	2800      	cmp	r0, #0
 800a166:	d163      	bne.n	800a230 <_dtoa_r+0x608>
 800a168:	4642      	mov	r2, r8
 800a16a:	464b      	mov	r3, r9
 800a16c:	4936      	ldr	r1, [pc, #216]	; (800a248 <_dtoa_r+0x620>)
 800a16e:	2000      	movs	r0, #0
 800a170:	f7f6 f8aa 	bl	80002c8 <__aeabi_dsub>
 800a174:	4652      	mov	r2, sl
 800a176:	465b      	mov	r3, fp
 800a178:	f7f6 fcd0 	bl	8000b1c <__aeabi_dcmplt>
 800a17c:	2800      	cmp	r0, #0
 800a17e:	f040 80b5 	bne.w	800a2ec <_dtoa_r+0x6c4>
 800a182:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a184:	429d      	cmp	r5, r3
 800a186:	d081      	beq.n	800a08c <_dtoa_r+0x464>
 800a188:	4b30      	ldr	r3, [pc, #192]	; (800a24c <_dtoa_r+0x624>)
 800a18a:	2200      	movs	r2, #0
 800a18c:	4650      	mov	r0, sl
 800a18e:	4659      	mov	r1, fp
 800a190:	f7f6 fa52 	bl	8000638 <__aeabi_dmul>
 800a194:	4b2d      	ldr	r3, [pc, #180]	; (800a24c <_dtoa_r+0x624>)
 800a196:	4682      	mov	sl, r0
 800a198:	468b      	mov	fp, r1
 800a19a:	4640      	mov	r0, r8
 800a19c:	4649      	mov	r1, r9
 800a19e:	2200      	movs	r2, #0
 800a1a0:	f7f6 fa4a 	bl	8000638 <__aeabi_dmul>
 800a1a4:	4680      	mov	r8, r0
 800a1a6:	4689      	mov	r9, r1
 800a1a8:	e7c6      	b.n	800a138 <_dtoa_r+0x510>
 800a1aa:	4650      	mov	r0, sl
 800a1ac:	4659      	mov	r1, fp
 800a1ae:	f7f6 fa43 	bl	8000638 <__aeabi_dmul>
 800a1b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1b4:	9d01      	ldr	r5, [sp, #4]
 800a1b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1b8:	4682      	mov	sl, r0
 800a1ba:	468b      	mov	fp, r1
 800a1bc:	4649      	mov	r1, r9
 800a1be:	4640      	mov	r0, r8
 800a1c0:	f7f6 fcea 	bl	8000b98 <__aeabi_d2iz>
 800a1c4:	4606      	mov	r6, r0
 800a1c6:	f7f6 f9cd 	bl	8000564 <__aeabi_i2d>
 800a1ca:	3630      	adds	r6, #48	; 0x30
 800a1cc:	4602      	mov	r2, r0
 800a1ce:	460b      	mov	r3, r1
 800a1d0:	4640      	mov	r0, r8
 800a1d2:	4649      	mov	r1, r9
 800a1d4:	f7f6 f878 	bl	80002c8 <__aeabi_dsub>
 800a1d8:	f805 6b01 	strb.w	r6, [r5], #1
 800a1dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a1de:	429d      	cmp	r5, r3
 800a1e0:	4680      	mov	r8, r0
 800a1e2:	4689      	mov	r9, r1
 800a1e4:	f04f 0200 	mov.w	r2, #0
 800a1e8:	d124      	bne.n	800a234 <_dtoa_r+0x60c>
 800a1ea:	4b1b      	ldr	r3, [pc, #108]	; (800a258 <_dtoa_r+0x630>)
 800a1ec:	4650      	mov	r0, sl
 800a1ee:	4659      	mov	r1, fp
 800a1f0:	f7f6 f86c 	bl	80002cc <__adddf3>
 800a1f4:	4602      	mov	r2, r0
 800a1f6:	460b      	mov	r3, r1
 800a1f8:	4640      	mov	r0, r8
 800a1fa:	4649      	mov	r1, r9
 800a1fc:	f7f6 fcac 	bl	8000b58 <__aeabi_dcmpgt>
 800a200:	2800      	cmp	r0, #0
 800a202:	d173      	bne.n	800a2ec <_dtoa_r+0x6c4>
 800a204:	4652      	mov	r2, sl
 800a206:	465b      	mov	r3, fp
 800a208:	4913      	ldr	r1, [pc, #76]	; (800a258 <_dtoa_r+0x630>)
 800a20a:	2000      	movs	r0, #0
 800a20c:	f7f6 f85c 	bl	80002c8 <__aeabi_dsub>
 800a210:	4602      	mov	r2, r0
 800a212:	460b      	mov	r3, r1
 800a214:	4640      	mov	r0, r8
 800a216:	4649      	mov	r1, r9
 800a218:	f7f6 fc80 	bl	8000b1c <__aeabi_dcmplt>
 800a21c:	2800      	cmp	r0, #0
 800a21e:	f43f af35 	beq.w	800a08c <_dtoa_r+0x464>
 800a222:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a224:	1e6b      	subs	r3, r5, #1
 800a226:	930f      	str	r3, [sp, #60]	; 0x3c
 800a228:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a22c:	2b30      	cmp	r3, #48	; 0x30
 800a22e:	d0f8      	beq.n	800a222 <_dtoa_r+0x5fa>
 800a230:	9700      	str	r7, [sp, #0]
 800a232:	e049      	b.n	800a2c8 <_dtoa_r+0x6a0>
 800a234:	4b05      	ldr	r3, [pc, #20]	; (800a24c <_dtoa_r+0x624>)
 800a236:	f7f6 f9ff 	bl	8000638 <__aeabi_dmul>
 800a23a:	4680      	mov	r8, r0
 800a23c:	4689      	mov	r9, r1
 800a23e:	e7bd      	b.n	800a1bc <_dtoa_r+0x594>
 800a240:	08029870 	.word	0x08029870
 800a244:	08029848 	.word	0x08029848
 800a248:	3ff00000 	.word	0x3ff00000
 800a24c:	40240000 	.word	0x40240000
 800a250:	401c0000 	.word	0x401c0000
 800a254:	40140000 	.word	0x40140000
 800a258:	3fe00000 	.word	0x3fe00000
 800a25c:	9d01      	ldr	r5, [sp, #4]
 800a25e:	4656      	mov	r6, sl
 800a260:	465f      	mov	r7, fp
 800a262:	4642      	mov	r2, r8
 800a264:	464b      	mov	r3, r9
 800a266:	4630      	mov	r0, r6
 800a268:	4639      	mov	r1, r7
 800a26a:	f7f6 fb0f 	bl	800088c <__aeabi_ddiv>
 800a26e:	f7f6 fc93 	bl	8000b98 <__aeabi_d2iz>
 800a272:	4682      	mov	sl, r0
 800a274:	f7f6 f976 	bl	8000564 <__aeabi_i2d>
 800a278:	4642      	mov	r2, r8
 800a27a:	464b      	mov	r3, r9
 800a27c:	f7f6 f9dc 	bl	8000638 <__aeabi_dmul>
 800a280:	4602      	mov	r2, r0
 800a282:	460b      	mov	r3, r1
 800a284:	4630      	mov	r0, r6
 800a286:	4639      	mov	r1, r7
 800a288:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a28c:	f7f6 f81c 	bl	80002c8 <__aeabi_dsub>
 800a290:	f805 6b01 	strb.w	r6, [r5], #1
 800a294:	9e01      	ldr	r6, [sp, #4]
 800a296:	9f03      	ldr	r7, [sp, #12]
 800a298:	1bae      	subs	r6, r5, r6
 800a29a:	42b7      	cmp	r7, r6
 800a29c:	4602      	mov	r2, r0
 800a29e:	460b      	mov	r3, r1
 800a2a0:	d135      	bne.n	800a30e <_dtoa_r+0x6e6>
 800a2a2:	f7f6 f813 	bl	80002cc <__adddf3>
 800a2a6:	4642      	mov	r2, r8
 800a2a8:	464b      	mov	r3, r9
 800a2aa:	4606      	mov	r6, r0
 800a2ac:	460f      	mov	r7, r1
 800a2ae:	f7f6 fc53 	bl	8000b58 <__aeabi_dcmpgt>
 800a2b2:	b9d0      	cbnz	r0, 800a2ea <_dtoa_r+0x6c2>
 800a2b4:	4642      	mov	r2, r8
 800a2b6:	464b      	mov	r3, r9
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	4639      	mov	r1, r7
 800a2bc:	f7f6 fc24 	bl	8000b08 <__aeabi_dcmpeq>
 800a2c0:	b110      	cbz	r0, 800a2c8 <_dtoa_r+0x6a0>
 800a2c2:	f01a 0f01 	tst.w	sl, #1
 800a2c6:	d110      	bne.n	800a2ea <_dtoa_r+0x6c2>
 800a2c8:	4620      	mov	r0, r4
 800a2ca:	ee18 1a10 	vmov	r1, s16
 800a2ce:	f000 ff47 	bl	800b160 <_Bfree>
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	9800      	ldr	r0, [sp, #0]
 800a2d6:	702b      	strb	r3, [r5, #0]
 800a2d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2da:	3001      	adds	r0, #1
 800a2dc:	6018      	str	r0, [r3, #0]
 800a2de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	f43f acf1 	beq.w	8009cc8 <_dtoa_r+0xa0>
 800a2e6:	601d      	str	r5, [r3, #0]
 800a2e8:	e4ee      	b.n	8009cc8 <_dtoa_r+0xa0>
 800a2ea:	9f00      	ldr	r7, [sp, #0]
 800a2ec:	462b      	mov	r3, r5
 800a2ee:	461d      	mov	r5, r3
 800a2f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a2f4:	2a39      	cmp	r2, #57	; 0x39
 800a2f6:	d106      	bne.n	800a306 <_dtoa_r+0x6de>
 800a2f8:	9a01      	ldr	r2, [sp, #4]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d1f7      	bne.n	800a2ee <_dtoa_r+0x6c6>
 800a2fe:	9901      	ldr	r1, [sp, #4]
 800a300:	2230      	movs	r2, #48	; 0x30
 800a302:	3701      	adds	r7, #1
 800a304:	700a      	strb	r2, [r1, #0]
 800a306:	781a      	ldrb	r2, [r3, #0]
 800a308:	3201      	adds	r2, #1
 800a30a:	701a      	strb	r2, [r3, #0]
 800a30c:	e790      	b.n	800a230 <_dtoa_r+0x608>
 800a30e:	4ba6      	ldr	r3, [pc, #664]	; (800a5a8 <_dtoa_r+0x980>)
 800a310:	2200      	movs	r2, #0
 800a312:	f7f6 f991 	bl	8000638 <__aeabi_dmul>
 800a316:	2200      	movs	r2, #0
 800a318:	2300      	movs	r3, #0
 800a31a:	4606      	mov	r6, r0
 800a31c:	460f      	mov	r7, r1
 800a31e:	f7f6 fbf3 	bl	8000b08 <__aeabi_dcmpeq>
 800a322:	2800      	cmp	r0, #0
 800a324:	d09d      	beq.n	800a262 <_dtoa_r+0x63a>
 800a326:	e7cf      	b.n	800a2c8 <_dtoa_r+0x6a0>
 800a328:	9a08      	ldr	r2, [sp, #32]
 800a32a:	2a00      	cmp	r2, #0
 800a32c:	f000 80d7 	beq.w	800a4de <_dtoa_r+0x8b6>
 800a330:	9a06      	ldr	r2, [sp, #24]
 800a332:	2a01      	cmp	r2, #1
 800a334:	f300 80ba 	bgt.w	800a4ac <_dtoa_r+0x884>
 800a338:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a33a:	2a00      	cmp	r2, #0
 800a33c:	f000 80b2 	beq.w	800a4a4 <_dtoa_r+0x87c>
 800a340:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a344:	9e07      	ldr	r6, [sp, #28]
 800a346:	9d04      	ldr	r5, [sp, #16]
 800a348:	9a04      	ldr	r2, [sp, #16]
 800a34a:	441a      	add	r2, r3
 800a34c:	9204      	str	r2, [sp, #16]
 800a34e:	9a05      	ldr	r2, [sp, #20]
 800a350:	2101      	movs	r1, #1
 800a352:	441a      	add	r2, r3
 800a354:	4620      	mov	r0, r4
 800a356:	9205      	str	r2, [sp, #20]
 800a358:	f001 f804 	bl	800b364 <__i2b>
 800a35c:	4607      	mov	r7, r0
 800a35e:	2d00      	cmp	r5, #0
 800a360:	dd0c      	ble.n	800a37c <_dtoa_r+0x754>
 800a362:	9b05      	ldr	r3, [sp, #20]
 800a364:	2b00      	cmp	r3, #0
 800a366:	dd09      	ble.n	800a37c <_dtoa_r+0x754>
 800a368:	42ab      	cmp	r3, r5
 800a36a:	9a04      	ldr	r2, [sp, #16]
 800a36c:	bfa8      	it	ge
 800a36e:	462b      	movge	r3, r5
 800a370:	1ad2      	subs	r2, r2, r3
 800a372:	9204      	str	r2, [sp, #16]
 800a374:	9a05      	ldr	r2, [sp, #20]
 800a376:	1aed      	subs	r5, r5, r3
 800a378:	1ad3      	subs	r3, r2, r3
 800a37a:	9305      	str	r3, [sp, #20]
 800a37c:	9b07      	ldr	r3, [sp, #28]
 800a37e:	b31b      	cbz	r3, 800a3c8 <_dtoa_r+0x7a0>
 800a380:	9b08      	ldr	r3, [sp, #32]
 800a382:	2b00      	cmp	r3, #0
 800a384:	f000 80af 	beq.w	800a4e6 <_dtoa_r+0x8be>
 800a388:	2e00      	cmp	r6, #0
 800a38a:	dd13      	ble.n	800a3b4 <_dtoa_r+0x78c>
 800a38c:	4639      	mov	r1, r7
 800a38e:	4632      	mov	r2, r6
 800a390:	4620      	mov	r0, r4
 800a392:	f001 f8a7 	bl	800b4e4 <__pow5mult>
 800a396:	ee18 2a10 	vmov	r2, s16
 800a39a:	4601      	mov	r1, r0
 800a39c:	4607      	mov	r7, r0
 800a39e:	4620      	mov	r0, r4
 800a3a0:	f000 fff6 	bl	800b390 <__multiply>
 800a3a4:	ee18 1a10 	vmov	r1, s16
 800a3a8:	4680      	mov	r8, r0
 800a3aa:	4620      	mov	r0, r4
 800a3ac:	f000 fed8 	bl	800b160 <_Bfree>
 800a3b0:	ee08 8a10 	vmov	s16, r8
 800a3b4:	9b07      	ldr	r3, [sp, #28]
 800a3b6:	1b9a      	subs	r2, r3, r6
 800a3b8:	d006      	beq.n	800a3c8 <_dtoa_r+0x7a0>
 800a3ba:	ee18 1a10 	vmov	r1, s16
 800a3be:	4620      	mov	r0, r4
 800a3c0:	f001 f890 	bl	800b4e4 <__pow5mult>
 800a3c4:	ee08 0a10 	vmov	s16, r0
 800a3c8:	2101      	movs	r1, #1
 800a3ca:	4620      	mov	r0, r4
 800a3cc:	f000 ffca 	bl	800b364 <__i2b>
 800a3d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	4606      	mov	r6, r0
 800a3d6:	f340 8088 	ble.w	800a4ea <_dtoa_r+0x8c2>
 800a3da:	461a      	mov	r2, r3
 800a3dc:	4601      	mov	r1, r0
 800a3de:	4620      	mov	r0, r4
 800a3e0:	f001 f880 	bl	800b4e4 <__pow5mult>
 800a3e4:	9b06      	ldr	r3, [sp, #24]
 800a3e6:	2b01      	cmp	r3, #1
 800a3e8:	4606      	mov	r6, r0
 800a3ea:	f340 8081 	ble.w	800a4f0 <_dtoa_r+0x8c8>
 800a3ee:	f04f 0800 	mov.w	r8, #0
 800a3f2:	6933      	ldr	r3, [r6, #16]
 800a3f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a3f8:	6918      	ldr	r0, [r3, #16]
 800a3fa:	f000 ff63 	bl	800b2c4 <__hi0bits>
 800a3fe:	f1c0 0020 	rsb	r0, r0, #32
 800a402:	9b05      	ldr	r3, [sp, #20]
 800a404:	4418      	add	r0, r3
 800a406:	f010 001f 	ands.w	r0, r0, #31
 800a40a:	f000 8092 	beq.w	800a532 <_dtoa_r+0x90a>
 800a40e:	f1c0 0320 	rsb	r3, r0, #32
 800a412:	2b04      	cmp	r3, #4
 800a414:	f340 808a 	ble.w	800a52c <_dtoa_r+0x904>
 800a418:	f1c0 001c 	rsb	r0, r0, #28
 800a41c:	9b04      	ldr	r3, [sp, #16]
 800a41e:	4403      	add	r3, r0
 800a420:	9304      	str	r3, [sp, #16]
 800a422:	9b05      	ldr	r3, [sp, #20]
 800a424:	4403      	add	r3, r0
 800a426:	4405      	add	r5, r0
 800a428:	9305      	str	r3, [sp, #20]
 800a42a:	9b04      	ldr	r3, [sp, #16]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	dd07      	ble.n	800a440 <_dtoa_r+0x818>
 800a430:	ee18 1a10 	vmov	r1, s16
 800a434:	461a      	mov	r2, r3
 800a436:	4620      	mov	r0, r4
 800a438:	f001 f8ae 	bl	800b598 <__lshift>
 800a43c:	ee08 0a10 	vmov	s16, r0
 800a440:	9b05      	ldr	r3, [sp, #20]
 800a442:	2b00      	cmp	r3, #0
 800a444:	dd05      	ble.n	800a452 <_dtoa_r+0x82a>
 800a446:	4631      	mov	r1, r6
 800a448:	461a      	mov	r2, r3
 800a44a:	4620      	mov	r0, r4
 800a44c:	f001 f8a4 	bl	800b598 <__lshift>
 800a450:	4606      	mov	r6, r0
 800a452:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a454:	2b00      	cmp	r3, #0
 800a456:	d06e      	beq.n	800a536 <_dtoa_r+0x90e>
 800a458:	ee18 0a10 	vmov	r0, s16
 800a45c:	4631      	mov	r1, r6
 800a45e:	f001 f90b 	bl	800b678 <__mcmp>
 800a462:	2800      	cmp	r0, #0
 800a464:	da67      	bge.n	800a536 <_dtoa_r+0x90e>
 800a466:	9b00      	ldr	r3, [sp, #0]
 800a468:	3b01      	subs	r3, #1
 800a46a:	ee18 1a10 	vmov	r1, s16
 800a46e:	9300      	str	r3, [sp, #0]
 800a470:	220a      	movs	r2, #10
 800a472:	2300      	movs	r3, #0
 800a474:	4620      	mov	r0, r4
 800a476:	f000 fe95 	bl	800b1a4 <__multadd>
 800a47a:	9b08      	ldr	r3, [sp, #32]
 800a47c:	ee08 0a10 	vmov	s16, r0
 800a480:	2b00      	cmp	r3, #0
 800a482:	f000 81b1 	beq.w	800a7e8 <_dtoa_r+0xbc0>
 800a486:	2300      	movs	r3, #0
 800a488:	4639      	mov	r1, r7
 800a48a:	220a      	movs	r2, #10
 800a48c:	4620      	mov	r0, r4
 800a48e:	f000 fe89 	bl	800b1a4 <__multadd>
 800a492:	9b02      	ldr	r3, [sp, #8]
 800a494:	2b00      	cmp	r3, #0
 800a496:	4607      	mov	r7, r0
 800a498:	f300 808e 	bgt.w	800a5b8 <_dtoa_r+0x990>
 800a49c:	9b06      	ldr	r3, [sp, #24]
 800a49e:	2b02      	cmp	r3, #2
 800a4a0:	dc51      	bgt.n	800a546 <_dtoa_r+0x91e>
 800a4a2:	e089      	b.n	800a5b8 <_dtoa_r+0x990>
 800a4a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a4aa:	e74b      	b.n	800a344 <_dtoa_r+0x71c>
 800a4ac:	9b03      	ldr	r3, [sp, #12]
 800a4ae:	1e5e      	subs	r6, r3, #1
 800a4b0:	9b07      	ldr	r3, [sp, #28]
 800a4b2:	42b3      	cmp	r3, r6
 800a4b4:	bfbf      	itttt	lt
 800a4b6:	9b07      	ldrlt	r3, [sp, #28]
 800a4b8:	9607      	strlt	r6, [sp, #28]
 800a4ba:	1af2      	sublt	r2, r6, r3
 800a4bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a4be:	bfb6      	itet	lt
 800a4c0:	189b      	addlt	r3, r3, r2
 800a4c2:	1b9e      	subge	r6, r3, r6
 800a4c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a4c6:	9b03      	ldr	r3, [sp, #12]
 800a4c8:	bfb8      	it	lt
 800a4ca:	2600      	movlt	r6, #0
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	bfb7      	itett	lt
 800a4d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a4d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a4d8:	1a9d      	sublt	r5, r3, r2
 800a4da:	2300      	movlt	r3, #0
 800a4dc:	e734      	b.n	800a348 <_dtoa_r+0x720>
 800a4de:	9e07      	ldr	r6, [sp, #28]
 800a4e0:	9d04      	ldr	r5, [sp, #16]
 800a4e2:	9f08      	ldr	r7, [sp, #32]
 800a4e4:	e73b      	b.n	800a35e <_dtoa_r+0x736>
 800a4e6:	9a07      	ldr	r2, [sp, #28]
 800a4e8:	e767      	b.n	800a3ba <_dtoa_r+0x792>
 800a4ea:	9b06      	ldr	r3, [sp, #24]
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	dc18      	bgt.n	800a522 <_dtoa_r+0x8fa>
 800a4f0:	f1ba 0f00 	cmp.w	sl, #0
 800a4f4:	d115      	bne.n	800a522 <_dtoa_r+0x8fa>
 800a4f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a4fa:	b993      	cbnz	r3, 800a522 <_dtoa_r+0x8fa>
 800a4fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a500:	0d1b      	lsrs	r3, r3, #20
 800a502:	051b      	lsls	r3, r3, #20
 800a504:	b183      	cbz	r3, 800a528 <_dtoa_r+0x900>
 800a506:	9b04      	ldr	r3, [sp, #16]
 800a508:	3301      	adds	r3, #1
 800a50a:	9304      	str	r3, [sp, #16]
 800a50c:	9b05      	ldr	r3, [sp, #20]
 800a50e:	3301      	adds	r3, #1
 800a510:	9305      	str	r3, [sp, #20]
 800a512:	f04f 0801 	mov.w	r8, #1
 800a516:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a518:	2b00      	cmp	r3, #0
 800a51a:	f47f af6a 	bne.w	800a3f2 <_dtoa_r+0x7ca>
 800a51e:	2001      	movs	r0, #1
 800a520:	e76f      	b.n	800a402 <_dtoa_r+0x7da>
 800a522:	f04f 0800 	mov.w	r8, #0
 800a526:	e7f6      	b.n	800a516 <_dtoa_r+0x8ee>
 800a528:	4698      	mov	r8, r3
 800a52a:	e7f4      	b.n	800a516 <_dtoa_r+0x8ee>
 800a52c:	f43f af7d 	beq.w	800a42a <_dtoa_r+0x802>
 800a530:	4618      	mov	r0, r3
 800a532:	301c      	adds	r0, #28
 800a534:	e772      	b.n	800a41c <_dtoa_r+0x7f4>
 800a536:	9b03      	ldr	r3, [sp, #12]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	dc37      	bgt.n	800a5ac <_dtoa_r+0x984>
 800a53c:	9b06      	ldr	r3, [sp, #24]
 800a53e:	2b02      	cmp	r3, #2
 800a540:	dd34      	ble.n	800a5ac <_dtoa_r+0x984>
 800a542:	9b03      	ldr	r3, [sp, #12]
 800a544:	9302      	str	r3, [sp, #8]
 800a546:	9b02      	ldr	r3, [sp, #8]
 800a548:	b96b      	cbnz	r3, 800a566 <_dtoa_r+0x93e>
 800a54a:	4631      	mov	r1, r6
 800a54c:	2205      	movs	r2, #5
 800a54e:	4620      	mov	r0, r4
 800a550:	f000 fe28 	bl	800b1a4 <__multadd>
 800a554:	4601      	mov	r1, r0
 800a556:	4606      	mov	r6, r0
 800a558:	ee18 0a10 	vmov	r0, s16
 800a55c:	f001 f88c 	bl	800b678 <__mcmp>
 800a560:	2800      	cmp	r0, #0
 800a562:	f73f adbb 	bgt.w	800a0dc <_dtoa_r+0x4b4>
 800a566:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a568:	9d01      	ldr	r5, [sp, #4]
 800a56a:	43db      	mvns	r3, r3
 800a56c:	9300      	str	r3, [sp, #0]
 800a56e:	f04f 0800 	mov.w	r8, #0
 800a572:	4631      	mov	r1, r6
 800a574:	4620      	mov	r0, r4
 800a576:	f000 fdf3 	bl	800b160 <_Bfree>
 800a57a:	2f00      	cmp	r7, #0
 800a57c:	f43f aea4 	beq.w	800a2c8 <_dtoa_r+0x6a0>
 800a580:	f1b8 0f00 	cmp.w	r8, #0
 800a584:	d005      	beq.n	800a592 <_dtoa_r+0x96a>
 800a586:	45b8      	cmp	r8, r7
 800a588:	d003      	beq.n	800a592 <_dtoa_r+0x96a>
 800a58a:	4641      	mov	r1, r8
 800a58c:	4620      	mov	r0, r4
 800a58e:	f000 fde7 	bl	800b160 <_Bfree>
 800a592:	4639      	mov	r1, r7
 800a594:	4620      	mov	r0, r4
 800a596:	f000 fde3 	bl	800b160 <_Bfree>
 800a59a:	e695      	b.n	800a2c8 <_dtoa_r+0x6a0>
 800a59c:	2600      	movs	r6, #0
 800a59e:	4637      	mov	r7, r6
 800a5a0:	e7e1      	b.n	800a566 <_dtoa_r+0x93e>
 800a5a2:	9700      	str	r7, [sp, #0]
 800a5a4:	4637      	mov	r7, r6
 800a5a6:	e599      	b.n	800a0dc <_dtoa_r+0x4b4>
 800a5a8:	40240000 	.word	0x40240000
 800a5ac:	9b08      	ldr	r3, [sp, #32]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	f000 80ca 	beq.w	800a748 <_dtoa_r+0xb20>
 800a5b4:	9b03      	ldr	r3, [sp, #12]
 800a5b6:	9302      	str	r3, [sp, #8]
 800a5b8:	2d00      	cmp	r5, #0
 800a5ba:	dd05      	ble.n	800a5c8 <_dtoa_r+0x9a0>
 800a5bc:	4639      	mov	r1, r7
 800a5be:	462a      	mov	r2, r5
 800a5c0:	4620      	mov	r0, r4
 800a5c2:	f000 ffe9 	bl	800b598 <__lshift>
 800a5c6:	4607      	mov	r7, r0
 800a5c8:	f1b8 0f00 	cmp.w	r8, #0
 800a5cc:	d05b      	beq.n	800a686 <_dtoa_r+0xa5e>
 800a5ce:	6879      	ldr	r1, [r7, #4]
 800a5d0:	4620      	mov	r0, r4
 800a5d2:	f000 fd85 	bl	800b0e0 <_Balloc>
 800a5d6:	4605      	mov	r5, r0
 800a5d8:	b928      	cbnz	r0, 800a5e6 <_dtoa_r+0x9be>
 800a5da:	4b87      	ldr	r3, [pc, #540]	; (800a7f8 <_dtoa_r+0xbd0>)
 800a5dc:	4602      	mov	r2, r0
 800a5de:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a5e2:	f7ff bb3b 	b.w	8009c5c <_dtoa_r+0x34>
 800a5e6:	693a      	ldr	r2, [r7, #16]
 800a5e8:	3202      	adds	r2, #2
 800a5ea:	0092      	lsls	r2, r2, #2
 800a5ec:	f107 010c 	add.w	r1, r7, #12
 800a5f0:	300c      	adds	r0, #12
 800a5f2:	f7fd fbb2 	bl	8007d5a <memcpy>
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	4629      	mov	r1, r5
 800a5fa:	4620      	mov	r0, r4
 800a5fc:	f000 ffcc 	bl	800b598 <__lshift>
 800a600:	9b01      	ldr	r3, [sp, #4]
 800a602:	f103 0901 	add.w	r9, r3, #1
 800a606:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a60a:	4413      	add	r3, r2
 800a60c:	9305      	str	r3, [sp, #20]
 800a60e:	f00a 0301 	and.w	r3, sl, #1
 800a612:	46b8      	mov	r8, r7
 800a614:	9304      	str	r3, [sp, #16]
 800a616:	4607      	mov	r7, r0
 800a618:	4631      	mov	r1, r6
 800a61a:	ee18 0a10 	vmov	r0, s16
 800a61e:	f7ff fa75 	bl	8009b0c <quorem>
 800a622:	4641      	mov	r1, r8
 800a624:	9002      	str	r0, [sp, #8]
 800a626:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a62a:	ee18 0a10 	vmov	r0, s16
 800a62e:	f001 f823 	bl	800b678 <__mcmp>
 800a632:	463a      	mov	r2, r7
 800a634:	9003      	str	r0, [sp, #12]
 800a636:	4631      	mov	r1, r6
 800a638:	4620      	mov	r0, r4
 800a63a:	f001 f839 	bl	800b6b0 <__mdiff>
 800a63e:	68c2      	ldr	r2, [r0, #12]
 800a640:	f109 3bff 	add.w	fp, r9, #4294967295
 800a644:	4605      	mov	r5, r0
 800a646:	bb02      	cbnz	r2, 800a68a <_dtoa_r+0xa62>
 800a648:	4601      	mov	r1, r0
 800a64a:	ee18 0a10 	vmov	r0, s16
 800a64e:	f001 f813 	bl	800b678 <__mcmp>
 800a652:	4602      	mov	r2, r0
 800a654:	4629      	mov	r1, r5
 800a656:	4620      	mov	r0, r4
 800a658:	9207      	str	r2, [sp, #28]
 800a65a:	f000 fd81 	bl	800b160 <_Bfree>
 800a65e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a662:	ea43 0102 	orr.w	r1, r3, r2
 800a666:	9b04      	ldr	r3, [sp, #16]
 800a668:	430b      	orrs	r3, r1
 800a66a:	464d      	mov	r5, r9
 800a66c:	d10f      	bne.n	800a68e <_dtoa_r+0xa66>
 800a66e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a672:	d02a      	beq.n	800a6ca <_dtoa_r+0xaa2>
 800a674:	9b03      	ldr	r3, [sp, #12]
 800a676:	2b00      	cmp	r3, #0
 800a678:	dd02      	ble.n	800a680 <_dtoa_r+0xa58>
 800a67a:	9b02      	ldr	r3, [sp, #8]
 800a67c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a680:	f88b a000 	strb.w	sl, [fp]
 800a684:	e775      	b.n	800a572 <_dtoa_r+0x94a>
 800a686:	4638      	mov	r0, r7
 800a688:	e7ba      	b.n	800a600 <_dtoa_r+0x9d8>
 800a68a:	2201      	movs	r2, #1
 800a68c:	e7e2      	b.n	800a654 <_dtoa_r+0xa2c>
 800a68e:	9b03      	ldr	r3, [sp, #12]
 800a690:	2b00      	cmp	r3, #0
 800a692:	db04      	blt.n	800a69e <_dtoa_r+0xa76>
 800a694:	9906      	ldr	r1, [sp, #24]
 800a696:	430b      	orrs	r3, r1
 800a698:	9904      	ldr	r1, [sp, #16]
 800a69a:	430b      	orrs	r3, r1
 800a69c:	d122      	bne.n	800a6e4 <_dtoa_r+0xabc>
 800a69e:	2a00      	cmp	r2, #0
 800a6a0:	ddee      	ble.n	800a680 <_dtoa_r+0xa58>
 800a6a2:	ee18 1a10 	vmov	r1, s16
 800a6a6:	2201      	movs	r2, #1
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f000 ff75 	bl	800b598 <__lshift>
 800a6ae:	4631      	mov	r1, r6
 800a6b0:	ee08 0a10 	vmov	s16, r0
 800a6b4:	f000 ffe0 	bl	800b678 <__mcmp>
 800a6b8:	2800      	cmp	r0, #0
 800a6ba:	dc03      	bgt.n	800a6c4 <_dtoa_r+0xa9c>
 800a6bc:	d1e0      	bne.n	800a680 <_dtoa_r+0xa58>
 800a6be:	f01a 0f01 	tst.w	sl, #1
 800a6c2:	d0dd      	beq.n	800a680 <_dtoa_r+0xa58>
 800a6c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a6c8:	d1d7      	bne.n	800a67a <_dtoa_r+0xa52>
 800a6ca:	2339      	movs	r3, #57	; 0x39
 800a6cc:	f88b 3000 	strb.w	r3, [fp]
 800a6d0:	462b      	mov	r3, r5
 800a6d2:	461d      	mov	r5, r3
 800a6d4:	3b01      	subs	r3, #1
 800a6d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a6da:	2a39      	cmp	r2, #57	; 0x39
 800a6dc:	d071      	beq.n	800a7c2 <_dtoa_r+0xb9a>
 800a6de:	3201      	adds	r2, #1
 800a6e0:	701a      	strb	r2, [r3, #0]
 800a6e2:	e746      	b.n	800a572 <_dtoa_r+0x94a>
 800a6e4:	2a00      	cmp	r2, #0
 800a6e6:	dd07      	ble.n	800a6f8 <_dtoa_r+0xad0>
 800a6e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a6ec:	d0ed      	beq.n	800a6ca <_dtoa_r+0xaa2>
 800a6ee:	f10a 0301 	add.w	r3, sl, #1
 800a6f2:	f88b 3000 	strb.w	r3, [fp]
 800a6f6:	e73c      	b.n	800a572 <_dtoa_r+0x94a>
 800a6f8:	9b05      	ldr	r3, [sp, #20]
 800a6fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a6fe:	4599      	cmp	r9, r3
 800a700:	d047      	beq.n	800a792 <_dtoa_r+0xb6a>
 800a702:	ee18 1a10 	vmov	r1, s16
 800a706:	2300      	movs	r3, #0
 800a708:	220a      	movs	r2, #10
 800a70a:	4620      	mov	r0, r4
 800a70c:	f000 fd4a 	bl	800b1a4 <__multadd>
 800a710:	45b8      	cmp	r8, r7
 800a712:	ee08 0a10 	vmov	s16, r0
 800a716:	f04f 0300 	mov.w	r3, #0
 800a71a:	f04f 020a 	mov.w	r2, #10
 800a71e:	4641      	mov	r1, r8
 800a720:	4620      	mov	r0, r4
 800a722:	d106      	bne.n	800a732 <_dtoa_r+0xb0a>
 800a724:	f000 fd3e 	bl	800b1a4 <__multadd>
 800a728:	4680      	mov	r8, r0
 800a72a:	4607      	mov	r7, r0
 800a72c:	f109 0901 	add.w	r9, r9, #1
 800a730:	e772      	b.n	800a618 <_dtoa_r+0x9f0>
 800a732:	f000 fd37 	bl	800b1a4 <__multadd>
 800a736:	4639      	mov	r1, r7
 800a738:	4680      	mov	r8, r0
 800a73a:	2300      	movs	r3, #0
 800a73c:	220a      	movs	r2, #10
 800a73e:	4620      	mov	r0, r4
 800a740:	f000 fd30 	bl	800b1a4 <__multadd>
 800a744:	4607      	mov	r7, r0
 800a746:	e7f1      	b.n	800a72c <_dtoa_r+0xb04>
 800a748:	9b03      	ldr	r3, [sp, #12]
 800a74a:	9302      	str	r3, [sp, #8]
 800a74c:	9d01      	ldr	r5, [sp, #4]
 800a74e:	ee18 0a10 	vmov	r0, s16
 800a752:	4631      	mov	r1, r6
 800a754:	f7ff f9da 	bl	8009b0c <quorem>
 800a758:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a75c:	9b01      	ldr	r3, [sp, #4]
 800a75e:	f805 ab01 	strb.w	sl, [r5], #1
 800a762:	1aea      	subs	r2, r5, r3
 800a764:	9b02      	ldr	r3, [sp, #8]
 800a766:	4293      	cmp	r3, r2
 800a768:	dd09      	ble.n	800a77e <_dtoa_r+0xb56>
 800a76a:	ee18 1a10 	vmov	r1, s16
 800a76e:	2300      	movs	r3, #0
 800a770:	220a      	movs	r2, #10
 800a772:	4620      	mov	r0, r4
 800a774:	f000 fd16 	bl	800b1a4 <__multadd>
 800a778:	ee08 0a10 	vmov	s16, r0
 800a77c:	e7e7      	b.n	800a74e <_dtoa_r+0xb26>
 800a77e:	9b02      	ldr	r3, [sp, #8]
 800a780:	2b00      	cmp	r3, #0
 800a782:	bfc8      	it	gt
 800a784:	461d      	movgt	r5, r3
 800a786:	9b01      	ldr	r3, [sp, #4]
 800a788:	bfd8      	it	le
 800a78a:	2501      	movle	r5, #1
 800a78c:	441d      	add	r5, r3
 800a78e:	f04f 0800 	mov.w	r8, #0
 800a792:	ee18 1a10 	vmov	r1, s16
 800a796:	2201      	movs	r2, #1
 800a798:	4620      	mov	r0, r4
 800a79a:	f000 fefd 	bl	800b598 <__lshift>
 800a79e:	4631      	mov	r1, r6
 800a7a0:	ee08 0a10 	vmov	s16, r0
 800a7a4:	f000 ff68 	bl	800b678 <__mcmp>
 800a7a8:	2800      	cmp	r0, #0
 800a7aa:	dc91      	bgt.n	800a6d0 <_dtoa_r+0xaa8>
 800a7ac:	d102      	bne.n	800a7b4 <_dtoa_r+0xb8c>
 800a7ae:	f01a 0f01 	tst.w	sl, #1
 800a7b2:	d18d      	bne.n	800a6d0 <_dtoa_r+0xaa8>
 800a7b4:	462b      	mov	r3, r5
 800a7b6:	461d      	mov	r5, r3
 800a7b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a7bc:	2a30      	cmp	r2, #48	; 0x30
 800a7be:	d0fa      	beq.n	800a7b6 <_dtoa_r+0xb8e>
 800a7c0:	e6d7      	b.n	800a572 <_dtoa_r+0x94a>
 800a7c2:	9a01      	ldr	r2, [sp, #4]
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	d184      	bne.n	800a6d2 <_dtoa_r+0xaaa>
 800a7c8:	9b00      	ldr	r3, [sp, #0]
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	9300      	str	r3, [sp, #0]
 800a7ce:	2331      	movs	r3, #49	; 0x31
 800a7d0:	7013      	strb	r3, [r2, #0]
 800a7d2:	e6ce      	b.n	800a572 <_dtoa_r+0x94a>
 800a7d4:	4b09      	ldr	r3, [pc, #36]	; (800a7fc <_dtoa_r+0xbd4>)
 800a7d6:	f7ff ba95 	b.w	8009d04 <_dtoa_r+0xdc>
 800a7da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	f47f aa6e 	bne.w	8009cbe <_dtoa_r+0x96>
 800a7e2:	4b07      	ldr	r3, [pc, #28]	; (800a800 <_dtoa_r+0xbd8>)
 800a7e4:	f7ff ba8e 	b.w	8009d04 <_dtoa_r+0xdc>
 800a7e8:	9b02      	ldr	r3, [sp, #8]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	dcae      	bgt.n	800a74c <_dtoa_r+0xb24>
 800a7ee:	9b06      	ldr	r3, [sp, #24]
 800a7f0:	2b02      	cmp	r3, #2
 800a7f2:	f73f aea8 	bgt.w	800a546 <_dtoa_r+0x91e>
 800a7f6:	e7a9      	b.n	800a74c <_dtoa_r+0xb24>
 800a7f8:	08029760 	.word	0x08029760
 800a7fc:	08029564 	.word	0x08029564
 800a800:	080296e1 	.word	0x080296e1

0800a804 <__sflush_r>:
 800a804:	898a      	ldrh	r2, [r1, #12]
 800a806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a80a:	4605      	mov	r5, r0
 800a80c:	0710      	lsls	r0, r2, #28
 800a80e:	460c      	mov	r4, r1
 800a810:	d458      	bmi.n	800a8c4 <__sflush_r+0xc0>
 800a812:	684b      	ldr	r3, [r1, #4]
 800a814:	2b00      	cmp	r3, #0
 800a816:	dc05      	bgt.n	800a824 <__sflush_r+0x20>
 800a818:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	dc02      	bgt.n	800a824 <__sflush_r+0x20>
 800a81e:	2000      	movs	r0, #0
 800a820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a826:	2e00      	cmp	r6, #0
 800a828:	d0f9      	beq.n	800a81e <__sflush_r+0x1a>
 800a82a:	2300      	movs	r3, #0
 800a82c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a830:	682f      	ldr	r7, [r5, #0]
 800a832:	602b      	str	r3, [r5, #0]
 800a834:	d032      	beq.n	800a89c <__sflush_r+0x98>
 800a836:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a838:	89a3      	ldrh	r3, [r4, #12]
 800a83a:	075a      	lsls	r2, r3, #29
 800a83c:	d505      	bpl.n	800a84a <__sflush_r+0x46>
 800a83e:	6863      	ldr	r3, [r4, #4]
 800a840:	1ac0      	subs	r0, r0, r3
 800a842:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a844:	b10b      	cbz	r3, 800a84a <__sflush_r+0x46>
 800a846:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a848:	1ac0      	subs	r0, r0, r3
 800a84a:	2300      	movs	r3, #0
 800a84c:	4602      	mov	r2, r0
 800a84e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a850:	6a21      	ldr	r1, [r4, #32]
 800a852:	4628      	mov	r0, r5
 800a854:	47b0      	blx	r6
 800a856:	1c43      	adds	r3, r0, #1
 800a858:	89a3      	ldrh	r3, [r4, #12]
 800a85a:	d106      	bne.n	800a86a <__sflush_r+0x66>
 800a85c:	6829      	ldr	r1, [r5, #0]
 800a85e:	291d      	cmp	r1, #29
 800a860:	d82c      	bhi.n	800a8bc <__sflush_r+0xb8>
 800a862:	4a2a      	ldr	r2, [pc, #168]	; (800a90c <__sflush_r+0x108>)
 800a864:	40ca      	lsrs	r2, r1
 800a866:	07d6      	lsls	r6, r2, #31
 800a868:	d528      	bpl.n	800a8bc <__sflush_r+0xb8>
 800a86a:	2200      	movs	r2, #0
 800a86c:	6062      	str	r2, [r4, #4]
 800a86e:	04d9      	lsls	r1, r3, #19
 800a870:	6922      	ldr	r2, [r4, #16]
 800a872:	6022      	str	r2, [r4, #0]
 800a874:	d504      	bpl.n	800a880 <__sflush_r+0x7c>
 800a876:	1c42      	adds	r2, r0, #1
 800a878:	d101      	bne.n	800a87e <__sflush_r+0x7a>
 800a87a:	682b      	ldr	r3, [r5, #0]
 800a87c:	b903      	cbnz	r3, 800a880 <__sflush_r+0x7c>
 800a87e:	6560      	str	r0, [r4, #84]	; 0x54
 800a880:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a882:	602f      	str	r7, [r5, #0]
 800a884:	2900      	cmp	r1, #0
 800a886:	d0ca      	beq.n	800a81e <__sflush_r+0x1a>
 800a888:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a88c:	4299      	cmp	r1, r3
 800a88e:	d002      	beq.n	800a896 <__sflush_r+0x92>
 800a890:	4628      	mov	r0, r5
 800a892:	f001 f8fd 	bl	800ba90 <_free_r>
 800a896:	2000      	movs	r0, #0
 800a898:	6360      	str	r0, [r4, #52]	; 0x34
 800a89a:	e7c1      	b.n	800a820 <__sflush_r+0x1c>
 800a89c:	6a21      	ldr	r1, [r4, #32]
 800a89e:	2301      	movs	r3, #1
 800a8a0:	4628      	mov	r0, r5
 800a8a2:	47b0      	blx	r6
 800a8a4:	1c41      	adds	r1, r0, #1
 800a8a6:	d1c7      	bne.n	800a838 <__sflush_r+0x34>
 800a8a8:	682b      	ldr	r3, [r5, #0]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d0c4      	beq.n	800a838 <__sflush_r+0x34>
 800a8ae:	2b1d      	cmp	r3, #29
 800a8b0:	d001      	beq.n	800a8b6 <__sflush_r+0xb2>
 800a8b2:	2b16      	cmp	r3, #22
 800a8b4:	d101      	bne.n	800a8ba <__sflush_r+0xb6>
 800a8b6:	602f      	str	r7, [r5, #0]
 800a8b8:	e7b1      	b.n	800a81e <__sflush_r+0x1a>
 800a8ba:	89a3      	ldrh	r3, [r4, #12]
 800a8bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8c0:	81a3      	strh	r3, [r4, #12]
 800a8c2:	e7ad      	b.n	800a820 <__sflush_r+0x1c>
 800a8c4:	690f      	ldr	r7, [r1, #16]
 800a8c6:	2f00      	cmp	r7, #0
 800a8c8:	d0a9      	beq.n	800a81e <__sflush_r+0x1a>
 800a8ca:	0793      	lsls	r3, r2, #30
 800a8cc:	680e      	ldr	r6, [r1, #0]
 800a8ce:	bf08      	it	eq
 800a8d0:	694b      	ldreq	r3, [r1, #20]
 800a8d2:	600f      	str	r7, [r1, #0]
 800a8d4:	bf18      	it	ne
 800a8d6:	2300      	movne	r3, #0
 800a8d8:	eba6 0807 	sub.w	r8, r6, r7
 800a8dc:	608b      	str	r3, [r1, #8]
 800a8de:	f1b8 0f00 	cmp.w	r8, #0
 800a8e2:	dd9c      	ble.n	800a81e <__sflush_r+0x1a>
 800a8e4:	6a21      	ldr	r1, [r4, #32]
 800a8e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a8e8:	4643      	mov	r3, r8
 800a8ea:	463a      	mov	r2, r7
 800a8ec:	4628      	mov	r0, r5
 800a8ee:	47b0      	blx	r6
 800a8f0:	2800      	cmp	r0, #0
 800a8f2:	dc06      	bgt.n	800a902 <__sflush_r+0xfe>
 800a8f4:	89a3      	ldrh	r3, [r4, #12]
 800a8f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8fa:	81a3      	strh	r3, [r4, #12]
 800a8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a900:	e78e      	b.n	800a820 <__sflush_r+0x1c>
 800a902:	4407      	add	r7, r0
 800a904:	eba8 0800 	sub.w	r8, r8, r0
 800a908:	e7e9      	b.n	800a8de <__sflush_r+0xda>
 800a90a:	bf00      	nop
 800a90c:	20400001 	.word	0x20400001

0800a910 <_fflush_r>:
 800a910:	b538      	push	{r3, r4, r5, lr}
 800a912:	690b      	ldr	r3, [r1, #16]
 800a914:	4605      	mov	r5, r0
 800a916:	460c      	mov	r4, r1
 800a918:	b913      	cbnz	r3, 800a920 <_fflush_r+0x10>
 800a91a:	2500      	movs	r5, #0
 800a91c:	4628      	mov	r0, r5
 800a91e:	bd38      	pop	{r3, r4, r5, pc}
 800a920:	b118      	cbz	r0, 800a92a <_fflush_r+0x1a>
 800a922:	6983      	ldr	r3, [r0, #24]
 800a924:	b90b      	cbnz	r3, 800a92a <_fflush_r+0x1a>
 800a926:	f7fd f953 	bl	8007bd0 <__sinit>
 800a92a:	4b14      	ldr	r3, [pc, #80]	; (800a97c <_fflush_r+0x6c>)
 800a92c:	429c      	cmp	r4, r3
 800a92e:	d11b      	bne.n	800a968 <_fflush_r+0x58>
 800a930:	686c      	ldr	r4, [r5, #4]
 800a932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d0ef      	beq.n	800a91a <_fflush_r+0xa>
 800a93a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a93c:	07d0      	lsls	r0, r2, #31
 800a93e:	d404      	bmi.n	800a94a <_fflush_r+0x3a>
 800a940:	0599      	lsls	r1, r3, #22
 800a942:	d402      	bmi.n	800a94a <_fflush_r+0x3a>
 800a944:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a946:	f7fd fa06 	bl	8007d56 <__retarget_lock_acquire_recursive>
 800a94a:	4628      	mov	r0, r5
 800a94c:	4621      	mov	r1, r4
 800a94e:	f7ff ff59 	bl	800a804 <__sflush_r>
 800a952:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a954:	07da      	lsls	r2, r3, #31
 800a956:	4605      	mov	r5, r0
 800a958:	d4e0      	bmi.n	800a91c <_fflush_r+0xc>
 800a95a:	89a3      	ldrh	r3, [r4, #12]
 800a95c:	059b      	lsls	r3, r3, #22
 800a95e:	d4dd      	bmi.n	800a91c <_fflush_r+0xc>
 800a960:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a962:	f7fd f9f9 	bl	8007d58 <__retarget_lock_release_recursive>
 800a966:	e7d9      	b.n	800a91c <_fflush_r+0xc>
 800a968:	4b05      	ldr	r3, [pc, #20]	; (800a980 <_fflush_r+0x70>)
 800a96a:	429c      	cmp	r4, r3
 800a96c:	d101      	bne.n	800a972 <_fflush_r+0x62>
 800a96e:	68ac      	ldr	r4, [r5, #8]
 800a970:	e7df      	b.n	800a932 <_fflush_r+0x22>
 800a972:	4b04      	ldr	r3, [pc, #16]	; (800a984 <_fflush_r+0x74>)
 800a974:	429c      	cmp	r4, r3
 800a976:	bf08      	it	eq
 800a978:	68ec      	ldreq	r4, [r5, #12]
 800a97a:	e7da      	b.n	800a932 <_fflush_r+0x22>
 800a97c:	08029510 	.word	0x08029510
 800a980:	08029530 	.word	0x08029530
 800a984:	080294f0 	.word	0x080294f0

0800a988 <rshift>:
 800a988:	6903      	ldr	r3, [r0, #16]
 800a98a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a98e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a992:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a996:	f100 0414 	add.w	r4, r0, #20
 800a99a:	dd45      	ble.n	800aa28 <rshift+0xa0>
 800a99c:	f011 011f 	ands.w	r1, r1, #31
 800a9a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a9a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a9a8:	d10c      	bne.n	800a9c4 <rshift+0x3c>
 800a9aa:	f100 0710 	add.w	r7, r0, #16
 800a9ae:	4629      	mov	r1, r5
 800a9b0:	42b1      	cmp	r1, r6
 800a9b2:	d334      	bcc.n	800aa1e <rshift+0x96>
 800a9b4:	1a9b      	subs	r3, r3, r2
 800a9b6:	009b      	lsls	r3, r3, #2
 800a9b8:	1eea      	subs	r2, r5, #3
 800a9ba:	4296      	cmp	r6, r2
 800a9bc:	bf38      	it	cc
 800a9be:	2300      	movcc	r3, #0
 800a9c0:	4423      	add	r3, r4
 800a9c2:	e015      	b.n	800a9f0 <rshift+0x68>
 800a9c4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a9c8:	f1c1 0820 	rsb	r8, r1, #32
 800a9cc:	40cf      	lsrs	r7, r1
 800a9ce:	f105 0e04 	add.w	lr, r5, #4
 800a9d2:	46a1      	mov	r9, r4
 800a9d4:	4576      	cmp	r6, lr
 800a9d6:	46f4      	mov	ip, lr
 800a9d8:	d815      	bhi.n	800aa06 <rshift+0x7e>
 800a9da:	1a9a      	subs	r2, r3, r2
 800a9dc:	0092      	lsls	r2, r2, #2
 800a9de:	3a04      	subs	r2, #4
 800a9e0:	3501      	adds	r5, #1
 800a9e2:	42ae      	cmp	r6, r5
 800a9e4:	bf38      	it	cc
 800a9e6:	2200      	movcc	r2, #0
 800a9e8:	18a3      	adds	r3, r4, r2
 800a9ea:	50a7      	str	r7, [r4, r2]
 800a9ec:	b107      	cbz	r7, 800a9f0 <rshift+0x68>
 800a9ee:	3304      	adds	r3, #4
 800a9f0:	1b1a      	subs	r2, r3, r4
 800a9f2:	42a3      	cmp	r3, r4
 800a9f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a9f8:	bf08      	it	eq
 800a9fa:	2300      	moveq	r3, #0
 800a9fc:	6102      	str	r2, [r0, #16]
 800a9fe:	bf08      	it	eq
 800aa00:	6143      	streq	r3, [r0, #20]
 800aa02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa06:	f8dc c000 	ldr.w	ip, [ip]
 800aa0a:	fa0c fc08 	lsl.w	ip, ip, r8
 800aa0e:	ea4c 0707 	orr.w	r7, ip, r7
 800aa12:	f849 7b04 	str.w	r7, [r9], #4
 800aa16:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aa1a:	40cf      	lsrs	r7, r1
 800aa1c:	e7da      	b.n	800a9d4 <rshift+0x4c>
 800aa1e:	f851 cb04 	ldr.w	ip, [r1], #4
 800aa22:	f847 cf04 	str.w	ip, [r7, #4]!
 800aa26:	e7c3      	b.n	800a9b0 <rshift+0x28>
 800aa28:	4623      	mov	r3, r4
 800aa2a:	e7e1      	b.n	800a9f0 <rshift+0x68>

0800aa2c <__hexdig_fun>:
 800aa2c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800aa30:	2b09      	cmp	r3, #9
 800aa32:	d802      	bhi.n	800aa3a <__hexdig_fun+0xe>
 800aa34:	3820      	subs	r0, #32
 800aa36:	b2c0      	uxtb	r0, r0
 800aa38:	4770      	bx	lr
 800aa3a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800aa3e:	2b05      	cmp	r3, #5
 800aa40:	d801      	bhi.n	800aa46 <__hexdig_fun+0x1a>
 800aa42:	3847      	subs	r0, #71	; 0x47
 800aa44:	e7f7      	b.n	800aa36 <__hexdig_fun+0xa>
 800aa46:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800aa4a:	2b05      	cmp	r3, #5
 800aa4c:	d801      	bhi.n	800aa52 <__hexdig_fun+0x26>
 800aa4e:	3827      	subs	r0, #39	; 0x27
 800aa50:	e7f1      	b.n	800aa36 <__hexdig_fun+0xa>
 800aa52:	2000      	movs	r0, #0
 800aa54:	4770      	bx	lr
	...

0800aa58 <__gethex>:
 800aa58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa5c:	ed2d 8b02 	vpush	{d8}
 800aa60:	b089      	sub	sp, #36	; 0x24
 800aa62:	ee08 0a10 	vmov	s16, r0
 800aa66:	9304      	str	r3, [sp, #16]
 800aa68:	4bb4      	ldr	r3, [pc, #720]	; (800ad3c <__gethex+0x2e4>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	9301      	str	r3, [sp, #4]
 800aa6e:	4618      	mov	r0, r3
 800aa70:	468b      	mov	fp, r1
 800aa72:	4690      	mov	r8, r2
 800aa74:	f7f5 fbcc 	bl	8000210 <strlen>
 800aa78:	9b01      	ldr	r3, [sp, #4]
 800aa7a:	f8db 2000 	ldr.w	r2, [fp]
 800aa7e:	4403      	add	r3, r0
 800aa80:	4682      	mov	sl, r0
 800aa82:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800aa86:	9305      	str	r3, [sp, #20]
 800aa88:	1c93      	adds	r3, r2, #2
 800aa8a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800aa8e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800aa92:	32fe      	adds	r2, #254	; 0xfe
 800aa94:	18d1      	adds	r1, r2, r3
 800aa96:	461f      	mov	r7, r3
 800aa98:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aa9c:	9100      	str	r1, [sp, #0]
 800aa9e:	2830      	cmp	r0, #48	; 0x30
 800aaa0:	d0f8      	beq.n	800aa94 <__gethex+0x3c>
 800aaa2:	f7ff ffc3 	bl	800aa2c <__hexdig_fun>
 800aaa6:	4604      	mov	r4, r0
 800aaa8:	2800      	cmp	r0, #0
 800aaaa:	d13a      	bne.n	800ab22 <__gethex+0xca>
 800aaac:	9901      	ldr	r1, [sp, #4]
 800aaae:	4652      	mov	r2, sl
 800aab0:	4638      	mov	r0, r7
 800aab2:	f001 f9b1 	bl	800be18 <strncmp>
 800aab6:	4605      	mov	r5, r0
 800aab8:	2800      	cmp	r0, #0
 800aaba:	d168      	bne.n	800ab8e <__gethex+0x136>
 800aabc:	f817 000a 	ldrb.w	r0, [r7, sl]
 800aac0:	eb07 060a 	add.w	r6, r7, sl
 800aac4:	f7ff ffb2 	bl	800aa2c <__hexdig_fun>
 800aac8:	2800      	cmp	r0, #0
 800aaca:	d062      	beq.n	800ab92 <__gethex+0x13a>
 800aacc:	4633      	mov	r3, r6
 800aace:	7818      	ldrb	r0, [r3, #0]
 800aad0:	2830      	cmp	r0, #48	; 0x30
 800aad2:	461f      	mov	r7, r3
 800aad4:	f103 0301 	add.w	r3, r3, #1
 800aad8:	d0f9      	beq.n	800aace <__gethex+0x76>
 800aada:	f7ff ffa7 	bl	800aa2c <__hexdig_fun>
 800aade:	2301      	movs	r3, #1
 800aae0:	fab0 f480 	clz	r4, r0
 800aae4:	0964      	lsrs	r4, r4, #5
 800aae6:	4635      	mov	r5, r6
 800aae8:	9300      	str	r3, [sp, #0]
 800aaea:	463a      	mov	r2, r7
 800aaec:	4616      	mov	r6, r2
 800aaee:	3201      	adds	r2, #1
 800aaf0:	7830      	ldrb	r0, [r6, #0]
 800aaf2:	f7ff ff9b 	bl	800aa2c <__hexdig_fun>
 800aaf6:	2800      	cmp	r0, #0
 800aaf8:	d1f8      	bne.n	800aaec <__gethex+0x94>
 800aafa:	9901      	ldr	r1, [sp, #4]
 800aafc:	4652      	mov	r2, sl
 800aafe:	4630      	mov	r0, r6
 800ab00:	f001 f98a 	bl	800be18 <strncmp>
 800ab04:	b980      	cbnz	r0, 800ab28 <__gethex+0xd0>
 800ab06:	b94d      	cbnz	r5, 800ab1c <__gethex+0xc4>
 800ab08:	eb06 050a 	add.w	r5, r6, sl
 800ab0c:	462a      	mov	r2, r5
 800ab0e:	4616      	mov	r6, r2
 800ab10:	3201      	adds	r2, #1
 800ab12:	7830      	ldrb	r0, [r6, #0]
 800ab14:	f7ff ff8a 	bl	800aa2c <__hexdig_fun>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	d1f8      	bne.n	800ab0e <__gethex+0xb6>
 800ab1c:	1bad      	subs	r5, r5, r6
 800ab1e:	00ad      	lsls	r5, r5, #2
 800ab20:	e004      	b.n	800ab2c <__gethex+0xd4>
 800ab22:	2400      	movs	r4, #0
 800ab24:	4625      	mov	r5, r4
 800ab26:	e7e0      	b.n	800aaea <__gethex+0x92>
 800ab28:	2d00      	cmp	r5, #0
 800ab2a:	d1f7      	bne.n	800ab1c <__gethex+0xc4>
 800ab2c:	7833      	ldrb	r3, [r6, #0]
 800ab2e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ab32:	2b50      	cmp	r3, #80	; 0x50
 800ab34:	d13b      	bne.n	800abae <__gethex+0x156>
 800ab36:	7873      	ldrb	r3, [r6, #1]
 800ab38:	2b2b      	cmp	r3, #43	; 0x2b
 800ab3a:	d02c      	beq.n	800ab96 <__gethex+0x13e>
 800ab3c:	2b2d      	cmp	r3, #45	; 0x2d
 800ab3e:	d02e      	beq.n	800ab9e <__gethex+0x146>
 800ab40:	1c71      	adds	r1, r6, #1
 800ab42:	f04f 0900 	mov.w	r9, #0
 800ab46:	7808      	ldrb	r0, [r1, #0]
 800ab48:	f7ff ff70 	bl	800aa2c <__hexdig_fun>
 800ab4c:	1e43      	subs	r3, r0, #1
 800ab4e:	b2db      	uxtb	r3, r3
 800ab50:	2b18      	cmp	r3, #24
 800ab52:	d82c      	bhi.n	800abae <__gethex+0x156>
 800ab54:	f1a0 0210 	sub.w	r2, r0, #16
 800ab58:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ab5c:	f7ff ff66 	bl	800aa2c <__hexdig_fun>
 800ab60:	1e43      	subs	r3, r0, #1
 800ab62:	b2db      	uxtb	r3, r3
 800ab64:	2b18      	cmp	r3, #24
 800ab66:	d91d      	bls.n	800aba4 <__gethex+0x14c>
 800ab68:	f1b9 0f00 	cmp.w	r9, #0
 800ab6c:	d000      	beq.n	800ab70 <__gethex+0x118>
 800ab6e:	4252      	negs	r2, r2
 800ab70:	4415      	add	r5, r2
 800ab72:	f8cb 1000 	str.w	r1, [fp]
 800ab76:	b1e4      	cbz	r4, 800abb2 <__gethex+0x15a>
 800ab78:	9b00      	ldr	r3, [sp, #0]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	bf14      	ite	ne
 800ab7e:	2700      	movne	r7, #0
 800ab80:	2706      	moveq	r7, #6
 800ab82:	4638      	mov	r0, r7
 800ab84:	b009      	add	sp, #36	; 0x24
 800ab86:	ecbd 8b02 	vpop	{d8}
 800ab8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab8e:	463e      	mov	r6, r7
 800ab90:	4625      	mov	r5, r4
 800ab92:	2401      	movs	r4, #1
 800ab94:	e7ca      	b.n	800ab2c <__gethex+0xd4>
 800ab96:	f04f 0900 	mov.w	r9, #0
 800ab9a:	1cb1      	adds	r1, r6, #2
 800ab9c:	e7d3      	b.n	800ab46 <__gethex+0xee>
 800ab9e:	f04f 0901 	mov.w	r9, #1
 800aba2:	e7fa      	b.n	800ab9a <__gethex+0x142>
 800aba4:	230a      	movs	r3, #10
 800aba6:	fb03 0202 	mla	r2, r3, r2, r0
 800abaa:	3a10      	subs	r2, #16
 800abac:	e7d4      	b.n	800ab58 <__gethex+0x100>
 800abae:	4631      	mov	r1, r6
 800abb0:	e7df      	b.n	800ab72 <__gethex+0x11a>
 800abb2:	1bf3      	subs	r3, r6, r7
 800abb4:	3b01      	subs	r3, #1
 800abb6:	4621      	mov	r1, r4
 800abb8:	2b07      	cmp	r3, #7
 800abba:	dc0b      	bgt.n	800abd4 <__gethex+0x17c>
 800abbc:	ee18 0a10 	vmov	r0, s16
 800abc0:	f000 fa8e 	bl	800b0e0 <_Balloc>
 800abc4:	4604      	mov	r4, r0
 800abc6:	b940      	cbnz	r0, 800abda <__gethex+0x182>
 800abc8:	4b5d      	ldr	r3, [pc, #372]	; (800ad40 <__gethex+0x2e8>)
 800abca:	4602      	mov	r2, r0
 800abcc:	21de      	movs	r1, #222	; 0xde
 800abce:	485d      	ldr	r0, [pc, #372]	; (800ad44 <__gethex+0x2ec>)
 800abd0:	f001 f944 	bl	800be5c <__assert_func>
 800abd4:	3101      	adds	r1, #1
 800abd6:	105b      	asrs	r3, r3, #1
 800abd8:	e7ee      	b.n	800abb8 <__gethex+0x160>
 800abda:	f100 0914 	add.w	r9, r0, #20
 800abde:	f04f 0b00 	mov.w	fp, #0
 800abe2:	f1ca 0301 	rsb	r3, sl, #1
 800abe6:	f8cd 9008 	str.w	r9, [sp, #8]
 800abea:	f8cd b000 	str.w	fp, [sp]
 800abee:	9306      	str	r3, [sp, #24]
 800abf0:	42b7      	cmp	r7, r6
 800abf2:	d340      	bcc.n	800ac76 <__gethex+0x21e>
 800abf4:	9802      	ldr	r0, [sp, #8]
 800abf6:	9b00      	ldr	r3, [sp, #0]
 800abf8:	f840 3b04 	str.w	r3, [r0], #4
 800abfc:	eba0 0009 	sub.w	r0, r0, r9
 800ac00:	1080      	asrs	r0, r0, #2
 800ac02:	0146      	lsls	r6, r0, #5
 800ac04:	6120      	str	r0, [r4, #16]
 800ac06:	4618      	mov	r0, r3
 800ac08:	f000 fb5c 	bl	800b2c4 <__hi0bits>
 800ac0c:	1a30      	subs	r0, r6, r0
 800ac0e:	f8d8 6000 	ldr.w	r6, [r8]
 800ac12:	42b0      	cmp	r0, r6
 800ac14:	dd63      	ble.n	800acde <__gethex+0x286>
 800ac16:	1b87      	subs	r7, r0, r6
 800ac18:	4639      	mov	r1, r7
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	f000 ff00 	bl	800ba20 <__any_on>
 800ac20:	4682      	mov	sl, r0
 800ac22:	b1a8      	cbz	r0, 800ac50 <__gethex+0x1f8>
 800ac24:	1e7b      	subs	r3, r7, #1
 800ac26:	1159      	asrs	r1, r3, #5
 800ac28:	f003 021f 	and.w	r2, r3, #31
 800ac2c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ac30:	f04f 0a01 	mov.w	sl, #1
 800ac34:	fa0a f202 	lsl.w	r2, sl, r2
 800ac38:	420a      	tst	r2, r1
 800ac3a:	d009      	beq.n	800ac50 <__gethex+0x1f8>
 800ac3c:	4553      	cmp	r3, sl
 800ac3e:	dd05      	ble.n	800ac4c <__gethex+0x1f4>
 800ac40:	1eb9      	subs	r1, r7, #2
 800ac42:	4620      	mov	r0, r4
 800ac44:	f000 feec 	bl	800ba20 <__any_on>
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	d145      	bne.n	800acd8 <__gethex+0x280>
 800ac4c:	f04f 0a02 	mov.w	sl, #2
 800ac50:	4639      	mov	r1, r7
 800ac52:	4620      	mov	r0, r4
 800ac54:	f7ff fe98 	bl	800a988 <rshift>
 800ac58:	443d      	add	r5, r7
 800ac5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ac5e:	42ab      	cmp	r3, r5
 800ac60:	da4c      	bge.n	800acfc <__gethex+0x2a4>
 800ac62:	ee18 0a10 	vmov	r0, s16
 800ac66:	4621      	mov	r1, r4
 800ac68:	f000 fa7a 	bl	800b160 <_Bfree>
 800ac6c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ac6e:	2300      	movs	r3, #0
 800ac70:	6013      	str	r3, [r2, #0]
 800ac72:	27a3      	movs	r7, #163	; 0xa3
 800ac74:	e785      	b.n	800ab82 <__gethex+0x12a>
 800ac76:	1e73      	subs	r3, r6, #1
 800ac78:	9a05      	ldr	r2, [sp, #20]
 800ac7a:	9303      	str	r3, [sp, #12]
 800ac7c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d019      	beq.n	800acb8 <__gethex+0x260>
 800ac84:	f1bb 0f20 	cmp.w	fp, #32
 800ac88:	d107      	bne.n	800ac9a <__gethex+0x242>
 800ac8a:	9b02      	ldr	r3, [sp, #8]
 800ac8c:	9a00      	ldr	r2, [sp, #0]
 800ac8e:	f843 2b04 	str.w	r2, [r3], #4
 800ac92:	9302      	str	r3, [sp, #8]
 800ac94:	2300      	movs	r3, #0
 800ac96:	9300      	str	r3, [sp, #0]
 800ac98:	469b      	mov	fp, r3
 800ac9a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ac9e:	f7ff fec5 	bl	800aa2c <__hexdig_fun>
 800aca2:	9b00      	ldr	r3, [sp, #0]
 800aca4:	f000 000f 	and.w	r0, r0, #15
 800aca8:	fa00 f00b 	lsl.w	r0, r0, fp
 800acac:	4303      	orrs	r3, r0
 800acae:	9300      	str	r3, [sp, #0]
 800acb0:	f10b 0b04 	add.w	fp, fp, #4
 800acb4:	9b03      	ldr	r3, [sp, #12]
 800acb6:	e00d      	b.n	800acd4 <__gethex+0x27c>
 800acb8:	9b03      	ldr	r3, [sp, #12]
 800acba:	9a06      	ldr	r2, [sp, #24]
 800acbc:	4413      	add	r3, r2
 800acbe:	42bb      	cmp	r3, r7
 800acc0:	d3e0      	bcc.n	800ac84 <__gethex+0x22c>
 800acc2:	4618      	mov	r0, r3
 800acc4:	9901      	ldr	r1, [sp, #4]
 800acc6:	9307      	str	r3, [sp, #28]
 800acc8:	4652      	mov	r2, sl
 800acca:	f001 f8a5 	bl	800be18 <strncmp>
 800acce:	9b07      	ldr	r3, [sp, #28]
 800acd0:	2800      	cmp	r0, #0
 800acd2:	d1d7      	bne.n	800ac84 <__gethex+0x22c>
 800acd4:	461e      	mov	r6, r3
 800acd6:	e78b      	b.n	800abf0 <__gethex+0x198>
 800acd8:	f04f 0a03 	mov.w	sl, #3
 800acdc:	e7b8      	b.n	800ac50 <__gethex+0x1f8>
 800acde:	da0a      	bge.n	800acf6 <__gethex+0x29e>
 800ace0:	1a37      	subs	r7, r6, r0
 800ace2:	4621      	mov	r1, r4
 800ace4:	ee18 0a10 	vmov	r0, s16
 800ace8:	463a      	mov	r2, r7
 800acea:	f000 fc55 	bl	800b598 <__lshift>
 800acee:	1bed      	subs	r5, r5, r7
 800acf0:	4604      	mov	r4, r0
 800acf2:	f100 0914 	add.w	r9, r0, #20
 800acf6:	f04f 0a00 	mov.w	sl, #0
 800acfa:	e7ae      	b.n	800ac5a <__gethex+0x202>
 800acfc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ad00:	42a8      	cmp	r0, r5
 800ad02:	dd72      	ble.n	800adea <__gethex+0x392>
 800ad04:	1b45      	subs	r5, r0, r5
 800ad06:	42ae      	cmp	r6, r5
 800ad08:	dc36      	bgt.n	800ad78 <__gethex+0x320>
 800ad0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ad0e:	2b02      	cmp	r3, #2
 800ad10:	d02a      	beq.n	800ad68 <__gethex+0x310>
 800ad12:	2b03      	cmp	r3, #3
 800ad14:	d02c      	beq.n	800ad70 <__gethex+0x318>
 800ad16:	2b01      	cmp	r3, #1
 800ad18:	d11c      	bne.n	800ad54 <__gethex+0x2fc>
 800ad1a:	42ae      	cmp	r6, r5
 800ad1c:	d11a      	bne.n	800ad54 <__gethex+0x2fc>
 800ad1e:	2e01      	cmp	r6, #1
 800ad20:	d112      	bne.n	800ad48 <__gethex+0x2f0>
 800ad22:	9a04      	ldr	r2, [sp, #16]
 800ad24:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ad28:	6013      	str	r3, [r2, #0]
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	6123      	str	r3, [r4, #16]
 800ad2e:	f8c9 3000 	str.w	r3, [r9]
 800ad32:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ad34:	2762      	movs	r7, #98	; 0x62
 800ad36:	601c      	str	r4, [r3, #0]
 800ad38:	e723      	b.n	800ab82 <__gethex+0x12a>
 800ad3a:	bf00      	nop
 800ad3c:	080297d8 	.word	0x080297d8
 800ad40:	08029760 	.word	0x08029760
 800ad44:	08029771 	.word	0x08029771
 800ad48:	1e71      	subs	r1, r6, #1
 800ad4a:	4620      	mov	r0, r4
 800ad4c:	f000 fe68 	bl	800ba20 <__any_on>
 800ad50:	2800      	cmp	r0, #0
 800ad52:	d1e6      	bne.n	800ad22 <__gethex+0x2ca>
 800ad54:	ee18 0a10 	vmov	r0, s16
 800ad58:	4621      	mov	r1, r4
 800ad5a:	f000 fa01 	bl	800b160 <_Bfree>
 800ad5e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ad60:	2300      	movs	r3, #0
 800ad62:	6013      	str	r3, [r2, #0]
 800ad64:	2750      	movs	r7, #80	; 0x50
 800ad66:	e70c      	b.n	800ab82 <__gethex+0x12a>
 800ad68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d1f2      	bne.n	800ad54 <__gethex+0x2fc>
 800ad6e:	e7d8      	b.n	800ad22 <__gethex+0x2ca>
 800ad70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d1d5      	bne.n	800ad22 <__gethex+0x2ca>
 800ad76:	e7ed      	b.n	800ad54 <__gethex+0x2fc>
 800ad78:	1e6f      	subs	r7, r5, #1
 800ad7a:	f1ba 0f00 	cmp.w	sl, #0
 800ad7e:	d131      	bne.n	800ade4 <__gethex+0x38c>
 800ad80:	b127      	cbz	r7, 800ad8c <__gethex+0x334>
 800ad82:	4639      	mov	r1, r7
 800ad84:	4620      	mov	r0, r4
 800ad86:	f000 fe4b 	bl	800ba20 <__any_on>
 800ad8a:	4682      	mov	sl, r0
 800ad8c:	117b      	asrs	r3, r7, #5
 800ad8e:	2101      	movs	r1, #1
 800ad90:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ad94:	f007 071f 	and.w	r7, r7, #31
 800ad98:	fa01 f707 	lsl.w	r7, r1, r7
 800ad9c:	421f      	tst	r7, r3
 800ad9e:	4629      	mov	r1, r5
 800ada0:	4620      	mov	r0, r4
 800ada2:	bf18      	it	ne
 800ada4:	f04a 0a02 	orrne.w	sl, sl, #2
 800ada8:	1b76      	subs	r6, r6, r5
 800adaa:	f7ff fded 	bl	800a988 <rshift>
 800adae:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800adb2:	2702      	movs	r7, #2
 800adb4:	f1ba 0f00 	cmp.w	sl, #0
 800adb8:	d048      	beq.n	800ae4c <__gethex+0x3f4>
 800adba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800adbe:	2b02      	cmp	r3, #2
 800adc0:	d015      	beq.n	800adee <__gethex+0x396>
 800adc2:	2b03      	cmp	r3, #3
 800adc4:	d017      	beq.n	800adf6 <__gethex+0x39e>
 800adc6:	2b01      	cmp	r3, #1
 800adc8:	d109      	bne.n	800adde <__gethex+0x386>
 800adca:	f01a 0f02 	tst.w	sl, #2
 800adce:	d006      	beq.n	800adde <__gethex+0x386>
 800add0:	f8d9 0000 	ldr.w	r0, [r9]
 800add4:	ea4a 0a00 	orr.w	sl, sl, r0
 800add8:	f01a 0f01 	tst.w	sl, #1
 800addc:	d10e      	bne.n	800adfc <__gethex+0x3a4>
 800adde:	f047 0710 	orr.w	r7, r7, #16
 800ade2:	e033      	b.n	800ae4c <__gethex+0x3f4>
 800ade4:	f04f 0a01 	mov.w	sl, #1
 800ade8:	e7d0      	b.n	800ad8c <__gethex+0x334>
 800adea:	2701      	movs	r7, #1
 800adec:	e7e2      	b.n	800adb4 <__gethex+0x35c>
 800adee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800adf0:	f1c3 0301 	rsb	r3, r3, #1
 800adf4:	9315      	str	r3, [sp, #84]	; 0x54
 800adf6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d0f0      	beq.n	800adde <__gethex+0x386>
 800adfc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ae00:	f104 0314 	add.w	r3, r4, #20
 800ae04:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ae08:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ae0c:	f04f 0c00 	mov.w	ip, #0
 800ae10:	4618      	mov	r0, r3
 800ae12:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae16:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ae1a:	d01c      	beq.n	800ae56 <__gethex+0x3fe>
 800ae1c:	3201      	adds	r2, #1
 800ae1e:	6002      	str	r2, [r0, #0]
 800ae20:	2f02      	cmp	r7, #2
 800ae22:	f104 0314 	add.w	r3, r4, #20
 800ae26:	d13f      	bne.n	800aea8 <__gethex+0x450>
 800ae28:	f8d8 2000 	ldr.w	r2, [r8]
 800ae2c:	3a01      	subs	r2, #1
 800ae2e:	42b2      	cmp	r2, r6
 800ae30:	d10a      	bne.n	800ae48 <__gethex+0x3f0>
 800ae32:	1171      	asrs	r1, r6, #5
 800ae34:	2201      	movs	r2, #1
 800ae36:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ae3a:	f006 061f 	and.w	r6, r6, #31
 800ae3e:	fa02 f606 	lsl.w	r6, r2, r6
 800ae42:	421e      	tst	r6, r3
 800ae44:	bf18      	it	ne
 800ae46:	4617      	movne	r7, r2
 800ae48:	f047 0720 	orr.w	r7, r7, #32
 800ae4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ae4e:	601c      	str	r4, [r3, #0]
 800ae50:	9b04      	ldr	r3, [sp, #16]
 800ae52:	601d      	str	r5, [r3, #0]
 800ae54:	e695      	b.n	800ab82 <__gethex+0x12a>
 800ae56:	4299      	cmp	r1, r3
 800ae58:	f843 cc04 	str.w	ip, [r3, #-4]
 800ae5c:	d8d8      	bhi.n	800ae10 <__gethex+0x3b8>
 800ae5e:	68a3      	ldr	r3, [r4, #8]
 800ae60:	459b      	cmp	fp, r3
 800ae62:	db19      	blt.n	800ae98 <__gethex+0x440>
 800ae64:	6861      	ldr	r1, [r4, #4]
 800ae66:	ee18 0a10 	vmov	r0, s16
 800ae6a:	3101      	adds	r1, #1
 800ae6c:	f000 f938 	bl	800b0e0 <_Balloc>
 800ae70:	4681      	mov	r9, r0
 800ae72:	b918      	cbnz	r0, 800ae7c <__gethex+0x424>
 800ae74:	4b1a      	ldr	r3, [pc, #104]	; (800aee0 <__gethex+0x488>)
 800ae76:	4602      	mov	r2, r0
 800ae78:	2184      	movs	r1, #132	; 0x84
 800ae7a:	e6a8      	b.n	800abce <__gethex+0x176>
 800ae7c:	6922      	ldr	r2, [r4, #16]
 800ae7e:	3202      	adds	r2, #2
 800ae80:	f104 010c 	add.w	r1, r4, #12
 800ae84:	0092      	lsls	r2, r2, #2
 800ae86:	300c      	adds	r0, #12
 800ae88:	f7fc ff67 	bl	8007d5a <memcpy>
 800ae8c:	4621      	mov	r1, r4
 800ae8e:	ee18 0a10 	vmov	r0, s16
 800ae92:	f000 f965 	bl	800b160 <_Bfree>
 800ae96:	464c      	mov	r4, r9
 800ae98:	6923      	ldr	r3, [r4, #16]
 800ae9a:	1c5a      	adds	r2, r3, #1
 800ae9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aea0:	6122      	str	r2, [r4, #16]
 800aea2:	2201      	movs	r2, #1
 800aea4:	615a      	str	r2, [r3, #20]
 800aea6:	e7bb      	b.n	800ae20 <__gethex+0x3c8>
 800aea8:	6922      	ldr	r2, [r4, #16]
 800aeaa:	455a      	cmp	r2, fp
 800aeac:	dd0b      	ble.n	800aec6 <__gethex+0x46e>
 800aeae:	2101      	movs	r1, #1
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	f7ff fd69 	bl	800a988 <rshift>
 800aeb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aeba:	3501      	adds	r5, #1
 800aebc:	42ab      	cmp	r3, r5
 800aebe:	f6ff aed0 	blt.w	800ac62 <__gethex+0x20a>
 800aec2:	2701      	movs	r7, #1
 800aec4:	e7c0      	b.n	800ae48 <__gethex+0x3f0>
 800aec6:	f016 061f 	ands.w	r6, r6, #31
 800aeca:	d0fa      	beq.n	800aec2 <__gethex+0x46a>
 800aecc:	4453      	add	r3, sl
 800aece:	f1c6 0620 	rsb	r6, r6, #32
 800aed2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800aed6:	f000 f9f5 	bl	800b2c4 <__hi0bits>
 800aeda:	42b0      	cmp	r0, r6
 800aedc:	dbe7      	blt.n	800aeae <__gethex+0x456>
 800aede:	e7f0      	b.n	800aec2 <__gethex+0x46a>
 800aee0:	08029760 	.word	0x08029760

0800aee4 <L_shift>:
 800aee4:	f1c2 0208 	rsb	r2, r2, #8
 800aee8:	0092      	lsls	r2, r2, #2
 800aeea:	b570      	push	{r4, r5, r6, lr}
 800aeec:	f1c2 0620 	rsb	r6, r2, #32
 800aef0:	6843      	ldr	r3, [r0, #4]
 800aef2:	6804      	ldr	r4, [r0, #0]
 800aef4:	fa03 f506 	lsl.w	r5, r3, r6
 800aef8:	432c      	orrs	r4, r5
 800aefa:	40d3      	lsrs	r3, r2
 800aefc:	6004      	str	r4, [r0, #0]
 800aefe:	f840 3f04 	str.w	r3, [r0, #4]!
 800af02:	4288      	cmp	r0, r1
 800af04:	d3f4      	bcc.n	800aef0 <L_shift+0xc>
 800af06:	bd70      	pop	{r4, r5, r6, pc}

0800af08 <__match>:
 800af08:	b530      	push	{r4, r5, lr}
 800af0a:	6803      	ldr	r3, [r0, #0]
 800af0c:	3301      	adds	r3, #1
 800af0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af12:	b914      	cbnz	r4, 800af1a <__match+0x12>
 800af14:	6003      	str	r3, [r0, #0]
 800af16:	2001      	movs	r0, #1
 800af18:	bd30      	pop	{r4, r5, pc}
 800af1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af1e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800af22:	2d19      	cmp	r5, #25
 800af24:	bf98      	it	ls
 800af26:	3220      	addls	r2, #32
 800af28:	42a2      	cmp	r2, r4
 800af2a:	d0f0      	beq.n	800af0e <__match+0x6>
 800af2c:	2000      	movs	r0, #0
 800af2e:	e7f3      	b.n	800af18 <__match+0x10>

0800af30 <__hexnan>:
 800af30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af34:	680b      	ldr	r3, [r1, #0]
 800af36:	115e      	asrs	r6, r3, #5
 800af38:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800af3c:	f013 031f 	ands.w	r3, r3, #31
 800af40:	b087      	sub	sp, #28
 800af42:	bf18      	it	ne
 800af44:	3604      	addne	r6, #4
 800af46:	2500      	movs	r5, #0
 800af48:	1f37      	subs	r7, r6, #4
 800af4a:	4690      	mov	r8, r2
 800af4c:	6802      	ldr	r2, [r0, #0]
 800af4e:	9301      	str	r3, [sp, #4]
 800af50:	4682      	mov	sl, r0
 800af52:	f846 5c04 	str.w	r5, [r6, #-4]
 800af56:	46b9      	mov	r9, r7
 800af58:	463c      	mov	r4, r7
 800af5a:	9502      	str	r5, [sp, #8]
 800af5c:	46ab      	mov	fp, r5
 800af5e:	7851      	ldrb	r1, [r2, #1]
 800af60:	1c53      	adds	r3, r2, #1
 800af62:	9303      	str	r3, [sp, #12]
 800af64:	b341      	cbz	r1, 800afb8 <__hexnan+0x88>
 800af66:	4608      	mov	r0, r1
 800af68:	9205      	str	r2, [sp, #20]
 800af6a:	9104      	str	r1, [sp, #16]
 800af6c:	f7ff fd5e 	bl	800aa2c <__hexdig_fun>
 800af70:	2800      	cmp	r0, #0
 800af72:	d14f      	bne.n	800b014 <__hexnan+0xe4>
 800af74:	9904      	ldr	r1, [sp, #16]
 800af76:	9a05      	ldr	r2, [sp, #20]
 800af78:	2920      	cmp	r1, #32
 800af7a:	d818      	bhi.n	800afae <__hexnan+0x7e>
 800af7c:	9b02      	ldr	r3, [sp, #8]
 800af7e:	459b      	cmp	fp, r3
 800af80:	dd13      	ble.n	800afaa <__hexnan+0x7a>
 800af82:	454c      	cmp	r4, r9
 800af84:	d206      	bcs.n	800af94 <__hexnan+0x64>
 800af86:	2d07      	cmp	r5, #7
 800af88:	dc04      	bgt.n	800af94 <__hexnan+0x64>
 800af8a:	462a      	mov	r2, r5
 800af8c:	4649      	mov	r1, r9
 800af8e:	4620      	mov	r0, r4
 800af90:	f7ff ffa8 	bl	800aee4 <L_shift>
 800af94:	4544      	cmp	r4, r8
 800af96:	d950      	bls.n	800b03a <__hexnan+0x10a>
 800af98:	2300      	movs	r3, #0
 800af9a:	f1a4 0904 	sub.w	r9, r4, #4
 800af9e:	f844 3c04 	str.w	r3, [r4, #-4]
 800afa2:	f8cd b008 	str.w	fp, [sp, #8]
 800afa6:	464c      	mov	r4, r9
 800afa8:	461d      	mov	r5, r3
 800afaa:	9a03      	ldr	r2, [sp, #12]
 800afac:	e7d7      	b.n	800af5e <__hexnan+0x2e>
 800afae:	2929      	cmp	r1, #41	; 0x29
 800afb0:	d156      	bne.n	800b060 <__hexnan+0x130>
 800afb2:	3202      	adds	r2, #2
 800afb4:	f8ca 2000 	str.w	r2, [sl]
 800afb8:	f1bb 0f00 	cmp.w	fp, #0
 800afbc:	d050      	beq.n	800b060 <__hexnan+0x130>
 800afbe:	454c      	cmp	r4, r9
 800afc0:	d206      	bcs.n	800afd0 <__hexnan+0xa0>
 800afc2:	2d07      	cmp	r5, #7
 800afc4:	dc04      	bgt.n	800afd0 <__hexnan+0xa0>
 800afc6:	462a      	mov	r2, r5
 800afc8:	4649      	mov	r1, r9
 800afca:	4620      	mov	r0, r4
 800afcc:	f7ff ff8a 	bl	800aee4 <L_shift>
 800afd0:	4544      	cmp	r4, r8
 800afd2:	d934      	bls.n	800b03e <__hexnan+0x10e>
 800afd4:	f1a8 0204 	sub.w	r2, r8, #4
 800afd8:	4623      	mov	r3, r4
 800afda:	f853 1b04 	ldr.w	r1, [r3], #4
 800afde:	f842 1f04 	str.w	r1, [r2, #4]!
 800afe2:	429f      	cmp	r7, r3
 800afe4:	d2f9      	bcs.n	800afda <__hexnan+0xaa>
 800afe6:	1b3b      	subs	r3, r7, r4
 800afe8:	f023 0303 	bic.w	r3, r3, #3
 800afec:	3304      	adds	r3, #4
 800afee:	3401      	adds	r4, #1
 800aff0:	3e03      	subs	r6, #3
 800aff2:	42b4      	cmp	r4, r6
 800aff4:	bf88      	it	hi
 800aff6:	2304      	movhi	r3, #4
 800aff8:	4443      	add	r3, r8
 800affa:	2200      	movs	r2, #0
 800affc:	f843 2b04 	str.w	r2, [r3], #4
 800b000:	429f      	cmp	r7, r3
 800b002:	d2fb      	bcs.n	800affc <__hexnan+0xcc>
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	b91b      	cbnz	r3, 800b010 <__hexnan+0xe0>
 800b008:	4547      	cmp	r7, r8
 800b00a:	d127      	bne.n	800b05c <__hexnan+0x12c>
 800b00c:	2301      	movs	r3, #1
 800b00e:	603b      	str	r3, [r7, #0]
 800b010:	2005      	movs	r0, #5
 800b012:	e026      	b.n	800b062 <__hexnan+0x132>
 800b014:	3501      	adds	r5, #1
 800b016:	2d08      	cmp	r5, #8
 800b018:	f10b 0b01 	add.w	fp, fp, #1
 800b01c:	dd06      	ble.n	800b02c <__hexnan+0xfc>
 800b01e:	4544      	cmp	r4, r8
 800b020:	d9c3      	bls.n	800afaa <__hexnan+0x7a>
 800b022:	2300      	movs	r3, #0
 800b024:	f844 3c04 	str.w	r3, [r4, #-4]
 800b028:	2501      	movs	r5, #1
 800b02a:	3c04      	subs	r4, #4
 800b02c:	6822      	ldr	r2, [r4, #0]
 800b02e:	f000 000f 	and.w	r0, r0, #15
 800b032:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b036:	6022      	str	r2, [r4, #0]
 800b038:	e7b7      	b.n	800afaa <__hexnan+0x7a>
 800b03a:	2508      	movs	r5, #8
 800b03c:	e7b5      	b.n	800afaa <__hexnan+0x7a>
 800b03e:	9b01      	ldr	r3, [sp, #4]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d0df      	beq.n	800b004 <__hexnan+0xd4>
 800b044:	f04f 32ff 	mov.w	r2, #4294967295
 800b048:	f1c3 0320 	rsb	r3, r3, #32
 800b04c:	fa22 f303 	lsr.w	r3, r2, r3
 800b050:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b054:	401a      	ands	r2, r3
 800b056:	f846 2c04 	str.w	r2, [r6, #-4]
 800b05a:	e7d3      	b.n	800b004 <__hexnan+0xd4>
 800b05c:	3f04      	subs	r7, #4
 800b05e:	e7d1      	b.n	800b004 <__hexnan+0xd4>
 800b060:	2004      	movs	r0, #4
 800b062:	b007      	add	sp, #28
 800b064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b068 <_localeconv_r>:
 800b068:	4800      	ldr	r0, [pc, #0]	; (800b06c <_localeconv_r+0x4>)
 800b06a:	4770      	bx	lr
 800b06c:	20000168 	.word	0x20000168

0800b070 <_lseek_r>:
 800b070:	b538      	push	{r3, r4, r5, lr}
 800b072:	4d07      	ldr	r5, [pc, #28]	; (800b090 <_lseek_r+0x20>)
 800b074:	4604      	mov	r4, r0
 800b076:	4608      	mov	r0, r1
 800b078:	4611      	mov	r1, r2
 800b07a:	2200      	movs	r2, #0
 800b07c:	602a      	str	r2, [r5, #0]
 800b07e:	461a      	mov	r2, r3
 800b080:	f7f7 f928 	bl	80022d4 <_lseek>
 800b084:	1c43      	adds	r3, r0, #1
 800b086:	d102      	bne.n	800b08e <_lseek_r+0x1e>
 800b088:	682b      	ldr	r3, [r5, #0]
 800b08a:	b103      	cbz	r3, 800b08e <_lseek_r+0x1e>
 800b08c:	6023      	str	r3, [r4, #0]
 800b08e:	bd38      	pop	{r3, r4, r5, pc}
 800b090:	2001024c 	.word	0x2001024c

0800b094 <malloc>:
 800b094:	4b02      	ldr	r3, [pc, #8]	; (800b0a0 <malloc+0xc>)
 800b096:	4601      	mov	r1, r0
 800b098:	6818      	ldr	r0, [r3, #0]
 800b09a:	f7fc be95 	b.w	8007dc8 <_malloc_r>
 800b09e:	bf00      	nop
 800b0a0:	20000010 	.word	0x20000010

0800b0a4 <__ascii_mbtowc>:
 800b0a4:	b082      	sub	sp, #8
 800b0a6:	b901      	cbnz	r1, 800b0aa <__ascii_mbtowc+0x6>
 800b0a8:	a901      	add	r1, sp, #4
 800b0aa:	b142      	cbz	r2, 800b0be <__ascii_mbtowc+0x1a>
 800b0ac:	b14b      	cbz	r3, 800b0c2 <__ascii_mbtowc+0x1e>
 800b0ae:	7813      	ldrb	r3, [r2, #0]
 800b0b0:	600b      	str	r3, [r1, #0]
 800b0b2:	7812      	ldrb	r2, [r2, #0]
 800b0b4:	1e10      	subs	r0, r2, #0
 800b0b6:	bf18      	it	ne
 800b0b8:	2001      	movne	r0, #1
 800b0ba:	b002      	add	sp, #8
 800b0bc:	4770      	bx	lr
 800b0be:	4610      	mov	r0, r2
 800b0c0:	e7fb      	b.n	800b0ba <__ascii_mbtowc+0x16>
 800b0c2:	f06f 0001 	mvn.w	r0, #1
 800b0c6:	e7f8      	b.n	800b0ba <__ascii_mbtowc+0x16>

0800b0c8 <__malloc_lock>:
 800b0c8:	4801      	ldr	r0, [pc, #4]	; (800b0d0 <__malloc_lock+0x8>)
 800b0ca:	f7fc be44 	b.w	8007d56 <__retarget_lock_acquire_recursive>
 800b0ce:	bf00      	nop
 800b0d0:	20010240 	.word	0x20010240

0800b0d4 <__malloc_unlock>:
 800b0d4:	4801      	ldr	r0, [pc, #4]	; (800b0dc <__malloc_unlock+0x8>)
 800b0d6:	f7fc be3f 	b.w	8007d58 <__retarget_lock_release_recursive>
 800b0da:	bf00      	nop
 800b0dc:	20010240 	.word	0x20010240

0800b0e0 <_Balloc>:
 800b0e0:	b570      	push	{r4, r5, r6, lr}
 800b0e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b0e4:	4604      	mov	r4, r0
 800b0e6:	460d      	mov	r5, r1
 800b0e8:	b976      	cbnz	r6, 800b108 <_Balloc+0x28>
 800b0ea:	2010      	movs	r0, #16
 800b0ec:	f7ff ffd2 	bl	800b094 <malloc>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	6260      	str	r0, [r4, #36]	; 0x24
 800b0f4:	b920      	cbnz	r0, 800b100 <_Balloc+0x20>
 800b0f6:	4b18      	ldr	r3, [pc, #96]	; (800b158 <_Balloc+0x78>)
 800b0f8:	4818      	ldr	r0, [pc, #96]	; (800b15c <_Balloc+0x7c>)
 800b0fa:	2166      	movs	r1, #102	; 0x66
 800b0fc:	f000 feae 	bl	800be5c <__assert_func>
 800b100:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b104:	6006      	str	r6, [r0, #0]
 800b106:	60c6      	str	r6, [r0, #12]
 800b108:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b10a:	68f3      	ldr	r3, [r6, #12]
 800b10c:	b183      	cbz	r3, 800b130 <_Balloc+0x50>
 800b10e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b110:	68db      	ldr	r3, [r3, #12]
 800b112:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b116:	b9b8      	cbnz	r0, 800b148 <_Balloc+0x68>
 800b118:	2101      	movs	r1, #1
 800b11a:	fa01 f605 	lsl.w	r6, r1, r5
 800b11e:	1d72      	adds	r2, r6, #5
 800b120:	0092      	lsls	r2, r2, #2
 800b122:	4620      	mov	r0, r4
 800b124:	f000 fc9d 	bl	800ba62 <_calloc_r>
 800b128:	b160      	cbz	r0, 800b144 <_Balloc+0x64>
 800b12a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b12e:	e00e      	b.n	800b14e <_Balloc+0x6e>
 800b130:	2221      	movs	r2, #33	; 0x21
 800b132:	2104      	movs	r1, #4
 800b134:	4620      	mov	r0, r4
 800b136:	f000 fc94 	bl	800ba62 <_calloc_r>
 800b13a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b13c:	60f0      	str	r0, [r6, #12]
 800b13e:	68db      	ldr	r3, [r3, #12]
 800b140:	2b00      	cmp	r3, #0
 800b142:	d1e4      	bne.n	800b10e <_Balloc+0x2e>
 800b144:	2000      	movs	r0, #0
 800b146:	bd70      	pop	{r4, r5, r6, pc}
 800b148:	6802      	ldr	r2, [r0, #0]
 800b14a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b14e:	2300      	movs	r3, #0
 800b150:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b154:	e7f7      	b.n	800b146 <_Balloc+0x66>
 800b156:	bf00      	nop
 800b158:	080296ee 	.word	0x080296ee
 800b15c:	080297ec 	.word	0x080297ec

0800b160 <_Bfree>:
 800b160:	b570      	push	{r4, r5, r6, lr}
 800b162:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b164:	4605      	mov	r5, r0
 800b166:	460c      	mov	r4, r1
 800b168:	b976      	cbnz	r6, 800b188 <_Bfree+0x28>
 800b16a:	2010      	movs	r0, #16
 800b16c:	f7ff ff92 	bl	800b094 <malloc>
 800b170:	4602      	mov	r2, r0
 800b172:	6268      	str	r0, [r5, #36]	; 0x24
 800b174:	b920      	cbnz	r0, 800b180 <_Bfree+0x20>
 800b176:	4b09      	ldr	r3, [pc, #36]	; (800b19c <_Bfree+0x3c>)
 800b178:	4809      	ldr	r0, [pc, #36]	; (800b1a0 <_Bfree+0x40>)
 800b17a:	218a      	movs	r1, #138	; 0x8a
 800b17c:	f000 fe6e 	bl	800be5c <__assert_func>
 800b180:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b184:	6006      	str	r6, [r0, #0]
 800b186:	60c6      	str	r6, [r0, #12]
 800b188:	b13c      	cbz	r4, 800b19a <_Bfree+0x3a>
 800b18a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b18c:	6862      	ldr	r2, [r4, #4]
 800b18e:	68db      	ldr	r3, [r3, #12]
 800b190:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b194:	6021      	str	r1, [r4, #0]
 800b196:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b19a:	bd70      	pop	{r4, r5, r6, pc}
 800b19c:	080296ee 	.word	0x080296ee
 800b1a0:	080297ec 	.word	0x080297ec

0800b1a4 <__multadd>:
 800b1a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1a8:	690d      	ldr	r5, [r1, #16]
 800b1aa:	4607      	mov	r7, r0
 800b1ac:	460c      	mov	r4, r1
 800b1ae:	461e      	mov	r6, r3
 800b1b0:	f101 0c14 	add.w	ip, r1, #20
 800b1b4:	2000      	movs	r0, #0
 800b1b6:	f8dc 3000 	ldr.w	r3, [ip]
 800b1ba:	b299      	uxth	r1, r3
 800b1bc:	fb02 6101 	mla	r1, r2, r1, r6
 800b1c0:	0c1e      	lsrs	r6, r3, #16
 800b1c2:	0c0b      	lsrs	r3, r1, #16
 800b1c4:	fb02 3306 	mla	r3, r2, r6, r3
 800b1c8:	b289      	uxth	r1, r1
 800b1ca:	3001      	adds	r0, #1
 800b1cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b1d0:	4285      	cmp	r5, r0
 800b1d2:	f84c 1b04 	str.w	r1, [ip], #4
 800b1d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b1da:	dcec      	bgt.n	800b1b6 <__multadd+0x12>
 800b1dc:	b30e      	cbz	r6, 800b222 <__multadd+0x7e>
 800b1de:	68a3      	ldr	r3, [r4, #8]
 800b1e0:	42ab      	cmp	r3, r5
 800b1e2:	dc19      	bgt.n	800b218 <__multadd+0x74>
 800b1e4:	6861      	ldr	r1, [r4, #4]
 800b1e6:	4638      	mov	r0, r7
 800b1e8:	3101      	adds	r1, #1
 800b1ea:	f7ff ff79 	bl	800b0e0 <_Balloc>
 800b1ee:	4680      	mov	r8, r0
 800b1f0:	b928      	cbnz	r0, 800b1fe <__multadd+0x5a>
 800b1f2:	4602      	mov	r2, r0
 800b1f4:	4b0c      	ldr	r3, [pc, #48]	; (800b228 <__multadd+0x84>)
 800b1f6:	480d      	ldr	r0, [pc, #52]	; (800b22c <__multadd+0x88>)
 800b1f8:	21b5      	movs	r1, #181	; 0xb5
 800b1fa:	f000 fe2f 	bl	800be5c <__assert_func>
 800b1fe:	6922      	ldr	r2, [r4, #16]
 800b200:	3202      	adds	r2, #2
 800b202:	f104 010c 	add.w	r1, r4, #12
 800b206:	0092      	lsls	r2, r2, #2
 800b208:	300c      	adds	r0, #12
 800b20a:	f7fc fda6 	bl	8007d5a <memcpy>
 800b20e:	4621      	mov	r1, r4
 800b210:	4638      	mov	r0, r7
 800b212:	f7ff ffa5 	bl	800b160 <_Bfree>
 800b216:	4644      	mov	r4, r8
 800b218:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b21c:	3501      	adds	r5, #1
 800b21e:	615e      	str	r6, [r3, #20]
 800b220:	6125      	str	r5, [r4, #16]
 800b222:	4620      	mov	r0, r4
 800b224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b228:	08029760 	.word	0x08029760
 800b22c:	080297ec 	.word	0x080297ec

0800b230 <__s2b>:
 800b230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b234:	460c      	mov	r4, r1
 800b236:	4615      	mov	r5, r2
 800b238:	461f      	mov	r7, r3
 800b23a:	2209      	movs	r2, #9
 800b23c:	3308      	adds	r3, #8
 800b23e:	4606      	mov	r6, r0
 800b240:	fb93 f3f2 	sdiv	r3, r3, r2
 800b244:	2100      	movs	r1, #0
 800b246:	2201      	movs	r2, #1
 800b248:	429a      	cmp	r2, r3
 800b24a:	db09      	blt.n	800b260 <__s2b+0x30>
 800b24c:	4630      	mov	r0, r6
 800b24e:	f7ff ff47 	bl	800b0e0 <_Balloc>
 800b252:	b940      	cbnz	r0, 800b266 <__s2b+0x36>
 800b254:	4602      	mov	r2, r0
 800b256:	4b19      	ldr	r3, [pc, #100]	; (800b2bc <__s2b+0x8c>)
 800b258:	4819      	ldr	r0, [pc, #100]	; (800b2c0 <__s2b+0x90>)
 800b25a:	21ce      	movs	r1, #206	; 0xce
 800b25c:	f000 fdfe 	bl	800be5c <__assert_func>
 800b260:	0052      	lsls	r2, r2, #1
 800b262:	3101      	adds	r1, #1
 800b264:	e7f0      	b.n	800b248 <__s2b+0x18>
 800b266:	9b08      	ldr	r3, [sp, #32]
 800b268:	6143      	str	r3, [r0, #20]
 800b26a:	2d09      	cmp	r5, #9
 800b26c:	f04f 0301 	mov.w	r3, #1
 800b270:	6103      	str	r3, [r0, #16]
 800b272:	dd16      	ble.n	800b2a2 <__s2b+0x72>
 800b274:	f104 0909 	add.w	r9, r4, #9
 800b278:	46c8      	mov	r8, r9
 800b27a:	442c      	add	r4, r5
 800b27c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b280:	4601      	mov	r1, r0
 800b282:	3b30      	subs	r3, #48	; 0x30
 800b284:	220a      	movs	r2, #10
 800b286:	4630      	mov	r0, r6
 800b288:	f7ff ff8c 	bl	800b1a4 <__multadd>
 800b28c:	45a0      	cmp	r8, r4
 800b28e:	d1f5      	bne.n	800b27c <__s2b+0x4c>
 800b290:	f1a5 0408 	sub.w	r4, r5, #8
 800b294:	444c      	add	r4, r9
 800b296:	1b2d      	subs	r5, r5, r4
 800b298:	1963      	adds	r3, r4, r5
 800b29a:	42bb      	cmp	r3, r7
 800b29c:	db04      	blt.n	800b2a8 <__s2b+0x78>
 800b29e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2a2:	340a      	adds	r4, #10
 800b2a4:	2509      	movs	r5, #9
 800b2a6:	e7f6      	b.n	800b296 <__s2b+0x66>
 800b2a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b2ac:	4601      	mov	r1, r0
 800b2ae:	3b30      	subs	r3, #48	; 0x30
 800b2b0:	220a      	movs	r2, #10
 800b2b2:	4630      	mov	r0, r6
 800b2b4:	f7ff ff76 	bl	800b1a4 <__multadd>
 800b2b8:	e7ee      	b.n	800b298 <__s2b+0x68>
 800b2ba:	bf00      	nop
 800b2bc:	08029760 	.word	0x08029760
 800b2c0:	080297ec 	.word	0x080297ec

0800b2c4 <__hi0bits>:
 800b2c4:	0c03      	lsrs	r3, r0, #16
 800b2c6:	041b      	lsls	r3, r3, #16
 800b2c8:	b9d3      	cbnz	r3, 800b300 <__hi0bits+0x3c>
 800b2ca:	0400      	lsls	r0, r0, #16
 800b2cc:	2310      	movs	r3, #16
 800b2ce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b2d2:	bf04      	itt	eq
 800b2d4:	0200      	lsleq	r0, r0, #8
 800b2d6:	3308      	addeq	r3, #8
 800b2d8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b2dc:	bf04      	itt	eq
 800b2de:	0100      	lsleq	r0, r0, #4
 800b2e0:	3304      	addeq	r3, #4
 800b2e2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b2e6:	bf04      	itt	eq
 800b2e8:	0080      	lsleq	r0, r0, #2
 800b2ea:	3302      	addeq	r3, #2
 800b2ec:	2800      	cmp	r0, #0
 800b2ee:	db05      	blt.n	800b2fc <__hi0bits+0x38>
 800b2f0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b2f4:	f103 0301 	add.w	r3, r3, #1
 800b2f8:	bf08      	it	eq
 800b2fa:	2320      	moveq	r3, #32
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	4770      	bx	lr
 800b300:	2300      	movs	r3, #0
 800b302:	e7e4      	b.n	800b2ce <__hi0bits+0xa>

0800b304 <__lo0bits>:
 800b304:	6803      	ldr	r3, [r0, #0]
 800b306:	f013 0207 	ands.w	r2, r3, #7
 800b30a:	4601      	mov	r1, r0
 800b30c:	d00b      	beq.n	800b326 <__lo0bits+0x22>
 800b30e:	07da      	lsls	r2, r3, #31
 800b310:	d423      	bmi.n	800b35a <__lo0bits+0x56>
 800b312:	0798      	lsls	r0, r3, #30
 800b314:	bf49      	itett	mi
 800b316:	085b      	lsrmi	r3, r3, #1
 800b318:	089b      	lsrpl	r3, r3, #2
 800b31a:	2001      	movmi	r0, #1
 800b31c:	600b      	strmi	r3, [r1, #0]
 800b31e:	bf5c      	itt	pl
 800b320:	600b      	strpl	r3, [r1, #0]
 800b322:	2002      	movpl	r0, #2
 800b324:	4770      	bx	lr
 800b326:	b298      	uxth	r0, r3
 800b328:	b9a8      	cbnz	r0, 800b356 <__lo0bits+0x52>
 800b32a:	0c1b      	lsrs	r3, r3, #16
 800b32c:	2010      	movs	r0, #16
 800b32e:	b2da      	uxtb	r2, r3
 800b330:	b90a      	cbnz	r2, 800b336 <__lo0bits+0x32>
 800b332:	3008      	adds	r0, #8
 800b334:	0a1b      	lsrs	r3, r3, #8
 800b336:	071a      	lsls	r2, r3, #28
 800b338:	bf04      	itt	eq
 800b33a:	091b      	lsreq	r3, r3, #4
 800b33c:	3004      	addeq	r0, #4
 800b33e:	079a      	lsls	r2, r3, #30
 800b340:	bf04      	itt	eq
 800b342:	089b      	lsreq	r3, r3, #2
 800b344:	3002      	addeq	r0, #2
 800b346:	07da      	lsls	r2, r3, #31
 800b348:	d403      	bmi.n	800b352 <__lo0bits+0x4e>
 800b34a:	085b      	lsrs	r3, r3, #1
 800b34c:	f100 0001 	add.w	r0, r0, #1
 800b350:	d005      	beq.n	800b35e <__lo0bits+0x5a>
 800b352:	600b      	str	r3, [r1, #0]
 800b354:	4770      	bx	lr
 800b356:	4610      	mov	r0, r2
 800b358:	e7e9      	b.n	800b32e <__lo0bits+0x2a>
 800b35a:	2000      	movs	r0, #0
 800b35c:	4770      	bx	lr
 800b35e:	2020      	movs	r0, #32
 800b360:	4770      	bx	lr
	...

0800b364 <__i2b>:
 800b364:	b510      	push	{r4, lr}
 800b366:	460c      	mov	r4, r1
 800b368:	2101      	movs	r1, #1
 800b36a:	f7ff feb9 	bl	800b0e0 <_Balloc>
 800b36e:	4602      	mov	r2, r0
 800b370:	b928      	cbnz	r0, 800b37e <__i2b+0x1a>
 800b372:	4b05      	ldr	r3, [pc, #20]	; (800b388 <__i2b+0x24>)
 800b374:	4805      	ldr	r0, [pc, #20]	; (800b38c <__i2b+0x28>)
 800b376:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b37a:	f000 fd6f 	bl	800be5c <__assert_func>
 800b37e:	2301      	movs	r3, #1
 800b380:	6144      	str	r4, [r0, #20]
 800b382:	6103      	str	r3, [r0, #16]
 800b384:	bd10      	pop	{r4, pc}
 800b386:	bf00      	nop
 800b388:	08029760 	.word	0x08029760
 800b38c:	080297ec 	.word	0x080297ec

0800b390 <__multiply>:
 800b390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b394:	4691      	mov	r9, r2
 800b396:	690a      	ldr	r2, [r1, #16]
 800b398:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b39c:	429a      	cmp	r2, r3
 800b39e:	bfb8      	it	lt
 800b3a0:	460b      	movlt	r3, r1
 800b3a2:	460c      	mov	r4, r1
 800b3a4:	bfbc      	itt	lt
 800b3a6:	464c      	movlt	r4, r9
 800b3a8:	4699      	movlt	r9, r3
 800b3aa:	6927      	ldr	r7, [r4, #16]
 800b3ac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b3b0:	68a3      	ldr	r3, [r4, #8]
 800b3b2:	6861      	ldr	r1, [r4, #4]
 800b3b4:	eb07 060a 	add.w	r6, r7, sl
 800b3b8:	42b3      	cmp	r3, r6
 800b3ba:	b085      	sub	sp, #20
 800b3bc:	bfb8      	it	lt
 800b3be:	3101      	addlt	r1, #1
 800b3c0:	f7ff fe8e 	bl	800b0e0 <_Balloc>
 800b3c4:	b930      	cbnz	r0, 800b3d4 <__multiply+0x44>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	4b44      	ldr	r3, [pc, #272]	; (800b4dc <__multiply+0x14c>)
 800b3ca:	4845      	ldr	r0, [pc, #276]	; (800b4e0 <__multiply+0x150>)
 800b3cc:	f240 115d 	movw	r1, #349	; 0x15d
 800b3d0:	f000 fd44 	bl	800be5c <__assert_func>
 800b3d4:	f100 0514 	add.w	r5, r0, #20
 800b3d8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b3dc:	462b      	mov	r3, r5
 800b3de:	2200      	movs	r2, #0
 800b3e0:	4543      	cmp	r3, r8
 800b3e2:	d321      	bcc.n	800b428 <__multiply+0x98>
 800b3e4:	f104 0314 	add.w	r3, r4, #20
 800b3e8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b3ec:	f109 0314 	add.w	r3, r9, #20
 800b3f0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b3f4:	9202      	str	r2, [sp, #8]
 800b3f6:	1b3a      	subs	r2, r7, r4
 800b3f8:	3a15      	subs	r2, #21
 800b3fa:	f022 0203 	bic.w	r2, r2, #3
 800b3fe:	3204      	adds	r2, #4
 800b400:	f104 0115 	add.w	r1, r4, #21
 800b404:	428f      	cmp	r7, r1
 800b406:	bf38      	it	cc
 800b408:	2204      	movcc	r2, #4
 800b40a:	9201      	str	r2, [sp, #4]
 800b40c:	9a02      	ldr	r2, [sp, #8]
 800b40e:	9303      	str	r3, [sp, #12]
 800b410:	429a      	cmp	r2, r3
 800b412:	d80c      	bhi.n	800b42e <__multiply+0x9e>
 800b414:	2e00      	cmp	r6, #0
 800b416:	dd03      	ble.n	800b420 <__multiply+0x90>
 800b418:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d05a      	beq.n	800b4d6 <__multiply+0x146>
 800b420:	6106      	str	r6, [r0, #16]
 800b422:	b005      	add	sp, #20
 800b424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b428:	f843 2b04 	str.w	r2, [r3], #4
 800b42c:	e7d8      	b.n	800b3e0 <__multiply+0x50>
 800b42e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b432:	f1ba 0f00 	cmp.w	sl, #0
 800b436:	d024      	beq.n	800b482 <__multiply+0xf2>
 800b438:	f104 0e14 	add.w	lr, r4, #20
 800b43c:	46a9      	mov	r9, r5
 800b43e:	f04f 0c00 	mov.w	ip, #0
 800b442:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b446:	f8d9 1000 	ldr.w	r1, [r9]
 800b44a:	fa1f fb82 	uxth.w	fp, r2
 800b44e:	b289      	uxth	r1, r1
 800b450:	fb0a 110b 	mla	r1, sl, fp, r1
 800b454:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b458:	f8d9 2000 	ldr.w	r2, [r9]
 800b45c:	4461      	add	r1, ip
 800b45e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b462:	fb0a c20b 	mla	r2, sl, fp, ip
 800b466:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b46a:	b289      	uxth	r1, r1
 800b46c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b470:	4577      	cmp	r7, lr
 800b472:	f849 1b04 	str.w	r1, [r9], #4
 800b476:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b47a:	d8e2      	bhi.n	800b442 <__multiply+0xb2>
 800b47c:	9a01      	ldr	r2, [sp, #4]
 800b47e:	f845 c002 	str.w	ip, [r5, r2]
 800b482:	9a03      	ldr	r2, [sp, #12]
 800b484:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b488:	3304      	adds	r3, #4
 800b48a:	f1b9 0f00 	cmp.w	r9, #0
 800b48e:	d020      	beq.n	800b4d2 <__multiply+0x142>
 800b490:	6829      	ldr	r1, [r5, #0]
 800b492:	f104 0c14 	add.w	ip, r4, #20
 800b496:	46ae      	mov	lr, r5
 800b498:	f04f 0a00 	mov.w	sl, #0
 800b49c:	f8bc b000 	ldrh.w	fp, [ip]
 800b4a0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b4a4:	fb09 220b 	mla	r2, r9, fp, r2
 800b4a8:	4492      	add	sl, r2
 800b4aa:	b289      	uxth	r1, r1
 800b4ac:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b4b0:	f84e 1b04 	str.w	r1, [lr], #4
 800b4b4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b4b8:	f8be 1000 	ldrh.w	r1, [lr]
 800b4bc:	0c12      	lsrs	r2, r2, #16
 800b4be:	fb09 1102 	mla	r1, r9, r2, r1
 800b4c2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b4c6:	4567      	cmp	r7, ip
 800b4c8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b4cc:	d8e6      	bhi.n	800b49c <__multiply+0x10c>
 800b4ce:	9a01      	ldr	r2, [sp, #4]
 800b4d0:	50a9      	str	r1, [r5, r2]
 800b4d2:	3504      	adds	r5, #4
 800b4d4:	e79a      	b.n	800b40c <__multiply+0x7c>
 800b4d6:	3e01      	subs	r6, #1
 800b4d8:	e79c      	b.n	800b414 <__multiply+0x84>
 800b4da:	bf00      	nop
 800b4dc:	08029760 	.word	0x08029760
 800b4e0:	080297ec 	.word	0x080297ec

0800b4e4 <__pow5mult>:
 800b4e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4e8:	4615      	mov	r5, r2
 800b4ea:	f012 0203 	ands.w	r2, r2, #3
 800b4ee:	4606      	mov	r6, r0
 800b4f0:	460f      	mov	r7, r1
 800b4f2:	d007      	beq.n	800b504 <__pow5mult+0x20>
 800b4f4:	4c25      	ldr	r4, [pc, #148]	; (800b58c <__pow5mult+0xa8>)
 800b4f6:	3a01      	subs	r2, #1
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b4fe:	f7ff fe51 	bl	800b1a4 <__multadd>
 800b502:	4607      	mov	r7, r0
 800b504:	10ad      	asrs	r5, r5, #2
 800b506:	d03d      	beq.n	800b584 <__pow5mult+0xa0>
 800b508:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b50a:	b97c      	cbnz	r4, 800b52c <__pow5mult+0x48>
 800b50c:	2010      	movs	r0, #16
 800b50e:	f7ff fdc1 	bl	800b094 <malloc>
 800b512:	4602      	mov	r2, r0
 800b514:	6270      	str	r0, [r6, #36]	; 0x24
 800b516:	b928      	cbnz	r0, 800b524 <__pow5mult+0x40>
 800b518:	4b1d      	ldr	r3, [pc, #116]	; (800b590 <__pow5mult+0xac>)
 800b51a:	481e      	ldr	r0, [pc, #120]	; (800b594 <__pow5mult+0xb0>)
 800b51c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b520:	f000 fc9c 	bl	800be5c <__assert_func>
 800b524:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b528:	6004      	str	r4, [r0, #0]
 800b52a:	60c4      	str	r4, [r0, #12]
 800b52c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b530:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b534:	b94c      	cbnz	r4, 800b54a <__pow5mult+0x66>
 800b536:	f240 2171 	movw	r1, #625	; 0x271
 800b53a:	4630      	mov	r0, r6
 800b53c:	f7ff ff12 	bl	800b364 <__i2b>
 800b540:	2300      	movs	r3, #0
 800b542:	f8c8 0008 	str.w	r0, [r8, #8]
 800b546:	4604      	mov	r4, r0
 800b548:	6003      	str	r3, [r0, #0]
 800b54a:	f04f 0900 	mov.w	r9, #0
 800b54e:	07eb      	lsls	r3, r5, #31
 800b550:	d50a      	bpl.n	800b568 <__pow5mult+0x84>
 800b552:	4639      	mov	r1, r7
 800b554:	4622      	mov	r2, r4
 800b556:	4630      	mov	r0, r6
 800b558:	f7ff ff1a 	bl	800b390 <__multiply>
 800b55c:	4639      	mov	r1, r7
 800b55e:	4680      	mov	r8, r0
 800b560:	4630      	mov	r0, r6
 800b562:	f7ff fdfd 	bl	800b160 <_Bfree>
 800b566:	4647      	mov	r7, r8
 800b568:	106d      	asrs	r5, r5, #1
 800b56a:	d00b      	beq.n	800b584 <__pow5mult+0xa0>
 800b56c:	6820      	ldr	r0, [r4, #0]
 800b56e:	b938      	cbnz	r0, 800b580 <__pow5mult+0x9c>
 800b570:	4622      	mov	r2, r4
 800b572:	4621      	mov	r1, r4
 800b574:	4630      	mov	r0, r6
 800b576:	f7ff ff0b 	bl	800b390 <__multiply>
 800b57a:	6020      	str	r0, [r4, #0]
 800b57c:	f8c0 9000 	str.w	r9, [r0]
 800b580:	4604      	mov	r4, r0
 800b582:	e7e4      	b.n	800b54e <__pow5mult+0x6a>
 800b584:	4638      	mov	r0, r7
 800b586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b58a:	bf00      	nop
 800b58c:	08029938 	.word	0x08029938
 800b590:	080296ee 	.word	0x080296ee
 800b594:	080297ec 	.word	0x080297ec

0800b598 <__lshift>:
 800b598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b59c:	460c      	mov	r4, r1
 800b59e:	6849      	ldr	r1, [r1, #4]
 800b5a0:	6923      	ldr	r3, [r4, #16]
 800b5a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b5a6:	68a3      	ldr	r3, [r4, #8]
 800b5a8:	4607      	mov	r7, r0
 800b5aa:	4691      	mov	r9, r2
 800b5ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b5b0:	f108 0601 	add.w	r6, r8, #1
 800b5b4:	42b3      	cmp	r3, r6
 800b5b6:	db0b      	blt.n	800b5d0 <__lshift+0x38>
 800b5b8:	4638      	mov	r0, r7
 800b5ba:	f7ff fd91 	bl	800b0e0 <_Balloc>
 800b5be:	4605      	mov	r5, r0
 800b5c0:	b948      	cbnz	r0, 800b5d6 <__lshift+0x3e>
 800b5c2:	4602      	mov	r2, r0
 800b5c4:	4b2a      	ldr	r3, [pc, #168]	; (800b670 <__lshift+0xd8>)
 800b5c6:	482b      	ldr	r0, [pc, #172]	; (800b674 <__lshift+0xdc>)
 800b5c8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b5cc:	f000 fc46 	bl	800be5c <__assert_func>
 800b5d0:	3101      	adds	r1, #1
 800b5d2:	005b      	lsls	r3, r3, #1
 800b5d4:	e7ee      	b.n	800b5b4 <__lshift+0x1c>
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	f100 0114 	add.w	r1, r0, #20
 800b5dc:	f100 0210 	add.w	r2, r0, #16
 800b5e0:	4618      	mov	r0, r3
 800b5e2:	4553      	cmp	r3, sl
 800b5e4:	db37      	blt.n	800b656 <__lshift+0xbe>
 800b5e6:	6920      	ldr	r0, [r4, #16]
 800b5e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b5ec:	f104 0314 	add.w	r3, r4, #20
 800b5f0:	f019 091f 	ands.w	r9, r9, #31
 800b5f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b5f8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b5fc:	d02f      	beq.n	800b65e <__lshift+0xc6>
 800b5fe:	f1c9 0e20 	rsb	lr, r9, #32
 800b602:	468a      	mov	sl, r1
 800b604:	f04f 0c00 	mov.w	ip, #0
 800b608:	681a      	ldr	r2, [r3, #0]
 800b60a:	fa02 f209 	lsl.w	r2, r2, r9
 800b60e:	ea42 020c 	orr.w	r2, r2, ip
 800b612:	f84a 2b04 	str.w	r2, [sl], #4
 800b616:	f853 2b04 	ldr.w	r2, [r3], #4
 800b61a:	4298      	cmp	r0, r3
 800b61c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b620:	d8f2      	bhi.n	800b608 <__lshift+0x70>
 800b622:	1b03      	subs	r3, r0, r4
 800b624:	3b15      	subs	r3, #21
 800b626:	f023 0303 	bic.w	r3, r3, #3
 800b62a:	3304      	adds	r3, #4
 800b62c:	f104 0215 	add.w	r2, r4, #21
 800b630:	4290      	cmp	r0, r2
 800b632:	bf38      	it	cc
 800b634:	2304      	movcc	r3, #4
 800b636:	f841 c003 	str.w	ip, [r1, r3]
 800b63a:	f1bc 0f00 	cmp.w	ip, #0
 800b63e:	d001      	beq.n	800b644 <__lshift+0xac>
 800b640:	f108 0602 	add.w	r6, r8, #2
 800b644:	3e01      	subs	r6, #1
 800b646:	4638      	mov	r0, r7
 800b648:	612e      	str	r6, [r5, #16]
 800b64a:	4621      	mov	r1, r4
 800b64c:	f7ff fd88 	bl	800b160 <_Bfree>
 800b650:	4628      	mov	r0, r5
 800b652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b656:	f842 0f04 	str.w	r0, [r2, #4]!
 800b65a:	3301      	adds	r3, #1
 800b65c:	e7c1      	b.n	800b5e2 <__lshift+0x4a>
 800b65e:	3904      	subs	r1, #4
 800b660:	f853 2b04 	ldr.w	r2, [r3], #4
 800b664:	f841 2f04 	str.w	r2, [r1, #4]!
 800b668:	4298      	cmp	r0, r3
 800b66a:	d8f9      	bhi.n	800b660 <__lshift+0xc8>
 800b66c:	e7ea      	b.n	800b644 <__lshift+0xac>
 800b66e:	bf00      	nop
 800b670:	08029760 	.word	0x08029760
 800b674:	080297ec 	.word	0x080297ec

0800b678 <__mcmp>:
 800b678:	b530      	push	{r4, r5, lr}
 800b67a:	6902      	ldr	r2, [r0, #16]
 800b67c:	690c      	ldr	r4, [r1, #16]
 800b67e:	1b12      	subs	r2, r2, r4
 800b680:	d10e      	bne.n	800b6a0 <__mcmp+0x28>
 800b682:	f100 0314 	add.w	r3, r0, #20
 800b686:	3114      	adds	r1, #20
 800b688:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b68c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b690:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b694:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b698:	42a5      	cmp	r5, r4
 800b69a:	d003      	beq.n	800b6a4 <__mcmp+0x2c>
 800b69c:	d305      	bcc.n	800b6aa <__mcmp+0x32>
 800b69e:	2201      	movs	r2, #1
 800b6a0:	4610      	mov	r0, r2
 800b6a2:	bd30      	pop	{r4, r5, pc}
 800b6a4:	4283      	cmp	r3, r0
 800b6a6:	d3f3      	bcc.n	800b690 <__mcmp+0x18>
 800b6a8:	e7fa      	b.n	800b6a0 <__mcmp+0x28>
 800b6aa:	f04f 32ff 	mov.w	r2, #4294967295
 800b6ae:	e7f7      	b.n	800b6a0 <__mcmp+0x28>

0800b6b0 <__mdiff>:
 800b6b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b4:	460c      	mov	r4, r1
 800b6b6:	4606      	mov	r6, r0
 800b6b8:	4611      	mov	r1, r2
 800b6ba:	4620      	mov	r0, r4
 800b6bc:	4690      	mov	r8, r2
 800b6be:	f7ff ffdb 	bl	800b678 <__mcmp>
 800b6c2:	1e05      	subs	r5, r0, #0
 800b6c4:	d110      	bne.n	800b6e8 <__mdiff+0x38>
 800b6c6:	4629      	mov	r1, r5
 800b6c8:	4630      	mov	r0, r6
 800b6ca:	f7ff fd09 	bl	800b0e0 <_Balloc>
 800b6ce:	b930      	cbnz	r0, 800b6de <__mdiff+0x2e>
 800b6d0:	4b3a      	ldr	r3, [pc, #232]	; (800b7bc <__mdiff+0x10c>)
 800b6d2:	4602      	mov	r2, r0
 800b6d4:	f240 2132 	movw	r1, #562	; 0x232
 800b6d8:	4839      	ldr	r0, [pc, #228]	; (800b7c0 <__mdiff+0x110>)
 800b6da:	f000 fbbf 	bl	800be5c <__assert_func>
 800b6de:	2301      	movs	r3, #1
 800b6e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b6e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e8:	bfa4      	itt	ge
 800b6ea:	4643      	movge	r3, r8
 800b6ec:	46a0      	movge	r8, r4
 800b6ee:	4630      	mov	r0, r6
 800b6f0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b6f4:	bfa6      	itte	ge
 800b6f6:	461c      	movge	r4, r3
 800b6f8:	2500      	movge	r5, #0
 800b6fa:	2501      	movlt	r5, #1
 800b6fc:	f7ff fcf0 	bl	800b0e0 <_Balloc>
 800b700:	b920      	cbnz	r0, 800b70c <__mdiff+0x5c>
 800b702:	4b2e      	ldr	r3, [pc, #184]	; (800b7bc <__mdiff+0x10c>)
 800b704:	4602      	mov	r2, r0
 800b706:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b70a:	e7e5      	b.n	800b6d8 <__mdiff+0x28>
 800b70c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b710:	6926      	ldr	r6, [r4, #16]
 800b712:	60c5      	str	r5, [r0, #12]
 800b714:	f104 0914 	add.w	r9, r4, #20
 800b718:	f108 0514 	add.w	r5, r8, #20
 800b71c:	f100 0e14 	add.w	lr, r0, #20
 800b720:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b724:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b728:	f108 0210 	add.w	r2, r8, #16
 800b72c:	46f2      	mov	sl, lr
 800b72e:	2100      	movs	r1, #0
 800b730:	f859 3b04 	ldr.w	r3, [r9], #4
 800b734:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b738:	fa1f f883 	uxth.w	r8, r3
 800b73c:	fa11 f18b 	uxtah	r1, r1, fp
 800b740:	0c1b      	lsrs	r3, r3, #16
 800b742:	eba1 0808 	sub.w	r8, r1, r8
 800b746:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b74a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b74e:	fa1f f888 	uxth.w	r8, r8
 800b752:	1419      	asrs	r1, r3, #16
 800b754:	454e      	cmp	r6, r9
 800b756:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b75a:	f84a 3b04 	str.w	r3, [sl], #4
 800b75e:	d8e7      	bhi.n	800b730 <__mdiff+0x80>
 800b760:	1b33      	subs	r3, r6, r4
 800b762:	3b15      	subs	r3, #21
 800b764:	f023 0303 	bic.w	r3, r3, #3
 800b768:	3304      	adds	r3, #4
 800b76a:	3415      	adds	r4, #21
 800b76c:	42a6      	cmp	r6, r4
 800b76e:	bf38      	it	cc
 800b770:	2304      	movcc	r3, #4
 800b772:	441d      	add	r5, r3
 800b774:	4473      	add	r3, lr
 800b776:	469e      	mov	lr, r3
 800b778:	462e      	mov	r6, r5
 800b77a:	4566      	cmp	r6, ip
 800b77c:	d30e      	bcc.n	800b79c <__mdiff+0xec>
 800b77e:	f10c 0203 	add.w	r2, ip, #3
 800b782:	1b52      	subs	r2, r2, r5
 800b784:	f022 0203 	bic.w	r2, r2, #3
 800b788:	3d03      	subs	r5, #3
 800b78a:	45ac      	cmp	ip, r5
 800b78c:	bf38      	it	cc
 800b78e:	2200      	movcc	r2, #0
 800b790:	441a      	add	r2, r3
 800b792:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b796:	b17b      	cbz	r3, 800b7b8 <__mdiff+0x108>
 800b798:	6107      	str	r7, [r0, #16]
 800b79a:	e7a3      	b.n	800b6e4 <__mdiff+0x34>
 800b79c:	f856 8b04 	ldr.w	r8, [r6], #4
 800b7a0:	fa11 f288 	uxtah	r2, r1, r8
 800b7a4:	1414      	asrs	r4, r2, #16
 800b7a6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b7aa:	b292      	uxth	r2, r2
 800b7ac:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b7b0:	f84e 2b04 	str.w	r2, [lr], #4
 800b7b4:	1421      	asrs	r1, r4, #16
 800b7b6:	e7e0      	b.n	800b77a <__mdiff+0xca>
 800b7b8:	3f01      	subs	r7, #1
 800b7ba:	e7ea      	b.n	800b792 <__mdiff+0xe2>
 800b7bc:	08029760 	.word	0x08029760
 800b7c0:	080297ec 	.word	0x080297ec

0800b7c4 <__ulp>:
 800b7c4:	b082      	sub	sp, #8
 800b7c6:	ed8d 0b00 	vstr	d0, [sp]
 800b7ca:	9b01      	ldr	r3, [sp, #4]
 800b7cc:	4912      	ldr	r1, [pc, #72]	; (800b818 <__ulp+0x54>)
 800b7ce:	4019      	ands	r1, r3
 800b7d0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b7d4:	2900      	cmp	r1, #0
 800b7d6:	dd05      	ble.n	800b7e4 <__ulp+0x20>
 800b7d8:	2200      	movs	r2, #0
 800b7da:	460b      	mov	r3, r1
 800b7dc:	ec43 2b10 	vmov	d0, r2, r3
 800b7e0:	b002      	add	sp, #8
 800b7e2:	4770      	bx	lr
 800b7e4:	4249      	negs	r1, r1
 800b7e6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b7ea:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b7ee:	f04f 0200 	mov.w	r2, #0
 800b7f2:	f04f 0300 	mov.w	r3, #0
 800b7f6:	da04      	bge.n	800b802 <__ulp+0x3e>
 800b7f8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b7fc:	fa41 f300 	asr.w	r3, r1, r0
 800b800:	e7ec      	b.n	800b7dc <__ulp+0x18>
 800b802:	f1a0 0114 	sub.w	r1, r0, #20
 800b806:	291e      	cmp	r1, #30
 800b808:	bfda      	itte	le
 800b80a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b80e:	fa20 f101 	lsrle.w	r1, r0, r1
 800b812:	2101      	movgt	r1, #1
 800b814:	460a      	mov	r2, r1
 800b816:	e7e1      	b.n	800b7dc <__ulp+0x18>
 800b818:	7ff00000 	.word	0x7ff00000

0800b81c <__b2d>:
 800b81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b81e:	6905      	ldr	r5, [r0, #16]
 800b820:	f100 0714 	add.w	r7, r0, #20
 800b824:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b828:	1f2e      	subs	r6, r5, #4
 800b82a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b82e:	4620      	mov	r0, r4
 800b830:	f7ff fd48 	bl	800b2c4 <__hi0bits>
 800b834:	f1c0 0320 	rsb	r3, r0, #32
 800b838:	280a      	cmp	r0, #10
 800b83a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b8b8 <__b2d+0x9c>
 800b83e:	600b      	str	r3, [r1, #0]
 800b840:	dc14      	bgt.n	800b86c <__b2d+0x50>
 800b842:	f1c0 0e0b 	rsb	lr, r0, #11
 800b846:	fa24 f10e 	lsr.w	r1, r4, lr
 800b84a:	42b7      	cmp	r7, r6
 800b84c:	ea41 030c 	orr.w	r3, r1, ip
 800b850:	bf34      	ite	cc
 800b852:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b856:	2100      	movcs	r1, #0
 800b858:	3015      	adds	r0, #21
 800b85a:	fa04 f000 	lsl.w	r0, r4, r0
 800b85e:	fa21 f10e 	lsr.w	r1, r1, lr
 800b862:	ea40 0201 	orr.w	r2, r0, r1
 800b866:	ec43 2b10 	vmov	d0, r2, r3
 800b86a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b86c:	42b7      	cmp	r7, r6
 800b86e:	bf3a      	itte	cc
 800b870:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b874:	f1a5 0608 	subcc.w	r6, r5, #8
 800b878:	2100      	movcs	r1, #0
 800b87a:	380b      	subs	r0, #11
 800b87c:	d017      	beq.n	800b8ae <__b2d+0x92>
 800b87e:	f1c0 0c20 	rsb	ip, r0, #32
 800b882:	fa04 f500 	lsl.w	r5, r4, r0
 800b886:	42be      	cmp	r6, r7
 800b888:	fa21 f40c 	lsr.w	r4, r1, ip
 800b88c:	ea45 0504 	orr.w	r5, r5, r4
 800b890:	bf8c      	ite	hi
 800b892:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b896:	2400      	movls	r4, #0
 800b898:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b89c:	fa01 f000 	lsl.w	r0, r1, r0
 800b8a0:	fa24 f40c 	lsr.w	r4, r4, ip
 800b8a4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b8a8:	ea40 0204 	orr.w	r2, r0, r4
 800b8ac:	e7db      	b.n	800b866 <__b2d+0x4a>
 800b8ae:	ea44 030c 	orr.w	r3, r4, ip
 800b8b2:	460a      	mov	r2, r1
 800b8b4:	e7d7      	b.n	800b866 <__b2d+0x4a>
 800b8b6:	bf00      	nop
 800b8b8:	3ff00000 	.word	0x3ff00000

0800b8bc <__d2b>:
 800b8bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b8c0:	4689      	mov	r9, r1
 800b8c2:	2101      	movs	r1, #1
 800b8c4:	ec57 6b10 	vmov	r6, r7, d0
 800b8c8:	4690      	mov	r8, r2
 800b8ca:	f7ff fc09 	bl	800b0e0 <_Balloc>
 800b8ce:	4604      	mov	r4, r0
 800b8d0:	b930      	cbnz	r0, 800b8e0 <__d2b+0x24>
 800b8d2:	4602      	mov	r2, r0
 800b8d4:	4b25      	ldr	r3, [pc, #148]	; (800b96c <__d2b+0xb0>)
 800b8d6:	4826      	ldr	r0, [pc, #152]	; (800b970 <__d2b+0xb4>)
 800b8d8:	f240 310a 	movw	r1, #778	; 0x30a
 800b8dc:	f000 fabe 	bl	800be5c <__assert_func>
 800b8e0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b8e4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b8e8:	bb35      	cbnz	r5, 800b938 <__d2b+0x7c>
 800b8ea:	2e00      	cmp	r6, #0
 800b8ec:	9301      	str	r3, [sp, #4]
 800b8ee:	d028      	beq.n	800b942 <__d2b+0x86>
 800b8f0:	4668      	mov	r0, sp
 800b8f2:	9600      	str	r6, [sp, #0]
 800b8f4:	f7ff fd06 	bl	800b304 <__lo0bits>
 800b8f8:	9900      	ldr	r1, [sp, #0]
 800b8fa:	b300      	cbz	r0, 800b93e <__d2b+0x82>
 800b8fc:	9a01      	ldr	r2, [sp, #4]
 800b8fe:	f1c0 0320 	rsb	r3, r0, #32
 800b902:	fa02 f303 	lsl.w	r3, r2, r3
 800b906:	430b      	orrs	r3, r1
 800b908:	40c2      	lsrs	r2, r0
 800b90a:	6163      	str	r3, [r4, #20]
 800b90c:	9201      	str	r2, [sp, #4]
 800b90e:	9b01      	ldr	r3, [sp, #4]
 800b910:	61a3      	str	r3, [r4, #24]
 800b912:	2b00      	cmp	r3, #0
 800b914:	bf14      	ite	ne
 800b916:	2202      	movne	r2, #2
 800b918:	2201      	moveq	r2, #1
 800b91a:	6122      	str	r2, [r4, #16]
 800b91c:	b1d5      	cbz	r5, 800b954 <__d2b+0x98>
 800b91e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b922:	4405      	add	r5, r0
 800b924:	f8c9 5000 	str.w	r5, [r9]
 800b928:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b92c:	f8c8 0000 	str.w	r0, [r8]
 800b930:	4620      	mov	r0, r4
 800b932:	b003      	add	sp, #12
 800b934:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b938:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b93c:	e7d5      	b.n	800b8ea <__d2b+0x2e>
 800b93e:	6161      	str	r1, [r4, #20]
 800b940:	e7e5      	b.n	800b90e <__d2b+0x52>
 800b942:	a801      	add	r0, sp, #4
 800b944:	f7ff fcde 	bl	800b304 <__lo0bits>
 800b948:	9b01      	ldr	r3, [sp, #4]
 800b94a:	6163      	str	r3, [r4, #20]
 800b94c:	2201      	movs	r2, #1
 800b94e:	6122      	str	r2, [r4, #16]
 800b950:	3020      	adds	r0, #32
 800b952:	e7e3      	b.n	800b91c <__d2b+0x60>
 800b954:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b958:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b95c:	f8c9 0000 	str.w	r0, [r9]
 800b960:	6918      	ldr	r0, [r3, #16]
 800b962:	f7ff fcaf 	bl	800b2c4 <__hi0bits>
 800b966:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b96a:	e7df      	b.n	800b92c <__d2b+0x70>
 800b96c:	08029760 	.word	0x08029760
 800b970:	080297ec 	.word	0x080297ec

0800b974 <__ratio>:
 800b974:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b978:	4688      	mov	r8, r1
 800b97a:	4669      	mov	r1, sp
 800b97c:	4681      	mov	r9, r0
 800b97e:	f7ff ff4d 	bl	800b81c <__b2d>
 800b982:	a901      	add	r1, sp, #4
 800b984:	4640      	mov	r0, r8
 800b986:	ec55 4b10 	vmov	r4, r5, d0
 800b98a:	f7ff ff47 	bl	800b81c <__b2d>
 800b98e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b992:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b996:	eba3 0c02 	sub.w	ip, r3, r2
 800b99a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b99e:	1a9b      	subs	r3, r3, r2
 800b9a0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b9a4:	ec51 0b10 	vmov	r0, r1, d0
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	bfd6      	itet	le
 800b9ac:	460a      	movle	r2, r1
 800b9ae:	462a      	movgt	r2, r5
 800b9b0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b9b4:	468b      	mov	fp, r1
 800b9b6:	462f      	mov	r7, r5
 800b9b8:	bfd4      	ite	le
 800b9ba:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b9be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b9c2:	4620      	mov	r0, r4
 800b9c4:	ee10 2a10 	vmov	r2, s0
 800b9c8:	465b      	mov	r3, fp
 800b9ca:	4639      	mov	r1, r7
 800b9cc:	f7f4 ff5e 	bl	800088c <__aeabi_ddiv>
 800b9d0:	ec41 0b10 	vmov	d0, r0, r1
 800b9d4:	b003      	add	sp, #12
 800b9d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b9da <__copybits>:
 800b9da:	3901      	subs	r1, #1
 800b9dc:	b570      	push	{r4, r5, r6, lr}
 800b9de:	1149      	asrs	r1, r1, #5
 800b9e0:	6914      	ldr	r4, [r2, #16]
 800b9e2:	3101      	adds	r1, #1
 800b9e4:	f102 0314 	add.w	r3, r2, #20
 800b9e8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b9ec:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b9f0:	1f05      	subs	r5, r0, #4
 800b9f2:	42a3      	cmp	r3, r4
 800b9f4:	d30c      	bcc.n	800ba10 <__copybits+0x36>
 800b9f6:	1aa3      	subs	r3, r4, r2
 800b9f8:	3b11      	subs	r3, #17
 800b9fa:	f023 0303 	bic.w	r3, r3, #3
 800b9fe:	3211      	adds	r2, #17
 800ba00:	42a2      	cmp	r2, r4
 800ba02:	bf88      	it	hi
 800ba04:	2300      	movhi	r3, #0
 800ba06:	4418      	add	r0, r3
 800ba08:	2300      	movs	r3, #0
 800ba0a:	4288      	cmp	r0, r1
 800ba0c:	d305      	bcc.n	800ba1a <__copybits+0x40>
 800ba0e:	bd70      	pop	{r4, r5, r6, pc}
 800ba10:	f853 6b04 	ldr.w	r6, [r3], #4
 800ba14:	f845 6f04 	str.w	r6, [r5, #4]!
 800ba18:	e7eb      	b.n	800b9f2 <__copybits+0x18>
 800ba1a:	f840 3b04 	str.w	r3, [r0], #4
 800ba1e:	e7f4      	b.n	800ba0a <__copybits+0x30>

0800ba20 <__any_on>:
 800ba20:	f100 0214 	add.w	r2, r0, #20
 800ba24:	6900      	ldr	r0, [r0, #16]
 800ba26:	114b      	asrs	r3, r1, #5
 800ba28:	4298      	cmp	r0, r3
 800ba2a:	b510      	push	{r4, lr}
 800ba2c:	db11      	blt.n	800ba52 <__any_on+0x32>
 800ba2e:	dd0a      	ble.n	800ba46 <__any_on+0x26>
 800ba30:	f011 011f 	ands.w	r1, r1, #31
 800ba34:	d007      	beq.n	800ba46 <__any_on+0x26>
 800ba36:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ba3a:	fa24 f001 	lsr.w	r0, r4, r1
 800ba3e:	fa00 f101 	lsl.w	r1, r0, r1
 800ba42:	428c      	cmp	r4, r1
 800ba44:	d10b      	bne.n	800ba5e <__any_on+0x3e>
 800ba46:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ba4a:	4293      	cmp	r3, r2
 800ba4c:	d803      	bhi.n	800ba56 <__any_on+0x36>
 800ba4e:	2000      	movs	r0, #0
 800ba50:	bd10      	pop	{r4, pc}
 800ba52:	4603      	mov	r3, r0
 800ba54:	e7f7      	b.n	800ba46 <__any_on+0x26>
 800ba56:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba5a:	2900      	cmp	r1, #0
 800ba5c:	d0f5      	beq.n	800ba4a <__any_on+0x2a>
 800ba5e:	2001      	movs	r0, #1
 800ba60:	e7f6      	b.n	800ba50 <__any_on+0x30>

0800ba62 <_calloc_r>:
 800ba62:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ba64:	fba1 2402 	umull	r2, r4, r1, r2
 800ba68:	b94c      	cbnz	r4, 800ba7e <_calloc_r+0x1c>
 800ba6a:	4611      	mov	r1, r2
 800ba6c:	9201      	str	r2, [sp, #4]
 800ba6e:	f7fc f9ab 	bl	8007dc8 <_malloc_r>
 800ba72:	9a01      	ldr	r2, [sp, #4]
 800ba74:	4605      	mov	r5, r0
 800ba76:	b930      	cbnz	r0, 800ba86 <_calloc_r+0x24>
 800ba78:	4628      	mov	r0, r5
 800ba7a:	b003      	add	sp, #12
 800ba7c:	bd30      	pop	{r4, r5, pc}
 800ba7e:	220c      	movs	r2, #12
 800ba80:	6002      	str	r2, [r0, #0]
 800ba82:	2500      	movs	r5, #0
 800ba84:	e7f8      	b.n	800ba78 <_calloc_r+0x16>
 800ba86:	4621      	mov	r1, r4
 800ba88:	f7fc f975 	bl	8007d76 <memset>
 800ba8c:	e7f4      	b.n	800ba78 <_calloc_r+0x16>
	...

0800ba90 <_free_r>:
 800ba90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ba92:	2900      	cmp	r1, #0
 800ba94:	d044      	beq.n	800bb20 <_free_r+0x90>
 800ba96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba9a:	9001      	str	r0, [sp, #4]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	f1a1 0404 	sub.w	r4, r1, #4
 800baa2:	bfb8      	it	lt
 800baa4:	18e4      	addlt	r4, r4, r3
 800baa6:	f7ff fb0f 	bl	800b0c8 <__malloc_lock>
 800baaa:	4a1e      	ldr	r2, [pc, #120]	; (800bb24 <_free_r+0x94>)
 800baac:	9801      	ldr	r0, [sp, #4]
 800baae:	6813      	ldr	r3, [r2, #0]
 800bab0:	b933      	cbnz	r3, 800bac0 <_free_r+0x30>
 800bab2:	6063      	str	r3, [r4, #4]
 800bab4:	6014      	str	r4, [r2, #0]
 800bab6:	b003      	add	sp, #12
 800bab8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800babc:	f7ff bb0a 	b.w	800b0d4 <__malloc_unlock>
 800bac0:	42a3      	cmp	r3, r4
 800bac2:	d908      	bls.n	800bad6 <_free_r+0x46>
 800bac4:	6825      	ldr	r5, [r4, #0]
 800bac6:	1961      	adds	r1, r4, r5
 800bac8:	428b      	cmp	r3, r1
 800baca:	bf01      	itttt	eq
 800bacc:	6819      	ldreq	r1, [r3, #0]
 800bace:	685b      	ldreq	r3, [r3, #4]
 800bad0:	1949      	addeq	r1, r1, r5
 800bad2:	6021      	streq	r1, [r4, #0]
 800bad4:	e7ed      	b.n	800bab2 <_free_r+0x22>
 800bad6:	461a      	mov	r2, r3
 800bad8:	685b      	ldr	r3, [r3, #4]
 800bada:	b10b      	cbz	r3, 800bae0 <_free_r+0x50>
 800badc:	42a3      	cmp	r3, r4
 800bade:	d9fa      	bls.n	800bad6 <_free_r+0x46>
 800bae0:	6811      	ldr	r1, [r2, #0]
 800bae2:	1855      	adds	r5, r2, r1
 800bae4:	42a5      	cmp	r5, r4
 800bae6:	d10b      	bne.n	800bb00 <_free_r+0x70>
 800bae8:	6824      	ldr	r4, [r4, #0]
 800baea:	4421      	add	r1, r4
 800baec:	1854      	adds	r4, r2, r1
 800baee:	42a3      	cmp	r3, r4
 800baf0:	6011      	str	r1, [r2, #0]
 800baf2:	d1e0      	bne.n	800bab6 <_free_r+0x26>
 800baf4:	681c      	ldr	r4, [r3, #0]
 800baf6:	685b      	ldr	r3, [r3, #4]
 800baf8:	6053      	str	r3, [r2, #4]
 800bafa:	4421      	add	r1, r4
 800bafc:	6011      	str	r1, [r2, #0]
 800bafe:	e7da      	b.n	800bab6 <_free_r+0x26>
 800bb00:	d902      	bls.n	800bb08 <_free_r+0x78>
 800bb02:	230c      	movs	r3, #12
 800bb04:	6003      	str	r3, [r0, #0]
 800bb06:	e7d6      	b.n	800bab6 <_free_r+0x26>
 800bb08:	6825      	ldr	r5, [r4, #0]
 800bb0a:	1961      	adds	r1, r4, r5
 800bb0c:	428b      	cmp	r3, r1
 800bb0e:	bf04      	itt	eq
 800bb10:	6819      	ldreq	r1, [r3, #0]
 800bb12:	685b      	ldreq	r3, [r3, #4]
 800bb14:	6063      	str	r3, [r4, #4]
 800bb16:	bf04      	itt	eq
 800bb18:	1949      	addeq	r1, r1, r5
 800bb1a:	6021      	streq	r1, [r4, #0]
 800bb1c:	6054      	str	r4, [r2, #4]
 800bb1e:	e7ca      	b.n	800bab6 <_free_r+0x26>
 800bb20:	b003      	add	sp, #12
 800bb22:	bd30      	pop	{r4, r5, pc}
 800bb24:	20010244 	.word	0x20010244

0800bb28 <__ssputs_r>:
 800bb28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb2c:	688e      	ldr	r6, [r1, #8]
 800bb2e:	429e      	cmp	r6, r3
 800bb30:	4682      	mov	sl, r0
 800bb32:	460c      	mov	r4, r1
 800bb34:	4690      	mov	r8, r2
 800bb36:	461f      	mov	r7, r3
 800bb38:	d838      	bhi.n	800bbac <__ssputs_r+0x84>
 800bb3a:	898a      	ldrh	r2, [r1, #12]
 800bb3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bb40:	d032      	beq.n	800bba8 <__ssputs_r+0x80>
 800bb42:	6825      	ldr	r5, [r4, #0]
 800bb44:	6909      	ldr	r1, [r1, #16]
 800bb46:	eba5 0901 	sub.w	r9, r5, r1
 800bb4a:	6965      	ldr	r5, [r4, #20]
 800bb4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb54:	3301      	adds	r3, #1
 800bb56:	444b      	add	r3, r9
 800bb58:	106d      	asrs	r5, r5, #1
 800bb5a:	429d      	cmp	r5, r3
 800bb5c:	bf38      	it	cc
 800bb5e:	461d      	movcc	r5, r3
 800bb60:	0553      	lsls	r3, r2, #21
 800bb62:	d531      	bpl.n	800bbc8 <__ssputs_r+0xa0>
 800bb64:	4629      	mov	r1, r5
 800bb66:	f7fc f92f 	bl	8007dc8 <_malloc_r>
 800bb6a:	4606      	mov	r6, r0
 800bb6c:	b950      	cbnz	r0, 800bb84 <__ssputs_r+0x5c>
 800bb6e:	230c      	movs	r3, #12
 800bb70:	f8ca 3000 	str.w	r3, [sl]
 800bb74:	89a3      	ldrh	r3, [r4, #12]
 800bb76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb7a:	81a3      	strh	r3, [r4, #12]
 800bb7c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb84:	6921      	ldr	r1, [r4, #16]
 800bb86:	464a      	mov	r2, r9
 800bb88:	f7fc f8e7 	bl	8007d5a <memcpy>
 800bb8c:	89a3      	ldrh	r3, [r4, #12]
 800bb8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bb92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb96:	81a3      	strh	r3, [r4, #12]
 800bb98:	6126      	str	r6, [r4, #16]
 800bb9a:	6165      	str	r5, [r4, #20]
 800bb9c:	444e      	add	r6, r9
 800bb9e:	eba5 0509 	sub.w	r5, r5, r9
 800bba2:	6026      	str	r6, [r4, #0]
 800bba4:	60a5      	str	r5, [r4, #8]
 800bba6:	463e      	mov	r6, r7
 800bba8:	42be      	cmp	r6, r7
 800bbaa:	d900      	bls.n	800bbae <__ssputs_r+0x86>
 800bbac:	463e      	mov	r6, r7
 800bbae:	6820      	ldr	r0, [r4, #0]
 800bbb0:	4632      	mov	r2, r6
 800bbb2:	4641      	mov	r1, r8
 800bbb4:	f000 f982 	bl	800bebc <memmove>
 800bbb8:	68a3      	ldr	r3, [r4, #8]
 800bbba:	1b9b      	subs	r3, r3, r6
 800bbbc:	60a3      	str	r3, [r4, #8]
 800bbbe:	6823      	ldr	r3, [r4, #0]
 800bbc0:	4433      	add	r3, r6
 800bbc2:	6023      	str	r3, [r4, #0]
 800bbc4:	2000      	movs	r0, #0
 800bbc6:	e7db      	b.n	800bb80 <__ssputs_r+0x58>
 800bbc8:	462a      	mov	r2, r5
 800bbca:	f000 f991 	bl	800bef0 <_realloc_r>
 800bbce:	4606      	mov	r6, r0
 800bbd0:	2800      	cmp	r0, #0
 800bbd2:	d1e1      	bne.n	800bb98 <__ssputs_r+0x70>
 800bbd4:	6921      	ldr	r1, [r4, #16]
 800bbd6:	4650      	mov	r0, sl
 800bbd8:	f7ff ff5a 	bl	800ba90 <_free_r>
 800bbdc:	e7c7      	b.n	800bb6e <__ssputs_r+0x46>
	...

0800bbe0 <_svfiprintf_r>:
 800bbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbe4:	4698      	mov	r8, r3
 800bbe6:	898b      	ldrh	r3, [r1, #12]
 800bbe8:	061b      	lsls	r3, r3, #24
 800bbea:	b09d      	sub	sp, #116	; 0x74
 800bbec:	4607      	mov	r7, r0
 800bbee:	460d      	mov	r5, r1
 800bbf0:	4614      	mov	r4, r2
 800bbf2:	d50e      	bpl.n	800bc12 <_svfiprintf_r+0x32>
 800bbf4:	690b      	ldr	r3, [r1, #16]
 800bbf6:	b963      	cbnz	r3, 800bc12 <_svfiprintf_r+0x32>
 800bbf8:	2140      	movs	r1, #64	; 0x40
 800bbfa:	f7fc f8e5 	bl	8007dc8 <_malloc_r>
 800bbfe:	6028      	str	r0, [r5, #0]
 800bc00:	6128      	str	r0, [r5, #16]
 800bc02:	b920      	cbnz	r0, 800bc0e <_svfiprintf_r+0x2e>
 800bc04:	230c      	movs	r3, #12
 800bc06:	603b      	str	r3, [r7, #0]
 800bc08:	f04f 30ff 	mov.w	r0, #4294967295
 800bc0c:	e0d1      	b.n	800bdb2 <_svfiprintf_r+0x1d2>
 800bc0e:	2340      	movs	r3, #64	; 0x40
 800bc10:	616b      	str	r3, [r5, #20]
 800bc12:	2300      	movs	r3, #0
 800bc14:	9309      	str	r3, [sp, #36]	; 0x24
 800bc16:	2320      	movs	r3, #32
 800bc18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc1c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc20:	2330      	movs	r3, #48	; 0x30
 800bc22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bdcc <_svfiprintf_r+0x1ec>
 800bc26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc2a:	f04f 0901 	mov.w	r9, #1
 800bc2e:	4623      	mov	r3, r4
 800bc30:	469a      	mov	sl, r3
 800bc32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc36:	b10a      	cbz	r2, 800bc3c <_svfiprintf_r+0x5c>
 800bc38:	2a25      	cmp	r2, #37	; 0x25
 800bc3a:	d1f9      	bne.n	800bc30 <_svfiprintf_r+0x50>
 800bc3c:	ebba 0b04 	subs.w	fp, sl, r4
 800bc40:	d00b      	beq.n	800bc5a <_svfiprintf_r+0x7a>
 800bc42:	465b      	mov	r3, fp
 800bc44:	4622      	mov	r2, r4
 800bc46:	4629      	mov	r1, r5
 800bc48:	4638      	mov	r0, r7
 800bc4a:	f7ff ff6d 	bl	800bb28 <__ssputs_r>
 800bc4e:	3001      	adds	r0, #1
 800bc50:	f000 80aa 	beq.w	800bda8 <_svfiprintf_r+0x1c8>
 800bc54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc56:	445a      	add	r2, fp
 800bc58:	9209      	str	r2, [sp, #36]	; 0x24
 800bc5a:	f89a 3000 	ldrb.w	r3, [sl]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	f000 80a2 	beq.w	800bda8 <_svfiprintf_r+0x1c8>
 800bc64:	2300      	movs	r3, #0
 800bc66:	f04f 32ff 	mov.w	r2, #4294967295
 800bc6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc6e:	f10a 0a01 	add.w	sl, sl, #1
 800bc72:	9304      	str	r3, [sp, #16]
 800bc74:	9307      	str	r3, [sp, #28]
 800bc76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc7a:	931a      	str	r3, [sp, #104]	; 0x68
 800bc7c:	4654      	mov	r4, sl
 800bc7e:	2205      	movs	r2, #5
 800bc80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc84:	4851      	ldr	r0, [pc, #324]	; (800bdcc <_svfiprintf_r+0x1ec>)
 800bc86:	f7f4 facb 	bl	8000220 <memchr>
 800bc8a:	9a04      	ldr	r2, [sp, #16]
 800bc8c:	b9d8      	cbnz	r0, 800bcc6 <_svfiprintf_r+0xe6>
 800bc8e:	06d0      	lsls	r0, r2, #27
 800bc90:	bf44      	itt	mi
 800bc92:	2320      	movmi	r3, #32
 800bc94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc98:	0711      	lsls	r1, r2, #28
 800bc9a:	bf44      	itt	mi
 800bc9c:	232b      	movmi	r3, #43	; 0x2b
 800bc9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bca2:	f89a 3000 	ldrb.w	r3, [sl]
 800bca6:	2b2a      	cmp	r3, #42	; 0x2a
 800bca8:	d015      	beq.n	800bcd6 <_svfiprintf_r+0xf6>
 800bcaa:	9a07      	ldr	r2, [sp, #28]
 800bcac:	4654      	mov	r4, sl
 800bcae:	2000      	movs	r0, #0
 800bcb0:	f04f 0c0a 	mov.w	ip, #10
 800bcb4:	4621      	mov	r1, r4
 800bcb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcba:	3b30      	subs	r3, #48	; 0x30
 800bcbc:	2b09      	cmp	r3, #9
 800bcbe:	d94e      	bls.n	800bd5e <_svfiprintf_r+0x17e>
 800bcc0:	b1b0      	cbz	r0, 800bcf0 <_svfiprintf_r+0x110>
 800bcc2:	9207      	str	r2, [sp, #28]
 800bcc4:	e014      	b.n	800bcf0 <_svfiprintf_r+0x110>
 800bcc6:	eba0 0308 	sub.w	r3, r0, r8
 800bcca:	fa09 f303 	lsl.w	r3, r9, r3
 800bcce:	4313      	orrs	r3, r2
 800bcd0:	9304      	str	r3, [sp, #16]
 800bcd2:	46a2      	mov	sl, r4
 800bcd4:	e7d2      	b.n	800bc7c <_svfiprintf_r+0x9c>
 800bcd6:	9b03      	ldr	r3, [sp, #12]
 800bcd8:	1d19      	adds	r1, r3, #4
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	9103      	str	r1, [sp, #12]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	bfbb      	ittet	lt
 800bce2:	425b      	neglt	r3, r3
 800bce4:	f042 0202 	orrlt.w	r2, r2, #2
 800bce8:	9307      	strge	r3, [sp, #28]
 800bcea:	9307      	strlt	r3, [sp, #28]
 800bcec:	bfb8      	it	lt
 800bcee:	9204      	strlt	r2, [sp, #16]
 800bcf0:	7823      	ldrb	r3, [r4, #0]
 800bcf2:	2b2e      	cmp	r3, #46	; 0x2e
 800bcf4:	d10c      	bne.n	800bd10 <_svfiprintf_r+0x130>
 800bcf6:	7863      	ldrb	r3, [r4, #1]
 800bcf8:	2b2a      	cmp	r3, #42	; 0x2a
 800bcfa:	d135      	bne.n	800bd68 <_svfiprintf_r+0x188>
 800bcfc:	9b03      	ldr	r3, [sp, #12]
 800bcfe:	1d1a      	adds	r2, r3, #4
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	9203      	str	r2, [sp, #12]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	bfb8      	it	lt
 800bd08:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd0c:	3402      	adds	r4, #2
 800bd0e:	9305      	str	r3, [sp, #20]
 800bd10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bddc <_svfiprintf_r+0x1fc>
 800bd14:	7821      	ldrb	r1, [r4, #0]
 800bd16:	2203      	movs	r2, #3
 800bd18:	4650      	mov	r0, sl
 800bd1a:	f7f4 fa81 	bl	8000220 <memchr>
 800bd1e:	b140      	cbz	r0, 800bd32 <_svfiprintf_r+0x152>
 800bd20:	2340      	movs	r3, #64	; 0x40
 800bd22:	eba0 000a 	sub.w	r0, r0, sl
 800bd26:	fa03 f000 	lsl.w	r0, r3, r0
 800bd2a:	9b04      	ldr	r3, [sp, #16]
 800bd2c:	4303      	orrs	r3, r0
 800bd2e:	3401      	adds	r4, #1
 800bd30:	9304      	str	r3, [sp, #16]
 800bd32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd36:	4826      	ldr	r0, [pc, #152]	; (800bdd0 <_svfiprintf_r+0x1f0>)
 800bd38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd3c:	2206      	movs	r2, #6
 800bd3e:	f7f4 fa6f 	bl	8000220 <memchr>
 800bd42:	2800      	cmp	r0, #0
 800bd44:	d038      	beq.n	800bdb8 <_svfiprintf_r+0x1d8>
 800bd46:	4b23      	ldr	r3, [pc, #140]	; (800bdd4 <_svfiprintf_r+0x1f4>)
 800bd48:	bb1b      	cbnz	r3, 800bd92 <_svfiprintf_r+0x1b2>
 800bd4a:	9b03      	ldr	r3, [sp, #12]
 800bd4c:	3307      	adds	r3, #7
 800bd4e:	f023 0307 	bic.w	r3, r3, #7
 800bd52:	3308      	adds	r3, #8
 800bd54:	9303      	str	r3, [sp, #12]
 800bd56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd58:	4433      	add	r3, r6
 800bd5a:	9309      	str	r3, [sp, #36]	; 0x24
 800bd5c:	e767      	b.n	800bc2e <_svfiprintf_r+0x4e>
 800bd5e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd62:	460c      	mov	r4, r1
 800bd64:	2001      	movs	r0, #1
 800bd66:	e7a5      	b.n	800bcb4 <_svfiprintf_r+0xd4>
 800bd68:	2300      	movs	r3, #0
 800bd6a:	3401      	adds	r4, #1
 800bd6c:	9305      	str	r3, [sp, #20]
 800bd6e:	4619      	mov	r1, r3
 800bd70:	f04f 0c0a 	mov.w	ip, #10
 800bd74:	4620      	mov	r0, r4
 800bd76:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd7a:	3a30      	subs	r2, #48	; 0x30
 800bd7c:	2a09      	cmp	r2, #9
 800bd7e:	d903      	bls.n	800bd88 <_svfiprintf_r+0x1a8>
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d0c5      	beq.n	800bd10 <_svfiprintf_r+0x130>
 800bd84:	9105      	str	r1, [sp, #20]
 800bd86:	e7c3      	b.n	800bd10 <_svfiprintf_r+0x130>
 800bd88:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd8c:	4604      	mov	r4, r0
 800bd8e:	2301      	movs	r3, #1
 800bd90:	e7f0      	b.n	800bd74 <_svfiprintf_r+0x194>
 800bd92:	ab03      	add	r3, sp, #12
 800bd94:	9300      	str	r3, [sp, #0]
 800bd96:	462a      	mov	r2, r5
 800bd98:	4b0f      	ldr	r3, [pc, #60]	; (800bdd8 <_svfiprintf_r+0x1f8>)
 800bd9a:	a904      	add	r1, sp, #16
 800bd9c:	4638      	mov	r0, r7
 800bd9e:	f7fc f927 	bl	8007ff0 <_printf_float>
 800bda2:	1c42      	adds	r2, r0, #1
 800bda4:	4606      	mov	r6, r0
 800bda6:	d1d6      	bne.n	800bd56 <_svfiprintf_r+0x176>
 800bda8:	89ab      	ldrh	r3, [r5, #12]
 800bdaa:	065b      	lsls	r3, r3, #25
 800bdac:	f53f af2c 	bmi.w	800bc08 <_svfiprintf_r+0x28>
 800bdb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdb2:	b01d      	add	sp, #116	; 0x74
 800bdb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdb8:	ab03      	add	r3, sp, #12
 800bdba:	9300      	str	r3, [sp, #0]
 800bdbc:	462a      	mov	r2, r5
 800bdbe:	4b06      	ldr	r3, [pc, #24]	; (800bdd8 <_svfiprintf_r+0x1f8>)
 800bdc0:	a904      	add	r1, sp, #16
 800bdc2:	4638      	mov	r0, r7
 800bdc4:	f7fc fbb8 	bl	8008538 <_printf_i>
 800bdc8:	e7eb      	b.n	800bda2 <_svfiprintf_r+0x1c2>
 800bdca:	bf00      	nop
 800bdcc:	08029944 	.word	0x08029944
 800bdd0:	0802994e 	.word	0x0802994e
 800bdd4:	08007ff1 	.word	0x08007ff1
 800bdd8:	0800bb29 	.word	0x0800bb29
 800bddc:	0802994a 	.word	0x0802994a

0800bde0 <_read_r>:
 800bde0:	b538      	push	{r3, r4, r5, lr}
 800bde2:	4d07      	ldr	r5, [pc, #28]	; (800be00 <_read_r+0x20>)
 800bde4:	4604      	mov	r4, r0
 800bde6:	4608      	mov	r0, r1
 800bde8:	4611      	mov	r1, r2
 800bdea:	2200      	movs	r2, #0
 800bdec:	602a      	str	r2, [r5, #0]
 800bdee:	461a      	mov	r2, r3
 800bdf0:	f7f6 fa10 	bl	8002214 <_read>
 800bdf4:	1c43      	adds	r3, r0, #1
 800bdf6:	d102      	bne.n	800bdfe <_read_r+0x1e>
 800bdf8:	682b      	ldr	r3, [r5, #0]
 800bdfa:	b103      	cbz	r3, 800bdfe <_read_r+0x1e>
 800bdfc:	6023      	str	r3, [r4, #0]
 800bdfe:	bd38      	pop	{r3, r4, r5, pc}
 800be00:	2001024c 	.word	0x2001024c
 800be04:	00000000 	.word	0x00000000

0800be08 <nan>:
 800be08:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800be10 <nan+0x8>
 800be0c:	4770      	bx	lr
 800be0e:	bf00      	nop
 800be10:	00000000 	.word	0x00000000
 800be14:	7ff80000 	.word	0x7ff80000

0800be18 <strncmp>:
 800be18:	b510      	push	{r4, lr}
 800be1a:	b17a      	cbz	r2, 800be3c <strncmp+0x24>
 800be1c:	4603      	mov	r3, r0
 800be1e:	3901      	subs	r1, #1
 800be20:	1884      	adds	r4, r0, r2
 800be22:	f813 0b01 	ldrb.w	r0, [r3], #1
 800be26:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800be2a:	4290      	cmp	r0, r2
 800be2c:	d101      	bne.n	800be32 <strncmp+0x1a>
 800be2e:	42a3      	cmp	r3, r4
 800be30:	d101      	bne.n	800be36 <strncmp+0x1e>
 800be32:	1a80      	subs	r0, r0, r2
 800be34:	bd10      	pop	{r4, pc}
 800be36:	2800      	cmp	r0, #0
 800be38:	d1f3      	bne.n	800be22 <strncmp+0xa>
 800be3a:	e7fa      	b.n	800be32 <strncmp+0x1a>
 800be3c:	4610      	mov	r0, r2
 800be3e:	e7f9      	b.n	800be34 <strncmp+0x1c>

0800be40 <__ascii_wctomb>:
 800be40:	b149      	cbz	r1, 800be56 <__ascii_wctomb+0x16>
 800be42:	2aff      	cmp	r2, #255	; 0xff
 800be44:	bf85      	ittet	hi
 800be46:	238a      	movhi	r3, #138	; 0x8a
 800be48:	6003      	strhi	r3, [r0, #0]
 800be4a:	700a      	strbls	r2, [r1, #0]
 800be4c:	f04f 30ff 	movhi.w	r0, #4294967295
 800be50:	bf98      	it	ls
 800be52:	2001      	movls	r0, #1
 800be54:	4770      	bx	lr
 800be56:	4608      	mov	r0, r1
 800be58:	4770      	bx	lr
	...

0800be5c <__assert_func>:
 800be5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be5e:	4614      	mov	r4, r2
 800be60:	461a      	mov	r2, r3
 800be62:	4b09      	ldr	r3, [pc, #36]	; (800be88 <__assert_func+0x2c>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	4605      	mov	r5, r0
 800be68:	68d8      	ldr	r0, [r3, #12]
 800be6a:	b14c      	cbz	r4, 800be80 <__assert_func+0x24>
 800be6c:	4b07      	ldr	r3, [pc, #28]	; (800be8c <__assert_func+0x30>)
 800be6e:	9100      	str	r1, [sp, #0]
 800be70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800be74:	4906      	ldr	r1, [pc, #24]	; (800be90 <__assert_func+0x34>)
 800be76:	462b      	mov	r3, r5
 800be78:	f000 f80e 	bl	800be98 <fiprintf>
 800be7c:	f000 fa80 	bl	800c380 <abort>
 800be80:	4b04      	ldr	r3, [pc, #16]	; (800be94 <__assert_func+0x38>)
 800be82:	461c      	mov	r4, r3
 800be84:	e7f3      	b.n	800be6e <__assert_func+0x12>
 800be86:	bf00      	nop
 800be88:	20000010 	.word	0x20000010
 800be8c:	08029955 	.word	0x08029955
 800be90:	08029962 	.word	0x08029962
 800be94:	08029990 	.word	0x08029990

0800be98 <fiprintf>:
 800be98:	b40e      	push	{r1, r2, r3}
 800be9a:	b503      	push	{r0, r1, lr}
 800be9c:	4601      	mov	r1, r0
 800be9e:	ab03      	add	r3, sp, #12
 800bea0:	4805      	ldr	r0, [pc, #20]	; (800beb8 <fiprintf+0x20>)
 800bea2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bea6:	6800      	ldr	r0, [r0, #0]
 800bea8:	9301      	str	r3, [sp, #4]
 800beaa:	f000 f879 	bl	800bfa0 <_vfiprintf_r>
 800beae:	b002      	add	sp, #8
 800beb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800beb4:	b003      	add	sp, #12
 800beb6:	4770      	bx	lr
 800beb8:	20000010 	.word	0x20000010

0800bebc <memmove>:
 800bebc:	4288      	cmp	r0, r1
 800bebe:	b510      	push	{r4, lr}
 800bec0:	eb01 0402 	add.w	r4, r1, r2
 800bec4:	d902      	bls.n	800becc <memmove+0x10>
 800bec6:	4284      	cmp	r4, r0
 800bec8:	4623      	mov	r3, r4
 800beca:	d807      	bhi.n	800bedc <memmove+0x20>
 800becc:	1e43      	subs	r3, r0, #1
 800bece:	42a1      	cmp	r1, r4
 800bed0:	d008      	beq.n	800bee4 <memmove+0x28>
 800bed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bed6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800beda:	e7f8      	b.n	800bece <memmove+0x12>
 800bedc:	4402      	add	r2, r0
 800bede:	4601      	mov	r1, r0
 800bee0:	428a      	cmp	r2, r1
 800bee2:	d100      	bne.n	800bee6 <memmove+0x2a>
 800bee4:	bd10      	pop	{r4, pc}
 800bee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800beea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800beee:	e7f7      	b.n	800bee0 <memmove+0x24>

0800bef0 <_realloc_r>:
 800bef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bef4:	4680      	mov	r8, r0
 800bef6:	4614      	mov	r4, r2
 800bef8:	460e      	mov	r6, r1
 800befa:	b921      	cbnz	r1, 800bf06 <_realloc_r+0x16>
 800befc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf00:	4611      	mov	r1, r2
 800bf02:	f7fb bf61 	b.w	8007dc8 <_malloc_r>
 800bf06:	b92a      	cbnz	r2, 800bf14 <_realloc_r+0x24>
 800bf08:	f7ff fdc2 	bl	800ba90 <_free_r>
 800bf0c:	4625      	mov	r5, r4
 800bf0e:	4628      	mov	r0, r5
 800bf10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf14:	f000 faa0 	bl	800c458 <_malloc_usable_size_r>
 800bf18:	4284      	cmp	r4, r0
 800bf1a:	4607      	mov	r7, r0
 800bf1c:	d802      	bhi.n	800bf24 <_realloc_r+0x34>
 800bf1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf22:	d812      	bhi.n	800bf4a <_realloc_r+0x5a>
 800bf24:	4621      	mov	r1, r4
 800bf26:	4640      	mov	r0, r8
 800bf28:	f7fb ff4e 	bl	8007dc8 <_malloc_r>
 800bf2c:	4605      	mov	r5, r0
 800bf2e:	2800      	cmp	r0, #0
 800bf30:	d0ed      	beq.n	800bf0e <_realloc_r+0x1e>
 800bf32:	42bc      	cmp	r4, r7
 800bf34:	4622      	mov	r2, r4
 800bf36:	4631      	mov	r1, r6
 800bf38:	bf28      	it	cs
 800bf3a:	463a      	movcs	r2, r7
 800bf3c:	f7fb ff0d 	bl	8007d5a <memcpy>
 800bf40:	4631      	mov	r1, r6
 800bf42:	4640      	mov	r0, r8
 800bf44:	f7ff fda4 	bl	800ba90 <_free_r>
 800bf48:	e7e1      	b.n	800bf0e <_realloc_r+0x1e>
 800bf4a:	4635      	mov	r5, r6
 800bf4c:	e7df      	b.n	800bf0e <_realloc_r+0x1e>

0800bf4e <__sfputc_r>:
 800bf4e:	6893      	ldr	r3, [r2, #8]
 800bf50:	3b01      	subs	r3, #1
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	b410      	push	{r4}
 800bf56:	6093      	str	r3, [r2, #8]
 800bf58:	da08      	bge.n	800bf6c <__sfputc_r+0x1e>
 800bf5a:	6994      	ldr	r4, [r2, #24]
 800bf5c:	42a3      	cmp	r3, r4
 800bf5e:	db01      	blt.n	800bf64 <__sfputc_r+0x16>
 800bf60:	290a      	cmp	r1, #10
 800bf62:	d103      	bne.n	800bf6c <__sfputc_r+0x1e>
 800bf64:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf68:	f000 b94a 	b.w	800c200 <__swbuf_r>
 800bf6c:	6813      	ldr	r3, [r2, #0]
 800bf6e:	1c58      	adds	r0, r3, #1
 800bf70:	6010      	str	r0, [r2, #0]
 800bf72:	7019      	strb	r1, [r3, #0]
 800bf74:	4608      	mov	r0, r1
 800bf76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf7a:	4770      	bx	lr

0800bf7c <__sfputs_r>:
 800bf7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf7e:	4606      	mov	r6, r0
 800bf80:	460f      	mov	r7, r1
 800bf82:	4614      	mov	r4, r2
 800bf84:	18d5      	adds	r5, r2, r3
 800bf86:	42ac      	cmp	r4, r5
 800bf88:	d101      	bne.n	800bf8e <__sfputs_r+0x12>
 800bf8a:	2000      	movs	r0, #0
 800bf8c:	e007      	b.n	800bf9e <__sfputs_r+0x22>
 800bf8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf92:	463a      	mov	r2, r7
 800bf94:	4630      	mov	r0, r6
 800bf96:	f7ff ffda 	bl	800bf4e <__sfputc_r>
 800bf9a:	1c43      	adds	r3, r0, #1
 800bf9c:	d1f3      	bne.n	800bf86 <__sfputs_r+0xa>
 800bf9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bfa0 <_vfiprintf_r>:
 800bfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfa4:	460d      	mov	r5, r1
 800bfa6:	b09d      	sub	sp, #116	; 0x74
 800bfa8:	4614      	mov	r4, r2
 800bfaa:	4698      	mov	r8, r3
 800bfac:	4606      	mov	r6, r0
 800bfae:	b118      	cbz	r0, 800bfb8 <_vfiprintf_r+0x18>
 800bfb0:	6983      	ldr	r3, [r0, #24]
 800bfb2:	b90b      	cbnz	r3, 800bfb8 <_vfiprintf_r+0x18>
 800bfb4:	f7fb fe0c 	bl	8007bd0 <__sinit>
 800bfb8:	4b89      	ldr	r3, [pc, #548]	; (800c1e0 <_vfiprintf_r+0x240>)
 800bfba:	429d      	cmp	r5, r3
 800bfbc:	d11b      	bne.n	800bff6 <_vfiprintf_r+0x56>
 800bfbe:	6875      	ldr	r5, [r6, #4]
 800bfc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfc2:	07d9      	lsls	r1, r3, #31
 800bfc4:	d405      	bmi.n	800bfd2 <_vfiprintf_r+0x32>
 800bfc6:	89ab      	ldrh	r3, [r5, #12]
 800bfc8:	059a      	lsls	r2, r3, #22
 800bfca:	d402      	bmi.n	800bfd2 <_vfiprintf_r+0x32>
 800bfcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bfce:	f7fb fec2 	bl	8007d56 <__retarget_lock_acquire_recursive>
 800bfd2:	89ab      	ldrh	r3, [r5, #12]
 800bfd4:	071b      	lsls	r3, r3, #28
 800bfd6:	d501      	bpl.n	800bfdc <_vfiprintf_r+0x3c>
 800bfd8:	692b      	ldr	r3, [r5, #16]
 800bfda:	b9eb      	cbnz	r3, 800c018 <_vfiprintf_r+0x78>
 800bfdc:	4629      	mov	r1, r5
 800bfde:	4630      	mov	r0, r6
 800bfe0:	f000 f960 	bl	800c2a4 <__swsetup_r>
 800bfe4:	b1c0      	cbz	r0, 800c018 <_vfiprintf_r+0x78>
 800bfe6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bfe8:	07dc      	lsls	r4, r3, #31
 800bfea:	d50e      	bpl.n	800c00a <_vfiprintf_r+0x6a>
 800bfec:	f04f 30ff 	mov.w	r0, #4294967295
 800bff0:	b01d      	add	sp, #116	; 0x74
 800bff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bff6:	4b7b      	ldr	r3, [pc, #492]	; (800c1e4 <_vfiprintf_r+0x244>)
 800bff8:	429d      	cmp	r5, r3
 800bffa:	d101      	bne.n	800c000 <_vfiprintf_r+0x60>
 800bffc:	68b5      	ldr	r5, [r6, #8]
 800bffe:	e7df      	b.n	800bfc0 <_vfiprintf_r+0x20>
 800c000:	4b79      	ldr	r3, [pc, #484]	; (800c1e8 <_vfiprintf_r+0x248>)
 800c002:	429d      	cmp	r5, r3
 800c004:	bf08      	it	eq
 800c006:	68f5      	ldreq	r5, [r6, #12]
 800c008:	e7da      	b.n	800bfc0 <_vfiprintf_r+0x20>
 800c00a:	89ab      	ldrh	r3, [r5, #12]
 800c00c:	0598      	lsls	r0, r3, #22
 800c00e:	d4ed      	bmi.n	800bfec <_vfiprintf_r+0x4c>
 800c010:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c012:	f7fb fea1 	bl	8007d58 <__retarget_lock_release_recursive>
 800c016:	e7e9      	b.n	800bfec <_vfiprintf_r+0x4c>
 800c018:	2300      	movs	r3, #0
 800c01a:	9309      	str	r3, [sp, #36]	; 0x24
 800c01c:	2320      	movs	r3, #32
 800c01e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c022:	f8cd 800c 	str.w	r8, [sp, #12]
 800c026:	2330      	movs	r3, #48	; 0x30
 800c028:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c1ec <_vfiprintf_r+0x24c>
 800c02c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c030:	f04f 0901 	mov.w	r9, #1
 800c034:	4623      	mov	r3, r4
 800c036:	469a      	mov	sl, r3
 800c038:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c03c:	b10a      	cbz	r2, 800c042 <_vfiprintf_r+0xa2>
 800c03e:	2a25      	cmp	r2, #37	; 0x25
 800c040:	d1f9      	bne.n	800c036 <_vfiprintf_r+0x96>
 800c042:	ebba 0b04 	subs.w	fp, sl, r4
 800c046:	d00b      	beq.n	800c060 <_vfiprintf_r+0xc0>
 800c048:	465b      	mov	r3, fp
 800c04a:	4622      	mov	r2, r4
 800c04c:	4629      	mov	r1, r5
 800c04e:	4630      	mov	r0, r6
 800c050:	f7ff ff94 	bl	800bf7c <__sfputs_r>
 800c054:	3001      	adds	r0, #1
 800c056:	f000 80aa 	beq.w	800c1ae <_vfiprintf_r+0x20e>
 800c05a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c05c:	445a      	add	r2, fp
 800c05e:	9209      	str	r2, [sp, #36]	; 0x24
 800c060:	f89a 3000 	ldrb.w	r3, [sl]
 800c064:	2b00      	cmp	r3, #0
 800c066:	f000 80a2 	beq.w	800c1ae <_vfiprintf_r+0x20e>
 800c06a:	2300      	movs	r3, #0
 800c06c:	f04f 32ff 	mov.w	r2, #4294967295
 800c070:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c074:	f10a 0a01 	add.w	sl, sl, #1
 800c078:	9304      	str	r3, [sp, #16]
 800c07a:	9307      	str	r3, [sp, #28]
 800c07c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c080:	931a      	str	r3, [sp, #104]	; 0x68
 800c082:	4654      	mov	r4, sl
 800c084:	2205      	movs	r2, #5
 800c086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c08a:	4858      	ldr	r0, [pc, #352]	; (800c1ec <_vfiprintf_r+0x24c>)
 800c08c:	f7f4 f8c8 	bl	8000220 <memchr>
 800c090:	9a04      	ldr	r2, [sp, #16]
 800c092:	b9d8      	cbnz	r0, 800c0cc <_vfiprintf_r+0x12c>
 800c094:	06d1      	lsls	r1, r2, #27
 800c096:	bf44      	itt	mi
 800c098:	2320      	movmi	r3, #32
 800c09a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c09e:	0713      	lsls	r3, r2, #28
 800c0a0:	bf44      	itt	mi
 800c0a2:	232b      	movmi	r3, #43	; 0x2b
 800c0a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c0a8:	f89a 3000 	ldrb.w	r3, [sl]
 800c0ac:	2b2a      	cmp	r3, #42	; 0x2a
 800c0ae:	d015      	beq.n	800c0dc <_vfiprintf_r+0x13c>
 800c0b0:	9a07      	ldr	r2, [sp, #28]
 800c0b2:	4654      	mov	r4, sl
 800c0b4:	2000      	movs	r0, #0
 800c0b6:	f04f 0c0a 	mov.w	ip, #10
 800c0ba:	4621      	mov	r1, r4
 800c0bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0c0:	3b30      	subs	r3, #48	; 0x30
 800c0c2:	2b09      	cmp	r3, #9
 800c0c4:	d94e      	bls.n	800c164 <_vfiprintf_r+0x1c4>
 800c0c6:	b1b0      	cbz	r0, 800c0f6 <_vfiprintf_r+0x156>
 800c0c8:	9207      	str	r2, [sp, #28]
 800c0ca:	e014      	b.n	800c0f6 <_vfiprintf_r+0x156>
 800c0cc:	eba0 0308 	sub.w	r3, r0, r8
 800c0d0:	fa09 f303 	lsl.w	r3, r9, r3
 800c0d4:	4313      	orrs	r3, r2
 800c0d6:	9304      	str	r3, [sp, #16]
 800c0d8:	46a2      	mov	sl, r4
 800c0da:	e7d2      	b.n	800c082 <_vfiprintf_r+0xe2>
 800c0dc:	9b03      	ldr	r3, [sp, #12]
 800c0de:	1d19      	adds	r1, r3, #4
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	9103      	str	r1, [sp, #12]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	bfbb      	ittet	lt
 800c0e8:	425b      	neglt	r3, r3
 800c0ea:	f042 0202 	orrlt.w	r2, r2, #2
 800c0ee:	9307      	strge	r3, [sp, #28]
 800c0f0:	9307      	strlt	r3, [sp, #28]
 800c0f2:	bfb8      	it	lt
 800c0f4:	9204      	strlt	r2, [sp, #16]
 800c0f6:	7823      	ldrb	r3, [r4, #0]
 800c0f8:	2b2e      	cmp	r3, #46	; 0x2e
 800c0fa:	d10c      	bne.n	800c116 <_vfiprintf_r+0x176>
 800c0fc:	7863      	ldrb	r3, [r4, #1]
 800c0fe:	2b2a      	cmp	r3, #42	; 0x2a
 800c100:	d135      	bne.n	800c16e <_vfiprintf_r+0x1ce>
 800c102:	9b03      	ldr	r3, [sp, #12]
 800c104:	1d1a      	adds	r2, r3, #4
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	9203      	str	r2, [sp, #12]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	bfb8      	it	lt
 800c10e:	f04f 33ff 	movlt.w	r3, #4294967295
 800c112:	3402      	adds	r4, #2
 800c114:	9305      	str	r3, [sp, #20]
 800c116:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c1fc <_vfiprintf_r+0x25c>
 800c11a:	7821      	ldrb	r1, [r4, #0]
 800c11c:	2203      	movs	r2, #3
 800c11e:	4650      	mov	r0, sl
 800c120:	f7f4 f87e 	bl	8000220 <memchr>
 800c124:	b140      	cbz	r0, 800c138 <_vfiprintf_r+0x198>
 800c126:	2340      	movs	r3, #64	; 0x40
 800c128:	eba0 000a 	sub.w	r0, r0, sl
 800c12c:	fa03 f000 	lsl.w	r0, r3, r0
 800c130:	9b04      	ldr	r3, [sp, #16]
 800c132:	4303      	orrs	r3, r0
 800c134:	3401      	adds	r4, #1
 800c136:	9304      	str	r3, [sp, #16]
 800c138:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c13c:	482c      	ldr	r0, [pc, #176]	; (800c1f0 <_vfiprintf_r+0x250>)
 800c13e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c142:	2206      	movs	r2, #6
 800c144:	f7f4 f86c 	bl	8000220 <memchr>
 800c148:	2800      	cmp	r0, #0
 800c14a:	d03f      	beq.n	800c1cc <_vfiprintf_r+0x22c>
 800c14c:	4b29      	ldr	r3, [pc, #164]	; (800c1f4 <_vfiprintf_r+0x254>)
 800c14e:	bb1b      	cbnz	r3, 800c198 <_vfiprintf_r+0x1f8>
 800c150:	9b03      	ldr	r3, [sp, #12]
 800c152:	3307      	adds	r3, #7
 800c154:	f023 0307 	bic.w	r3, r3, #7
 800c158:	3308      	adds	r3, #8
 800c15a:	9303      	str	r3, [sp, #12]
 800c15c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c15e:	443b      	add	r3, r7
 800c160:	9309      	str	r3, [sp, #36]	; 0x24
 800c162:	e767      	b.n	800c034 <_vfiprintf_r+0x94>
 800c164:	fb0c 3202 	mla	r2, ip, r2, r3
 800c168:	460c      	mov	r4, r1
 800c16a:	2001      	movs	r0, #1
 800c16c:	e7a5      	b.n	800c0ba <_vfiprintf_r+0x11a>
 800c16e:	2300      	movs	r3, #0
 800c170:	3401      	adds	r4, #1
 800c172:	9305      	str	r3, [sp, #20]
 800c174:	4619      	mov	r1, r3
 800c176:	f04f 0c0a 	mov.w	ip, #10
 800c17a:	4620      	mov	r0, r4
 800c17c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c180:	3a30      	subs	r2, #48	; 0x30
 800c182:	2a09      	cmp	r2, #9
 800c184:	d903      	bls.n	800c18e <_vfiprintf_r+0x1ee>
 800c186:	2b00      	cmp	r3, #0
 800c188:	d0c5      	beq.n	800c116 <_vfiprintf_r+0x176>
 800c18a:	9105      	str	r1, [sp, #20]
 800c18c:	e7c3      	b.n	800c116 <_vfiprintf_r+0x176>
 800c18e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c192:	4604      	mov	r4, r0
 800c194:	2301      	movs	r3, #1
 800c196:	e7f0      	b.n	800c17a <_vfiprintf_r+0x1da>
 800c198:	ab03      	add	r3, sp, #12
 800c19a:	9300      	str	r3, [sp, #0]
 800c19c:	462a      	mov	r2, r5
 800c19e:	4b16      	ldr	r3, [pc, #88]	; (800c1f8 <_vfiprintf_r+0x258>)
 800c1a0:	a904      	add	r1, sp, #16
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	f7fb ff24 	bl	8007ff0 <_printf_float>
 800c1a8:	4607      	mov	r7, r0
 800c1aa:	1c78      	adds	r0, r7, #1
 800c1ac:	d1d6      	bne.n	800c15c <_vfiprintf_r+0x1bc>
 800c1ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c1b0:	07d9      	lsls	r1, r3, #31
 800c1b2:	d405      	bmi.n	800c1c0 <_vfiprintf_r+0x220>
 800c1b4:	89ab      	ldrh	r3, [r5, #12]
 800c1b6:	059a      	lsls	r2, r3, #22
 800c1b8:	d402      	bmi.n	800c1c0 <_vfiprintf_r+0x220>
 800c1ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c1bc:	f7fb fdcc 	bl	8007d58 <__retarget_lock_release_recursive>
 800c1c0:	89ab      	ldrh	r3, [r5, #12]
 800c1c2:	065b      	lsls	r3, r3, #25
 800c1c4:	f53f af12 	bmi.w	800bfec <_vfiprintf_r+0x4c>
 800c1c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c1ca:	e711      	b.n	800bff0 <_vfiprintf_r+0x50>
 800c1cc:	ab03      	add	r3, sp, #12
 800c1ce:	9300      	str	r3, [sp, #0]
 800c1d0:	462a      	mov	r2, r5
 800c1d2:	4b09      	ldr	r3, [pc, #36]	; (800c1f8 <_vfiprintf_r+0x258>)
 800c1d4:	a904      	add	r1, sp, #16
 800c1d6:	4630      	mov	r0, r6
 800c1d8:	f7fc f9ae 	bl	8008538 <_printf_i>
 800c1dc:	e7e4      	b.n	800c1a8 <_vfiprintf_r+0x208>
 800c1de:	bf00      	nop
 800c1e0:	08029510 	.word	0x08029510
 800c1e4:	08029530 	.word	0x08029530
 800c1e8:	080294f0 	.word	0x080294f0
 800c1ec:	08029944 	.word	0x08029944
 800c1f0:	0802994e 	.word	0x0802994e
 800c1f4:	08007ff1 	.word	0x08007ff1
 800c1f8:	0800bf7d 	.word	0x0800bf7d
 800c1fc:	0802994a 	.word	0x0802994a

0800c200 <__swbuf_r>:
 800c200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c202:	460e      	mov	r6, r1
 800c204:	4614      	mov	r4, r2
 800c206:	4605      	mov	r5, r0
 800c208:	b118      	cbz	r0, 800c212 <__swbuf_r+0x12>
 800c20a:	6983      	ldr	r3, [r0, #24]
 800c20c:	b90b      	cbnz	r3, 800c212 <__swbuf_r+0x12>
 800c20e:	f7fb fcdf 	bl	8007bd0 <__sinit>
 800c212:	4b21      	ldr	r3, [pc, #132]	; (800c298 <__swbuf_r+0x98>)
 800c214:	429c      	cmp	r4, r3
 800c216:	d12b      	bne.n	800c270 <__swbuf_r+0x70>
 800c218:	686c      	ldr	r4, [r5, #4]
 800c21a:	69a3      	ldr	r3, [r4, #24]
 800c21c:	60a3      	str	r3, [r4, #8]
 800c21e:	89a3      	ldrh	r3, [r4, #12]
 800c220:	071a      	lsls	r2, r3, #28
 800c222:	d52f      	bpl.n	800c284 <__swbuf_r+0x84>
 800c224:	6923      	ldr	r3, [r4, #16]
 800c226:	b36b      	cbz	r3, 800c284 <__swbuf_r+0x84>
 800c228:	6923      	ldr	r3, [r4, #16]
 800c22a:	6820      	ldr	r0, [r4, #0]
 800c22c:	1ac0      	subs	r0, r0, r3
 800c22e:	6963      	ldr	r3, [r4, #20]
 800c230:	b2f6      	uxtb	r6, r6
 800c232:	4283      	cmp	r3, r0
 800c234:	4637      	mov	r7, r6
 800c236:	dc04      	bgt.n	800c242 <__swbuf_r+0x42>
 800c238:	4621      	mov	r1, r4
 800c23a:	4628      	mov	r0, r5
 800c23c:	f7fe fb68 	bl	800a910 <_fflush_r>
 800c240:	bb30      	cbnz	r0, 800c290 <__swbuf_r+0x90>
 800c242:	68a3      	ldr	r3, [r4, #8]
 800c244:	3b01      	subs	r3, #1
 800c246:	60a3      	str	r3, [r4, #8]
 800c248:	6823      	ldr	r3, [r4, #0]
 800c24a:	1c5a      	adds	r2, r3, #1
 800c24c:	6022      	str	r2, [r4, #0]
 800c24e:	701e      	strb	r6, [r3, #0]
 800c250:	6963      	ldr	r3, [r4, #20]
 800c252:	3001      	adds	r0, #1
 800c254:	4283      	cmp	r3, r0
 800c256:	d004      	beq.n	800c262 <__swbuf_r+0x62>
 800c258:	89a3      	ldrh	r3, [r4, #12]
 800c25a:	07db      	lsls	r3, r3, #31
 800c25c:	d506      	bpl.n	800c26c <__swbuf_r+0x6c>
 800c25e:	2e0a      	cmp	r6, #10
 800c260:	d104      	bne.n	800c26c <__swbuf_r+0x6c>
 800c262:	4621      	mov	r1, r4
 800c264:	4628      	mov	r0, r5
 800c266:	f7fe fb53 	bl	800a910 <_fflush_r>
 800c26a:	b988      	cbnz	r0, 800c290 <__swbuf_r+0x90>
 800c26c:	4638      	mov	r0, r7
 800c26e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c270:	4b0a      	ldr	r3, [pc, #40]	; (800c29c <__swbuf_r+0x9c>)
 800c272:	429c      	cmp	r4, r3
 800c274:	d101      	bne.n	800c27a <__swbuf_r+0x7a>
 800c276:	68ac      	ldr	r4, [r5, #8]
 800c278:	e7cf      	b.n	800c21a <__swbuf_r+0x1a>
 800c27a:	4b09      	ldr	r3, [pc, #36]	; (800c2a0 <__swbuf_r+0xa0>)
 800c27c:	429c      	cmp	r4, r3
 800c27e:	bf08      	it	eq
 800c280:	68ec      	ldreq	r4, [r5, #12]
 800c282:	e7ca      	b.n	800c21a <__swbuf_r+0x1a>
 800c284:	4621      	mov	r1, r4
 800c286:	4628      	mov	r0, r5
 800c288:	f000 f80c 	bl	800c2a4 <__swsetup_r>
 800c28c:	2800      	cmp	r0, #0
 800c28e:	d0cb      	beq.n	800c228 <__swbuf_r+0x28>
 800c290:	f04f 37ff 	mov.w	r7, #4294967295
 800c294:	e7ea      	b.n	800c26c <__swbuf_r+0x6c>
 800c296:	bf00      	nop
 800c298:	08029510 	.word	0x08029510
 800c29c:	08029530 	.word	0x08029530
 800c2a0:	080294f0 	.word	0x080294f0

0800c2a4 <__swsetup_r>:
 800c2a4:	4b32      	ldr	r3, [pc, #200]	; (800c370 <__swsetup_r+0xcc>)
 800c2a6:	b570      	push	{r4, r5, r6, lr}
 800c2a8:	681d      	ldr	r5, [r3, #0]
 800c2aa:	4606      	mov	r6, r0
 800c2ac:	460c      	mov	r4, r1
 800c2ae:	b125      	cbz	r5, 800c2ba <__swsetup_r+0x16>
 800c2b0:	69ab      	ldr	r3, [r5, #24]
 800c2b2:	b913      	cbnz	r3, 800c2ba <__swsetup_r+0x16>
 800c2b4:	4628      	mov	r0, r5
 800c2b6:	f7fb fc8b 	bl	8007bd0 <__sinit>
 800c2ba:	4b2e      	ldr	r3, [pc, #184]	; (800c374 <__swsetup_r+0xd0>)
 800c2bc:	429c      	cmp	r4, r3
 800c2be:	d10f      	bne.n	800c2e0 <__swsetup_r+0x3c>
 800c2c0:	686c      	ldr	r4, [r5, #4]
 800c2c2:	89a3      	ldrh	r3, [r4, #12]
 800c2c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c2c8:	0719      	lsls	r1, r3, #28
 800c2ca:	d42c      	bmi.n	800c326 <__swsetup_r+0x82>
 800c2cc:	06dd      	lsls	r5, r3, #27
 800c2ce:	d411      	bmi.n	800c2f4 <__swsetup_r+0x50>
 800c2d0:	2309      	movs	r3, #9
 800c2d2:	6033      	str	r3, [r6, #0]
 800c2d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c2d8:	81a3      	strh	r3, [r4, #12]
 800c2da:	f04f 30ff 	mov.w	r0, #4294967295
 800c2de:	e03e      	b.n	800c35e <__swsetup_r+0xba>
 800c2e0:	4b25      	ldr	r3, [pc, #148]	; (800c378 <__swsetup_r+0xd4>)
 800c2e2:	429c      	cmp	r4, r3
 800c2e4:	d101      	bne.n	800c2ea <__swsetup_r+0x46>
 800c2e6:	68ac      	ldr	r4, [r5, #8]
 800c2e8:	e7eb      	b.n	800c2c2 <__swsetup_r+0x1e>
 800c2ea:	4b24      	ldr	r3, [pc, #144]	; (800c37c <__swsetup_r+0xd8>)
 800c2ec:	429c      	cmp	r4, r3
 800c2ee:	bf08      	it	eq
 800c2f0:	68ec      	ldreq	r4, [r5, #12]
 800c2f2:	e7e6      	b.n	800c2c2 <__swsetup_r+0x1e>
 800c2f4:	0758      	lsls	r0, r3, #29
 800c2f6:	d512      	bpl.n	800c31e <__swsetup_r+0x7a>
 800c2f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c2fa:	b141      	cbz	r1, 800c30e <__swsetup_r+0x6a>
 800c2fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c300:	4299      	cmp	r1, r3
 800c302:	d002      	beq.n	800c30a <__swsetup_r+0x66>
 800c304:	4630      	mov	r0, r6
 800c306:	f7ff fbc3 	bl	800ba90 <_free_r>
 800c30a:	2300      	movs	r3, #0
 800c30c:	6363      	str	r3, [r4, #52]	; 0x34
 800c30e:	89a3      	ldrh	r3, [r4, #12]
 800c310:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c314:	81a3      	strh	r3, [r4, #12]
 800c316:	2300      	movs	r3, #0
 800c318:	6063      	str	r3, [r4, #4]
 800c31a:	6923      	ldr	r3, [r4, #16]
 800c31c:	6023      	str	r3, [r4, #0]
 800c31e:	89a3      	ldrh	r3, [r4, #12]
 800c320:	f043 0308 	orr.w	r3, r3, #8
 800c324:	81a3      	strh	r3, [r4, #12]
 800c326:	6923      	ldr	r3, [r4, #16]
 800c328:	b94b      	cbnz	r3, 800c33e <__swsetup_r+0x9a>
 800c32a:	89a3      	ldrh	r3, [r4, #12]
 800c32c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c334:	d003      	beq.n	800c33e <__swsetup_r+0x9a>
 800c336:	4621      	mov	r1, r4
 800c338:	4630      	mov	r0, r6
 800c33a:	f000 f84d 	bl	800c3d8 <__smakebuf_r>
 800c33e:	89a0      	ldrh	r0, [r4, #12]
 800c340:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c344:	f010 0301 	ands.w	r3, r0, #1
 800c348:	d00a      	beq.n	800c360 <__swsetup_r+0xbc>
 800c34a:	2300      	movs	r3, #0
 800c34c:	60a3      	str	r3, [r4, #8]
 800c34e:	6963      	ldr	r3, [r4, #20]
 800c350:	425b      	negs	r3, r3
 800c352:	61a3      	str	r3, [r4, #24]
 800c354:	6923      	ldr	r3, [r4, #16]
 800c356:	b943      	cbnz	r3, 800c36a <__swsetup_r+0xc6>
 800c358:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c35c:	d1ba      	bne.n	800c2d4 <__swsetup_r+0x30>
 800c35e:	bd70      	pop	{r4, r5, r6, pc}
 800c360:	0781      	lsls	r1, r0, #30
 800c362:	bf58      	it	pl
 800c364:	6963      	ldrpl	r3, [r4, #20]
 800c366:	60a3      	str	r3, [r4, #8]
 800c368:	e7f4      	b.n	800c354 <__swsetup_r+0xb0>
 800c36a:	2000      	movs	r0, #0
 800c36c:	e7f7      	b.n	800c35e <__swsetup_r+0xba>
 800c36e:	bf00      	nop
 800c370:	20000010 	.word	0x20000010
 800c374:	08029510 	.word	0x08029510
 800c378:	08029530 	.word	0x08029530
 800c37c:	080294f0 	.word	0x080294f0

0800c380 <abort>:
 800c380:	b508      	push	{r3, lr}
 800c382:	2006      	movs	r0, #6
 800c384:	f000 f898 	bl	800c4b8 <raise>
 800c388:	2001      	movs	r0, #1
 800c38a:	f7f5 ff39 	bl	8002200 <_exit>

0800c38e <__swhatbuf_r>:
 800c38e:	b570      	push	{r4, r5, r6, lr}
 800c390:	460e      	mov	r6, r1
 800c392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c396:	2900      	cmp	r1, #0
 800c398:	b096      	sub	sp, #88	; 0x58
 800c39a:	4614      	mov	r4, r2
 800c39c:	461d      	mov	r5, r3
 800c39e:	da08      	bge.n	800c3b2 <__swhatbuf_r+0x24>
 800c3a0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	602a      	str	r2, [r5, #0]
 800c3a8:	061a      	lsls	r2, r3, #24
 800c3aa:	d410      	bmi.n	800c3ce <__swhatbuf_r+0x40>
 800c3ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c3b0:	e00e      	b.n	800c3d0 <__swhatbuf_r+0x42>
 800c3b2:	466a      	mov	r2, sp
 800c3b4:	f000 f89c 	bl	800c4f0 <_fstat_r>
 800c3b8:	2800      	cmp	r0, #0
 800c3ba:	dbf1      	blt.n	800c3a0 <__swhatbuf_r+0x12>
 800c3bc:	9a01      	ldr	r2, [sp, #4]
 800c3be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c3c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c3c6:	425a      	negs	r2, r3
 800c3c8:	415a      	adcs	r2, r3
 800c3ca:	602a      	str	r2, [r5, #0]
 800c3cc:	e7ee      	b.n	800c3ac <__swhatbuf_r+0x1e>
 800c3ce:	2340      	movs	r3, #64	; 0x40
 800c3d0:	2000      	movs	r0, #0
 800c3d2:	6023      	str	r3, [r4, #0]
 800c3d4:	b016      	add	sp, #88	; 0x58
 800c3d6:	bd70      	pop	{r4, r5, r6, pc}

0800c3d8 <__smakebuf_r>:
 800c3d8:	898b      	ldrh	r3, [r1, #12]
 800c3da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c3dc:	079d      	lsls	r5, r3, #30
 800c3de:	4606      	mov	r6, r0
 800c3e0:	460c      	mov	r4, r1
 800c3e2:	d507      	bpl.n	800c3f4 <__smakebuf_r+0x1c>
 800c3e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c3e8:	6023      	str	r3, [r4, #0]
 800c3ea:	6123      	str	r3, [r4, #16]
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	6163      	str	r3, [r4, #20]
 800c3f0:	b002      	add	sp, #8
 800c3f2:	bd70      	pop	{r4, r5, r6, pc}
 800c3f4:	ab01      	add	r3, sp, #4
 800c3f6:	466a      	mov	r2, sp
 800c3f8:	f7ff ffc9 	bl	800c38e <__swhatbuf_r>
 800c3fc:	9900      	ldr	r1, [sp, #0]
 800c3fe:	4605      	mov	r5, r0
 800c400:	4630      	mov	r0, r6
 800c402:	f7fb fce1 	bl	8007dc8 <_malloc_r>
 800c406:	b948      	cbnz	r0, 800c41c <__smakebuf_r+0x44>
 800c408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c40c:	059a      	lsls	r2, r3, #22
 800c40e:	d4ef      	bmi.n	800c3f0 <__smakebuf_r+0x18>
 800c410:	f023 0303 	bic.w	r3, r3, #3
 800c414:	f043 0302 	orr.w	r3, r3, #2
 800c418:	81a3      	strh	r3, [r4, #12]
 800c41a:	e7e3      	b.n	800c3e4 <__smakebuf_r+0xc>
 800c41c:	4b0d      	ldr	r3, [pc, #52]	; (800c454 <__smakebuf_r+0x7c>)
 800c41e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c420:	89a3      	ldrh	r3, [r4, #12]
 800c422:	6020      	str	r0, [r4, #0]
 800c424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c428:	81a3      	strh	r3, [r4, #12]
 800c42a:	9b00      	ldr	r3, [sp, #0]
 800c42c:	6163      	str	r3, [r4, #20]
 800c42e:	9b01      	ldr	r3, [sp, #4]
 800c430:	6120      	str	r0, [r4, #16]
 800c432:	b15b      	cbz	r3, 800c44c <__smakebuf_r+0x74>
 800c434:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c438:	4630      	mov	r0, r6
 800c43a:	f000 f86b 	bl	800c514 <_isatty_r>
 800c43e:	b128      	cbz	r0, 800c44c <__smakebuf_r+0x74>
 800c440:	89a3      	ldrh	r3, [r4, #12]
 800c442:	f023 0303 	bic.w	r3, r3, #3
 800c446:	f043 0301 	orr.w	r3, r3, #1
 800c44a:	81a3      	strh	r3, [r4, #12]
 800c44c:	89a0      	ldrh	r0, [r4, #12]
 800c44e:	4305      	orrs	r5, r0
 800c450:	81a5      	strh	r5, [r4, #12]
 800c452:	e7cd      	b.n	800c3f0 <__smakebuf_r+0x18>
 800c454:	08007b69 	.word	0x08007b69

0800c458 <_malloc_usable_size_r>:
 800c458:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c45c:	1f18      	subs	r0, r3, #4
 800c45e:	2b00      	cmp	r3, #0
 800c460:	bfbc      	itt	lt
 800c462:	580b      	ldrlt	r3, [r1, r0]
 800c464:	18c0      	addlt	r0, r0, r3
 800c466:	4770      	bx	lr

0800c468 <_raise_r>:
 800c468:	291f      	cmp	r1, #31
 800c46a:	b538      	push	{r3, r4, r5, lr}
 800c46c:	4604      	mov	r4, r0
 800c46e:	460d      	mov	r5, r1
 800c470:	d904      	bls.n	800c47c <_raise_r+0x14>
 800c472:	2316      	movs	r3, #22
 800c474:	6003      	str	r3, [r0, #0]
 800c476:	f04f 30ff 	mov.w	r0, #4294967295
 800c47a:	bd38      	pop	{r3, r4, r5, pc}
 800c47c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c47e:	b112      	cbz	r2, 800c486 <_raise_r+0x1e>
 800c480:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c484:	b94b      	cbnz	r3, 800c49a <_raise_r+0x32>
 800c486:	4620      	mov	r0, r4
 800c488:	f000 f830 	bl	800c4ec <_getpid_r>
 800c48c:	462a      	mov	r2, r5
 800c48e:	4601      	mov	r1, r0
 800c490:	4620      	mov	r0, r4
 800c492:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c496:	f000 b817 	b.w	800c4c8 <_kill_r>
 800c49a:	2b01      	cmp	r3, #1
 800c49c:	d00a      	beq.n	800c4b4 <_raise_r+0x4c>
 800c49e:	1c59      	adds	r1, r3, #1
 800c4a0:	d103      	bne.n	800c4aa <_raise_r+0x42>
 800c4a2:	2316      	movs	r3, #22
 800c4a4:	6003      	str	r3, [r0, #0]
 800c4a6:	2001      	movs	r0, #1
 800c4a8:	e7e7      	b.n	800c47a <_raise_r+0x12>
 800c4aa:	2400      	movs	r4, #0
 800c4ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c4b0:	4628      	mov	r0, r5
 800c4b2:	4798      	blx	r3
 800c4b4:	2000      	movs	r0, #0
 800c4b6:	e7e0      	b.n	800c47a <_raise_r+0x12>

0800c4b8 <raise>:
 800c4b8:	4b02      	ldr	r3, [pc, #8]	; (800c4c4 <raise+0xc>)
 800c4ba:	4601      	mov	r1, r0
 800c4bc:	6818      	ldr	r0, [r3, #0]
 800c4be:	f7ff bfd3 	b.w	800c468 <_raise_r>
 800c4c2:	bf00      	nop
 800c4c4:	20000010 	.word	0x20000010

0800c4c8 <_kill_r>:
 800c4c8:	b538      	push	{r3, r4, r5, lr}
 800c4ca:	4d07      	ldr	r5, [pc, #28]	; (800c4e8 <_kill_r+0x20>)
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	4604      	mov	r4, r0
 800c4d0:	4608      	mov	r0, r1
 800c4d2:	4611      	mov	r1, r2
 800c4d4:	602b      	str	r3, [r5, #0]
 800c4d6:	f7f5 fe83 	bl	80021e0 <_kill>
 800c4da:	1c43      	adds	r3, r0, #1
 800c4dc:	d102      	bne.n	800c4e4 <_kill_r+0x1c>
 800c4de:	682b      	ldr	r3, [r5, #0]
 800c4e0:	b103      	cbz	r3, 800c4e4 <_kill_r+0x1c>
 800c4e2:	6023      	str	r3, [r4, #0]
 800c4e4:	bd38      	pop	{r3, r4, r5, pc}
 800c4e6:	bf00      	nop
 800c4e8:	2001024c 	.word	0x2001024c

0800c4ec <_getpid_r>:
 800c4ec:	f7f5 be70 	b.w	80021d0 <_getpid>

0800c4f0 <_fstat_r>:
 800c4f0:	b538      	push	{r3, r4, r5, lr}
 800c4f2:	4d07      	ldr	r5, [pc, #28]	; (800c510 <_fstat_r+0x20>)
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	4604      	mov	r4, r0
 800c4f8:	4608      	mov	r0, r1
 800c4fa:	4611      	mov	r1, r2
 800c4fc:	602b      	str	r3, [r5, #0]
 800c4fe:	f7f5 fece 	bl	800229e <_fstat>
 800c502:	1c43      	adds	r3, r0, #1
 800c504:	d102      	bne.n	800c50c <_fstat_r+0x1c>
 800c506:	682b      	ldr	r3, [r5, #0]
 800c508:	b103      	cbz	r3, 800c50c <_fstat_r+0x1c>
 800c50a:	6023      	str	r3, [r4, #0]
 800c50c:	bd38      	pop	{r3, r4, r5, pc}
 800c50e:	bf00      	nop
 800c510:	2001024c 	.word	0x2001024c

0800c514 <_isatty_r>:
 800c514:	b538      	push	{r3, r4, r5, lr}
 800c516:	4d06      	ldr	r5, [pc, #24]	; (800c530 <_isatty_r+0x1c>)
 800c518:	2300      	movs	r3, #0
 800c51a:	4604      	mov	r4, r0
 800c51c:	4608      	mov	r0, r1
 800c51e:	602b      	str	r3, [r5, #0]
 800c520:	f7f5 fecd 	bl	80022be <_isatty>
 800c524:	1c43      	adds	r3, r0, #1
 800c526:	d102      	bne.n	800c52e <_isatty_r+0x1a>
 800c528:	682b      	ldr	r3, [r5, #0]
 800c52a:	b103      	cbz	r3, 800c52e <_isatty_r+0x1a>
 800c52c:	6023      	str	r3, [r4, #0]
 800c52e:	bd38      	pop	{r3, r4, r5, pc}
 800c530:	2001024c 	.word	0x2001024c
 800c534:	00000000 	.word	0x00000000

0800c538 <log>:
 800c538:	b538      	push	{r3, r4, r5, lr}
 800c53a:	ed2d 8b02 	vpush	{d8}
 800c53e:	ec55 4b10 	vmov	r4, r5, d0
 800c542:	f000 f8c5 	bl	800c6d0 <__ieee754_log>
 800c546:	4622      	mov	r2, r4
 800c548:	462b      	mov	r3, r5
 800c54a:	4620      	mov	r0, r4
 800c54c:	4629      	mov	r1, r5
 800c54e:	eeb0 8a40 	vmov.f32	s16, s0
 800c552:	eef0 8a60 	vmov.f32	s17, s1
 800c556:	f7f4 fb09 	bl	8000b6c <__aeabi_dcmpun>
 800c55a:	b998      	cbnz	r0, 800c584 <log+0x4c>
 800c55c:	2200      	movs	r2, #0
 800c55e:	2300      	movs	r3, #0
 800c560:	4620      	mov	r0, r4
 800c562:	4629      	mov	r1, r5
 800c564:	f7f4 faf8 	bl	8000b58 <__aeabi_dcmpgt>
 800c568:	b960      	cbnz	r0, 800c584 <log+0x4c>
 800c56a:	2200      	movs	r2, #0
 800c56c:	2300      	movs	r3, #0
 800c56e:	4620      	mov	r0, r4
 800c570:	4629      	mov	r1, r5
 800c572:	f7f4 fac9 	bl	8000b08 <__aeabi_dcmpeq>
 800c576:	b160      	cbz	r0, 800c592 <log+0x5a>
 800c578:	f7fb facc 	bl	8007b14 <__errno>
 800c57c:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800c5a8 <log+0x70>
 800c580:	2322      	movs	r3, #34	; 0x22
 800c582:	6003      	str	r3, [r0, #0]
 800c584:	eeb0 0a48 	vmov.f32	s0, s16
 800c588:	eef0 0a68 	vmov.f32	s1, s17
 800c58c:	ecbd 8b02 	vpop	{d8}
 800c590:	bd38      	pop	{r3, r4, r5, pc}
 800c592:	f7fb fabf 	bl	8007b14 <__errno>
 800c596:	ecbd 8b02 	vpop	{d8}
 800c59a:	2321      	movs	r3, #33	; 0x21
 800c59c:	6003      	str	r3, [r0, #0]
 800c59e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5a2:	4803      	ldr	r0, [pc, #12]	; (800c5b0 <log+0x78>)
 800c5a4:	f7ff bc30 	b.w	800be08 <nan>
 800c5a8:	00000000 	.word	0x00000000
 800c5ac:	fff00000 	.word	0xfff00000
 800c5b0:	08029990 	.word	0x08029990

0800c5b4 <pow>:
 800c5b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5b6:	ed2d 8b02 	vpush	{d8}
 800c5ba:	eeb0 8a40 	vmov.f32	s16, s0
 800c5be:	eef0 8a60 	vmov.f32	s17, s1
 800c5c2:	ec55 4b11 	vmov	r4, r5, d1
 800c5c6:	f000 fa3f 	bl	800ca48 <__ieee754_pow>
 800c5ca:	4622      	mov	r2, r4
 800c5cc:	462b      	mov	r3, r5
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	4629      	mov	r1, r5
 800c5d2:	ec57 6b10 	vmov	r6, r7, d0
 800c5d6:	f7f4 fac9 	bl	8000b6c <__aeabi_dcmpun>
 800c5da:	2800      	cmp	r0, #0
 800c5dc:	d13b      	bne.n	800c656 <pow+0xa2>
 800c5de:	ec51 0b18 	vmov	r0, r1, d8
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	f7f4 fa8f 	bl	8000b08 <__aeabi_dcmpeq>
 800c5ea:	b1b8      	cbz	r0, 800c61c <pow+0x68>
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	4620      	mov	r0, r4
 800c5f2:	4629      	mov	r1, r5
 800c5f4:	f7f4 fa88 	bl	8000b08 <__aeabi_dcmpeq>
 800c5f8:	2800      	cmp	r0, #0
 800c5fa:	d146      	bne.n	800c68a <pow+0xd6>
 800c5fc:	ec45 4b10 	vmov	d0, r4, r5
 800c600:	f001 f83e 	bl	800d680 <finite>
 800c604:	b338      	cbz	r0, 800c656 <pow+0xa2>
 800c606:	2200      	movs	r2, #0
 800c608:	2300      	movs	r3, #0
 800c60a:	4620      	mov	r0, r4
 800c60c:	4629      	mov	r1, r5
 800c60e:	f7f4 fa85 	bl	8000b1c <__aeabi_dcmplt>
 800c612:	b300      	cbz	r0, 800c656 <pow+0xa2>
 800c614:	f7fb fa7e 	bl	8007b14 <__errno>
 800c618:	2322      	movs	r3, #34	; 0x22
 800c61a:	e01b      	b.n	800c654 <pow+0xa0>
 800c61c:	ec47 6b10 	vmov	d0, r6, r7
 800c620:	f001 f82e 	bl	800d680 <finite>
 800c624:	b9e0      	cbnz	r0, 800c660 <pow+0xac>
 800c626:	eeb0 0a48 	vmov.f32	s0, s16
 800c62a:	eef0 0a68 	vmov.f32	s1, s17
 800c62e:	f001 f827 	bl	800d680 <finite>
 800c632:	b1a8      	cbz	r0, 800c660 <pow+0xac>
 800c634:	ec45 4b10 	vmov	d0, r4, r5
 800c638:	f001 f822 	bl	800d680 <finite>
 800c63c:	b180      	cbz	r0, 800c660 <pow+0xac>
 800c63e:	4632      	mov	r2, r6
 800c640:	463b      	mov	r3, r7
 800c642:	4630      	mov	r0, r6
 800c644:	4639      	mov	r1, r7
 800c646:	f7f4 fa91 	bl	8000b6c <__aeabi_dcmpun>
 800c64a:	2800      	cmp	r0, #0
 800c64c:	d0e2      	beq.n	800c614 <pow+0x60>
 800c64e:	f7fb fa61 	bl	8007b14 <__errno>
 800c652:	2321      	movs	r3, #33	; 0x21
 800c654:	6003      	str	r3, [r0, #0]
 800c656:	ecbd 8b02 	vpop	{d8}
 800c65a:	ec47 6b10 	vmov	d0, r6, r7
 800c65e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c660:	2200      	movs	r2, #0
 800c662:	2300      	movs	r3, #0
 800c664:	4630      	mov	r0, r6
 800c666:	4639      	mov	r1, r7
 800c668:	f7f4 fa4e 	bl	8000b08 <__aeabi_dcmpeq>
 800c66c:	2800      	cmp	r0, #0
 800c66e:	d0f2      	beq.n	800c656 <pow+0xa2>
 800c670:	eeb0 0a48 	vmov.f32	s0, s16
 800c674:	eef0 0a68 	vmov.f32	s1, s17
 800c678:	f001 f802 	bl	800d680 <finite>
 800c67c:	2800      	cmp	r0, #0
 800c67e:	d0ea      	beq.n	800c656 <pow+0xa2>
 800c680:	ec45 4b10 	vmov	d0, r4, r5
 800c684:	f000 fffc 	bl	800d680 <finite>
 800c688:	e7c3      	b.n	800c612 <pow+0x5e>
 800c68a:	4f01      	ldr	r7, [pc, #4]	; (800c690 <pow+0xdc>)
 800c68c:	2600      	movs	r6, #0
 800c68e:	e7e2      	b.n	800c656 <pow+0xa2>
 800c690:	3ff00000 	.word	0x3ff00000

0800c694 <sqrtf>:
 800c694:	b508      	push	{r3, lr}
 800c696:	ed2d 8b02 	vpush	{d8}
 800c69a:	eeb0 8a40 	vmov.f32	s16, s0
 800c69e:	f000 ffb3 	bl	800d608 <__ieee754_sqrtf>
 800c6a2:	eeb4 8a48 	vcmp.f32	s16, s16
 800c6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6aa:	d60c      	bvs.n	800c6c6 <sqrtf+0x32>
 800c6ac:	eddf 8a07 	vldr	s17, [pc, #28]	; 800c6cc <sqrtf+0x38>
 800c6b0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c6b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6b8:	d505      	bpl.n	800c6c6 <sqrtf+0x32>
 800c6ba:	f7fb fa2b 	bl	8007b14 <__errno>
 800c6be:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c6c2:	2321      	movs	r3, #33	; 0x21
 800c6c4:	6003      	str	r3, [r0, #0]
 800c6c6:	ecbd 8b02 	vpop	{d8}
 800c6ca:	bd08      	pop	{r3, pc}
 800c6cc:	00000000 	.word	0x00000000

0800c6d0 <__ieee754_log>:
 800c6d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6d4:	ec51 0b10 	vmov	r0, r1, d0
 800c6d8:	ed2d 8b04 	vpush	{d8-d9}
 800c6dc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c6e0:	b083      	sub	sp, #12
 800c6e2:	460d      	mov	r5, r1
 800c6e4:	da29      	bge.n	800c73a <__ieee754_log+0x6a>
 800c6e6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c6ea:	4303      	orrs	r3, r0
 800c6ec:	ee10 2a10 	vmov	r2, s0
 800c6f0:	d10c      	bne.n	800c70c <__ieee754_log+0x3c>
 800c6f2:	49cf      	ldr	r1, [pc, #828]	; (800ca30 <__ieee754_log+0x360>)
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	2000      	movs	r0, #0
 800c6fa:	f7f4 f8c7 	bl	800088c <__aeabi_ddiv>
 800c6fe:	ec41 0b10 	vmov	d0, r0, r1
 800c702:	b003      	add	sp, #12
 800c704:	ecbd 8b04 	vpop	{d8-d9}
 800c708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c70c:	2900      	cmp	r1, #0
 800c70e:	da05      	bge.n	800c71c <__ieee754_log+0x4c>
 800c710:	460b      	mov	r3, r1
 800c712:	f7f3 fdd9 	bl	80002c8 <__aeabi_dsub>
 800c716:	2200      	movs	r2, #0
 800c718:	2300      	movs	r3, #0
 800c71a:	e7ee      	b.n	800c6fa <__ieee754_log+0x2a>
 800c71c:	4bc5      	ldr	r3, [pc, #788]	; (800ca34 <__ieee754_log+0x364>)
 800c71e:	2200      	movs	r2, #0
 800c720:	f7f3 ff8a 	bl	8000638 <__aeabi_dmul>
 800c724:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800c728:	460d      	mov	r5, r1
 800c72a:	4ac3      	ldr	r2, [pc, #780]	; (800ca38 <__ieee754_log+0x368>)
 800c72c:	4295      	cmp	r5, r2
 800c72e:	dd06      	ble.n	800c73e <__ieee754_log+0x6e>
 800c730:	4602      	mov	r2, r0
 800c732:	460b      	mov	r3, r1
 800c734:	f7f3 fdca 	bl	80002cc <__adddf3>
 800c738:	e7e1      	b.n	800c6fe <__ieee754_log+0x2e>
 800c73a:	2300      	movs	r3, #0
 800c73c:	e7f5      	b.n	800c72a <__ieee754_log+0x5a>
 800c73e:	152c      	asrs	r4, r5, #20
 800c740:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c744:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c748:	441c      	add	r4, r3
 800c74a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800c74e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800c752:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c756:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800c75a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800c75e:	ea42 0105 	orr.w	r1, r2, r5
 800c762:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800c766:	2200      	movs	r2, #0
 800c768:	4bb4      	ldr	r3, [pc, #720]	; (800ca3c <__ieee754_log+0x36c>)
 800c76a:	f7f3 fdad 	bl	80002c8 <__aeabi_dsub>
 800c76e:	1cab      	adds	r3, r5, #2
 800c770:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c774:	2b02      	cmp	r3, #2
 800c776:	4682      	mov	sl, r0
 800c778:	468b      	mov	fp, r1
 800c77a:	f04f 0200 	mov.w	r2, #0
 800c77e:	dc53      	bgt.n	800c828 <__ieee754_log+0x158>
 800c780:	2300      	movs	r3, #0
 800c782:	f7f4 f9c1 	bl	8000b08 <__aeabi_dcmpeq>
 800c786:	b1d0      	cbz	r0, 800c7be <__ieee754_log+0xee>
 800c788:	2c00      	cmp	r4, #0
 800c78a:	f000 8122 	beq.w	800c9d2 <__ieee754_log+0x302>
 800c78e:	4620      	mov	r0, r4
 800c790:	f7f3 fee8 	bl	8000564 <__aeabi_i2d>
 800c794:	a390      	add	r3, pc, #576	; (adr r3, 800c9d8 <__ieee754_log+0x308>)
 800c796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79a:	4606      	mov	r6, r0
 800c79c:	460f      	mov	r7, r1
 800c79e:	f7f3 ff4b 	bl	8000638 <__aeabi_dmul>
 800c7a2:	a38f      	add	r3, pc, #572	; (adr r3, 800c9e0 <__ieee754_log+0x310>)
 800c7a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a8:	4604      	mov	r4, r0
 800c7aa:	460d      	mov	r5, r1
 800c7ac:	4630      	mov	r0, r6
 800c7ae:	4639      	mov	r1, r7
 800c7b0:	f7f3 ff42 	bl	8000638 <__aeabi_dmul>
 800c7b4:	4602      	mov	r2, r0
 800c7b6:	460b      	mov	r3, r1
 800c7b8:	4620      	mov	r0, r4
 800c7ba:	4629      	mov	r1, r5
 800c7bc:	e7ba      	b.n	800c734 <__ieee754_log+0x64>
 800c7be:	a38a      	add	r3, pc, #552	; (adr r3, 800c9e8 <__ieee754_log+0x318>)
 800c7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c4:	4650      	mov	r0, sl
 800c7c6:	4659      	mov	r1, fp
 800c7c8:	f7f3 ff36 	bl	8000638 <__aeabi_dmul>
 800c7cc:	4602      	mov	r2, r0
 800c7ce:	460b      	mov	r3, r1
 800c7d0:	2000      	movs	r0, #0
 800c7d2:	499b      	ldr	r1, [pc, #620]	; (800ca40 <__ieee754_log+0x370>)
 800c7d4:	f7f3 fd78 	bl	80002c8 <__aeabi_dsub>
 800c7d8:	4652      	mov	r2, sl
 800c7da:	4606      	mov	r6, r0
 800c7dc:	460f      	mov	r7, r1
 800c7de:	465b      	mov	r3, fp
 800c7e0:	4650      	mov	r0, sl
 800c7e2:	4659      	mov	r1, fp
 800c7e4:	f7f3 ff28 	bl	8000638 <__aeabi_dmul>
 800c7e8:	4602      	mov	r2, r0
 800c7ea:	460b      	mov	r3, r1
 800c7ec:	4630      	mov	r0, r6
 800c7ee:	4639      	mov	r1, r7
 800c7f0:	f7f3 ff22 	bl	8000638 <__aeabi_dmul>
 800c7f4:	4606      	mov	r6, r0
 800c7f6:	460f      	mov	r7, r1
 800c7f8:	b914      	cbnz	r4, 800c800 <__ieee754_log+0x130>
 800c7fa:	4632      	mov	r2, r6
 800c7fc:	463b      	mov	r3, r7
 800c7fe:	e0a2      	b.n	800c946 <__ieee754_log+0x276>
 800c800:	4620      	mov	r0, r4
 800c802:	f7f3 feaf 	bl	8000564 <__aeabi_i2d>
 800c806:	a374      	add	r3, pc, #464	; (adr r3, 800c9d8 <__ieee754_log+0x308>)
 800c808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c80c:	4680      	mov	r8, r0
 800c80e:	4689      	mov	r9, r1
 800c810:	f7f3 ff12 	bl	8000638 <__aeabi_dmul>
 800c814:	a372      	add	r3, pc, #456	; (adr r3, 800c9e0 <__ieee754_log+0x310>)
 800c816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c81a:	4604      	mov	r4, r0
 800c81c:	460d      	mov	r5, r1
 800c81e:	4640      	mov	r0, r8
 800c820:	4649      	mov	r1, r9
 800c822:	f7f3 ff09 	bl	8000638 <__aeabi_dmul>
 800c826:	e0a7      	b.n	800c978 <__ieee754_log+0x2a8>
 800c828:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c82c:	f7f3 fd4e 	bl	80002cc <__adddf3>
 800c830:	4602      	mov	r2, r0
 800c832:	460b      	mov	r3, r1
 800c834:	4650      	mov	r0, sl
 800c836:	4659      	mov	r1, fp
 800c838:	f7f4 f828 	bl	800088c <__aeabi_ddiv>
 800c83c:	ec41 0b18 	vmov	d8, r0, r1
 800c840:	4620      	mov	r0, r4
 800c842:	f7f3 fe8f 	bl	8000564 <__aeabi_i2d>
 800c846:	ec53 2b18 	vmov	r2, r3, d8
 800c84a:	ec41 0b19 	vmov	d9, r0, r1
 800c84e:	ec51 0b18 	vmov	r0, r1, d8
 800c852:	f7f3 fef1 	bl	8000638 <__aeabi_dmul>
 800c856:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800c85a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800c85e:	9301      	str	r3, [sp, #4]
 800c860:	4602      	mov	r2, r0
 800c862:	460b      	mov	r3, r1
 800c864:	4680      	mov	r8, r0
 800c866:	4689      	mov	r9, r1
 800c868:	f7f3 fee6 	bl	8000638 <__aeabi_dmul>
 800c86c:	a360      	add	r3, pc, #384	; (adr r3, 800c9f0 <__ieee754_log+0x320>)
 800c86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c872:	4606      	mov	r6, r0
 800c874:	460f      	mov	r7, r1
 800c876:	f7f3 fedf 	bl	8000638 <__aeabi_dmul>
 800c87a:	a35f      	add	r3, pc, #380	; (adr r3, 800c9f8 <__ieee754_log+0x328>)
 800c87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c880:	f7f3 fd24 	bl	80002cc <__adddf3>
 800c884:	4632      	mov	r2, r6
 800c886:	463b      	mov	r3, r7
 800c888:	f7f3 fed6 	bl	8000638 <__aeabi_dmul>
 800c88c:	a35c      	add	r3, pc, #368	; (adr r3, 800ca00 <__ieee754_log+0x330>)
 800c88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c892:	f7f3 fd1b 	bl	80002cc <__adddf3>
 800c896:	4632      	mov	r2, r6
 800c898:	463b      	mov	r3, r7
 800c89a:	f7f3 fecd 	bl	8000638 <__aeabi_dmul>
 800c89e:	a35a      	add	r3, pc, #360	; (adr r3, 800ca08 <__ieee754_log+0x338>)
 800c8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a4:	f7f3 fd12 	bl	80002cc <__adddf3>
 800c8a8:	4642      	mov	r2, r8
 800c8aa:	464b      	mov	r3, r9
 800c8ac:	f7f3 fec4 	bl	8000638 <__aeabi_dmul>
 800c8b0:	a357      	add	r3, pc, #348	; (adr r3, 800ca10 <__ieee754_log+0x340>)
 800c8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b6:	4680      	mov	r8, r0
 800c8b8:	4689      	mov	r9, r1
 800c8ba:	4630      	mov	r0, r6
 800c8bc:	4639      	mov	r1, r7
 800c8be:	f7f3 febb 	bl	8000638 <__aeabi_dmul>
 800c8c2:	a355      	add	r3, pc, #340	; (adr r3, 800ca18 <__ieee754_log+0x348>)
 800c8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c8:	f7f3 fd00 	bl	80002cc <__adddf3>
 800c8cc:	4632      	mov	r2, r6
 800c8ce:	463b      	mov	r3, r7
 800c8d0:	f7f3 feb2 	bl	8000638 <__aeabi_dmul>
 800c8d4:	a352      	add	r3, pc, #328	; (adr r3, 800ca20 <__ieee754_log+0x350>)
 800c8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8da:	f7f3 fcf7 	bl	80002cc <__adddf3>
 800c8de:	4632      	mov	r2, r6
 800c8e0:	463b      	mov	r3, r7
 800c8e2:	f7f3 fea9 	bl	8000638 <__aeabi_dmul>
 800c8e6:	460b      	mov	r3, r1
 800c8e8:	4602      	mov	r2, r0
 800c8ea:	4649      	mov	r1, r9
 800c8ec:	4640      	mov	r0, r8
 800c8ee:	f7f3 fced 	bl	80002cc <__adddf3>
 800c8f2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800c8f6:	9b01      	ldr	r3, [sp, #4]
 800c8f8:	3551      	adds	r5, #81	; 0x51
 800c8fa:	431d      	orrs	r5, r3
 800c8fc:	2d00      	cmp	r5, #0
 800c8fe:	4680      	mov	r8, r0
 800c900:	4689      	mov	r9, r1
 800c902:	dd48      	ble.n	800c996 <__ieee754_log+0x2c6>
 800c904:	4b4e      	ldr	r3, [pc, #312]	; (800ca40 <__ieee754_log+0x370>)
 800c906:	2200      	movs	r2, #0
 800c908:	4650      	mov	r0, sl
 800c90a:	4659      	mov	r1, fp
 800c90c:	f7f3 fe94 	bl	8000638 <__aeabi_dmul>
 800c910:	4652      	mov	r2, sl
 800c912:	465b      	mov	r3, fp
 800c914:	f7f3 fe90 	bl	8000638 <__aeabi_dmul>
 800c918:	4602      	mov	r2, r0
 800c91a:	460b      	mov	r3, r1
 800c91c:	4606      	mov	r6, r0
 800c91e:	460f      	mov	r7, r1
 800c920:	4640      	mov	r0, r8
 800c922:	4649      	mov	r1, r9
 800c924:	f7f3 fcd2 	bl	80002cc <__adddf3>
 800c928:	ec53 2b18 	vmov	r2, r3, d8
 800c92c:	f7f3 fe84 	bl	8000638 <__aeabi_dmul>
 800c930:	4680      	mov	r8, r0
 800c932:	4689      	mov	r9, r1
 800c934:	b964      	cbnz	r4, 800c950 <__ieee754_log+0x280>
 800c936:	4602      	mov	r2, r0
 800c938:	460b      	mov	r3, r1
 800c93a:	4630      	mov	r0, r6
 800c93c:	4639      	mov	r1, r7
 800c93e:	f7f3 fcc3 	bl	80002c8 <__aeabi_dsub>
 800c942:	4602      	mov	r2, r0
 800c944:	460b      	mov	r3, r1
 800c946:	4650      	mov	r0, sl
 800c948:	4659      	mov	r1, fp
 800c94a:	f7f3 fcbd 	bl	80002c8 <__aeabi_dsub>
 800c94e:	e6d6      	b.n	800c6fe <__ieee754_log+0x2e>
 800c950:	a321      	add	r3, pc, #132	; (adr r3, 800c9d8 <__ieee754_log+0x308>)
 800c952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c956:	ec51 0b19 	vmov	r0, r1, d9
 800c95a:	f7f3 fe6d 	bl	8000638 <__aeabi_dmul>
 800c95e:	a320      	add	r3, pc, #128	; (adr r3, 800c9e0 <__ieee754_log+0x310>)
 800c960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c964:	4604      	mov	r4, r0
 800c966:	460d      	mov	r5, r1
 800c968:	ec51 0b19 	vmov	r0, r1, d9
 800c96c:	f7f3 fe64 	bl	8000638 <__aeabi_dmul>
 800c970:	4642      	mov	r2, r8
 800c972:	464b      	mov	r3, r9
 800c974:	f7f3 fcaa 	bl	80002cc <__adddf3>
 800c978:	4602      	mov	r2, r0
 800c97a:	460b      	mov	r3, r1
 800c97c:	4630      	mov	r0, r6
 800c97e:	4639      	mov	r1, r7
 800c980:	f7f3 fca2 	bl	80002c8 <__aeabi_dsub>
 800c984:	4652      	mov	r2, sl
 800c986:	465b      	mov	r3, fp
 800c988:	f7f3 fc9e 	bl	80002c8 <__aeabi_dsub>
 800c98c:	4602      	mov	r2, r0
 800c98e:	460b      	mov	r3, r1
 800c990:	4620      	mov	r0, r4
 800c992:	4629      	mov	r1, r5
 800c994:	e7d9      	b.n	800c94a <__ieee754_log+0x27a>
 800c996:	4602      	mov	r2, r0
 800c998:	460b      	mov	r3, r1
 800c99a:	4650      	mov	r0, sl
 800c99c:	4659      	mov	r1, fp
 800c99e:	f7f3 fc93 	bl	80002c8 <__aeabi_dsub>
 800c9a2:	ec53 2b18 	vmov	r2, r3, d8
 800c9a6:	f7f3 fe47 	bl	8000638 <__aeabi_dmul>
 800c9aa:	4606      	mov	r6, r0
 800c9ac:	460f      	mov	r7, r1
 800c9ae:	2c00      	cmp	r4, #0
 800c9b0:	f43f af23 	beq.w	800c7fa <__ieee754_log+0x12a>
 800c9b4:	a308      	add	r3, pc, #32	; (adr r3, 800c9d8 <__ieee754_log+0x308>)
 800c9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ba:	ec51 0b19 	vmov	r0, r1, d9
 800c9be:	f7f3 fe3b 	bl	8000638 <__aeabi_dmul>
 800c9c2:	a307      	add	r3, pc, #28	; (adr r3, 800c9e0 <__ieee754_log+0x310>)
 800c9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c8:	4604      	mov	r4, r0
 800c9ca:	460d      	mov	r5, r1
 800c9cc:	ec51 0b19 	vmov	r0, r1, d9
 800c9d0:	e727      	b.n	800c822 <__ieee754_log+0x152>
 800c9d2:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800ca28 <__ieee754_log+0x358>
 800c9d6:	e694      	b.n	800c702 <__ieee754_log+0x32>
 800c9d8:	fee00000 	.word	0xfee00000
 800c9dc:	3fe62e42 	.word	0x3fe62e42
 800c9e0:	35793c76 	.word	0x35793c76
 800c9e4:	3dea39ef 	.word	0x3dea39ef
 800c9e8:	55555555 	.word	0x55555555
 800c9ec:	3fd55555 	.word	0x3fd55555
 800c9f0:	df3e5244 	.word	0xdf3e5244
 800c9f4:	3fc2f112 	.word	0x3fc2f112
 800c9f8:	96cb03de 	.word	0x96cb03de
 800c9fc:	3fc74664 	.word	0x3fc74664
 800ca00:	94229359 	.word	0x94229359
 800ca04:	3fd24924 	.word	0x3fd24924
 800ca08:	55555593 	.word	0x55555593
 800ca0c:	3fe55555 	.word	0x3fe55555
 800ca10:	d078c69f 	.word	0xd078c69f
 800ca14:	3fc39a09 	.word	0x3fc39a09
 800ca18:	1d8e78af 	.word	0x1d8e78af
 800ca1c:	3fcc71c5 	.word	0x3fcc71c5
 800ca20:	9997fa04 	.word	0x9997fa04
 800ca24:	3fd99999 	.word	0x3fd99999
	...
 800ca30:	c3500000 	.word	0xc3500000
 800ca34:	43500000 	.word	0x43500000
 800ca38:	7fefffff 	.word	0x7fefffff
 800ca3c:	3ff00000 	.word	0x3ff00000
 800ca40:	3fe00000 	.word	0x3fe00000
 800ca44:	00000000 	.word	0x00000000

0800ca48 <__ieee754_pow>:
 800ca48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca4c:	ed2d 8b06 	vpush	{d8-d10}
 800ca50:	b089      	sub	sp, #36	; 0x24
 800ca52:	ed8d 1b00 	vstr	d1, [sp]
 800ca56:	e9dd 2900 	ldrd	r2, r9, [sp]
 800ca5a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800ca5e:	ea58 0102 	orrs.w	r1, r8, r2
 800ca62:	ec57 6b10 	vmov	r6, r7, d0
 800ca66:	d115      	bne.n	800ca94 <__ieee754_pow+0x4c>
 800ca68:	19b3      	adds	r3, r6, r6
 800ca6a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800ca6e:	4152      	adcs	r2, r2
 800ca70:	4299      	cmp	r1, r3
 800ca72:	4b89      	ldr	r3, [pc, #548]	; (800cc98 <__ieee754_pow+0x250>)
 800ca74:	4193      	sbcs	r3, r2
 800ca76:	f080 84d2 	bcs.w	800d41e <__ieee754_pow+0x9d6>
 800ca7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca7e:	4630      	mov	r0, r6
 800ca80:	4639      	mov	r1, r7
 800ca82:	f7f3 fc23 	bl	80002cc <__adddf3>
 800ca86:	ec41 0b10 	vmov	d0, r0, r1
 800ca8a:	b009      	add	sp, #36	; 0x24
 800ca8c:	ecbd 8b06 	vpop	{d8-d10}
 800ca90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca94:	4b81      	ldr	r3, [pc, #516]	; (800cc9c <__ieee754_pow+0x254>)
 800ca96:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800ca9a:	429c      	cmp	r4, r3
 800ca9c:	ee10 aa10 	vmov	sl, s0
 800caa0:	463d      	mov	r5, r7
 800caa2:	dc06      	bgt.n	800cab2 <__ieee754_pow+0x6a>
 800caa4:	d101      	bne.n	800caaa <__ieee754_pow+0x62>
 800caa6:	2e00      	cmp	r6, #0
 800caa8:	d1e7      	bne.n	800ca7a <__ieee754_pow+0x32>
 800caaa:	4598      	cmp	r8, r3
 800caac:	dc01      	bgt.n	800cab2 <__ieee754_pow+0x6a>
 800caae:	d10f      	bne.n	800cad0 <__ieee754_pow+0x88>
 800cab0:	b172      	cbz	r2, 800cad0 <__ieee754_pow+0x88>
 800cab2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800cab6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800caba:	ea55 050a 	orrs.w	r5, r5, sl
 800cabe:	d1dc      	bne.n	800ca7a <__ieee754_pow+0x32>
 800cac0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800cac4:	18db      	adds	r3, r3, r3
 800cac6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800caca:	4152      	adcs	r2, r2
 800cacc:	429d      	cmp	r5, r3
 800cace:	e7d0      	b.n	800ca72 <__ieee754_pow+0x2a>
 800cad0:	2d00      	cmp	r5, #0
 800cad2:	da3b      	bge.n	800cb4c <__ieee754_pow+0x104>
 800cad4:	4b72      	ldr	r3, [pc, #456]	; (800cca0 <__ieee754_pow+0x258>)
 800cad6:	4598      	cmp	r8, r3
 800cad8:	dc51      	bgt.n	800cb7e <__ieee754_pow+0x136>
 800cada:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800cade:	4598      	cmp	r8, r3
 800cae0:	f340 84ac 	ble.w	800d43c <__ieee754_pow+0x9f4>
 800cae4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800cae8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800caec:	2b14      	cmp	r3, #20
 800caee:	dd0f      	ble.n	800cb10 <__ieee754_pow+0xc8>
 800caf0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800caf4:	fa22 f103 	lsr.w	r1, r2, r3
 800caf8:	fa01 f303 	lsl.w	r3, r1, r3
 800cafc:	4293      	cmp	r3, r2
 800cafe:	f040 849d 	bne.w	800d43c <__ieee754_pow+0x9f4>
 800cb02:	f001 0101 	and.w	r1, r1, #1
 800cb06:	f1c1 0302 	rsb	r3, r1, #2
 800cb0a:	9304      	str	r3, [sp, #16]
 800cb0c:	b182      	cbz	r2, 800cb30 <__ieee754_pow+0xe8>
 800cb0e:	e05f      	b.n	800cbd0 <__ieee754_pow+0x188>
 800cb10:	2a00      	cmp	r2, #0
 800cb12:	d15b      	bne.n	800cbcc <__ieee754_pow+0x184>
 800cb14:	f1c3 0314 	rsb	r3, r3, #20
 800cb18:	fa48 f103 	asr.w	r1, r8, r3
 800cb1c:	fa01 f303 	lsl.w	r3, r1, r3
 800cb20:	4543      	cmp	r3, r8
 800cb22:	f040 8488 	bne.w	800d436 <__ieee754_pow+0x9ee>
 800cb26:	f001 0101 	and.w	r1, r1, #1
 800cb2a:	f1c1 0302 	rsb	r3, r1, #2
 800cb2e:	9304      	str	r3, [sp, #16]
 800cb30:	4b5c      	ldr	r3, [pc, #368]	; (800cca4 <__ieee754_pow+0x25c>)
 800cb32:	4598      	cmp	r8, r3
 800cb34:	d132      	bne.n	800cb9c <__ieee754_pow+0x154>
 800cb36:	f1b9 0f00 	cmp.w	r9, #0
 800cb3a:	f280 8478 	bge.w	800d42e <__ieee754_pow+0x9e6>
 800cb3e:	4959      	ldr	r1, [pc, #356]	; (800cca4 <__ieee754_pow+0x25c>)
 800cb40:	4632      	mov	r2, r6
 800cb42:	463b      	mov	r3, r7
 800cb44:	2000      	movs	r0, #0
 800cb46:	f7f3 fea1 	bl	800088c <__aeabi_ddiv>
 800cb4a:	e79c      	b.n	800ca86 <__ieee754_pow+0x3e>
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	9304      	str	r3, [sp, #16]
 800cb50:	2a00      	cmp	r2, #0
 800cb52:	d13d      	bne.n	800cbd0 <__ieee754_pow+0x188>
 800cb54:	4b51      	ldr	r3, [pc, #324]	; (800cc9c <__ieee754_pow+0x254>)
 800cb56:	4598      	cmp	r8, r3
 800cb58:	d1ea      	bne.n	800cb30 <__ieee754_pow+0xe8>
 800cb5a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800cb5e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800cb62:	ea53 030a 	orrs.w	r3, r3, sl
 800cb66:	f000 845a 	beq.w	800d41e <__ieee754_pow+0x9d6>
 800cb6a:	4b4f      	ldr	r3, [pc, #316]	; (800cca8 <__ieee754_pow+0x260>)
 800cb6c:	429c      	cmp	r4, r3
 800cb6e:	dd08      	ble.n	800cb82 <__ieee754_pow+0x13a>
 800cb70:	f1b9 0f00 	cmp.w	r9, #0
 800cb74:	f2c0 8457 	blt.w	800d426 <__ieee754_pow+0x9de>
 800cb78:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb7c:	e783      	b.n	800ca86 <__ieee754_pow+0x3e>
 800cb7e:	2302      	movs	r3, #2
 800cb80:	e7e5      	b.n	800cb4e <__ieee754_pow+0x106>
 800cb82:	f1b9 0f00 	cmp.w	r9, #0
 800cb86:	f04f 0000 	mov.w	r0, #0
 800cb8a:	f04f 0100 	mov.w	r1, #0
 800cb8e:	f6bf af7a 	bge.w	800ca86 <__ieee754_pow+0x3e>
 800cb92:	e9dd 0300 	ldrd	r0, r3, [sp]
 800cb96:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cb9a:	e774      	b.n	800ca86 <__ieee754_pow+0x3e>
 800cb9c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800cba0:	d106      	bne.n	800cbb0 <__ieee754_pow+0x168>
 800cba2:	4632      	mov	r2, r6
 800cba4:	463b      	mov	r3, r7
 800cba6:	4630      	mov	r0, r6
 800cba8:	4639      	mov	r1, r7
 800cbaa:	f7f3 fd45 	bl	8000638 <__aeabi_dmul>
 800cbae:	e76a      	b.n	800ca86 <__ieee754_pow+0x3e>
 800cbb0:	4b3e      	ldr	r3, [pc, #248]	; (800ccac <__ieee754_pow+0x264>)
 800cbb2:	4599      	cmp	r9, r3
 800cbb4:	d10c      	bne.n	800cbd0 <__ieee754_pow+0x188>
 800cbb6:	2d00      	cmp	r5, #0
 800cbb8:	db0a      	blt.n	800cbd0 <__ieee754_pow+0x188>
 800cbba:	ec47 6b10 	vmov	d0, r6, r7
 800cbbe:	b009      	add	sp, #36	; 0x24
 800cbc0:	ecbd 8b06 	vpop	{d8-d10}
 800cbc4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbc8:	f000 bc6c 	b.w	800d4a4 <__ieee754_sqrt>
 800cbcc:	2300      	movs	r3, #0
 800cbce:	9304      	str	r3, [sp, #16]
 800cbd0:	ec47 6b10 	vmov	d0, r6, r7
 800cbd4:	f000 fd4b 	bl	800d66e <fabs>
 800cbd8:	ec51 0b10 	vmov	r0, r1, d0
 800cbdc:	f1ba 0f00 	cmp.w	sl, #0
 800cbe0:	d129      	bne.n	800cc36 <__ieee754_pow+0x1ee>
 800cbe2:	b124      	cbz	r4, 800cbee <__ieee754_pow+0x1a6>
 800cbe4:	4b2f      	ldr	r3, [pc, #188]	; (800cca4 <__ieee754_pow+0x25c>)
 800cbe6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800cbea:	429a      	cmp	r2, r3
 800cbec:	d123      	bne.n	800cc36 <__ieee754_pow+0x1ee>
 800cbee:	f1b9 0f00 	cmp.w	r9, #0
 800cbf2:	da05      	bge.n	800cc00 <__ieee754_pow+0x1b8>
 800cbf4:	4602      	mov	r2, r0
 800cbf6:	460b      	mov	r3, r1
 800cbf8:	2000      	movs	r0, #0
 800cbfa:	492a      	ldr	r1, [pc, #168]	; (800cca4 <__ieee754_pow+0x25c>)
 800cbfc:	f7f3 fe46 	bl	800088c <__aeabi_ddiv>
 800cc00:	2d00      	cmp	r5, #0
 800cc02:	f6bf af40 	bge.w	800ca86 <__ieee754_pow+0x3e>
 800cc06:	9b04      	ldr	r3, [sp, #16]
 800cc08:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800cc0c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800cc10:	4323      	orrs	r3, r4
 800cc12:	d108      	bne.n	800cc26 <__ieee754_pow+0x1de>
 800cc14:	4602      	mov	r2, r0
 800cc16:	460b      	mov	r3, r1
 800cc18:	4610      	mov	r0, r2
 800cc1a:	4619      	mov	r1, r3
 800cc1c:	f7f3 fb54 	bl	80002c8 <__aeabi_dsub>
 800cc20:	4602      	mov	r2, r0
 800cc22:	460b      	mov	r3, r1
 800cc24:	e78f      	b.n	800cb46 <__ieee754_pow+0xfe>
 800cc26:	9b04      	ldr	r3, [sp, #16]
 800cc28:	2b01      	cmp	r3, #1
 800cc2a:	f47f af2c 	bne.w	800ca86 <__ieee754_pow+0x3e>
 800cc2e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cc32:	4619      	mov	r1, r3
 800cc34:	e727      	b.n	800ca86 <__ieee754_pow+0x3e>
 800cc36:	0feb      	lsrs	r3, r5, #31
 800cc38:	3b01      	subs	r3, #1
 800cc3a:	9306      	str	r3, [sp, #24]
 800cc3c:	9a06      	ldr	r2, [sp, #24]
 800cc3e:	9b04      	ldr	r3, [sp, #16]
 800cc40:	4313      	orrs	r3, r2
 800cc42:	d102      	bne.n	800cc4a <__ieee754_pow+0x202>
 800cc44:	4632      	mov	r2, r6
 800cc46:	463b      	mov	r3, r7
 800cc48:	e7e6      	b.n	800cc18 <__ieee754_pow+0x1d0>
 800cc4a:	4b19      	ldr	r3, [pc, #100]	; (800ccb0 <__ieee754_pow+0x268>)
 800cc4c:	4598      	cmp	r8, r3
 800cc4e:	f340 80fb 	ble.w	800ce48 <__ieee754_pow+0x400>
 800cc52:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800cc56:	4598      	cmp	r8, r3
 800cc58:	4b13      	ldr	r3, [pc, #76]	; (800cca8 <__ieee754_pow+0x260>)
 800cc5a:	dd0c      	ble.n	800cc76 <__ieee754_pow+0x22e>
 800cc5c:	429c      	cmp	r4, r3
 800cc5e:	dc0f      	bgt.n	800cc80 <__ieee754_pow+0x238>
 800cc60:	f1b9 0f00 	cmp.w	r9, #0
 800cc64:	da0f      	bge.n	800cc86 <__ieee754_pow+0x23e>
 800cc66:	2000      	movs	r0, #0
 800cc68:	b009      	add	sp, #36	; 0x24
 800cc6a:	ecbd 8b06 	vpop	{d8-d10}
 800cc6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc72:	f000 bcf3 	b.w	800d65c <__math_oflow>
 800cc76:	429c      	cmp	r4, r3
 800cc78:	dbf2      	blt.n	800cc60 <__ieee754_pow+0x218>
 800cc7a:	4b0a      	ldr	r3, [pc, #40]	; (800cca4 <__ieee754_pow+0x25c>)
 800cc7c:	429c      	cmp	r4, r3
 800cc7e:	dd19      	ble.n	800ccb4 <__ieee754_pow+0x26c>
 800cc80:	f1b9 0f00 	cmp.w	r9, #0
 800cc84:	dcef      	bgt.n	800cc66 <__ieee754_pow+0x21e>
 800cc86:	2000      	movs	r0, #0
 800cc88:	b009      	add	sp, #36	; 0x24
 800cc8a:	ecbd 8b06 	vpop	{d8-d10}
 800cc8e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc92:	f000 bcda 	b.w	800d64a <__math_uflow>
 800cc96:	bf00      	nop
 800cc98:	fff00000 	.word	0xfff00000
 800cc9c:	7ff00000 	.word	0x7ff00000
 800cca0:	433fffff 	.word	0x433fffff
 800cca4:	3ff00000 	.word	0x3ff00000
 800cca8:	3fefffff 	.word	0x3fefffff
 800ccac:	3fe00000 	.word	0x3fe00000
 800ccb0:	41e00000 	.word	0x41e00000
 800ccb4:	4b60      	ldr	r3, [pc, #384]	; (800ce38 <__ieee754_pow+0x3f0>)
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	f7f3 fb06 	bl	80002c8 <__aeabi_dsub>
 800ccbc:	a354      	add	r3, pc, #336	; (adr r3, 800ce10 <__ieee754_pow+0x3c8>)
 800ccbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccc2:	4604      	mov	r4, r0
 800ccc4:	460d      	mov	r5, r1
 800ccc6:	f7f3 fcb7 	bl	8000638 <__aeabi_dmul>
 800ccca:	a353      	add	r3, pc, #332	; (adr r3, 800ce18 <__ieee754_pow+0x3d0>)
 800cccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccd0:	4606      	mov	r6, r0
 800ccd2:	460f      	mov	r7, r1
 800ccd4:	4620      	mov	r0, r4
 800ccd6:	4629      	mov	r1, r5
 800ccd8:	f7f3 fcae 	bl	8000638 <__aeabi_dmul>
 800ccdc:	4b57      	ldr	r3, [pc, #348]	; (800ce3c <__ieee754_pow+0x3f4>)
 800ccde:	4682      	mov	sl, r0
 800cce0:	468b      	mov	fp, r1
 800cce2:	2200      	movs	r2, #0
 800cce4:	4620      	mov	r0, r4
 800cce6:	4629      	mov	r1, r5
 800cce8:	f7f3 fca6 	bl	8000638 <__aeabi_dmul>
 800ccec:	4602      	mov	r2, r0
 800ccee:	460b      	mov	r3, r1
 800ccf0:	a14b      	add	r1, pc, #300	; (adr r1, 800ce20 <__ieee754_pow+0x3d8>)
 800ccf2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccf6:	f7f3 fae7 	bl	80002c8 <__aeabi_dsub>
 800ccfa:	4622      	mov	r2, r4
 800ccfc:	462b      	mov	r3, r5
 800ccfe:	f7f3 fc9b 	bl	8000638 <__aeabi_dmul>
 800cd02:	4602      	mov	r2, r0
 800cd04:	460b      	mov	r3, r1
 800cd06:	2000      	movs	r0, #0
 800cd08:	494d      	ldr	r1, [pc, #308]	; (800ce40 <__ieee754_pow+0x3f8>)
 800cd0a:	f7f3 fadd 	bl	80002c8 <__aeabi_dsub>
 800cd0e:	4622      	mov	r2, r4
 800cd10:	4680      	mov	r8, r0
 800cd12:	4689      	mov	r9, r1
 800cd14:	462b      	mov	r3, r5
 800cd16:	4620      	mov	r0, r4
 800cd18:	4629      	mov	r1, r5
 800cd1a:	f7f3 fc8d 	bl	8000638 <__aeabi_dmul>
 800cd1e:	4602      	mov	r2, r0
 800cd20:	460b      	mov	r3, r1
 800cd22:	4640      	mov	r0, r8
 800cd24:	4649      	mov	r1, r9
 800cd26:	f7f3 fc87 	bl	8000638 <__aeabi_dmul>
 800cd2a:	a33f      	add	r3, pc, #252	; (adr r3, 800ce28 <__ieee754_pow+0x3e0>)
 800cd2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd30:	f7f3 fc82 	bl	8000638 <__aeabi_dmul>
 800cd34:	4602      	mov	r2, r0
 800cd36:	460b      	mov	r3, r1
 800cd38:	4650      	mov	r0, sl
 800cd3a:	4659      	mov	r1, fp
 800cd3c:	f7f3 fac4 	bl	80002c8 <__aeabi_dsub>
 800cd40:	4602      	mov	r2, r0
 800cd42:	460b      	mov	r3, r1
 800cd44:	4680      	mov	r8, r0
 800cd46:	4689      	mov	r9, r1
 800cd48:	4630      	mov	r0, r6
 800cd4a:	4639      	mov	r1, r7
 800cd4c:	f7f3 fabe 	bl	80002cc <__adddf3>
 800cd50:	2000      	movs	r0, #0
 800cd52:	4632      	mov	r2, r6
 800cd54:	463b      	mov	r3, r7
 800cd56:	4604      	mov	r4, r0
 800cd58:	460d      	mov	r5, r1
 800cd5a:	f7f3 fab5 	bl	80002c8 <__aeabi_dsub>
 800cd5e:	4602      	mov	r2, r0
 800cd60:	460b      	mov	r3, r1
 800cd62:	4640      	mov	r0, r8
 800cd64:	4649      	mov	r1, r9
 800cd66:	f7f3 faaf 	bl	80002c8 <__aeabi_dsub>
 800cd6a:	9b04      	ldr	r3, [sp, #16]
 800cd6c:	9a06      	ldr	r2, [sp, #24]
 800cd6e:	3b01      	subs	r3, #1
 800cd70:	4313      	orrs	r3, r2
 800cd72:	4682      	mov	sl, r0
 800cd74:	468b      	mov	fp, r1
 800cd76:	f040 81e7 	bne.w	800d148 <__ieee754_pow+0x700>
 800cd7a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800ce30 <__ieee754_pow+0x3e8>
 800cd7e:	eeb0 8a47 	vmov.f32	s16, s14
 800cd82:	eef0 8a67 	vmov.f32	s17, s15
 800cd86:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cd8a:	2600      	movs	r6, #0
 800cd8c:	4632      	mov	r2, r6
 800cd8e:	463b      	mov	r3, r7
 800cd90:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd94:	f7f3 fa98 	bl	80002c8 <__aeabi_dsub>
 800cd98:	4622      	mov	r2, r4
 800cd9a:	462b      	mov	r3, r5
 800cd9c:	f7f3 fc4c 	bl	8000638 <__aeabi_dmul>
 800cda0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cda4:	4680      	mov	r8, r0
 800cda6:	4689      	mov	r9, r1
 800cda8:	4650      	mov	r0, sl
 800cdaa:	4659      	mov	r1, fp
 800cdac:	f7f3 fc44 	bl	8000638 <__aeabi_dmul>
 800cdb0:	4602      	mov	r2, r0
 800cdb2:	460b      	mov	r3, r1
 800cdb4:	4640      	mov	r0, r8
 800cdb6:	4649      	mov	r1, r9
 800cdb8:	f7f3 fa88 	bl	80002cc <__adddf3>
 800cdbc:	4632      	mov	r2, r6
 800cdbe:	463b      	mov	r3, r7
 800cdc0:	4680      	mov	r8, r0
 800cdc2:	4689      	mov	r9, r1
 800cdc4:	4620      	mov	r0, r4
 800cdc6:	4629      	mov	r1, r5
 800cdc8:	f7f3 fc36 	bl	8000638 <__aeabi_dmul>
 800cdcc:	460b      	mov	r3, r1
 800cdce:	4604      	mov	r4, r0
 800cdd0:	460d      	mov	r5, r1
 800cdd2:	4602      	mov	r2, r0
 800cdd4:	4649      	mov	r1, r9
 800cdd6:	4640      	mov	r0, r8
 800cdd8:	f7f3 fa78 	bl	80002cc <__adddf3>
 800cddc:	4b19      	ldr	r3, [pc, #100]	; (800ce44 <__ieee754_pow+0x3fc>)
 800cdde:	4299      	cmp	r1, r3
 800cde0:	ec45 4b19 	vmov	d9, r4, r5
 800cde4:	4606      	mov	r6, r0
 800cde6:	460f      	mov	r7, r1
 800cde8:	468b      	mov	fp, r1
 800cdea:	f340 82f1 	ble.w	800d3d0 <__ieee754_pow+0x988>
 800cdee:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800cdf2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800cdf6:	4303      	orrs	r3, r0
 800cdf8:	f000 81e4 	beq.w	800d1c4 <__ieee754_pow+0x77c>
 800cdfc:	ec51 0b18 	vmov	r0, r1, d8
 800ce00:	2200      	movs	r2, #0
 800ce02:	2300      	movs	r3, #0
 800ce04:	f7f3 fe8a 	bl	8000b1c <__aeabi_dcmplt>
 800ce08:	3800      	subs	r0, #0
 800ce0a:	bf18      	it	ne
 800ce0c:	2001      	movne	r0, #1
 800ce0e:	e72b      	b.n	800cc68 <__ieee754_pow+0x220>
 800ce10:	60000000 	.word	0x60000000
 800ce14:	3ff71547 	.word	0x3ff71547
 800ce18:	f85ddf44 	.word	0xf85ddf44
 800ce1c:	3e54ae0b 	.word	0x3e54ae0b
 800ce20:	55555555 	.word	0x55555555
 800ce24:	3fd55555 	.word	0x3fd55555
 800ce28:	652b82fe 	.word	0x652b82fe
 800ce2c:	3ff71547 	.word	0x3ff71547
 800ce30:	00000000 	.word	0x00000000
 800ce34:	bff00000 	.word	0xbff00000
 800ce38:	3ff00000 	.word	0x3ff00000
 800ce3c:	3fd00000 	.word	0x3fd00000
 800ce40:	3fe00000 	.word	0x3fe00000
 800ce44:	408fffff 	.word	0x408fffff
 800ce48:	4bd5      	ldr	r3, [pc, #852]	; (800d1a0 <__ieee754_pow+0x758>)
 800ce4a:	402b      	ands	r3, r5
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	b92b      	cbnz	r3, 800ce5c <__ieee754_pow+0x414>
 800ce50:	4bd4      	ldr	r3, [pc, #848]	; (800d1a4 <__ieee754_pow+0x75c>)
 800ce52:	f7f3 fbf1 	bl	8000638 <__aeabi_dmul>
 800ce56:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800ce5a:	460c      	mov	r4, r1
 800ce5c:	1523      	asrs	r3, r4, #20
 800ce5e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ce62:	4413      	add	r3, r2
 800ce64:	9305      	str	r3, [sp, #20]
 800ce66:	4bd0      	ldr	r3, [pc, #832]	; (800d1a8 <__ieee754_pow+0x760>)
 800ce68:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ce6c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800ce70:	429c      	cmp	r4, r3
 800ce72:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ce76:	dd08      	ble.n	800ce8a <__ieee754_pow+0x442>
 800ce78:	4bcc      	ldr	r3, [pc, #816]	; (800d1ac <__ieee754_pow+0x764>)
 800ce7a:	429c      	cmp	r4, r3
 800ce7c:	f340 8162 	ble.w	800d144 <__ieee754_pow+0x6fc>
 800ce80:	9b05      	ldr	r3, [sp, #20]
 800ce82:	3301      	adds	r3, #1
 800ce84:	9305      	str	r3, [sp, #20]
 800ce86:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800ce8a:	2400      	movs	r4, #0
 800ce8c:	00e3      	lsls	r3, r4, #3
 800ce8e:	9307      	str	r3, [sp, #28]
 800ce90:	4bc7      	ldr	r3, [pc, #796]	; (800d1b0 <__ieee754_pow+0x768>)
 800ce92:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ce96:	ed93 7b00 	vldr	d7, [r3]
 800ce9a:	4629      	mov	r1, r5
 800ce9c:	ec53 2b17 	vmov	r2, r3, d7
 800cea0:	eeb0 9a47 	vmov.f32	s18, s14
 800cea4:	eef0 9a67 	vmov.f32	s19, s15
 800cea8:	4682      	mov	sl, r0
 800ceaa:	f7f3 fa0d 	bl	80002c8 <__aeabi_dsub>
 800ceae:	4652      	mov	r2, sl
 800ceb0:	4606      	mov	r6, r0
 800ceb2:	460f      	mov	r7, r1
 800ceb4:	462b      	mov	r3, r5
 800ceb6:	ec51 0b19 	vmov	r0, r1, d9
 800ceba:	f7f3 fa07 	bl	80002cc <__adddf3>
 800cebe:	4602      	mov	r2, r0
 800cec0:	460b      	mov	r3, r1
 800cec2:	2000      	movs	r0, #0
 800cec4:	49bb      	ldr	r1, [pc, #748]	; (800d1b4 <__ieee754_pow+0x76c>)
 800cec6:	f7f3 fce1 	bl	800088c <__aeabi_ddiv>
 800ceca:	ec41 0b1a 	vmov	d10, r0, r1
 800cece:	4602      	mov	r2, r0
 800ced0:	460b      	mov	r3, r1
 800ced2:	4630      	mov	r0, r6
 800ced4:	4639      	mov	r1, r7
 800ced6:	f7f3 fbaf 	bl	8000638 <__aeabi_dmul>
 800ceda:	2300      	movs	r3, #0
 800cedc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cee0:	9302      	str	r3, [sp, #8]
 800cee2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800cee6:	46ab      	mov	fp, r5
 800cee8:	106d      	asrs	r5, r5, #1
 800ceea:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ceee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800cef2:	ec41 0b18 	vmov	d8, r0, r1
 800cef6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800cefa:	2200      	movs	r2, #0
 800cefc:	4640      	mov	r0, r8
 800cefe:	4649      	mov	r1, r9
 800cf00:	4614      	mov	r4, r2
 800cf02:	461d      	mov	r5, r3
 800cf04:	f7f3 fb98 	bl	8000638 <__aeabi_dmul>
 800cf08:	4602      	mov	r2, r0
 800cf0a:	460b      	mov	r3, r1
 800cf0c:	4630      	mov	r0, r6
 800cf0e:	4639      	mov	r1, r7
 800cf10:	f7f3 f9da 	bl	80002c8 <__aeabi_dsub>
 800cf14:	ec53 2b19 	vmov	r2, r3, d9
 800cf18:	4606      	mov	r6, r0
 800cf1a:	460f      	mov	r7, r1
 800cf1c:	4620      	mov	r0, r4
 800cf1e:	4629      	mov	r1, r5
 800cf20:	f7f3 f9d2 	bl	80002c8 <__aeabi_dsub>
 800cf24:	4602      	mov	r2, r0
 800cf26:	460b      	mov	r3, r1
 800cf28:	4650      	mov	r0, sl
 800cf2a:	4659      	mov	r1, fp
 800cf2c:	f7f3 f9cc 	bl	80002c8 <__aeabi_dsub>
 800cf30:	4642      	mov	r2, r8
 800cf32:	464b      	mov	r3, r9
 800cf34:	f7f3 fb80 	bl	8000638 <__aeabi_dmul>
 800cf38:	4602      	mov	r2, r0
 800cf3a:	460b      	mov	r3, r1
 800cf3c:	4630      	mov	r0, r6
 800cf3e:	4639      	mov	r1, r7
 800cf40:	f7f3 f9c2 	bl	80002c8 <__aeabi_dsub>
 800cf44:	ec53 2b1a 	vmov	r2, r3, d10
 800cf48:	f7f3 fb76 	bl	8000638 <__aeabi_dmul>
 800cf4c:	ec53 2b18 	vmov	r2, r3, d8
 800cf50:	ec41 0b19 	vmov	d9, r0, r1
 800cf54:	ec51 0b18 	vmov	r0, r1, d8
 800cf58:	f7f3 fb6e 	bl	8000638 <__aeabi_dmul>
 800cf5c:	a37c      	add	r3, pc, #496	; (adr r3, 800d150 <__ieee754_pow+0x708>)
 800cf5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf62:	4604      	mov	r4, r0
 800cf64:	460d      	mov	r5, r1
 800cf66:	f7f3 fb67 	bl	8000638 <__aeabi_dmul>
 800cf6a:	a37b      	add	r3, pc, #492	; (adr r3, 800d158 <__ieee754_pow+0x710>)
 800cf6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf70:	f7f3 f9ac 	bl	80002cc <__adddf3>
 800cf74:	4622      	mov	r2, r4
 800cf76:	462b      	mov	r3, r5
 800cf78:	f7f3 fb5e 	bl	8000638 <__aeabi_dmul>
 800cf7c:	a378      	add	r3, pc, #480	; (adr r3, 800d160 <__ieee754_pow+0x718>)
 800cf7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf82:	f7f3 f9a3 	bl	80002cc <__adddf3>
 800cf86:	4622      	mov	r2, r4
 800cf88:	462b      	mov	r3, r5
 800cf8a:	f7f3 fb55 	bl	8000638 <__aeabi_dmul>
 800cf8e:	a376      	add	r3, pc, #472	; (adr r3, 800d168 <__ieee754_pow+0x720>)
 800cf90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf94:	f7f3 f99a 	bl	80002cc <__adddf3>
 800cf98:	4622      	mov	r2, r4
 800cf9a:	462b      	mov	r3, r5
 800cf9c:	f7f3 fb4c 	bl	8000638 <__aeabi_dmul>
 800cfa0:	a373      	add	r3, pc, #460	; (adr r3, 800d170 <__ieee754_pow+0x728>)
 800cfa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa6:	f7f3 f991 	bl	80002cc <__adddf3>
 800cfaa:	4622      	mov	r2, r4
 800cfac:	462b      	mov	r3, r5
 800cfae:	f7f3 fb43 	bl	8000638 <__aeabi_dmul>
 800cfb2:	a371      	add	r3, pc, #452	; (adr r3, 800d178 <__ieee754_pow+0x730>)
 800cfb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb8:	f7f3 f988 	bl	80002cc <__adddf3>
 800cfbc:	4622      	mov	r2, r4
 800cfbe:	4606      	mov	r6, r0
 800cfc0:	460f      	mov	r7, r1
 800cfc2:	462b      	mov	r3, r5
 800cfc4:	4620      	mov	r0, r4
 800cfc6:	4629      	mov	r1, r5
 800cfc8:	f7f3 fb36 	bl	8000638 <__aeabi_dmul>
 800cfcc:	4602      	mov	r2, r0
 800cfce:	460b      	mov	r3, r1
 800cfd0:	4630      	mov	r0, r6
 800cfd2:	4639      	mov	r1, r7
 800cfd4:	f7f3 fb30 	bl	8000638 <__aeabi_dmul>
 800cfd8:	4642      	mov	r2, r8
 800cfda:	4604      	mov	r4, r0
 800cfdc:	460d      	mov	r5, r1
 800cfde:	464b      	mov	r3, r9
 800cfe0:	ec51 0b18 	vmov	r0, r1, d8
 800cfe4:	f7f3 f972 	bl	80002cc <__adddf3>
 800cfe8:	ec53 2b19 	vmov	r2, r3, d9
 800cfec:	f7f3 fb24 	bl	8000638 <__aeabi_dmul>
 800cff0:	4622      	mov	r2, r4
 800cff2:	462b      	mov	r3, r5
 800cff4:	f7f3 f96a 	bl	80002cc <__adddf3>
 800cff8:	4642      	mov	r2, r8
 800cffa:	4682      	mov	sl, r0
 800cffc:	468b      	mov	fp, r1
 800cffe:	464b      	mov	r3, r9
 800d000:	4640      	mov	r0, r8
 800d002:	4649      	mov	r1, r9
 800d004:	f7f3 fb18 	bl	8000638 <__aeabi_dmul>
 800d008:	4b6b      	ldr	r3, [pc, #428]	; (800d1b8 <__ieee754_pow+0x770>)
 800d00a:	2200      	movs	r2, #0
 800d00c:	4606      	mov	r6, r0
 800d00e:	460f      	mov	r7, r1
 800d010:	f7f3 f95c 	bl	80002cc <__adddf3>
 800d014:	4652      	mov	r2, sl
 800d016:	465b      	mov	r3, fp
 800d018:	f7f3 f958 	bl	80002cc <__adddf3>
 800d01c:	2000      	movs	r0, #0
 800d01e:	4604      	mov	r4, r0
 800d020:	460d      	mov	r5, r1
 800d022:	4602      	mov	r2, r0
 800d024:	460b      	mov	r3, r1
 800d026:	4640      	mov	r0, r8
 800d028:	4649      	mov	r1, r9
 800d02a:	f7f3 fb05 	bl	8000638 <__aeabi_dmul>
 800d02e:	4b62      	ldr	r3, [pc, #392]	; (800d1b8 <__ieee754_pow+0x770>)
 800d030:	4680      	mov	r8, r0
 800d032:	4689      	mov	r9, r1
 800d034:	2200      	movs	r2, #0
 800d036:	4620      	mov	r0, r4
 800d038:	4629      	mov	r1, r5
 800d03a:	f7f3 f945 	bl	80002c8 <__aeabi_dsub>
 800d03e:	4632      	mov	r2, r6
 800d040:	463b      	mov	r3, r7
 800d042:	f7f3 f941 	bl	80002c8 <__aeabi_dsub>
 800d046:	4602      	mov	r2, r0
 800d048:	460b      	mov	r3, r1
 800d04a:	4650      	mov	r0, sl
 800d04c:	4659      	mov	r1, fp
 800d04e:	f7f3 f93b 	bl	80002c8 <__aeabi_dsub>
 800d052:	ec53 2b18 	vmov	r2, r3, d8
 800d056:	f7f3 faef 	bl	8000638 <__aeabi_dmul>
 800d05a:	4622      	mov	r2, r4
 800d05c:	4606      	mov	r6, r0
 800d05e:	460f      	mov	r7, r1
 800d060:	462b      	mov	r3, r5
 800d062:	ec51 0b19 	vmov	r0, r1, d9
 800d066:	f7f3 fae7 	bl	8000638 <__aeabi_dmul>
 800d06a:	4602      	mov	r2, r0
 800d06c:	460b      	mov	r3, r1
 800d06e:	4630      	mov	r0, r6
 800d070:	4639      	mov	r1, r7
 800d072:	f7f3 f92b 	bl	80002cc <__adddf3>
 800d076:	4606      	mov	r6, r0
 800d078:	460f      	mov	r7, r1
 800d07a:	4602      	mov	r2, r0
 800d07c:	460b      	mov	r3, r1
 800d07e:	4640      	mov	r0, r8
 800d080:	4649      	mov	r1, r9
 800d082:	f7f3 f923 	bl	80002cc <__adddf3>
 800d086:	a33e      	add	r3, pc, #248	; (adr r3, 800d180 <__ieee754_pow+0x738>)
 800d088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d08c:	2000      	movs	r0, #0
 800d08e:	4604      	mov	r4, r0
 800d090:	460d      	mov	r5, r1
 800d092:	f7f3 fad1 	bl	8000638 <__aeabi_dmul>
 800d096:	4642      	mov	r2, r8
 800d098:	ec41 0b18 	vmov	d8, r0, r1
 800d09c:	464b      	mov	r3, r9
 800d09e:	4620      	mov	r0, r4
 800d0a0:	4629      	mov	r1, r5
 800d0a2:	f7f3 f911 	bl	80002c8 <__aeabi_dsub>
 800d0a6:	4602      	mov	r2, r0
 800d0a8:	460b      	mov	r3, r1
 800d0aa:	4630      	mov	r0, r6
 800d0ac:	4639      	mov	r1, r7
 800d0ae:	f7f3 f90b 	bl	80002c8 <__aeabi_dsub>
 800d0b2:	a335      	add	r3, pc, #212	; (adr r3, 800d188 <__ieee754_pow+0x740>)
 800d0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b8:	f7f3 fabe 	bl	8000638 <__aeabi_dmul>
 800d0bc:	a334      	add	r3, pc, #208	; (adr r3, 800d190 <__ieee754_pow+0x748>)
 800d0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0c2:	4606      	mov	r6, r0
 800d0c4:	460f      	mov	r7, r1
 800d0c6:	4620      	mov	r0, r4
 800d0c8:	4629      	mov	r1, r5
 800d0ca:	f7f3 fab5 	bl	8000638 <__aeabi_dmul>
 800d0ce:	4602      	mov	r2, r0
 800d0d0:	460b      	mov	r3, r1
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	4639      	mov	r1, r7
 800d0d6:	f7f3 f8f9 	bl	80002cc <__adddf3>
 800d0da:	9a07      	ldr	r2, [sp, #28]
 800d0dc:	4b37      	ldr	r3, [pc, #220]	; (800d1bc <__ieee754_pow+0x774>)
 800d0de:	4413      	add	r3, r2
 800d0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0e4:	f7f3 f8f2 	bl	80002cc <__adddf3>
 800d0e8:	4682      	mov	sl, r0
 800d0ea:	9805      	ldr	r0, [sp, #20]
 800d0ec:	468b      	mov	fp, r1
 800d0ee:	f7f3 fa39 	bl	8000564 <__aeabi_i2d>
 800d0f2:	9a07      	ldr	r2, [sp, #28]
 800d0f4:	4b32      	ldr	r3, [pc, #200]	; (800d1c0 <__ieee754_pow+0x778>)
 800d0f6:	4413      	add	r3, r2
 800d0f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d0fc:	4606      	mov	r6, r0
 800d0fe:	460f      	mov	r7, r1
 800d100:	4652      	mov	r2, sl
 800d102:	465b      	mov	r3, fp
 800d104:	ec51 0b18 	vmov	r0, r1, d8
 800d108:	f7f3 f8e0 	bl	80002cc <__adddf3>
 800d10c:	4642      	mov	r2, r8
 800d10e:	464b      	mov	r3, r9
 800d110:	f7f3 f8dc 	bl	80002cc <__adddf3>
 800d114:	4632      	mov	r2, r6
 800d116:	463b      	mov	r3, r7
 800d118:	f7f3 f8d8 	bl	80002cc <__adddf3>
 800d11c:	2000      	movs	r0, #0
 800d11e:	4632      	mov	r2, r6
 800d120:	463b      	mov	r3, r7
 800d122:	4604      	mov	r4, r0
 800d124:	460d      	mov	r5, r1
 800d126:	f7f3 f8cf 	bl	80002c8 <__aeabi_dsub>
 800d12a:	4642      	mov	r2, r8
 800d12c:	464b      	mov	r3, r9
 800d12e:	f7f3 f8cb 	bl	80002c8 <__aeabi_dsub>
 800d132:	ec53 2b18 	vmov	r2, r3, d8
 800d136:	f7f3 f8c7 	bl	80002c8 <__aeabi_dsub>
 800d13a:	4602      	mov	r2, r0
 800d13c:	460b      	mov	r3, r1
 800d13e:	4650      	mov	r0, sl
 800d140:	4659      	mov	r1, fp
 800d142:	e610      	b.n	800cd66 <__ieee754_pow+0x31e>
 800d144:	2401      	movs	r4, #1
 800d146:	e6a1      	b.n	800ce8c <__ieee754_pow+0x444>
 800d148:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800d198 <__ieee754_pow+0x750>
 800d14c:	e617      	b.n	800cd7e <__ieee754_pow+0x336>
 800d14e:	bf00      	nop
 800d150:	4a454eef 	.word	0x4a454eef
 800d154:	3fca7e28 	.word	0x3fca7e28
 800d158:	93c9db65 	.word	0x93c9db65
 800d15c:	3fcd864a 	.word	0x3fcd864a
 800d160:	a91d4101 	.word	0xa91d4101
 800d164:	3fd17460 	.word	0x3fd17460
 800d168:	518f264d 	.word	0x518f264d
 800d16c:	3fd55555 	.word	0x3fd55555
 800d170:	db6fabff 	.word	0xdb6fabff
 800d174:	3fdb6db6 	.word	0x3fdb6db6
 800d178:	33333303 	.word	0x33333303
 800d17c:	3fe33333 	.word	0x3fe33333
 800d180:	e0000000 	.word	0xe0000000
 800d184:	3feec709 	.word	0x3feec709
 800d188:	dc3a03fd 	.word	0xdc3a03fd
 800d18c:	3feec709 	.word	0x3feec709
 800d190:	145b01f5 	.word	0x145b01f5
 800d194:	be3e2fe0 	.word	0xbe3e2fe0
 800d198:	00000000 	.word	0x00000000
 800d19c:	3ff00000 	.word	0x3ff00000
 800d1a0:	7ff00000 	.word	0x7ff00000
 800d1a4:	43400000 	.word	0x43400000
 800d1a8:	0003988e 	.word	0x0003988e
 800d1ac:	000bb679 	.word	0x000bb679
 800d1b0:	08029998 	.word	0x08029998
 800d1b4:	3ff00000 	.word	0x3ff00000
 800d1b8:	40080000 	.word	0x40080000
 800d1bc:	080299b8 	.word	0x080299b8
 800d1c0:	080299a8 	.word	0x080299a8
 800d1c4:	a3b5      	add	r3, pc, #724	; (adr r3, 800d49c <__ieee754_pow+0xa54>)
 800d1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ca:	4640      	mov	r0, r8
 800d1cc:	4649      	mov	r1, r9
 800d1ce:	f7f3 f87d 	bl	80002cc <__adddf3>
 800d1d2:	4622      	mov	r2, r4
 800d1d4:	ec41 0b1a 	vmov	d10, r0, r1
 800d1d8:	462b      	mov	r3, r5
 800d1da:	4630      	mov	r0, r6
 800d1dc:	4639      	mov	r1, r7
 800d1de:	f7f3 f873 	bl	80002c8 <__aeabi_dsub>
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	460b      	mov	r3, r1
 800d1e6:	ec51 0b1a 	vmov	r0, r1, d10
 800d1ea:	f7f3 fcb5 	bl	8000b58 <__aeabi_dcmpgt>
 800d1ee:	2800      	cmp	r0, #0
 800d1f0:	f47f ae04 	bne.w	800cdfc <__ieee754_pow+0x3b4>
 800d1f4:	4aa4      	ldr	r2, [pc, #656]	; (800d488 <__ieee754_pow+0xa40>)
 800d1f6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d1fa:	4293      	cmp	r3, r2
 800d1fc:	f340 8108 	ble.w	800d410 <__ieee754_pow+0x9c8>
 800d200:	151b      	asrs	r3, r3, #20
 800d202:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800d206:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800d20a:	fa4a f303 	asr.w	r3, sl, r3
 800d20e:	445b      	add	r3, fp
 800d210:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800d214:	4e9d      	ldr	r6, [pc, #628]	; (800d48c <__ieee754_pow+0xa44>)
 800d216:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d21a:	4116      	asrs	r6, r2
 800d21c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800d220:	2000      	movs	r0, #0
 800d222:	ea23 0106 	bic.w	r1, r3, r6
 800d226:	f1c2 0214 	rsb	r2, r2, #20
 800d22a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800d22e:	fa4a fa02 	asr.w	sl, sl, r2
 800d232:	f1bb 0f00 	cmp.w	fp, #0
 800d236:	4602      	mov	r2, r0
 800d238:	460b      	mov	r3, r1
 800d23a:	4620      	mov	r0, r4
 800d23c:	4629      	mov	r1, r5
 800d23e:	bfb8      	it	lt
 800d240:	f1ca 0a00 	rsblt	sl, sl, #0
 800d244:	f7f3 f840 	bl	80002c8 <__aeabi_dsub>
 800d248:	ec41 0b19 	vmov	d9, r0, r1
 800d24c:	4642      	mov	r2, r8
 800d24e:	464b      	mov	r3, r9
 800d250:	ec51 0b19 	vmov	r0, r1, d9
 800d254:	f7f3 f83a 	bl	80002cc <__adddf3>
 800d258:	a37b      	add	r3, pc, #492	; (adr r3, 800d448 <__ieee754_pow+0xa00>)
 800d25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d25e:	2000      	movs	r0, #0
 800d260:	4604      	mov	r4, r0
 800d262:	460d      	mov	r5, r1
 800d264:	f7f3 f9e8 	bl	8000638 <__aeabi_dmul>
 800d268:	ec53 2b19 	vmov	r2, r3, d9
 800d26c:	4606      	mov	r6, r0
 800d26e:	460f      	mov	r7, r1
 800d270:	4620      	mov	r0, r4
 800d272:	4629      	mov	r1, r5
 800d274:	f7f3 f828 	bl	80002c8 <__aeabi_dsub>
 800d278:	4602      	mov	r2, r0
 800d27a:	460b      	mov	r3, r1
 800d27c:	4640      	mov	r0, r8
 800d27e:	4649      	mov	r1, r9
 800d280:	f7f3 f822 	bl	80002c8 <__aeabi_dsub>
 800d284:	a372      	add	r3, pc, #456	; (adr r3, 800d450 <__ieee754_pow+0xa08>)
 800d286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28a:	f7f3 f9d5 	bl	8000638 <__aeabi_dmul>
 800d28e:	a372      	add	r3, pc, #456	; (adr r3, 800d458 <__ieee754_pow+0xa10>)
 800d290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d294:	4680      	mov	r8, r0
 800d296:	4689      	mov	r9, r1
 800d298:	4620      	mov	r0, r4
 800d29a:	4629      	mov	r1, r5
 800d29c:	f7f3 f9cc 	bl	8000638 <__aeabi_dmul>
 800d2a0:	4602      	mov	r2, r0
 800d2a2:	460b      	mov	r3, r1
 800d2a4:	4640      	mov	r0, r8
 800d2a6:	4649      	mov	r1, r9
 800d2a8:	f7f3 f810 	bl	80002cc <__adddf3>
 800d2ac:	4604      	mov	r4, r0
 800d2ae:	460d      	mov	r5, r1
 800d2b0:	4602      	mov	r2, r0
 800d2b2:	460b      	mov	r3, r1
 800d2b4:	4630      	mov	r0, r6
 800d2b6:	4639      	mov	r1, r7
 800d2b8:	f7f3 f808 	bl	80002cc <__adddf3>
 800d2bc:	4632      	mov	r2, r6
 800d2be:	463b      	mov	r3, r7
 800d2c0:	4680      	mov	r8, r0
 800d2c2:	4689      	mov	r9, r1
 800d2c4:	f7f3 f800 	bl	80002c8 <__aeabi_dsub>
 800d2c8:	4602      	mov	r2, r0
 800d2ca:	460b      	mov	r3, r1
 800d2cc:	4620      	mov	r0, r4
 800d2ce:	4629      	mov	r1, r5
 800d2d0:	f7f2 fffa 	bl	80002c8 <__aeabi_dsub>
 800d2d4:	4642      	mov	r2, r8
 800d2d6:	4606      	mov	r6, r0
 800d2d8:	460f      	mov	r7, r1
 800d2da:	464b      	mov	r3, r9
 800d2dc:	4640      	mov	r0, r8
 800d2de:	4649      	mov	r1, r9
 800d2e0:	f7f3 f9aa 	bl	8000638 <__aeabi_dmul>
 800d2e4:	a35e      	add	r3, pc, #376	; (adr r3, 800d460 <__ieee754_pow+0xa18>)
 800d2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ea:	4604      	mov	r4, r0
 800d2ec:	460d      	mov	r5, r1
 800d2ee:	f7f3 f9a3 	bl	8000638 <__aeabi_dmul>
 800d2f2:	a35d      	add	r3, pc, #372	; (adr r3, 800d468 <__ieee754_pow+0xa20>)
 800d2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f8:	f7f2 ffe6 	bl	80002c8 <__aeabi_dsub>
 800d2fc:	4622      	mov	r2, r4
 800d2fe:	462b      	mov	r3, r5
 800d300:	f7f3 f99a 	bl	8000638 <__aeabi_dmul>
 800d304:	a35a      	add	r3, pc, #360	; (adr r3, 800d470 <__ieee754_pow+0xa28>)
 800d306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d30a:	f7f2 ffdf 	bl	80002cc <__adddf3>
 800d30e:	4622      	mov	r2, r4
 800d310:	462b      	mov	r3, r5
 800d312:	f7f3 f991 	bl	8000638 <__aeabi_dmul>
 800d316:	a358      	add	r3, pc, #352	; (adr r3, 800d478 <__ieee754_pow+0xa30>)
 800d318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d31c:	f7f2 ffd4 	bl	80002c8 <__aeabi_dsub>
 800d320:	4622      	mov	r2, r4
 800d322:	462b      	mov	r3, r5
 800d324:	f7f3 f988 	bl	8000638 <__aeabi_dmul>
 800d328:	a355      	add	r3, pc, #340	; (adr r3, 800d480 <__ieee754_pow+0xa38>)
 800d32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d32e:	f7f2 ffcd 	bl	80002cc <__adddf3>
 800d332:	4622      	mov	r2, r4
 800d334:	462b      	mov	r3, r5
 800d336:	f7f3 f97f 	bl	8000638 <__aeabi_dmul>
 800d33a:	4602      	mov	r2, r0
 800d33c:	460b      	mov	r3, r1
 800d33e:	4640      	mov	r0, r8
 800d340:	4649      	mov	r1, r9
 800d342:	f7f2 ffc1 	bl	80002c8 <__aeabi_dsub>
 800d346:	4604      	mov	r4, r0
 800d348:	460d      	mov	r5, r1
 800d34a:	4602      	mov	r2, r0
 800d34c:	460b      	mov	r3, r1
 800d34e:	4640      	mov	r0, r8
 800d350:	4649      	mov	r1, r9
 800d352:	f7f3 f971 	bl	8000638 <__aeabi_dmul>
 800d356:	2200      	movs	r2, #0
 800d358:	ec41 0b19 	vmov	d9, r0, r1
 800d35c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d360:	4620      	mov	r0, r4
 800d362:	4629      	mov	r1, r5
 800d364:	f7f2 ffb0 	bl	80002c8 <__aeabi_dsub>
 800d368:	4602      	mov	r2, r0
 800d36a:	460b      	mov	r3, r1
 800d36c:	ec51 0b19 	vmov	r0, r1, d9
 800d370:	f7f3 fa8c 	bl	800088c <__aeabi_ddiv>
 800d374:	4632      	mov	r2, r6
 800d376:	4604      	mov	r4, r0
 800d378:	460d      	mov	r5, r1
 800d37a:	463b      	mov	r3, r7
 800d37c:	4640      	mov	r0, r8
 800d37e:	4649      	mov	r1, r9
 800d380:	f7f3 f95a 	bl	8000638 <__aeabi_dmul>
 800d384:	4632      	mov	r2, r6
 800d386:	463b      	mov	r3, r7
 800d388:	f7f2 ffa0 	bl	80002cc <__adddf3>
 800d38c:	4602      	mov	r2, r0
 800d38e:	460b      	mov	r3, r1
 800d390:	4620      	mov	r0, r4
 800d392:	4629      	mov	r1, r5
 800d394:	f7f2 ff98 	bl	80002c8 <__aeabi_dsub>
 800d398:	4642      	mov	r2, r8
 800d39a:	464b      	mov	r3, r9
 800d39c:	f7f2 ff94 	bl	80002c8 <__aeabi_dsub>
 800d3a0:	460b      	mov	r3, r1
 800d3a2:	4602      	mov	r2, r0
 800d3a4:	493a      	ldr	r1, [pc, #232]	; (800d490 <__ieee754_pow+0xa48>)
 800d3a6:	2000      	movs	r0, #0
 800d3a8:	f7f2 ff8e 	bl	80002c8 <__aeabi_dsub>
 800d3ac:	ec41 0b10 	vmov	d0, r0, r1
 800d3b0:	ee10 3a90 	vmov	r3, s1
 800d3b4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800d3b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d3bc:	da2b      	bge.n	800d416 <__ieee754_pow+0x9ce>
 800d3be:	4650      	mov	r0, sl
 800d3c0:	f000 f96a 	bl	800d698 <scalbn>
 800d3c4:	ec51 0b10 	vmov	r0, r1, d0
 800d3c8:	ec53 2b18 	vmov	r2, r3, d8
 800d3cc:	f7ff bbed 	b.w	800cbaa <__ieee754_pow+0x162>
 800d3d0:	4b30      	ldr	r3, [pc, #192]	; (800d494 <__ieee754_pow+0xa4c>)
 800d3d2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d3d6:	429e      	cmp	r6, r3
 800d3d8:	f77f af0c 	ble.w	800d1f4 <__ieee754_pow+0x7ac>
 800d3dc:	4b2e      	ldr	r3, [pc, #184]	; (800d498 <__ieee754_pow+0xa50>)
 800d3de:	440b      	add	r3, r1
 800d3e0:	4303      	orrs	r3, r0
 800d3e2:	d009      	beq.n	800d3f8 <__ieee754_pow+0x9b0>
 800d3e4:	ec51 0b18 	vmov	r0, r1, d8
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	f7f3 fb96 	bl	8000b1c <__aeabi_dcmplt>
 800d3f0:	3800      	subs	r0, #0
 800d3f2:	bf18      	it	ne
 800d3f4:	2001      	movne	r0, #1
 800d3f6:	e447      	b.n	800cc88 <__ieee754_pow+0x240>
 800d3f8:	4622      	mov	r2, r4
 800d3fa:	462b      	mov	r3, r5
 800d3fc:	f7f2 ff64 	bl	80002c8 <__aeabi_dsub>
 800d400:	4642      	mov	r2, r8
 800d402:	464b      	mov	r3, r9
 800d404:	f7f3 fb9e 	bl	8000b44 <__aeabi_dcmpge>
 800d408:	2800      	cmp	r0, #0
 800d40a:	f43f aef3 	beq.w	800d1f4 <__ieee754_pow+0x7ac>
 800d40e:	e7e9      	b.n	800d3e4 <__ieee754_pow+0x99c>
 800d410:	f04f 0a00 	mov.w	sl, #0
 800d414:	e71a      	b.n	800d24c <__ieee754_pow+0x804>
 800d416:	ec51 0b10 	vmov	r0, r1, d0
 800d41a:	4619      	mov	r1, r3
 800d41c:	e7d4      	b.n	800d3c8 <__ieee754_pow+0x980>
 800d41e:	491c      	ldr	r1, [pc, #112]	; (800d490 <__ieee754_pow+0xa48>)
 800d420:	2000      	movs	r0, #0
 800d422:	f7ff bb30 	b.w	800ca86 <__ieee754_pow+0x3e>
 800d426:	2000      	movs	r0, #0
 800d428:	2100      	movs	r1, #0
 800d42a:	f7ff bb2c 	b.w	800ca86 <__ieee754_pow+0x3e>
 800d42e:	4630      	mov	r0, r6
 800d430:	4639      	mov	r1, r7
 800d432:	f7ff bb28 	b.w	800ca86 <__ieee754_pow+0x3e>
 800d436:	9204      	str	r2, [sp, #16]
 800d438:	f7ff bb7a 	b.w	800cb30 <__ieee754_pow+0xe8>
 800d43c:	2300      	movs	r3, #0
 800d43e:	f7ff bb64 	b.w	800cb0a <__ieee754_pow+0xc2>
 800d442:	bf00      	nop
 800d444:	f3af 8000 	nop.w
 800d448:	00000000 	.word	0x00000000
 800d44c:	3fe62e43 	.word	0x3fe62e43
 800d450:	fefa39ef 	.word	0xfefa39ef
 800d454:	3fe62e42 	.word	0x3fe62e42
 800d458:	0ca86c39 	.word	0x0ca86c39
 800d45c:	be205c61 	.word	0xbe205c61
 800d460:	72bea4d0 	.word	0x72bea4d0
 800d464:	3e663769 	.word	0x3e663769
 800d468:	c5d26bf1 	.word	0xc5d26bf1
 800d46c:	3ebbbd41 	.word	0x3ebbbd41
 800d470:	af25de2c 	.word	0xaf25de2c
 800d474:	3f11566a 	.word	0x3f11566a
 800d478:	16bebd93 	.word	0x16bebd93
 800d47c:	3f66c16c 	.word	0x3f66c16c
 800d480:	5555553e 	.word	0x5555553e
 800d484:	3fc55555 	.word	0x3fc55555
 800d488:	3fe00000 	.word	0x3fe00000
 800d48c:	000fffff 	.word	0x000fffff
 800d490:	3ff00000 	.word	0x3ff00000
 800d494:	4090cbff 	.word	0x4090cbff
 800d498:	3f6f3400 	.word	0x3f6f3400
 800d49c:	652b82fe 	.word	0x652b82fe
 800d4a0:	3c971547 	.word	0x3c971547

0800d4a4 <__ieee754_sqrt>:
 800d4a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4a8:	ec55 4b10 	vmov	r4, r5, d0
 800d4ac:	4e55      	ldr	r6, [pc, #340]	; (800d604 <__ieee754_sqrt+0x160>)
 800d4ae:	43ae      	bics	r6, r5
 800d4b0:	ee10 0a10 	vmov	r0, s0
 800d4b4:	ee10 3a10 	vmov	r3, s0
 800d4b8:	462a      	mov	r2, r5
 800d4ba:	4629      	mov	r1, r5
 800d4bc:	d110      	bne.n	800d4e0 <__ieee754_sqrt+0x3c>
 800d4be:	ee10 2a10 	vmov	r2, s0
 800d4c2:	462b      	mov	r3, r5
 800d4c4:	f7f3 f8b8 	bl	8000638 <__aeabi_dmul>
 800d4c8:	4602      	mov	r2, r0
 800d4ca:	460b      	mov	r3, r1
 800d4cc:	4620      	mov	r0, r4
 800d4ce:	4629      	mov	r1, r5
 800d4d0:	f7f2 fefc 	bl	80002cc <__adddf3>
 800d4d4:	4604      	mov	r4, r0
 800d4d6:	460d      	mov	r5, r1
 800d4d8:	ec45 4b10 	vmov	d0, r4, r5
 800d4dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4e0:	2d00      	cmp	r5, #0
 800d4e2:	dc10      	bgt.n	800d506 <__ieee754_sqrt+0x62>
 800d4e4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d4e8:	4330      	orrs	r0, r6
 800d4ea:	d0f5      	beq.n	800d4d8 <__ieee754_sqrt+0x34>
 800d4ec:	b15d      	cbz	r5, 800d506 <__ieee754_sqrt+0x62>
 800d4ee:	ee10 2a10 	vmov	r2, s0
 800d4f2:	462b      	mov	r3, r5
 800d4f4:	ee10 0a10 	vmov	r0, s0
 800d4f8:	f7f2 fee6 	bl	80002c8 <__aeabi_dsub>
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	460b      	mov	r3, r1
 800d500:	f7f3 f9c4 	bl	800088c <__aeabi_ddiv>
 800d504:	e7e6      	b.n	800d4d4 <__ieee754_sqrt+0x30>
 800d506:	1512      	asrs	r2, r2, #20
 800d508:	d074      	beq.n	800d5f4 <__ieee754_sqrt+0x150>
 800d50a:	07d4      	lsls	r4, r2, #31
 800d50c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d510:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800d514:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d518:	bf5e      	ittt	pl
 800d51a:	0fda      	lsrpl	r2, r3, #31
 800d51c:	005b      	lslpl	r3, r3, #1
 800d51e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800d522:	2400      	movs	r4, #0
 800d524:	0fda      	lsrs	r2, r3, #31
 800d526:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800d52a:	107f      	asrs	r7, r7, #1
 800d52c:	005b      	lsls	r3, r3, #1
 800d52e:	2516      	movs	r5, #22
 800d530:	4620      	mov	r0, r4
 800d532:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d536:	1886      	adds	r6, r0, r2
 800d538:	428e      	cmp	r6, r1
 800d53a:	bfde      	ittt	le
 800d53c:	1b89      	suble	r1, r1, r6
 800d53e:	18b0      	addle	r0, r6, r2
 800d540:	18a4      	addle	r4, r4, r2
 800d542:	0049      	lsls	r1, r1, #1
 800d544:	3d01      	subs	r5, #1
 800d546:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800d54a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800d54e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d552:	d1f0      	bne.n	800d536 <__ieee754_sqrt+0x92>
 800d554:	462a      	mov	r2, r5
 800d556:	f04f 0e20 	mov.w	lr, #32
 800d55a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d55e:	4281      	cmp	r1, r0
 800d560:	eb06 0c05 	add.w	ip, r6, r5
 800d564:	dc02      	bgt.n	800d56c <__ieee754_sqrt+0xc8>
 800d566:	d113      	bne.n	800d590 <__ieee754_sqrt+0xec>
 800d568:	459c      	cmp	ip, r3
 800d56a:	d811      	bhi.n	800d590 <__ieee754_sqrt+0xec>
 800d56c:	f1bc 0f00 	cmp.w	ip, #0
 800d570:	eb0c 0506 	add.w	r5, ip, r6
 800d574:	da43      	bge.n	800d5fe <__ieee754_sqrt+0x15a>
 800d576:	2d00      	cmp	r5, #0
 800d578:	db41      	blt.n	800d5fe <__ieee754_sqrt+0x15a>
 800d57a:	f100 0801 	add.w	r8, r0, #1
 800d57e:	1a09      	subs	r1, r1, r0
 800d580:	459c      	cmp	ip, r3
 800d582:	bf88      	it	hi
 800d584:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800d588:	eba3 030c 	sub.w	r3, r3, ip
 800d58c:	4432      	add	r2, r6
 800d58e:	4640      	mov	r0, r8
 800d590:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800d594:	f1be 0e01 	subs.w	lr, lr, #1
 800d598:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800d59c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d5a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d5a4:	d1db      	bne.n	800d55e <__ieee754_sqrt+0xba>
 800d5a6:	430b      	orrs	r3, r1
 800d5a8:	d006      	beq.n	800d5b8 <__ieee754_sqrt+0x114>
 800d5aa:	1c50      	adds	r0, r2, #1
 800d5ac:	bf13      	iteet	ne
 800d5ae:	3201      	addne	r2, #1
 800d5b0:	3401      	addeq	r4, #1
 800d5b2:	4672      	moveq	r2, lr
 800d5b4:	f022 0201 	bicne.w	r2, r2, #1
 800d5b8:	1063      	asrs	r3, r4, #1
 800d5ba:	0852      	lsrs	r2, r2, #1
 800d5bc:	07e1      	lsls	r1, r4, #31
 800d5be:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d5c2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d5c6:	bf48      	it	mi
 800d5c8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800d5cc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800d5d0:	4614      	mov	r4, r2
 800d5d2:	e781      	b.n	800d4d8 <__ieee754_sqrt+0x34>
 800d5d4:	0ad9      	lsrs	r1, r3, #11
 800d5d6:	3815      	subs	r0, #21
 800d5d8:	055b      	lsls	r3, r3, #21
 800d5da:	2900      	cmp	r1, #0
 800d5dc:	d0fa      	beq.n	800d5d4 <__ieee754_sqrt+0x130>
 800d5de:	02cd      	lsls	r5, r1, #11
 800d5e0:	d50a      	bpl.n	800d5f8 <__ieee754_sqrt+0x154>
 800d5e2:	f1c2 0420 	rsb	r4, r2, #32
 800d5e6:	fa23 f404 	lsr.w	r4, r3, r4
 800d5ea:	1e55      	subs	r5, r2, #1
 800d5ec:	4093      	lsls	r3, r2
 800d5ee:	4321      	orrs	r1, r4
 800d5f0:	1b42      	subs	r2, r0, r5
 800d5f2:	e78a      	b.n	800d50a <__ieee754_sqrt+0x66>
 800d5f4:	4610      	mov	r0, r2
 800d5f6:	e7f0      	b.n	800d5da <__ieee754_sqrt+0x136>
 800d5f8:	0049      	lsls	r1, r1, #1
 800d5fa:	3201      	adds	r2, #1
 800d5fc:	e7ef      	b.n	800d5de <__ieee754_sqrt+0x13a>
 800d5fe:	4680      	mov	r8, r0
 800d600:	e7bd      	b.n	800d57e <__ieee754_sqrt+0xda>
 800d602:	bf00      	nop
 800d604:	7ff00000 	.word	0x7ff00000

0800d608 <__ieee754_sqrtf>:
 800d608:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d60c:	4770      	bx	lr

0800d60e <with_errno>:
 800d60e:	b570      	push	{r4, r5, r6, lr}
 800d610:	4604      	mov	r4, r0
 800d612:	460d      	mov	r5, r1
 800d614:	4616      	mov	r6, r2
 800d616:	f7fa fa7d 	bl	8007b14 <__errno>
 800d61a:	4629      	mov	r1, r5
 800d61c:	6006      	str	r6, [r0, #0]
 800d61e:	4620      	mov	r0, r4
 800d620:	bd70      	pop	{r4, r5, r6, pc}

0800d622 <xflow>:
 800d622:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d624:	4614      	mov	r4, r2
 800d626:	461d      	mov	r5, r3
 800d628:	b108      	cbz	r0, 800d62e <xflow+0xc>
 800d62a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d62e:	e9cd 2300 	strd	r2, r3, [sp]
 800d632:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d636:	4620      	mov	r0, r4
 800d638:	4629      	mov	r1, r5
 800d63a:	f7f2 fffd 	bl	8000638 <__aeabi_dmul>
 800d63e:	2222      	movs	r2, #34	; 0x22
 800d640:	b003      	add	sp, #12
 800d642:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d646:	f7ff bfe2 	b.w	800d60e <with_errno>

0800d64a <__math_uflow>:
 800d64a:	b508      	push	{r3, lr}
 800d64c:	2200      	movs	r2, #0
 800d64e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d652:	f7ff ffe6 	bl	800d622 <xflow>
 800d656:	ec41 0b10 	vmov	d0, r0, r1
 800d65a:	bd08      	pop	{r3, pc}

0800d65c <__math_oflow>:
 800d65c:	b508      	push	{r3, lr}
 800d65e:	2200      	movs	r2, #0
 800d660:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d664:	f7ff ffdd 	bl	800d622 <xflow>
 800d668:	ec41 0b10 	vmov	d0, r0, r1
 800d66c:	bd08      	pop	{r3, pc}

0800d66e <fabs>:
 800d66e:	ec51 0b10 	vmov	r0, r1, d0
 800d672:	ee10 2a10 	vmov	r2, s0
 800d676:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d67a:	ec43 2b10 	vmov	d0, r2, r3
 800d67e:	4770      	bx	lr

0800d680 <finite>:
 800d680:	b082      	sub	sp, #8
 800d682:	ed8d 0b00 	vstr	d0, [sp]
 800d686:	9801      	ldr	r0, [sp, #4]
 800d688:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800d68c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800d690:	0fc0      	lsrs	r0, r0, #31
 800d692:	b002      	add	sp, #8
 800d694:	4770      	bx	lr
	...

0800d698 <scalbn>:
 800d698:	b570      	push	{r4, r5, r6, lr}
 800d69a:	ec55 4b10 	vmov	r4, r5, d0
 800d69e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800d6a2:	4606      	mov	r6, r0
 800d6a4:	462b      	mov	r3, r5
 800d6a6:	b99a      	cbnz	r2, 800d6d0 <scalbn+0x38>
 800d6a8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d6ac:	4323      	orrs	r3, r4
 800d6ae:	d036      	beq.n	800d71e <scalbn+0x86>
 800d6b0:	4b39      	ldr	r3, [pc, #228]	; (800d798 <scalbn+0x100>)
 800d6b2:	4629      	mov	r1, r5
 800d6b4:	ee10 0a10 	vmov	r0, s0
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	f7f2 ffbd 	bl	8000638 <__aeabi_dmul>
 800d6be:	4b37      	ldr	r3, [pc, #220]	; (800d79c <scalbn+0x104>)
 800d6c0:	429e      	cmp	r6, r3
 800d6c2:	4604      	mov	r4, r0
 800d6c4:	460d      	mov	r5, r1
 800d6c6:	da10      	bge.n	800d6ea <scalbn+0x52>
 800d6c8:	a32b      	add	r3, pc, #172	; (adr r3, 800d778 <scalbn+0xe0>)
 800d6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ce:	e03a      	b.n	800d746 <scalbn+0xae>
 800d6d0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800d6d4:	428a      	cmp	r2, r1
 800d6d6:	d10c      	bne.n	800d6f2 <scalbn+0x5a>
 800d6d8:	ee10 2a10 	vmov	r2, s0
 800d6dc:	4620      	mov	r0, r4
 800d6de:	4629      	mov	r1, r5
 800d6e0:	f7f2 fdf4 	bl	80002cc <__adddf3>
 800d6e4:	4604      	mov	r4, r0
 800d6e6:	460d      	mov	r5, r1
 800d6e8:	e019      	b.n	800d71e <scalbn+0x86>
 800d6ea:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d6ee:	460b      	mov	r3, r1
 800d6f0:	3a36      	subs	r2, #54	; 0x36
 800d6f2:	4432      	add	r2, r6
 800d6f4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d6f8:	428a      	cmp	r2, r1
 800d6fa:	dd08      	ble.n	800d70e <scalbn+0x76>
 800d6fc:	2d00      	cmp	r5, #0
 800d6fe:	a120      	add	r1, pc, #128	; (adr r1, 800d780 <scalbn+0xe8>)
 800d700:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d704:	da1c      	bge.n	800d740 <scalbn+0xa8>
 800d706:	a120      	add	r1, pc, #128	; (adr r1, 800d788 <scalbn+0xf0>)
 800d708:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d70c:	e018      	b.n	800d740 <scalbn+0xa8>
 800d70e:	2a00      	cmp	r2, #0
 800d710:	dd08      	ble.n	800d724 <scalbn+0x8c>
 800d712:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d716:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d71a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d71e:	ec45 4b10 	vmov	d0, r4, r5
 800d722:	bd70      	pop	{r4, r5, r6, pc}
 800d724:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d728:	da19      	bge.n	800d75e <scalbn+0xc6>
 800d72a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d72e:	429e      	cmp	r6, r3
 800d730:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800d734:	dd0a      	ble.n	800d74c <scalbn+0xb4>
 800d736:	a112      	add	r1, pc, #72	; (adr r1, 800d780 <scalbn+0xe8>)
 800d738:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d1e2      	bne.n	800d706 <scalbn+0x6e>
 800d740:	a30f      	add	r3, pc, #60	; (adr r3, 800d780 <scalbn+0xe8>)
 800d742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d746:	f7f2 ff77 	bl	8000638 <__aeabi_dmul>
 800d74a:	e7cb      	b.n	800d6e4 <scalbn+0x4c>
 800d74c:	a10a      	add	r1, pc, #40	; (adr r1, 800d778 <scalbn+0xe0>)
 800d74e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d0b8      	beq.n	800d6c8 <scalbn+0x30>
 800d756:	a10e      	add	r1, pc, #56	; (adr r1, 800d790 <scalbn+0xf8>)
 800d758:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d75c:	e7b4      	b.n	800d6c8 <scalbn+0x30>
 800d75e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d762:	3236      	adds	r2, #54	; 0x36
 800d764:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d768:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d76c:	4620      	mov	r0, r4
 800d76e:	4b0c      	ldr	r3, [pc, #48]	; (800d7a0 <scalbn+0x108>)
 800d770:	2200      	movs	r2, #0
 800d772:	e7e8      	b.n	800d746 <scalbn+0xae>
 800d774:	f3af 8000 	nop.w
 800d778:	c2f8f359 	.word	0xc2f8f359
 800d77c:	01a56e1f 	.word	0x01a56e1f
 800d780:	8800759c 	.word	0x8800759c
 800d784:	7e37e43c 	.word	0x7e37e43c
 800d788:	8800759c 	.word	0x8800759c
 800d78c:	fe37e43c 	.word	0xfe37e43c
 800d790:	c2f8f359 	.word	0xc2f8f359
 800d794:	81a56e1f 	.word	0x81a56e1f
 800d798:	43500000 	.word	0x43500000
 800d79c:	ffff3cb0 	.word	0xffff3cb0
 800d7a0:	3c900000 	.word	0x3c900000

0800d7a4 <_init>:
 800d7a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7a6:	bf00      	nop
 800d7a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7aa:	bc08      	pop	{r3}
 800d7ac:	469e      	mov	lr, r3
 800d7ae:	4770      	bx	lr

0800d7b0 <_fini>:
 800d7b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7b2:	bf00      	nop
 800d7b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7b6:	bc08      	pop	{r3}
 800d7b8:	469e      	mov	lr, r3
 800d7ba:	4770      	bx	lr
