Start time: 15:35:24 on Apr 16,2024
qverilog question_6.sv 
-- Compiling module top

Top level modules:
	top
# vsim -lib work work.top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# arr1 : '{38, 51, 71, 50, 67, 97, 17, 43, 42, 27, 83, 84, 87, 25, 43, 80, 33, 57, 12, 89, 45, 52, 13, 36, 27, 73, 7, 54, 5, 51, 93, 67, 59, 36, 65}
# arr2 : '{13, 2, 1, 1, 3, 11, 2, 20, 4, 1, 1, 1, 1, 2, 1, 6, 3, 2, 4, 1, 9, 5, 5}
# sum of arr2         99
# arr3 : '{7, 5, 10, 10, 2}
# size of arr1 : 35
# size of arr2 : 23
# size of arr3 : 5
# sum of arr3 : 2
# sum of arr2 :          99
#  quit -f
# End time: 15:35:29 on Apr 16,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
