

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Sat Dec 28 18:43:58 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  50191|  50191|  50191|  50191|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  50189|  50189|        18|          4|          1|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 4, D = 18, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 20 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 2 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 21 [1/1] (0.66ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.66>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i14 [ 0, %0 ], [ %add_ln34_2, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 22 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i14 [ 0, %0 ], [ %select_ln20_1, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 23 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.20ns)   --->   "%icmp_ln34 = icmp eq i14 %indvar_flatten59, -3840" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 24 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.20ns)   --->   "%icmp_ln20 = icmp eq i14 %indvar_flatten18, -3840" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 25 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln34)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.81ns)   --->   "%add_ln20_1 = add i14 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 26 'add' 'add_ln20_1' <Predicate = (!icmp_ln34)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln21_9, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 27 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.97ns)   --->   "%xor_ln34 = xor i1 %icmp_ln20, true" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 28 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.77ns)   --->   "%icmp_ln21 = icmp eq i10 %indvar_flatten, 448" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 29 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln34)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln21 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 30 'add' 'add_ln21' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln20, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 31 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 33 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln29_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 34 'bitconcatenate' 'shl_ln29_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i7 %shl_ln29_7 to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 35 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.73ns)   --->   "%sub_ln29 = sub i11 %zext_ln29, %zext_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 36 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln34 = select i1 %icmp_ln20, i5 0, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 37 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln34_2 = and i1 %icmp_ln21, %xor_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 38 'and' 'and_ln34_2' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%out_d_0 = phi i1 [ false, %0 ], [ %out_d_0_mid2, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 39 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %select_ln21, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 40 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ -10739, %0 ], [ %buffer, %ifFalse ]"   --->   Operation 41 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ 0, %0 ], [ %in_d, %ifFalse ]"   --->   Operation 42 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 43 'zext' 'zext_ln24' <Predicate = (!icmp_ln20 & !and_ln34_2)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.63ns)   --->   "%add_ln29 = add i11 %sub_ln29, %zext_ln24" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 44 'add' 'add_ln29' <Predicate = (!icmp_ln20 & !and_ln34_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (1.81ns)   --->   "%add_ln34_2 = add i14 %indvar_flatten59, 1" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 45 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %2, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 47 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln34)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln34" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 48 'add' 'out_h' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.97ns)   --->   "%or_ln29 = or i1 %and_ln34_2, %icmp_ln20" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 49 'or' 'or_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.70ns)   --->   "%select_ln20_1 = select i1 %icmp_ln20, i14 1, i14 %add_ln20_1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 50 'select' 'select_ln20_1' <Predicate = (!icmp_ln34)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.73>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%and_ln34_1 = and i1 %icmp_ln24, %xor_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 51 'and' 'and_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (1.21ns)   --->   "%select_ln29 = select i1 %or_ln29, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 52 'select' 'select_ln29' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln29_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 53 'bitconcatenate' 'shl_ln29_mid1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i10 %shl_ln29_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 54 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln29_7_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 55 'bitconcatenate' 'shl_ln29_7_mid1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i7 %shl_ln29_7_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 56 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.73ns)   --->   "%sub_ln29_1 = sub i11 %zext_ln29_2, %zext_ln29_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 57 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln21, true" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 58 'xor' 'xor_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%or_ln29_1 = or i1 %icmp_ln20, %xor_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 59 'or' 'or_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %and_ln34_1, %or_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 60 'and' 'and_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.21ns)   --->   "%select_ln20 = select i1 %and_ln34_2, i5 %out_h, i5 %select_ln34" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 61 'select' 'select_ln20' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.68ns)   --->   "%select_ln21_9 = select i1 %or_ln29, i10 1, i10 %add_ln21" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 62 'select' 'select_ln21_9' <Predicate = (!icmp_ln34)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.78>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%select_ln34_4 = select i1 %icmp_ln20, i11 0, i11 %sub_ln29" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 63 'select' 'select_ln34_4' <Predicate = (!icmp_ln34 & !and_ln34_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln34_2, i11 %sub_ln29_1, i11 %select_ln34_4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 64 'select' 'select_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln29" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 65 'add' 'out_w' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%or_ln24 = or i1 %and_ln29, %and_ln34_2" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 66 'or' 'or_ln24' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln24_1 = or i1 %or_ln24, %icmp_ln20" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 67 'or' 'or_ln24_1' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.63>
ST_8 : Operation 68 [1/1] (1.21ns)   --->   "%select_ln24_1 = select i1 %or_ln24_1, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 68 'select' 'select_ln24_1' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i5 %out_w to i11" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 69 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln34 & and_ln29)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (1.63ns)   --->   "%add_ln29_2 = add i11 %zext_ln24_1, %select_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 70 'add' 'add_ln29_2' <Predicate = (!icmp_ln34 & and_ln29)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (1.21ns)   --->   "%select_ln21 = select i1 %and_ln29, i5 %out_w, i5 %select_ln29" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 71 'select' 'select_ln21' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i5 %select_ln24_1 to i4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 72 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.14>
ST_9 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node out_d_0_mid2)   --->   "%out_d = xor i1 %out_d_0, true" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 73 'xor' 'out_d' <Predicate = (!icmp_ln34 & icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%select_ln34_1 = select i1 %out_d_0, i5 0, i5 -16" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 74 'select' 'select_ln34_1' <Predicate = (!icmp_ln34 & icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%select_ln34_2 = select i1 %out_d_0, i5 -16, i5 0" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 75 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %icmp_ln20, i5 %select_ln34_1, i5 %select_ln34_2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 76 'select' 'select_ln34_3' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln34_5 = select i1 %icmp_ln20, i11 0, i11 %add_ln29" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 77 'select' 'select_ln34_5' <Predicate = (!icmp_ln34 & !and_ln34_2 & !and_ln29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.99ns) (out node of the LUT)   --->   "%out_d_0_mid2 = select i1 %icmp_ln20, i1 %out_d, i1 %out_d_0" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 78 'select' 'out_d_0_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln29_2 = select i1 %and_ln34_2, i11 %sub_ln29_1, i11 %select_ln34_5" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 79 'select' 'select_ln29_2' <Predicate = (!icmp_ln34 & !and_ln29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_2 = select i1 %and_ln29, i11 %add_ln29_2, i11 %select_ln29_2" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 80 'select' 'select_ln24_2' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (1.78ns)   --->   "%in_d = add i5 1, %select_ln24_1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 81 'add' 'in_d' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i11 %select_ln24_2 to i15" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 82 'sext' 'sext_ln24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i5 %select_ln24_1 to i15" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 83 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (3.36ns) (grouped into DSP with root node add_ln29_1)   --->   "%mul_ln29_1 = mul i15 784, %zext_ln29_4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 84 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 85 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln29_1 = add i15 %mul_ln29_1, %sext_ln24" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 85 'add' 'add_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 86 [1/1] (1.36ns)   --->   "%icmp_ln24_1 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 86 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln34)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 87 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln34 = add i5 %select_ln34_3, %select_ln21" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 88 'add' 'add_ln34' <Predicate = (icmp_ln24_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.68>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i15 %add_ln29_1 to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 89 'sext' 'sext_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i32 %sext_ln29 to i64" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 90 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_5" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 91 'getelementptr' 'input_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 92 [3/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 92 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 93 [4/4] (1.65ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln29)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 93 'mux' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 1.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i5 %add_ln34 to i11" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 94 'zext' 'zext_ln34_1' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.63ns)   --->   "%add_ln34_1 = add i11 %zext_ln34_1, %select_ln29_1" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 95 'add' 'add_ln34_1' <Predicate = (icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.68>
ST_12 : Operation 96 [2/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 96 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 97 [3/4] (1.65ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln29)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 97 'mux' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 1.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.68>
ST_13 : Operation 98 [1/3] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 98 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 99 [2/4] (1.65ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln29)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 99 'mux' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 1.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.65>
ST_14 : Operation 100 [1/1] (0.69ns)   --->   "%select_ln24 = select i1 %or_ln24_1, i23 -10739, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 100 'select' 'select_ln24' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 101 [1/4] (1.65ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln29)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 101 'mux' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 1.65> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 3> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.38>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 102 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i16 %tmp_4 to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 103 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln29 = mul nsw i32 %sext_ln29_1, %sext_ln29_2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 104 'mul' 'mul_ln29' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.17>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln29, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 105 'partselect' 'trunc_ln29_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i18 %trunc_ln29_2 to i23" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 106 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 107 [2/2] (2.17ns)   --->   "%buffer = add i23 %select_ln24, %sext_ln29_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 107 'add' 'buffer' <Predicate = (!icmp_ln34)> <Delay = 2.17> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.17>
ST_17 : Operation 108 [1/2] (2.17ns)   --->   "%buffer = add i23 %select_ln24, %sext_ln29_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 108 'add' 'buffer' <Predicate = (!icmp_ln34)> <Delay = 2.17> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.99>
ST_18 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 15)" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 109 'bitselect' 'tmp_1' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%trunc_ln33 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 110 'trunc' 'trunc_ln33' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln33 = xor i1 %tmp_1, true" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 111 'xor' 'xor_ln33' <Predicate = (icmp_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%select_ln33 = select i1 %xor_ln33, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 112 'select' 'select_ln33' <Predicate = (icmp_ln24_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 113 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln34 = and i16 %select_ln33, %trunc_ln33" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 113 'and' 'and_ln34' <Predicate = (icmp_ln24_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.68>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 114 'speclooptripcount' 'empty' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str223)" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 115 'specregionbegin' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 116 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str223, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 117 'specregionend' 'empty_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i11 %add_ln34_1 to i32" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 118 'sext' 'sext_ln34' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %sext_ln34 to i64" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 119 'zext' 'zext_ln34' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 120 'getelementptr' 'output_addr' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (1.68ns)   --->   "store i16 %and_ln34, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 121 'store' <Predicate = (icmp_ln24_1)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 122 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 123 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 124 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 6ns.

 <State 1>: 0.667ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten59', ../layers_c/pointwise_conv2d.cpp:34) with incoming values : ('add_ln34_2', ../layers_c/pointwise_conv2d.cpp:34) [5]  (0.667 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten59', ../layers_c/pointwise_conv2d.cpp:34) with incoming values : ('add_ln34_2', ../layers_c/pointwise_conv2d.cpp:34) [5]  (0 ns)
	'icmp' operation ('icmp_ln34', ../layers_c/pointwise_conv2d.cpp:34) [20]  (2.21 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../layers_c/pointwise_conv2d.cpp:21) with incoming values : ('select_ln21_9', ../layers_c/pointwise_conv2d.cpp:21) [9]  (0 ns)
	'icmp' operation ('icmp_ln21', ../layers_c/pointwise_conv2d.cpp:21) [36]  (1.77 ns)

 <State 4>: 1.73ns
The critical path consists of the following:
	'phi' operation ('out_h_0', ../layers_c/pointwise_conv2d.cpp:20) with incoming values : ('select_ln20', ../layers_c/pointwise_conv2d.cpp:20) [8]  (0 ns)
	'sub' operation ('sub_ln29', ../layers_c/pointwise_conv2d.cpp:29) [17]  (1.73 ns)

 <State 5>: 1.81ns
The critical path consists of the following:
	'add' operation ('add_ln34_2', ../layers_c/pointwise_conv2d.cpp:34) [21]  (1.81 ns)

 <State 6>: 1.73ns
The critical path consists of the following:
	'sub' operation ('sub_ln29_1', ../layers_c/pointwise_conv2d.cpp:29) [46]  (1.73 ns)

 <State 7>: 1.78ns
The critical path consists of the following:
	'add' operation ('out_w', ../layers_c/pointwise_conv2d.cpp:21) [53]  (1.78 ns)

 <State 8>: 1.64ns
The critical path consists of the following:
	'add' operation ('add_ln29_2', ../layers_c/pointwise_conv2d.cpp:29) [59]  (1.64 ns)

 <State 9>: 3.14ns
The critical path consists of the following:
	'add' operation ('in_d', ../layers_c/pointwise_conv2d.cpp:24) [81]  (1.78 ns)
	'phi' operation ('in_d') with incoming values : ('in_d', ../layers_c/pointwise_conv2d.cpp:24) [12]  (0 ns)
	'icmp' operation ('icmp_ln24', ../layers_c/pointwise_conv2d.cpp:24) [34]  (1.36 ns)

 <State 10>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[67] ('mul_ln29_1', ../layers_c/pointwise_conv2d.cpp:29) [66]  (3.36 ns)
	'add' operation of DSP[67] ('add_ln29_1', ../layers_c/pointwise_conv2d.cpp:29) [67]  (3.02 ns)

 <State 11>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr', ../layers_c/pointwise_conv2d.cpp:29) [70]  (0 ns)
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:29) on array 'input_r' [71]  (1.68 ns)

 <State 12>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:29) on array 'input_r' [71]  (1.68 ns)

 <State 13>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load', ../layers_c/pointwise_conv2d.cpp:29) on array 'input_r' [71]  (1.68 ns)

 <State 14>: 1.65ns
The critical path consists of the following:
	'mux' operation ('tmp_4', ../layers_c/pointwise_conv2d.cpp:29) [74]  (1.65 ns)

 <State 15>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[76] ('mul_ln29', ../layers_c/pointwise_conv2d.cpp:29) [76]  (6.38 ns)

 <State 16>: 2.17ns
The critical path consists of the following:
	'add' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:29) [79]  (2.17 ns)

 <State 17>: 2.17ns
The critical path consists of the following:
	'add' operation ('buffer', ../layers_c/pointwise_conv2d.cpp:29) [79]  (2.17 ns)

 <State 18>: 0.993ns
The critical path consists of the following:
	'xor' operation ('xor_ln33', ../layers_c/pointwise_conv2d.cpp:33) [87]  (0 ns)
	'select' operation ('select_ln33', ../layers_c/pointwise_conv2d.cpp:33) [88]  (0 ns)
	'and' operation ('and_ln34', ../layers_c/pointwise_conv2d.cpp:34) [89]  (0.993 ns)

 <State 19>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', ../layers_c/pointwise_conv2d.cpp:34) [95]  (0 ns)
	'store' operation ('store_ln34', ../layers_c/pointwise_conv2d.cpp:34) of variable 'and_ln34', ../layers_c/pointwise_conv2d.cpp:34 on array 'output_r' [96]  (1.68 ns)

 <State 20>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
