#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jan 21 17:08:36 2022
# Process ID: 2104
# Current directory: C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/sqrt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17436 C:\Users\AEA\Desktop\Darsi\term7\FPGA\HWs\HW4\extracted\sqrt\sqrt.xpr
# Log file: C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/sqrt/vivado.log
# Journal file: C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/sqrt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/sqrt/sqrt.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
open_project -read_only C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/Ln/Ln.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/divide/divide.xpr
update_compile_order -fileset sources_1
launch_simulation
source CORDIC_Linear_tb.tcl
run all
close_sim
close_project
open_project C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/exp/exp.xpr
update_compile_order -fileset sources_1
launch_simulation
source CORDIC_hyperbolic_tb.tcl
run all
run all
relaunch_sim
close_sim
close_project
open_project C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/Ln/Ln.xpr
update_compile_order -fileset sources_1
launch_simulation
source CORDIC_hyperbolic_tb.tcl
run all
close_sim
close_project
open_project C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/sqrt/sqrt.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_files -from_files C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/sqrt/sqrt.srcs/sources_1/new/CORDIC_Hyperbolic_vectoringmode.vhd -to_files {{C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/CORDIC3 Hyper/CORDIC_Hyperbolic_sqrt/CORDIC_sqrt/CORDIC_sqrt.srcs/sources_1/new/CORDIC_Hyperbolic_vectoringmode.vhd}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/extracted/sqrt/sqrt.srcs/sim_1/new/CORDIC_Hyperbolic_tb.vhd -to_files {{C:/Users/AEA/Desktop/Darsi/term7/FPGA/HWs/HW4/CORDIC3 Hyper/CORDIC_Hyperbolic_sqrt/CORDIC_sqrt/CORDIC_sqrt.srcs/sim_1/new/CORDIC_Hyperbolic_tb.vhd}} -filesets [get_filesets *]
update_compile_order -fileset sim_1
launch_simulation
source CORDIC_hyperbolic_tb.tcl
run all
close_sim
close_project
