//                                                                             
// File:            hqm_atm_pipe_bridge_regs.svh                               
// Nebulon version: d22ww21.1                                                  
// Description:                                                                
//                                                                             
// No Description Provided                                                     
//                                                                             
// Copyright (C) 2022 Intel Corp. All rights reserved                          
// THIS FILE IS AUTOMATICALLY GENERATED BY INTEL RDL GENERATOR, DO NOT EDIT    
//                                                                             


//RAL code compatible with Saola versions: 16.2.06 and newer 

`ifndef RAL_HQM_ATM_PIPE_BRIDGE_FILE
`define RAL_HQM_ATM_PIPE_BRIDGE_FILE

class hqm_atm_pipe_bridge_CFG_LDB_QID_RDYLST_CLAMP_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field MIN_BIN;
  sla_ral_field MAX_BIN;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_LDB_QID_RDYLST_CLAMP_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MIN_BIN, MIN_BIN.desired)
     `RAL_FIELD_CP_2(MIN_BIN, MIN_BIN.desired, 0,1)
     `RAL_FIELD_CP(MAX_BIN, MAX_BIN.desired)
     `RAL_FIELD_CP_2(MAX_BIN, MAX_BIN.desired, 0,1)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_1(RSVZ0, RSVZ0.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MIN_BIN, MIN_BIN.actual)
     `RAL_FIELD_CP_2(MIN_BIN, MIN_BIN.actual, 0,1)
     `RAL_FIELD_CP(MAX_BIN, MAX_BIN.actual)
     `RAL_FIELD_CP_2(MAX_BIN, MAX_BIN.actual, 0,1)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_1(RSVZ0, RSVZ0.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    MIN_BIN = new("MIN_BIN", "RW", 2, 0, {""});
    MIN_BIN.set_powerwell("vcccfn_gated");
    MIN_BIN.set_rand_mode(0);
   MIN_BIN.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( MIN_BIN ));

    MAX_BIN = new("MAX_BIN", "RW", 2, 2, {""});
    MAX_BIN.set_powerwell("vcccfn_gated");
    MAX_BIN.set_rand_mode(0);
   MAX_BIN.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( MAX_BIN ));

    RSVZ0 = new("RSVZ0", "RW", 1, 4, {""});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_LDB_QID_RDYLST_CLAMP_reg) 
endclass : hqm_atm_pipe_bridge_CFG_LDB_QID_RDYLST_CLAMP_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_00_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_00_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_00_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_00_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_01_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_01_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_01_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_01_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_02_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_02_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_02_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_02_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_03_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_03_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_03_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_03_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_04_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_04_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_04_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_04_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_05_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_05_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_05_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_05_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_06_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_06_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_06_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_06_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_07_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_07_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_07_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_07_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_08_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_08_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_08_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_08_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_09_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_09_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_09_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_09_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_10_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_10_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_10_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_10_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_11_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_11_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_11_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_11_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_12_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_12_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_12_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_12_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_13_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_13_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_13_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_13_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_14_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_14_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_14_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_14_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_15_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CQ_P0;
  sla_ral_field CQ_P1;
  sla_ral_field CQ_P2;
  sla_ral_field CQ_P3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_15_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.desired)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.desired)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.desired)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.desired)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CQ_P0, CQ_P0.actual)
     `RAL_FIELD_CP_8(CQ_P0, CQ_P0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P1, CQ_P1.actual)
     `RAL_FIELD_CP_8(CQ_P1, CQ_P1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P2, CQ_P2.actual)
     `RAL_FIELD_CP_8(CQ_P2, CQ_P2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(CQ_P3, CQ_P3.actual)
     `RAL_FIELD_CP_8(CQ_P3, CQ_P3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CQ_P0 = new("CQ_P0", "RW", 8, 0, {""});
    CQ_P0.set_powerwell("vcccfn_gated");
    CQ_P0.set_rand_mode(0);
   CQ_P0.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P0 ));

    CQ_P1 = new("CQ_P1", "RW", 8, 8, {""});
    CQ_P1.set_powerwell("vcccfn_gated");
    CQ_P1.set_rand_mode(0);
   CQ_P1.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P1 ));

    CQ_P2 = new("CQ_P2", "RW", 8, 16, {""});
    CQ_P2.set_powerwell("vcccfn_gated");
    CQ_P2.set_rand_mode(0);
   CQ_P2.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P2 ));

    CQ_P3 = new("CQ_P3", "RW", 8, 24, {""});
    CQ_P3.set_powerwell("vcccfn_gated");
    CQ_P3.set_rand_mode(0);
   CQ_P3.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( CQ_P3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_15_reg) 
endclass : hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_15_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_AP_CSR_CONTROL_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field INT_COR_ALARM_DIS;
  sla_ral_field INT_COR_SYND_DIS;
  sla_ral_field INT_UNCR_ALARM_DIS;
  sla_ral_field INT_UNC_SYND_DIS;
  sla_ral_field INT_INF0_ALARM_DIS;
  sla_ral_field INT_INF0_SYND_DIS;
  sla_ral_field INT_INF1_ALARM_DIS;
  sla_ral_field INT_INF1_SYND_DIS;
  sla_ral_field INT_INF2_ALARM_DIS;
  sla_ral_field INT_INF2_SYND_DIS;
  sla_ral_field INT_INF3_ALARM_DIS;
  sla_ral_field INT_INF3_SYND_DIS;
  sla_ral_field INT_INF4_ALARM_DIS;
  sla_ral_field INT_INF4_SYND_DIS;
  sla_ral_field INT_INF5_ALARM_DIS;
  sla_ral_field INT_INF5_SYND_DIS;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_AP_CSR_CONTROL_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(INT_COR_ALARM_DIS, INT_COR_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_COR_ALARM_DIS, INT_COR_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_COR_SYND_DIS, INT_COR_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_COR_SYND_DIS, INT_COR_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_UNCR_ALARM_DIS, INT_UNCR_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_UNCR_ALARM_DIS, INT_UNCR_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_UNC_SYND_DIS, INT_UNC_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_UNC_SYND_DIS, INT_UNC_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF0_ALARM_DIS, INT_INF0_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF0_ALARM_DIS, INT_INF0_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF0_SYND_DIS, INT_INF0_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF0_SYND_DIS, INT_INF0_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF1_ALARM_DIS, INT_INF1_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF1_ALARM_DIS, INT_INF1_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF1_SYND_DIS, INT_INF1_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF1_SYND_DIS, INT_INF1_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF2_ALARM_DIS, INT_INF2_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF2_ALARM_DIS, INT_INF2_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF2_SYND_DIS, INT_INF2_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF2_SYND_DIS, INT_INF2_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF3_ALARM_DIS, INT_INF3_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF3_ALARM_DIS, INT_INF3_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF3_SYND_DIS, INT_INF3_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF3_SYND_DIS, INT_INF3_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF4_ALARM_DIS, INT_INF4_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF4_ALARM_DIS, INT_INF4_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF4_SYND_DIS, INT_INF4_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF4_SYND_DIS, INT_INF4_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF5_ALARM_DIS, INT_INF5_ALARM_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF5_ALARM_DIS, INT_INF5_ALARM_DIS.desired, 0)
     `RAL_FIELD_CP(INT_INF5_SYND_DIS, INT_INF5_SYND_DIS.desired)
     `RAL_FIELD_CP_1(INT_INF5_SYND_DIS, INT_INF5_SYND_DIS.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(INT_COR_ALARM_DIS, INT_COR_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_COR_ALARM_DIS, INT_COR_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_COR_SYND_DIS, INT_COR_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_COR_SYND_DIS, INT_COR_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_UNCR_ALARM_DIS, INT_UNCR_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_UNCR_ALARM_DIS, INT_UNCR_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_UNC_SYND_DIS, INT_UNC_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_UNC_SYND_DIS, INT_UNC_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF0_ALARM_DIS, INT_INF0_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF0_ALARM_DIS, INT_INF0_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF0_SYND_DIS, INT_INF0_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF0_SYND_DIS, INT_INF0_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF1_ALARM_DIS, INT_INF1_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF1_ALARM_DIS, INT_INF1_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF1_SYND_DIS, INT_INF1_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF1_SYND_DIS, INT_INF1_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF2_ALARM_DIS, INT_INF2_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF2_ALARM_DIS, INT_INF2_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF2_SYND_DIS, INT_INF2_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF2_SYND_DIS, INT_INF2_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF3_ALARM_DIS, INT_INF3_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF3_ALARM_DIS, INT_INF3_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF3_SYND_DIS, INT_INF3_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF3_SYND_DIS, INT_INF3_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF4_ALARM_DIS, INT_INF4_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF4_ALARM_DIS, INT_INF4_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF4_SYND_DIS, INT_INF4_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF4_SYND_DIS, INT_INF4_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF5_ALARM_DIS, INT_INF5_ALARM_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF5_ALARM_DIS, INT_INF5_ALARM_DIS.actual, 0)
     `RAL_FIELD_CP(INT_INF5_SYND_DIS, INT_INF5_SYND_DIS.actual)
     `RAL_FIELD_CP_1(INT_INF5_SYND_DIS, INT_INF5_SYND_DIS.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    INT_COR_ALARM_DIS = new("INT_COR_ALARM_DIS", "RW", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[0:0]"});
    INT_COR_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_COR_ALARM_DIS.set_rand_mode(0);
   INT_COR_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_COR_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_COR_ALARM_DIS ));

    INT_COR_SYND_DIS = new("INT_COR_SYND_DIS", "RW", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[1:1]"});
    INT_COR_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_COR_SYND_DIS.set_rand_mode(0);
   INT_COR_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_COR_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_COR_SYND_DIS ));

    INT_UNCR_ALARM_DIS = new("INT_UNCR_ALARM_DIS", "RW", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[2:2]"});
    INT_UNCR_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_UNCR_ALARM_DIS.set_rand_mode(0);
   INT_UNCR_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_UNCR_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_UNCR_ALARM_DIS ));

    INT_UNC_SYND_DIS = new("INT_UNC_SYND_DIS", "RW", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[3:3]"});
    INT_UNC_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_UNC_SYND_DIS.set_rand_mode(0);
   INT_UNC_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_UNC_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_UNC_SYND_DIS ));

    INT_INF0_ALARM_DIS = new("INT_INF0_ALARM_DIS", "RW", 1, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[4:4]"});
    INT_INF0_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF0_ALARM_DIS.set_rand_mode(0);
   INT_INF0_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF0_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF0_ALARM_DIS ));

    INT_INF0_SYND_DIS = new("INT_INF0_SYND_DIS", "RW", 1, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[5:5]"});
    INT_INF0_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF0_SYND_DIS.set_rand_mode(0);
   INT_INF0_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF0_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF0_SYND_DIS ));

    INT_INF1_ALARM_DIS = new("INT_INF1_ALARM_DIS", "RW", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[6:6]"});
    INT_INF1_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF1_ALARM_DIS.set_rand_mode(0);
   INT_INF1_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF1_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF1_ALARM_DIS ));

    INT_INF1_SYND_DIS = new("INT_INF1_SYND_DIS", "RW", 1, 7, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[7:7]"});
    INT_INF1_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF1_SYND_DIS.set_rand_mode(0);
   INT_INF1_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF1_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF1_SYND_DIS ));

    INT_INF2_ALARM_DIS = new("INT_INF2_ALARM_DIS", "RW", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[8:8]"});
    INT_INF2_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF2_ALARM_DIS.set_rand_mode(0);
   INT_INF2_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF2_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF2_ALARM_DIS ));

    INT_INF2_SYND_DIS = new("INT_INF2_SYND_DIS", "RW", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[9:9]"});
    INT_INF2_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF2_SYND_DIS.set_rand_mode(0);
   INT_INF2_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF2_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF2_SYND_DIS ));

    INT_INF3_ALARM_DIS = new("INT_INF3_ALARM_DIS", "RW", 1, 10, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[10:10]"});
    INT_INF3_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF3_ALARM_DIS.set_rand_mode(0);
   INT_INF3_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF3_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF3_ALARM_DIS ));

    INT_INF3_SYND_DIS = new("INT_INF3_SYND_DIS", "RW", 1, 11, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[11:11]"});
    INT_INF3_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF3_SYND_DIS.set_rand_mode(0);
   INT_INF3_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF3_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF3_SYND_DIS ));

    INT_INF4_ALARM_DIS = new("INT_INF4_ALARM_DIS", "RW", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[12:12]"});
    INT_INF4_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF4_ALARM_DIS.set_rand_mode(0);
   INT_INF4_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF4_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF4_ALARM_DIS ));

    INT_INF4_SYND_DIS = new("INT_INF4_SYND_DIS", "RW", 1, 13, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[13:13]"});
    INT_INF4_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF4_SYND_DIS.set_rand_mode(0);
   INT_INF4_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF4_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF4_SYND_DIS ));

    INT_INF5_ALARM_DIS = new("INT_INF5_ALARM_DIS", "RW", 1, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[14:14]"});
    INT_INF5_ALARM_DIS.set_powerwell("vcccfn_gated");
    INT_INF5_ALARM_DIS.set_rand_mode(0);
   INT_INF5_ALARM_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF5_ALARM_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF5_ALARM_DIS ));

    INT_INF5_SYND_DIS = new("INT_INF5_SYND_DIS", "RW", 1, 15, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[15:15]"});
    INT_INF5_SYND_DIS.set_powerwell("vcccfn_gated");
    INT_INF5_SYND_DIS.set_rand_mode(0);
   INT_INF5_SYND_DIS.set_reset_signame("hqm_inp_gated_rst_n");
    INT_INF5_SYND_DIS.set_logical_path("HQMID");
    void'(add_field( INT_INF5_SYND_DIS ));

    RSVZ0 = new("RSVZ0", "RW", 16, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[31:16]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_AP_CSR_CONTROL_reg) 
endclass : hqm_atm_pipe_bridge_CFG_AP_CSR_CONTROL_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_READY_BIN_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field BIN0;
  sla_ral_field BIN1;
  sla_ral_field BIN2;
  sla_ral_field BIN3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_READY_BIN_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(BIN0, BIN0.desired)
     `RAL_FIELD_CP_8(BIN0, BIN0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN1, BIN1.desired)
     `RAL_FIELD_CP_8(BIN1, BIN1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN2, BIN2.desired)
     `RAL_FIELD_CP_8(BIN2, BIN2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN3, BIN3.desired)
     `RAL_FIELD_CP_8(BIN3, BIN3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(BIN0, BIN0.actual)
     `RAL_FIELD_CP_8(BIN0, BIN0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN1, BIN1.actual)
     `RAL_FIELD_CP_8(BIN1, BIN1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN2, BIN2.actual)
     `RAL_FIELD_CP_8(BIN2, BIN2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN3, BIN3.actual)
     `RAL_FIELD_CP_8(BIN3, BIN3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    BIN0 = new("BIN0", "RW", 8, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[7:0]"});
    BIN0.set_powerwell("vcccfn_gated");
    BIN0.set_rand_mode(0);
   BIN0.set_reset_signame("hqm_inp_gated_rst_n");
    BIN0.set_logical_path("HQMID");
    void'(add_field( BIN0 ));

    BIN1 = new("BIN1", "RW", 8, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[15:8]"});
    BIN1.set_powerwell("vcccfn_gated");
    BIN1.set_rand_mode(0);
   BIN1.set_reset_signame("hqm_inp_gated_rst_n");
    BIN1.set_logical_path("HQMID");
    void'(add_field( BIN1 ));

    BIN2 = new("BIN2", "RW", 8, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[23:16]"});
    BIN2.set_powerwell("vcccfn_gated");
    BIN2.set_rand_mode(0);
   BIN2.set_reset_signame("hqm_inp_gated_rst_n");
    BIN2.set_logical_path("HQMID");
    void'(add_field( BIN2 ));

    BIN3 = new("BIN3", "RW", 8, 24, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[31:24]"});
    BIN3.set_powerwell("vcccfn_gated");
    BIN3.set_rand_mode(0);
   BIN3.set_reset_signame("hqm_inp_gated_rst_n");
    BIN3.set_logical_path("HQMID");
    void'(add_field( BIN3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_READY_BIN_reg) 
endclass : hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_READY_BIN_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field BIN0;
  sla_ral_field BIN1;
  sla_ral_field BIN2;
  sla_ral_field BIN3;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(BIN0, BIN0.desired)
     `RAL_FIELD_CP_8(BIN0, BIN0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN1, BIN1.desired)
     `RAL_FIELD_CP_8(BIN1, BIN1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN2, BIN2.desired)
     `RAL_FIELD_CP_8(BIN2, BIN2.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN3, BIN3.desired)
     `RAL_FIELD_CP_8(BIN3, BIN3.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(BIN0, BIN0.actual)
     `RAL_FIELD_CP_8(BIN0, BIN0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN1, BIN1.actual)
     `RAL_FIELD_CP_8(BIN1, BIN1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN2, BIN2.actual)
     `RAL_FIELD_CP_8(BIN2, BIN2.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(BIN3, BIN3.actual)
     `RAL_FIELD_CP_8(BIN3, BIN3.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    BIN0 = new("BIN0", "RW", 8, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[7:0]"});
    BIN0.set_powerwell("vcccfn_gated");
    BIN0.set_rand_mode(0);
   BIN0.set_reset_signame("hqm_inp_gated_rst_n");
    BIN0.set_logical_path("HQMID");
    void'(add_field( BIN0 ));

    BIN1 = new("BIN1", "RW", 8, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[15:8]"});
    BIN1.set_powerwell("vcccfn_gated");
    BIN1.set_rand_mode(0);
   BIN1.set_reset_signame("hqm_inp_gated_rst_n");
    BIN1.set_logical_path("HQMID");
    void'(add_field( BIN1 ));

    BIN2 = new("BIN2", "RW", 8, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[23:16]"});
    BIN2.set_powerwell("vcccfn_gated");
    BIN2.set_rand_mode(0);
   BIN2.set_reset_signame("hqm_inp_gated_rst_n");
    BIN2.set_logical_path("HQMID");
    void'(add_field( BIN2 ));

    BIN3 = new("BIN3", "RW", 8, 24, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[31:24]"});
    BIN3.set_powerwell("vcccfn_gated");
    BIN3.set_rand_mode(0);
   BIN3.set_reset_signame("hqm_inp_gated_rst_n");
    BIN3.set_logical_path("HQMID");
    void'(add_field( BIN3 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN_reg) 
endclass : hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_UNIT_VERSION_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field UNIT_VERSION;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_UNIT_VERSION_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(UNIT_VERSION, UNIT_VERSION.desired)
     `RAL_FIELD_CP_8(UNIT_VERSION, UNIT_VERSION.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(UNIT_VERSION, UNIT_VERSION.actual)
     `RAL_FIELD_CP_8(UNIT_VERSION, UNIT_VERSION.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    UNIT_VERSION = new("UNIT_VERSION", "RO", 8, 24, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_version.status[31:24]"});
    UNIT_VERSION.set_powerwell("vcccfn_gated");
    UNIT_VERSION.set_rand_mode(0);
   UNIT_VERSION.set_reset_signame("hqm_inp_gated_rst_n");
    UNIT_VERSION.set_logical_path("HQMID");
    void'(add_field( UNIT_VERSION ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_UNIT_VERSION_reg) 
endclass : hqm_atm_pipe_bridge_CFG_UNIT_VERSION_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_CONTROL_GENERAL_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field CHICKEN_SIM;
  sla_ral_field CHICKEN_50;
  sla_ral_field CHICKEN_33;
  sla_ral_field CHICKEN_25;
  sla_ral_field RSVZ0;
  sla_ral_field CHICKEN_DIS_ENQSTALL;
  sla_ral_field CHICKEN_DIS_ENQ_AFULL_HP_MODE;
  sla_ral_field CHICKEN_EN_ALWAYSBLAST;
  sla_ral_field CHICKEN_EN_ENQBLOCKRLST;
  sla_ral_field RSVZ1;
  sla_ral_field CHICKEN_MAX_ENQSTALL;
  sla_ral_field RSVZ2;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_CONTROL_GENERAL_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CHICKEN_SIM, CHICKEN_SIM.desired)
     `RAL_FIELD_CP_1(CHICKEN_SIM, CHICKEN_SIM.desired, 0)
     `RAL_FIELD_CP(CHICKEN_50, CHICKEN_50.desired)
     `RAL_FIELD_CP_1(CHICKEN_50, CHICKEN_50.desired, 0)
     `RAL_FIELD_CP(CHICKEN_33, CHICKEN_33.desired)
     `RAL_FIELD_CP_1(CHICKEN_33, CHICKEN_33.desired, 0)
     `RAL_FIELD_CP(CHICKEN_25, CHICKEN_25.desired)
     `RAL_FIELD_CP_1(CHICKEN_25, CHICKEN_25.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_3(RSVZ0, RSVZ0.desired, 0,1,2)
     `RAL_FIELD_CP(CHICKEN_DIS_ENQSTALL, CHICKEN_DIS_ENQSTALL.desired)
     `RAL_FIELD_CP_1(CHICKEN_DIS_ENQSTALL, CHICKEN_DIS_ENQSTALL.desired, 0)
     `RAL_FIELD_CP(CHICKEN_DIS_ENQ_AFULL_HP_MODE, CHICKEN_DIS_ENQ_AFULL_HP_MODE.desired)
     `RAL_FIELD_CP_1(CHICKEN_DIS_ENQ_AFULL_HP_MODE, CHICKEN_DIS_ENQ_AFULL_HP_MODE.desired, 0)
     `RAL_FIELD_CP(CHICKEN_EN_ALWAYSBLAST, CHICKEN_EN_ALWAYSBLAST.desired)
     `RAL_FIELD_CP_1(CHICKEN_EN_ALWAYSBLAST, CHICKEN_EN_ALWAYSBLAST.desired, 0)
     `RAL_FIELD_CP(CHICKEN_EN_ENQBLOCKRLST, CHICKEN_EN_ENQBLOCKRLST.desired)
     `RAL_FIELD_CP_1(CHICKEN_EN_ENQBLOCKRLST, CHICKEN_EN_ENQBLOCKRLST.desired, 0)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.desired)
     `RAL_FIELD_CP_1(RSVZ1, RSVZ1.desired, 0)
     `RAL_FIELD_CP(CHICKEN_MAX_ENQSTALL, CHICKEN_MAX_ENQSTALL.desired)
     `RAL_FIELD_CP_3(CHICKEN_MAX_ENQSTALL, CHICKEN_MAX_ENQSTALL.desired, 0,1,2)
     `RAL_FIELD_CP(RSVZ2, RSVZ2.desired)
     `RAL_FIELD_CP_16(RSVZ2, RSVZ2.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_1(RSVZ2, RSVZ2.desired, 16)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(CHICKEN_SIM, CHICKEN_SIM.actual)
     `RAL_FIELD_CP_1(CHICKEN_SIM, CHICKEN_SIM.actual, 0)
     `RAL_FIELD_CP(CHICKEN_50, CHICKEN_50.actual)
     `RAL_FIELD_CP_1(CHICKEN_50, CHICKEN_50.actual, 0)
     `RAL_FIELD_CP(CHICKEN_33, CHICKEN_33.actual)
     `RAL_FIELD_CP_1(CHICKEN_33, CHICKEN_33.actual, 0)
     `RAL_FIELD_CP(CHICKEN_25, CHICKEN_25.actual)
     `RAL_FIELD_CP_1(CHICKEN_25, CHICKEN_25.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_3(RSVZ0, RSVZ0.actual, 0,1,2)
     `RAL_FIELD_CP(CHICKEN_DIS_ENQSTALL, CHICKEN_DIS_ENQSTALL.actual)
     `RAL_FIELD_CP_1(CHICKEN_DIS_ENQSTALL, CHICKEN_DIS_ENQSTALL.actual, 0)
     `RAL_FIELD_CP(CHICKEN_DIS_ENQ_AFULL_HP_MODE, CHICKEN_DIS_ENQ_AFULL_HP_MODE.actual)
     `RAL_FIELD_CP_1(CHICKEN_DIS_ENQ_AFULL_HP_MODE, CHICKEN_DIS_ENQ_AFULL_HP_MODE.actual, 0)
     `RAL_FIELD_CP(CHICKEN_EN_ALWAYSBLAST, CHICKEN_EN_ALWAYSBLAST.actual)
     `RAL_FIELD_CP_1(CHICKEN_EN_ALWAYSBLAST, CHICKEN_EN_ALWAYSBLAST.actual, 0)
     `RAL_FIELD_CP(CHICKEN_EN_ENQBLOCKRLST, CHICKEN_EN_ENQBLOCKRLST.actual)
     `RAL_FIELD_CP_1(CHICKEN_EN_ENQBLOCKRLST, CHICKEN_EN_ENQBLOCKRLST.actual, 0)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.actual)
     `RAL_FIELD_CP_1(RSVZ1, RSVZ1.actual, 0)
     `RAL_FIELD_CP(CHICKEN_MAX_ENQSTALL, CHICKEN_MAX_ENQSTALL.actual)
     `RAL_FIELD_CP_3(CHICKEN_MAX_ENQSTALL, CHICKEN_MAX_ENQSTALL.actual, 0,1,2)
     `RAL_FIELD_CP(RSVZ2, RSVZ2.actual)
     `RAL_FIELD_CP_16(RSVZ2, RSVZ2.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_1(RSVZ2, RSVZ2.actual, 16)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    CHICKEN_SIM = new("CHICKEN_SIM", "RW", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[0:0]"});
    CHICKEN_SIM.set_powerwell("vcccfn_gated");
    CHICKEN_SIM.set_rand_mode(0);
   CHICKEN_SIM.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_SIM.set_logical_path("HQMID");
    void'(add_field( CHICKEN_SIM ));

    CHICKEN_50 = new("CHICKEN_50", "RW", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[1:1]"});
    CHICKEN_50.set_powerwell("vcccfn_gated");
    CHICKEN_50.set_rand_mode(0);
   CHICKEN_50.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_50.set_logical_path("HQMID");
    void'(add_field( CHICKEN_50 ));

    CHICKEN_33 = new("CHICKEN_33", "RW", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[2:2]"});
    CHICKEN_33.set_powerwell("vcccfn_gated");
    CHICKEN_33.set_rand_mode(0);
   CHICKEN_33.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_33.set_logical_path("HQMID");
    void'(add_field( CHICKEN_33 ));

    CHICKEN_25 = new("CHICKEN_25", "RW", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[3:3]"});
    CHICKEN_25.set_powerwell("vcccfn_gated");
    CHICKEN_25.set_rand_mode(0);
   CHICKEN_25.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_25.set_logical_path("HQMID");
    void'(add_field( CHICKEN_25 ));

    RSVZ0 = new("RSVZ0", "RW", 3, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[6:4]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

    CHICKEN_DIS_ENQSTALL = new("CHICKEN_DIS_ENQSTALL", "RW", 1, 7, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[7:7]"});
    CHICKEN_DIS_ENQSTALL.set_powerwell("vcccfn_gated");
    CHICKEN_DIS_ENQSTALL.set_rand_mode(0);
   CHICKEN_DIS_ENQSTALL.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_DIS_ENQSTALL.set_logical_path("HQMID");
    void'(add_field( CHICKEN_DIS_ENQSTALL ));

    CHICKEN_DIS_ENQ_AFULL_HP_MODE = new("CHICKEN_DIS_ENQ_AFULL_HP_MODE", "RW", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[8:8]"});
    CHICKEN_DIS_ENQ_AFULL_HP_MODE.set_powerwell("vcccfn_gated");
    CHICKEN_DIS_ENQ_AFULL_HP_MODE.set_rand_mode(0);
   CHICKEN_DIS_ENQ_AFULL_HP_MODE.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_DIS_ENQ_AFULL_HP_MODE.set_logical_path("HQMID");
    void'(add_field( CHICKEN_DIS_ENQ_AFULL_HP_MODE ));

    CHICKEN_EN_ALWAYSBLAST = new("CHICKEN_EN_ALWAYSBLAST", "RW", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[9:9]"});
    CHICKEN_EN_ALWAYSBLAST.set_powerwell("vcccfn_gated");
    CHICKEN_EN_ALWAYSBLAST.set_rand_mode(0);
   CHICKEN_EN_ALWAYSBLAST.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_EN_ALWAYSBLAST.set_logical_path("HQMID");
    void'(add_field( CHICKEN_EN_ALWAYSBLAST ));

    CHICKEN_EN_ENQBLOCKRLST = new("CHICKEN_EN_ENQBLOCKRLST", "RW", 1, 10, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[10:10]"});
    CHICKEN_EN_ENQBLOCKRLST.set_powerwell("vcccfn_gated");
    CHICKEN_EN_ENQBLOCKRLST.set_rand_mode(0);
   CHICKEN_EN_ENQBLOCKRLST.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_EN_ENQBLOCKRLST.set_logical_path("HQMID");
    void'(add_field( CHICKEN_EN_ENQBLOCKRLST ));

    RSVZ1 = new("RSVZ1", "RW", 1, 11, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[11:11]"});
    RSVZ1.set_powerwell("vcccfn_gated");
    RSVZ1.set_rand_mode(0);
   RSVZ1.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ1.set_logical_path("HQMID");
    void'(add_field( RSVZ1 ));

    CHICKEN_MAX_ENQSTALL = new("CHICKEN_MAX_ENQSTALL", "RW", 3, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[14:12]"});
    CHICKEN_MAX_ENQSTALL.set_powerwell("vcccfn_gated");
    CHICKEN_MAX_ENQSTALL.set_rand_mode(0);
   CHICKEN_MAX_ENQSTALL.set_reset_signame("hqm_inp_gated_rst_n");
    CHICKEN_MAX_ENQSTALL.set_logical_path("HQMID");
    void'(add_field( CHICKEN_MAX_ENQSTALL ));

    RSVZ2 = new("RSVZ2", "RW", 17, 15, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[31:15]"});
    RSVZ2.set_powerwell("vcccfn_gated");
    RSVZ2.set_rand_mode(0);
   RSVZ2.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ2.set_logical_path("HQMID");
    void'(add_field( RSVZ2 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_CONTROL_GENERAL_reg) 
endclass : hqm_atm_pipe_bridge_CFG_CONTROL_GENERAL_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field AP_LSP_ENQ;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(AP_LSP_ENQ, AP_LSP_ENQ.desired)
     `RAL_FIELD_CP_5(AP_LSP_ENQ, AP_LSP_ENQ.desired, 0,1,2,3,4)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_11(RSVZ0, RSVZ0.desired, 16,17,18,19,20,21,22,23,24,25,26)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(AP_LSP_ENQ, AP_LSP_ENQ.actual)
     `RAL_FIELD_CP_5(AP_LSP_ENQ, AP_LSP_ENQ.actual, 0,1,2,3,4)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_11(RSVZ0, RSVZ0.actual, 16,17,18,19,20,21,22,23,24,25,26)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    AP_LSP_ENQ = new("AP_LSP_ENQ", "RW", 5, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_pipeline_credits.internal_f[4:0]"});
    AP_LSP_ENQ.set_powerwell("vcccfn_gated");
    AP_LSP_ENQ.set_rand_mode(0);
   AP_LSP_ENQ.set_reset_signame("hqm_inp_gated_rst_n");
    AP_LSP_ENQ.set_logical_path("HQMID");
    void'(add_field( AP_LSP_ENQ ));

    RSVZ0 = new("RSVZ0", "RW", 27, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_pipeline_credits.internal_f[31:5]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg) 
endclass : hqm_atm_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_00_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field ENQ_ES;
  sla_ral_field ENQ_SS;
  sla_ral_field ENQ_RR;
  sla_ral_field ENQ_IR;
  sla_ral_field CMP_SR;
  sla_ral_field CMP_SI;
  sla_ral_field CMP_SRESRE;
  sla_ral_field SCH_SE;
  sla_ral_field SCH_SS;
  sla_ral_field SCH_RS;
  sla_ral_field SCH_RE;
  sla_ral_field RDY_CLAMPED_LOW;
  sla_ral_field RDY_CLAMPED_HIGH;
  sla_ral_field ENQ_AFULL_PRIORITY;
  sla_ral_field RSVZ0;
  sla_ral_field BYP_CQQIDIX_P0;
  sla_ral_field BYP_CQQIDIX_P1;
  sla_ral_field BYP_CQQIDIX_P2;
  sla_ral_field BYP_CQQIDIX_P3;
  sla_ral_field BYP_CQQIDIX_P4;
  sla_ral_field CMPBLAST;
  sla_ral_field STALL;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_00_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(ENQ_ES, ENQ_ES.desired)
     `RAL_FIELD_CP_1(ENQ_ES, ENQ_ES.desired, 0)
     `RAL_FIELD_CP(ENQ_SS, ENQ_SS.desired)
     `RAL_FIELD_CP_1(ENQ_SS, ENQ_SS.desired, 0)
     `RAL_FIELD_CP(ENQ_RR, ENQ_RR.desired)
     `RAL_FIELD_CP_1(ENQ_RR, ENQ_RR.desired, 0)
     `RAL_FIELD_CP(ENQ_IR, ENQ_IR.desired)
     `RAL_FIELD_CP_1(ENQ_IR, ENQ_IR.desired, 0)
     `RAL_FIELD_CP(CMP_SR, CMP_SR.desired)
     `RAL_FIELD_CP_1(CMP_SR, CMP_SR.desired, 0)
     `RAL_FIELD_CP(CMP_SI, CMP_SI.desired)
     `RAL_FIELD_CP_1(CMP_SI, CMP_SI.desired, 0)
     `RAL_FIELD_CP(CMP_SRESRE, CMP_SRESRE.desired)
     `RAL_FIELD_CP_1(CMP_SRESRE, CMP_SRESRE.desired, 0)
     `RAL_FIELD_CP(SCH_SE, SCH_SE.desired)
     `RAL_FIELD_CP_1(SCH_SE, SCH_SE.desired, 0)
     `RAL_FIELD_CP(SCH_SS, SCH_SS.desired)
     `RAL_FIELD_CP_1(SCH_SS, SCH_SS.desired, 0)
     `RAL_FIELD_CP(SCH_RS, SCH_RS.desired)
     `RAL_FIELD_CP_1(SCH_RS, SCH_RS.desired, 0)
     `RAL_FIELD_CP(SCH_RE, SCH_RE.desired)
     `RAL_FIELD_CP_1(SCH_RE, SCH_RE.desired, 0)
     `RAL_FIELD_CP(RDY_CLAMPED_LOW, RDY_CLAMPED_LOW.desired)
     `RAL_FIELD_CP_1(RDY_CLAMPED_LOW, RDY_CLAMPED_LOW.desired, 0)
     `RAL_FIELD_CP(RDY_CLAMPED_HIGH, RDY_CLAMPED_HIGH.desired)
     `RAL_FIELD_CP_1(RDY_CLAMPED_HIGH, RDY_CLAMPED_HIGH.desired, 0)
     `RAL_FIELD_CP(ENQ_AFULL_PRIORITY, ENQ_AFULL_PRIORITY.desired)
     `RAL_FIELD_CP_1(ENQ_AFULL_PRIORITY, ENQ_AFULL_PRIORITY.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_11(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10)
     `RAL_FIELD_CP(BYP_CQQIDIX_P0, BYP_CQQIDIX_P0.desired)
     `RAL_FIELD_CP_1(BYP_CQQIDIX_P0, BYP_CQQIDIX_P0.desired, 0)
     `RAL_FIELD_CP(BYP_CQQIDIX_P1, BYP_CQQIDIX_P1.desired)
     `RAL_FIELD_CP_1(BYP_CQQIDIX_P1, BYP_CQQIDIX_P1.desired, 0)
     `RAL_FIELD_CP(BYP_CQQIDIX_P2, BYP_CQQIDIX_P2.desired)
     `RAL_FIELD_CP_1(BYP_CQQIDIX_P2, BYP_CQQIDIX_P2.desired, 0)
     `RAL_FIELD_CP(BYP_CQQIDIX_P3, BYP_CQQIDIX_P3.desired)
     `RAL_FIELD_CP_1(BYP_CQQIDIX_P3, BYP_CQQIDIX_P3.desired, 0)
     `RAL_FIELD_CP(BYP_CQQIDIX_P4, BYP_CQQIDIX_P4.desired)
     `RAL_FIELD_CP_1(BYP_CQQIDIX_P4, BYP_CQQIDIX_P4.desired, 0)
     `RAL_FIELD_CP(CMPBLAST, CMPBLAST.desired)
     `RAL_FIELD_CP_1(CMPBLAST, CMPBLAST.desired, 0)
     `RAL_FIELD_CP(STALL, STALL.desired)
     `RAL_FIELD_CP_1(STALL, STALL.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(ENQ_ES, ENQ_ES.actual)
     `RAL_FIELD_CP_1(ENQ_ES, ENQ_ES.actual, 0)
     `RAL_FIELD_CP(ENQ_SS, ENQ_SS.actual)
     `RAL_FIELD_CP_1(ENQ_SS, ENQ_SS.actual, 0)
     `RAL_FIELD_CP(ENQ_RR, ENQ_RR.actual)
     `RAL_FIELD_CP_1(ENQ_RR, ENQ_RR.actual, 0)
     `RAL_FIELD_CP(ENQ_IR, ENQ_IR.actual)
     `RAL_FIELD_CP_1(ENQ_IR, ENQ_IR.actual, 0)
     `RAL_FIELD_CP(CMP_SR, CMP_SR.actual)
     `RAL_FIELD_CP_1(CMP_SR, CMP_SR.actual, 0)
     `RAL_FIELD_CP(CMP_SI, CMP_SI.actual)
     `RAL_FIELD_CP_1(CMP_SI, CMP_SI.actual, 0)
     `RAL_FIELD_CP(CMP_SRESRE, CMP_SRESRE.actual)
     `RAL_FIELD_CP_1(CMP_SRESRE, CMP_SRESRE.actual, 0)
     `RAL_FIELD_CP(SCH_SE, SCH_SE.actual)
     `RAL_FIELD_CP_1(SCH_SE, SCH_SE.actual, 0)
     `RAL_FIELD_CP(SCH_SS, SCH_SS.actual)
     `RAL_FIELD_CP_1(SCH_SS, SCH_SS.actual, 0)
     `RAL_FIELD_CP(SCH_RS, SCH_RS.actual)
     `RAL_FIELD_CP_1(SCH_RS, SCH_RS.actual, 0)
     `RAL_FIELD_CP(SCH_RE, SCH_RE.actual)
     `RAL_FIELD_CP_1(SCH_RE, SCH_RE.actual, 0)
     `RAL_FIELD_CP(RDY_CLAMPED_LOW, RDY_CLAMPED_LOW.actual)
     `RAL_FIELD_CP_1(RDY_CLAMPED_LOW, RDY_CLAMPED_LOW.actual, 0)
     `RAL_FIELD_CP(RDY_CLAMPED_HIGH, RDY_CLAMPED_HIGH.actual)
     `RAL_FIELD_CP_1(RDY_CLAMPED_HIGH, RDY_CLAMPED_HIGH.actual, 0)
     `RAL_FIELD_CP(ENQ_AFULL_PRIORITY, ENQ_AFULL_PRIORITY.actual)
     `RAL_FIELD_CP_1(ENQ_AFULL_PRIORITY, ENQ_AFULL_PRIORITY.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_11(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10)
     `RAL_FIELD_CP(BYP_CQQIDIX_P0, BYP_CQQIDIX_P0.actual)
     `RAL_FIELD_CP_1(BYP_CQQIDIX_P0, BYP_CQQIDIX_P0.actual, 0)
     `RAL_FIELD_CP(BYP_CQQIDIX_P1, BYP_CQQIDIX_P1.actual)
     `RAL_FIELD_CP_1(BYP_CQQIDIX_P1, BYP_CQQIDIX_P1.actual, 0)
     `RAL_FIELD_CP(BYP_CQQIDIX_P2, BYP_CQQIDIX_P2.actual)
     `RAL_FIELD_CP_1(BYP_CQQIDIX_P2, BYP_CQQIDIX_P2.actual, 0)
     `RAL_FIELD_CP(BYP_CQQIDIX_P3, BYP_CQQIDIX_P3.actual)
     `RAL_FIELD_CP_1(BYP_CQQIDIX_P3, BYP_CQQIDIX_P3.actual, 0)
     `RAL_FIELD_CP(BYP_CQQIDIX_P4, BYP_CQQIDIX_P4.actual)
     `RAL_FIELD_CP_1(BYP_CQQIDIX_P4, BYP_CQQIDIX_P4.actual, 0)
     `RAL_FIELD_CP(CMPBLAST, CMPBLAST.actual)
     `RAL_FIELD_CP_1(CMPBLAST, CMPBLAST.actual, 0)
     `RAL_FIELD_CP(STALL, STALL.actual)
     `RAL_FIELD_CP_1(STALL, STALL.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    ENQ_ES = new("ENQ_ES", "RW/V", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[0:0]"});
    ENQ_ES.set_powerwell("vcccfn_gated");
    ENQ_ES.set_rand_mode(0);
   ENQ_ES.set_reset_signame("hqm_inp_gated_rst_n");
    ENQ_ES.set_logical_path("HQMID");
    void'(add_field( ENQ_ES ));

    ENQ_SS = new("ENQ_SS", "RW/V", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[1:1]"});
    ENQ_SS.set_powerwell("vcccfn_gated");
    ENQ_SS.set_rand_mode(0);
   ENQ_SS.set_reset_signame("hqm_inp_gated_rst_n");
    ENQ_SS.set_logical_path("HQMID");
    void'(add_field( ENQ_SS ));

    ENQ_RR = new("ENQ_RR", "RW/V", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[2:2]"});
    ENQ_RR.set_powerwell("vcccfn_gated");
    ENQ_RR.set_rand_mode(0);
   ENQ_RR.set_reset_signame("hqm_inp_gated_rst_n");
    ENQ_RR.set_logical_path("HQMID");
    void'(add_field( ENQ_RR ));

    ENQ_IR = new("ENQ_IR", "RW/V", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[3:3]"});
    ENQ_IR.set_powerwell("vcccfn_gated");
    ENQ_IR.set_rand_mode(0);
   ENQ_IR.set_reset_signame("hqm_inp_gated_rst_n");
    ENQ_IR.set_logical_path("HQMID");
    void'(add_field( ENQ_IR ));

    CMP_SR = new("CMP_SR", "RW/V", 1, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[4:4]"});
    CMP_SR.set_powerwell("vcccfn_gated");
    CMP_SR.set_rand_mode(0);
   CMP_SR.set_reset_signame("hqm_inp_gated_rst_n");
    CMP_SR.set_logical_path("HQMID");
    void'(add_field( CMP_SR ));

    CMP_SI = new("CMP_SI", "RW/V", 1, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[5:5]"});
    CMP_SI.set_powerwell("vcccfn_gated");
    CMP_SI.set_rand_mode(0);
   CMP_SI.set_reset_signame("hqm_inp_gated_rst_n");
    CMP_SI.set_logical_path("HQMID");
    void'(add_field( CMP_SI ));

    CMP_SRESRE = new("CMP_SRESRE", "RW/V", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[6:6]"});
    CMP_SRESRE.set_powerwell("vcccfn_gated");
    CMP_SRESRE.set_rand_mode(0);
   CMP_SRESRE.set_reset_signame("hqm_inp_gated_rst_n");
    CMP_SRESRE.set_logical_path("HQMID");
    void'(add_field( CMP_SRESRE ));

    SCH_SE = new("SCH_SE", "RW/V", 1, 7, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[7:7]"});
    SCH_SE.set_powerwell("vcccfn_gated");
    SCH_SE.set_rand_mode(0);
   SCH_SE.set_reset_signame("hqm_inp_gated_rst_n");
    SCH_SE.set_logical_path("HQMID");
    void'(add_field( SCH_SE ));

    SCH_SS = new("SCH_SS", "RW/V", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[8:8]"});
    SCH_SS.set_powerwell("vcccfn_gated");
    SCH_SS.set_rand_mode(0);
   SCH_SS.set_reset_signame("hqm_inp_gated_rst_n");
    SCH_SS.set_logical_path("HQMID");
    void'(add_field( SCH_SS ));

    SCH_RS = new("SCH_RS", "RW/V", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[9:9]"});
    SCH_RS.set_powerwell("vcccfn_gated");
    SCH_RS.set_rand_mode(0);
   SCH_RS.set_reset_signame("hqm_inp_gated_rst_n");
    SCH_RS.set_logical_path("HQMID");
    void'(add_field( SCH_RS ));

    SCH_RE = new("SCH_RE", "RW/V", 1, 10, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[10:10]"});
    SCH_RE.set_powerwell("vcccfn_gated");
    SCH_RE.set_rand_mode(0);
   SCH_RE.set_reset_signame("hqm_inp_gated_rst_n");
    SCH_RE.set_logical_path("HQMID");
    void'(add_field( SCH_RE ));

    RDY_CLAMPED_LOW = new("RDY_CLAMPED_LOW", "RW/V", 1, 11, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[11:11]"});
    RDY_CLAMPED_LOW.set_powerwell("vcccfn_gated");
    RDY_CLAMPED_LOW.set_rand_mode(0);
   RDY_CLAMPED_LOW.set_reset_signame("hqm_inp_gated_rst_n");
    RDY_CLAMPED_LOW.set_logical_path("HQMID");
    void'(add_field( RDY_CLAMPED_LOW ));

    RDY_CLAMPED_HIGH = new("RDY_CLAMPED_HIGH", "RW/V", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[12:12]"});
    RDY_CLAMPED_HIGH.set_powerwell("vcccfn_gated");
    RDY_CLAMPED_HIGH.set_rand_mode(0);
   RDY_CLAMPED_HIGH.set_reset_signame("hqm_inp_gated_rst_n");
    RDY_CLAMPED_HIGH.set_logical_path("HQMID");
    void'(add_field( RDY_CLAMPED_HIGH ));

    ENQ_AFULL_PRIORITY = new("ENQ_AFULL_PRIORITY", "RW/V", 1, 13, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[13:13]"});
    ENQ_AFULL_PRIORITY.set_powerwell("vcccfn_gated");
    ENQ_AFULL_PRIORITY.set_rand_mode(0);
   ENQ_AFULL_PRIORITY.set_reset_signame("hqm_inp_gated_rst_n");
    ENQ_AFULL_PRIORITY.set_logical_path("HQMID");
    void'(add_field( ENQ_AFULL_PRIORITY ));

    RSVZ0 = new("RSVZ0", "RW/V", 11, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[24:14]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

    BYP_CQQIDIX_P0 = new("BYP_CQQIDIX_P0", "RW/V", 1, 25, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[25:25]"});
    BYP_CQQIDIX_P0.set_powerwell("vcccfn_gated");
    BYP_CQQIDIX_P0.set_rand_mode(0);
   BYP_CQQIDIX_P0.set_reset_signame("hqm_inp_gated_rst_n");
    BYP_CQQIDIX_P0.set_logical_path("HQMID");
    void'(add_field( BYP_CQQIDIX_P0 ));

    BYP_CQQIDIX_P1 = new("BYP_CQQIDIX_P1", "RW/V", 1, 26, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[26:26]"});
    BYP_CQQIDIX_P1.set_powerwell("vcccfn_gated");
    BYP_CQQIDIX_P1.set_rand_mode(0);
   BYP_CQQIDIX_P1.set_reset_signame("hqm_inp_gated_rst_n");
    BYP_CQQIDIX_P1.set_logical_path("HQMID");
    void'(add_field( BYP_CQQIDIX_P1 ));

    BYP_CQQIDIX_P2 = new("BYP_CQQIDIX_P2", "RW/V", 1, 27, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[27:27]"});
    BYP_CQQIDIX_P2.set_powerwell("vcccfn_gated");
    BYP_CQQIDIX_P2.set_rand_mode(0);
   BYP_CQQIDIX_P2.set_reset_signame("hqm_inp_gated_rst_n");
    BYP_CQQIDIX_P2.set_logical_path("HQMID");
    void'(add_field( BYP_CQQIDIX_P2 ));

    BYP_CQQIDIX_P3 = new("BYP_CQQIDIX_P3", "RW/V", 1, 28, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[28:28]"});
    BYP_CQQIDIX_P3.set_powerwell("vcccfn_gated");
    BYP_CQQIDIX_P3.set_rand_mode(0);
   BYP_CQQIDIX_P3.set_reset_signame("hqm_inp_gated_rst_n");
    BYP_CQQIDIX_P3.set_logical_path("HQMID");
    void'(add_field( BYP_CQQIDIX_P3 ));

    BYP_CQQIDIX_P4 = new("BYP_CQQIDIX_P4", "RW/V", 1, 29, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[29:29]"});
    BYP_CQQIDIX_P4.set_powerwell("vcccfn_gated");
    BYP_CQQIDIX_P4.set_rand_mode(0);
   BYP_CQQIDIX_P4.set_reset_signame("hqm_inp_gated_rst_n");
    BYP_CQQIDIX_P4.set_logical_path("HQMID");
    void'(add_field( BYP_CQQIDIX_P4 ));

    CMPBLAST = new("CMPBLAST", "RW/V", 1, 30, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[30:30]"});
    CMPBLAST.set_powerwell("vcccfn_gated");
    CMPBLAST.set_rand_mode(0);
   CMPBLAST.set_reset_signame("hqm_inp_gated_rst_n");
    CMPBLAST.set_logical_path("HQMID");
    void'(add_field( CMPBLAST ));

    STALL = new("STALL", "RW/V", 1, 31, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[31:31]"});
    STALL.set_powerwell("vcccfn_gated");
    STALL.set_rand_mode(0);
   STALL.set_reset_signame("hqm_inp_gated_rst_n");
    STALL.set_logical_path("HQMID");
    void'(add_field( STALL ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_00_reg) 
endclass : hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_00_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_01_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field A_ENQ_CNT_PRI0;
  sla_ral_field A_ENQ_CNT_PRI1;
  sla_ral_field A_ENQ_CNT_PRI2;
  sla_ral_field A_ENQ_CNT_PRI3;
  sla_ral_field A_RLST_CNT_PRI0;
  sla_ral_field A_RLST_CNT_PRI1;
  sla_ral_field A_RLST_CNT_PRI2;
  sla_ral_field A_RLST_CNT_PRI3;
  sla_ral_field A_SLST_CNT_PRI0;
  sla_ral_field A_SLST_CNT_PRI1;
  sla_ral_field A_SLST_CNT_PRI2;
  sla_ral_field A_SLST_CNT_PRI3;
  sla_ral_field A_SCH_CNT;
  sla_ral_field RSVZ0;
  sla_ral_field F_ENQ_CNT_PRI0;
  sla_ral_field F_ENQ_CNT_PRI1;
  sla_ral_field F_ENQ_CNT_PRI2;
  sla_ral_field F_ENQ_CNT_PRI3;
  sla_ral_field F_RLST_CNT_PRI0;
  sla_ral_field F_RLST_CNT_PRI1;
  sla_ral_field F_RLST_CNT_PRI2;
  sla_ral_field F_RLST_CNT_PRI3;
  sla_ral_field F_SLST_CNT_PRI0;
  sla_ral_field F_SLST_CNT_PRI1;
  sla_ral_field F_SLST_CNT_PRI2;
  sla_ral_field F_SLST_CNT_PRI3;
  sla_ral_field F_SCH_CNT;
  sla_ral_field RSVZ1;
  sla_ral_field INTERRUPT;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_01_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(A_ENQ_CNT_PRI0, A_ENQ_CNT_PRI0.desired)
     `RAL_FIELD_CP_1(A_ENQ_CNT_PRI0, A_ENQ_CNT_PRI0.desired, 0)
     `RAL_FIELD_CP(A_ENQ_CNT_PRI1, A_ENQ_CNT_PRI1.desired)
     `RAL_FIELD_CP_1(A_ENQ_CNT_PRI1, A_ENQ_CNT_PRI1.desired, 0)
     `RAL_FIELD_CP(A_ENQ_CNT_PRI2, A_ENQ_CNT_PRI2.desired)
     `RAL_FIELD_CP_1(A_ENQ_CNT_PRI2, A_ENQ_CNT_PRI2.desired, 0)
     `RAL_FIELD_CP(A_ENQ_CNT_PRI3, A_ENQ_CNT_PRI3.desired)
     `RAL_FIELD_CP_1(A_ENQ_CNT_PRI3, A_ENQ_CNT_PRI3.desired, 0)
     `RAL_FIELD_CP(A_RLST_CNT_PRI0, A_RLST_CNT_PRI0.desired)
     `RAL_FIELD_CP_1(A_RLST_CNT_PRI0, A_RLST_CNT_PRI0.desired, 0)
     `RAL_FIELD_CP(A_RLST_CNT_PRI1, A_RLST_CNT_PRI1.desired)
     `RAL_FIELD_CP_1(A_RLST_CNT_PRI1, A_RLST_CNT_PRI1.desired, 0)
     `RAL_FIELD_CP(A_RLST_CNT_PRI2, A_RLST_CNT_PRI2.desired)
     `RAL_FIELD_CP_1(A_RLST_CNT_PRI2, A_RLST_CNT_PRI2.desired, 0)
     `RAL_FIELD_CP(A_RLST_CNT_PRI3, A_RLST_CNT_PRI3.desired)
     `RAL_FIELD_CP_1(A_RLST_CNT_PRI3, A_RLST_CNT_PRI3.desired, 0)
     `RAL_FIELD_CP(A_SLST_CNT_PRI0, A_SLST_CNT_PRI0.desired)
     `RAL_FIELD_CP_1(A_SLST_CNT_PRI0, A_SLST_CNT_PRI0.desired, 0)
     `RAL_FIELD_CP(A_SLST_CNT_PRI1, A_SLST_CNT_PRI1.desired)
     `RAL_FIELD_CP_1(A_SLST_CNT_PRI1, A_SLST_CNT_PRI1.desired, 0)
     `RAL_FIELD_CP(A_SLST_CNT_PRI2, A_SLST_CNT_PRI2.desired)
     `RAL_FIELD_CP_1(A_SLST_CNT_PRI2, A_SLST_CNT_PRI2.desired, 0)
     `RAL_FIELD_CP(A_SLST_CNT_PRI3, A_SLST_CNT_PRI3.desired)
     `RAL_FIELD_CP_1(A_SLST_CNT_PRI3, A_SLST_CNT_PRI3.desired, 0)
     `RAL_FIELD_CP(A_SCH_CNT, A_SCH_CNT.desired)
     `RAL_FIELD_CP_1(A_SCH_CNT, A_SCH_CNT.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_3(RSVZ0, RSVZ0.desired, 0,1,2)
     `RAL_FIELD_CP(F_ENQ_CNT_PRI0, F_ENQ_CNT_PRI0.desired)
     `RAL_FIELD_CP_1(F_ENQ_CNT_PRI0, F_ENQ_CNT_PRI0.desired, 0)
     `RAL_FIELD_CP(F_ENQ_CNT_PRI1, F_ENQ_CNT_PRI1.desired)
     `RAL_FIELD_CP_1(F_ENQ_CNT_PRI1, F_ENQ_CNT_PRI1.desired, 0)
     `RAL_FIELD_CP(F_ENQ_CNT_PRI2, F_ENQ_CNT_PRI2.desired)
     `RAL_FIELD_CP_1(F_ENQ_CNT_PRI2, F_ENQ_CNT_PRI2.desired, 0)
     `RAL_FIELD_CP(F_ENQ_CNT_PRI3, F_ENQ_CNT_PRI3.desired)
     `RAL_FIELD_CP_1(F_ENQ_CNT_PRI3, F_ENQ_CNT_PRI3.desired, 0)
     `RAL_FIELD_CP(F_RLST_CNT_PRI0, F_RLST_CNT_PRI0.desired)
     `RAL_FIELD_CP_1(F_RLST_CNT_PRI0, F_RLST_CNT_PRI0.desired, 0)
     `RAL_FIELD_CP(F_RLST_CNT_PRI1, F_RLST_CNT_PRI1.desired)
     `RAL_FIELD_CP_1(F_RLST_CNT_PRI1, F_RLST_CNT_PRI1.desired, 0)
     `RAL_FIELD_CP(F_RLST_CNT_PRI2, F_RLST_CNT_PRI2.desired)
     `RAL_FIELD_CP_1(F_RLST_CNT_PRI2, F_RLST_CNT_PRI2.desired, 0)
     `RAL_FIELD_CP(F_RLST_CNT_PRI3, F_RLST_CNT_PRI3.desired)
     `RAL_FIELD_CP_1(F_RLST_CNT_PRI3, F_RLST_CNT_PRI3.desired, 0)
     `RAL_FIELD_CP(F_SLST_CNT_PRI0, F_SLST_CNT_PRI0.desired)
     `RAL_FIELD_CP_1(F_SLST_CNT_PRI0, F_SLST_CNT_PRI0.desired, 0)
     `RAL_FIELD_CP(F_SLST_CNT_PRI1, F_SLST_CNT_PRI1.desired)
     `RAL_FIELD_CP_1(F_SLST_CNT_PRI1, F_SLST_CNT_PRI1.desired, 0)
     `RAL_FIELD_CP(F_SLST_CNT_PRI2, F_SLST_CNT_PRI2.desired)
     `RAL_FIELD_CP_1(F_SLST_CNT_PRI2, F_SLST_CNT_PRI2.desired, 0)
     `RAL_FIELD_CP(F_SLST_CNT_PRI3, F_SLST_CNT_PRI3.desired)
     `RAL_FIELD_CP_1(F_SLST_CNT_PRI3, F_SLST_CNT_PRI3.desired, 0)
     `RAL_FIELD_CP(F_SCH_CNT, F_SCH_CNT.desired)
     `RAL_FIELD_CP_1(F_SCH_CNT, F_SCH_CNT.desired, 0)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.desired)
     `RAL_FIELD_CP_2(RSVZ1, RSVZ1.desired, 0,1)
     `RAL_FIELD_CP(INTERRUPT, INTERRUPT.desired)
     `RAL_FIELD_CP_1(INTERRUPT, INTERRUPT.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(A_ENQ_CNT_PRI0, A_ENQ_CNT_PRI0.actual)
     `RAL_FIELD_CP_1(A_ENQ_CNT_PRI0, A_ENQ_CNT_PRI0.actual, 0)
     `RAL_FIELD_CP(A_ENQ_CNT_PRI1, A_ENQ_CNT_PRI1.actual)
     `RAL_FIELD_CP_1(A_ENQ_CNT_PRI1, A_ENQ_CNT_PRI1.actual, 0)
     `RAL_FIELD_CP(A_ENQ_CNT_PRI2, A_ENQ_CNT_PRI2.actual)
     `RAL_FIELD_CP_1(A_ENQ_CNT_PRI2, A_ENQ_CNT_PRI2.actual, 0)
     `RAL_FIELD_CP(A_ENQ_CNT_PRI3, A_ENQ_CNT_PRI3.actual)
     `RAL_FIELD_CP_1(A_ENQ_CNT_PRI3, A_ENQ_CNT_PRI3.actual, 0)
     `RAL_FIELD_CP(A_RLST_CNT_PRI0, A_RLST_CNT_PRI0.actual)
     `RAL_FIELD_CP_1(A_RLST_CNT_PRI0, A_RLST_CNT_PRI0.actual, 0)
     `RAL_FIELD_CP(A_RLST_CNT_PRI1, A_RLST_CNT_PRI1.actual)
     `RAL_FIELD_CP_1(A_RLST_CNT_PRI1, A_RLST_CNT_PRI1.actual, 0)
     `RAL_FIELD_CP(A_RLST_CNT_PRI2, A_RLST_CNT_PRI2.actual)
     `RAL_FIELD_CP_1(A_RLST_CNT_PRI2, A_RLST_CNT_PRI2.actual, 0)
     `RAL_FIELD_CP(A_RLST_CNT_PRI3, A_RLST_CNT_PRI3.actual)
     `RAL_FIELD_CP_1(A_RLST_CNT_PRI3, A_RLST_CNT_PRI3.actual, 0)
     `RAL_FIELD_CP(A_SLST_CNT_PRI0, A_SLST_CNT_PRI0.actual)
     `RAL_FIELD_CP_1(A_SLST_CNT_PRI0, A_SLST_CNT_PRI0.actual, 0)
     `RAL_FIELD_CP(A_SLST_CNT_PRI1, A_SLST_CNT_PRI1.actual)
     `RAL_FIELD_CP_1(A_SLST_CNT_PRI1, A_SLST_CNT_PRI1.actual, 0)
     `RAL_FIELD_CP(A_SLST_CNT_PRI2, A_SLST_CNT_PRI2.actual)
     `RAL_FIELD_CP_1(A_SLST_CNT_PRI2, A_SLST_CNT_PRI2.actual, 0)
     `RAL_FIELD_CP(A_SLST_CNT_PRI3, A_SLST_CNT_PRI3.actual)
     `RAL_FIELD_CP_1(A_SLST_CNT_PRI3, A_SLST_CNT_PRI3.actual, 0)
     `RAL_FIELD_CP(A_SCH_CNT, A_SCH_CNT.actual)
     `RAL_FIELD_CP_1(A_SCH_CNT, A_SCH_CNT.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_3(RSVZ0, RSVZ0.actual, 0,1,2)
     `RAL_FIELD_CP(F_ENQ_CNT_PRI0, F_ENQ_CNT_PRI0.actual)
     `RAL_FIELD_CP_1(F_ENQ_CNT_PRI0, F_ENQ_CNT_PRI0.actual, 0)
     `RAL_FIELD_CP(F_ENQ_CNT_PRI1, F_ENQ_CNT_PRI1.actual)
     `RAL_FIELD_CP_1(F_ENQ_CNT_PRI1, F_ENQ_CNT_PRI1.actual, 0)
     `RAL_FIELD_CP(F_ENQ_CNT_PRI2, F_ENQ_CNT_PRI2.actual)
     `RAL_FIELD_CP_1(F_ENQ_CNT_PRI2, F_ENQ_CNT_PRI2.actual, 0)
     `RAL_FIELD_CP(F_ENQ_CNT_PRI3, F_ENQ_CNT_PRI3.actual)
     `RAL_FIELD_CP_1(F_ENQ_CNT_PRI3, F_ENQ_CNT_PRI3.actual, 0)
     `RAL_FIELD_CP(F_RLST_CNT_PRI0, F_RLST_CNT_PRI0.actual)
     `RAL_FIELD_CP_1(F_RLST_CNT_PRI0, F_RLST_CNT_PRI0.actual, 0)
     `RAL_FIELD_CP(F_RLST_CNT_PRI1, F_RLST_CNT_PRI1.actual)
     `RAL_FIELD_CP_1(F_RLST_CNT_PRI1, F_RLST_CNT_PRI1.actual, 0)
     `RAL_FIELD_CP(F_RLST_CNT_PRI2, F_RLST_CNT_PRI2.actual)
     `RAL_FIELD_CP_1(F_RLST_CNT_PRI2, F_RLST_CNT_PRI2.actual, 0)
     `RAL_FIELD_CP(F_RLST_CNT_PRI3, F_RLST_CNT_PRI3.actual)
     `RAL_FIELD_CP_1(F_RLST_CNT_PRI3, F_RLST_CNT_PRI3.actual, 0)
     `RAL_FIELD_CP(F_SLST_CNT_PRI0, F_SLST_CNT_PRI0.actual)
     `RAL_FIELD_CP_1(F_SLST_CNT_PRI0, F_SLST_CNT_PRI0.actual, 0)
     `RAL_FIELD_CP(F_SLST_CNT_PRI1, F_SLST_CNT_PRI1.actual)
     `RAL_FIELD_CP_1(F_SLST_CNT_PRI1, F_SLST_CNT_PRI1.actual, 0)
     `RAL_FIELD_CP(F_SLST_CNT_PRI2, F_SLST_CNT_PRI2.actual)
     `RAL_FIELD_CP_1(F_SLST_CNT_PRI2, F_SLST_CNT_PRI2.actual, 0)
     `RAL_FIELD_CP(F_SLST_CNT_PRI3, F_SLST_CNT_PRI3.actual)
     `RAL_FIELD_CP_1(F_SLST_CNT_PRI3, F_SLST_CNT_PRI3.actual, 0)
     `RAL_FIELD_CP(F_SCH_CNT, F_SCH_CNT.actual)
     `RAL_FIELD_CP_1(F_SCH_CNT, F_SCH_CNT.actual, 0)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.actual)
     `RAL_FIELD_CP_2(RSVZ1, RSVZ1.actual, 0,1)
     `RAL_FIELD_CP(INTERRUPT, INTERRUPT.actual)
     `RAL_FIELD_CP_1(INTERRUPT, INTERRUPT.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    A_ENQ_CNT_PRI0 = new("A_ENQ_CNT_PRI0", "RW/V", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[0:0]"});
    A_ENQ_CNT_PRI0.set_powerwell("vcccfn_gated");
    A_ENQ_CNT_PRI0.set_rand_mode(0);
   A_ENQ_CNT_PRI0.set_reset_signame("hqm_inp_gated_rst_n");
    A_ENQ_CNT_PRI0.set_logical_path("HQMID");
    void'(add_field( A_ENQ_CNT_PRI0 ));

    A_ENQ_CNT_PRI1 = new("A_ENQ_CNT_PRI1", "RW/V", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[1:1]"});
    A_ENQ_CNT_PRI1.set_powerwell("vcccfn_gated");
    A_ENQ_CNT_PRI1.set_rand_mode(0);
   A_ENQ_CNT_PRI1.set_reset_signame("hqm_inp_gated_rst_n");
    A_ENQ_CNT_PRI1.set_logical_path("HQMID");
    void'(add_field( A_ENQ_CNT_PRI1 ));

    A_ENQ_CNT_PRI2 = new("A_ENQ_CNT_PRI2", "RW/V", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[2:2]"});
    A_ENQ_CNT_PRI2.set_powerwell("vcccfn_gated");
    A_ENQ_CNT_PRI2.set_rand_mode(0);
   A_ENQ_CNT_PRI2.set_reset_signame("hqm_inp_gated_rst_n");
    A_ENQ_CNT_PRI2.set_logical_path("HQMID");
    void'(add_field( A_ENQ_CNT_PRI2 ));

    A_ENQ_CNT_PRI3 = new("A_ENQ_CNT_PRI3", "RW/V", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[3:3]"});
    A_ENQ_CNT_PRI3.set_powerwell("vcccfn_gated");
    A_ENQ_CNT_PRI3.set_rand_mode(0);
   A_ENQ_CNT_PRI3.set_reset_signame("hqm_inp_gated_rst_n");
    A_ENQ_CNT_PRI3.set_logical_path("HQMID");
    void'(add_field( A_ENQ_CNT_PRI3 ));

    A_RLST_CNT_PRI0 = new("A_RLST_CNT_PRI0", "RW/V", 1, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[4:4]"});
    A_RLST_CNT_PRI0.set_powerwell("vcccfn_gated");
    A_RLST_CNT_PRI0.set_rand_mode(0);
   A_RLST_CNT_PRI0.set_reset_signame("hqm_inp_gated_rst_n");
    A_RLST_CNT_PRI0.set_logical_path("HQMID");
    void'(add_field( A_RLST_CNT_PRI0 ));

    A_RLST_CNT_PRI1 = new("A_RLST_CNT_PRI1", "RW/V", 1, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[5:5]"});
    A_RLST_CNT_PRI1.set_powerwell("vcccfn_gated");
    A_RLST_CNT_PRI1.set_rand_mode(0);
   A_RLST_CNT_PRI1.set_reset_signame("hqm_inp_gated_rst_n");
    A_RLST_CNT_PRI1.set_logical_path("HQMID");
    void'(add_field( A_RLST_CNT_PRI1 ));

    A_RLST_CNT_PRI2 = new("A_RLST_CNT_PRI2", "RW/V", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[6:6]"});
    A_RLST_CNT_PRI2.set_powerwell("vcccfn_gated");
    A_RLST_CNT_PRI2.set_rand_mode(0);
   A_RLST_CNT_PRI2.set_reset_signame("hqm_inp_gated_rst_n");
    A_RLST_CNT_PRI2.set_logical_path("HQMID");
    void'(add_field( A_RLST_CNT_PRI2 ));

    A_RLST_CNT_PRI3 = new("A_RLST_CNT_PRI3", "RW/V", 1, 7, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[7:7]"});
    A_RLST_CNT_PRI3.set_powerwell("vcccfn_gated");
    A_RLST_CNT_PRI3.set_rand_mode(0);
   A_RLST_CNT_PRI3.set_reset_signame("hqm_inp_gated_rst_n");
    A_RLST_CNT_PRI3.set_logical_path("HQMID");
    void'(add_field( A_RLST_CNT_PRI3 ));

    A_SLST_CNT_PRI0 = new("A_SLST_CNT_PRI0", "RW/V", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[8:8]"});
    A_SLST_CNT_PRI0.set_powerwell("vcccfn_gated");
    A_SLST_CNT_PRI0.set_rand_mode(0);
   A_SLST_CNT_PRI0.set_reset_signame("hqm_inp_gated_rst_n");
    A_SLST_CNT_PRI0.set_logical_path("HQMID");
    void'(add_field( A_SLST_CNT_PRI0 ));

    A_SLST_CNT_PRI1 = new("A_SLST_CNT_PRI1", "RW/V", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[9:9]"});
    A_SLST_CNT_PRI1.set_powerwell("vcccfn_gated");
    A_SLST_CNT_PRI1.set_rand_mode(0);
   A_SLST_CNT_PRI1.set_reset_signame("hqm_inp_gated_rst_n");
    A_SLST_CNT_PRI1.set_logical_path("HQMID");
    void'(add_field( A_SLST_CNT_PRI1 ));

    A_SLST_CNT_PRI2 = new("A_SLST_CNT_PRI2", "RW/V", 1, 10, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[10:10]"});
    A_SLST_CNT_PRI2.set_powerwell("vcccfn_gated");
    A_SLST_CNT_PRI2.set_rand_mode(0);
   A_SLST_CNT_PRI2.set_reset_signame("hqm_inp_gated_rst_n");
    A_SLST_CNT_PRI2.set_logical_path("HQMID");
    void'(add_field( A_SLST_CNT_PRI2 ));

    A_SLST_CNT_PRI3 = new("A_SLST_CNT_PRI3", "RW/V", 1, 11, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[11:11]"});
    A_SLST_CNT_PRI3.set_powerwell("vcccfn_gated");
    A_SLST_CNT_PRI3.set_rand_mode(0);
   A_SLST_CNT_PRI3.set_reset_signame("hqm_inp_gated_rst_n");
    A_SLST_CNT_PRI3.set_logical_path("HQMID");
    void'(add_field( A_SLST_CNT_PRI3 ));

    A_SCH_CNT = new("A_SCH_CNT", "RW/V", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[12:12]"});
    A_SCH_CNT.set_powerwell("vcccfn_gated");
    A_SCH_CNT.set_rand_mode(0);
   A_SCH_CNT.set_reset_signame("hqm_inp_gated_rst_n");
    A_SCH_CNT.set_logical_path("HQMID");
    void'(add_field( A_SCH_CNT ));

    RSVZ0 = new("RSVZ0", "RW/V", 3, 13, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[15:13]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

    F_ENQ_CNT_PRI0 = new("F_ENQ_CNT_PRI0", "RW/V", 1, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[16:16]"});
    F_ENQ_CNT_PRI0.set_powerwell("vcccfn_gated");
    F_ENQ_CNT_PRI0.set_rand_mode(0);
   F_ENQ_CNT_PRI0.set_reset_signame("hqm_inp_gated_rst_n");
    F_ENQ_CNT_PRI0.set_logical_path("HQMID");
    void'(add_field( F_ENQ_CNT_PRI0 ));

    F_ENQ_CNT_PRI1 = new("F_ENQ_CNT_PRI1", "RW/V", 1, 17, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[17:17]"});
    F_ENQ_CNT_PRI1.set_powerwell("vcccfn_gated");
    F_ENQ_CNT_PRI1.set_rand_mode(0);
   F_ENQ_CNT_PRI1.set_reset_signame("hqm_inp_gated_rst_n");
    F_ENQ_CNT_PRI1.set_logical_path("HQMID");
    void'(add_field( F_ENQ_CNT_PRI1 ));

    F_ENQ_CNT_PRI2 = new("F_ENQ_CNT_PRI2", "RW/V", 1, 18, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[18:18]"});
    F_ENQ_CNT_PRI2.set_powerwell("vcccfn_gated");
    F_ENQ_CNT_PRI2.set_rand_mode(0);
   F_ENQ_CNT_PRI2.set_reset_signame("hqm_inp_gated_rst_n");
    F_ENQ_CNT_PRI2.set_logical_path("HQMID");
    void'(add_field( F_ENQ_CNT_PRI2 ));

    F_ENQ_CNT_PRI3 = new("F_ENQ_CNT_PRI3", "RW/V", 1, 19, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[19:19]"});
    F_ENQ_CNT_PRI3.set_powerwell("vcccfn_gated");
    F_ENQ_CNT_PRI3.set_rand_mode(0);
   F_ENQ_CNT_PRI3.set_reset_signame("hqm_inp_gated_rst_n");
    F_ENQ_CNT_PRI3.set_logical_path("HQMID");
    void'(add_field( F_ENQ_CNT_PRI3 ));

    F_RLST_CNT_PRI0 = new("F_RLST_CNT_PRI0", "RW/V", 1, 20, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[20:20]"});
    F_RLST_CNT_PRI0.set_powerwell("vcccfn_gated");
    F_RLST_CNT_PRI0.set_rand_mode(0);
   F_RLST_CNT_PRI0.set_reset_signame("hqm_inp_gated_rst_n");
    F_RLST_CNT_PRI0.set_logical_path("HQMID");
    void'(add_field( F_RLST_CNT_PRI0 ));

    F_RLST_CNT_PRI1 = new("F_RLST_CNT_PRI1", "RW/V", 1, 21, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[21:21]"});
    F_RLST_CNT_PRI1.set_powerwell("vcccfn_gated");
    F_RLST_CNT_PRI1.set_rand_mode(0);
   F_RLST_CNT_PRI1.set_reset_signame("hqm_inp_gated_rst_n");
    F_RLST_CNT_PRI1.set_logical_path("HQMID");
    void'(add_field( F_RLST_CNT_PRI1 ));

    F_RLST_CNT_PRI2 = new("F_RLST_CNT_PRI2", "RW/V", 1, 22, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[22:22]"});
    F_RLST_CNT_PRI2.set_powerwell("vcccfn_gated");
    F_RLST_CNT_PRI2.set_rand_mode(0);
   F_RLST_CNT_PRI2.set_reset_signame("hqm_inp_gated_rst_n");
    F_RLST_CNT_PRI2.set_logical_path("HQMID");
    void'(add_field( F_RLST_CNT_PRI2 ));

    F_RLST_CNT_PRI3 = new("F_RLST_CNT_PRI3", "RW/V", 1, 23, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[23:23]"});
    F_RLST_CNT_PRI3.set_powerwell("vcccfn_gated");
    F_RLST_CNT_PRI3.set_rand_mode(0);
   F_RLST_CNT_PRI3.set_reset_signame("hqm_inp_gated_rst_n");
    F_RLST_CNT_PRI3.set_logical_path("HQMID");
    void'(add_field( F_RLST_CNT_PRI3 ));

    F_SLST_CNT_PRI0 = new("F_SLST_CNT_PRI0", "RW/V", 1, 24, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[24:24]"});
    F_SLST_CNT_PRI0.set_powerwell("vcccfn_gated");
    F_SLST_CNT_PRI0.set_rand_mode(0);
   F_SLST_CNT_PRI0.set_reset_signame("hqm_inp_gated_rst_n");
    F_SLST_CNT_PRI0.set_logical_path("HQMID");
    void'(add_field( F_SLST_CNT_PRI0 ));

    F_SLST_CNT_PRI1 = new("F_SLST_CNT_PRI1", "RW/V", 1, 25, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[25:25]"});
    F_SLST_CNT_PRI1.set_powerwell("vcccfn_gated");
    F_SLST_CNT_PRI1.set_rand_mode(0);
   F_SLST_CNT_PRI1.set_reset_signame("hqm_inp_gated_rst_n");
    F_SLST_CNT_PRI1.set_logical_path("HQMID");
    void'(add_field( F_SLST_CNT_PRI1 ));

    F_SLST_CNT_PRI2 = new("F_SLST_CNT_PRI2", "RW/V", 1, 26, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[26:26]"});
    F_SLST_CNT_PRI2.set_powerwell("vcccfn_gated");
    F_SLST_CNT_PRI2.set_rand_mode(0);
   F_SLST_CNT_PRI2.set_reset_signame("hqm_inp_gated_rst_n");
    F_SLST_CNT_PRI2.set_logical_path("HQMID");
    void'(add_field( F_SLST_CNT_PRI2 ));

    F_SLST_CNT_PRI3 = new("F_SLST_CNT_PRI3", "RW/V", 1, 27, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[27:27]"});
    F_SLST_CNT_PRI3.set_powerwell("vcccfn_gated");
    F_SLST_CNT_PRI3.set_rand_mode(0);
   F_SLST_CNT_PRI3.set_reset_signame("hqm_inp_gated_rst_n");
    F_SLST_CNT_PRI3.set_logical_path("HQMID");
    void'(add_field( F_SLST_CNT_PRI3 ));

    F_SCH_CNT = new("F_SCH_CNT", "RW/V", 1, 28, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[28:28]"});
    F_SCH_CNT.set_powerwell("vcccfn_gated");
    F_SCH_CNT.set_rand_mode(0);
   F_SCH_CNT.set_reset_signame("hqm_inp_gated_rst_n");
    F_SCH_CNT.set_logical_path("HQMID");
    void'(add_field( F_SCH_CNT ));

    RSVZ1 = new("RSVZ1", "RW/V", 2, 29, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[30:29]"});
    RSVZ1.set_powerwell("vcccfn_gated");
    RSVZ1.set_rand_mode(0);
   RSVZ1.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ1.set_logical_path("HQMID");
    void'(add_field( RSVZ1 ));

    INTERRUPT = new("INTERRUPT", "RW/V", 1, 31, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[31:31]"});
    INTERRUPT.set_powerwell("vcccfn_gated");
    INTERRUPT.set_rand_mode(0);
   INTERRUPT.set_reset_signame("hqm_inp_gated_rst_n");
    INTERRUPT.set_logical_path("HQMID");
    void'(add_field( INTERRUPT ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_01_reg) 
endclass : hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_01_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field RMW_LL_RLST_CNT_P3_HOLD;
  sla_ral_field RMW_LL_RLST_CNT_P2_HOLD;
  sla_ral_field RMW_LL_RLST_CNT_P1_HOLD;
  sla_ral_field RMW_LL_RLST_CNT_P0_HOLD;
  sla_ral_field RMW_LL_RDYLST_HPNXT_P3_HOLD;
  sla_ral_field RMW_LL_RDYLST_HPNXT_P2_HOLD;
  sla_ral_field RMW_LL_RDYLST_HPNXT_P1_HOLD;
  sla_ral_field RMW_LL_RDYLST_HPNXT_P0_HOLD;
  sla_ral_field RMW_LL_RDYLST_TP_P3_HOLD;
  sla_ral_field RMW_LL_RDYLST_TP_P2_HOLD;
  sla_ral_field RMW_LL_RDYLST_TP_P1_HOLD;
  sla_ral_field RMW_LL_RDYLST_TP_P0_HOLD;
  sla_ral_field RMW_LL_RDYLST_HP_P3_HOLD;
  sla_ral_field RMW_LL_RDYLST_HP_P2_HOLD;
  sla_ral_field RMW_LL_RDYLST_HP_P1_HOLD;
  sla_ral_field RMW_LL_RDYLST_HP_P0_HOLD;
  sla_ral_field RMW_FID2CQQIDIX_P3_HOLD;
  sla_ral_field RMW_FID2CQQIDIX_P2_HOLD;
  sla_ral_field RMW_FID2CQQIDIX_P1_HOLD;
  sla_ral_field RMW_FID2CQQIDIX_P0_HOLD;
  sla_ral_field FIFO_AP_LSP_ENQ_FULL;
  sla_ral_field FIFO_AQED_AP_ENQ_FULL;
  sla_ral_field FIFO_AP_AQED_FULL;
  sla_ral_field SMON_ENABLED;
  sla_ral_field CFG_INTERFACE_F;
  sla_ral_field CFG_PIPE_HEALTH_HOLD_01_F;
  sla_ral_field CFG_PIPE_HEALTH_HOLD_00_F;
  sla_ral_field CFG_PIPE_HEALTH_VALID_01_F;
  sla_ral_field CFG_PIPE_HEALTH_VALID_00_F;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P3_HOLD, RMW_LL_RLST_CNT_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P3_HOLD, RMW_LL_RLST_CNT_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P2_HOLD, RMW_LL_RLST_CNT_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P2_HOLD, RMW_LL_RLST_CNT_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P1_HOLD, RMW_LL_RLST_CNT_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P1_HOLD, RMW_LL_RLST_CNT_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P0_HOLD, RMW_LL_RLST_CNT_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P0_HOLD, RMW_LL_RLST_CNT_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P3_HOLD, RMW_LL_RDYLST_HPNXT_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P3_HOLD, RMW_LL_RDYLST_HPNXT_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P2_HOLD, RMW_LL_RDYLST_HPNXT_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P2_HOLD, RMW_LL_RDYLST_HPNXT_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P1_HOLD, RMW_LL_RDYLST_HPNXT_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P1_HOLD, RMW_LL_RDYLST_HPNXT_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P0_HOLD, RMW_LL_RDYLST_HPNXT_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P0_HOLD, RMW_LL_RDYLST_HPNXT_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P3_HOLD, RMW_LL_RDYLST_TP_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P3_HOLD, RMW_LL_RDYLST_TP_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P2_HOLD, RMW_LL_RDYLST_TP_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P2_HOLD, RMW_LL_RDYLST_TP_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P1_HOLD, RMW_LL_RDYLST_TP_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P1_HOLD, RMW_LL_RDYLST_TP_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P0_HOLD, RMW_LL_RDYLST_TP_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P0_HOLD, RMW_LL_RDYLST_TP_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P3_HOLD, RMW_LL_RDYLST_HP_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P3_HOLD, RMW_LL_RDYLST_HP_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P2_HOLD, RMW_LL_RDYLST_HP_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P2_HOLD, RMW_LL_RDYLST_HP_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P1_HOLD, RMW_LL_RDYLST_HP_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P1_HOLD, RMW_LL_RDYLST_HP_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P0_HOLD, RMW_LL_RDYLST_HP_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P0_HOLD, RMW_LL_RDYLST_HP_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P3_HOLD, RMW_FID2CQQIDIX_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P3_HOLD, RMW_FID2CQQIDIX_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P2_HOLD, RMW_FID2CQQIDIX_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P2_HOLD, RMW_FID2CQQIDIX_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P1_HOLD, RMW_FID2CQQIDIX_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P1_HOLD, RMW_FID2CQQIDIX_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P0_HOLD, RMW_FID2CQQIDIX_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P0_HOLD, RMW_FID2CQQIDIX_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(FIFO_AP_LSP_ENQ_FULL, FIFO_AP_LSP_ENQ_FULL.desired)
     `RAL_FIELD_CP_1(FIFO_AP_LSP_ENQ_FULL, FIFO_AP_LSP_ENQ_FULL.desired, 0)
     `RAL_FIELD_CP(FIFO_AQED_AP_ENQ_FULL, FIFO_AQED_AP_ENQ_FULL.desired)
     `RAL_FIELD_CP_1(FIFO_AQED_AP_ENQ_FULL, FIFO_AQED_AP_ENQ_FULL.desired, 0)
     `RAL_FIELD_CP(FIFO_AP_AQED_FULL, FIFO_AP_AQED_FULL.desired)
     `RAL_FIELD_CP_1(FIFO_AP_AQED_FULL, FIFO_AP_AQED_FULL.desired, 0)
     `RAL_FIELD_CP(SMON_ENABLED, SMON_ENABLED.desired)
     `RAL_FIELD_CP_1(SMON_ENABLED, SMON_ENABLED.desired, 0)
     `RAL_FIELD_CP(CFG_INTERFACE_F, CFG_INTERFACE_F.desired)
     `RAL_FIELD_CP_1(CFG_INTERFACE_F, CFG_INTERFACE_F.desired, 0)
     `RAL_FIELD_CP(CFG_PIPE_HEALTH_HOLD_01_F, CFG_PIPE_HEALTH_HOLD_01_F.desired)
     `RAL_FIELD_CP_1(CFG_PIPE_HEALTH_HOLD_01_F, CFG_PIPE_HEALTH_HOLD_01_F.desired, 0)
     `RAL_FIELD_CP(CFG_PIPE_HEALTH_HOLD_00_F, CFG_PIPE_HEALTH_HOLD_00_F.desired)
     `RAL_FIELD_CP_1(CFG_PIPE_HEALTH_HOLD_00_F, CFG_PIPE_HEALTH_HOLD_00_F.desired, 0)
     `RAL_FIELD_CP(CFG_PIPE_HEALTH_VALID_01_F, CFG_PIPE_HEALTH_VALID_01_F.desired)
     `RAL_FIELD_CP_1(CFG_PIPE_HEALTH_VALID_01_F, CFG_PIPE_HEALTH_VALID_01_F.desired, 0)
     `RAL_FIELD_CP(CFG_PIPE_HEALTH_VALID_00_F, CFG_PIPE_HEALTH_VALID_00_F.desired)
     `RAL_FIELD_CP_1(CFG_PIPE_HEALTH_VALID_00_F, CFG_PIPE_HEALTH_VALID_00_F.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P3_HOLD, RMW_LL_RLST_CNT_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P3_HOLD, RMW_LL_RLST_CNT_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P2_HOLD, RMW_LL_RLST_CNT_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P2_HOLD, RMW_LL_RLST_CNT_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P1_HOLD, RMW_LL_RLST_CNT_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P1_HOLD, RMW_LL_RLST_CNT_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P0_HOLD, RMW_LL_RLST_CNT_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P0_HOLD, RMW_LL_RLST_CNT_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P3_HOLD, RMW_LL_RDYLST_HPNXT_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P3_HOLD, RMW_LL_RDYLST_HPNXT_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P2_HOLD, RMW_LL_RDYLST_HPNXT_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P2_HOLD, RMW_LL_RDYLST_HPNXT_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P1_HOLD, RMW_LL_RDYLST_HPNXT_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P1_HOLD, RMW_LL_RDYLST_HPNXT_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P0_HOLD, RMW_LL_RDYLST_HPNXT_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P0_HOLD, RMW_LL_RDYLST_HPNXT_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P3_HOLD, RMW_LL_RDYLST_TP_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P3_HOLD, RMW_LL_RDYLST_TP_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P2_HOLD, RMW_LL_RDYLST_TP_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P2_HOLD, RMW_LL_RDYLST_TP_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P1_HOLD, RMW_LL_RDYLST_TP_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P1_HOLD, RMW_LL_RDYLST_TP_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P0_HOLD, RMW_LL_RDYLST_TP_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P0_HOLD, RMW_LL_RDYLST_TP_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P3_HOLD, RMW_LL_RDYLST_HP_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P3_HOLD, RMW_LL_RDYLST_HP_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P2_HOLD, RMW_LL_RDYLST_HP_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P2_HOLD, RMW_LL_RDYLST_HP_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P1_HOLD, RMW_LL_RDYLST_HP_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P1_HOLD, RMW_LL_RDYLST_HP_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P0_HOLD, RMW_LL_RDYLST_HP_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P0_HOLD, RMW_LL_RDYLST_HP_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P3_HOLD, RMW_FID2CQQIDIX_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P3_HOLD, RMW_FID2CQQIDIX_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P2_HOLD, RMW_FID2CQQIDIX_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P2_HOLD, RMW_FID2CQQIDIX_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P1_HOLD, RMW_FID2CQQIDIX_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P1_HOLD, RMW_FID2CQQIDIX_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P0_HOLD, RMW_FID2CQQIDIX_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P0_HOLD, RMW_FID2CQQIDIX_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(FIFO_AP_LSP_ENQ_FULL, FIFO_AP_LSP_ENQ_FULL.actual)
     `RAL_FIELD_CP_1(FIFO_AP_LSP_ENQ_FULL, FIFO_AP_LSP_ENQ_FULL.actual, 0)
     `RAL_FIELD_CP(FIFO_AQED_AP_ENQ_FULL, FIFO_AQED_AP_ENQ_FULL.actual)
     `RAL_FIELD_CP_1(FIFO_AQED_AP_ENQ_FULL, FIFO_AQED_AP_ENQ_FULL.actual, 0)
     `RAL_FIELD_CP(FIFO_AP_AQED_FULL, FIFO_AP_AQED_FULL.actual)
     `RAL_FIELD_CP_1(FIFO_AP_AQED_FULL, FIFO_AP_AQED_FULL.actual, 0)
     `RAL_FIELD_CP(SMON_ENABLED, SMON_ENABLED.actual)
     `RAL_FIELD_CP_1(SMON_ENABLED, SMON_ENABLED.actual, 0)
     `RAL_FIELD_CP(CFG_INTERFACE_F, CFG_INTERFACE_F.actual)
     `RAL_FIELD_CP_1(CFG_INTERFACE_F, CFG_INTERFACE_F.actual, 0)
     `RAL_FIELD_CP(CFG_PIPE_HEALTH_HOLD_01_F, CFG_PIPE_HEALTH_HOLD_01_F.actual)
     `RAL_FIELD_CP_1(CFG_PIPE_HEALTH_HOLD_01_F, CFG_PIPE_HEALTH_HOLD_01_F.actual, 0)
     `RAL_FIELD_CP(CFG_PIPE_HEALTH_HOLD_00_F, CFG_PIPE_HEALTH_HOLD_00_F.actual)
     `RAL_FIELD_CP_1(CFG_PIPE_HEALTH_HOLD_00_F, CFG_PIPE_HEALTH_HOLD_00_F.actual, 0)
     `RAL_FIELD_CP(CFG_PIPE_HEALTH_VALID_01_F, CFG_PIPE_HEALTH_VALID_01_F.actual)
     `RAL_FIELD_CP_1(CFG_PIPE_HEALTH_VALID_01_F, CFG_PIPE_HEALTH_VALID_01_F.actual, 0)
     `RAL_FIELD_CP(CFG_PIPE_HEALTH_VALID_00_F, CFG_PIPE_HEALTH_VALID_00_F.actual)
     `RAL_FIELD_CP_1(CFG_PIPE_HEALTH_VALID_00_F, CFG_PIPE_HEALTH_VALID_00_F.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    RMW_LL_RLST_CNT_P3_HOLD = new("RMW_LL_RLST_CNT_P3_HOLD", "RO/V", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[0:0]"});
    RMW_LL_RLST_CNT_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RLST_CNT_P3_HOLD.set_rand_mode(0);
   RMW_LL_RLST_CNT_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RLST_CNT_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RLST_CNT_P3_HOLD ));

    RMW_LL_RLST_CNT_P2_HOLD = new("RMW_LL_RLST_CNT_P2_HOLD", "RO/V", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[1:1]"});
    RMW_LL_RLST_CNT_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RLST_CNT_P2_HOLD.set_rand_mode(0);
   RMW_LL_RLST_CNT_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RLST_CNT_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RLST_CNT_P2_HOLD ));

    RMW_LL_RLST_CNT_P1_HOLD = new("RMW_LL_RLST_CNT_P1_HOLD", "RO/V", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[2:2]"});
    RMW_LL_RLST_CNT_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RLST_CNT_P1_HOLD.set_rand_mode(0);
   RMW_LL_RLST_CNT_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RLST_CNT_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RLST_CNT_P1_HOLD ));

    RMW_LL_RLST_CNT_P0_HOLD = new("RMW_LL_RLST_CNT_P0_HOLD", "RO/V", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[3:3]"});
    RMW_LL_RLST_CNT_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RLST_CNT_P0_HOLD.set_rand_mode(0);
   RMW_LL_RLST_CNT_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RLST_CNT_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RLST_CNT_P0_HOLD ));

    RMW_LL_RDYLST_HPNXT_P3_HOLD = new("RMW_LL_RDYLST_HPNXT_P3_HOLD", "RO/V", 1, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[4:4]"});
    RMW_LL_RDYLST_HPNXT_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HPNXT_P3_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_HPNXT_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HPNXT_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HPNXT_P3_HOLD ));

    RMW_LL_RDYLST_HPNXT_P2_HOLD = new("RMW_LL_RDYLST_HPNXT_P2_HOLD", "RO/V", 1, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[5:5]"});
    RMW_LL_RDYLST_HPNXT_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HPNXT_P2_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_HPNXT_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HPNXT_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HPNXT_P2_HOLD ));

    RMW_LL_RDYLST_HPNXT_P1_HOLD = new("RMW_LL_RDYLST_HPNXT_P1_HOLD", "RO/V", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[6:6]"});
    RMW_LL_RDYLST_HPNXT_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HPNXT_P1_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_HPNXT_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HPNXT_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HPNXT_P1_HOLD ));

    RMW_LL_RDYLST_HPNXT_P0_HOLD = new("RMW_LL_RDYLST_HPNXT_P0_HOLD", "RO/V", 1, 7, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[7:7]"});
    RMW_LL_RDYLST_HPNXT_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HPNXT_P0_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_HPNXT_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HPNXT_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HPNXT_P0_HOLD ));

    RMW_LL_RDYLST_TP_P3_HOLD = new("RMW_LL_RDYLST_TP_P3_HOLD", "RO/V", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[8:8]"});
    RMW_LL_RDYLST_TP_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_TP_P3_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_TP_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_TP_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_TP_P3_HOLD ));

    RMW_LL_RDYLST_TP_P2_HOLD = new("RMW_LL_RDYLST_TP_P2_HOLD", "RO/V", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[9:9]"});
    RMW_LL_RDYLST_TP_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_TP_P2_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_TP_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_TP_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_TP_P2_HOLD ));

    RMW_LL_RDYLST_TP_P1_HOLD = new("RMW_LL_RDYLST_TP_P1_HOLD", "RO/V", 1, 10, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[10:10]"});
    RMW_LL_RDYLST_TP_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_TP_P1_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_TP_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_TP_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_TP_P1_HOLD ));

    RMW_LL_RDYLST_TP_P0_HOLD = new("RMW_LL_RDYLST_TP_P0_HOLD", "RO/V", 1, 11, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[11:11]"});
    RMW_LL_RDYLST_TP_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_TP_P0_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_TP_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_TP_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_TP_P0_HOLD ));

    RMW_LL_RDYLST_HP_P3_HOLD = new("RMW_LL_RDYLST_HP_P3_HOLD", "RO/V", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[12:12]"});
    RMW_LL_RDYLST_HP_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HP_P3_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_HP_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HP_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HP_P3_HOLD ));

    RMW_LL_RDYLST_HP_P2_HOLD = new("RMW_LL_RDYLST_HP_P2_HOLD", "RO/V", 1, 13, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[13:13]"});
    RMW_LL_RDYLST_HP_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HP_P2_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_HP_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HP_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HP_P2_HOLD ));

    RMW_LL_RDYLST_HP_P1_HOLD = new("RMW_LL_RDYLST_HP_P1_HOLD", "RO/V", 1, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[14:14]"});
    RMW_LL_RDYLST_HP_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HP_P1_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_HP_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HP_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HP_P1_HOLD ));

    RMW_LL_RDYLST_HP_P0_HOLD = new("RMW_LL_RDYLST_HP_P0_HOLD", "RO/V", 1, 15, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[15:15]"});
    RMW_LL_RDYLST_HP_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HP_P0_HOLD.set_rand_mode(0);
   RMW_LL_RDYLST_HP_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HP_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HP_P0_HOLD ));

    RMW_FID2CQQIDIX_P3_HOLD = new("RMW_FID2CQQIDIX_P3_HOLD", "RO/V", 1, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[16:16]"});
    RMW_FID2CQQIDIX_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_FID2CQQIDIX_P3_HOLD.set_rand_mode(0);
   RMW_FID2CQQIDIX_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_FID2CQQIDIX_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_FID2CQQIDIX_P3_HOLD ));

    RMW_FID2CQQIDIX_P2_HOLD = new("RMW_FID2CQQIDIX_P2_HOLD", "RO/V", 1, 17, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[17:17]"});
    RMW_FID2CQQIDIX_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_FID2CQQIDIX_P2_HOLD.set_rand_mode(0);
   RMW_FID2CQQIDIX_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_FID2CQQIDIX_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_FID2CQQIDIX_P2_HOLD ));

    RMW_FID2CQQIDIX_P1_HOLD = new("RMW_FID2CQQIDIX_P1_HOLD", "RO/V", 1, 18, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[18:18]"});
    RMW_FID2CQQIDIX_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_FID2CQQIDIX_P1_HOLD.set_rand_mode(0);
   RMW_FID2CQQIDIX_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_FID2CQQIDIX_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_FID2CQQIDIX_P1_HOLD ));

    RMW_FID2CQQIDIX_P0_HOLD = new("RMW_FID2CQQIDIX_P0_HOLD", "RO/V", 1, 19, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[19:19]"});
    RMW_FID2CQQIDIX_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_FID2CQQIDIX_P0_HOLD.set_rand_mode(0);
   RMW_FID2CQQIDIX_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_FID2CQQIDIX_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_FID2CQQIDIX_P0_HOLD ));

    FIFO_AP_LSP_ENQ_FULL = new("FIFO_AP_LSP_ENQ_FULL", "RO/V", 1, 20, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[20:20]"});
    FIFO_AP_LSP_ENQ_FULL.set_powerwell("vcccfn_gated");
    FIFO_AP_LSP_ENQ_FULL.set_rand_mode(0);
   FIFO_AP_LSP_ENQ_FULL.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_AP_LSP_ENQ_FULL.set_logical_path("HQMID");
    void'(add_field( FIFO_AP_LSP_ENQ_FULL ));

    FIFO_AQED_AP_ENQ_FULL = new("FIFO_AQED_AP_ENQ_FULL", "RO/V", 1, 21, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[21:21]"});
    FIFO_AQED_AP_ENQ_FULL.set_powerwell("vcccfn_gated");
    FIFO_AQED_AP_ENQ_FULL.set_rand_mode(0);
   FIFO_AQED_AP_ENQ_FULL.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_AQED_AP_ENQ_FULL.set_logical_path("HQMID");
    void'(add_field( FIFO_AQED_AP_ENQ_FULL ));

    FIFO_AP_AQED_FULL = new("FIFO_AP_AQED_FULL", "RO/V", 1, 22, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[22:22]"});
    FIFO_AP_AQED_FULL.set_powerwell("vcccfn_gated");
    FIFO_AP_AQED_FULL.set_rand_mode(0);
   FIFO_AP_AQED_FULL.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_AP_AQED_FULL.set_logical_path("HQMID");
    void'(add_field( FIFO_AP_AQED_FULL ));

    SMON_ENABLED = new("SMON_ENABLED", "RO/V", 1, 23, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[23:23]"});
    SMON_ENABLED.set_powerwell("vcccfn_gated");
    SMON_ENABLED.set_rand_mode(0);
   SMON_ENABLED.set_reset_signame("hqm_inp_gated_rst_n");
    SMON_ENABLED.set_logical_path("HQMID");
    void'(add_field( SMON_ENABLED ));

    CFG_INTERFACE_F = new("CFG_INTERFACE_F", "RO/V", 1, 24, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[24:24]"});
    CFG_INTERFACE_F.set_powerwell("vcccfn_gated");
    CFG_INTERFACE_F.set_rand_mode(0);
   CFG_INTERFACE_F.set_reset_signame("hqm_inp_gated_rst_n");
    CFG_INTERFACE_F.set_logical_path("HQMID");
    void'(add_field( CFG_INTERFACE_F ));

    CFG_PIPE_HEALTH_HOLD_01_F = new("CFG_PIPE_HEALTH_HOLD_01_F", "RO/V", 1, 25, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[25:25]"});
    CFG_PIPE_HEALTH_HOLD_01_F.set_powerwell("vcccfn_gated");
    CFG_PIPE_HEALTH_HOLD_01_F.set_rand_mode(0);
   CFG_PIPE_HEALTH_HOLD_01_F.set_reset_signame("hqm_inp_gated_rst_n");
    CFG_PIPE_HEALTH_HOLD_01_F.set_logical_path("HQMID");
    void'(add_field( CFG_PIPE_HEALTH_HOLD_01_F ));

    CFG_PIPE_HEALTH_HOLD_00_F = new("CFG_PIPE_HEALTH_HOLD_00_F", "RO/V", 1, 26, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[26:26]"});
    CFG_PIPE_HEALTH_HOLD_00_F.set_powerwell("vcccfn_gated");
    CFG_PIPE_HEALTH_HOLD_00_F.set_rand_mode(0);
   CFG_PIPE_HEALTH_HOLD_00_F.set_reset_signame("hqm_inp_gated_rst_n");
    CFG_PIPE_HEALTH_HOLD_00_F.set_logical_path("HQMID");
    void'(add_field( CFG_PIPE_HEALTH_HOLD_00_F ));

    CFG_PIPE_HEALTH_VALID_01_F = new("CFG_PIPE_HEALTH_VALID_01_F", "RO/V", 1, 27, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[27:27]"});
    CFG_PIPE_HEALTH_VALID_01_F.set_powerwell("vcccfn_gated");
    CFG_PIPE_HEALTH_VALID_01_F.set_rand_mode(0);
   CFG_PIPE_HEALTH_VALID_01_F.set_reset_signame("hqm_inp_gated_rst_n");
    CFG_PIPE_HEALTH_VALID_01_F.set_logical_path("HQMID");
    void'(add_field( CFG_PIPE_HEALTH_VALID_01_F ));

    CFG_PIPE_HEALTH_VALID_00_F = new("CFG_PIPE_HEALTH_VALID_00_F", "RO/V", 1, 28, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[28:28]"});
    CFG_PIPE_HEALTH_VALID_00_F.set_powerwell("vcccfn_gated");
    CFG_PIPE_HEALTH_VALID_00_F.set_rand_mode(0);
   CFG_PIPE_HEALTH_VALID_00_F.set_reset_signame("hqm_inp_gated_rst_n");
    CFG_PIPE_HEALTH_VALID_00_F.set_logical_path("HQMID");
    void'(add_field( CFG_PIPE_HEALTH_VALID_00_F ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg) 
endclass : hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_01_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field RMW_LL_SCH_CNT_P3_HOLD;
  sla_ral_field RMW_LL_SCH_CNT_P2_HOLD;
  sla_ral_field RMW_LL_SCH_CNT_P1_HOLD;
  sla_ral_field RMW_LL_SCH_CNT_P0_HOLD;
  sla_ral_field RMW_LL_ENQ_CNT_S_P3_HOLD;
  sla_ral_field RMW_LL_ENQ_CNT_S_P2_HOLD;
  sla_ral_field RMW_LL_ENQ_CNT_S_P1_HOLD;
  sla_ral_field RMW_LL_ENQ_CNT_S_P0_HOLD;
  sla_ral_field RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD;
  sla_ral_field RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD;
  sla_ral_field RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD;
  sla_ral_field RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD;
  sla_ral_field RMW_LL_SLST_CNT_P3_HOLD;
  sla_ral_field RMW_LL_SLST_CNT_P2_HOLD;
  sla_ral_field RMW_LL_SLST_CNT_P1_HOLD;
  sla_ral_field RMW_LL_SLST_CNT_P0_HOLD;
  sla_ral_field RMW_LL_SCHLST_TPPRV_P3_HOLD;
  sla_ral_field RMW_LL_SCHLST_TPPRV_P2_HOLD;
  sla_ral_field RMW_LL_SCHLST_TPPRV_P1_HOLD;
  sla_ral_field RMW_LL_SCHLST_TPPRV_P0_HOLD;
  sla_ral_field RMW_LL_SCHLST_HPNXT_P3_HOLD;
  sla_ral_field RMW_LL_SCHLST_HPNXT_P2_HOLD;
  sla_ral_field RMW_LL_SCHLST_HPNXT_P1_HOLD;
  sla_ral_field RMW_LL_SCHLST_HPNXT_P0_HOLD;
  sla_ral_field RMW_LL_SCHLST_TP_P3_HOLD;
  sla_ral_field RMW_LL_SCHLST_TP_P2_HOLD;
  sla_ral_field RMW_LL_SCHLST_TP_P1_HOLD;
  sla_ral_field RMW_LL_SCHLST_TP_P0_HOLD;
  sla_ral_field RMW_LL_SCHLST_HP_P3_HOLD;
  sla_ral_field RMW_LL_SCHLST_HP_P2_HOLD;
  sla_ral_field RMW_LL_SCHLST_HP_P1_HOLD;
  sla_ral_field RMW_LL_SCHLST_HP_P0_HOLD;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_01_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P3_HOLD, RMW_LL_SCH_CNT_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P3_HOLD, RMW_LL_SCH_CNT_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P2_HOLD, RMW_LL_SCH_CNT_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P2_HOLD, RMW_LL_SCH_CNT_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P1_HOLD, RMW_LL_SCH_CNT_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P1_HOLD, RMW_LL_SCH_CNT_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P0_HOLD, RMW_LL_SCH_CNT_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P0_HOLD, RMW_LL_SCH_CNT_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P3_HOLD, RMW_LL_ENQ_CNT_S_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P3_HOLD, RMW_LL_ENQ_CNT_S_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P2_HOLD, RMW_LL_ENQ_CNT_S_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P2_HOLD, RMW_LL_ENQ_CNT_S_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P1_HOLD, RMW_LL_ENQ_CNT_S_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P1_HOLD, RMW_LL_ENQ_CNT_S_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P0_HOLD, RMW_LL_ENQ_CNT_S_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P0_HOLD, RMW_LL_ENQ_CNT_S_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P3_HOLD, RMW_LL_SLST_CNT_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P3_HOLD, RMW_LL_SLST_CNT_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P2_HOLD, RMW_LL_SLST_CNT_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P2_HOLD, RMW_LL_SLST_CNT_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P1_HOLD, RMW_LL_SLST_CNT_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P1_HOLD, RMW_LL_SLST_CNT_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P0_HOLD, RMW_LL_SLST_CNT_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P0_HOLD, RMW_LL_SLST_CNT_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P3_HOLD, RMW_LL_SCHLST_TPPRV_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P3_HOLD, RMW_LL_SCHLST_TPPRV_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P2_HOLD, RMW_LL_SCHLST_TPPRV_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P2_HOLD, RMW_LL_SCHLST_TPPRV_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P1_HOLD, RMW_LL_SCHLST_TPPRV_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P1_HOLD, RMW_LL_SCHLST_TPPRV_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P0_HOLD, RMW_LL_SCHLST_TPPRV_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P0_HOLD, RMW_LL_SCHLST_TPPRV_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P3_HOLD, RMW_LL_SCHLST_HPNXT_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P3_HOLD, RMW_LL_SCHLST_HPNXT_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P2_HOLD, RMW_LL_SCHLST_HPNXT_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P2_HOLD, RMW_LL_SCHLST_HPNXT_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P1_HOLD, RMW_LL_SCHLST_HPNXT_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P1_HOLD, RMW_LL_SCHLST_HPNXT_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P0_HOLD, RMW_LL_SCHLST_HPNXT_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P0_HOLD, RMW_LL_SCHLST_HPNXT_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P3_HOLD, RMW_LL_SCHLST_TP_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P3_HOLD, RMW_LL_SCHLST_TP_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P2_HOLD, RMW_LL_SCHLST_TP_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P2_HOLD, RMW_LL_SCHLST_TP_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P1_HOLD, RMW_LL_SCHLST_TP_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P1_HOLD, RMW_LL_SCHLST_TP_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P0_HOLD, RMW_LL_SCHLST_TP_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P0_HOLD, RMW_LL_SCHLST_TP_P0_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P3_HOLD, RMW_LL_SCHLST_HP_P3_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P3_HOLD, RMW_LL_SCHLST_HP_P3_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P2_HOLD, RMW_LL_SCHLST_HP_P2_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P2_HOLD, RMW_LL_SCHLST_HP_P2_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P1_HOLD, RMW_LL_SCHLST_HP_P1_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P1_HOLD, RMW_LL_SCHLST_HP_P1_HOLD.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P0_HOLD, RMW_LL_SCHLST_HP_P0_HOLD.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P0_HOLD, RMW_LL_SCHLST_HP_P0_HOLD.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P3_HOLD, RMW_LL_SCH_CNT_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P3_HOLD, RMW_LL_SCH_CNT_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P2_HOLD, RMW_LL_SCH_CNT_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P2_HOLD, RMW_LL_SCH_CNT_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P1_HOLD, RMW_LL_SCH_CNT_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P1_HOLD, RMW_LL_SCH_CNT_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P0_HOLD, RMW_LL_SCH_CNT_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P0_HOLD, RMW_LL_SCH_CNT_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P3_HOLD, RMW_LL_ENQ_CNT_S_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P3_HOLD, RMW_LL_ENQ_CNT_S_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P2_HOLD, RMW_LL_ENQ_CNT_S_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P2_HOLD, RMW_LL_ENQ_CNT_S_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P1_HOLD, RMW_LL_ENQ_CNT_S_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P1_HOLD, RMW_LL_ENQ_CNT_S_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P0_HOLD, RMW_LL_ENQ_CNT_S_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P0_HOLD, RMW_LL_ENQ_CNT_S_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD, RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P3_HOLD, RMW_LL_SLST_CNT_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P3_HOLD, RMW_LL_SLST_CNT_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P2_HOLD, RMW_LL_SLST_CNT_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P2_HOLD, RMW_LL_SLST_CNT_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P1_HOLD, RMW_LL_SLST_CNT_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P1_HOLD, RMW_LL_SLST_CNT_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P0_HOLD, RMW_LL_SLST_CNT_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P0_HOLD, RMW_LL_SLST_CNT_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P3_HOLD, RMW_LL_SCHLST_TPPRV_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P3_HOLD, RMW_LL_SCHLST_TPPRV_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P2_HOLD, RMW_LL_SCHLST_TPPRV_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P2_HOLD, RMW_LL_SCHLST_TPPRV_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P1_HOLD, RMW_LL_SCHLST_TPPRV_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P1_HOLD, RMW_LL_SCHLST_TPPRV_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P0_HOLD, RMW_LL_SCHLST_TPPRV_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P0_HOLD, RMW_LL_SCHLST_TPPRV_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P3_HOLD, RMW_LL_SCHLST_HPNXT_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P3_HOLD, RMW_LL_SCHLST_HPNXT_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P2_HOLD, RMW_LL_SCHLST_HPNXT_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P2_HOLD, RMW_LL_SCHLST_HPNXT_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P1_HOLD, RMW_LL_SCHLST_HPNXT_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P1_HOLD, RMW_LL_SCHLST_HPNXT_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P0_HOLD, RMW_LL_SCHLST_HPNXT_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P0_HOLD, RMW_LL_SCHLST_HPNXT_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P3_HOLD, RMW_LL_SCHLST_TP_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P3_HOLD, RMW_LL_SCHLST_TP_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P2_HOLD, RMW_LL_SCHLST_TP_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P2_HOLD, RMW_LL_SCHLST_TP_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P1_HOLD, RMW_LL_SCHLST_TP_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P1_HOLD, RMW_LL_SCHLST_TP_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P0_HOLD, RMW_LL_SCHLST_TP_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P0_HOLD, RMW_LL_SCHLST_TP_P0_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P3_HOLD, RMW_LL_SCHLST_HP_P3_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P3_HOLD, RMW_LL_SCHLST_HP_P3_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P2_HOLD, RMW_LL_SCHLST_HP_P2_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P2_HOLD, RMW_LL_SCHLST_HP_P2_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P1_HOLD, RMW_LL_SCHLST_HP_P1_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P1_HOLD, RMW_LL_SCHLST_HP_P1_HOLD.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P0_HOLD, RMW_LL_SCHLST_HP_P0_HOLD.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P0_HOLD, RMW_LL_SCHLST_HP_P0_HOLD.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    RMW_LL_SCH_CNT_P3_HOLD = new("RMW_LL_SCH_CNT_P3_HOLD", "RO/V", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[0:0]"});
    RMW_LL_SCH_CNT_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCH_CNT_P3_HOLD.set_rand_mode(0);
   RMW_LL_SCH_CNT_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCH_CNT_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCH_CNT_P3_HOLD ));

    RMW_LL_SCH_CNT_P2_HOLD = new("RMW_LL_SCH_CNT_P2_HOLD", "RO/V", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[1:1]"});
    RMW_LL_SCH_CNT_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCH_CNT_P2_HOLD.set_rand_mode(0);
   RMW_LL_SCH_CNT_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCH_CNT_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCH_CNT_P2_HOLD ));

    RMW_LL_SCH_CNT_P1_HOLD = new("RMW_LL_SCH_CNT_P1_HOLD", "RO/V", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[2:2]"});
    RMW_LL_SCH_CNT_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCH_CNT_P1_HOLD.set_rand_mode(0);
   RMW_LL_SCH_CNT_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCH_CNT_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCH_CNT_P1_HOLD ));

    RMW_LL_SCH_CNT_P0_HOLD = new("RMW_LL_SCH_CNT_P0_HOLD", "RO/V", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[3:3]"});
    RMW_LL_SCH_CNT_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCH_CNT_P0_HOLD.set_rand_mode(0);
   RMW_LL_SCH_CNT_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCH_CNT_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCH_CNT_P0_HOLD ));

    RMW_LL_ENQ_CNT_S_P3_HOLD = new("RMW_LL_ENQ_CNT_S_P3_HOLD", "RO/V", 1, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[4:4]"});
    RMW_LL_ENQ_CNT_S_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_S_P3_HOLD.set_rand_mode(0);
   RMW_LL_ENQ_CNT_S_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_S_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_S_P3_HOLD ));

    RMW_LL_ENQ_CNT_S_P2_HOLD = new("RMW_LL_ENQ_CNT_S_P2_HOLD", "RO/V", 1, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[5:5]"});
    RMW_LL_ENQ_CNT_S_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_S_P2_HOLD.set_rand_mode(0);
   RMW_LL_ENQ_CNT_S_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_S_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_S_P2_HOLD ));

    RMW_LL_ENQ_CNT_S_P1_HOLD = new("RMW_LL_ENQ_CNT_S_P1_HOLD", "RO/V", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[6:6]"});
    RMW_LL_ENQ_CNT_S_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_S_P1_HOLD.set_rand_mode(0);
   RMW_LL_ENQ_CNT_S_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_S_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_S_P1_HOLD ));

    RMW_LL_ENQ_CNT_S_P0_HOLD = new("RMW_LL_ENQ_CNT_S_P0_HOLD", "RO/V", 1, 7, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[7:7]"});
    RMW_LL_ENQ_CNT_S_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_S_P0_HOLD.set_rand_mode(0);
   RMW_LL_ENQ_CNT_S_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_S_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_S_P0_HOLD ));

    RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD = new("RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD", "RO/V", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[8:8]"});
    RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD.set_rand_mode(0);
   RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD ));

    RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD = new("RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD", "RO/V", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[9:9]"});
    RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD.set_rand_mode(0);
   RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD ));

    RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD = new("RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD", "RO/V", 1, 10, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[10:10]"});
    RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD.set_rand_mode(0);
   RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD ));

    RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD = new("RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD", "RO/V", 1, 11, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[11:11]"});
    RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD.set_rand_mode(0);
   RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD ));

    RMW_LL_SLST_CNT_P3_HOLD = new("RMW_LL_SLST_CNT_P3_HOLD", "RO/V", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[12:12]"});
    RMW_LL_SLST_CNT_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SLST_CNT_P3_HOLD.set_rand_mode(0);
   RMW_LL_SLST_CNT_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SLST_CNT_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SLST_CNT_P3_HOLD ));

    RMW_LL_SLST_CNT_P2_HOLD = new("RMW_LL_SLST_CNT_P2_HOLD", "RO/V", 1, 13, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[13:13]"});
    RMW_LL_SLST_CNT_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SLST_CNT_P2_HOLD.set_rand_mode(0);
   RMW_LL_SLST_CNT_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SLST_CNT_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SLST_CNT_P2_HOLD ));

    RMW_LL_SLST_CNT_P1_HOLD = new("RMW_LL_SLST_CNT_P1_HOLD", "RO/V", 1, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[14:14]"});
    RMW_LL_SLST_CNT_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SLST_CNT_P1_HOLD.set_rand_mode(0);
   RMW_LL_SLST_CNT_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SLST_CNT_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SLST_CNT_P1_HOLD ));

    RMW_LL_SLST_CNT_P0_HOLD = new("RMW_LL_SLST_CNT_P0_HOLD", "RO/V", 1, 15, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[15:15]"});
    RMW_LL_SLST_CNT_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SLST_CNT_P0_HOLD.set_rand_mode(0);
   RMW_LL_SLST_CNT_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SLST_CNT_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SLST_CNT_P0_HOLD ));

    RMW_LL_SCHLST_TPPRV_P3_HOLD = new("RMW_LL_SCHLST_TPPRV_P3_HOLD", "RO/V", 1, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[16:16]"});
    RMW_LL_SCHLST_TPPRV_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TPPRV_P3_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_TPPRV_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TPPRV_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TPPRV_P3_HOLD ));

    RMW_LL_SCHLST_TPPRV_P2_HOLD = new("RMW_LL_SCHLST_TPPRV_P2_HOLD", "RO/V", 1, 17, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[17:17]"});
    RMW_LL_SCHLST_TPPRV_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TPPRV_P2_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_TPPRV_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TPPRV_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TPPRV_P2_HOLD ));

    RMW_LL_SCHLST_TPPRV_P1_HOLD = new("RMW_LL_SCHLST_TPPRV_P1_HOLD", "RO/V", 1, 18, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[18:18]"});
    RMW_LL_SCHLST_TPPRV_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TPPRV_P1_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_TPPRV_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TPPRV_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TPPRV_P1_HOLD ));

    RMW_LL_SCHLST_TPPRV_P0_HOLD = new("RMW_LL_SCHLST_TPPRV_P0_HOLD", "RO/V", 1, 19, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[19:19]"});
    RMW_LL_SCHLST_TPPRV_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TPPRV_P0_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_TPPRV_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TPPRV_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TPPRV_P0_HOLD ));

    RMW_LL_SCHLST_HPNXT_P3_HOLD = new("RMW_LL_SCHLST_HPNXT_P3_HOLD", "RO/V", 1, 20, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[20:20]"});
    RMW_LL_SCHLST_HPNXT_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HPNXT_P3_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_HPNXT_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HPNXT_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HPNXT_P3_HOLD ));

    RMW_LL_SCHLST_HPNXT_P2_HOLD = new("RMW_LL_SCHLST_HPNXT_P2_HOLD", "RO/V", 1, 21, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[21:21]"});
    RMW_LL_SCHLST_HPNXT_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HPNXT_P2_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_HPNXT_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HPNXT_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HPNXT_P2_HOLD ));

    RMW_LL_SCHLST_HPNXT_P1_HOLD = new("RMW_LL_SCHLST_HPNXT_P1_HOLD", "RO/V", 1, 22, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[22:22]"});
    RMW_LL_SCHLST_HPNXT_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HPNXT_P1_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_HPNXT_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HPNXT_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HPNXT_P1_HOLD ));

    RMW_LL_SCHLST_HPNXT_P0_HOLD = new("RMW_LL_SCHLST_HPNXT_P0_HOLD", "RO/V", 1, 23, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[23:23]"});
    RMW_LL_SCHLST_HPNXT_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HPNXT_P0_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_HPNXT_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HPNXT_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HPNXT_P0_HOLD ));

    RMW_LL_SCHLST_TP_P3_HOLD = new("RMW_LL_SCHLST_TP_P3_HOLD", "RO/V", 1, 24, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[24:24]"});
    RMW_LL_SCHLST_TP_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TP_P3_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_TP_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TP_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TP_P3_HOLD ));

    RMW_LL_SCHLST_TP_P2_HOLD = new("RMW_LL_SCHLST_TP_P2_HOLD", "RO/V", 1, 25, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[25:25]"});
    RMW_LL_SCHLST_TP_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TP_P2_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_TP_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TP_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TP_P2_HOLD ));

    RMW_LL_SCHLST_TP_P1_HOLD = new("RMW_LL_SCHLST_TP_P1_HOLD", "RO/V", 1, 26, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[26:26]"});
    RMW_LL_SCHLST_TP_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TP_P1_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_TP_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TP_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TP_P1_HOLD ));

    RMW_LL_SCHLST_TP_P0_HOLD = new("RMW_LL_SCHLST_TP_P0_HOLD", "RO/V", 1, 27, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[27:27]"});
    RMW_LL_SCHLST_TP_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TP_P0_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_TP_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TP_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TP_P0_HOLD ));

    RMW_LL_SCHLST_HP_P3_HOLD = new("RMW_LL_SCHLST_HP_P3_HOLD", "RO/V", 1, 28, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[28:28]"});
    RMW_LL_SCHLST_HP_P3_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HP_P3_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_HP_P3_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HP_P3_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HP_P3_HOLD ));

    RMW_LL_SCHLST_HP_P2_HOLD = new("RMW_LL_SCHLST_HP_P2_HOLD", "RO/V", 1, 29, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[29:29]"});
    RMW_LL_SCHLST_HP_P2_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HP_P2_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_HP_P2_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HP_P2_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HP_P2_HOLD ));

    RMW_LL_SCHLST_HP_P1_HOLD = new("RMW_LL_SCHLST_HP_P1_HOLD", "RO/V", 1, 30, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[30:30]"});
    RMW_LL_SCHLST_HP_P1_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HP_P1_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_HP_P1_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HP_P1_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HP_P1_HOLD ));

    RMW_LL_SCHLST_HP_P0_HOLD = new("RMW_LL_SCHLST_HP_P0_HOLD", "RO/V", 1, 31, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[31:31]"});
    RMW_LL_SCHLST_HP_P0_HOLD.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HP_P0_HOLD.set_rand_mode(0);
   RMW_LL_SCHLST_HP_P0_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HP_P0_HOLD.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HP_P0_HOLD ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_01_reg) 
endclass : hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_01_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_02_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field RMW_LL_RLST_CNT_P3_V_F;
  sla_ral_field RMW_LL_RLST_CNT_P2_V_F;
  sla_ral_field RMW_LL_RLST_CNT_P1_V_F;
  sla_ral_field RMW_LL_RLST_CNT_P0_V_F;
  sla_ral_field RMW_LL_RDYLST_HPNXT_P3_V_F;
  sla_ral_field RMW_LL_RDYLST_HPNXT_P2_V_F;
  sla_ral_field RMW_LL_RDYLST_HPNXT_P1_V_F;
  sla_ral_field RMW_LL_RDYLST_HPNXT_P0_V_F;
  sla_ral_field RMW_LL_RDYLST_TP_P3_V_F;
  sla_ral_field RMW_LL_RDYLST_TP_P2_V_F;
  sla_ral_field RMW_LL_RDYLST_TP_P1_V_F;
  sla_ral_field RMW_LL_RDYLST_TP_P0_V_F;
  sla_ral_field RMW_LL_RDYLST_HP_P3_V_F;
  sla_ral_field RMW_LL_RDYLST_HP_P2_V_F;
  sla_ral_field RMW_LL_RDYLST_HP_P1_V_F;
  sla_ral_field RMW_LL_RDYLST_HP_P0_V_F;
  sla_ral_field RMW_FID2CQQIDIX_P3_V_F;
  sla_ral_field RMW_FID2CQQIDIX_P2_V_F;
  sla_ral_field RMW_FID2CQQIDIX_P1_V_F;
  sla_ral_field RMW_FID2CQQIDIX_P0_V_F;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_02_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P3_V_F, RMW_LL_RLST_CNT_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P3_V_F, RMW_LL_RLST_CNT_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P2_V_F, RMW_LL_RLST_CNT_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P2_V_F, RMW_LL_RLST_CNT_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P1_V_F, RMW_LL_RLST_CNT_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P1_V_F, RMW_LL_RLST_CNT_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P0_V_F, RMW_LL_RLST_CNT_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P0_V_F, RMW_LL_RLST_CNT_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P3_V_F, RMW_LL_RDYLST_HPNXT_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P3_V_F, RMW_LL_RDYLST_HPNXT_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P2_V_F, RMW_LL_RDYLST_HPNXT_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P2_V_F, RMW_LL_RDYLST_HPNXT_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P1_V_F, RMW_LL_RDYLST_HPNXT_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P1_V_F, RMW_LL_RDYLST_HPNXT_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P0_V_F, RMW_LL_RDYLST_HPNXT_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P0_V_F, RMW_LL_RDYLST_HPNXT_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P3_V_F, RMW_LL_RDYLST_TP_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P3_V_F, RMW_LL_RDYLST_TP_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P2_V_F, RMW_LL_RDYLST_TP_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P2_V_F, RMW_LL_RDYLST_TP_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P1_V_F, RMW_LL_RDYLST_TP_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P1_V_F, RMW_LL_RDYLST_TP_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P0_V_F, RMW_LL_RDYLST_TP_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P0_V_F, RMW_LL_RDYLST_TP_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P3_V_F, RMW_LL_RDYLST_HP_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P3_V_F, RMW_LL_RDYLST_HP_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P2_V_F, RMW_LL_RDYLST_HP_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P2_V_F, RMW_LL_RDYLST_HP_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P1_V_F, RMW_LL_RDYLST_HP_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P1_V_F, RMW_LL_RDYLST_HP_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P0_V_F, RMW_LL_RDYLST_HP_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P0_V_F, RMW_LL_RDYLST_HP_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P3_V_F, RMW_FID2CQQIDIX_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P3_V_F, RMW_FID2CQQIDIX_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P2_V_F, RMW_FID2CQQIDIX_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P2_V_F, RMW_FID2CQQIDIX_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P1_V_F, RMW_FID2CQQIDIX_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P1_V_F, RMW_FID2CQQIDIX_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P0_V_F, RMW_FID2CQQIDIX_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P0_V_F, RMW_FID2CQQIDIX_P0_V_F.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P3_V_F, RMW_LL_RLST_CNT_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P3_V_F, RMW_LL_RLST_CNT_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P2_V_F, RMW_LL_RLST_CNT_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P2_V_F, RMW_LL_RLST_CNT_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P1_V_F, RMW_LL_RLST_CNT_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P1_V_F, RMW_LL_RLST_CNT_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RLST_CNT_P0_V_F, RMW_LL_RLST_CNT_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RLST_CNT_P0_V_F, RMW_LL_RLST_CNT_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P3_V_F, RMW_LL_RDYLST_HPNXT_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P3_V_F, RMW_LL_RDYLST_HPNXT_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P2_V_F, RMW_LL_RDYLST_HPNXT_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P2_V_F, RMW_LL_RDYLST_HPNXT_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P1_V_F, RMW_LL_RDYLST_HPNXT_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P1_V_F, RMW_LL_RDYLST_HPNXT_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HPNXT_P0_V_F, RMW_LL_RDYLST_HPNXT_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HPNXT_P0_V_F, RMW_LL_RDYLST_HPNXT_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P3_V_F, RMW_LL_RDYLST_TP_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P3_V_F, RMW_LL_RDYLST_TP_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P2_V_F, RMW_LL_RDYLST_TP_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P2_V_F, RMW_LL_RDYLST_TP_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P1_V_F, RMW_LL_RDYLST_TP_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P1_V_F, RMW_LL_RDYLST_TP_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_TP_P0_V_F, RMW_LL_RDYLST_TP_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_TP_P0_V_F, RMW_LL_RDYLST_TP_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P3_V_F, RMW_LL_RDYLST_HP_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P3_V_F, RMW_LL_RDYLST_HP_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P2_V_F, RMW_LL_RDYLST_HP_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P2_V_F, RMW_LL_RDYLST_HP_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P1_V_F, RMW_LL_RDYLST_HP_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P1_V_F, RMW_LL_RDYLST_HP_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_RDYLST_HP_P0_V_F, RMW_LL_RDYLST_HP_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_RDYLST_HP_P0_V_F, RMW_LL_RDYLST_HP_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P3_V_F, RMW_FID2CQQIDIX_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P3_V_F, RMW_FID2CQQIDIX_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P2_V_F, RMW_FID2CQQIDIX_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P2_V_F, RMW_FID2CQQIDIX_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P1_V_F, RMW_FID2CQQIDIX_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P1_V_F, RMW_FID2CQQIDIX_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_FID2CQQIDIX_P0_V_F, RMW_FID2CQQIDIX_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_FID2CQQIDIX_P0_V_F, RMW_FID2CQQIDIX_P0_V_F.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    RMW_LL_RLST_CNT_P3_V_F = new("RMW_LL_RLST_CNT_P3_V_F", "RO/V", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[0:0]"});
    RMW_LL_RLST_CNT_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RLST_CNT_P3_V_F.set_rand_mode(0);
   RMW_LL_RLST_CNT_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RLST_CNT_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RLST_CNT_P3_V_F ));

    RMW_LL_RLST_CNT_P2_V_F = new("RMW_LL_RLST_CNT_P2_V_F", "RO/V", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[1:1]"});
    RMW_LL_RLST_CNT_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RLST_CNT_P2_V_F.set_rand_mode(0);
   RMW_LL_RLST_CNT_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RLST_CNT_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RLST_CNT_P2_V_F ));

    RMW_LL_RLST_CNT_P1_V_F = new("RMW_LL_RLST_CNT_P1_V_F", "RO/V", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[2:2]"});
    RMW_LL_RLST_CNT_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RLST_CNT_P1_V_F.set_rand_mode(0);
   RMW_LL_RLST_CNT_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RLST_CNT_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RLST_CNT_P1_V_F ));

    RMW_LL_RLST_CNT_P0_V_F = new("RMW_LL_RLST_CNT_P0_V_F", "RO/V", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[3:3]"});
    RMW_LL_RLST_CNT_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RLST_CNT_P0_V_F.set_rand_mode(0);
   RMW_LL_RLST_CNT_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RLST_CNT_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RLST_CNT_P0_V_F ));

    RMW_LL_RDYLST_HPNXT_P3_V_F = new("RMW_LL_RDYLST_HPNXT_P3_V_F", "RO/V", 1, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[4:4]"});
    RMW_LL_RDYLST_HPNXT_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HPNXT_P3_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_HPNXT_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HPNXT_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HPNXT_P3_V_F ));

    RMW_LL_RDYLST_HPNXT_P2_V_F = new("RMW_LL_RDYLST_HPNXT_P2_V_F", "RO/V", 1, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[5:5]"});
    RMW_LL_RDYLST_HPNXT_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HPNXT_P2_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_HPNXT_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HPNXT_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HPNXT_P2_V_F ));

    RMW_LL_RDYLST_HPNXT_P1_V_F = new("RMW_LL_RDYLST_HPNXT_P1_V_F", "RO/V", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[6:6]"});
    RMW_LL_RDYLST_HPNXT_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HPNXT_P1_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_HPNXT_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HPNXT_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HPNXT_P1_V_F ));

    RMW_LL_RDYLST_HPNXT_P0_V_F = new("RMW_LL_RDYLST_HPNXT_P0_V_F", "RO/V", 1, 7, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[7:7]"});
    RMW_LL_RDYLST_HPNXT_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HPNXT_P0_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_HPNXT_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HPNXT_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HPNXT_P0_V_F ));

    RMW_LL_RDYLST_TP_P3_V_F = new("RMW_LL_RDYLST_TP_P3_V_F", "RO/V", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[8:8]"});
    RMW_LL_RDYLST_TP_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_TP_P3_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_TP_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_TP_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_TP_P3_V_F ));

    RMW_LL_RDYLST_TP_P2_V_F = new("RMW_LL_RDYLST_TP_P2_V_F", "RO/V", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[9:9]"});
    RMW_LL_RDYLST_TP_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_TP_P2_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_TP_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_TP_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_TP_P2_V_F ));

    RMW_LL_RDYLST_TP_P1_V_F = new("RMW_LL_RDYLST_TP_P1_V_F", "RO/V", 1, 10, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[10:10]"});
    RMW_LL_RDYLST_TP_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_TP_P1_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_TP_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_TP_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_TP_P1_V_F ));

    RMW_LL_RDYLST_TP_P0_V_F = new("RMW_LL_RDYLST_TP_P0_V_F", "RO/V", 1, 11, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[11:11]"});
    RMW_LL_RDYLST_TP_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_TP_P0_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_TP_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_TP_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_TP_P0_V_F ));

    RMW_LL_RDYLST_HP_P3_V_F = new("RMW_LL_RDYLST_HP_P3_V_F", "RO/V", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[12:12]"});
    RMW_LL_RDYLST_HP_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HP_P3_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_HP_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HP_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HP_P3_V_F ));

    RMW_LL_RDYLST_HP_P2_V_F = new("RMW_LL_RDYLST_HP_P2_V_F", "RO/V", 1, 13, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[13:13]"});
    RMW_LL_RDYLST_HP_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HP_P2_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_HP_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HP_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HP_P2_V_F ));

    RMW_LL_RDYLST_HP_P1_V_F = new("RMW_LL_RDYLST_HP_P1_V_F", "RO/V", 1, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[14:14]"});
    RMW_LL_RDYLST_HP_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HP_P1_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_HP_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HP_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HP_P1_V_F ));

    RMW_LL_RDYLST_HP_P0_V_F = new("RMW_LL_RDYLST_HP_P0_V_F", "RO/V", 1, 15, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[15:15]"});
    RMW_LL_RDYLST_HP_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_RDYLST_HP_P0_V_F.set_rand_mode(0);
   RMW_LL_RDYLST_HP_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_RDYLST_HP_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_RDYLST_HP_P0_V_F ));

    RMW_FID2CQQIDIX_P3_V_F = new("RMW_FID2CQQIDIX_P3_V_F", "RO/V", 1, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[16:16]"});
    RMW_FID2CQQIDIX_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_FID2CQQIDIX_P3_V_F.set_rand_mode(0);
   RMW_FID2CQQIDIX_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_FID2CQQIDIX_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_FID2CQQIDIX_P3_V_F ));

    RMW_FID2CQQIDIX_P2_V_F = new("RMW_FID2CQQIDIX_P2_V_F", "RO/V", 1, 17, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[17:17]"});
    RMW_FID2CQQIDIX_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_FID2CQQIDIX_P2_V_F.set_rand_mode(0);
   RMW_FID2CQQIDIX_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_FID2CQQIDIX_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_FID2CQQIDIX_P2_V_F ));

    RMW_FID2CQQIDIX_P1_V_F = new("RMW_FID2CQQIDIX_P1_V_F", "RO/V", 1, 18, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[18:18]"});
    RMW_FID2CQQIDIX_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_FID2CQQIDIX_P1_V_F.set_rand_mode(0);
   RMW_FID2CQQIDIX_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_FID2CQQIDIX_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_FID2CQQIDIX_P1_V_F ));

    RMW_FID2CQQIDIX_P0_V_F = new("RMW_FID2CQQIDIX_P0_V_F", "RO/V", 1, 19, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[19:19]"});
    RMW_FID2CQQIDIX_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_FID2CQQIDIX_P0_V_F.set_rand_mode(0);
   RMW_FID2CQQIDIX_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_FID2CQQIDIX_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_FID2CQQIDIX_P0_V_F ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_02_reg) 
endclass : hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_02_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_03_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field RMW_LL_SCH_CNT_P3_V_F;
  sla_ral_field RMW_LL_SCH_CNT_P2_V_F;
  sla_ral_field RMW_LL_SCH_CNT_P1_V_F;
  sla_ral_field RMW_LL_SCH_CNT_P0_V_F;
  sla_ral_field RMW_LL_ENQ_CNT_S_P3_V_F;
  sla_ral_field RMW_LL_ENQ_CNT_S_P2_V_F;
  sla_ral_field RMW_LL_ENQ_CNT_S_P1_V_F;
  sla_ral_field RMW_LL_ENQ_CNT_S_P0_V_F;
  sla_ral_field RMW_LL_ENQ_CNT_R_DUP0_P3_V_F;
  sla_ral_field RMW_LL_ENQ_CNT_R_DUP0_P2_V_F;
  sla_ral_field RMW_LL_ENQ_CNT_R_DUP0_P1_V_F;
  sla_ral_field RMW_LL_ENQ_CNT_R_DUP0_P0_V_F;
  sla_ral_field RMW_LL_SLST_CNT_P3_V_F;
  sla_ral_field RMW_LL_SLST_CNT_P2_V_F;
  sla_ral_field RMW_LL_SLST_CNT_P1_V_F;
  sla_ral_field RMW_LL_SLST_CNT_P0_V_F;
  sla_ral_field RMW_LL_SCHLST_TPPRV_P3_V_F;
  sla_ral_field RMW_LL_SCHLST_TPPRV_P2_V_F;
  sla_ral_field RMW_LL_SCHLST_TPPRV_P1_V_F;
  sla_ral_field RMW_LL_SCHLST_TPPRV_P0_V_F;
  sla_ral_field RMW_LL_SCHLST_HPNXT_P3_V_F;
  sla_ral_field RMW_LL_SCHLST_HPNXT_P2_V_F;
  sla_ral_field RMW_LL_SCHLST_HPNXT_P1_V_F;
  sla_ral_field RMW_LL_SCHLST_HPNXT_P0_V_F;
  sla_ral_field RMW_LL_SCHLST_TP_P3_V_F;
  sla_ral_field RMW_LL_SCHLST_TP_P2_V_F;
  sla_ral_field RMW_LL_SCHLST_TP_P1_V_F;
  sla_ral_field RMW_LL_SCHLST_TP_P0_V_F;
  sla_ral_field RMW_LL_SCHLST_HP_P3_V_F;
  sla_ral_field RMW_LL_SCHLST_HP_P2_V_F;
  sla_ral_field RMW_LL_SCHLST_HP_P1_V_F;
  sla_ral_field RMW_LL_SCHLST_HP_P0_V_F;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_03_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P3_V_F, RMW_LL_SCH_CNT_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P3_V_F, RMW_LL_SCH_CNT_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P2_V_F, RMW_LL_SCH_CNT_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P2_V_F, RMW_LL_SCH_CNT_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P1_V_F, RMW_LL_SCH_CNT_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P1_V_F, RMW_LL_SCH_CNT_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P0_V_F, RMW_LL_SCH_CNT_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P0_V_F, RMW_LL_SCH_CNT_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P3_V_F, RMW_LL_ENQ_CNT_S_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P3_V_F, RMW_LL_ENQ_CNT_S_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P2_V_F, RMW_LL_ENQ_CNT_S_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P2_V_F, RMW_LL_ENQ_CNT_S_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P1_V_F, RMW_LL_ENQ_CNT_S_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P1_V_F, RMW_LL_ENQ_CNT_S_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P0_V_F, RMW_LL_ENQ_CNT_S_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P0_V_F, RMW_LL_ENQ_CNT_S_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P3_V_F, RMW_LL_ENQ_CNT_R_DUP0_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P3_V_F, RMW_LL_ENQ_CNT_R_DUP0_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P2_V_F, RMW_LL_ENQ_CNT_R_DUP0_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P2_V_F, RMW_LL_ENQ_CNT_R_DUP0_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P1_V_F, RMW_LL_ENQ_CNT_R_DUP0_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P1_V_F, RMW_LL_ENQ_CNT_R_DUP0_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P0_V_F, RMW_LL_ENQ_CNT_R_DUP0_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P0_V_F, RMW_LL_ENQ_CNT_R_DUP0_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P3_V_F, RMW_LL_SLST_CNT_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P3_V_F, RMW_LL_SLST_CNT_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P2_V_F, RMW_LL_SLST_CNT_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P2_V_F, RMW_LL_SLST_CNT_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P1_V_F, RMW_LL_SLST_CNT_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P1_V_F, RMW_LL_SLST_CNT_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P0_V_F, RMW_LL_SLST_CNT_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P0_V_F, RMW_LL_SLST_CNT_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P3_V_F, RMW_LL_SCHLST_TPPRV_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P3_V_F, RMW_LL_SCHLST_TPPRV_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P2_V_F, RMW_LL_SCHLST_TPPRV_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P2_V_F, RMW_LL_SCHLST_TPPRV_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P1_V_F, RMW_LL_SCHLST_TPPRV_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P1_V_F, RMW_LL_SCHLST_TPPRV_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P0_V_F, RMW_LL_SCHLST_TPPRV_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P0_V_F, RMW_LL_SCHLST_TPPRV_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P3_V_F, RMW_LL_SCHLST_HPNXT_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P3_V_F, RMW_LL_SCHLST_HPNXT_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P2_V_F, RMW_LL_SCHLST_HPNXT_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P2_V_F, RMW_LL_SCHLST_HPNXT_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P1_V_F, RMW_LL_SCHLST_HPNXT_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P1_V_F, RMW_LL_SCHLST_HPNXT_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P0_V_F, RMW_LL_SCHLST_HPNXT_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P0_V_F, RMW_LL_SCHLST_HPNXT_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P3_V_F, RMW_LL_SCHLST_TP_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P3_V_F, RMW_LL_SCHLST_TP_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P2_V_F, RMW_LL_SCHLST_TP_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P2_V_F, RMW_LL_SCHLST_TP_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P1_V_F, RMW_LL_SCHLST_TP_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P1_V_F, RMW_LL_SCHLST_TP_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P0_V_F, RMW_LL_SCHLST_TP_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P0_V_F, RMW_LL_SCHLST_TP_P0_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P3_V_F, RMW_LL_SCHLST_HP_P3_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P3_V_F, RMW_LL_SCHLST_HP_P3_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P2_V_F, RMW_LL_SCHLST_HP_P2_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P2_V_F, RMW_LL_SCHLST_HP_P2_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P1_V_F, RMW_LL_SCHLST_HP_P1_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P1_V_F, RMW_LL_SCHLST_HP_P1_V_F.desired, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P0_V_F, RMW_LL_SCHLST_HP_P0_V_F.desired)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P0_V_F, RMW_LL_SCHLST_HP_P0_V_F.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P3_V_F, RMW_LL_SCH_CNT_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P3_V_F, RMW_LL_SCH_CNT_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P2_V_F, RMW_LL_SCH_CNT_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P2_V_F, RMW_LL_SCH_CNT_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P1_V_F, RMW_LL_SCH_CNT_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P1_V_F, RMW_LL_SCH_CNT_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCH_CNT_P0_V_F, RMW_LL_SCH_CNT_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCH_CNT_P0_V_F, RMW_LL_SCH_CNT_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P3_V_F, RMW_LL_ENQ_CNT_S_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P3_V_F, RMW_LL_ENQ_CNT_S_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P2_V_F, RMW_LL_ENQ_CNT_S_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P2_V_F, RMW_LL_ENQ_CNT_S_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P1_V_F, RMW_LL_ENQ_CNT_S_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P1_V_F, RMW_LL_ENQ_CNT_S_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_S_P0_V_F, RMW_LL_ENQ_CNT_S_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_S_P0_V_F, RMW_LL_ENQ_CNT_S_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P3_V_F, RMW_LL_ENQ_CNT_R_DUP0_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P3_V_F, RMW_LL_ENQ_CNT_R_DUP0_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P2_V_F, RMW_LL_ENQ_CNT_R_DUP0_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P2_V_F, RMW_LL_ENQ_CNT_R_DUP0_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P1_V_F, RMW_LL_ENQ_CNT_R_DUP0_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P1_V_F, RMW_LL_ENQ_CNT_R_DUP0_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_ENQ_CNT_R_DUP0_P0_V_F, RMW_LL_ENQ_CNT_R_DUP0_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_ENQ_CNT_R_DUP0_P0_V_F, RMW_LL_ENQ_CNT_R_DUP0_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P3_V_F, RMW_LL_SLST_CNT_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P3_V_F, RMW_LL_SLST_CNT_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P2_V_F, RMW_LL_SLST_CNT_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P2_V_F, RMW_LL_SLST_CNT_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P1_V_F, RMW_LL_SLST_CNT_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P1_V_F, RMW_LL_SLST_CNT_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SLST_CNT_P0_V_F, RMW_LL_SLST_CNT_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SLST_CNT_P0_V_F, RMW_LL_SLST_CNT_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P3_V_F, RMW_LL_SCHLST_TPPRV_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P3_V_F, RMW_LL_SCHLST_TPPRV_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P2_V_F, RMW_LL_SCHLST_TPPRV_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P2_V_F, RMW_LL_SCHLST_TPPRV_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P1_V_F, RMW_LL_SCHLST_TPPRV_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P1_V_F, RMW_LL_SCHLST_TPPRV_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TPPRV_P0_V_F, RMW_LL_SCHLST_TPPRV_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TPPRV_P0_V_F, RMW_LL_SCHLST_TPPRV_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P3_V_F, RMW_LL_SCHLST_HPNXT_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P3_V_F, RMW_LL_SCHLST_HPNXT_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P2_V_F, RMW_LL_SCHLST_HPNXT_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P2_V_F, RMW_LL_SCHLST_HPNXT_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P1_V_F, RMW_LL_SCHLST_HPNXT_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P1_V_F, RMW_LL_SCHLST_HPNXT_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HPNXT_P0_V_F, RMW_LL_SCHLST_HPNXT_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HPNXT_P0_V_F, RMW_LL_SCHLST_HPNXT_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P3_V_F, RMW_LL_SCHLST_TP_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P3_V_F, RMW_LL_SCHLST_TP_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P2_V_F, RMW_LL_SCHLST_TP_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P2_V_F, RMW_LL_SCHLST_TP_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P1_V_F, RMW_LL_SCHLST_TP_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P1_V_F, RMW_LL_SCHLST_TP_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_TP_P0_V_F, RMW_LL_SCHLST_TP_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_TP_P0_V_F, RMW_LL_SCHLST_TP_P0_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P3_V_F, RMW_LL_SCHLST_HP_P3_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P3_V_F, RMW_LL_SCHLST_HP_P3_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P2_V_F, RMW_LL_SCHLST_HP_P2_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P2_V_F, RMW_LL_SCHLST_HP_P2_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P1_V_F, RMW_LL_SCHLST_HP_P1_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P1_V_F, RMW_LL_SCHLST_HP_P1_V_F.actual, 0)
     `RAL_FIELD_CP(RMW_LL_SCHLST_HP_P0_V_F, RMW_LL_SCHLST_HP_P0_V_F.actual)
     `RAL_FIELD_CP_1(RMW_LL_SCHLST_HP_P0_V_F, RMW_LL_SCHLST_HP_P0_V_F.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    RMW_LL_SCH_CNT_P3_V_F = new("RMW_LL_SCH_CNT_P3_V_F", "RO/V", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[0:0]"});
    RMW_LL_SCH_CNT_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCH_CNT_P3_V_F.set_rand_mode(0);
   RMW_LL_SCH_CNT_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCH_CNT_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCH_CNT_P3_V_F ));

    RMW_LL_SCH_CNT_P2_V_F = new("RMW_LL_SCH_CNT_P2_V_F", "RO/V", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[1:1]"});
    RMW_LL_SCH_CNT_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCH_CNT_P2_V_F.set_rand_mode(0);
   RMW_LL_SCH_CNT_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCH_CNT_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCH_CNT_P2_V_F ));

    RMW_LL_SCH_CNT_P1_V_F = new("RMW_LL_SCH_CNT_P1_V_F", "RO/V", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[2:2]"});
    RMW_LL_SCH_CNT_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCH_CNT_P1_V_F.set_rand_mode(0);
   RMW_LL_SCH_CNT_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCH_CNT_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCH_CNT_P1_V_F ));

    RMW_LL_SCH_CNT_P0_V_F = new("RMW_LL_SCH_CNT_P0_V_F", "RO/V", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[3:3]"});
    RMW_LL_SCH_CNT_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCH_CNT_P0_V_F.set_rand_mode(0);
   RMW_LL_SCH_CNT_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCH_CNT_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCH_CNT_P0_V_F ));

    RMW_LL_ENQ_CNT_S_P3_V_F = new("RMW_LL_ENQ_CNT_S_P3_V_F", "RO/V", 1, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[4:4]"});
    RMW_LL_ENQ_CNT_S_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_S_P3_V_F.set_rand_mode(0);
   RMW_LL_ENQ_CNT_S_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_S_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_S_P3_V_F ));

    RMW_LL_ENQ_CNT_S_P2_V_F = new("RMW_LL_ENQ_CNT_S_P2_V_F", "RO/V", 1, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[5:5]"});
    RMW_LL_ENQ_CNT_S_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_S_P2_V_F.set_rand_mode(0);
   RMW_LL_ENQ_CNT_S_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_S_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_S_P2_V_F ));

    RMW_LL_ENQ_CNT_S_P1_V_F = new("RMW_LL_ENQ_CNT_S_P1_V_F", "RO/V", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[6:6]"});
    RMW_LL_ENQ_CNT_S_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_S_P1_V_F.set_rand_mode(0);
   RMW_LL_ENQ_CNT_S_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_S_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_S_P1_V_F ));

    RMW_LL_ENQ_CNT_S_P0_V_F = new("RMW_LL_ENQ_CNT_S_P0_V_F", "RO/V", 1, 7, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[7:7]"});
    RMW_LL_ENQ_CNT_S_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_S_P0_V_F.set_rand_mode(0);
   RMW_LL_ENQ_CNT_S_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_S_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_S_P0_V_F ));

    RMW_LL_ENQ_CNT_R_DUP0_P3_V_F = new("RMW_LL_ENQ_CNT_R_DUP0_P3_V_F", "RO/V", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[8:8]"});
    RMW_LL_ENQ_CNT_R_DUP0_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_R_DUP0_P3_V_F.set_rand_mode(0);
   RMW_LL_ENQ_CNT_R_DUP0_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_R_DUP0_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_R_DUP0_P3_V_F ));

    RMW_LL_ENQ_CNT_R_DUP0_P2_V_F = new("RMW_LL_ENQ_CNT_R_DUP0_P2_V_F", "RO/V", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[9:9]"});
    RMW_LL_ENQ_CNT_R_DUP0_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_R_DUP0_P2_V_F.set_rand_mode(0);
   RMW_LL_ENQ_CNT_R_DUP0_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_R_DUP0_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_R_DUP0_P2_V_F ));

    RMW_LL_ENQ_CNT_R_DUP0_P1_V_F = new("RMW_LL_ENQ_CNT_R_DUP0_P1_V_F", "RO/V", 1, 10, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[10:10]"});
    RMW_LL_ENQ_CNT_R_DUP0_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_R_DUP0_P1_V_F.set_rand_mode(0);
   RMW_LL_ENQ_CNT_R_DUP0_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_R_DUP0_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_R_DUP0_P1_V_F ));

    RMW_LL_ENQ_CNT_R_DUP0_P0_V_F = new("RMW_LL_ENQ_CNT_R_DUP0_P0_V_F", "RO/V", 1, 11, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[11:11]"});
    RMW_LL_ENQ_CNT_R_DUP0_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_ENQ_CNT_R_DUP0_P0_V_F.set_rand_mode(0);
   RMW_LL_ENQ_CNT_R_DUP0_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_ENQ_CNT_R_DUP0_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_ENQ_CNT_R_DUP0_P0_V_F ));

    RMW_LL_SLST_CNT_P3_V_F = new("RMW_LL_SLST_CNT_P3_V_F", "RO/V", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[12:12]"});
    RMW_LL_SLST_CNT_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SLST_CNT_P3_V_F.set_rand_mode(0);
   RMW_LL_SLST_CNT_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SLST_CNT_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SLST_CNT_P3_V_F ));

    RMW_LL_SLST_CNT_P2_V_F = new("RMW_LL_SLST_CNT_P2_V_F", "RO/V", 1, 13, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[13:13]"});
    RMW_LL_SLST_CNT_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SLST_CNT_P2_V_F.set_rand_mode(0);
   RMW_LL_SLST_CNT_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SLST_CNT_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SLST_CNT_P2_V_F ));

    RMW_LL_SLST_CNT_P1_V_F = new("RMW_LL_SLST_CNT_P1_V_F", "RO/V", 1, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[14:14]"});
    RMW_LL_SLST_CNT_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SLST_CNT_P1_V_F.set_rand_mode(0);
   RMW_LL_SLST_CNT_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SLST_CNT_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SLST_CNT_P1_V_F ));

    RMW_LL_SLST_CNT_P0_V_F = new("RMW_LL_SLST_CNT_P0_V_F", "RO/V", 1, 15, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[15:15]"});
    RMW_LL_SLST_CNT_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SLST_CNT_P0_V_F.set_rand_mode(0);
   RMW_LL_SLST_CNT_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SLST_CNT_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SLST_CNT_P0_V_F ));

    RMW_LL_SCHLST_TPPRV_P3_V_F = new("RMW_LL_SCHLST_TPPRV_P3_V_F", "RO/V", 1, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[16:16]"});
    RMW_LL_SCHLST_TPPRV_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TPPRV_P3_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_TPPRV_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TPPRV_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TPPRV_P3_V_F ));

    RMW_LL_SCHLST_TPPRV_P2_V_F = new("RMW_LL_SCHLST_TPPRV_P2_V_F", "RO/V", 1, 17, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[17:17]"});
    RMW_LL_SCHLST_TPPRV_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TPPRV_P2_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_TPPRV_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TPPRV_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TPPRV_P2_V_F ));

    RMW_LL_SCHLST_TPPRV_P1_V_F = new("RMW_LL_SCHLST_TPPRV_P1_V_F", "RO/V", 1, 18, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[18:18]"});
    RMW_LL_SCHLST_TPPRV_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TPPRV_P1_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_TPPRV_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TPPRV_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TPPRV_P1_V_F ));

    RMW_LL_SCHLST_TPPRV_P0_V_F = new("RMW_LL_SCHLST_TPPRV_P0_V_F", "RO/V", 1, 19, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[19:19]"});
    RMW_LL_SCHLST_TPPRV_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TPPRV_P0_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_TPPRV_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TPPRV_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TPPRV_P0_V_F ));

    RMW_LL_SCHLST_HPNXT_P3_V_F = new("RMW_LL_SCHLST_HPNXT_P3_V_F", "RO/V", 1, 20, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[20:20]"});
    RMW_LL_SCHLST_HPNXT_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HPNXT_P3_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_HPNXT_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HPNXT_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HPNXT_P3_V_F ));

    RMW_LL_SCHLST_HPNXT_P2_V_F = new("RMW_LL_SCHLST_HPNXT_P2_V_F", "RO/V", 1, 21, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[21:21]"});
    RMW_LL_SCHLST_HPNXT_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HPNXT_P2_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_HPNXT_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HPNXT_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HPNXT_P2_V_F ));

    RMW_LL_SCHLST_HPNXT_P1_V_F = new("RMW_LL_SCHLST_HPNXT_P1_V_F", "RO/V", 1, 22, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[22:22]"});
    RMW_LL_SCHLST_HPNXT_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HPNXT_P1_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_HPNXT_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HPNXT_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HPNXT_P1_V_F ));

    RMW_LL_SCHLST_HPNXT_P0_V_F = new("RMW_LL_SCHLST_HPNXT_P0_V_F", "RO/V", 1, 23, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[23:23]"});
    RMW_LL_SCHLST_HPNXT_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HPNXT_P0_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_HPNXT_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HPNXT_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HPNXT_P0_V_F ));

    RMW_LL_SCHLST_TP_P3_V_F = new("RMW_LL_SCHLST_TP_P3_V_F", "RO/V", 1, 24, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[24:24]"});
    RMW_LL_SCHLST_TP_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TP_P3_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_TP_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TP_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TP_P3_V_F ));

    RMW_LL_SCHLST_TP_P2_V_F = new("RMW_LL_SCHLST_TP_P2_V_F", "RO/V", 1, 25, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[25:25]"});
    RMW_LL_SCHLST_TP_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TP_P2_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_TP_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TP_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TP_P2_V_F ));

    RMW_LL_SCHLST_TP_P1_V_F = new("RMW_LL_SCHLST_TP_P1_V_F", "RO/V", 1, 26, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[26:26]"});
    RMW_LL_SCHLST_TP_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TP_P1_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_TP_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TP_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TP_P1_V_F ));

    RMW_LL_SCHLST_TP_P0_V_F = new("RMW_LL_SCHLST_TP_P0_V_F", "RO/V", 1, 27, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[27:27]"});
    RMW_LL_SCHLST_TP_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_TP_P0_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_TP_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_TP_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_TP_P0_V_F ));

    RMW_LL_SCHLST_HP_P3_V_F = new("RMW_LL_SCHLST_HP_P3_V_F", "RO/V", 1, 28, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[28:28]"});
    RMW_LL_SCHLST_HP_P3_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HP_P3_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_HP_P3_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HP_P3_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HP_P3_V_F ));

    RMW_LL_SCHLST_HP_P2_V_F = new("RMW_LL_SCHLST_HP_P2_V_F", "RO/V", 1, 29, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[29:29]"});
    RMW_LL_SCHLST_HP_P2_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HP_P2_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_HP_P2_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HP_P2_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HP_P2_V_F ));

    RMW_LL_SCHLST_HP_P1_V_F = new("RMW_LL_SCHLST_HP_P1_V_F", "RO/V", 1, 30, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[30:30]"});
    RMW_LL_SCHLST_HP_P1_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HP_P1_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_HP_P1_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HP_P1_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HP_P1_V_F ));

    RMW_LL_SCHLST_HP_P0_V_F = new("RMW_LL_SCHLST_HP_P0_V_F", "RO/V", 1, 31, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[31:31]"});
    RMW_LL_SCHLST_HP_P0_V_F.set_powerwell("vcccfn_gated");
    RMW_LL_SCHLST_HP_P0_V_F.set_rand_mode(0);
   RMW_LL_SCHLST_HP_P0_V_F.set_reset_signame("hqm_inp_gated_rst_n");
    RMW_LL_SCHLST_HP_P0_V_F.set_logical_path("HQMID");
    void'(add_field( RMW_LL_SCHLST_HP_P0_V_F ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_03_reg) 
endclass : hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_03_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_ERROR_INJECT_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field AQED_AP;
  sla_ral_field FID2QIDI;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_ERROR_INJECT_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(AQED_AP, AQED_AP.desired)
     `RAL_FIELD_CP_1(AQED_AP, AQED_AP.desired, 0)
     `RAL_FIELD_CP(FID2QIDI, FID2QIDI.desired)
     `RAL_FIELD_CP_1(FID2QIDI, FID2QIDI.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_14(RSVZ0, RSVZ0.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(AQED_AP, AQED_AP.actual)
     `RAL_FIELD_CP_1(AQED_AP, AQED_AP.actual, 0)
     `RAL_FIELD_CP(FID2QIDI, FID2QIDI.actual)
     `RAL_FIELD_CP_1(FID2QIDI, FID2QIDI.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_14(RSVZ0, RSVZ0.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    AQED_AP = new("AQED_AP", "RW", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_error_inject.internal_f[0:0]"});
    AQED_AP.set_powerwell("vcccfn_gated");
    AQED_AP.set_rand_mode(0);
   AQED_AP.set_reset_signame("hqm_inp_gated_rst_n");
    AQED_AP.set_logical_path("HQMID");
    void'(add_field( AQED_AP ));

    FID2QIDI = new("FID2QIDI", "RW", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_error_inject.internal_f[1:1]"});
    FID2QIDI.set_powerwell("vcccfn_gated");
    FID2QIDI.set_rand_mode(0);
   FID2QIDI.set_reset_signame("hqm_inp_gated_rst_n");
    FID2QIDI.set_logical_path("HQMID");
    void'(add_field( FID2QIDI ));

    RSVZ0 = new("RSVZ0", "RW", 30, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_error_inject.internal_f[31:2]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_ERROR_INJECT_reg) 
endclass : hqm_atm_pipe_bridge_CFG_ERROR_INJECT_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_AQED_IF_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field FIFO_HWM;
  sla_ral_field FIFO_UNDERFLOW;
  sla_ral_field FIFO_OVERFLOW;
  sla_ral_field FIFO_EMPTY;
  sla_ral_field FIFO_AFULL;
  sla_ral_field FIFO_FULL;
  sla_ral_field FIFO_DEPTH;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_AQED_IF_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(FIFO_HWM, FIFO_HWM.desired)
     `RAL_FIELD_CP_8(FIFO_HWM, FIFO_HWM.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(FIFO_UNDERFLOW, FIFO_UNDERFLOW.desired)
     `RAL_FIELD_CP_1(FIFO_UNDERFLOW, FIFO_UNDERFLOW.desired, 0)
     `RAL_FIELD_CP(FIFO_OVERFLOW, FIFO_OVERFLOW.desired)
     `RAL_FIELD_CP_1(FIFO_OVERFLOW, FIFO_OVERFLOW.desired, 0)
     `RAL_FIELD_CP(FIFO_EMPTY, FIFO_EMPTY.desired)
     `RAL_FIELD_CP_1(FIFO_EMPTY, FIFO_EMPTY.desired, 0)
     `RAL_FIELD_CP(FIFO_AFULL, FIFO_AFULL.desired)
     `RAL_FIELD_CP_1(FIFO_AFULL, FIFO_AFULL.desired, 0)
     `RAL_FIELD_CP(FIFO_FULL, FIFO_FULL.desired)
     `RAL_FIELD_CP_1(FIFO_FULL, FIFO_FULL.desired, 0)
     `RAL_FIELD_CP(FIFO_DEPTH, FIFO_DEPTH.desired)
     `RAL_FIELD_CP_16(FIFO_DEPTH, FIFO_DEPTH.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(FIFO_HWM, FIFO_HWM.actual)
     `RAL_FIELD_CP_8(FIFO_HWM, FIFO_HWM.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(FIFO_UNDERFLOW, FIFO_UNDERFLOW.actual)
     `RAL_FIELD_CP_1(FIFO_UNDERFLOW, FIFO_UNDERFLOW.actual, 0)
     `RAL_FIELD_CP(FIFO_OVERFLOW, FIFO_OVERFLOW.actual)
     `RAL_FIELD_CP_1(FIFO_OVERFLOW, FIFO_OVERFLOW.actual, 0)
     `RAL_FIELD_CP(FIFO_EMPTY, FIFO_EMPTY.actual)
     `RAL_FIELD_CP_1(FIFO_EMPTY, FIFO_EMPTY.actual, 0)
     `RAL_FIELD_CP(FIFO_AFULL, FIFO_AFULL.actual)
     `RAL_FIELD_CP_1(FIFO_AFULL, FIFO_AFULL.actual, 0)
     `RAL_FIELD_CP(FIFO_FULL, FIFO_FULL.actual)
     `RAL_FIELD_CP_1(FIFO_FULL, FIFO_FULL.actual, 0)
     `RAL_FIELD_CP(FIFO_DEPTH, FIFO_DEPTH.actual)
     `RAL_FIELD_CP_16(FIFO_DEPTH, FIFO_DEPTH.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    FIFO_HWM = new("FIFO_HWM", "RW", 8, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[7:0]"});
    FIFO_HWM.set_powerwell("vcccfn_gated");
    FIFO_HWM.set_rand_mode(0);
   FIFO_HWM.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_HWM.set_logical_path("HQMID");
    void'(add_field( FIFO_HWM ));

    FIFO_UNDERFLOW = new("FIFO_UNDERFLOW", "RO/V", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[8:8]"});
    FIFO_UNDERFLOW.set_powerwell("vcccfn_gated");
    FIFO_UNDERFLOW.set_rand_mode(0);
   FIFO_UNDERFLOW.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_UNDERFLOW.set_logical_path("HQMID");
    void'(add_field( FIFO_UNDERFLOW ));

    FIFO_OVERFLOW = new("FIFO_OVERFLOW", "RO/V", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[9:9]"});
    FIFO_OVERFLOW.set_powerwell("vcccfn_gated");
    FIFO_OVERFLOW.set_rand_mode(0);
   FIFO_OVERFLOW.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_OVERFLOW.set_logical_path("HQMID");
    void'(add_field( FIFO_OVERFLOW ));

    FIFO_EMPTY = new("FIFO_EMPTY", "RO/V", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[12:12]"});
    FIFO_EMPTY.set_powerwell("vcccfn_gated");
    FIFO_EMPTY.set_rand_mode(0);
   FIFO_EMPTY.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_EMPTY.set_logical_path("HQMID");
    void'(add_field( FIFO_EMPTY ));

    FIFO_AFULL = new("FIFO_AFULL", "RO/V", 1, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[14:14]"});
    FIFO_AFULL.set_powerwell("vcccfn_gated");
    FIFO_AFULL.set_rand_mode(0);
   FIFO_AFULL.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_AFULL.set_logical_path("HQMID");
    void'(add_field( FIFO_AFULL ));

    FIFO_FULL = new("FIFO_FULL", "RO/V", 1, 15, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[15:15]"});
    FIFO_FULL.set_powerwell("vcccfn_gated");
    FIFO_FULL.set_rand_mode(0);
   FIFO_FULL.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_FULL.set_logical_path("HQMID");
    void'(add_field( FIFO_FULL ));

    FIFO_DEPTH = new("FIFO_DEPTH", "RO/V", 16, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[31:16]"});
    FIFO_DEPTH.set_powerwell("vcccfn_gated");
    FIFO_DEPTH.set_rand_mode(0);
   FIFO_DEPTH.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_DEPTH.set_logical_path("HQMID");
    void'(add_field( FIFO_DEPTH ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_AQED_IF_reg) 
endclass : hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_AQED_IF_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field FIFO_HWM;
  sla_ral_field FIFO_UNDERFLOW;
  sla_ral_field FIFO_OVERFLOW;
  sla_ral_field FIFO_EMPTY;
  sla_ral_field FIFO_AFULL;
  sla_ral_field FIFO_FULL;
  sla_ral_field FIFO_DEPTH;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(FIFO_HWM, FIFO_HWM.desired)
     `RAL_FIELD_CP_8(FIFO_HWM, FIFO_HWM.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(FIFO_UNDERFLOW, FIFO_UNDERFLOW.desired)
     `RAL_FIELD_CP_1(FIFO_UNDERFLOW, FIFO_UNDERFLOW.desired, 0)
     `RAL_FIELD_CP(FIFO_OVERFLOW, FIFO_OVERFLOW.desired)
     `RAL_FIELD_CP_1(FIFO_OVERFLOW, FIFO_OVERFLOW.desired, 0)
     `RAL_FIELD_CP(FIFO_EMPTY, FIFO_EMPTY.desired)
     `RAL_FIELD_CP_1(FIFO_EMPTY, FIFO_EMPTY.desired, 0)
     `RAL_FIELD_CP(FIFO_AFULL, FIFO_AFULL.desired)
     `RAL_FIELD_CP_1(FIFO_AFULL, FIFO_AFULL.desired, 0)
     `RAL_FIELD_CP(FIFO_FULL, FIFO_FULL.desired)
     `RAL_FIELD_CP_1(FIFO_FULL, FIFO_FULL.desired, 0)
     `RAL_FIELD_CP(FIFO_DEPTH, FIFO_DEPTH.desired)
     `RAL_FIELD_CP_16(FIFO_DEPTH, FIFO_DEPTH.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(FIFO_HWM, FIFO_HWM.actual)
     `RAL_FIELD_CP_8(FIFO_HWM, FIFO_HWM.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(FIFO_UNDERFLOW, FIFO_UNDERFLOW.actual)
     `RAL_FIELD_CP_1(FIFO_UNDERFLOW, FIFO_UNDERFLOW.actual, 0)
     `RAL_FIELD_CP(FIFO_OVERFLOW, FIFO_OVERFLOW.actual)
     `RAL_FIELD_CP_1(FIFO_OVERFLOW, FIFO_OVERFLOW.actual, 0)
     `RAL_FIELD_CP(FIFO_EMPTY, FIFO_EMPTY.actual)
     `RAL_FIELD_CP_1(FIFO_EMPTY, FIFO_EMPTY.actual, 0)
     `RAL_FIELD_CP(FIFO_AFULL, FIFO_AFULL.actual)
     `RAL_FIELD_CP_1(FIFO_AFULL, FIFO_AFULL.actual, 0)
     `RAL_FIELD_CP(FIFO_FULL, FIFO_FULL.actual)
     `RAL_FIELD_CP_1(FIFO_FULL, FIFO_FULL.actual, 0)
     `RAL_FIELD_CP(FIFO_DEPTH, FIFO_DEPTH.actual)
     `RAL_FIELD_CP_16(FIFO_DEPTH, FIFO_DEPTH.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    FIFO_HWM = new("FIFO_HWM", "RW", 8, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[7:0]"});
    FIFO_HWM.set_powerwell("vcccfn_gated");
    FIFO_HWM.set_rand_mode(0);
   FIFO_HWM.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_HWM.set_logical_path("HQMID");
    void'(add_field( FIFO_HWM ));

    FIFO_UNDERFLOW = new("FIFO_UNDERFLOW", "RO/V", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[8:8]"});
    FIFO_UNDERFLOW.set_powerwell("vcccfn_gated");
    FIFO_UNDERFLOW.set_rand_mode(0);
   FIFO_UNDERFLOW.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_UNDERFLOW.set_logical_path("HQMID");
    void'(add_field( FIFO_UNDERFLOW ));

    FIFO_OVERFLOW = new("FIFO_OVERFLOW", "RO/V", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[9:9]"});
    FIFO_OVERFLOW.set_powerwell("vcccfn_gated");
    FIFO_OVERFLOW.set_rand_mode(0);
   FIFO_OVERFLOW.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_OVERFLOW.set_logical_path("HQMID");
    void'(add_field( FIFO_OVERFLOW ));

    FIFO_EMPTY = new("FIFO_EMPTY", "RO/V", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[12:12]"});
    FIFO_EMPTY.set_powerwell("vcccfn_gated");
    FIFO_EMPTY.set_rand_mode(0);
   FIFO_EMPTY.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_EMPTY.set_logical_path("HQMID");
    void'(add_field( FIFO_EMPTY ));

    FIFO_AFULL = new("FIFO_AFULL", "RO/V", 1, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[14:14]"});
    FIFO_AFULL.set_powerwell("vcccfn_gated");
    FIFO_AFULL.set_rand_mode(0);
   FIFO_AFULL.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_AFULL.set_logical_path("HQMID");
    void'(add_field( FIFO_AFULL ));

    FIFO_FULL = new("FIFO_FULL", "RO/V", 1, 15, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[15:15]"});
    FIFO_FULL.set_powerwell("vcccfn_gated");
    FIFO_FULL.set_rand_mode(0);
   FIFO_FULL.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_FULL.set_logical_path("HQMID");
    void'(add_field( FIFO_FULL ));

    FIFO_DEPTH = new("FIFO_DEPTH", "RO/V", 16, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[31:16]"});
    FIFO_DEPTH.set_powerwell("vcccfn_gated");
    FIFO_DEPTH.set_rand_mode(0);
   FIFO_DEPTH.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_DEPTH.set_logical_path("HQMID");
    void'(add_field( FIFO_DEPTH ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF_reg) 
endclass : hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field FIFO_HWM;
  sla_ral_field FIFO_UNDERFLOW;
  sla_ral_field FIFO_OVERFLOW;
  sla_ral_field FIFO_EMPTY;
  sla_ral_field FIFO_AFULL;
  sla_ral_field FIFO_FULL;
  sla_ral_field FIFO_DEPTH;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(FIFO_HWM, FIFO_HWM.desired)
     `RAL_FIELD_CP_8(FIFO_HWM, FIFO_HWM.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(FIFO_UNDERFLOW, FIFO_UNDERFLOW.desired)
     `RAL_FIELD_CP_1(FIFO_UNDERFLOW, FIFO_UNDERFLOW.desired, 0)
     `RAL_FIELD_CP(FIFO_OVERFLOW, FIFO_OVERFLOW.desired)
     `RAL_FIELD_CP_1(FIFO_OVERFLOW, FIFO_OVERFLOW.desired, 0)
     `RAL_FIELD_CP(FIFO_EMPTY, FIFO_EMPTY.desired)
     `RAL_FIELD_CP_1(FIFO_EMPTY, FIFO_EMPTY.desired, 0)
     `RAL_FIELD_CP(FIFO_AFULL, FIFO_AFULL.desired)
     `RAL_FIELD_CP_1(FIFO_AFULL, FIFO_AFULL.desired, 0)
     `RAL_FIELD_CP(FIFO_FULL, FIFO_FULL.desired)
     `RAL_FIELD_CP_1(FIFO_FULL, FIFO_FULL.desired, 0)
     `RAL_FIELD_CP(FIFO_DEPTH, FIFO_DEPTH.desired)
     `RAL_FIELD_CP_16(FIFO_DEPTH, FIFO_DEPTH.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(FIFO_HWM, FIFO_HWM.actual)
     `RAL_FIELD_CP_8(FIFO_HWM, FIFO_HWM.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(FIFO_UNDERFLOW, FIFO_UNDERFLOW.actual)
     `RAL_FIELD_CP_1(FIFO_UNDERFLOW, FIFO_UNDERFLOW.actual, 0)
     `RAL_FIELD_CP(FIFO_OVERFLOW, FIFO_OVERFLOW.actual)
     `RAL_FIELD_CP_1(FIFO_OVERFLOW, FIFO_OVERFLOW.actual, 0)
     `RAL_FIELD_CP(FIFO_EMPTY, FIFO_EMPTY.actual)
     `RAL_FIELD_CP_1(FIFO_EMPTY, FIFO_EMPTY.actual, 0)
     `RAL_FIELD_CP(FIFO_AFULL, FIFO_AFULL.actual)
     `RAL_FIELD_CP_1(FIFO_AFULL, FIFO_AFULL.actual, 0)
     `RAL_FIELD_CP(FIFO_FULL, FIFO_FULL.actual)
     `RAL_FIELD_CP_1(FIFO_FULL, FIFO_FULL.actual, 0)
     `RAL_FIELD_CP(FIFO_DEPTH, FIFO_DEPTH.actual)
     `RAL_FIELD_CP_16(FIFO_DEPTH, FIFO_DEPTH.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    FIFO_HWM = new("FIFO_HWM", "RW", 8, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[7:0]"});
    FIFO_HWM.set_powerwell("vcccfn_gated");
    FIFO_HWM.set_rand_mode(0);
   FIFO_HWM.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_HWM.set_logical_path("HQMID");
    void'(add_field( FIFO_HWM ));

    FIFO_UNDERFLOW = new("FIFO_UNDERFLOW", "RO/V", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[8:8]"});
    FIFO_UNDERFLOW.set_powerwell("vcccfn_gated");
    FIFO_UNDERFLOW.set_rand_mode(0);
   FIFO_UNDERFLOW.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_UNDERFLOW.set_logical_path("HQMID");
    void'(add_field( FIFO_UNDERFLOW ));

    FIFO_OVERFLOW = new("FIFO_OVERFLOW", "RO/V", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[9:9]"});
    FIFO_OVERFLOW.set_powerwell("vcccfn_gated");
    FIFO_OVERFLOW.set_rand_mode(0);
   FIFO_OVERFLOW.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_OVERFLOW.set_logical_path("HQMID");
    void'(add_field( FIFO_OVERFLOW ));

    FIFO_EMPTY = new("FIFO_EMPTY", "RO/V", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[12:12]"});
    FIFO_EMPTY.set_powerwell("vcccfn_gated");
    FIFO_EMPTY.set_rand_mode(0);
   FIFO_EMPTY.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_EMPTY.set_logical_path("HQMID");
    void'(add_field( FIFO_EMPTY ));

    FIFO_AFULL = new("FIFO_AFULL", "RO/V", 1, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[14:14]"});
    FIFO_AFULL.set_powerwell("vcccfn_gated");
    FIFO_AFULL.set_rand_mode(0);
   FIFO_AFULL.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_AFULL.set_logical_path("HQMID");
    void'(add_field( FIFO_AFULL ));

    FIFO_FULL = new("FIFO_FULL", "RO/V", 1, 15, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[15:15]"});
    FIFO_FULL.set_powerwell("vcccfn_gated");
    FIFO_FULL.set_rand_mode(0);
   FIFO_FULL.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_FULL.set_logical_path("HQMID");
    void'(add_field( FIFO_FULL ));

    FIFO_DEPTH = new("FIFO_DEPTH", "RO/V", 16, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[31:16]"});
    FIFO_DEPTH.set_powerwell("vcccfn_gated");
    FIFO_DEPTH.set_rand_mode(0);
   FIFO_DEPTH.set_reset_signame("hqm_inp_gated_rst_n");
    FIFO_DEPTH.set_logical_path("HQMID");
    void'(add_field( FIFO_DEPTH ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF_reg) 
endclass : hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field MODE;
  sla_ral_field DUTY;
  sla_ral_field PERIOD;
  sla_ral_field PROB1ST;
  sla_ral_field PROB2ND;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MODE, MODE.desired)
     `RAL_FIELD_CP_2(MODE, MODE.desired, 0,1)
     `RAL_FIELD_CP(DUTY, DUTY.desired)
     `RAL_FIELD_CP_3(DUTY, DUTY.desired, 0,1,2)
     `RAL_FIELD_CP(PERIOD, PERIOD.desired)
     `RAL_FIELD_CP_11(PERIOD, PERIOD.desired, 0,1,2,3,4,5,6,7,8,9,10)
     `RAL_FIELD_CP(PROB1ST, PROB1ST.desired)
     `RAL_FIELD_CP_8(PROB1ST, PROB1ST.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(PROB2ND, PROB2ND.desired)
     `RAL_FIELD_CP_8(PROB2ND, PROB2ND.desired, 0,1,2,3,4,5,6,7)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MODE, MODE.actual)
     `RAL_FIELD_CP_2(MODE, MODE.actual, 0,1)
     `RAL_FIELD_CP(DUTY, DUTY.actual)
     `RAL_FIELD_CP_3(DUTY, DUTY.actual, 0,1,2)
     `RAL_FIELD_CP(PERIOD, PERIOD.actual)
     `RAL_FIELD_CP_11(PERIOD, PERIOD.actual, 0,1,2,3,4,5,6,7,8,9,10)
     `RAL_FIELD_CP(PROB1ST, PROB1ST.actual)
     `RAL_FIELD_CP_8(PROB1ST, PROB1ST.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(PROB2ND, PROB2ND.actual)
     `RAL_FIELD_CP_8(PROB2ND, PROB2ND.actual, 0,1,2,3,4,5,6,7)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    MODE = new("MODE", "RW", 2, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_control.internal_f[1:0]"});
    MODE.set_powerwell("vcccfn_gated");
    MODE.set_rand_mode(0);
   MODE.set_reset_signame("hqm_inp_gated_rst_n");
    MODE.set_logical_path("HQMID");
    void'(add_field( MODE ));

    DUTY = new("DUTY", "RW", 3, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_control.internal_f[4:2]"});
    DUTY.set_powerwell("vcccfn_gated");
    DUTY.set_rand_mode(0);
   DUTY.set_reset_signame("hqm_inp_gated_rst_n");
    DUTY.set_logical_path("HQMID");
    void'(add_field( DUTY ));

    PERIOD = new("PERIOD", "RW", 11, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_control.internal_f[15:5]"});
    PERIOD.set_powerwell("vcccfn_gated");
    PERIOD.set_rand_mode(0);
   PERIOD.set_reset_signame("hqm_inp_gated_rst_n");
    PERIOD.set_logical_path("HQMID");
    void'(add_field( PERIOD ));

    PROB1ST = new("PROB1ST", "RW", 8, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_control.internal_f[23:16]"});
    PROB1ST.set_powerwell("vcccfn_gated");
    PROB1ST.set_rand_mode(0);
   PROB1ST.set_reset_signame("hqm_inp_gated_rst_n");
    PROB1ST.set_logical_path("HQMID");
    void'(add_field( PROB1ST ));

    PROB2ND = new("PROB2ND", "RW", 8, 24, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_control.internal_f[31:24]"});
    PROB2ND.set_powerwell("vcccfn_gated");
    PROB2ND.set_rand_mode(0);
   PROB2ND.set_reset_signame("hqm_inp_gated_rst_n");
    PROB2ND.set_logical_path("HQMID");
    void'(add_field( PROB2ND ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg) 
endclass : hqm_atm_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_HW_AGITATE_SELECT_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field AGG_IF_00;
  sla_ral_field AGG_IF_01;
  sla_ral_field AGG_IF_02;
  sla_ral_field AGG_IF_03;
  sla_ral_field AGG_IF_04;
  sla_ral_field AGG_IF_05;
  sla_ral_field AGG_IF_06;
  sla_ral_field AGG_IF_07;
  sla_ral_field AGG_IF_08;
  sla_ral_field AGG_IF_09;
  sla_ral_field AGG_IF_10;
  sla_ral_field AGG_IF_11;
  sla_ral_field AGG_IF_12;
  sla_ral_field AGG_IF_13;
  sla_ral_field AGG_IF_14;
  sla_ral_field AGG_IF_15;
  sla_ral_field RSVZ;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_HW_AGITATE_SELECT_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(AGG_IF_00, AGG_IF_00.desired)
     `RAL_FIELD_CP_1(AGG_IF_00, AGG_IF_00.desired, 0)
     `RAL_FIELD_CP(AGG_IF_01, AGG_IF_01.desired)
     `RAL_FIELD_CP_1(AGG_IF_01, AGG_IF_01.desired, 0)
     `RAL_FIELD_CP(AGG_IF_02, AGG_IF_02.desired)
     `RAL_FIELD_CP_1(AGG_IF_02, AGG_IF_02.desired, 0)
     `RAL_FIELD_CP(AGG_IF_03, AGG_IF_03.desired)
     `RAL_FIELD_CP_1(AGG_IF_03, AGG_IF_03.desired, 0)
     `RAL_FIELD_CP(AGG_IF_04, AGG_IF_04.desired)
     `RAL_FIELD_CP_1(AGG_IF_04, AGG_IF_04.desired, 0)
     `RAL_FIELD_CP(AGG_IF_05, AGG_IF_05.desired)
     `RAL_FIELD_CP_1(AGG_IF_05, AGG_IF_05.desired, 0)
     `RAL_FIELD_CP(AGG_IF_06, AGG_IF_06.desired)
     `RAL_FIELD_CP_1(AGG_IF_06, AGG_IF_06.desired, 0)
     `RAL_FIELD_CP(AGG_IF_07, AGG_IF_07.desired)
     `RAL_FIELD_CP_1(AGG_IF_07, AGG_IF_07.desired, 0)
     `RAL_FIELD_CP(AGG_IF_08, AGG_IF_08.desired)
     `RAL_FIELD_CP_1(AGG_IF_08, AGG_IF_08.desired, 0)
     `RAL_FIELD_CP(AGG_IF_09, AGG_IF_09.desired)
     `RAL_FIELD_CP_1(AGG_IF_09, AGG_IF_09.desired, 0)
     `RAL_FIELD_CP(AGG_IF_10, AGG_IF_10.desired)
     `RAL_FIELD_CP_1(AGG_IF_10, AGG_IF_10.desired, 0)
     `RAL_FIELD_CP(AGG_IF_11, AGG_IF_11.desired)
     `RAL_FIELD_CP_1(AGG_IF_11, AGG_IF_11.desired, 0)
     `RAL_FIELD_CP(AGG_IF_12, AGG_IF_12.desired)
     `RAL_FIELD_CP_1(AGG_IF_12, AGG_IF_12.desired, 0)
     `RAL_FIELD_CP(AGG_IF_13, AGG_IF_13.desired)
     `RAL_FIELD_CP_1(AGG_IF_13, AGG_IF_13.desired, 0)
     `RAL_FIELD_CP(AGG_IF_14, AGG_IF_14.desired)
     `RAL_FIELD_CP_1(AGG_IF_14, AGG_IF_14.desired, 0)
     `RAL_FIELD_CP(AGG_IF_15, AGG_IF_15.desired)
     `RAL_FIELD_CP_1(AGG_IF_15, AGG_IF_15.desired, 0)
     `RAL_FIELD_CP(RSVZ, RSVZ.desired)
     `RAL_FIELD_CP_16(RSVZ, RSVZ.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(AGG_IF_00, AGG_IF_00.actual)
     `RAL_FIELD_CP_1(AGG_IF_00, AGG_IF_00.actual, 0)
     `RAL_FIELD_CP(AGG_IF_01, AGG_IF_01.actual)
     `RAL_FIELD_CP_1(AGG_IF_01, AGG_IF_01.actual, 0)
     `RAL_FIELD_CP(AGG_IF_02, AGG_IF_02.actual)
     `RAL_FIELD_CP_1(AGG_IF_02, AGG_IF_02.actual, 0)
     `RAL_FIELD_CP(AGG_IF_03, AGG_IF_03.actual)
     `RAL_FIELD_CP_1(AGG_IF_03, AGG_IF_03.actual, 0)
     `RAL_FIELD_CP(AGG_IF_04, AGG_IF_04.actual)
     `RAL_FIELD_CP_1(AGG_IF_04, AGG_IF_04.actual, 0)
     `RAL_FIELD_CP(AGG_IF_05, AGG_IF_05.actual)
     `RAL_FIELD_CP_1(AGG_IF_05, AGG_IF_05.actual, 0)
     `RAL_FIELD_CP(AGG_IF_06, AGG_IF_06.actual)
     `RAL_FIELD_CP_1(AGG_IF_06, AGG_IF_06.actual, 0)
     `RAL_FIELD_CP(AGG_IF_07, AGG_IF_07.actual)
     `RAL_FIELD_CP_1(AGG_IF_07, AGG_IF_07.actual, 0)
     `RAL_FIELD_CP(AGG_IF_08, AGG_IF_08.actual)
     `RAL_FIELD_CP_1(AGG_IF_08, AGG_IF_08.actual, 0)
     `RAL_FIELD_CP(AGG_IF_09, AGG_IF_09.actual)
     `RAL_FIELD_CP_1(AGG_IF_09, AGG_IF_09.actual, 0)
     `RAL_FIELD_CP(AGG_IF_10, AGG_IF_10.actual)
     `RAL_FIELD_CP_1(AGG_IF_10, AGG_IF_10.actual, 0)
     `RAL_FIELD_CP(AGG_IF_11, AGG_IF_11.actual)
     `RAL_FIELD_CP_1(AGG_IF_11, AGG_IF_11.actual, 0)
     `RAL_FIELD_CP(AGG_IF_12, AGG_IF_12.actual)
     `RAL_FIELD_CP_1(AGG_IF_12, AGG_IF_12.actual, 0)
     `RAL_FIELD_CP(AGG_IF_13, AGG_IF_13.actual)
     `RAL_FIELD_CP_1(AGG_IF_13, AGG_IF_13.actual, 0)
     `RAL_FIELD_CP(AGG_IF_14, AGG_IF_14.actual)
     `RAL_FIELD_CP_1(AGG_IF_14, AGG_IF_14.actual, 0)
     `RAL_FIELD_CP(AGG_IF_15, AGG_IF_15.actual)
     `RAL_FIELD_CP_1(AGG_IF_15, AGG_IF_15.actual, 0)
     `RAL_FIELD_CP(RSVZ, RSVZ.actual)
     `RAL_FIELD_CP_16(RSVZ, RSVZ.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    AGG_IF_00 = new("AGG_IF_00", "RW", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[0:0]"});
    AGG_IF_00.set_powerwell("vcccfn_gated");
    AGG_IF_00.set_rand_mode(0);
   AGG_IF_00.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_00.set_logical_path("HQMID");
    void'(add_field( AGG_IF_00 ));

    AGG_IF_01 = new("AGG_IF_01", "RW", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[1:1]"});
    AGG_IF_01.set_powerwell("vcccfn_gated");
    AGG_IF_01.set_rand_mode(0);
   AGG_IF_01.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_01.set_logical_path("HQMID");
    void'(add_field( AGG_IF_01 ));

    AGG_IF_02 = new("AGG_IF_02", "RW", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[2:2]"});
    AGG_IF_02.set_powerwell("vcccfn_gated");
    AGG_IF_02.set_rand_mode(0);
   AGG_IF_02.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_02.set_logical_path("HQMID");
    void'(add_field( AGG_IF_02 ));

    AGG_IF_03 = new("AGG_IF_03", "RW", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[3:3]"});
    AGG_IF_03.set_powerwell("vcccfn_gated");
    AGG_IF_03.set_rand_mode(0);
   AGG_IF_03.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_03.set_logical_path("HQMID");
    void'(add_field( AGG_IF_03 ));

    AGG_IF_04 = new("AGG_IF_04", "RW", 1, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[4:4]"});
    AGG_IF_04.set_powerwell("vcccfn_gated");
    AGG_IF_04.set_rand_mode(0);
   AGG_IF_04.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_04.set_logical_path("HQMID");
    void'(add_field( AGG_IF_04 ));

    AGG_IF_05 = new("AGG_IF_05", "RW", 1, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[5:5]"});
    AGG_IF_05.set_powerwell("vcccfn_gated");
    AGG_IF_05.set_rand_mode(0);
   AGG_IF_05.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_05.set_logical_path("HQMID");
    void'(add_field( AGG_IF_05 ));

    AGG_IF_06 = new("AGG_IF_06", "RW", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[6:6]"});
    AGG_IF_06.set_powerwell("vcccfn_gated");
    AGG_IF_06.set_rand_mode(0);
   AGG_IF_06.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_06.set_logical_path("HQMID");
    void'(add_field( AGG_IF_06 ));

    AGG_IF_07 = new("AGG_IF_07", "RW", 1, 7, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[7:7]"});
    AGG_IF_07.set_powerwell("vcccfn_gated");
    AGG_IF_07.set_rand_mode(0);
   AGG_IF_07.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_07.set_logical_path("HQMID");
    void'(add_field( AGG_IF_07 ));

    AGG_IF_08 = new("AGG_IF_08", "RW", 1, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[8:8]"});
    AGG_IF_08.set_powerwell("vcccfn_gated");
    AGG_IF_08.set_rand_mode(0);
   AGG_IF_08.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_08.set_logical_path("HQMID");
    void'(add_field( AGG_IF_08 ));

    AGG_IF_09 = new("AGG_IF_09", "RW", 1, 9, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[9:9]"});
    AGG_IF_09.set_powerwell("vcccfn_gated");
    AGG_IF_09.set_rand_mode(0);
   AGG_IF_09.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_09.set_logical_path("HQMID");
    void'(add_field( AGG_IF_09 ));

    AGG_IF_10 = new("AGG_IF_10", "RW", 1, 10, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[10:10]"});
    AGG_IF_10.set_powerwell("vcccfn_gated");
    AGG_IF_10.set_rand_mode(0);
   AGG_IF_10.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_10.set_logical_path("HQMID");
    void'(add_field( AGG_IF_10 ));

    AGG_IF_11 = new("AGG_IF_11", "RW", 1, 11, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[11:11]"});
    AGG_IF_11.set_powerwell("vcccfn_gated");
    AGG_IF_11.set_rand_mode(0);
   AGG_IF_11.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_11.set_logical_path("HQMID");
    void'(add_field( AGG_IF_11 ));

    AGG_IF_12 = new("AGG_IF_12", "RW", 1, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[12:12]"});
    AGG_IF_12.set_powerwell("vcccfn_gated");
    AGG_IF_12.set_rand_mode(0);
   AGG_IF_12.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_12.set_logical_path("HQMID");
    void'(add_field( AGG_IF_12 ));

    AGG_IF_13 = new("AGG_IF_13", "RW", 1, 13, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[13:13]"});
    AGG_IF_13.set_powerwell("vcccfn_gated");
    AGG_IF_13.set_rand_mode(0);
   AGG_IF_13.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_13.set_logical_path("HQMID");
    void'(add_field( AGG_IF_13 ));

    AGG_IF_14 = new("AGG_IF_14", "RW", 1, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[14:14]"});
    AGG_IF_14.set_powerwell("vcccfn_gated");
    AGG_IF_14.set_rand_mode(0);
   AGG_IF_14.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_14.set_logical_path("HQMID");
    void'(add_field( AGG_IF_14 ));

    AGG_IF_15 = new("AGG_IF_15", "RW", 1, 15, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[15:15]"});
    AGG_IF_15.set_powerwell("vcccfn_gated");
    AGG_IF_15.set_rand_mode(0);
   AGG_IF_15.set_reset_signame("hqm_inp_gated_rst_n");
    AGG_IF_15.set_logical_path("HQMID");
    void'(add_field( AGG_IF_15 ));

    RSVZ = new("RSVZ", "RW", 16, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[31:16]"});
    RSVZ.set_powerwell("vcccfn_gated");
    RSVZ.set_rand_mode(0);
   RSVZ.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ.set_logical_path("HQMID");
    void'(add_field( RSVZ ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_HW_AGITATE_SELECT_reg) 
endclass : hqm_atm_pipe_bridge_CFG_HW_AGITATE_SELECT_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_INTERFACE_STATUS_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field DB_LSP_AP_SCH_ATM_STATUS_DEPTH;
  sla_ral_field DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH;
  sla_ral_field DB_AP_LSP_ENQ_STATUS_DEPTH;
  sla_ral_field DB_AP_LSP_ENQ_STATUS_READY;
  sla_ral_field DB_AQED_AP_ENQ_STATUS_DEPTH;
  sla_ral_field DB_AQED_AP_ENQ_STATUS_READY;
  sla_ral_field DB_AP_AQED_STATUS_DEPTH;
  sla_ral_field DB_AP_AQED_STATUS_READY;
  sla_ral_field DB_LSP_AQED_CMP_STATUS_DEPTH;
  sla_ral_field DB_LSP_AQED_CMP_STATUS_READY;
  sla_ral_field ATM_CLK_IDLE;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_INTERFACE_STATUS_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(DB_LSP_AP_SCH_ATM_STATUS_DEPTH, DB_LSP_AP_SCH_ATM_STATUS_DEPTH.desired)
     `RAL_FIELD_CP_2(DB_LSP_AP_SCH_ATM_STATUS_DEPTH, DB_LSP_AP_SCH_ATM_STATUS_DEPTH.desired, 0,1)
     `RAL_FIELD_CP(DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH, DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH.desired)
     `RAL_FIELD_CP_1(DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH, DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH.desired, 0)
     `RAL_FIELD_CP(DB_AP_LSP_ENQ_STATUS_DEPTH, DB_AP_LSP_ENQ_STATUS_DEPTH.desired)
     `RAL_FIELD_CP_2(DB_AP_LSP_ENQ_STATUS_DEPTH, DB_AP_LSP_ENQ_STATUS_DEPTH.desired, 0,1)
     `RAL_FIELD_CP(DB_AP_LSP_ENQ_STATUS_READY, DB_AP_LSP_ENQ_STATUS_READY.desired)
     `RAL_FIELD_CP_1(DB_AP_LSP_ENQ_STATUS_READY, DB_AP_LSP_ENQ_STATUS_READY.desired, 0)
     `RAL_FIELD_CP(DB_AQED_AP_ENQ_STATUS_DEPTH, DB_AQED_AP_ENQ_STATUS_DEPTH.desired)
     `RAL_FIELD_CP_2(DB_AQED_AP_ENQ_STATUS_DEPTH, DB_AQED_AP_ENQ_STATUS_DEPTH.desired, 0,1)
     `RAL_FIELD_CP(DB_AQED_AP_ENQ_STATUS_READY, DB_AQED_AP_ENQ_STATUS_READY.desired)
     `RAL_FIELD_CP_1(DB_AQED_AP_ENQ_STATUS_READY, DB_AQED_AP_ENQ_STATUS_READY.desired, 0)
     `RAL_FIELD_CP(DB_AP_AQED_STATUS_DEPTH, DB_AP_AQED_STATUS_DEPTH.desired)
     `RAL_FIELD_CP_2(DB_AP_AQED_STATUS_DEPTH, DB_AP_AQED_STATUS_DEPTH.desired, 0,1)
     `RAL_FIELD_CP(DB_AP_AQED_STATUS_READY, DB_AP_AQED_STATUS_READY.desired)
     `RAL_FIELD_CP_1(DB_AP_AQED_STATUS_READY, DB_AP_AQED_STATUS_READY.desired, 0)
     `RAL_FIELD_CP(DB_LSP_AQED_CMP_STATUS_DEPTH, DB_LSP_AQED_CMP_STATUS_DEPTH.desired)
     `RAL_FIELD_CP_2(DB_LSP_AQED_CMP_STATUS_DEPTH, DB_LSP_AQED_CMP_STATUS_DEPTH.desired, 0,1)
     `RAL_FIELD_CP(DB_LSP_AQED_CMP_STATUS_READY, DB_LSP_AQED_CMP_STATUS_READY.desired)
     `RAL_FIELD_CP_1(DB_LSP_AQED_CMP_STATUS_READY, DB_LSP_AQED_CMP_STATUS_READY.desired, 0)
     `RAL_FIELD_CP(ATM_CLK_IDLE, ATM_CLK_IDLE.desired)
     `RAL_FIELD_CP_1(ATM_CLK_IDLE, ATM_CLK_IDLE.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(DB_LSP_AP_SCH_ATM_STATUS_DEPTH, DB_LSP_AP_SCH_ATM_STATUS_DEPTH.actual)
     `RAL_FIELD_CP_2(DB_LSP_AP_SCH_ATM_STATUS_DEPTH, DB_LSP_AP_SCH_ATM_STATUS_DEPTH.actual, 0,1)
     `RAL_FIELD_CP(DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH, DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH.actual)
     `RAL_FIELD_CP_1(DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH, DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH.actual, 0)
     `RAL_FIELD_CP(DB_AP_LSP_ENQ_STATUS_DEPTH, DB_AP_LSP_ENQ_STATUS_DEPTH.actual)
     `RAL_FIELD_CP_2(DB_AP_LSP_ENQ_STATUS_DEPTH, DB_AP_LSP_ENQ_STATUS_DEPTH.actual, 0,1)
     `RAL_FIELD_CP(DB_AP_LSP_ENQ_STATUS_READY, DB_AP_LSP_ENQ_STATUS_READY.actual)
     `RAL_FIELD_CP_1(DB_AP_LSP_ENQ_STATUS_READY, DB_AP_LSP_ENQ_STATUS_READY.actual, 0)
     `RAL_FIELD_CP(DB_AQED_AP_ENQ_STATUS_DEPTH, DB_AQED_AP_ENQ_STATUS_DEPTH.actual)
     `RAL_FIELD_CP_2(DB_AQED_AP_ENQ_STATUS_DEPTH, DB_AQED_AP_ENQ_STATUS_DEPTH.actual, 0,1)
     `RAL_FIELD_CP(DB_AQED_AP_ENQ_STATUS_READY, DB_AQED_AP_ENQ_STATUS_READY.actual)
     `RAL_FIELD_CP_1(DB_AQED_AP_ENQ_STATUS_READY, DB_AQED_AP_ENQ_STATUS_READY.actual, 0)
     `RAL_FIELD_CP(DB_AP_AQED_STATUS_DEPTH, DB_AP_AQED_STATUS_DEPTH.actual)
     `RAL_FIELD_CP_2(DB_AP_AQED_STATUS_DEPTH, DB_AP_AQED_STATUS_DEPTH.actual, 0,1)
     `RAL_FIELD_CP(DB_AP_AQED_STATUS_READY, DB_AP_AQED_STATUS_READY.actual)
     `RAL_FIELD_CP_1(DB_AP_AQED_STATUS_READY, DB_AP_AQED_STATUS_READY.actual, 0)
     `RAL_FIELD_CP(DB_LSP_AQED_CMP_STATUS_DEPTH, DB_LSP_AQED_CMP_STATUS_DEPTH.actual)
     `RAL_FIELD_CP_2(DB_LSP_AQED_CMP_STATUS_DEPTH, DB_LSP_AQED_CMP_STATUS_DEPTH.actual, 0,1)
     `RAL_FIELD_CP(DB_LSP_AQED_CMP_STATUS_READY, DB_LSP_AQED_CMP_STATUS_READY.actual)
     `RAL_FIELD_CP_1(DB_LSP_AQED_CMP_STATUS_READY, DB_LSP_AQED_CMP_STATUS_READY.actual, 0)
     `RAL_FIELD_CP(ATM_CLK_IDLE, ATM_CLK_IDLE.actual)
     `RAL_FIELD_CP_1(ATM_CLK_IDLE, ATM_CLK_IDLE.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    DB_LSP_AP_SCH_ATM_STATUS_DEPTH = new("DB_LSP_AP_SCH_ATM_STATUS_DEPTH", "RO/V", 2, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[1:0]"});
    DB_LSP_AP_SCH_ATM_STATUS_DEPTH.set_powerwell("vcccfn_gated");
    DB_LSP_AP_SCH_ATM_STATUS_DEPTH.set_rand_mode(0);
   DB_LSP_AP_SCH_ATM_STATUS_DEPTH.set_reset_signame("hqm_inp_gated_rst_n");
    DB_LSP_AP_SCH_ATM_STATUS_DEPTH.set_logical_path("HQMID");
    void'(add_field( DB_LSP_AP_SCH_ATM_STATUS_DEPTH ));

    DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH = new("DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH", "RO/V", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[2:2]"});
    DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH.set_powerwell("vcccfn_gated");
    DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH.set_rand_mode(0);
   DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH.set_reset_signame("hqm_inp_gated_rst_n");
    DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH.set_logical_path("HQMID");
    void'(add_field( DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH ));

    DB_AP_LSP_ENQ_STATUS_DEPTH = new("DB_AP_LSP_ENQ_STATUS_DEPTH", "RO/V", 2, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[5:4]"});
    DB_AP_LSP_ENQ_STATUS_DEPTH.set_powerwell("vcccfn_gated");
    DB_AP_LSP_ENQ_STATUS_DEPTH.set_rand_mode(0);
   DB_AP_LSP_ENQ_STATUS_DEPTH.set_reset_signame("hqm_inp_gated_rst_n");
    DB_AP_LSP_ENQ_STATUS_DEPTH.set_logical_path("HQMID");
    void'(add_field( DB_AP_LSP_ENQ_STATUS_DEPTH ));

    DB_AP_LSP_ENQ_STATUS_READY = new("DB_AP_LSP_ENQ_STATUS_READY", "RO/V", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[6:6]"});
    DB_AP_LSP_ENQ_STATUS_READY.set_powerwell("vcccfn_gated");
    DB_AP_LSP_ENQ_STATUS_READY.set_rand_mode(0);
   DB_AP_LSP_ENQ_STATUS_READY.set_reset_signame("hqm_inp_gated_rst_n");
    DB_AP_LSP_ENQ_STATUS_READY.set_logical_path("HQMID");
    void'(add_field( DB_AP_LSP_ENQ_STATUS_READY ));

    DB_AQED_AP_ENQ_STATUS_DEPTH = new("DB_AQED_AP_ENQ_STATUS_DEPTH", "RO/V", 2, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[9:8]"});
    DB_AQED_AP_ENQ_STATUS_DEPTH.set_powerwell("vcccfn_gated");
    DB_AQED_AP_ENQ_STATUS_DEPTH.set_rand_mode(0);
   DB_AQED_AP_ENQ_STATUS_DEPTH.set_reset_signame("hqm_inp_gated_rst_n");
    DB_AQED_AP_ENQ_STATUS_DEPTH.set_logical_path("HQMID");
    void'(add_field( DB_AQED_AP_ENQ_STATUS_DEPTH ));

    DB_AQED_AP_ENQ_STATUS_READY = new("DB_AQED_AP_ENQ_STATUS_READY", "RO/V", 1, 10, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[10:10]"});
    DB_AQED_AP_ENQ_STATUS_READY.set_powerwell("vcccfn_gated");
    DB_AQED_AP_ENQ_STATUS_READY.set_rand_mode(0);
   DB_AQED_AP_ENQ_STATUS_READY.set_reset_signame("hqm_inp_gated_rst_n");
    DB_AQED_AP_ENQ_STATUS_READY.set_logical_path("HQMID");
    void'(add_field( DB_AQED_AP_ENQ_STATUS_READY ));

    DB_AP_AQED_STATUS_DEPTH = new("DB_AP_AQED_STATUS_DEPTH", "RO/V", 2, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[13:12]"});
    DB_AP_AQED_STATUS_DEPTH.set_powerwell("vcccfn_gated");
    DB_AP_AQED_STATUS_DEPTH.set_rand_mode(0);
   DB_AP_AQED_STATUS_DEPTH.set_reset_signame("hqm_inp_gated_rst_n");
    DB_AP_AQED_STATUS_DEPTH.set_logical_path("HQMID");
    void'(add_field( DB_AP_AQED_STATUS_DEPTH ));

    DB_AP_AQED_STATUS_READY = new("DB_AP_AQED_STATUS_READY", "RO/V", 1, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[14:14]"});
    DB_AP_AQED_STATUS_READY.set_powerwell("vcccfn_gated");
    DB_AP_AQED_STATUS_READY.set_rand_mode(0);
   DB_AP_AQED_STATUS_READY.set_reset_signame("hqm_inp_gated_rst_n");
    DB_AP_AQED_STATUS_READY.set_logical_path("HQMID");
    void'(add_field( DB_AP_AQED_STATUS_READY ));

    DB_LSP_AQED_CMP_STATUS_DEPTH = new("DB_LSP_AQED_CMP_STATUS_DEPTH", "RO/V", 2, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[17:16]"});
    DB_LSP_AQED_CMP_STATUS_DEPTH.set_powerwell("vcccfn_gated");
    DB_LSP_AQED_CMP_STATUS_DEPTH.set_rand_mode(0);
   DB_LSP_AQED_CMP_STATUS_DEPTH.set_reset_signame("hqm_inp_gated_rst_n");
    DB_LSP_AQED_CMP_STATUS_DEPTH.set_logical_path("HQMID");
    void'(add_field( DB_LSP_AQED_CMP_STATUS_DEPTH ));

    DB_LSP_AQED_CMP_STATUS_READY = new("DB_LSP_AQED_CMP_STATUS_READY", "RO/V", 1, 18, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[18:18]"});
    DB_LSP_AQED_CMP_STATUS_READY.set_powerwell("vcccfn_gated");
    DB_LSP_AQED_CMP_STATUS_READY.set_rand_mode(0);
   DB_LSP_AQED_CMP_STATUS_READY.set_reset_signame("hqm_inp_gated_rst_n");
    DB_LSP_AQED_CMP_STATUS_READY.set_logical_path("HQMID");
    void'(add_field( DB_LSP_AQED_CMP_STATUS_READY ));

    ATM_CLK_IDLE = new("ATM_CLK_IDLE", "RO/V", 1, 31, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[31:31]"});
    ATM_CLK_IDLE.set_powerwell("vcccfn_gated");
    ATM_CLK_IDLE.set_rand_mode(0);
   ATM_CLK_IDLE.set_reset_signame("hqm_inp_gated_rst_n");
    ATM_CLK_IDLE.set_logical_path("HQMID");
    void'(add_field( ATM_CLK_IDLE ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_INTERFACE_STATUS_reg) 
endclass : hqm_atm_pipe_bridge_CFG_INTERFACE_STATUS_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_HOLD_00_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field P0_LL_HOLD;
  sla_ral_field P1_LL_HOLD;
  sla_ral_field P2_LL_HOLD;
  sla_ral_field P3_LL_HOLD;
  sla_ral_field P4_LL_HOLD;
  sla_ral_field P5_LL_HOLD;
  sla_ral_field P6_LL_HOLD;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_HOLD_00_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(P0_LL_HOLD, P0_LL_HOLD.desired)
     `RAL_FIELD_CP_1(P0_LL_HOLD, P0_LL_HOLD.desired, 0)
     `RAL_FIELD_CP(P1_LL_HOLD, P1_LL_HOLD.desired)
     `RAL_FIELD_CP_1(P1_LL_HOLD, P1_LL_HOLD.desired, 0)
     `RAL_FIELD_CP(P2_LL_HOLD, P2_LL_HOLD.desired)
     `RAL_FIELD_CP_1(P2_LL_HOLD, P2_LL_HOLD.desired, 0)
     `RAL_FIELD_CP(P3_LL_HOLD, P3_LL_HOLD.desired)
     `RAL_FIELD_CP_1(P3_LL_HOLD, P3_LL_HOLD.desired, 0)
     `RAL_FIELD_CP(P4_LL_HOLD, P4_LL_HOLD.desired)
     `RAL_FIELD_CP_1(P4_LL_HOLD, P4_LL_HOLD.desired, 0)
     `RAL_FIELD_CP(P5_LL_HOLD, P5_LL_HOLD.desired)
     `RAL_FIELD_CP_1(P5_LL_HOLD, P5_LL_HOLD.desired, 0)
     `RAL_FIELD_CP(P6_LL_HOLD, P6_LL_HOLD.desired)
     `RAL_FIELD_CP_1(P6_LL_HOLD, P6_LL_HOLD.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(P0_LL_HOLD, P0_LL_HOLD.actual)
     `RAL_FIELD_CP_1(P0_LL_HOLD, P0_LL_HOLD.actual, 0)
     `RAL_FIELD_CP(P1_LL_HOLD, P1_LL_HOLD.actual)
     `RAL_FIELD_CP_1(P1_LL_HOLD, P1_LL_HOLD.actual, 0)
     `RAL_FIELD_CP(P2_LL_HOLD, P2_LL_HOLD.actual)
     `RAL_FIELD_CP_1(P2_LL_HOLD, P2_LL_HOLD.actual, 0)
     `RAL_FIELD_CP(P3_LL_HOLD, P3_LL_HOLD.actual)
     `RAL_FIELD_CP_1(P3_LL_HOLD, P3_LL_HOLD.actual, 0)
     `RAL_FIELD_CP(P4_LL_HOLD, P4_LL_HOLD.actual)
     `RAL_FIELD_CP_1(P4_LL_HOLD, P4_LL_HOLD.actual, 0)
     `RAL_FIELD_CP(P5_LL_HOLD, P5_LL_HOLD.actual)
     `RAL_FIELD_CP_1(P5_LL_HOLD, P5_LL_HOLD.actual, 0)
     `RAL_FIELD_CP(P6_LL_HOLD, P6_LL_HOLD.actual)
     `RAL_FIELD_CP_1(P6_LL_HOLD, P6_LL_HOLD.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    P0_LL_HOLD = new("P0_LL_HOLD", "RO/V", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[0:0]"});
    P0_LL_HOLD.set_powerwell("vcccfn_gated");
    P0_LL_HOLD.set_rand_mode(0);
   P0_LL_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    P0_LL_HOLD.set_logical_path("HQMID");
    void'(add_field( P0_LL_HOLD ));

    P1_LL_HOLD = new("P1_LL_HOLD", "RO/V", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[1:1]"});
    P1_LL_HOLD.set_powerwell("vcccfn_gated");
    P1_LL_HOLD.set_rand_mode(0);
   P1_LL_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    P1_LL_HOLD.set_logical_path("HQMID");
    void'(add_field( P1_LL_HOLD ));

    P2_LL_HOLD = new("P2_LL_HOLD", "RO/V", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[2:2]"});
    P2_LL_HOLD.set_powerwell("vcccfn_gated");
    P2_LL_HOLD.set_rand_mode(0);
   P2_LL_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    P2_LL_HOLD.set_logical_path("HQMID");
    void'(add_field( P2_LL_HOLD ));

    P3_LL_HOLD = new("P3_LL_HOLD", "RO/V", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[3:3]"});
    P3_LL_HOLD.set_powerwell("vcccfn_gated");
    P3_LL_HOLD.set_rand_mode(0);
   P3_LL_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    P3_LL_HOLD.set_logical_path("HQMID");
    void'(add_field( P3_LL_HOLD ));

    P4_LL_HOLD = new("P4_LL_HOLD", "RO/V", 1, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[4:4]"});
    P4_LL_HOLD.set_powerwell("vcccfn_gated");
    P4_LL_HOLD.set_rand_mode(0);
   P4_LL_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    P4_LL_HOLD.set_logical_path("HQMID");
    void'(add_field( P4_LL_HOLD ));

    P5_LL_HOLD = new("P5_LL_HOLD", "RO/V", 1, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[5:5]"});
    P5_LL_HOLD.set_powerwell("vcccfn_gated");
    P5_LL_HOLD.set_rand_mode(0);
   P5_LL_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    P5_LL_HOLD.set_logical_path("HQMID");
    void'(add_field( P5_LL_HOLD ));

    P6_LL_HOLD = new("P6_LL_HOLD", "RO/V", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[6:6]"});
    P6_LL_HOLD.set_powerwell("vcccfn_gated");
    P6_LL_HOLD.set_rand_mode(0);
   P6_LL_HOLD.set_reset_signame("hqm_inp_gated_rst_n");
    P6_LL_HOLD.set_logical_path("HQMID");
    void'(add_field( P6_LL_HOLD ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_HOLD_00_reg) 
endclass : hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_HOLD_00_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_VALID_00_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field P0_LL_VALID;
  sla_ral_field P1_LL_VALID;
  sla_ral_field P2_LL_VALID;
  sla_ral_field P3_LL_VALID;
  sla_ral_field P4_LL_VALID;
  sla_ral_field P5_LL_VALID;
  sla_ral_field P6_LL_VALID;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_VALID_00_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(P0_LL_VALID, P0_LL_VALID.desired)
     `RAL_FIELD_CP_1(P0_LL_VALID, P0_LL_VALID.desired, 0)
     `RAL_FIELD_CP(P1_LL_VALID, P1_LL_VALID.desired)
     `RAL_FIELD_CP_1(P1_LL_VALID, P1_LL_VALID.desired, 0)
     `RAL_FIELD_CP(P2_LL_VALID, P2_LL_VALID.desired)
     `RAL_FIELD_CP_1(P2_LL_VALID, P2_LL_VALID.desired, 0)
     `RAL_FIELD_CP(P3_LL_VALID, P3_LL_VALID.desired)
     `RAL_FIELD_CP_1(P3_LL_VALID, P3_LL_VALID.desired, 0)
     `RAL_FIELD_CP(P4_LL_VALID, P4_LL_VALID.desired)
     `RAL_FIELD_CP_1(P4_LL_VALID, P4_LL_VALID.desired, 0)
     `RAL_FIELD_CP(P5_LL_VALID, P5_LL_VALID.desired)
     `RAL_FIELD_CP_1(P5_LL_VALID, P5_LL_VALID.desired, 0)
     `RAL_FIELD_CP(P6_LL_VALID, P6_LL_VALID.desired)
     `RAL_FIELD_CP_1(P6_LL_VALID, P6_LL_VALID.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(P0_LL_VALID, P0_LL_VALID.actual)
     `RAL_FIELD_CP_1(P0_LL_VALID, P0_LL_VALID.actual, 0)
     `RAL_FIELD_CP(P1_LL_VALID, P1_LL_VALID.actual)
     `RAL_FIELD_CP_1(P1_LL_VALID, P1_LL_VALID.actual, 0)
     `RAL_FIELD_CP(P2_LL_VALID, P2_LL_VALID.actual)
     `RAL_FIELD_CP_1(P2_LL_VALID, P2_LL_VALID.actual, 0)
     `RAL_FIELD_CP(P3_LL_VALID, P3_LL_VALID.actual)
     `RAL_FIELD_CP_1(P3_LL_VALID, P3_LL_VALID.actual, 0)
     `RAL_FIELD_CP(P4_LL_VALID, P4_LL_VALID.actual)
     `RAL_FIELD_CP_1(P4_LL_VALID, P4_LL_VALID.actual, 0)
     `RAL_FIELD_CP(P5_LL_VALID, P5_LL_VALID.actual)
     `RAL_FIELD_CP_1(P5_LL_VALID, P5_LL_VALID.actual, 0)
     `RAL_FIELD_CP(P6_LL_VALID, P6_LL_VALID.actual)
     `RAL_FIELD_CP_1(P6_LL_VALID, P6_LL_VALID.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    P0_LL_VALID = new("P0_LL_VALID", "RO/V", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[0:0]"});
    P0_LL_VALID.set_powerwell("vcccfn_gated");
    P0_LL_VALID.set_rand_mode(0);
   P0_LL_VALID.set_reset_signame("hqm_inp_gated_rst_n");
    P0_LL_VALID.set_logical_path("HQMID");
    void'(add_field( P0_LL_VALID ));

    P1_LL_VALID = new("P1_LL_VALID", "RO/V", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[1:1]"});
    P1_LL_VALID.set_powerwell("vcccfn_gated");
    P1_LL_VALID.set_rand_mode(0);
   P1_LL_VALID.set_reset_signame("hqm_inp_gated_rst_n");
    P1_LL_VALID.set_logical_path("HQMID");
    void'(add_field( P1_LL_VALID ));

    P2_LL_VALID = new("P2_LL_VALID", "RO/V", 1, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[2:2]"});
    P2_LL_VALID.set_powerwell("vcccfn_gated");
    P2_LL_VALID.set_rand_mode(0);
   P2_LL_VALID.set_reset_signame("hqm_inp_gated_rst_n");
    P2_LL_VALID.set_logical_path("HQMID");
    void'(add_field( P2_LL_VALID ));

    P3_LL_VALID = new("P3_LL_VALID", "RO/V", 1, 3, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[3:3]"});
    P3_LL_VALID.set_powerwell("vcccfn_gated");
    P3_LL_VALID.set_rand_mode(0);
   P3_LL_VALID.set_reset_signame("hqm_inp_gated_rst_n");
    P3_LL_VALID.set_logical_path("HQMID");
    void'(add_field( P3_LL_VALID ));

    P4_LL_VALID = new("P4_LL_VALID", "RO/V", 1, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[4:4]"});
    P4_LL_VALID.set_powerwell("vcccfn_gated");
    P4_LL_VALID.set_rand_mode(0);
   P4_LL_VALID.set_reset_signame("hqm_inp_gated_rst_n");
    P4_LL_VALID.set_logical_path("HQMID");
    void'(add_field( P4_LL_VALID ));

    P5_LL_VALID = new("P5_LL_VALID", "RO/V", 1, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[5:5]"});
    P5_LL_VALID.set_powerwell("vcccfn_gated");
    P5_LL_VALID.set_rand_mode(0);
   P5_LL_VALID.set_reset_signame("hqm_inp_gated_rst_n");
    P5_LL_VALID.set_logical_path("HQMID");
    void'(add_field( P5_LL_VALID ));

    P6_LL_VALID = new("P6_LL_VALID", "RO/V", 1, 6, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[6:6]"});
    P6_LL_VALID.set_powerwell("vcccfn_gated");
    P6_LL_VALID.set_rand_mode(0);
   P6_LL_VALID.set_reset_signame("hqm_inp_gated_rst_n");
    P6_LL_VALID.set_logical_path("HQMID");
    void'(add_field( P6_LL_VALID ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_VALID_00_reg) 
endclass : hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_VALID_00_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNTER0;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNTER0, COUNTER0.desired)
     `RAL_FIELD_CP_16(COUNTER0, COUNTER0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNTER0, COUNTER0.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNTER0, COUNTER0.actual)
     `RAL_FIELD_CP_16(COUNTER0, COUNTER0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNTER0, COUNTER0.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNTER0 = new("COUNTER0", "RW/V", 32, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt0_q[31:0]"});
    COUNTER0.set_powerwell("vcccfn_gated");
    COUNTER0.set_rand_mode(0);
   COUNTER0.set_reset_signame("hqm_inp_gated_rst_n");
    COUNTER0.set_logical_path("HQMID");
    void'(add_field( COUNTER0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg) 
endclass : hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COUNTER1;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNTER1, COUNTER1.desired)
     `RAL_FIELD_CP_16(COUNTER1, COUNTER1.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNTER1, COUNTER1.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COUNTER1, COUNTER1.actual)
     `RAL_FIELD_CP_16(COUNTER1, COUNTER1.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COUNTER1, COUNTER1.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COUNTER1 = new("COUNTER1", "RW/V", 32, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt1_q[31:0]"});
    COUNTER1.set_powerwell("vcccfn_gated");
    COUNTER1.set_rand_mode(0);
   COUNTER1.set_reset_signame("hqm_inp_gated_rst_n");
    COUNTER1.set_logical_path("HQMID");
    void'(add_field( COUNTER1 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg) 
endclass : hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_SMON_COMPARE0_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COMPARE0;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_SMON_COMPARE0_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COMPARE0, COMPARE0.desired)
     `RAL_FIELD_CP_16(COMPARE0, COMPARE0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COMPARE0, COMPARE0.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COMPARE0, COMPARE0.actual)
     `RAL_FIELD_CP_16(COMPARE0, COMPARE0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COMPARE0, COMPARE0.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COMPARE0 = new("COMPARE0", "RW/V", 32, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp0_q[31:0]"});
    COMPARE0.set_powerwell("vcccfn_gated");
    COMPARE0.set_rand_mode(0);
   COMPARE0.set_reset_signame("hqm_inp_gated_rst_n");
    COMPARE0.set_logical_path("HQMID");
    void'(add_field( COMPARE0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_SMON_COMPARE0_reg) 
endclass : hqm_atm_pipe_bridge_CFG_SMON_COMPARE0_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_SMON_COMPARE1_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field COMPARE1;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_SMON_COMPARE1_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COMPARE1, COMPARE1.desired)
     `RAL_FIELD_CP_16(COMPARE1, COMPARE1.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COMPARE1, COMPARE1.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(COMPARE1, COMPARE1.actual)
     `RAL_FIELD_CP_16(COMPARE1, COMPARE1.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(COMPARE1, COMPARE1.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    COMPARE1 = new("COMPARE1", "RW/V", 32, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp1_q[31:0]"});
    COMPARE1.set_powerwell("vcccfn_gated");
    COMPARE1.set_rand_mode(0);
   COMPARE1.set_reset_signame("hqm_inp_gated_rst_n");
    COMPARE1.set_logical_path("HQMID");
    void'(add_field( COMPARE1 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_SMON_COMPARE1_reg) 
endclass : hqm_atm_pipe_bridge_CFG_SMON_COMPARE1_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION0_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field SMON_ENABLE;
  sla_ral_field SMON_0TRIGGER_ENABLE;
  sla_ral_field RSVZ0;
  sla_ral_field SMON0_FUNCTION;
  sla_ral_field SMON0_FUNCTION_COMPARE;
  sla_ral_field SMON1_FUNCTION;
  sla_ral_field SMON1_FUNCTION_COMPARE;
  sla_ral_field SMON_MODE;
  sla_ral_field STOPCOUNTEROVFL;
  sla_ral_field INTCOUNTEROVFL;
  sla_ral_field STATCOUNTER0OVFL;
  sla_ral_field STATCOUNTER1OVFL;
  sla_ral_field STOPTIMEROVFL;
  sla_ral_field INTTIMEROVFL;
  sla_ral_field STATTIMEROVFL;
  sla_ral_field RSVZ1;
  sla_ral_field TIMER_PRESCALE;
  sla_ral_field RSVZ2;
  sla_ral_field VERSION;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION0_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(SMON_ENABLE, SMON_ENABLE.desired)
     `RAL_FIELD_CP_1(SMON_ENABLE, SMON_ENABLE.desired, 0)
     `RAL_FIELD_CP(SMON_0TRIGGER_ENABLE, SMON_0TRIGGER_ENABLE.desired)
     `RAL_FIELD_CP_1(SMON_0TRIGGER_ENABLE, SMON_0TRIGGER_ENABLE.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_2(RSVZ0, RSVZ0.desired, 0,1)
     `RAL_FIELD_CP(SMON0_FUNCTION, SMON0_FUNCTION.desired)
     `RAL_FIELD_CP_3(SMON0_FUNCTION, SMON0_FUNCTION.desired, 0,1,2)
     `RAL_FIELD_CP(SMON0_FUNCTION_COMPARE, SMON0_FUNCTION_COMPARE.desired)
     `RAL_FIELD_CP_1(SMON0_FUNCTION_COMPARE, SMON0_FUNCTION_COMPARE.desired, 0)
     `RAL_FIELD_CP(SMON1_FUNCTION, SMON1_FUNCTION.desired)
     `RAL_FIELD_CP_3(SMON1_FUNCTION, SMON1_FUNCTION.desired, 0,1,2)
     `RAL_FIELD_CP(SMON1_FUNCTION_COMPARE, SMON1_FUNCTION_COMPARE.desired)
     `RAL_FIELD_CP_1(SMON1_FUNCTION_COMPARE, SMON1_FUNCTION_COMPARE.desired, 0)
     `RAL_FIELD_CP(SMON_MODE, SMON_MODE.desired)
     `RAL_FIELD_CP_4(SMON_MODE, SMON_MODE.desired, 0,1,2,3)
     `RAL_FIELD_CP(STOPCOUNTEROVFL, STOPCOUNTEROVFL.desired)
     `RAL_FIELD_CP_1(STOPCOUNTEROVFL, STOPCOUNTEROVFL.desired, 0)
     `RAL_FIELD_CP(INTCOUNTEROVFL, INTCOUNTEROVFL.desired)
     `RAL_FIELD_CP_1(INTCOUNTEROVFL, INTCOUNTEROVFL.desired, 0)
     `RAL_FIELD_CP(STATCOUNTER0OVFL, STATCOUNTER0OVFL.desired)
     `RAL_FIELD_CP_1(STATCOUNTER0OVFL, STATCOUNTER0OVFL.desired, 0)
     `RAL_FIELD_CP(STATCOUNTER1OVFL, STATCOUNTER1OVFL.desired)
     `RAL_FIELD_CP_1(STATCOUNTER1OVFL, STATCOUNTER1OVFL.desired, 0)
     `RAL_FIELD_CP(STOPTIMEROVFL, STOPTIMEROVFL.desired)
     `RAL_FIELD_CP_1(STOPTIMEROVFL, STOPTIMEROVFL.desired, 0)
     `RAL_FIELD_CP(INTTIMEROVFL, INTTIMEROVFL.desired)
     `RAL_FIELD_CP_1(INTTIMEROVFL, INTTIMEROVFL.desired, 0)
     `RAL_FIELD_CP(STATTIMEROVFL, STATTIMEROVFL.desired)
     `RAL_FIELD_CP_1(STATTIMEROVFL, STATTIMEROVFL.desired, 0)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.desired)
     `RAL_FIELD_CP_1(RSVZ1, RSVZ1.desired, 0)
     `RAL_FIELD_CP(TIMER_PRESCALE, TIMER_PRESCALE.desired)
     `RAL_FIELD_CP_5(TIMER_PRESCALE, TIMER_PRESCALE.desired, 0,1,2,3,4)
     `RAL_FIELD_CP(RSVZ2, RSVZ2.desired)
     `RAL_FIELD_CP_1(RSVZ2, RSVZ2.desired, 0)
     `RAL_FIELD_CP(VERSION, VERSION.desired)
     `RAL_FIELD_CP_2(VERSION, VERSION.desired, 0,1)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(SMON_ENABLE, SMON_ENABLE.actual)
     `RAL_FIELD_CP_1(SMON_ENABLE, SMON_ENABLE.actual, 0)
     `RAL_FIELD_CP(SMON_0TRIGGER_ENABLE, SMON_0TRIGGER_ENABLE.actual)
     `RAL_FIELD_CP_1(SMON_0TRIGGER_ENABLE, SMON_0TRIGGER_ENABLE.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_2(RSVZ0, RSVZ0.actual, 0,1)
     `RAL_FIELD_CP(SMON0_FUNCTION, SMON0_FUNCTION.actual)
     `RAL_FIELD_CP_3(SMON0_FUNCTION, SMON0_FUNCTION.actual, 0,1,2)
     `RAL_FIELD_CP(SMON0_FUNCTION_COMPARE, SMON0_FUNCTION_COMPARE.actual)
     `RAL_FIELD_CP_1(SMON0_FUNCTION_COMPARE, SMON0_FUNCTION_COMPARE.actual, 0)
     `RAL_FIELD_CP(SMON1_FUNCTION, SMON1_FUNCTION.actual)
     `RAL_FIELD_CP_3(SMON1_FUNCTION, SMON1_FUNCTION.actual, 0,1,2)
     `RAL_FIELD_CP(SMON1_FUNCTION_COMPARE, SMON1_FUNCTION_COMPARE.actual)
     `RAL_FIELD_CP_1(SMON1_FUNCTION_COMPARE, SMON1_FUNCTION_COMPARE.actual, 0)
     `RAL_FIELD_CP(SMON_MODE, SMON_MODE.actual)
     `RAL_FIELD_CP_4(SMON_MODE, SMON_MODE.actual, 0,1,2,3)
     `RAL_FIELD_CP(STOPCOUNTEROVFL, STOPCOUNTEROVFL.actual)
     `RAL_FIELD_CP_1(STOPCOUNTEROVFL, STOPCOUNTEROVFL.actual, 0)
     `RAL_FIELD_CP(INTCOUNTEROVFL, INTCOUNTEROVFL.actual)
     `RAL_FIELD_CP_1(INTCOUNTEROVFL, INTCOUNTEROVFL.actual, 0)
     `RAL_FIELD_CP(STATCOUNTER0OVFL, STATCOUNTER0OVFL.actual)
     `RAL_FIELD_CP_1(STATCOUNTER0OVFL, STATCOUNTER0OVFL.actual, 0)
     `RAL_FIELD_CP(STATCOUNTER1OVFL, STATCOUNTER1OVFL.actual)
     `RAL_FIELD_CP_1(STATCOUNTER1OVFL, STATCOUNTER1OVFL.actual, 0)
     `RAL_FIELD_CP(STOPTIMEROVFL, STOPTIMEROVFL.actual)
     `RAL_FIELD_CP_1(STOPTIMEROVFL, STOPTIMEROVFL.actual, 0)
     `RAL_FIELD_CP(INTTIMEROVFL, INTTIMEROVFL.actual)
     `RAL_FIELD_CP_1(INTTIMEROVFL, INTTIMEROVFL.actual, 0)
     `RAL_FIELD_CP(STATTIMEROVFL, STATTIMEROVFL.actual)
     `RAL_FIELD_CP_1(STATTIMEROVFL, STATTIMEROVFL.actual, 0)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.actual)
     `RAL_FIELD_CP_1(RSVZ1, RSVZ1.actual, 0)
     `RAL_FIELD_CP(TIMER_PRESCALE, TIMER_PRESCALE.actual)
     `RAL_FIELD_CP_5(TIMER_PRESCALE, TIMER_PRESCALE.actual, 0,1,2,3,4)
     `RAL_FIELD_CP(RSVZ2, RSVZ2.actual)
     `RAL_FIELD_CP_1(RSVZ2, RSVZ2.actual, 0)
     `RAL_FIELD_CP(VERSION, VERSION.actual)
     `RAL_FIELD_CP_2(VERSION, VERSION.actual, 0,1)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    SMON_ENABLE = new("SMON_ENABLE", "RW/V", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[0:0]"});
    SMON_ENABLE.set_powerwell("vcccfn_gated");
    SMON_ENABLE.set_rand_mode(0);
   SMON_ENABLE.set_reset_signame("hqm_inp_gated_rst_n");
    SMON_ENABLE.set_logical_path("HQMID");
    void'(add_field( SMON_ENABLE ));

    SMON_0TRIGGER_ENABLE = new("SMON_0TRIGGER_ENABLE", "RW/V", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[1:1]"});
    SMON_0TRIGGER_ENABLE.set_powerwell("vcccfn_gated");
    SMON_0TRIGGER_ENABLE.set_rand_mode(0);
   SMON_0TRIGGER_ENABLE.set_reset_signame("hqm_inp_gated_rst_n");
    SMON_0TRIGGER_ENABLE.set_logical_path("HQMID");
    void'(add_field( SMON_0TRIGGER_ENABLE ));

    RSVZ0 = new("RSVZ0", "RW/V", 2, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[3:2]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

    SMON0_FUNCTION = new("SMON0_FUNCTION", "RW/V", 3, 4, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[6:4]"});
    SMON0_FUNCTION.set_powerwell("vcccfn_gated");
    SMON0_FUNCTION.set_rand_mode(0);
   SMON0_FUNCTION.set_reset_signame("hqm_inp_gated_rst_n");
    SMON0_FUNCTION.set_logical_path("HQMID");
    void'(add_field( SMON0_FUNCTION ));

    SMON0_FUNCTION_COMPARE = new("SMON0_FUNCTION_COMPARE", "RW/V", 1, 7, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[7:7]"});
    SMON0_FUNCTION_COMPARE.set_powerwell("vcccfn_gated");
    SMON0_FUNCTION_COMPARE.set_rand_mode(0);
   SMON0_FUNCTION_COMPARE.set_reset_signame("hqm_inp_gated_rst_n");
    SMON0_FUNCTION_COMPARE.set_logical_path("HQMID");
    void'(add_field( SMON0_FUNCTION_COMPARE ));

    SMON1_FUNCTION = new("SMON1_FUNCTION", "RW/V", 3, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[10:8]"});
    SMON1_FUNCTION.set_powerwell("vcccfn_gated");
    SMON1_FUNCTION.set_rand_mode(0);
   SMON1_FUNCTION.set_reset_signame("hqm_inp_gated_rst_n");
    SMON1_FUNCTION.set_logical_path("HQMID");
    void'(add_field( SMON1_FUNCTION ));

    SMON1_FUNCTION_COMPARE = new("SMON1_FUNCTION_COMPARE", "RW/V", 1, 11, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[11:11]"});
    SMON1_FUNCTION_COMPARE.set_powerwell("vcccfn_gated");
    SMON1_FUNCTION_COMPARE.set_rand_mode(0);
   SMON1_FUNCTION_COMPARE.set_reset_signame("hqm_inp_gated_rst_n");
    SMON1_FUNCTION_COMPARE.set_logical_path("HQMID");
    void'(add_field( SMON1_FUNCTION_COMPARE ));

    SMON_MODE = new("SMON_MODE", "RW/V", 4, 12, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[15:12]"});
    SMON_MODE.set_powerwell("vcccfn_gated");
    SMON_MODE.set_rand_mode(0);
   SMON_MODE.set_reset_signame("hqm_inp_gated_rst_n");
    SMON_MODE.set_logical_path("HQMID");
    void'(add_field( SMON_MODE ));

    STOPCOUNTEROVFL = new("STOPCOUNTEROVFL", "RW/V", 1, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[16:16]"});
    STOPCOUNTEROVFL.set_powerwell("vcccfn_gated");
    STOPCOUNTEROVFL.set_rand_mode(0);
   STOPCOUNTEROVFL.set_reset_signame("hqm_inp_gated_rst_n");
    STOPCOUNTEROVFL.set_logical_path("HQMID");
    void'(add_field( STOPCOUNTEROVFL ));

    INTCOUNTEROVFL = new("INTCOUNTEROVFL", "RW/V", 1, 17, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[17:17]"});
    INTCOUNTEROVFL.set_powerwell("vcccfn_gated");
    INTCOUNTEROVFL.set_rand_mode(0);
   INTCOUNTEROVFL.set_reset_signame("hqm_inp_gated_rst_n");
    INTCOUNTEROVFL.set_logical_path("HQMID");
    void'(add_field( INTCOUNTEROVFL ));

    STATCOUNTER0OVFL = new("STATCOUNTER0OVFL", "RW/V", 1, 18, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[18:18]"});
    STATCOUNTER0OVFL.set_powerwell("vcccfn_gated");
    STATCOUNTER0OVFL.set_rand_mode(0);
   STATCOUNTER0OVFL.set_reset_signame("hqm_inp_gated_rst_n");
    STATCOUNTER0OVFL.set_logical_path("HQMID");
    void'(add_field( STATCOUNTER0OVFL ));

    STATCOUNTER1OVFL = new("STATCOUNTER1OVFL", "RW/V", 1, 19, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[19:19]"});
    STATCOUNTER1OVFL.set_powerwell("vcccfn_gated");
    STATCOUNTER1OVFL.set_rand_mode(0);
   STATCOUNTER1OVFL.set_reset_signame("hqm_inp_gated_rst_n");
    STATCOUNTER1OVFL.set_logical_path("HQMID");
    void'(add_field( STATCOUNTER1OVFL ));

    STOPTIMEROVFL = new("STOPTIMEROVFL", "RW/V", 1, 20, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[20:20]"});
    STOPTIMEROVFL.set_powerwell("vcccfn_gated");
    STOPTIMEROVFL.set_rand_mode(0);
   STOPTIMEROVFL.set_reset_signame("hqm_inp_gated_rst_n");
    STOPTIMEROVFL.set_logical_path("HQMID");
    void'(add_field( STOPTIMEROVFL ));

    INTTIMEROVFL = new("INTTIMEROVFL", "RW/V", 1, 21, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[21:21]"});
    INTTIMEROVFL.set_powerwell("vcccfn_gated");
    INTTIMEROVFL.set_rand_mode(0);
   INTTIMEROVFL.set_reset_signame("hqm_inp_gated_rst_n");
    INTTIMEROVFL.set_logical_path("HQMID");
    void'(add_field( INTTIMEROVFL ));

    STATTIMEROVFL = new("STATTIMEROVFL", "RW/V", 1, 22, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[22:22]"});
    STATTIMEROVFL.set_powerwell("vcccfn_gated");
    STATTIMEROVFL.set_rand_mode(0);
   STATTIMEROVFL.set_reset_signame("hqm_inp_gated_rst_n");
    STATTIMEROVFL.set_logical_path("HQMID");
    void'(add_field( STATTIMEROVFL ));

    RSVZ1 = new("RSVZ1", "RW/V", 1, 23, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[23:23]"});
    RSVZ1.set_powerwell("vcccfn_gated");
    RSVZ1.set_rand_mode(0);
   RSVZ1.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ1.set_logical_path("HQMID");
    void'(add_field( RSVZ1 ));

    TIMER_PRESCALE = new("TIMER_PRESCALE", "RW/V", 5, 24, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[28:24]"});
    TIMER_PRESCALE.set_powerwell("vcccfn_gated");
    TIMER_PRESCALE.set_rand_mode(0);
   TIMER_PRESCALE.set_reset_signame("hqm_inp_gated_rst_n");
    TIMER_PRESCALE.set_logical_path("HQMID");
    void'(add_field( TIMER_PRESCALE ));

    RSVZ2 = new("RSVZ2", "RW/V", 1, 29, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[29:29]"});
    RSVZ2.set_powerwell("vcccfn_gated");
    RSVZ2.set_rand_mode(0);
   RSVZ2.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ2.set_logical_path("HQMID");
    void'(add_field( RSVZ2 ));

    VERSION = new("VERSION", "RO", 2, 30, {"NoSignal"});
    VERSION.set_powerwell("vcccfn_gated");
    VERSION.set_rand_mode(0);
   VERSION.set_reset_signame("hqm_inp_gated_rst_n");
    void'(add_field( VERSION ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION0_reg) 
endclass : hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION0_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION1_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field MODE0;
  sla_ral_field MODE1;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION1_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MODE0, MODE0.desired)
     `RAL_FIELD_CP_8(MODE0, MODE0.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(MODE1, MODE1.desired)
     `RAL_FIELD_CP_8(MODE1, MODE1.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MODE0, MODE0.actual)
     `RAL_FIELD_CP_8(MODE0, MODE0.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(MODE1, MODE1.actual)
     `RAL_FIELD_CP_8(MODE1, MODE1.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    MODE0 = new("MODE0", "RW/V", 8, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[7:0]"});
    MODE0.set_powerwell("vcccfn_gated");
    MODE0.set_rand_mode(0);
   MODE0.set_reset_signame("hqm_inp_gated_rst_n");
    MODE0.set_logical_path("HQMID");
    void'(add_field( MODE0 ));

    MODE1 = new("MODE1", "RW/V", 8, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[15:8]"});
    MODE1.set_powerwell("vcccfn_gated");
    MODE1.set_rand_mode(0);
   MODE1.set_reset_signame("hqm_inp_gated_rst_n");
    MODE1.set_logical_path("HQMID");
    void'(add_field( MODE1 ));

    RSVZ0 = new("RSVZ0", "RW", 16, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[31:16]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION1_reg) 
endclass : hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION1_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field MAXVALUE;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MAXVALUE, MAXVALUE.desired)
     `RAL_FIELD_CP_16(MAXVALUE, MAXVALUE.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(MAXVALUE, MAXVALUE.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MAXVALUE, MAXVALUE.actual)
     `RAL_FIELD_CP_16(MAXVALUE, MAXVALUE.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(MAXVALUE, MAXVALUE.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    MAXVALUE = new("MAXVALUE", "RW/V", 32, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_maxval_q[31:0]"});
    MAXVALUE.set_powerwell("vcccfn_gated");
    MAXVALUE.set_rand_mode(0);
   MAXVALUE.set_reset_signame("hqm_inp_gated_rst_n");
    MAXVALUE.set_logical_path("HQMID");
    void'(add_field( MAXVALUE ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg) 
endclass : hqm_atm_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_SMON_TIMER_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field TIMER;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_SMON_TIMER_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(TIMER, TIMER.desired)
     `RAL_FIELD_CP_16(TIMER, TIMER.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(TIMER, TIMER.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(TIMER, TIMER.actual)
     `RAL_FIELD_CP_16(TIMER, TIMER.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_16(TIMER, TIMER.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    TIMER = new("TIMER", "RW/V", 32, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_timer_q[31:0]"});
    TIMER.set_powerwell("vcccfn_gated");
    TIMER.set_rand_mode(0);
   TIMER.set_reset_signame("hqm_inp_gated_rst_n");
    TIMER.set_logical_path("HQMID");
    void'(add_field( TIMER ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_SMON_TIMER_reg) 
endclass : hqm_atm_pipe_bridge_CFG_SMON_TIMER_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_SYNDROME_00_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field SYNDDATA;
  sla_ral_field SYNDTYPE;
  sla_ral_field SYNDVALID;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_SYNDROME_00_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(SYNDDATA, SYNDDATA.desired)
     `RAL_FIELD_CP_16(SYNDDATA, SYNDDATA.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_12(SYNDDATA, SYNDDATA.desired, 16,17,18,19,20,21,22,23,24,25,26,27)
     `RAL_FIELD_CP(SYNDTYPE, SYNDTYPE.desired)
     `RAL_FIELD_CP_3(SYNDTYPE, SYNDTYPE.desired, 0,1,2)
     `RAL_FIELD_CP(SYNDVALID, SYNDVALID.desired)
     `RAL_FIELD_CP_1(SYNDVALID, SYNDVALID.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(SYNDDATA, SYNDDATA.actual)
     `RAL_FIELD_CP_16(SYNDDATA, SYNDDATA.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_12(SYNDDATA, SYNDDATA.actual, 16,17,18,19,20,21,22,23,24,25,26,27)
     `RAL_FIELD_CP(SYNDTYPE, SYNDTYPE.actual)
     `RAL_FIELD_CP_3(SYNDTYPE, SYNDTYPE.actual, 0,1,2)
     `RAL_FIELD_CP(SYNDVALID, SYNDVALID.actual)
     `RAL_FIELD_CP_1(SYNDVALID, SYNDVALID.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    SYNDDATA = new("SYNDDATA", "RO/V", 28, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[27:0]"});
    SYNDDATA.set_powerwell("vcccfn_gated");
    SYNDDATA.set_rand_mode(0);
   SYNDDATA.set_reset_signame("hqm_inp_gated_rst_n");
    SYNDDATA.set_logical_path("HQMID");
    void'(add_field( SYNDDATA ));

    SYNDTYPE = new("SYNDTYPE", "RO/V", 3, 28, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[30:28]"});
    SYNDTYPE.set_powerwell("vcccfn_gated");
    SYNDTYPE.set_rand_mode(0);
   SYNDTYPE.set_reset_signame("hqm_inp_gated_rst_n");
    SYNDTYPE.set_logical_path("HQMID");
    void'(add_field( SYNDTYPE ));

    SYNDVALID = new("SYNDVALID", "RW/1C/V", 1, 31, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[31:31]"});
    SYNDVALID.set_powerwell("vcccfn_gated");
    SYNDVALID.set_rand_mode(0);
   SYNDVALID.set_reset_signame("hqm_inp_gated_rst_n");
    SYNDVALID.set_logical_path("HQMID");
    void'(add_field( SYNDVALID ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_SYNDROME_00_reg) 
endclass : hqm_atm_pipe_bridge_CFG_SYNDROME_00_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_SYNDROME_01_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field SYNDDATA;
  sla_ral_field SYNDTYPE;
  sla_ral_field SYNDVALID;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_SYNDROME_01_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(SYNDDATA, SYNDDATA.desired)
     `RAL_FIELD_CP_16(SYNDDATA, SYNDDATA.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_12(SYNDDATA, SYNDDATA.desired, 16,17,18,19,20,21,22,23,24,25,26,27)
     `RAL_FIELD_CP(SYNDTYPE, SYNDTYPE.desired)
     `RAL_FIELD_CP_3(SYNDTYPE, SYNDTYPE.desired, 0,1,2)
     `RAL_FIELD_CP(SYNDVALID, SYNDVALID.desired)
     `RAL_FIELD_CP_1(SYNDVALID, SYNDVALID.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(SYNDDATA, SYNDDATA.actual)
     `RAL_FIELD_CP_16(SYNDDATA, SYNDDATA.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_12(SYNDDATA, SYNDDATA.actual, 16,17,18,19,20,21,22,23,24,25,26,27)
     `RAL_FIELD_CP(SYNDTYPE, SYNDTYPE.actual)
     `RAL_FIELD_CP_3(SYNDTYPE, SYNDTYPE.actual, 0,1,2)
     `RAL_FIELD_CP(SYNDVALID, SYNDVALID.actual)
     `RAL_FIELD_CP_1(SYNDVALID, SYNDVALID.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    SYNDDATA = new("SYNDDATA", "RO/V", 28, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_01.i_hqm_AW_register_wtcfg.internal_f[27:0]"});
    SYNDDATA.set_powerwell("vcccfn_gated");
    SYNDDATA.set_rand_mode(0);
   SYNDDATA.set_reset_signame("hqm_inp_gated_rst_n");
    SYNDDATA.set_logical_path("HQMID");
    void'(add_field( SYNDDATA ));

    SYNDTYPE = new("SYNDTYPE", "RO/V", 3, 28, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_01.i_hqm_AW_register_wtcfg.internal_f[30:28]"});
    SYNDTYPE.set_powerwell("vcccfn_gated");
    SYNDTYPE.set_rand_mode(0);
   SYNDTYPE.set_reset_signame("hqm_inp_gated_rst_n");
    SYNDTYPE.set_logical_path("HQMID");
    void'(add_field( SYNDTYPE ));

    SYNDVALID = new("SYNDVALID", "RW/1C/V", 1, 31, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_01.i_hqm_AW_register_wtcfg.internal_f[31:31]"});
    SYNDVALID.set_powerwell("vcccfn_gated");
    SYNDVALID.set_rand_mode(0);
   SYNDVALID.set_reset_signame("hqm_inp_gated_rst_n");
    SYNDVALID.set_logical_path("HQMID");
    void'(add_field( SYNDVALID ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_SYNDROME_01_reg) 
endclass : hqm_atm_pipe_bridge_CFG_SYNDROME_01_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_UNIT_IDLE_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field PIPE_IDLE;
  sla_ral_field UNIT_IDLE;
  sla_ral_field RSVZ0;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_UNIT_IDLE_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(PIPE_IDLE, PIPE_IDLE.desired)
     `RAL_FIELD_CP_1(PIPE_IDLE, PIPE_IDLE.desired, 0)
     `RAL_FIELD_CP(UNIT_IDLE, UNIT_IDLE.desired)
     `RAL_FIELD_CP_1(UNIT_IDLE, UNIT_IDLE.desired, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_14(RSVZ0, RSVZ0.desired, 16,17,18,19,20,21,22,23,24,25,26,27,28,29)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(PIPE_IDLE, PIPE_IDLE.actual)
     `RAL_FIELD_CP_1(PIPE_IDLE, PIPE_IDLE.actual, 0)
     `RAL_FIELD_CP(UNIT_IDLE, UNIT_IDLE.actual)
     `RAL_FIELD_CP_1(UNIT_IDLE, UNIT_IDLE.actual, 0)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_16(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)
     `RAL_FIELD_CP_14(RSVZ0, RSVZ0.actual, 16,17,18,19,20,21,22,23,24,25,26,27,28,29)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    PIPE_IDLE = new("PIPE_IDLE", "RO/V", 1, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_idle.internal_f[0:0]"});
    PIPE_IDLE.set_powerwell("vcccfn_gated");
    PIPE_IDLE.set_rand_mode(0);
   PIPE_IDLE.set_reset_signame("hqm_inp_gated_rst_n");
    PIPE_IDLE.set_logical_path("HQMID");
    void'(add_field( PIPE_IDLE ));

    UNIT_IDLE = new("UNIT_IDLE", "RO/V", 1, 1, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_idle.internal_f[1:1]"});
    UNIT_IDLE.set_powerwell("vcccfn_gated");
    UNIT_IDLE.set_rand_mode(0);
   UNIT_IDLE.set_reset_signame("hqm_inp_gated_rst_n");
    UNIT_IDLE.set_logical_path("HQMID");
    void'(add_field( UNIT_IDLE ));

    RSVZ0 = new("RSVZ0", "RO/V", 30, 2, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_idle.internal_f[31:2]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_UNIT_IDLE_reg) 
endclass : hqm_atm_pipe_bridge_CFG_UNIT_IDLE_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_UNIT_TIMEOUT_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field MULTIPLIER;
  sla_ral_field THRESHOLD;
  sla_ral_field RSVZ0;
  sla_ral_field ENABLE;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_UNIT_TIMEOUT_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MULTIPLIER, MULTIPLIER.desired)
     `RAL_FIELD_CP_5(MULTIPLIER, MULTIPLIER.desired, 0,1,2,3,4)
     `RAL_FIELD_CP(THRESHOLD, THRESHOLD.desired)
     `RAL_FIELD_CP_11(THRESHOLD, THRESHOLD.desired, 0,1,2,3,4,5,6,7,8,9,10)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_15(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14)
     `RAL_FIELD_CP(ENABLE, ENABLE.desired)
     `RAL_FIELD_CP_1(ENABLE, ENABLE.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(MULTIPLIER, MULTIPLIER.actual)
     `RAL_FIELD_CP_5(MULTIPLIER, MULTIPLIER.actual, 0,1,2,3,4)
     `RAL_FIELD_CP(THRESHOLD, THRESHOLD.actual)
     `RAL_FIELD_CP_11(THRESHOLD, THRESHOLD.actual, 0,1,2,3,4,5,6,7,8,9,10)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_15(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14)
     `RAL_FIELD_CP(ENABLE, ENABLE.actual)
     `RAL_FIELD_CP_1(ENABLE, ENABLE.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    MULTIPLIER = new("MULTIPLIER", "RO", 5, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_timeout.internal_f[4:0]"});
    MULTIPLIER.set_powerwell("vcccfn_gated");
    MULTIPLIER.set_rand_mode(0);
   MULTIPLIER.set_reset_signame("hqm_inp_gated_rst_n");
    MULTIPLIER.set_logical_path("HQMID");
    void'(add_field( MULTIPLIER ));

    THRESHOLD = new("THRESHOLD", "RW", 11, 5, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_timeout.internal_f[15:5]"});
    THRESHOLD.set_powerwell("vcccfn_gated");
    THRESHOLD.set_rand_mode(0);
   THRESHOLD.set_reset_signame("hqm_inp_gated_rst_n");
    THRESHOLD.set_logical_path("HQMID");
    void'(add_field( THRESHOLD ));

    RSVZ0 = new("RSVZ0", "RW/V", 15, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_timeout.internal_f[30:16]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

    ENABLE = new("ENABLE", "RW", 1, 31, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_timeout.internal_f[31:31]"});
    ENABLE.set_powerwell("vcccfn_gated");
    ENABLE.set_rand_mode(0);
   ENABLE.set_reset_signame("hqm_inp_gated_rst_n");
    ENABLE.set_logical_path("HQMID");
    void'(add_field( ENABLE ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_UNIT_TIMEOUT_reg) 
endclass : hqm_atm_pipe_bridge_CFG_UNIT_TIMEOUT_reg

// ================================================

class hqm_atm_pipe_bridge_CFG_PATCH_CONTROL_reg extends sla_ral_reg;

  // --------------------------
  sla_ral_field DELAY_CLOCKOFF;
  sla_ral_field DELAY_CLKOFF_BYPASS;
  sla_ral_field RSVZ1;
  sla_ral_field RSVZ0;
  sla_ral_field DISABLE_CLOCKOFF;

  // --------------------------
  `ovm_object_utils(hqm_atm_pipe_bridge_CFG_PATCH_CONTROL_reg)

  // --------------------------
  function new(
                string         name = "",
                `ifdef SLA_RAL_COVERAGE
                sla_ral_coverage_t cov_t = COVERAGE_OFF,
                `endif
                int            bus_num=0,
                int            dev_num=0,
                int            func_num=0,
                int            offset=0,
                int            size=0,
                sla_ral_data_t reset_val=0,
                boolean_t      mon_enabled = SLA_FALSE
             );
      super.new();
      set_space_addr("CFG",undef);
      set_space_addr("MEM",undef);
      set_space_addr("IO",undef);
      set_space_addr("MSG",undef);
      set_space_addr("CREG",undef); 
      set_space_addr("LT_MEM",undef);    
 build();

      `ifdef SLA_RAL_COVERAGE
      `CONFIG_RAL_COVERAGE(regname, COVERAGE_ON, FD_RW_SAMPLE)
      if(_coverage_type != COVERAGE_OFF) begin
        if(_sample_type inside {FD_RO_SAMPLE, RO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_WRITE)
        else if(_sample_type inside {FD_WO_SAMPLE, WO_SAMPLE})
        `CREATE_OP_SAMPLE_COV(RAL_READ)
        else
        `CREATE_OP_SAMPLE_COV(RAL_NONE)
        `CREATE_DESIRED_COV
        `CREATE_ACTUAL_COV
      end
      `endif

  endfunction

  `ifdef SLA_RAL_COVERAGE
  `CREATE_RAL_OP_COVERGROUP
  covergroup desired_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(DELAY_CLOCKOFF, DELAY_CLOCKOFF.desired)
     `RAL_FIELD_CP_8(DELAY_CLOCKOFF, DELAY_CLOCKOFF.desired, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(DELAY_CLKOFF_BYPASS, DELAY_CLKOFF_BYPASS.desired)
     `RAL_FIELD_CP_6(DELAY_CLKOFF_BYPASS, DELAY_CLKOFF_BYPASS.desired, 0,1,2,3,4,5)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.desired)
     `RAL_FIELD_CP_2(RSVZ1, RSVZ1.desired, 0,1)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.desired)
     `RAL_FIELD_CP_15(RSVZ0, RSVZ0.desired, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14)
     `RAL_FIELD_CP(DISABLE_CLOCKOFF, DISABLE_CLOCKOFF.desired)
     `RAL_FIELD_CP_1(DISABLE_CLOCKOFF, DISABLE_CLOCKOFF.desired, 0)
  endgroup
  covergroup actual_cg @(cov_ev);
     option.per_instance = 1;
     option.name = {sla_ral_file::regfilename,".",regname};
     `RAL_FIELD_CP(DELAY_CLOCKOFF, DELAY_CLOCKOFF.actual)
     `RAL_FIELD_CP_8(DELAY_CLOCKOFF, DELAY_CLOCKOFF.actual, 0,1,2,3,4,5,6,7)
     `RAL_FIELD_CP(DELAY_CLKOFF_BYPASS, DELAY_CLKOFF_BYPASS.actual)
     `RAL_FIELD_CP_6(DELAY_CLKOFF_BYPASS, DELAY_CLKOFF_BYPASS.actual, 0,1,2,3,4,5)
     `RAL_FIELD_CP(RSVZ1, RSVZ1.actual)
     `RAL_FIELD_CP_2(RSVZ1, RSVZ1.actual, 0,1)
     `RAL_FIELD_CP(RSVZ0, RSVZ0.actual)
     `RAL_FIELD_CP_15(RSVZ0, RSVZ0.actual, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14)
     `RAL_FIELD_CP(DISABLE_CLOCKOFF, DISABLE_CLOCKOFF.actual)
     `RAL_FIELD_CP_1(DISABLE_CLOCKOFF, DISABLE_CLOCKOFF.actual, 0)
  endgroup
  `endif

  // --------------------------
  // add constraint based on database legal values
  // --------------------------
  function void build();
    DELAY_CLOCKOFF = new("DELAY_CLOCKOFF", "RW", 8, 0, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[7:0]"});
    DELAY_CLOCKOFF.set_powerwell("vcccfn_gated");
    DELAY_CLOCKOFF.set_rand_mode(0);
   DELAY_CLOCKOFF.set_reset_signame("hqm_inp_gated_rst_n");
    DELAY_CLOCKOFF.set_logical_path("HQMID");
    void'(add_field( DELAY_CLOCKOFF ));

    DELAY_CLKOFF_BYPASS = new("DELAY_CLKOFF_BYPASS", "RW", 6, 8, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[13:8]"});
    DELAY_CLKOFF_BYPASS.set_powerwell("vcccfn_gated");
    DELAY_CLKOFF_BYPASS.set_rand_mode(0);
   DELAY_CLKOFF_BYPASS.set_reset_signame("hqm_inp_gated_rst_n");
    DELAY_CLKOFF_BYPASS.set_logical_path("HQMID");
    void'(add_field( DELAY_CLKOFF_BYPASS ));

    RSVZ1 = new("RSVZ1", "RW", 2, 14, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[15:14]"});
    RSVZ1.set_powerwell("vcccfn_gated");
    RSVZ1.set_rand_mode(0);
   RSVZ1.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ1.set_logical_path("HQMID");
    void'(add_field( RSVZ1 ));

    RSVZ0 = new("RSVZ0", "RW", 15, 16, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[30:16]"});
    RSVZ0.set_powerwell("vcccfn_gated");
    RSVZ0.set_rand_mode(0);
   RSVZ0.set_reset_signame("hqm_inp_gated_rst_n");
    RSVZ0.set_logical_path("HQMID");
    void'(add_field( RSVZ0 ));

    DISABLE_CLOCKOFF = new("DISABLE_CLOCKOFF", "RW", 1, 31, {"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[31:31]"});
    DISABLE_CLOCKOFF.set_powerwell("vcccfn_gated");
    DISABLE_CLOCKOFF.set_rand_mode(0);
   DISABLE_CLOCKOFF.set_reset_signame("hqm_inp_gated_rst_n");
    DISABLE_CLOCKOFF.set_logical_path("HQMID");
    void'(add_field( DISABLE_CLOCKOFF ));

  endfunction


`DEFINE_NONE_SCOPE_REG_API(hqm_atm_pipe_bridge_CFG_PATCH_CONTROL_reg) 
endclass : hqm_atm_pipe_bridge_CFG_PATCH_CONTROL_reg

// ================================================

class hqm_atm_pipe_bridge_file extends sla_ral_file;

  rand hqm_atm_pipe_bridge_CFG_LDB_QID_RDYLST_CLAMP_reg CFG_LDB_QID_RDYLST_CLAMP[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_00_reg CFG_QID_LDB_QID2CQIDIX_00[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_01_reg CFG_QID_LDB_QID2CQIDIX_01[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_02_reg CFG_QID_LDB_QID2CQIDIX_02[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_03_reg CFG_QID_LDB_QID2CQIDIX_03[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_04_reg CFG_QID_LDB_QID2CQIDIX_04[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_05_reg CFG_QID_LDB_QID2CQIDIX_05[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_06_reg CFG_QID_LDB_QID2CQIDIX_06[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_07_reg CFG_QID_LDB_QID2CQIDIX_07[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_08_reg CFG_QID_LDB_QID2CQIDIX_08[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_09_reg CFG_QID_LDB_QID2CQIDIX_09[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_10_reg CFG_QID_LDB_QID2CQIDIX_10[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_11_reg CFG_QID_LDB_QID2CQIDIX_11[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_12_reg CFG_QID_LDB_QID2CQIDIX_12[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_13_reg CFG_QID_LDB_QID2CQIDIX_13[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_14_reg CFG_QID_LDB_QID2CQIDIX_14[32];
  rand hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_15_reg CFG_QID_LDB_QID2CQIDIX_15[32];
  rand hqm_atm_pipe_bridge_CFG_AP_CSR_CONTROL_reg CFG_AP_CSR_CONTROL;
  rand hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_READY_BIN_reg CFG_CONTROL_ARB_WEIGHTS_READY_BIN;
  rand hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN_reg CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN;
  rand hqm_atm_pipe_bridge_CFG_UNIT_VERSION_reg CFG_UNIT_VERSION;
  rand hqm_atm_pipe_bridge_CFG_CONTROL_GENERAL_reg CFG_CONTROL_GENERAL;
  rand hqm_atm_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg CFG_CONTROL_PIPELINE_CREDITS;
  rand hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_00_reg CFG_DETECT_FEATURE_OPERATION_00;
  rand hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_01_reg CFG_DETECT_FEATURE_OPERATION_01;
  rand hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg CFG_DIAGNOSTIC_AW_STATUS;
  rand hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_01_reg CFG_DIAGNOSTIC_AW_STATUS_01;
  rand hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_02_reg CFG_DIAGNOSTIC_AW_STATUS_02;
  rand hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_03_reg CFG_DIAGNOSTIC_AW_STATUS_03;
  rand hqm_atm_pipe_bridge_CFG_ERROR_INJECT_reg CFG_ERROR_INJECT;
  rand hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_AQED_IF_reg CFG_FIFO_WMSTAT_AP_AQED_IF;
  rand hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF_reg CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF;
  rand hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF_reg CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF;
  rand hqm_atm_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg CFG_HW_AGITATE_CONTROL;
  rand hqm_atm_pipe_bridge_CFG_HW_AGITATE_SELECT_reg CFG_HW_AGITATE_SELECT;
  rand hqm_atm_pipe_bridge_CFG_INTERFACE_STATUS_reg CFG_INTERFACE_STATUS;
  rand hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_HOLD_00_reg CFG_PIPE_HEALTH_HOLD_00;
  rand hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_VALID_00_reg CFG_PIPE_HEALTH_VALID_00;
  rand hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg CFG_SMON_ACTIVITYCOUNTER0;
  rand hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg CFG_SMON_ACTIVITYCOUNTER1;
  rand hqm_atm_pipe_bridge_CFG_SMON_COMPARE0_reg CFG_SMON_COMPARE0;
  rand hqm_atm_pipe_bridge_CFG_SMON_COMPARE1_reg CFG_SMON_COMPARE1;
  rand hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION0_reg CFG_SMON_CONFIGURATION0;
  rand hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION1_reg CFG_SMON_CONFIGURATION1;
  rand hqm_atm_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg CFG_SMON_MAXIMUM_TIMER;
  rand hqm_atm_pipe_bridge_CFG_SMON_TIMER_reg CFG_SMON_TIMER;
  rand hqm_atm_pipe_bridge_CFG_SYNDROME_00_reg CFG_SYNDROME_00;
  rand hqm_atm_pipe_bridge_CFG_SYNDROME_01_reg CFG_SYNDROME_01;
  rand hqm_atm_pipe_bridge_CFG_UNIT_IDLE_reg CFG_UNIT_IDLE;
  rand hqm_atm_pipe_bridge_CFG_UNIT_TIMEOUT_reg CFG_UNIT_TIMEOUT;
  rand hqm_atm_pipe_bridge_CFG_PATCH_CONTROL_reg CFG_PATCH_CONTROL;

  `ovm_component_utils(hqm_atm_pipe_bridge_file)

  function new(string n, ovm_component p);
    super.new(n,p);
  endfunction

  // --------------------------
  function void build();
    regfilename = this.get_name();

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_LDB_QID_RDYLST_CLAMP[%0d]",i);
    `endif
    CFG_LDB_QID_RDYLST_CLAMP[i] = hqm_atm_pipe_bridge_CFG_LDB_QID_RDYLST_CLAMP_reg::type_id::create($psprintf("CFG_LDB_QID_RDYLST_CLAMP[%0d]",i), this);
    CFG_LDB_QID_RDYLST_CLAMP[i].set_cfg(16'h0, 16'h0, 16'h0, (4'h0 + (i *4096)), 32, 32'b00000000000000000000000000001100);
    CFG_LDB_QID_RDYLST_CLAMP[i].set_space_addr("MSG",  (4'h0 + (i*4096)) );
    CFG_LDB_QID_RDYLST_CLAMP[i].set_space_addr("msg_bus_port", 'h21);
    CFG_LDB_QID_RDYLST_CLAMP[i].set_space_addr("MEM-SB", (4'h0 + (i*4096)) );
    CFG_LDB_QID_RDYLST_CLAMP[i].set_space_addr("MEM",  (4'h0 + (i*4096)) );
      CFG_LDB_QID_RDYLST_CLAMP[i].set_space("MEM");
      CFG_LDB_QID_RDYLST_CLAMP[i].set_msg_opcode("MEM-SB");
      CFG_LDB_QID_RDYLST_CLAMP[i].set_fid(4'h0, "MEM-SB");
  	CFG_LDB_QID_RDYLST_CLAMP[i].set_bar(4'h2, "MEM-SB");
      CFG_LDB_QID_RDYLST_CLAMP[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_LDB_QID_RDYLST_CLAMP[i].set_user_attribute("diag_reg", "0");
      CFG_LDB_QID_RDYLST_CLAMP[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_LDB_QID_RDYLST_CLAMP[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_LDB_QID_RDYLST_CLAMP[%0d]:dont_test",i)) ) CFG_LDB_QID_RDYLST_CLAMP[i].set_test_reg(1'b0);
      if (!add_reg( CFG_LDB_QID_RDYLST_CLAMP[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_LDB_QID_RDYLST_CLAMP[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_00[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_00[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_00_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_00[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_00[i].set_cfg(16'h0, 16'h0, 16'h0, (20'h80000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_00[i].set_space_addr("MSG",  (20'h80000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_00[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_00[i].set_space_addr("MEM-SB", (20'h80000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_00[i].set_space_addr("MEM",  (20'h80000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_00[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_00[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_00[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_00[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_00[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_00[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_00[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_00[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_00[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_00[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_00[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_00[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_01[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_01[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_01_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_01[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_01[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h100000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_01[i].set_space_addr("MSG",  (24'h100000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_01[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_01[i].set_space_addr("MEM-SB", (24'h100000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_01[i].set_space_addr("MEM",  (24'h100000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_01[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_01[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_01[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_01[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_01[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_01[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_01[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_01[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_01[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_01[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_01[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_01[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_02[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_02[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_02_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_02[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_02[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h180000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_02[i].set_space_addr("MSG",  (24'h180000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_02[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_02[i].set_space_addr("MEM-SB", (24'h180000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_02[i].set_space_addr("MEM",  (24'h180000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_02[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_02[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_02[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_02[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_02[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_02[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_02[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_02[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_02[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_02[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_02[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_02[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_03[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_03[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_03_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_03[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_03[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h200000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_03[i].set_space_addr("MSG",  (24'h200000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_03[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_03[i].set_space_addr("MEM-SB", (24'h200000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_03[i].set_space_addr("MEM",  (24'h200000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_03[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_03[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_03[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_03[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_03[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_03[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_03[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_03[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_03[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_03[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_03[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_03[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_04[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_04[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_04_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_04[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_04[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h280000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_04[i].set_space_addr("MSG",  (24'h280000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_04[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_04[i].set_space_addr("MEM-SB", (24'h280000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_04[i].set_space_addr("MEM",  (24'h280000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_04[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_04[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_04[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_04[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_04[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_04[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_04[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_04[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_04[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_04[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_04[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_04[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_05[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_05[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_05_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_05[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_05[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h300000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_05[i].set_space_addr("MSG",  (24'h300000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_05[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_05[i].set_space_addr("MEM-SB", (24'h300000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_05[i].set_space_addr("MEM",  (24'h300000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_05[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_05[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_05[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_05[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_05[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_05[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_05[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_05[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_05[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_05[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_05[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_05[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_06[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_06[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_06_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_06[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_06[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h380000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_06[i].set_space_addr("MSG",  (24'h380000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_06[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_06[i].set_space_addr("MEM-SB", (24'h380000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_06[i].set_space_addr("MEM",  (24'h380000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_06[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_06[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_06[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_06[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_06[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_06[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_06[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_06[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_06[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_06[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_06[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_06[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_07[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_07[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_07_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_07[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_07[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h400000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_07[i].set_space_addr("MSG",  (24'h400000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_07[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_07[i].set_space_addr("MEM-SB", (24'h400000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_07[i].set_space_addr("MEM",  (24'h400000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_07[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_07[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_07[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_07[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_07[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_07[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_07[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_07[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_07[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_07[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_07[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_07[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_08[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_08[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_08_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_08[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_08[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h480000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_08[i].set_space_addr("MSG",  (24'h480000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_08[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_08[i].set_space_addr("MEM-SB", (24'h480000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_08[i].set_space_addr("MEM",  (24'h480000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_08[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_08[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_08[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_08[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_08[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_08[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_08[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_08[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_08[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_08[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_08[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_08[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_09[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_09[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_09_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_09[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_09[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h500000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_09[i].set_space_addr("MSG",  (24'h500000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_09[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_09[i].set_space_addr("MEM-SB", (24'h500000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_09[i].set_space_addr("MEM",  (24'h500000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_09[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_09[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_09[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_09[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_09[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_09[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_09[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_09[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_09[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_09[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_09[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_09[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_10[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_10[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_10_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_10[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_10[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h580000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_10[i].set_space_addr("MSG",  (24'h580000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_10[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_10[i].set_space_addr("MEM-SB", (24'h580000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_10[i].set_space_addr("MEM",  (24'h580000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_10[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_10[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_10[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_10[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_10[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_10[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_10[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_10[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_10[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_10[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_10[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_10[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_11[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_11[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_11_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_11[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_11[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h600000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_11[i].set_space_addr("MSG",  (24'h600000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_11[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_11[i].set_space_addr("MEM-SB", (24'h600000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_11[i].set_space_addr("MEM",  (24'h600000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_11[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_11[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_11[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_11[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_11[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_11[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_11[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_11[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_11[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_11[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_11[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_11[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_12[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_12[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_12_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_12[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_12[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h680000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_12[i].set_space_addr("MSG",  (24'h680000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_12[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_12[i].set_space_addr("MEM-SB", (24'h680000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_12[i].set_space_addr("MEM",  (24'h680000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_12[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_12[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_12[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_12[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_12[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_12[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_12[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_12[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_12[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_12[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_12[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_12[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_13[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_13[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_13_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_13[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_13[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h700000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_13[i].set_space_addr("MSG",  (24'h700000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_13[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_13[i].set_space_addr("MEM-SB", (24'h700000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_13[i].set_space_addr("MEM",  (24'h700000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_13[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_13[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_13[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_13[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_13[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_13[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_13[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_13[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_13[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_13[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_13[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_13[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_14[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_14[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_14_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_14[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_14[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h780000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_14[i].set_space_addr("MSG",  (24'h780000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_14[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_14[i].set_space_addr("MEM-SB", (24'h780000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_14[i].set_space_addr("MEM",  (24'h780000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_14[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_14[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_14[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_14[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_14[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_14[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_14[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_14[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_14[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_14[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_14[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_14[%0d]",i)));
      end
   cnt++;
end

for (int i=0, int cnt=0; i<32; i++) begin
    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = $psprintf("CFG_QID_LDB_QID2CQIDIX_15[%0d]",i);
    `endif
    CFG_QID_LDB_QID2CQIDIX_15[i] = hqm_atm_pipe_bridge_CFG_QID_LDB_QID2CQIDIX_15_reg::type_id::create($psprintf("CFG_QID_LDB_QID2CQIDIX_15[%0d]",i), this);
    CFG_QID_LDB_QID2CQIDIX_15[i].set_cfg(16'h0, 16'h0, 16'h0, (24'h800000 + (i *4096)), 32, 32'b00000000000000000000000000000000);
    CFG_QID_LDB_QID2CQIDIX_15[i].set_space_addr("MSG",  (24'h800000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_15[i].set_space_addr("msg_bus_port", 'h21);
    CFG_QID_LDB_QID2CQIDIX_15[i].set_space_addr("MEM-SB", (24'h800000 + (i*4096)) );
    CFG_QID_LDB_QID2CQIDIX_15[i].set_space_addr("MEM",  (24'h800000 + (i*4096)) );
      CFG_QID_LDB_QID2CQIDIX_15[i].set_space("MEM");
      CFG_QID_LDB_QID2CQIDIX_15[i].set_msg_opcode("MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_15[i].set_fid(4'h0, "MEM-SB");
  	CFG_QID_LDB_QID2CQIDIX_15[i].set_bar(4'h2, "MEM-SB");
      CFG_QID_LDB_QID2CQIDIX_15[i].set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_QID_LDB_QID2CQIDIX_15[i].set_user_attribute("diag_reg", "0");
      CFG_QID_LDB_QID2CQIDIX_15[i].set_user_attribute("HqmIsFeatureReg", "0");
      CFG_QID_LDB_QID2CQIDIX_15[i].set_user_attribute("SubnetPortID", "8'h00");
    if ( $test$plusargs($psprintf("CFG_QID_LDB_QID2CQIDIX_15[%0d]:dont_test",i)) ) CFG_QID_LDB_QID2CQIDIX_15[i].set_test_reg(1'b0);
      if (!add_reg( CFG_QID_LDB_QID2CQIDIX_15[i] )) begin
        `sla_error(get_name(), ($psprintf("Could not add register CFG_QID_LDB_QID2CQIDIX_15[%0d]",i)));
      end
   cnt++;
end

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_AP_CSR_CONTROL";
    `endif
    CFG_AP_CSR_CONTROL = hqm_atm_pipe_bridge_CFG_AP_CSR_CONTROL_reg::type_id::create("CFG_AP_CSR_CONTROL", this);
    CFG_AP_CSR_CONTROL.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000000, 32, 32'b00000000000000000000000000000000);
    CFG_AP_CSR_CONTROL.set_space_addr("MSG", 28'h4000000);
    CFG_AP_CSR_CONTROL.set_space_addr("msg_bus_port", 'h21);
    CFG_AP_CSR_CONTROL.set_space_addr("MEM-SB",28'h4000000);
    CFG_AP_CSR_CONTROL.set_space_addr("MEM", 28'h4000000);
      CFG_AP_CSR_CONTROL.set_space("MEM");
      CFG_AP_CSR_CONTROL.set_msg_opcode("MEM-SB");
      CFG_AP_CSR_CONTROL.set_fid(4'h0, "MEM-SB");
  	CFG_AP_CSR_CONTROL.set_bar(4'h2, "MEM-SB");
      CFG_AP_CSR_CONTROL.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_AP_CSR_CONTROL.set_user_attribute("diag_reg", "0");
      CFG_AP_CSR_CONTROL.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_AP_CSR_CONTROL.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_AP_CSR_CONTROL:dont_test") ) CFG_AP_CSR_CONTROL.set_test_reg(1'b0);
      if (!add_reg( CFG_AP_CSR_CONTROL )) begin
        `sla_error(get_name(), ("Could not add register CFG_AP_CSR_CONTROL"));
      end
   CFG_AP_CSR_CONTROL.INT_COR_ALARM_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[0:0]"});
   CFG_AP_CSR_CONTROL.INT_COR_SYND_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[1:1]"});
   CFG_AP_CSR_CONTROL.INT_UNCR_ALARM_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[2:2]"});
   CFG_AP_CSR_CONTROL.INT_UNC_SYND_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[3:3]"});
   CFG_AP_CSR_CONTROL.INT_INF0_ALARM_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[4:4]"});
   CFG_AP_CSR_CONTROL.INT_INF0_SYND_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[5:5]"});
   CFG_AP_CSR_CONTROL.INT_INF1_ALARM_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[6:6]"});
   CFG_AP_CSR_CONTROL.INT_INF1_SYND_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[7:7]"});
   CFG_AP_CSR_CONTROL.INT_INF2_ALARM_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[8:8]"});
   CFG_AP_CSR_CONTROL.INT_INF2_SYND_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[9:9]"});
   CFG_AP_CSR_CONTROL.INT_INF3_ALARM_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[10:10]"});
   CFG_AP_CSR_CONTROL.INT_INF3_SYND_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[11:11]"});
   CFG_AP_CSR_CONTROL.INT_INF4_ALARM_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[12:12]"});
   CFG_AP_CSR_CONTROL.INT_INF4_SYND_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[13:13]"});
   CFG_AP_CSR_CONTROL.INT_INF5_ALARM_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[14:14]"});
   CFG_AP_CSR_CONTROL.INT_INF5_SYND_DIS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[15:15]"});
   CFG_AP_CSR_CONTROL.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_ap_csr_control.internal_f[31:16]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_CONTROL_ARB_WEIGHTS_READY_BIN";
    `endif
    CFG_CONTROL_ARB_WEIGHTS_READY_BIN = hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_READY_BIN_reg::type_id::create("CFG_CONTROL_ARB_WEIGHTS_READY_BIN", this);
    CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000004, 32, 32'b11111111111111101111110111111100);
    CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_space_addr("MSG", 28'h4000004);
    CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_space_addr("msg_bus_port", 'h21);
    CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_space_addr("MEM-SB",28'h4000004);
    CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_space_addr("MEM", 28'h4000004);
      CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_space("MEM");
      CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_msg_opcode("MEM-SB");
      CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_fid(4'h0, "MEM-SB");
  	CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_bar(4'h2, "MEM-SB");
      CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_user_attribute("diag_reg", "0");
      CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_CONTROL_ARB_WEIGHTS_READY_BIN:dont_test") ) CFG_CONTROL_ARB_WEIGHTS_READY_BIN.set_test_reg(1'b0);
      if (!add_reg( CFG_CONTROL_ARB_WEIGHTS_READY_BIN )) begin
        `sla_error(get_name(), ("Could not add register CFG_CONTROL_ARB_WEIGHTS_READY_BIN"));
      end
   CFG_CONTROL_ARB_WEIGHTS_READY_BIN.BIN0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[7:0]"});
   CFG_CONTROL_ARB_WEIGHTS_READY_BIN.BIN1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[15:8]"});
   CFG_CONTROL_ARB_WEIGHTS_READY_BIN.BIN2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[23:16]"});
   CFG_CONTROL_ARB_WEIGHTS_READY_BIN.BIN3.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_ready_bin.internal_f[31:24]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN";
    `endif
    CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN = hqm_atm_pipe_bridge_CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN_reg::type_id::create("CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN", this);
    CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_cfg(16'h0, 16'h0, 16'h0, 28'h4000008, 32, 32'b11111111111111101111110111111100);
    CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_space_addr("MSG", 28'h4000008);
    CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_space_addr("msg_bus_port", 'h21);
    CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_space_addr("MEM-SB",28'h4000008);
    CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_space_addr("MEM", 28'h4000008);
      CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_space("MEM");
      CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_msg_opcode("MEM-SB");
      CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_fid(4'h0, "MEM-SB");
  	CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_bar(4'h2, "MEM-SB");
      CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_user_attribute("diag_reg", "0");
      CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN:dont_test") ) CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.set_test_reg(1'b0);
      if (!add_reg( CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN )) begin
        `sla_error(get_name(), ("Could not add register CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN"));
      end
   CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.BIN0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[7:0]"});
   CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.BIN1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[15:8]"});
   CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.BIN2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[23:16]"});
   CFG_CONTROL_ARB_WEIGHTS_SCHED_BIN.BIN3.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_arb_weights_sched_bin.internal_f[31:24]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_UNIT_VERSION";
    `endif
    CFG_UNIT_VERSION = hqm_atm_pipe_bridge_CFG_UNIT_VERSION_reg::type_id::create("CFG_UNIT_VERSION", this);
    CFG_UNIT_VERSION.set_cfg(16'h0, 16'h0, 16'h0, 28'h400000C, 32, 32'b00000000000000000000000000000000);
    CFG_UNIT_VERSION.set_space_addr("MSG", 28'h400000C);
    CFG_UNIT_VERSION.set_space_addr("msg_bus_port", 'h21);
    CFG_UNIT_VERSION.set_space_addr("MEM-SB",28'h400000C);
    CFG_UNIT_VERSION.set_space_addr("MEM", 28'h400000C);
      CFG_UNIT_VERSION.set_space("MEM");
      CFG_UNIT_VERSION.set_msg_opcode("MEM-SB");
      CFG_UNIT_VERSION.set_fid(4'h0, "MEM-SB");
  	CFG_UNIT_VERSION.set_bar(4'h2, "MEM-SB");
      CFG_UNIT_VERSION.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_UNIT_VERSION.set_user_attribute("diag_reg", "0");
      CFG_UNIT_VERSION.set_user_attribute("HqmIsFeatureReg", "0");
      CFG_UNIT_VERSION.set_user_attribute("SubnetPortID", "8'h00");
      CFG_UNIT_VERSION.set_test_reg(0);
      if ( $test$plusargs("CFG_UNIT_VERSION:dont_test") ) CFG_UNIT_VERSION.set_test_reg(1'b0);
      if (!add_reg( CFG_UNIT_VERSION )) begin
        `sla_error(get_name(), ("Could not add register CFG_UNIT_VERSION"));
      end
   CFG_UNIT_VERSION.UNIT_VERSION.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_version.status[31:24]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_CONTROL_GENERAL";
    `endif
    CFG_CONTROL_GENERAL = hqm_atm_pipe_bridge_CFG_CONTROL_GENERAL_reg::type_id::create("CFG_CONTROL_GENERAL", this);
    CFG_CONTROL_GENERAL.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000000, 32, 32'b00000000000000000010000000000000);
    CFG_CONTROL_GENERAL.set_space_addr("MSG", 32'h0C000000);
    CFG_CONTROL_GENERAL.set_space_addr("msg_bus_port", 'h21);
    CFG_CONTROL_GENERAL.set_space_addr("MEM-SB",28'hC000000);
    CFG_CONTROL_GENERAL.set_space_addr("MEM", 32'h0C000000);
      CFG_CONTROL_GENERAL.set_space("MEM");
      CFG_CONTROL_GENERAL.set_msg_opcode("MEM-SB");
      CFG_CONTROL_GENERAL.set_fid(4'h0, "MEM-SB");
  	CFG_CONTROL_GENERAL.set_bar(4'h2, "MEM-SB");
      CFG_CONTROL_GENERAL.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_CONTROL_GENERAL.set_user_attribute("diag_reg", "0");
      CFG_CONTROL_GENERAL.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_CONTROL_GENERAL.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_CONTROL_GENERAL:dont_test") ) CFG_CONTROL_GENERAL.set_test_reg(1'b0);
      if (!add_reg( CFG_CONTROL_GENERAL )) begin
        `sla_error(get_name(), ("Could not add register CFG_CONTROL_GENERAL"));
      end
   CFG_CONTROL_GENERAL.CHICKEN_SIM.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[0:0]"});
   CFG_CONTROL_GENERAL.CHICKEN_50.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[1:1]"});
   CFG_CONTROL_GENERAL.CHICKEN_33.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[2:2]"});
   CFG_CONTROL_GENERAL.CHICKEN_25.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[3:3]"});
   CFG_CONTROL_GENERAL.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[6:4]"});
   CFG_CONTROL_GENERAL.CHICKEN_DIS_ENQSTALL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[7:7]"});
   CFG_CONTROL_GENERAL.CHICKEN_DIS_ENQ_AFULL_HP_MODE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[8:8]"});
   CFG_CONTROL_GENERAL.CHICKEN_EN_ALWAYSBLAST.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[9:9]"});
   CFG_CONTROL_GENERAL.CHICKEN_EN_ENQBLOCKRLST.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[10:10]"});
   CFG_CONTROL_GENERAL.RSVZ1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[11:11]"});
   CFG_CONTROL_GENERAL.CHICKEN_MAX_ENQSTALL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[14:12]"});
   CFG_CONTROL_GENERAL.RSVZ2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_general.internal_f[31:15]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_CONTROL_PIPELINE_CREDITS";
    `endif
    CFG_CONTROL_PIPELINE_CREDITS = hqm_atm_pipe_bridge_CFG_CONTROL_PIPELINE_CREDITS_reg::type_id::create("CFG_CONTROL_PIPELINE_CREDITS", this);
    CFG_CONTROL_PIPELINE_CREDITS.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000004, 32, 32'b00000000000000000000000000001000);
    CFG_CONTROL_PIPELINE_CREDITS.set_space_addr("MSG", 32'h0C000004);
    CFG_CONTROL_PIPELINE_CREDITS.set_space_addr("msg_bus_port", 'h21);
    CFG_CONTROL_PIPELINE_CREDITS.set_space_addr("MEM-SB",28'hC000004);
    CFG_CONTROL_PIPELINE_CREDITS.set_space_addr("MEM", 32'h0C000004);
      CFG_CONTROL_PIPELINE_CREDITS.set_space("MEM");
      CFG_CONTROL_PIPELINE_CREDITS.set_msg_opcode("MEM-SB");
      CFG_CONTROL_PIPELINE_CREDITS.set_fid(4'h0, "MEM-SB");
  	CFG_CONTROL_PIPELINE_CREDITS.set_bar(4'h2, "MEM-SB");
      CFG_CONTROL_PIPELINE_CREDITS.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_CONTROL_PIPELINE_CREDITS.set_user_attribute("diag_reg", "0");
      CFG_CONTROL_PIPELINE_CREDITS.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_CONTROL_PIPELINE_CREDITS.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_CONTROL_PIPELINE_CREDITS:dont_test") ) CFG_CONTROL_PIPELINE_CREDITS.set_test_reg(1'b0);
      if (!add_reg( CFG_CONTROL_PIPELINE_CREDITS )) begin
        `sla_error(get_name(), ("Could not add register CFG_CONTROL_PIPELINE_CREDITS"));
      end
   CFG_CONTROL_PIPELINE_CREDITS.AP_LSP_ENQ.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_pipeline_credits.internal_f[4:0]"});
   CFG_CONTROL_PIPELINE_CREDITS.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_control_pipeline_credits.internal_f[31:5]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_DETECT_FEATURE_OPERATION_00";
    `endif
    CFG_DETECT_FEATURE_OPERATION_00 = hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_00_reg::type_id::create("CFG_DETECT_FEATURE_OPERATION_00", this);
    CFG_DETECT_FEATURE_OPERATION_00.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000008, 32, 32'b00000000000000000000000000000000);
    CFG_DETECT_FEATURE_OPERATION_00.set_space_addr("MSG", 32'h0C000008);
    CFG_DETECT_FEATURE_OPERATION_00.set_space_addr("msg_bus_port", 'h21);
    CFG_DETECT_FEATURE_OPERATION_00.set_space_addr("MEM-SB",28'hC000008);
    CFG_DETECT_FEATURE_OPERATION_00.set_space_addr("MEM", 32'h0C000008);
      CFG_DETECT_FEATURE_OPERATION_00.set_space("MEM");
      CFG_DETECT_FEATURE_OPERATION_00.set_msg_opcode("MEM-SB");
      CFG_DETECT_FEATURE_OPERATION_00.set_fid(4'h0, "MEM-SB");
  	CFG_DETECT_FEATURE_OPERATION_00.set_bar(4'h2, "MEM-SB");
      CFG_DETECT_FEATURE_OPERATION_00.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_DETECT_FEATURE_OPERATION_00.set_user_attribute("diag_reg", "0");
      CFG_DETECT_FEATURE_OPERATION_00.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_DETECT_FEATURE_OPERATION_00.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_DETECT_FEATURE_OPERATION_00:dont_test") ) CFG_DETECT_FEATURE_OPERATION_00.set_test_reg(1'b0);
      if (!add_reg( CFG_DETECT_FEATURE_OPERATION_00 )) begin
        `sla_error(get_name(), ("Could not add register CFG_DETECT_FEATURE_OPERATION_00"));
      end
   CFG_DETECT_FEATURE_OPERATION_00.ENQ_ES.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[0:0]"});
   CFG_DETECT_FEATURE_OPERATION_00.ENQ_SS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[1:1]"});
   CFG_DETECT_FEATURE_OPERATION_00.ENQ_RR.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[2:2]"});
   CFG_DETECT_FEATURE_OPERATION_00.ENQ_IR.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[3:3]"});
   CFG_DETECT_FEATURE_OPERATION_00.CMP_SR.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[4:4]"});
   CFG_DETECT_FEATURE_OPERATION_00.CMP_SI.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[5:5]"});
   CFG_DETECT_FEATURE_OPERATION_00.CMP_SRESRE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[6:6]"});
   CFG_DETECT_FEATURE_OPERATION_00.SCH_SE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[7:7]"});
   CFG_DETECT_FEATURE_OPERATION_00.SCH_SS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[8:8]"});
   CFG_DETECT_FEATURE_OPERATION_00.SCH_RS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[9:9]"});
   CFG_DETECT_FEATURE_OPERATION_00.SCH_RE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[10:10]"});
   CFG_DETECT_FEATURE_OPERATION_00.RDY_CLAMPED_LOW.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[11:11]"});
   CFG_DETECT_FEATURE_OPERATION_00.RDY_CLAMPED_HIGH.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[12:12]"});
   CFG_DETECT_FEATURE_OPERATION_00.ENQ_AFULL_PRIORITY.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[13:13]"});
   CFG_DETECT_FEATURE_OPERATION_00.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[24:14]"});
   CFG_DETECT_FEATURE_OPERATION_00.BYP_CQQIDIX_P0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[25:25]"});
   CFG_DETECT_FEATURE_OPERATION_00.BYP_CQQIDIX_P1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[26:26]"});
   CFG_DETECT_FEATURE_OPERATION_00.BYP_CQQIDIX_P2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[27:27]"});
   CFG_DETECT_FEATURE_OPERATION_00.BYP_CQQIDIX_P3.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[28:28]"});
   CFG_DETECT_FEATURE_OPERATION_00.BYP_CQQIDIX_P4.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[29:29]"});
   CFG_DETECT_FEATURE_OPERATION_00.CMPBLAST.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[30:30]"});
   CFG_DETECT_FEATURE_OPERATION_00.STALL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_00.internal_f[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_DETECT_FEATURE_OPERATION_01";
    `endif
    CFG_DETECT_FEATURE_OPERATION_01 = hqm_atm_pipe_bridge_CFG_DETECT_FEATURE_OPERATION_01_reg::type_id::create("CFG_DETECT_FEATURE_OPERATION_01", this);
    CFG_DETECT_FEATURE_OPERATION_01.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00000C, 32, 32'b00000000000000000000000000000000);
    CFG_DETECT_FEATURE_OPERATION_01.set_space_addr("MSG", 32'h0C00000C);
    CFG_DETECT_FEATURE_OPERATION_01.set_space_addr("msg_bus_port", 'h21);
    CFG_DETECT_FEATURE_OPERATION_01.set_space_addr("MEM-SB",28'hC00000C);
    CFG_DETECT_FEATURE_OPERATION_01.set_space_addr("MEM", 32'h0C00000C);
      CFG_DETECT_FEATURE_OPERATION_01.set_space("MEM");
      CFG_DETECT_FEATURE_OPERATION_01.set_msg_opcode("MEM-SB");
      CFG_DETECT_FEATURE_OPERATION_01.set_fid(4'h0, "MEM-SB");
  	CFG_DETECT_FEATURE_OPERATION_01.set_bar(4'h2, "MEM-SB");
      CFG_DETECT_FEATURE_OPERATION_01.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_DETECT_FEATURE_OPERATION_01.set_user_attribute("diag_reg", "0");
      CFG_DETECT_FEATURE_OPERATION_01.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_DETECT_FEATURE_OPERATION_01.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_DETECT_FEATURE_OPERATION_01:dont_test") ) CFG_DETECT_FEATURE_OPERATION_01.set_test_reg(1'b0);
      if (!add_reg( CFG_DETECT_FEATURE_OPERATION_01 )) begin
        `sla_error(get_name(), ("Could not add register CFG_DETECT_FEATURE_OPERATION_01"));
      end
   CFG_DETECT_FEATURE_OPERATION_01.A_ENQ_CNT_PRI0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[0:0]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_ENQ_CNT_PRI1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[1:1]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_ENQ_CNT_PRI2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[2:2]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_ENQ_CNT_PRI3.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[3:3]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_RLST_CNT_PRI0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[4:4]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_RLST_CNT_PRI1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[5:5]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_RLST_CNT_PRI2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[6:6]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_RLST_CNT_PRI3.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[7:7]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_SLST_CNT_PRI0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[8:8]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_SLST_CNT_PRI1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[9:9]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_SLST_CNT_PRI2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[10:10]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_SLST_CNT_PRI3.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[11:11]"});
   CFG_DETECT_FEATURE_OPERATION_01.A_SCH_CNT.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[12:12]"});
   CFG_DETECT_FEATURE_OPERATION_01.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[15:13]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_ENQ_CNT_PRI0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[16:16]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_ENQ_CNT_PRI1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[17:17]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_ENQ_CNT_PRI2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[18:18]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_ENQ_CNT_PRI3.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[19:19]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_RLST_CNT_PRI0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[20:20]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_RLST_CNT_PRI1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[21:21]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_RLST_CNT_PRI2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[22:22]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_RLST_CNT_PRI3.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[23:23]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_SLST_CNT_PRI0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[24:24]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_SLST_CNT_PRI1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[25:25]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_SLST_CNT_PRI2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[26:26]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_SLST_CNT_PRI3.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[27:27]"});
   CFG_DETECT_FEATURE_OPERATION_01.F_SCH_CNT.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[28:28]"});
   CFG_DETECT_FEATURE_OPERATION_01.RSVZ1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[30:29]"});
   CFG_DETECT_FEATURE_OPERATION_01.INTERRUPT.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_detect_feature_operation_01.internal_f[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_DIAGNOSTIC_AW_STATUS";
    `endif
    CFG_DIAGNOSTIC_AW_STATUS = hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_reg::type_id::create("CFG_DIAGNOSTIC_AW_STATUS", this);
    CFG_DIAGNOSTIC_AW_STATUS.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000010, 32, 32'b00000001000000000000000000000000);
    CFG_DIAGNOSTIC_AW_STATUS.set_space_addr("MSG", 32'h0C000010);
    CFG_DIAGNOSTIC_AW_STATUS.set_space_addr("msg_bus_port", 'h21);
    CFG_DIAGNOSTIC_AW_STATUS.set_space_addr("MEM-SB",28'hC000010);
    CFG_DIAGNOSTIC_AW_STATUS.set_space_addr("MEM", 32'h0C000010);
      CFG_DIAGNOSTIC_AW_STATUS.set_space("MEM");
      CFG_DIAGNOSTIC_AW_STATUS.set_msg_opcode("MEM-SB");
      CFG_DIAGNOSTIC_AW_STATUS.set_fid(4'h0, "MEM-SB");
  	CFG_DIAGNOSTIC_AW_STATUS.set_bar(4'h2, "MEM-SB");
      CFG_DIAGNOSTIC_AW_STATUS.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_DIAGNOSTIC_AW_STATUS.set_user_attribute("diag_reg", "0");
      CFG_DIAGNOSTIC_AW_STATUS.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_DIAGNOSTIC_AW_STATUS.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_DIAGNOSTIC_AW_STATUS:dont_test") ) CFG_DIAGNOSTIC_AW_STATUS.set_test_reg(1'b0);
      if (!add_reg( CFG_DIAGNOSTIC_AW_STATUS )) begin
        `sla_error(get_name(), ("Could not add register CFG_DIAGNOSTIC_AW_STATUS"));
      end
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RLST_CNT_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[0:0]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RLST_CNT_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[1:1]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RLST_CNT_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[2:2]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RLST_CNT_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[3:3]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_HPNXT_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[4:4]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_HPNXT_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[5:5]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_HPNXT_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[6:6]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_HPNXT_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[7:7]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_TP_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[8:8]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_TP_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[9:9]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_TP_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[10:10]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_TP_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[11:11]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_HP_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[12:12]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_HP_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[13:13]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_HP_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[14:14]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_LL_RDYLST_HP_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[15:15]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_FID2CQQIDIX_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[16:16]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_FID2CQQIDIX_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[17:17]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_FID2CQQIDIX_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[18:18]"});
   CFG_DIAGNOSTIC_AW_STATUS.RMW_FID2CQQIDIX_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[19:19]"});
   CFG_DIAGNOSTIC_AW_STATUS.FIFO_AP_LSP_ENQ_FULL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[20:20]"});
   CFG_DIAGNOSTIC_AW_STATUS.FIFO_AQED_AP_ENQ_FULL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[21:21]"});
   CFG_DIAGNOSTIC_AW_STATUS.FIFO_AP_AQED_FULL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[22:22]"});
   CFG_DIAGNOSTIC_AW_STATUS.SMON_ENABLED.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[23:23]"});
   CFG_DIAGNOSTIC_AW_STATUS.CFG_INTERFACE_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[24:24]"});
   CFG_DIAGNOSTIC_AW_STATUS.CFG_PIPE_HEALTH_HOLD_01_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[25:25]"});
   CFG_DIAGNOSTIC_AW_STATUS.CFG_PIPE_HEALTH_HOLD_00_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[26:26]"});
   CFG_DIAGNOSTIC_AW_STATUS.CFG_PIPE_HEALTH_VALID_01_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[27:27]"});
   CFG_DIAGNOSTIC_AW_STATUS.CFG_PIPE_HEALTH_VALID_00_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status.status[28:28]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_DIAGNOSTIC_AW_STATUS_01";
    `endif
    CFG_DIAGNOSTIC_AW_STATUS_01 = hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_01_reg::type_id::create("CFG_DIAGNOSTIC_AW_STATUS_01", this);
    CFG_DIAGNOSTIC_AW_STATUS_01.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000014, 32, 32'b00000000000000000000000000000000);
    CFG_DIAGNOSTIC_AW_STATUS_01.set_space_addr("MSG", 32'h0C000014);
    CFG_DIAGNOSTIC_AW_STATUS_01.set_space_addr("msg_bus_port", 'h21);
    CFG_DIAGNOSTIC_AW_STATUS_01.set_space_addr("MEM-SB",28'hC000014);
    CFG_DIAGNOSTIC_AW_STATUS_01.set_space_addr("MEM", 32'h0C000014);
      CFG_DIAGNOSTIC_AW_STATUS_01.set_space("MEM");
      CFG_DIAGNOSTIC_AW_STATUS_01.set_msg_opcode("MEM-SB");
      CFG_DIAGNOSTIC_AW_STATUS_01.set_fid(4'h0, "MEM-SB");
  	CFG_DIAGNOSTIC_AW_STATUS_01.set_bar(4'h2, "MEM-SB");
      CFG_DIAGNOSTIC_AW_STATUS_01.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_DIAGNOSTIC_AW_STATUS_01.set_user_attribute("diag_reg", "0");
      CFG_DIAGNOSTIC_AW_STATUS_01.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_DIAGNOSTIC_AW_STATUS_01.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_DIAGNOSTIC_AW_STATUS_01:dont_test") ) CFG_DIAGNOSTIC_AW_STATUS_01.set_test_reg(1'b0);
      if (!add_reg( CFG_DIAGNOSTIC_AW_STATUS_01 )) begin
        `sla_error(get_name(), ("Could not add register CFG_DIAGNOSTIC_AW_STATUS_01"));
      end
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCH_CNT_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[0:0]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCH_CNT_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[1:1]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCH_CNT_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[2:2]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCH_CNT_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[3:3]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_ENQ_CNT_S_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[4:4]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_ENQ_CNT_S_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[5:5]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_ENQ_CNT_S_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[6:6]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_ENQ_CNT_S_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[7:7]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_ENQ_CNT_R_DUP0_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[8:8]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_ENQ_CNT_R_DUP0_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[9:9]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_ENQ_CNT_R_DUP0_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[10:10]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_ENQ_CNT_R_DUP0_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[11:11]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SLST_CNT_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[12:12]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SLST_CNT_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[13:13]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SLST_CNT_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[14:14]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SLST_CNT_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[15:15]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_TPPRV_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[16:16]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_TPPRV_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[17:17]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_TPPRV_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[18:18]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_TPPRV_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[19:19]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_HPNXT_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[20:20]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_HPNXT_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[21:21]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_HPNXT_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[22:22]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_HPNXT_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[23:23]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_TP_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[24:24]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_TP_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[25:25]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_TP_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[26:26]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_TP_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[27:27]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_HP_P3_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[28:28]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_HP_P2_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[29:29]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_HP_P1_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[30:30]"});
   CFG_DIAGNOSTIC_AW_STATUS_01.RMW_LL_SCHLST_HP_P0_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_01.status[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_DIAGNOSTIC_AW_STATUS_02";
    `endif
    CFG_DIAGNOSTIC_AW_STATUS_02 = hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_02_reg::type_id::create("CFG_DIAGNOSTIC_AW_STATUS_02", this);
    CFG_DIAGNOSTIC_AW_STATUS_02.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000018, 32, 32'b00000000000000000000000000000000);
    CFG_DIAGNOSTIC_AW_STATUS_02.set_space_addr("MSG", 32'h0C000018);
    CFG_DIAGNOSTIC_AW_STATUS_02.set_space_addr("msg_bus_port", 'h21);
    CFG_DIAGNOSTIC_AW_STATUS_02.set_space_addr("MEM-SB",28'hC000018);
    CFG_DIAGNOSTIC_AW_STATUS_02.set_space_addr("MEM", 32'h0C000018);
      CFG_DIAGNOSTIC_AW_STATUS_02.set_space("MEM");
      CFG_DIAGNOSTIC_AW_STATUS_02.set_msg_opcode("MEM-SB");
      CFG_DIAGNOSTIC_AW_STATUS_02.set_fid(4'h0, "MEM-SB");
  	CFG_DIAGNOSTIC_AW_STATUS_02.set_bar(4'h2, "MEM-SB");
      CFG_DIAGNOSTIC_AW_STATUS_02.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_DIAGNOSTIC_AW_STATUS_02.set_user_attribute("diag_reg", "0");
      CFG_DIAGNOSTIC_AW_STATUS_02.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_DIAGNOSTIC_AW_STATUS_02.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_DIAGNOSTIC_AW_STATUS_02:dont_test") ) CFG_DIAGNOSTIC_AW_STATUS_02.set_test_reg(1'b0);
      if (!add_reg( CFG_DIAGNOSTIC_AW_STATUS_02 )) begin
        `sla_error(get_name(), ("Could not add register CFG_DIAGNOSTIC_AW_STATUS_02"));
      end
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RLST_CNT_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[0:0]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RLST_CNT_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[1:1]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RLST_CNT_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[2:2]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RLST_CNT_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[3:3]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_HPNXT_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[4:4]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_HPNXT_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[5:5]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_HPNXT_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[6:6]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_HPNXT_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[7:7]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_TP_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[8:8]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_TP_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[9:9]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_TP_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[10:10]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_TP_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[11:11]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_HP_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[12:12]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_HP_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[13:13]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_HP_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[14:14]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_LL_RDYLST_HP_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[15:15]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_FID2CQQIDIX_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[16:16]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_FID2CQQIDIX_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[17:17]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_FID2CQQIDIX_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[18:18]"});
   CFG_DIAGNOSTIC_AW_STATUS_02.RMW_FID2CQQIDIX_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_02.status[19:19]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_DIAGNOSTIC_AW_STATUS_03";
    `endif
    CFG_DIAGNOSTIC_AW_STATUS_03 = hqm_atm_pipe_bridge_CFG_DIAGNOSTIC_AW_STATUS_03_reg::type_id::create("CFG_DIAGNOSTIC_AW_STATUS_03", this);
    CFG_DIAGNOSTIC_AW_STATUS_03.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00001C, 32, 32'b00000000000000000000000000000000);
    CFG_DIAGNOSTIC_AW_STATUS_03.set_space_addr("MSG", 32'h0C00001C);
    CFG_DIAGNOSTIC_AW_STATUS_03.set_space_addr("msg_bus_port", 'h21);
    CFG_DIAGNOSTIC_AW_STATUS_03.set_space_addr("MEM-SB",28'hC00001C);
    CFG_DIAGNOSTIC_AW_STATUS_03.set_space_addr("MEM", 32'h0C00001C);
      CFG_DIAGNOSTIC_AW_STATUS_03.set_space("MEM");
      CFG_DIAGNOSTIC_AW_STATUS_03.set_msg_opcode("MEM-SB");
      CFG_DIAGNOSTIC_AW_STATUS_03.set_fid(4'h0, "MEM-SB");
  	CFG_DIAGNOSTIC_AW_STATUS_03.set_bar(4'h2, "MEM-SB");
      CFG_DIAGNOSTIC_AW_STATUS_03.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_DIAGNOSTIC_AW_STATUS_03.set_user_attribute("diag_reg", "0");
      CFG_DIAGNOSTIC_AW_STATUS_03.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_DIAGNOSTIC_AW_STATUS_03.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_DIAGNOSTIC_AW_STATUS_03:dont_test") ) CFG_DIAGNOSTIC_AW_STATUS_03.set_test_reg(1'b0);
      if (!add_reg( CFG_DIAGNOSTIC_AW_STATUS_03 )) begin
        `sla_error(get_name(), ("Could not add register CFG_DIAGNOSTIC_AW_STATUS_03"));
      end
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCH_CNT_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[0:0]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCH_CNT_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[1:1]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCH_CNT_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[2:2]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCH_CNT_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[3:3]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_ENQ_CNT_S_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[4:4]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_ENQ_CNT_S_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[5:5]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_ENQ_CNT_S_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[6:6]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_ENQ_CNT_S_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[7:7]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_ENQ_CNT_R_DUP0_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[8:8]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_ENQ_CNT_R_DUP0_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[9:9]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_ENQ_CNT_R_DUP0_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[10:10]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_ENQ_CNT_R_DUP0_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[11:11]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SLST_CNT_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[12:12]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SLST_CNT_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[13:13]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SLST_CNT_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[14:14]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SLST_CNT_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[15:15]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_TPPRV_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[16:16]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_TPPRV_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[17:17]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_TPPRV_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[18:18]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_TPPRV_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[19:19]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_HPNXT_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[20:20]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_HPNXT_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[21:21]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_HPNXT_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[22:22]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_HPNXT_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[23:23]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_TP_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[24:24]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_TP_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[25:25]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_TP_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[26:26]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_TP_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[27:27]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_HP_P3_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[28:28]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_HP_P2_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[29:29]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_HP_P1_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[30:30]"});
   CFG_DIAGNOSTIC_AW_STATUS_03.RMW_LL_SCHLST_HP_P0_V_F.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_diagnostic_aw_status_03.status[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_ERROR_INJECT";
    `endif
    CFG_ERROR_INJECT = hqm_atm_pipe_bridge_CFG_ERROR_INJECT_reg::type_id::create("CFG_ERROR_INJECT", this);
    CFG_ERROR_INJECT.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000020, 32, 32'b00000000000000000000000000000000);
    CFG_ERROR_INJECT.set_space_addr("MSG", 32'h0C000020);
    CFG_ERROR_INJECT.set_space_addr("msg_bus_port", 'h21);
    CFG_ERROR_INJECT.set_space_addr("MEM-SB",28'hC000020);
    CFG_ERROR_INJECT.set_space_addr("MEM", 32'h0C000020);
      CFG_ERROR_INJECT.set_space("MEM");
      CFG_ERROR_INJECT.set_msg_opcode("MEM-SB");
      CFG_ERROR_INJECT.set_fid(4'h0, "MEM-SB");
  	CFG_ERROR_INJECT.set_bar(4'h2, "MEM-SB");
      CFG_ERROR_INJECT.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_ERROR_INJECT.set_user_attribute("diag_reg", "0");
      CFG_ERROR_INJECT.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_ERROR_INJECT.set_user_attribute("SubnetPortID", "8'h00");
      CFG_ERROR_INJECT.set_test_reg(0);
      if ( $test$plusargs("CFG_ERROR_INJECT:dont_test") ) CFG_ERROR_INJECT.set_test_reg(1'b0);
      if (!add_reg( CFG_ERROR_INJECT )) begin
        `sla_error(get_name(), ("Could not add register CFG_ERROR_INJECT"));
      end
   CFG_ERROR_INJECT.AQED_AP.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_error_inject.internal_f[0:0]"});
   CFG_ERROR_INJECT.FID2QIDI.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_error_inject.internal_f[1:1]"});
   CFG_ERROR_INJECT.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_error_inject.internal_f[31:2]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_FIFO_WMSTAT_AP_AQED_IF";
    `endif
    CFG_FIFO_WMSTAT_AP_AQED_IF = hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_AQED_IF_reg::type_id::create("CFG_FIFO_WMSTAT_AP_AQED_IF", this);
    CFG_FIFO_WMSTAT_AP_AQED_IF.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000024, 32, 32'b00000000000000000001000000010000);
    CFG_FIFO_WMSTAT_AP_AQED_IF.set_space_addr("MSG", 32'h0C000024);
    CFG_FIFO_WMSTAT_AP_AQED_IF.set_space_addr("msg_bus_port", 'h21);
    CFG_FIFO_WMSTAT_AP_AQED_IF.set_space_addr("MEM-SB",28'hC000024);
    CFG_FIFO_WMSTAT_AP_AQED_IF.set_space_addr("MEM", 32'h0C000024);
      CFG_FIFO_WMSTAT_AP_AQED_IF.set_space("MEM");
      CFG_FIFO_WMSTAT_AP_AQED_IF.set_msg_opcode("MEM-SB");
      CFG_FIFO_WMSTAT_AP_AQED_IF.set_fid(4'h0, "MEM-SB");
  	CFG_FIFO_WMSTAT_AP_AQED_IF.set_bar(4'h2, "MEM-SB");
      CFG_FIFO_WMSTAT_AP_AQED_IF.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_FIFO_WMSTAT_AP_AQED_IF.set_user_attribute("diag_reg", "0");
      CFG_FIFO_WMSTAT_AP_AQED_IF.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_FIFO_WMSTAT_AP_AQED_IF.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_FIFO_WMSTAT_AP_AQED_IF:dont_test") ) CFG_FIFO_WMSTAT_AP_AQED_IF.set_test_reg(1'b0);
      if (!add_reg( CFG_FIFO_WMSTAT_AP_AQED_IF )) begin
        `sla_error(get_name(), ("Could not add register CFG_FIFO_WMSTAT_AP_AQED_IF"));
      end
   CFG_FIFO_WMSTAT_AP_AQED_IF.FIFO_HWM.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[7:0]"});
   CFG_FIFO_WMSTAT_AP_AQED_IF.FIFO_UNDERFLOW.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[8:8]"});
   CFG_FIFO_WMSTAT_AP_AQED_IF.FIFO_OVERFLOW.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[9:9]"});
   CFG_FIFO_WMSTAT_AP_AQED_IF.FIFO_EMPTY.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[12:12]"});
   CFG_FIFO_WMSTAT_AP_AQED_IF.FIFO_AFULL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[14:14]"});
   CFG_FIFO_WMSTAT_AP_AQED_IF.FIFO_FULL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[15:15]"});
   CFG_FIFO_WMSTAT_AP_AQED_IF.FIFO_DEPTH.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_aqed_if.internal_f[31:16]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF";
    `endif
    CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF = hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF_reg::type_id::create("CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF", this);
    CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000028, 32, 32'b00000000000000000001000000001111);
    CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_space_addr("MSG", 32'h0C000028);
    CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_space_addr("msg_bus_port", 'h21);
    CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_space_addr("MEM-SB",28'hC000028);
    CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_space_addr("MEM", 32'h0C000028);
      CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_space("MEM");
      CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_msg_opcode("MEM-SB");
      CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_fid(4'h0, "MEM-SB");
  	CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_bar(4'h2, "MEM-SB");
      CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_user_attribute("diag_reg", "0");
      CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF:dont_test") ) CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.set_test_reg(1'b0);
      if (!add_reg( CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF )) begin
        `sla_error(get_name(), ("Could not add register CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF"));
      end
   CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.FIFO_HWM.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[7:0]"});
   CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.FIFO_UNDERFLOW.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[8:8]"});
   CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.FIFO_OVERFLOW.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[9:9]"});
   CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.FIFO_EMPTY.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[12:12]"});
   CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.FIFO_AFULL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[14:14]"});
   CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.FIFO_FULL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[15:15]"});
   CFG_FIFO_WMSTAT_AP_LSP_ENQ_IF.FIFO_DEPTH.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_ap_lsp_enq_if.internal_f[31:16]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF";
    `endif
    CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF = hqm_atm_pipe_bridge_CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF_reg::type_id::create("CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF", this);
    CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00002C, 32, 32'b00000000000000000001000000011000);
    CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_space_addr("MSG", 32'h0C00002C);
    CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_space_addr("msg_bus_port", 'h21);
    CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_space_addr("MEM-SB",28'hC00002C);
    CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_space_addr("MEM", 32'h0C00002C);
      CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_space("MEM");
      CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_msg_opcode("MEM-SB");
      CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_fid(4'h0, "MEM-SB");
  	CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_bar(4'h2, "MEM-SB");
      CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_user_attribute("diag_reg", "0");
      CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF:dont_test") ) CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.set_test_reg(1'b0);
      if (!add_reg( CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF )) begin
        `sla_error(get_name(), ("Could not add register CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF"));
      end
   CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.FIFO_HWM.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[7:0]"});
   CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.FIFO_UNDERFLOW.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[8:8]"});
   CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.FIFO_OVERFLOW.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[9:9]"});
   CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.FIFO_EMPTY.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[12:12]"});
   CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.FIFO_AFULL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[14:14]"});
   CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.FIFO_FULL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[15:15]"});
   CFG_FIFO_WMSTAT_AQED_AP_ENQ_IF.FIFO_DEPTH.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_fifo_wmstat_aqed_ap_enq_if.internal_f[31:16]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_HW_AGITATE_CONTROL";
    `endif
    CFG_HW_AGITATE_CONTROL = hqm_atm_pipe_bridge_CFG_HW_AGITATE_CONTROL_reg::type_id::create("CFG_HW_AGITATE_CONTROL", this);
    CFG_HW_AGITATE_CONTROL.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000030, 32, 32'b00000000000000000000000000000000);
    CFG_HW_AGITATE_CONTROL.set_space_addr("MSG", 32'h0C000030);
    CFG_HW_AGITATE_CONTROL.set_space_addr("msg_bus_port", 'h21);
    CFG_HW_AGITATE_CONTROL.set_space_addr("MEM-SB",28'hC000030);
    CFG_HW_AGITATE_CONTROL.set_space_addr("MEM", 32'h0C000030);
      CFG_HW_AGITATE_CONTROL.set_space("MEM");
      CFG_HW_AGITATE_CONTROL.set_msg_opcode("MEM-SB");
      CFG_HW_AGITATE_CONTROL.set_fid(4'h0, "MEM-SB");
  	CFG_HW_AGITATE_CONTROL.set_bar(4'h2, "MEM-SB");
      CFG_HW_AGITATE_CONTROL.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_HW_AGITATE_CONTROL.set_user_attribute("diag_reg", "0");
      CFG_HW_AGITATE_CONTROL.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_HW_AGITATE_CONTROL.set_user_attribute("SubnetPortID", "8'h00");
      CFG_HW_AGITATE_CONTROL.set_test_reg(0);
      if ( $test$plusargs("CFG_HW_AGITATE_CONTROL:dont_test") ) CFG_HW_AGITATE_CONTROL.set_test_reg(1'b0);
      if (!add_reg( CFG_HW_AGITATE_CONTROL )) begin
        `sla_error(get_name(), ("Could not add register CFG_HW_AGITATE_CONTROL"));
      end
   CFG_HW_AGITATE_CONTROL.MODE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_control.internal_f[1:0]"});
   CFG_HW_AGITATE_CONTROL.DUTY.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_control.internal_f[4:2]"});
   CFG_HW_AGITATE_CONTROL.PERIOD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_control.internal_f[15:5]"});
   CFG_HW_AGITATE_CONTROL.PROB1ST.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_control.internal_f[23:16]"});
   CFG_HW_AGITATE_CONTROL.PROB2ND.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_control.internal_f[31:24]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_HW_AGITATE_SELECT";
    `endif
    CFG_HW_AGITATE_SELECT = hqm_atm_pipe_bridge_CFG_HW_AGITATE_SELECT_reg::type_id::create("CFG_HW_AGITATE_SELECT", this);
    CFG_HW_AGITATE_SELECT.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000034, 32, 32'b00000000000000000000000000000000);
    CFG_HW_AGITATE_SELECT.set_space_addr("MSG", 32'h0C000034);
    CFG_HW_AGITATE_SELECT.set_space_addr("msg_bus_port", 'h21);
    CFG_HW_AGITATE_SELECT.set_space_addr("MEM-SB",28'hC000034);
    CFG_HW_AGITATE_SELECT.set_space_addr("MEM", 32'h0C000034);
      CFG_HW_AGITATE_SELECT.set_space("MEM");
      CFG_HW_AGITATE_SELECT.set_msg_opcode("MEM-SB");
      CFG_HW_AGITATE_SELECT.set_fid(4'h0, "MEM-SB");
  	CFG_HW_AGITATE_SELECT.set_bar(4'h2, "MEM-SB");
      CFG_HW_AGITATE_SELECT.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_HW_AGITATE_SELECT.set_user_attribute("diag_reg", "0");
      CFG_HW_AGITATE_SELECT.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_HW_AGITATE_SELECT.set_user_attribute("SubnetPortID", "8'h00");
      CFG_HW_AGITATE_SELECT.set_test_reg(0);
      if ( $test$plusargs("CFG_HW_AGITATE_SELECT:dont_test") ) CFG_HW_AGITATE_SELECT.set_test_reg(1'b0);
      if (!add_reg( CFG_HW_AGITATE_SELECT )) begin
        `sla_error(get_name(), ("Could not add register CFG_HW_AGITATE_SELECT"));
      end
   CFG_HW_AGITATE_SELECT.AGG_IF_00.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[0:0]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_01.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[1:1]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_02.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[2:2]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_03.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[3:3]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_04.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[4:4]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_05.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[5:5]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_06.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[6:6]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_07.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[7:7]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_08.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[8:8]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_09.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[9:9]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_10.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[10:10]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_11.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[11:11]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_12.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[12:12]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_13.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[13:13]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_14.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[14:14]"});
   CFG_HW_AGITATE_SELECT.AGG_IF_15.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[15:15]"});
   CFG_HW_AGITATE_SELECT.RSVZ.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_hw_agitate_select.internal_f[31:16]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_INTERFACE_STATUS";
    `endif
    CFG_INTERFACE_STATUS = hqm_atm_pipe_bridge_CFG_INTERFACE_STATUS_reg::type_id::create("CFG_INTERFACE_STATUS", this);
    CFG_INTERFACE_STATUS.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000038, 32, 32'b00000000000001000100010001000100);
    CFG_INTERFACE_STATUS.set_space_addr("MSG", 32'h0C000038);
    CFG_INTERFACE_STATUS.set_space_addr("msg_bus_port", 'h21);
    CFG_INTERFACE_STATUS.set_space_addr("MEM-SB",28'hC000038);
    CFG_INTERFACE_STATUS.set_space_addr("MEM", 32'h0C000038);
      CFG_INTERFACE_STATUS.set_space("MEM");
      CFG_INTERFACE_STATUS.set_msg_opcode("MEM-SB");
      CFG_INTERFACE_STATUS.set_fid(4'h0, "MEM-SB");
  	CFG_INTERFACE_STATUS.set_bar(4'h2, "MEM-SB");
      CFG_INTERFACE_STATUS.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_INTERFACE_STATUS.set_user_attribute("diag_reg", "0");
      CFG_INTERFACE_STATUS.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_INTERFACE_STATUS.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_INTERFACE_STATUS:dont_test") ) CFG_INTERFACE_STATUS.set_test_reg(1'b0);
      if (!add_reg( CFG_INTERFACE_STATUS )) begin
        `sla_error(get_name(), ("Could not add register CFG_INTERFACE_STATUS"));
      end
   CFG_INTERFACE_STATUS.DB_LSP_AP_SCH_ATM_STATUS_DEPTH.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[1:0]"});
   CFG_INTERFACE_STATUS.DB_LSP_AP_SCH_ATM_STATUS_READY_DEPTH.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[2:2]"});
   CFG_INTERFACE_STATUS.DB_AP_LSP_ENQ_STATUS_DEPTH.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[5:4]"});
   CFG_INTERFACE_STATUS.DB_AP_LSP_ENQ_STATUS_READY.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[6:6]"});
   CFG_INTERFACE_STATUS.DB_AQED_AP_ENQ_STATUS_DEPTH.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[9:8]"});
   CFG_INTERFACE_STATUS.DB_AQED_AP_ENQ_STATUS_READY.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[10:10]"});
   CFG_INTERFACE_STATUS.DB_AP_AQED_STATUS_DEPTH.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[13:12]"});
   CFG_INTERFACE_STATUS.DB_AP_AQED_STATUS_READY.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[14:14]"});
   CFG_INTERFACE_STATUS.DB_LSP_AQED_CMP_STATUS_DEPTH.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[17:16]"});
   CFG_INTERFACE_STATUS.DB_LSP_AQED_CMP_STATUS_READY.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[18:18]"});
   CFG_INTERFACE_STATUS.ATM_CLK_IDLE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_interface_status.internal_f[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_PIPE_HEALTH_HOLD_00";
    `endif
    CFG_PIPE_HEALTH_HOLD_00 = hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_HOLD_00_reg::type_id::create("CFG_PIPE_HEALTH_HOLD_00", this);
    CFG_PIPE_HEALTH_HOLD_00.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00003C, 32, 32'b00000000000000000000000000000000);
    CFG_PIPE_HEALTH_HOLD_00.set_space_addr("MSG", 32'h0C00003C);
    CFG_PIPE_HEALTH_HOLD_00.set_space_addr("msg_bus_port", 'h21);
    CFG_PIPE_HEALTH_HOLD_00.set_space_addr("MEM-SB",28'hC00003C);
    CFG_PIPE_HEALTH_HOLD_00.set_space_addr("MEM", 32'h0C00003C);
      CFG_PIPE_HEALTH_HOLD_00.set_space("MEM");
      CFG_PIPE_HEALTH_HOLD_00.set_msg_opcode("MEM-SB");
      CFG_PIPE_HEALTH_HOLD_00.set_fid(4'h0, "MEM-SB");
  	CFG_PIPE_HEALTH_HOLD_00.set_bar(4'h2, "MEM-SB");
      CFG_PIPE_HEALTH_HOLD_00.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_PIPE_HEALTH_HOLD_00.set_user_attribute("diag_reg", "0");
      CFG_PIPE_HEALTH_HOLD_00.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_PIPE_HEALTH_HOLD_00.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_PIPE_HEALTH_HOLD_00:dont_test") ) CFG_PIPE_HEALTH_HOLD_00.set_test_reg(1'b0);
      if (!add_reg( CFG_PIPE_HEALTH_HOLD_00 )) begin
        `sla_error(get_name(), ("Could not add register CFG_PIPE_HEALTH_HOLD_00"));
      end
   CFG_PIPE_HEALTH_HOLD_00.P0_LL_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[0:0]"});
   CFG_PIPE_HEALTH_HOLD_00.P1_LL_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[1:1]"});
   CFG_PIPE_HEALTH_HOLD_00.P2_LL_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[2:2]"});
   CFG_PIPE_HEALTH_HOLD_00.P3_LL_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[3:3]"});
   CFG_PIPE_HEALTH_HOLD_00.P4_LL_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[4:4]"});
   CFG_PIPE_HEALTH_HOLD_00.P5_LL_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[5:5]"});
   CFG_PIPE_HEALTH_HOLD_00.P6_LL_HOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_hold_00.internal_f[6:6]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_PIPE_HEALTH_VALID_00";
    `endif
    CFG_PIPE_HEALTH_VALID_00 = hqm_atm_pipe_bridge_CFG_PIPE_HEALTH_VALID_00_reg::type_id::create("CFG_PIPE_HEALTH_VALID_00", this);
    CFG_PIPE_HEALTH_VALID_00.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000040, 32, 32'b00000000000000000000000000000000);
    CFG_PIPE_HEALTH_VALID_00.set_space_addr("MSG", 32'h0C000040);
    CFG_PIPE_HEALTH_VALID_00.set_space_addr("msg_bus_port", 'h21);
    CFG_PIPE_HEALTH_VALID_00.set_space_addr("MEM-SB",28'hC000040);
    CFG_PIPE_HEALTH_VALID_00.set_space_addr("MEM", 32'h0C000040);
      CFG_PIPE_HEALTH_VALID_00.set_space("MEM");
      CFG_PIPE_HEALTH_VALID_00.set_msg_opcode("MEM-SB");
      CFG_PIPE_HEALTH_VALID_00.set_fid(4'h0, "MEM-SB");
  	CFG_PIPE_HEALTH_VALID_00.set_bar(4'h2, "MEM-SB");
      CFG_PIPE_HEALTH_VALID_00.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_PIPE_HEALTH_VALID_00.set_user_attribute("diag_reg", "0");
      CFG_PIPE_HEALTH_VALID_00.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_PIPE_HEALTH_VALID_00.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_PIPE_HEALTH_VALID_00:dont_test") ) CFG_PIPE_HEALTH_VALID_00.set_test_reg(1'b0);
      if (!add_reg( CFG_PIPE_HEALTH_VALID_00 )) begin
        `sla_error(get_name(), ("Could not add register CFG_PIPE_HEALTH_VALID_00"));
      end
   CFG_PIPE_HEALTH_VALID_00.P0_LL_VALID.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[0:0]"});
   CFG_PIPE_HEALTH_VALID_00.P1_LL_VALID.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[1:1]"});
   CFG_PIPE_HEALTH_VALID_00.P2_LL_VALID.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[2:2]"});
   CFG_PIPE_HEALTH_VALID_00.P3_LL_VALID.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[3:3]"});
   CFG_PIPE_HEALTH_VALID_00.P4_LL_VALID.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[4:4]"});
   CFG_PIPE_HEALTH_VALID_00.P5_LL_VALID.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[5:5]"});
   CFG_PIPE_HEALTH_VALID_00.P6_LL_VALID.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_pipe_health_valid_00.internal_f[6:6]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_ACTIVITYCOUNTER0";
    `endif
    CFG_SMON_ACTIVITYCOUNTER0 = hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER0_reg::type_id::create("CFG_SMON_ACTIVITYCOUNTER0", this);
    CFG_SMON_ACTIVITYCOUNTER0.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000044, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_ACTIVITYCOUNTER0.set_space_addr("MSG", 32'h0C000044);
    CFG_SMON_ACTIVITYCOUNTER0.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_ACTIVITYCOUNTER0.set_space_addr("MEM-SB",28'hC000044);
    CFG_SMON_ACTIVITYCOUNTER0.set_space_addr("MEM", 32'h0C000044);
      CFG_SMON_ACTIVITYCOUNTER0.set_space("MEM");
      CFG_SMON_ACTIVITYCOUNTER0.set_msg_opcode("MEM-SB");
      CFG_SMON_ACTIVITYCOUNTER0.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_ACTIVITYCOUNTER0.set_bar(4'h2, "MEM-SB");
      CFG_SMON_ACTIVITYCOUNTER0.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_ACTIVITYCOUNTER0.set_user_attribute("diag_reg", "0");
      CFG_SMON_ACTIVITYCOUNTER0.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_ACTIVITYCOUNTER0.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_ACTIVITYCOUNTER0:dont_test") ) CFG_SMON_ACTIVITYCOUNTER0.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_ACTIVITYCOUNTER0 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_ACTIVITYCOUNTER0"));
      end
   CFG_SMON_ACTIVITYCOUNTER0.COUNTER0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt0_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_ACTIVITYCOUNTER1";
    `endif
    CFG_SMON_ACTIVITYCOUNTER1 = hqm_atm_pipe_bridge_CFG_SMON_ACTIVITYCOUNTER1_reg::type_id::create("CFG_SMON_ACTIVITYCOUNTER1", this);
    CFG_SMON_ACTIVITYCOUNTER1.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000048, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_ACTIVITYCOUNTER1.set_space_addr("MSG", 32'h0C000048);
    CFG_SMON_ACTIVITYCOUNTER1.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_ACTIVITYCOUNTER1.set_space_addr("MEM-SB",28'hC000048);
    CFG_SMON_ACTIVITYCOUNTER1.set_space_addr("MEM", 32'h0C000048);
      CFG_SMON_ACTIVITYCOUNTER1.set_space("MEM");
      CFG_SMON_ACTIVITYCOUNTER1.set_msg_opcode("MEM-SB");
      CFG_SMON_ACTIVITYCOUNTER1.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_ACTIVITYCOUNTER1.set_bar(4'h2, "MEM-SB");
      CFG_SMON_ACTIVITYCOUNTER1.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_ACTIVITYCOUNTER1.set_user_attribute("diag_reg", "0");
      CFG_SMON_ACTIVITYCOUNTER1.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_ACTIVITYCOUNTER1.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_ACTIVITYCOUNTER1:dont_test") ) CFG_SMON_ACTIVITYCOUNTER1.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_ACTIVITYCOUNTER1 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_ACTIVITYCOUNTER1"));
      end
   CFG_SMON_ACTIVITYCOUNTER1.COUNTER1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cnt1_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_COMPARE0";
    `endif
    CFG_SMON_COMPARE0 = hqm_atm_pipe_bridge_CFG_SMON_COMPARE0_reg::type_id::create("CFG_SMON_COMPARE0", this);
    CFG_SMON_COMPARE0.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00004C, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_COMPARE0.set_space_addr("MSG", 32'h0C00004C);
    CFG_SMON_COMPARE0.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_COMPARE0.set_space_addr("MEM-SB",28'hC00004C);
    CFG_SMON_COMPARE0.set_space_addr("MEM", 32'h0C00004C);
      CFG_SMON_COMPARE0.set_space("MEM");
      CFG_SMON_COMPARE0.set_msg_opcode("MEM-SB");
      CFG_SMON_COMPARE0.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_COMPARE0.set_bar(4'h2, "MEM-SB");
      CFG_SMON_COMPARE0.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_COMPARE0.set_user_attribute("diag_reg", "0");
      CFG_SMON_COMPARE0.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_COMPARE0.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_COMPARE0:dont_test") ) CFG_SMON_COMPARE0.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_COMPARE0 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_COMPARE0"));
      end
   CFG_SMON_COMPARE0.COMPARE0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp0_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_COMPARE1";
    `endif
    CFG_SMON_COMPARE1 = hqm_atm_pipe_bridge_CFG_SMON_COMPARE1_reg::type_id::create("CFG_SMON_COMPARE1", this);
    CFG_SMON_COMPARE1.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000050, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_COMPARE1.set_space_addr("MSG", 32'h0C000050);
    CFG_SMON_COMPARE1.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_COMPARE1.set_space_addr("MEM-SB",28'hC000050);
    CFG_SMON_COMPARE1.set_space_addr("MEM", 32'h0C000050);
      CFG_SMON_COMPARE1.set_space("MEM");
      CFG_SMON_COMPARE1.set_msg_opcode("MEM-SB");
      CFG_SMON_COMPARE1.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_COMPARE1.set_bar(4'h2, "MEM-SB");
      CFG_SMON_COMPARE1.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_COMPARE1.set_user_attribute("diag_reg", "0");
      CFG_SMON_COMPARE1.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_COMPARE1.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_COMPARE1:dont_test") ) CFG_SMON_COMPARE1.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_COMPARE1 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_COMPARE1"));
      end
   CFG_SMON_COMPARE1.COMPARE1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_comp1_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_CONFIGURATION0";
    `endif
    CFG_SMON_CONFIGURATION0 = hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION0_reg::type_id::create("CFG_SMON_CONFIGURATION0", this);
    CFG_SMON_CONFIGURATION0.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000054, 32, 32'b01000000000000000000000000000000);
    CFG_SMON_CONFIGURATION0.set_space_addr("MSG", 32'h0C000054);
    CFG_SMON_CONFIGURATION0.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_CONFIGURATION0.set_space_addr("MEM-SB",28'hC000054);
    CFG_SMON_CONFIGURATION0.set_space_addr("MEM", 32'h0C000054);
      CFG_SMON_CONFIGURATION0.set_space("MEM");
      CFG_SMON_CONFIGURATION0.set_msg_opcode("MEM-SB");
      CFG_SMON_CONFIGURATION0.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_CONFIGURATION0.set_bar(4'h2, "MEM-SB");
      CFG_SMON_CONFIGURATION0.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_CONFIGURATION0.set_user_attribute("diag_reg", "0");
      CFG_SMON_CONFIGURATION0.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_CONFIGURATION0.set_user_attribute("SubnetPortID", "8'h00");
      CFG_SMON_CONFIGURATION0.set_test_reg(0);
      if ( $test$plusargs("CFG_SMON_CONFIGURATION0:dont_test") ) CFG_SMON_CONFIGURATION0.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_CONFIGURATION0 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_CONFIGURATION0"));
      end
   CFG_SMON_CONFIGURATION0.SMON_ENABLE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[0:0]"});
   CFG_SMON_CONFIGURATION0.SMON_0TRIGGER_ENABLE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[1:1]"});
   CFG_SMON_CONFIGURATION0.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[3:2]"});
   CFG_SMON_CONFIGURATION0.SMON0_FUNCTION.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[6:4]"});
   CFG_SMON_CONFIGURATION0.SMON0_FUNCTION_COMPARE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[7:7]"});
   CFG_SMON_CONFIGURATION0.SMON1_FUNCTION.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[10:8]"});
   CFG_SMON_CONFIGURATION0.SMON1_FUNCTION_COMPARE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[11:11]"});
   CFG_SMON_CONFIGURATION0.SMON_MODE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[15:12]"});
   CFG_SMON_CONFIGURATION0.STOPCOUNTEROVFL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[16:16]"});
   CFG_SMON_CONFIGURATION0.INTCOUNTEROVFL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[17:17]"});
   CFG_SMON_CONFIGURATION0.STATCOUNTER0OVFL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[18:18]"});
   CFG_SMON_CONFIGURATION0.STATCOUNTER1OVFL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[19:19]"});
   CFG_SMON_CONFIGURATION0.STOPTIMEROVFL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[20:20]"});
   CFG_SMON_CONFIGURATION0.INTTIMEROVFL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[21:21]"});
   CFG_SMON_CONFIGURATION0.STATTIMEROVFL.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[22:22]"});
   CFG_SMON_CONFIGURATION0.RSVZ1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[23:23]"});
   CFG_SMON_CONFIGURATION0.TIMER_PRESCALE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[28:24]"});
   CFG_SMON_CONFIGURATION0.RSVZ2.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg0_q[29:29]"});
   CFG_SMON_CONFIGURATION0.VERSION.set_paths({"NoSignal"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_CONFIGURATION1";
    `endif
    CFG_SMON_CONFIGURATION1 = hqm_atm_pipe_bridge_CFG_SMON_CONFIGURATION1_reg::type_id::create("CFG_SMON_CONFIGURATION1", this);
    CFG_SMON_CONFIGURATION1.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000058, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_CONFIGURATION1.set_space_addr("MSG", 32'h0C000058);
    CFG_SMON_CONFIGURATION1.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_CONFIGURATION1.set_space_addr("MEM-SB",28'hC000058);
    CFG_SMON_CONFIGURATION1.set_space_addr("MEM", 32'h0C000058);
      CFG_SMON_CONFIGURATION1.set_space("MEM");
      CFG_SMON_CONFIGURATION1.set_msg_opcode("MEM-SB");
      CFG_SMON_CONFIGURATION1.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_CONFIGURATION1.set_bar(4'h2, "MEM-SB");
      CFG_SMON_CONFIGURATION1.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_CONFIGURATION1.set_user_attribute("diag_reg", "0");
      CFG_SMON_CONFIGURATION1.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_CONFIGURATION1.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_CONFIGURATION1:dont_test") ) CFG_SMON_CONFIGURATION1.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_CONFIGURATION1 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_CONFIGURATION1"));
      end
   CFG_SMON_CONFIGURATION1.MODE0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[7:0]"});
   CFG_SMON_CONFIGURATION1.MODE1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[15:8]"});
   CFG_SMON_CONFIGURATION1.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_cfg1_q[31:16]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_MAXIMUM_TIMER";
    `endif
    CFG_SMON_MAXIMUM_TIMER = hqm_atm_pipe_bridge_CFG_SMON_MAXIMUM_TIMER_reg::type_id::create("CFG_SMON_MAXIMUM_TIMER", this);
    CFG_SMON_MAXIMUM_TIMER.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00005C, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_MAXIMUM_TIMER.set_space_addr("MSG", 32'h0C00005C);
    CFG_SMON_MAXIMUM_TIMER.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_MAXIMUM_TIMER.set_space_addr("MEM-SB",28'hC00005C);
    CFG_SMON_MAXIMUM_TIMER.set_space_addr("MEM", 32'h0C00005C);
      CFG_SMON_MAXIMUM_TIMER.set_space("MEM");
      CFG_SMON_MAXIMUM_TIMER.set_msg_opcode("MEM-SB");
      CFG_SMON_MAXIMUM_TIMER.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_MAXIMUM_TIMER.set_bar(4'h2, "MEM-SB");
      CFG_SMON_MAXIMUM_TIMER.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_MAXIMUM_TIMER.set_user_attribute("diag_reg", "0");
      CFG_SMON_MAXIMUM_TIMER.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_MAXIMUM_TIMER.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_MAXIMUM_TIMER:dont_test") ) CFG_SMON_MAXIMUM_TIMER.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_MAXIMUM_TIMER )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_MAXIMUM_TIMER"));
      end
   CFG_SMON_MAXIMUM_TIMER.MAXVALUE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_maxval_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SMON_TIMER";
    `endif
    CFG_SMON_TIMER = hqm_atm_pipe_bridge_CFG_SMON_TIMER_reg::type_id::create("CFG_SMON_TIMER", this);
    CFG_SMON_TIMER.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000060, 32, 32'b00000000000000000000000000000000);
    CFG_SMON_TIMER.set_space_addr("MSG", 32'h0C000060);
    CFG_SMON_TIMER.set_space_addr("msg_bus_port", 'h21);
    CFG_SMON_TIMER.set_space_addr("MEM-SB",28'hC000060);
    CFG_SMON_TIMER.set_space_addr("MEM", 32'h0C000060);
      CFG_SMON_TIMER.set_space("MEM");
      CFG_SMON_TIMER.set_msg_opcode("MEM-SB");
      CFG_SMON_TIMER.set_fid(4'h0, "MEM-SB");
  	CFG_SMON_TIMER.set_bar(4'h2, "MEM-SB");
      CFG_SMON_TIMER.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SMON_TIMER.set_user_attribute("diag_reg", "0");
      CFG_SMON_TIMER.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SMON_TIMER.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SMON_TIMER:dont_test") ) CFG_SMON_TIMER.set_test_reg(1'b0);
      if (!add_reg( CFG_SMON_TIMER )) begin
        `sla_error(get_name(), ("Could not add register CFG_SMON_TIMER"));
      end
   CFG_SMON_TIMER.TIMER.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_smon.i_hqm_AW_smon.reg_smon_timer_q[31:0]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SYNDROME_00";
    `endif
    CFG_SYNDROME_00 = hqm_atm_pipe_bridge_CFG_SYNDROME_00_reg::type_id::create("CFG_SYNDROME_00", this);
    CFG_SYNDROME_00.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000064, 32, 32'b00000000000000000000000000000000);
    CFG_SYNDROME_00.set_space_addr("MSG", 32'h0C000064);
    CFG_SYNDROME_00.set_space_addr("msg_bus_port", 'h21);
    CFG_SYNDROME_00.set_space_addr("MEM-SB",28'hC000064);
    CFG_SYNDROME_00.set_space_addr("MEM", 32'h0C000064);
      CFG_SYNDROME_00.set_space("MEM");
      CFG_SYNDROME_00.set_msg_opcode("MEM-SB");
      CFG_SYNDROME_00.set_fid(4'h0, "MEM-SB");
  	CFG_SYNDROME_00.set_bar(4'h2, "MEM-SB");
      CFG_SYNDROME_00.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SYNDROME_00.set_user_attribute("diag_reg", "0");
      CFG_SYNDROME_00.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SYNDROME_00.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SYNDROME_00:dont_test") ) CFG_SYNDROME_00.set_test_reg(1'b0);
      if (!add_reg( CFG_SYNDROME_00 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SYNDROME_00"));
      end
   CFG_SYNDROME_00.SYNDDATA.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[27:0]"});
   CFG_SYNDROME_00.SYNDTYPE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[30:28]"});
   CFG_SYNDROME_00.SYNDVALID.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_00.i_hqm_AW_register_wtcfg.internal_f[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_SYNDROME_01";
    `endif
    CFG_SYNDROME_01 = hqm_atm_pipe_bridge_CFG_SYNDROME_01_reg::type_id::create("CFG_SYNDROME_01", this);
    CFG_SYNDROME_01.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000068, 32, 32'b00000000000000000000000000000000);
    CFG_SYNDROME_01.set_space_addr("MSG", 32'h0C000068);
    CFG_SYNDROME_01.set_space_addr("msg_bus_port", 'h21);
    CFG_SYNDROME_01.set_space_addr("MEM-SB",28'hC000068);
    CFG_SYNDROME_01.set_space_addr("MEM", 32'h0C000068);
      CFG_SYNDROME_01.set_space("MEM");
      CFG_SYNDROME_01.set_msg_opcode("MEM-SB");
      CFG_SYNDROME_01.set_fid(4'h0, "MEM-SB");
  	CFG_SYNDROME_01.set_bar(4'h2, "MEM-SB");
      CFG_SYNDROME_01.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_SYNDROME_01.set_user_attribute("diag_reg", "0");
      CFG_SYNDROME_01.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_SYNDROME_01.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_SYNDROME_01:dont_test") ) CFG_SYNDROME_01.set_test_reg(1'b0);
      if (!add_reg( CFG_SYNDROME_01 )) begin
        `sla_error(get_name(), ("Could not add register CFG_SYNDROME_01"));
      end
   CFG_SYNDROME_01.SYNDDATA.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_01.i_hqm_AW_register_wtcfg.internal_f[27:0]"});
   CFG_SYNDROME_01.SYNDTYPE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_01.i_hqm_AW_register_wtcfg.internal_f[30:28]"});
   CFG_SYNDROME_01.SYNDVALID.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_syndrome_01.i_hqm_AW_register_wtcfg.internal_f[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_UNIT_IDLE";
    `endif
    CFG_UNIT_IDLE = hqm_atm_pipe_bridge_CFG_UNIT_IDLE_reg::type_id::create("CFG_UNIT_IDLE", this);
    CFG_UNIT_IDLE.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C00006C, 32, 32'b00000000000000000000000000000011);
    CFG_UNIT_IDLE.set_space_addr("MSG", 32'h0C00006C);
    CFG_UNIT_IDLE.set_space_addr("msg_bus_port", 'h21);
    CFG_UNIT_IDLE.set_space_addr("MEM-SB",28'hC00006C);
    CFG_UNIT_IDLE.set_space_addr("MEM", 32'h0C00006C);
      CFG_UNIT_IDLE.set_space("MEM");
      CFG_UNIT_IDLE.set_msg_opcode("MEM-SB");
      CFG_UNIT_IDLE.set_fid(4'h0, "MEM-SB");
  	CFG_UNIT_IDLE.set_bar(4'h2, "MEM-SB");
      CFG_UNIT_IDLE.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_UNIT_IDLE.set_user_attribute("diag_reg", "0");
      CFG_UNIT_IDLE.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_UNIT_IDLE.set_user_attribute("SubnetPortID", "8'h00");
      CFG_UNIT_IDLE.set_test_reg(0);
      if ( $test$plusargs("CFG_UNIT_IDLE:dont_test") ) CFG_UNIT_IDLE.set_test_reg(1'b0);
      if (!add_reg( CFG_UNIT_IDLE )) begin
        `sla_error(get_name(), ("Could not add register CFG_UNIT_IDLE"));
      end
   CFG_UNIT_IDLE.PIPE_IDLE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_idle.internal_f[0:0]"});
   CFG_UNIT_IDLE.UNIT_IDLE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_idle.internal_f[1:1]"});
   CFG_UNIT_IDLE.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_idle.internal_f[31:2]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_UNIT_TIMEOUT";
    `endif
    CFG_UNIT_TIMEOUT = hqm_atm_pipe_bridge_CFG_UNIT_TIMEOUT_reg::type_id::create("CFG_UNIT_TIMEOUT", this);
    CFG_UNIT_TIMEOUT.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000070, 32, 32'b10000000000000001111111111111111);
    CFG_UNIT_TIMEOUT.set_space_addr("MSG", 32'h0C000070);
    CFG_UNIT_TIMEOUT.set_space_addr("msg_bus_port", 'h21);
    CFG_UNIT_TIMEOUT.set_space_addr("MEM-SB",28'hC000070);
    CFG_UNIT_TIMEOUT.set_space_addr("MEM", 32'h0C000070);
      CFG_UNIT_TIMEOUT.set_space("MEM");
      CFG_UNIT_TIMEOUT.set_msg_opcode("MEM-SB");
      CFG_UNIT_TIMEOUT.set_fid(4'h0, "MEM-SB");
  	CFG_UNIT_TIMEOUT.set_bar(4'h2, "MEM-SB");
      CFG_UNIT_TIMEOUT.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_UNIT_TIMEOUT.set_user_attribute("diag_reg", "0");
      CFG_UNIT_TIMEOUT.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_UNIT_TIMEOUT.set_user_attribute("SubnetPortID", "8'h00");
      if ( $test$plusargs("CFG_UNIT_TIMEOUT:dont_test") ) CFG_UNIT_TIMEOUT.set_test_reg(1'b0);
      if (!add_reg( CFG_UNIT_TIMEOUT )) begin
        `sla_error(get_name(), ("Could not add register CFG_UNIT_TIMEOUT"));
      end
   CFG_UNIT_TIMEOUT.MULTIPLIER.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_timeout.internal_f[4:0]"});
   CFG_UNIT_TIMEOUT.THRESHOLD.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_timeout.internal_f[15:5]"});
   CFG_UNIT_TIMEOUT.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_timeout.internal_f[30:16]"});
   CFG_UNIT_TIMEOUT.ENABLE.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_unit_timeout.internal_f[31:31]"});

    `ifdef SLA_RAL_COVERAGE
    sla_ral_reg::regname = "CFG_PATCH_CONTROL";
    `endif
    CFG_PATCH_CONTROL = hqm_atm_pipe_bridge_CFG_PATCH_CONTROL_reg::type_id::create("CFG_PATCH_CONTROL", this);
    CFG_PATCH_CONTROL.set_cfg(16'h0, 16'h0, 16'h0, 32'h0C000074, 32, 32'b00000000000000000000011101000000);
    CFG_PATCH_CONTROL.set_space_addr("MSG", 32'h0C000074);
    CFG_PATCH_CONTROL.set_space_addr("msg_bus_port", 'h21);
    CFG_PATCH_CONTROL.set_space_addr("MEM-SB",28'hC000074);
    CFG_PATCH_CONTROL.set_space_addr("MEM", 32'h0C000074);
      CFG_PATCH_CONTROL.set_space("MEM");
      CFG_PATCH_CONTROL.set_msg_opcode("MEM-SB");
      CFG_PATCH_CONTROL.set_fid(4'h0, "MEM-SB");
  	CFG_PATCH_CONTROL.set_bar(4'h2, "MEM-SB");
      CFG_PATCH_CONTROL.set_security_policy("Security_PolicyGroup", "HQM_OS_W");
      CFG_PATCH_CONTROL.set_user_attribute("diag_reg", "0");
      CFG_PATCH_CONTROL.set_user_attribute("HqmIsFeatureReg", "1");
      CFG_PATCH_CONTROL.set_user_attribute("SubnetPortID", "8'h00");
      CFG_PATCH_CONTROL.set_test_reg(0);
      if ( $test$plusargs("CFG_PATCH_CONTROL:dont_test") ) CFG_PATCH_CONTROL.set_test_reg(1'b0);
      if (!add_reg( CFG_PATCH_CONTROL )) begin
        `sla_error(get_name(), ("Could not add register CFG_PATCH_CONTROL"));
      end
   CFG_PATCH_CONTROL.DELAY_CLOCKOFF.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[7:0]"});
   CFG_PATCH_CONTROL.DELAY_CLKOFF_BYPASS.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[13:8]"});
   CFG_PATCH_CONTROL.RSVZ1.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[15:14]"});
   CFG_PATCH_CONTROL.RSVZ0.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[30:16]"});
   CFG_PATCH_CONTROL.DISABLE_CLOCKOFF.set_paths({"i_hqm_list_sel_pipe_core.i_hqm_lsp_atm_pipe.i_hqm_ap_pipe_register_pfcsr.i_hqm_ap_target_cfg_patch_control.internal_f[31:31]"});

  endfunction

 virtual function void print_sv_ral_file();  
    $display("RAL File Type [%s], RAL File Instance [%s], SV File ---> %s", get_type_name(), get_name(), `__FILE__); 
 endfunction 
endclass : hqm_atm_pipe_bridge_file

// ================================================


`endif
