###############################################################################
# Created by write_sdc
# Fri Dec  2 00:25:40 2022
###############################################################################
current_design driver_core
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clock -period 24.0000 [get_ports {clock}]
set_clock_transition 0.1500 [get_clocks {clock}]
set_clock_uncertainty 0.5000 clock
set_propagated_clock [get_clocks {clock}]
create_clock -name clock_a -period 24.0000 [get_ports {clock_a}]
set_clock_transition 0.1500 [get_clocks {clock_a}]
set_clock_uncertainty 0.5000 clock_a
set_propagated_clock [get_clocks {clock_a}]
set_clock_groups -name async_clock -asynchronous \
 -group [get_clocks {clock}]\
 -group [get_clocks {clock_a}] -comment {Async Clock group}
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {col_select_a[0]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {col_select_a[0]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {col_select_a[1]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {col_select_a[1]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {col_select_a[2]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {col_select_a[2]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {col_select_a[3]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {col_select_a[3]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {col_select_a[4]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {col_select_a[4]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {col_select_a[5]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {col_select_a[5]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[0]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[0]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[10]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[10]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[11]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[11]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[12]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[12]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[13]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[13]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[14]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[14]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[15]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[15]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[1]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[1]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[2]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[2]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[3]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[3]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[4]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[4]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[5]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[5]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[6]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[6]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[7]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[7]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[8]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[8]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {data_in_a[9]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {data_in_a[9]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {inverter_select_a}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {inverter_select_a}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_address_a[0]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_address_a[0]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_address_a[1]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_address_a[1]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_address_a[2]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_address_a[2]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_address_a[3]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_address_a[3]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_address_a[4]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_address_a[4]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_address_a[5]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_address_a[5]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_address_a[6]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_address_a[6]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_address_a[7]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_address_a[7]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_address_a[8]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_address_a[8]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_address_a[9]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_address_a[9]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {mem_write_n_a}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {mem_write_n_a}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {output_active_a}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {output_active_a}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {row_col_select_a}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {row_col_select_a}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {row_select_a[0]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {row_select_a[0]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {row_select_a[1]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {row_select_a[1]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {row_select_a[2]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {row_select_a[2]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {row_select_a[3]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {row_select_a[3]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {row_select_a[4]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {row_select_a[4]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -rise -max -add_delay [get_ports {row_select_a[5]}]
set_input_delay 4.8000 -clock [get_clocks {clock_a}] -fall -max -add_delay [get_ports {row_select_a[5]}]
set_output_delay 4.8000 -clock [get_clocks {clock}] -rise -max -add_delay [get_ports {driver_io[0]}]
set_output_delay 4.8000 -clock [get_clocks {clock}] -fall -max -add_delay [get_ports {driver_io[0]}]
set_output_delay 4.8000 -clock [get_clocks {clock}] -rise -max -add_delay [get_ports {driver_io[1]}]
set_output_delay 4.8000 -clock [get_clocks {clock}] -fall -max -add_delay [get_ports {driver_io[1]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0729 [get_ports {driver_io[1]}]
set_load -pin_load 0.0729 [get_ports {driver_io[0]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_4 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clock}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_4 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clock_a}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {inverter_select_a}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_write_n_a}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {output_active_a}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {row_col_select_a}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {col_select_a[5]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {col_select_a[4]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {col_select_a[3]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {col_select_a[2]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {col_select_a[1]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {col_select_a[0]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[15]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[14]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[13]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[12]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[11]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[10]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[9]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[8]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[7]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[6]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[5]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[4]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[3]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[2]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[1]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {data_in_a[0]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_address_a[9]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_address_a[8]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_address_a[7]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_address_a[6]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_address_a[5]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_address_a[4]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_address_a[3]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_address_a[2]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_address_a[1]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {mem_address_a[0]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {row_select_a[5]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {row_select_a[4]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {row_select_a[3]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {row_select_a[2]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {row_select_a[1]}]
set_driving_cell -lib_cell gf180mcu_fd_sc_mcu7t5v0__inv_1 -pin {ZN} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {row_select_a[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 4.0000 [current_design]
