INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/AXI_Stream/project_1/project_1.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/AXI_Stream/project_1/project_1.srcs/sources_1/new/axi_stream_insert_header.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_insert_header
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/AXI_Stream/project_1/project_1.srcs/sim_1/new/tb_axi_stream_insert_header.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_axi_stream_insert_header
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga/AXI_Stream/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
