
pr1_a.elf:     file format elf32-littleriscv
pr1_a.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000000

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000030 memsz 0x00000030 flags r-x
    LOAD off    0x00000000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000000 memsz 0x00000004 flags rw-

Sections:
Idx Name              Size      VMA       LMA       File off  Algn  Flags
  0 .text             00000030  00000000  00000000  00001000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss              00000004  00010000  00010000  00002000  2**0  ALLOC
  2 .riscv.attributes 0000001f  00000000  00000000  00001030  2**0  CONTENTS, READONLY
  3 .debug_line       00000079  00000000  00000000  0000104f  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  4 .debug_info       00000026  00000000  00000000  000010c8  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  5 .debug_abbrev     00000014  00000000  00000000  000010ee  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_aranges    00000020  00000000  00000000  00001108  2**3  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_str        00000070  00000000  00000000  00001128  2**0  CONTENTS, READONLY, DEBUGGING, OCTETS
SYMBOL TABLE:
00000000 l    d  .text	00000000 .text
00010000 l    d  .bss	00000000 .bss
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    df *ABS*	00000000 ./pr1_a.o
0000000a l       *ABS*	00000000 N
00010000 l       .bss	00000000 res
00000010 l       .text	00000000 for
0000002c l       .text	00000000 end
00000020 l       .text	00000000 end_for
00000000 g       .text	00000000 main



Disassembly of section .text:

00000000 <main>:
main():
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:34
res:	.space 4

//programa
.text
main:
	li t2, N
   0:	00a00393          	li	t2,10
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:35
	li t3, 0	//t3=res
   4:	00000e13          	li	t3,0
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:36
	li t4, 0	//t4=i
   8:	00000e93          	li	t4,0
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:37
	li t5, 0
   c:	00000f13          	li	t5,0

00000010 <for>:
for():
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:39
for:
	bge t4, t2, end
  10:	007ede63          	bge	t4,t2,2c <end>
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:40
	add t3, t3, t4
  14:	01de0e33          	add	t3,t3,t4
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:41
	addi t4, t4, 1
  18:	001e8e93          	addi	t4,t4,1
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:42
	j for
  1c:	ff5ff06f          	j	10 <for>

00000020 <end_for>:
end_for():
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:44
end_for:
	la t5, res
  20:	00010f17          	auipc	t5,0x10
  24:	fe0f0f13          	addi	t5,t5,-32 # 10000 <res>
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:45
	sw t3, 0(t5)
  28:	01cf2023          	sw	t3,0(t5)

0000002c <end>:
end():
C:\Users\Catalina\Documents\Universidad\1-2\FC2\Ensamblador\FC2practicasWS\pr1_a\Debug/../pr1_a.asm:48

end:
    j .
  2c:	0000006f          	j	2c <end>
