// Seed: 1714464986
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wor id_5,
    input tri id_6,
    output supply0 id_7,
    output wand id_8,
    input uwire id_9,
    input wire id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    output supply0 id_15,
    output supply0 id_16,
    output wor id_17,
    output supply0 id_18,
    output wand id_19,
    input uwire id_20,
    input tri0 id_21,
    input supply1 id_22,
    input wand id_23,
    input wor id_24,
    input supply0 id_25,
    output tri id_26,
    input wire id_27,
    input wand id_28,
    input tri0 id_29,
    input supply1 id_30
);
  wire id_32;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    input  tri0 id_2,
    input  wand id_3,
    input  tri  id_4,
    output tri  id_5,
    input  wire id_6
);
  wire id_8;
  module_0(
      id_2,
      id_5,
      id_4,
      id_0,
      id_6,
      id_1,
      id_6,
      id_5,
      id_0,
      id_3,
      id_3,
      id_6,
      id_6,
      id_3,
      id_2,
      id_5,
      id_0,
      id_1,
      id_5,
      id_0,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_2,
      id_5,
      id_4,
      id_3,
      id_4,
      id_4
  );
endmodule
